
atomic_clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .itcm         00001c20  00000000  08000298  00020000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001b2e8  08001ec0  08001ec0  00021ec0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .user_flash   00000000  08100000  08100000  0005022c  2**0
                  CONTENTS
  4 .rodata       00003cd8  0801d1a8  0801d1a8  0003d1a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM          00000008  08020e80  08020e80  00040e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .init_array   00000004  08020e88  08020e88  00040e88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08020e8c  08020e8c  00040e8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000022c  20000000  08020e90  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000722c  20000230  080210bc  00050230  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000745c  080210bc  0005745c  2**0
                  ALLOC
 11 .lwip_sec     00044b83  30000000  30000000  00060000  2**2
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  0005022c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0005025a  2**0
                  CONTENTS, READONLY
 14 .debug_info   0003aedc  00000000  00000000  0005029d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000782d  00000000  00000000  0008b179  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002a20  00000000  00000000  000929a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000219a  00000000  00000000  000953c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00012514  00000000  00000000  00097562  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00041893  00000000  00000000  000a9a76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001a98b3  00000000  00000000  000eb309  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000c1e0  00000000  00000000  00294bbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  002a0d9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .itcm:

00000000 <init_ldc_comms>:
}


/* Initialise Ethernet comms with LDC501 */
void init_ldc_comms(void)
{
       0:	b580      	push	{r7, lr}
       2:	af00      	add	r7, sp, #0
	ldc_tx("\r\n"); //return character
       4:	4810      	ldr	r0, [pc, #64]	; (48 <init_ldc_comms+0x48>)
       6:	f000 f831 	bl	6c <ldc_tx>
	ldc_tx("uloc1\r\n"); //unlock comms
       a:	4810      	ldr	r0, [pc, #64]	; (4c <init_ldc_comms+0x4c>)
       c:	f000 f82e 	bl	6c <ldc_tx>
//	ldc_tx("*idn?\r\n"); //request ID
	ldc_tx("TEON1\r\n"); //Turn TEC on
      10:	480f      	ldr	r0, [pc, #60]	; (50 <init_ldc_comms+0x50>)
      12:	f000 f82b 	bl	6c <ldc_tx>
	ldc_tx("SILD159.90\r\n"); //Set laser current to 159.9mA
      16:	480f      	ldr	r0, [pc, #60]	; (54 <init_ldc_comms+0x54>)
      18:	f000 f828 	bl	6c <ldc_tx>
	if(ldc_query("*idn?\r\n")){; //request ID
      1c:	480e      	ldr	r0, [pc, #56]	; (58 <init_ldc_comms+0x58>)
      1e:	f000 f857 	bl	d0 <ldc_query>
      22:	4603      	mov	r3, r0
      24:	2b00      	cmp	r3, #0
      26:	d00d      	beq.n	44 <init_ldc_comms+0x44>
		printf("Successful command response\r\n");
      28:	480c      	ldr	r0, [pc, #48]	; (5c <init_ldc_comms+0x5c>)
      2a:	f001 fdad 	bl	1b88 <__puts_veneer>
		if(strncmp(ldc_packet.message, CONTROLLER_ID, strlen(CONTROLLER_ID)) == 0) {
      2e:	2232      	movs	r2, #50	; 0x32
      30:	490b      	ldr	r1, [pc, #44]	; (60 <init_ldc_comms+0x60>)
      32:	480c      	ldr	r0, [pc, #48]	; (64 <init_ldc_comms+0x64>)
      34:	f001 fd78 	bl	1b28 <__strncmp_veneer>
      38:	4603      	mov	r3, r0
      3a:	2b00      	cmp	r3, #0
      3c:	d102      	bne.n	44 <init_ldc_comms+0x44>
		    	printf("Expected controller ID received");
      3e:	480a      	ldr	r0, [pc, #40]	; (68 <init_ldc_comms+0x68>)
      40:	f001 fdba 	bl	1bb8 <__printf_veneer>
		}
	}
}
      44:	bf00      	nop
      46:	bd80      	pop	{r7, pc}
      48:	0801d1a8 	.word	0x0801d1a8
      4c:	0801d1ac 	.word	0x0801d1ac
      50:	0801d1b4 	.word	0x0801d1b4
      54:	0801d1bc 	.word	0x0801d1bc
      58:	0801d1cc 	.word	0x0801d1cc
      5c:	0801d1d4 	.word	0x0801d1d4
      60:	0801d1f4 	.word	0x0801d1f4
      64:	2000025e 	.word	0x2000025e
      68:	0801d228 	.word	0x0801d228

0000006c <ldc_tx>:

/* Send a string to the LDC501 over telnet */
//void ldc_tx(const char *str, size_t lengthofstring)
void ldc_tx(const char str[])
{
      6c:	b590      	push	{r4, r7, lr}
      6e:	b085      	sub	sp, #20
      70:	af00      	add	r7, sp, #0
      72:	6078      	str	r0, [r7, #4]
	uint16_t len = strlen(str);
      74:	6878      	ldr	r0, [r7, #4]
      76:	f001 fd77 	bl	1b68 <__strlen_veneer>
      7a:	4603      	mov	r3, r0
      7c:	81fb      	strh	r3, [r7, #14]
	tcTx->p = pbuf_alloc(PBUF_TRANSPORT, len , PBUF_POOL); //allocate pbuf
      7e:	4b11      	ldr	r3, [pc, #68]	; (c4 <ldc_tx+0x58>)
      80:	681c      	ldr	r4, [r3, #0]
      82:	89fb      	ldrh	r3, [r7, #14]
      84:	f44f 72c1 	mov.w	r2, #386	; 0x182
      88:	4619      	mov	r1, r3
      8a:	2036      	movs	r0, #54	; 0x36
      8c:	f001 fd74 	bl	1b78 <__pbuf_alloc_veneer>
      90:	4603      	mov	r3, r0
      92:	60a3      	str	r3, [r4, #8]
	pbuf_take(tcTx->p, (char*)str, len); // copy data to pbuf
      94:	4b0b      	ldr	r3, [pc, #44]	; (c4 <ldc_tx+0x58>)
      96:	681b      	ldr	r3, [r3, #0]
      98:	689b      	ldr	r3, [r3, #8]
      9a:	89fa      	ldrh	r2, [r7, #14]
      9c:	6879      	ldr	r1, [r7, #4]
      9e:	4618      	mov	r0, r3
      a0:	f001 fd5e 	bl	1b60 <__pbuf_take_veneer>
	telnet_client_send(pcbTx, tcTx); //send it
      a4:	4b08      	ldr	r3, [pc, #32]	; (c8 <ldc_tx+0x5c>)
      a6:	681b      	ldr	r3, [r3, #0]
      a8:	4a06      	ldr	r2, [pc, #24]	; (c4 <ldc_tx+0x58>)
      aa:	6812      	ldr	r2, [r2, #0]
      ac:	4611      	mov	r1, r2
      ae:	4618      	mov	r0, r3
      b0:	f000 f994 	bl	3dc <telnet_client_send>
	printf("Sent over Ethernet: %s\r\n", str);
      b4:	6879      	ldr	r1, [r7, #4]
      b6:	4805      	ldr	r0, [pc, #20]	; (cc <ldc_tx+0x60>)
      b8:	f001 fd7e 	bl	1bb8 <__printf_veneer>
	/*disabled as the pbuf is already null.
	 * This causes assertion errors but worried as this could overflow
	 */
	//pbuf_free(tcTx->p); //free up the pbuf
}
      bc:	bf00      	nop
      be:	3714      	adds	r7, #20
      c0:	46bd      	mov	sp, r7
      c2:	bd90      	pop	{r4, r7, pc}
      c4:	20000254 	.word	0x20000254
      c8:	20000258 	.word	0x20000258
      cc:	0801d248 	.word	0x0801d248

000000d0 <ldc_query>:

/* Send a command to the LDC501 over telnet and await response */
bool ldc_query(const char str[])
{
      d0:	b580      	push	{r7, lr}
      d2:	b082      	sub	sp, #8
      d4:	af00      	add	r7, sp, #0
      d6:	6078      	str	r0, [r7, #4]
	ldc_packet.retries = 0;
      d8:	4b29      	ldr	r3, [pc, #164]	; (180 <ldc_query+0xb0>)
      da:	2200      	movs	r2, #0
      dc:	705a      	strb	r2, [r3, #1]
	while (ldc_packet.retries < TELNET_RETRIES) {
      de:	e03e      	b.n	15e <ldc_query+0x8e>
		printf ("Entered command while loop\r\n");
      e0:	4828      	ldr	r0, [pc, #160]	; (184 <ldc_query+0xb4>)
      e2:	f001 fd51 	bl	1b88 <__puts_veneer>
		start_timer(ETHERNET_TIMER);
      e6:	4b28      	ldr	r3, [pc, #160]	; (188 <ldc_query+0xb8>)
      e8:	681b      	ldr	r3, [r3, #0]
      ea:	4618      	mov	r0, r3
      ec:	f001 fbf6 	bl	18dc <start_timer>
		printf ("Started Ethernet timer\r\n");
      f0:	4826      	ldr	r0, [pc, #152]	; (18c <ldc_query+0xbc>)
      f2:	f001 fd49 	bl	1b88 <__puts_veneer>
		ldc_tx(str); //Send string
      f6:	6878      	ldr	r0, [r7, #4]
      f8:	f7ff ffb8 	bl	6c <ldc_tx>
		ldc_packet.state = LDC_AWAITING_RESPONSE; //set state to flag that a response is needed before sending anything further
      fc:	4b20      	ldr	r3, [pc, #128]	; (180 <ldc_query+0xb0>)
      fe:	2202      	movs	r2, #2
     100:	701a      	strb	r2, [r3, #0]
		while ((ldc_packet.state == LDC_AWAITING_RESPONSE) && (check_timer(ETHERNET_TIMER) < TELNET_TIMEOUT)) {//loop here until timeout or response is received
     102:	e004      	b.n	10e <ldc_query+0x3e>
//			printf ("Spinning round loop waiting for a response");
			/* Ethernet handling */
			ethernetif_input(&gnetif);
     104:	4822      	ldr	r0, [pc, #136]	; (190 <ldc_query+0xc0>)
     106:	f001 fd7f 	bl	1c08 <__ethernetif_input_veneer>
			sys_check_timeouts();
     10a:	f001 fd6d 	bl	1be8 <__sys_check_timeouts_veneer>
		while ((ldc_packet.state == LDC_AWAITING_RESPONSE) && (check_timer(ETHERNET_TIMER) < TELNET_TIMEOUT)) {//loop here until timeout or response is received
     10e:	4b1c      	ldr	r3, [pc, #112]	; (180 <ldc_query+0xb0>)
     110:	781b      	ldrb	r3, [r3, #0]
     112:	2b02      	cmp	r3, #2
     114:	d108      	bne.n	128 <ldc_query+0x58>
     116:	4b1c      	ldr	r3, [pc, #112]	; (188 <ldc_query+0xb8>)
     118:	681b      	ldr	r3, [r3, #0]
     11a:	4618      	mov	r0, r3
     11c:	f001 fc0e 	bl	193c <check_timer>
     120:	4603      	mov	r3, r0
     122:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
     126:	d3ed      	bcc.n	104 <ldc_query+0x34>
		}
		stop_timer(ETHERNET_TIMER);
     128:	4b17      	ldr	r3, [pc, #92]	; (188 <ldc_query+0xb8>)
     12a:	681b      	ldr	r3, [r3, #0]
     12c:	4618      	mov	r0, r3
     12e:	f001 fbf3 	bl	1918 <stop_timer>
		if (ldc_packet.state == LDC_RESPONSE_RECEIVED) {
     132:	4b13      	ldr	r3, [pc, #76]	; (180 <ldc_query+0xb0>)
     134:	781b      	ldrb	r3, [r3, #0]
     136:	2b03      	cmp	r3, #3
     138:	d104      	bne.n	144 <ldc_query+0x74>
			printf ("Response received\r\n");
     13a:	4816      	ldr	r0, [pc, #88]	; (194 <ldc_query+0xc4>)
     13c:	f001 fd24 	bl	1b88 <__puts_veneer>
			return (true); //success
     140:	2301      	movs	r3, #1
     142:	e018      	b.n	176 <ldc_query+0xa6>
		}
		ldc_packet.retries++; //increase retry count
     144:	4b0e      	ldr	r3, [pc, #56]	; (180 <ldc_query+0xb0>)
     146:	785b      	ldrb	r3, [r3, #1]
     148:	3301      	adds	r3, #1
     14a:	b2da      	uxtb	r2, r3
     14c:	4b0c      	ldr	r3, [pc, #48]	; (180 <ldc_query+0xb0>)
     14e:	705a      	strb	r2, [r3, #1]
		printf ("Issued command %s but no response. Retry %u\r\n", str, ldc_packet.retries);
     150:	4b0b      	ldr	r3, [pc, #44]	; (180 <ldc_query+0xb0>)
     152:	785b      	ldrb	r3, [r3, #1]
     154:	461a      	mov	r2, r3
     156:	6879      	ldr	r1, [r7, #4]
     158:	480f      	ldr	r0, [pc, #60]	; (198 <ldc_query+0xc8>)
     15a:	f001 fd2d 	bl	1bb8 <__printf_veneer>
	while (ldc_packet.retries < TELNET_RETRIES) {
     15e:	4b08      	ldr	r3, [pc, #32]	; (180 <ldc_query+0xb0>)
     160:	785b      	ldrb	r3, [r3, #1]
     162:	2b02      	cmp	r3, #2
     164:	d9bc      	bls.n	e0 <ldc_query+0x10>
	}
	printf ("Command %s failed after %u attempts\r\n", str, ldc_packet.retries);
     166:	4b06      	ldr	r3, [pc, #24]	; (180 <ldc_query+0xb0>)
     168:	785b      	ldrb	r3, [r3, #1]
     16a:	461a      	mov	r2, r3
     16c:	6879      	ldr	r1, [r7, #4]
     16e:	480b      	ldr	r0, [pc, #44]	; (19c <ldc_query+0xcc>)
     170:	f001 fd22 	bl	1bb8 <__printf_veneer>
	return (false); //failure after timeout
     174:	2300      	movs	r3, #0
}
     176:	4618      	mov	r0, r3
     178:	3708      	adds	r7, #8
     17a:	46bd      	mov	sp, r7
     17c:	bd80      	pop	{r7, pc}
     17e:	bf00      	nop
     180:	2000025c 	.word	0x2000025c
     184:	0801d264 	.word	0x0801d264
     188:	20000020 	.word	0x20000020
     18c:	0801d280 	.word	0x0801d280
     190:	2000076c 	.word	0x2000076c
     194:	0801d298 	.word	0x0801d298
     198:	0801d2ac 	.word	0x0801d2ac
     19c:	0801d2dc 	.word	0x0801d2dc

000001a0 <telnet_client_connected>:
/** This callback is called, when the client is connected to the server
 * Here we will initialise few other callbacks
 * and in the end, call the client handle function
  */
static err_t telnet_client_connected(void *arg, struct tcp_pcb *newpcb, err_t err)
{
     1a0:	b580      	push	{r7, lr}
     1a2:	b086      	sub	sp, #24
     1a4:	af00      	add	r7, sp, #0
     1a6:	60f8      	str	r0, [r7, #12]
     1a8:	60b9      	str	r1, [r7, #8]
     1aa:	4613      	mov	r3, r2
     1ac:	71fb      	strb	r3, [r7, #7]
  err_t ret_err;
  struct telnet_client_struct *tc;

#ifdef TELNET_DEBUG
	printf("[Telnet Client] telnet_client_connected function called.\n\r");
     1ae:	481f      	ldr	r0, [pc, #124]	; (22c <_Min_Heap_Size+0x2c>)
     1b0:	f001 fd02 	bl	1bb8 <__printf_veneer>

  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  /* allocate structure tc to maintain tcp connection information */
  tc = (struct telnet_client_struct *)mem_malloc(sizeof(struct telnet_client_struct));
     1b4:	200c      	movs	r0, #12
     1b6:	f001 fcc7 	bl	1b48 <__mem_malloc_veneer>
     1ba:	6138      	str	r0, [r7, #16]
  if (tc != NULL)
     1bc:	693b      	ldr	r3, [r7, #16]
     1be:	2b00      	cmp	r3, #0
     1c0:	d025      	beq.n	20e <_Min_Heap_Size+0xe>
  {
    tc->state = TC_CONNECTED;
     1c2:	693b      	ldr	r3, [r7, #16]
     1c4:	2201      	movs	r2, #1
     1c6:	701a      	strb	r2, [r3, #0]
    tc->pcb = newpcb;
     1c8:	693b      	ldr	r3, [r7, #16]
     1ca:	68ba      	ldr	r2, [r7, #8]
     1cc:	605a      	str	r2, [r3, #4]
    tc->retries = 0;
     1ce:	693b      	ldr	r3, [r7, #16]
     1d0:	2200      	movs	r2, #0
     1d2:	705a      	strb	r2, [r3, #1]
    tc->p = NULL;
     1d4:	693b      	ldr	r3, [r7, #16]
     1d6:	2200      	movs	r2, #0
     1d8:	609a      	str	r2, [r3, #8]

    /* pass newly allocated tc structure as argument to newpcb */
    tcp_arg(newpcb, tc);
     1da:	6939      	ldr	r1, [r7, #16]
     1dc:	68b8      	ldr	r0, [r7, #8]
     1de:	f001 fc9f 	bl	1b20 <__tcp_arg_veneer>

    /* initialize lwip tcp_recv callback function for newpcb  */
    tcp_recv(newpcb, telnet_client_recv);
     1e2:	4913      	ldr	r1, [pc, #76]	; (230 <_Min_Heap_Size+0x30>)
     1e4:	68b8      	ldr	r0, [r7, #8]
     1e6:	f001 fca7 	bl	1b38 <__tcp_recv_veneer>

    /* initialize lwip tcp_poll callback function for newpcb */
    tcp_poll(newpcb, telnet_client_poll, 0);
     1ea:	2200      	movs	r2, #0
     1ec:	4911      	ldr	r1, [pc, #68]	; (234 <_Min_Heap_Size+0x34>)
     1ee:	68b8      	ldr	r0, [r7, #8]
     1f0:	f001 fcd2 	bl	1b98 <__tcp_poll_veneer>

    /* initialize LwIP tcp_sent callback function */
    tcp_sent(newpcb, telnet_client_sent);
     1f4:	4910      	ldr	r1, [pc, #64]	; (238 <_Min_Heap_Size+0x38>)
     1f6:	68b8      	ldr	r0, [r7, #8]
     1f8:	f001 fca2 	bl	1b40 <__tcp_sent_veneer>
    /* handle the TCP data */
//    example_client_handle(newpcb, tc);
//    telnet_client_handle(newpcb, tc, p);

    #ifdef TELNET_DEBUG
		printf("[Telnet Client] Successful connection.\n\r");
     1fc:	480f      	ldr	r0, [pc, #60]	; (23c <_Min_Heap_Size+0x3c>)
     1fe:	f001 fcdb 	bl	1bb8 <__printf_veneer>
	#endif

	telnet_initialised = 1;
     202:	4b0f      	ldr	r3, [pc, #60]	; (240 <_Min_Heap_Size+0x40>)
     204:	2201      	movs	r2, #1
     206:	701a      	strb	r2, [r3, #0]
    ret_err = ERR_OK;
     208:	2300      	movs	r3, #0
     20a:	75fb      	strb	r3, [r7, #23]
     20c:	e008      	b.n	220 <_Min_Heap_Size+0x20>
  }
  else
  {
    /*  close tcp connection */
    telnet_client_connection_close(newpcb, tc);
     20e:	6939      	ldr	r1, [r7, #16]
     210:	68b8      	ldr	r0, [r7, #8]
     212:	f000 f937 	bl	484 <telnet_client_connection_close>
	#ifdef TELNET_DEBUG
		printf("[Telnet Client] Connection closed due to memory error.\n\r");
     216:	480b      	ldr	r0, [pc, #44]	; (244 <_Min_Heap_Size+0x44>)
     218:	f001 fcce 	bl	1bb8 <__printf_veneer>
	#endif
    /* return memory error */
    ret_err = ERR_MEM;
     21c:	23ff      	movs	r3, #255	; 0xff
     21e:	75fb      	strb	r3, [r7, #23]
  }
  return ret_err;
     220:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
     224:	4618      	mov	r0, r3
     226:	3718      	adds	r7, #24
     228:	46bd      	mov	sp, r7
     22a:	bd80      	pop	{r7, pc}
     22c:	0801d304 	.word	0x0801d304
     230:	00000249 	.word	0x00000249
     234:	00000351 	.word	0x00000351
     238:	00000399 	.word	0x00000399
     23c:	0801d340 	.word	0x0801d340
     240:	2000024c 	.word	0x2000024c
     244:	0801d36c 	.word	0x0801d36c

00000248 <telnet_client_recv>:

/** This callback is called, when the client receives some data from the server
 * if the data received is valid, we will handle the data in the client handle function
  */
static err_t telnet_client_recv(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err)
{
     248:	b580      	push	{r7, lr}
     24a:	b086      	sub	sp, #24
     24c:	af00      	add	r7, sp, #0
     24e:	60f8      	str	r0, [r7, #12]
     250:	60b9      	str	r1, [r7, #8]
     252:	607a      	str	r2, [r7, #4]
     254:	70fb      	strb	r3, [r7, #3]
  #ifdef TELNET_DEBUG
    printf("[Telnet Client] Received data from server.\n\r");
     256:	4839      	ldr	r0, [pc, #228]	; (33c <telnet_client_recv+0xf4>)
     258:	f001 fcae 	bl	1bb8 <__printf_veneer>
  #endif
  struct telnet_client_struct *tc;
  err_t ret_err;

  LWIP_ASSERT("arg != NULL",arg != NULL);
     25c:	68fb      	ldr	r3, [r7, #12]
     25e:	2b00      	cmp	r3, #0
     260:	d106      	bne.n	270 <telnet_client_recv+0x28>
     262:	4b37      	ldr	r3, [pc, #220]	; (340 <telnet_client_recv+0xf8>)
     264:	f240 1297 	movw	r2, #407	; 0x197
     268:	4936      	ldr	r1, [pc, #216]	; (344 <telnet_client_recv+0xfc>)
     26a:	4837      	ldr	r0, [pc, #220]	; (348 <telnet_client_recv+0x100>)
     26c:	f001 fca4 	bl	1bb8 <__printf_veneer>

  tc = (struct telnet_client_struct *)arg;
     270:	68fb      	ldr	r3, [r7, #12]
     272:	613b      	str	r3, [r7, #16]

  /* if we receive an empty tcp frame from server => close connection */
  if (p == NULL)
     274:	687b      	ldr	r3, [r7, #4]
     276:	2b00      	cmp	r3, #0
     278:	d10d      	bne.n	296 <telnet_client_recv+0x4e>
  {
    /* remote host closed connection */
    tc->state = TC_CLOSING;
     27a:	693b      	ldr	r3, [r7, #16]
     27c:	2203      	movs	r2, #3
     27e:	701a      	strb	r2, [r3, #0]
    if(tc->p == NULL)
     280:	693b      	ldr	r3, [r7, #16]
     282:	689b      	ldr	r3, [r3, #8]
     284:	2b00      	cmp	r3, #0
     286:	d103      	bne.n	290 <telnet_client_recv+0x48>
    {
       /* we're done sending, close connection */
       telnet_client_connection_close(tpcb, tc);
     288:	6939      	ldr	r1, [r7, #16]
     28a:	68b8      	ldr	r0, [r7, #8]
     28c:	f000 f8fa 	bl	484 <telnet_client_connection_close>
//      tcp_sent(tpcb, telnet_client_sent);

      /* send remaining data*/
//      telnet_client_send(tpcb, tc);
    }
    ret_err = ERR_OK;
     290:	2300      	movs	r3, #0
     292:	75fb      	strb	r3, [r7, #23]
     294:	e04b      	b.n	32e <telnet_client_recv+0xe6>
  }
  /* else : a non empty frame was received from server but for some reason err != ERR_OK */
  else if(err != ERR_OK)
     296:	f997 3003 	ldrsb.w	r3, [r7, #3]
     29a:	2b00      	cmp	r3, #0
     29c:	d00b      	beq.n	2b6 <telnet_client_recv+0x6e>
  {
    /* free received pbuf*/
    if (p != NULL)
     29e:	687b      	ldr	r3, [r7, #4]
     2a0:	2b00      	cmp	r3, #0
     2a2:	d005      	beq.n	2b0 <telnet_client_recv+0x68>
    {
      tc->p = NULL;
     2a4:	693b      	ldr	r3, [r7, #16]
     2a6:	2200      	movs	r2, #0
     2a8:	609a      	str	r2, [r3, #8]
      pbuf_free(p);
     2aa:	6878      	ldr	r0, [r7, #4]
     2ac:	f001 fc68 	bl	1b80 <__pbuf_free_veneer>
    }
    ret_err = err;
     2b0:	78fb      	ldrb	r3, [r7, #3]
     2b2:	75fb      	strb	r3, [r7, #23]
     2b4:	e03b      	b.n	32e <telnet_client_recv+0xe6>
  }
  else if(tc->state == TC_CONNECTED)
     2b6:	693b      	ldr	r3, [r7, #16]
     2b8:	781b      	ldrb	r3, [r3, #0]
     2ba:	2b01      	cmp	r3, #1
     2bc:	d116      	bne.n	2ec <telnet_client_recv+0xa4>
  {
   /* store reference to incoming pbuf (chain) */
    tc->p = p;
     2be:	693b      	ldr	r3, [r7, #16]
     2c0:	687a      	ldr	r2, [r7, #4]
     2c2:	609a      	str	r2, [r3, #8]
    // tcp_sent has already been initialized in the beginning.
//    /* initialize LwIP tcp_sent callback function */
//    tcp_sent(tpcb, telnet_client_sent);

    /* Acknowledge the received data */
    tcp_recved(tpcb, p->tot_len);
     2c4:	687b      	ldr	r3, [r7, #4]
     2c6:	891b      	ldrh	r3, [r3, #8]
     2c8:	4619      	mov	r1, r3
     2ca:	68b8      	ldr	r0, [r7, #8]
     2cc:	f001 fc98 	bl	1c00 <__tcp_recved_veneer>
    #ifdef TELNET_DEBUG
      printf("[Telnet Client] Acknowledging received data.\n\r");
     2d0:	481e      	ldr	r0, [pc, #120]	; (34c <telnet_client_recv+0x104>)
     2d2:	f001 fc71 	bl	1bb8 <__printf_veneer>
    #endif

    /* handle the received data */
//    example_client_handle(tpcb, tc);
    telnet_client_handle(tpcb, tc, p);
     2d6:	687a      	ldr	r2, [r7, #4]
     2d8:	6939      	ldr	r1, [r7, #16]
     2da:	68b8      	ldr	r0, [r7, #8]
     2dc:	f000 f904 	bl	4e8 <telnet_client_handle>

    pbuf_free(p);
     2e0:	6878      	ldr	r0, [r7, #4]
     2e2:	f001 fc4d 	bl	1b80 <__pbuf_free_veneer>

    ret_err = ERR_OK;
     2e6:	2300      	movs	r3, #0
     2e8:	75fb      	strb	r3, [r7, #23]
     2ea:	e020      	b.n	32e <telnet_client_recv+0xe6>
  }
  else if(tc->state == TC_CLOSING)
     2ec:	693b      	ldr	r3, [r7, #16]
     2ee:	781b      	ldrb	r3, [r3, #0]
     2f0:	2b03      	cmp	r3, #3
     2f2:	d10e      	bne.n	312 <telnet_client_recv+0xca>
  {
    /* odd case, remote side closing twice, trash data */
    tcp_recved(tpcb, p->tot_len);
     2f4:	687b      	ldr	r3, [r7, #4]
     2f6:	891b      	ldrh	r3, [r3, #8]
     2f8:	4619      	mov	r1, r3
     2fa:	68b8      	ldr	r0, [r7, #8]
     2fc:	f001 fc80 	bl	1c00 <__tcp_recved_veneer>
    tc->p = NULL;
     300:	693b      	ldr	r3, [r7, #16]
     302:	2200      	movs	r2, #0
     304:	609a      	str	r2, [r3, #8]
    pbuf_free(p);
     306:	6878      	ldr	r0, [r7, #4]
     308:	f001 fc3a 	bl	1b80 <__pbuf_free_veneer>
    ret_err = ERR_OK;
     30c:	2300      	movs	r3, #0
     30e:	75fb      	strb	r3, [r7, #23]
     310:	e00d      	b.n	32e <telnet_client_recv+0xe6>
  }
  else
  {
    /* unknown tc->state, trash data  */
    tcp_recved(tpcb, p->tot_len);
     312:	687b      	ldr	r3, [r7, #4]
     314:	891b      	ldrh	r3, [r3, #8]
     316:	4619      	mov	r1, r3
     318:	68b8      	ldr	r0, [r7, #8]
     31a:	f001 fc71 	bl	1c00 <__tcp_recved_veneer>
    tc->p = NULL;
     31e:	693b      	ldr	r3, [r7, #16]
     320:	2200      	movs	r2, #0
     322:	609a      	str	r2, [r3, #8]
    pbuf_free(p);
     324:	6878      	ldr	r0, [r7, #4]
     326:	f001 fc2b 	bl	1b80 <__pbuf_free_veneer>
    ret_err = ERR_OK;
     32a:	2300      	movs	r3, #0
     32c:	75fb      	strb	r3, [r7, #23]
  }
  return ret_err;
     32e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
     332:	4618      	mov	r0, r3
     334:	3718      	adds	r7, #24
     336:	46bd      	mov	sp, r7
     338:	bd80      	pop	{r7, pc}
     33a:	bf00      	nop
     33c:	0801d3a8 	.word	0x0801d3a8
     340:	0801d3d8 	.word	0x0801d3d8
     344:	0801d3f0 	.word	0x0801d3f0
     348:	0801d3fc 	.word	0x0801d3fc
     34c:	0801d424 	.word	0x0801d424

00000350 <telnet_client_poll>:


static err_t telnet_client_poll(void *arg, struct tcp_pcb *tpcb)
{
     350:	b580      	push	{r7, lr}
     352:	b084      	sub	sp, #16
     354:	af00      	add	r7, sp, #0
     356:	6078      	str	r0, [r7, #4]
     358:	6039      	str	r1, [r7, #0]
  err_t ret_err;
  struct telnet_client_struct *tc;

  tc = (struct telnet_client_struct *)arg;
     35a:	687b      	ldr	r3, [r7, #4]
     35c:	60bb      	str	r3, [r7, #8]
  if (tc != NULL)
     35e:	68bb      	ldr	r3, [r7, #8]
     360:	2b00      	cmp	r3, #0
     362:	d00e      	beq.n	382 <telnet_client_poll+0x32>
  {
    if (tc->p != NULL)
     364:	68bb      	ldr	r3, [r7, #8]
     366:	689b      	ldr	r3, [r3, #8]
     368:	2b00      	cmp	r3, #0
     36a:	d107      	bne.n	37c <telnet_client_poll+0x2c>
//      telnet_client_send(tpcb, tc);
    }
    else
    {
      /* no remaining pbuf (chain)  */
      if(tc->state == TC_CLOSING)
     36c:	68bb      	ldr	r3, [r7, #8]
     36e:	781b      	ldrb	r3, [r3, #0]
     370:	2b03      	cmp	r3, #3
     372:	d103      	bne.n	37c <telnet_client_poll+0x2c>
      {
        /*  close tcp connection */
        telnet_client_connection_close(tpcb, tc);
     374:	68b9      	ldr	r1, [r7, #8]
     376:	6838      	ldr	r0, [r7, #0]
     378:	f000 f884 	bl	484 <telnet_client_connection_close>
      }
    }
    ret_err = ERR_OK;
     37c:	2300      	movs	r3, #0
     37e:	73fb      	strb	r3, [r7, #15]
     380:	e004      	b.n	38c <telnet_client_poll+0x3c>
  }
  else
  {
    /* nothing to be done */
    tcp_abort(tpcb);
     382:	6838      	ldr	r0, [r7, #0]
     384:	f001 fc38 	bl	1bf8 <__tcp_abort_veneer>
    ret_err = ERR_ABRT;
     388:	23f3      	movs	r3, #243	; 0xf3
     38a:	73fb      	strb	r3, [r7, #15]
  }
  return ret_err;
     38c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
     390:	4618      	mov	r0, r3
     392:	3710      	adds	r7, #16
     394:	46bd      	mov	sp, r7
     396:	bd80      	pop	{r7, pc}

00000398 <telnet_client_sent>:

/** This callback is called, when the server acknowledges the data sent by the client
 * If there is no more data left to sent, we will simply close the connection
  */
static err_t telnet_client_sent(void *arg, struct tcp_pcb *tpcb, u16_t len)
{
     398:	b580      	push	{r7, lr}
     39a:	b086      	sub	sp, #24
     39c:	af00      	add	r7, sp, #0
     39e:	60f8      	str	r0, [r7, #12]
     3a0:	60b9      	str	r1, [r7, #8]
     3a2:	4613      	mov	r3, r2
     3a4:	80fb      	strh	r3, [r7, #6]
#ifdef TELNET_DEBUG
  printf("[Telnet Client] Server has acknowledged data sent by client.\n\r");
     3a6:	480c      	ldr	r0, [pc, #48]	; (3d8 <telnet_client_sent+0x40>)
     3a8:	f001 fc06 	bl	1bb8 <__printf_veneer>
#endif
  struct telnet_client_struct *tc;

  LWIP_UNUSED_ARG(len);

  tc = (struct telnet_client_struct *)arg;
     3ac:	68fb      	ldr	r3, [r7, #12]
     3ae:	617b      	str	r3, [r7, #20]
  tc->retries = 0;
     3b0:	697b      	ldr	r3, [r7, #20]
     3b2:	2200      	movs	r2, #0
     3b4:	705a      	strb	r2, [r3, #1]

  if(tc->p != NULL)
     3b6:	697b      	ldr	r3, [r7, #20]
     3b8:	689b      	ldr	r3, [r3, #8]
     3ba:	2b00      	cmp	r3, #0
     3bc:	d107      	bne.n	3ce <telnet_client_sent+0x36>
//    telnet_client_send(tpcb, tc);
  }
  else
  {
    /* if no more data to send and client closed connection*/
    if(tc->state == TC_CLOSING)
     3be:	697b      	ldr	r3, [r7, #20]
     3c0:	781b      	ldrb	r3, [r3, #0]
     3c2:	2b03      	cmp	r3, #3
     3c4:	d103      	bne.n	3ce <telnet_client_sent+0x36>
      telnet_client_connection_close(tpcb, tc);
     3c6:	6979      	ldr	r1, [r7, #20]
     3c8:	68b8      	ldr	r0, [r7, #8]
     3ca:	f000 f85b 	bl	484 <telnet_client_connection_close>
  }
  return ERR_OK;
     3ce:	2300      	movs	r3, #0
}
     3d0:	4618      	mov	r0, r3
     3d2:	3718      	adds	r7, #24
     3d4:	46bd      	mov	sp, r7
     3d6:	bd80      	pop	{r7, pc}
     3d8:	0801d454 	.word	0x0801d454

000003dc <telnet_client_send>:


/** A function to send the data to the server
  */
static void telnet_client_send(struct tcp_pcb *tpcb, struct telnet_client_struct *tc)
{
     3dc:	b580      	push	{r7, lr}
     3de:	b086      	sub	sp, #24
     3e0:	af00      	add	r7, sp, #0
     3e2:	6078      	str	r0, [r7, #4]
     3e4:	6039      	str	r1, [r7, #0]
  #ifdef TELNET_DEBUG
    printf("[Telnet Client] Sending data to server.\n\r");
     3e6:	4826      	ldr	r0, [pc, #152]	; (480 <_Min_Stack_Size+0x80>)
     3e8:	f001 fbe6 	bl	1bb8 <__printf_veneer>
  #endif
  struct pbuf *ptr;
  err_t wr_err = ERR_OK;
     3ec:	2300      	movs	r3, #0
     3ee:	75fb      	strb	r3, [r7, #23]

  while ((wr_err == ERR_OK) &&
     3f0:	e031      	b.n	456 <_Min_Stack_Size+0x56>
         (tc->p != NULL) &&
         (tc->p->len <= tcp_sndbuf(tpcb)))
  {

    /* get pointer on pbuf from tc structure */
    ptr = tc->p;
     3f2:	683b      	ldr	r3, [r7, #0]
     3f4:	689b      	ldr	r3, [r3, #8]
     3f6:	613b      	str	r3, [r7, #16]

    /* enqueue data for transmission */
    wr_err = tcp_write(tpcb, ptr->payload, ptr->len, 1);
     3f8:	693b      	ldr	r3, [r7, #16]
     3fa:	6859      	ldr	r1, [r3, #4]
     3fc:	693b      	ldr	r3, [r7, #16]
     3fe:	895a      	ldrh	r2, [r3, #10]
     400:	2301      	movs	r3, #1
     402:	6878      	ldr	r0, [r7, #4]
     404:	f001 fbb4 	bl	1b70 <__tcp_write_veneer>
     408:	4603      	mov	r3, r0
     40a:	75fb      	strb	r3, [r7, #23]

    if (wr_err == ERR_OK)
     40c:	f997 3017 	ldrsb.w	r3, [r7, #23]
     410:	2b00      	cmp	r3, #0
     412:	d118      	bne.n	446 <_Min_Stack_Size+0x46>
    {
      u16_t plen;
      u8_t freed;

      plen = ptr->len;
     414:	693b      	ldr	r3, [r7, #16]
     416:	895b      	ldrh	r3, [r3, #10]
     418:	81fb      	strh	r3, [r7, #14]

      /* continue with next pbuf in chain (if any) */
      tc->p = ptr->next;
     41a:	693b      	ldr	r3, [r7, #16]
     41c:	681a      	ldr	r2, [r3, #0]
     41e:	683b      	ldr	r3, [r7, #0]
     420:	609a      	str	r2, [r3, #8]

      if(tc->p != NULL)
     422:	683b      	ldr	r3, [r7, #0]
     424:	689b      	ldr	r3, [r3, #8]
     426:	2b00      	cmp	r3, #0
     428:	d004      	beq.n	434 <_Min_Stack_Size+0x34>
      {
        /* increment reference count for tc->p */
        pbuf_ref(tc->p);
     42a:	683b      	ldr	r3, [r7, #0]
     42c:	689b      	ldr	r3, [r3, #8]
     42e:	4618      	mov	r0, r3
     430:	f001 fb8e 	bl	1b50 <__pbuf_ref_veneer>

     /* chop first pbuf from chain */
      do
      {
        /* try hard to free pbuf */
        freed = pbuf_free(ptr);
     434:	6938      	ldr	r0, [r7, #16]
     436:	f001 fba3 	bl	1b80 <__pbuf_free_veneer>
     43a:	4603      	mov	r3, r0
     43c:	737b      	strb	r3, [r7, #13]
      }
      while(freed == 0);
     43e:	7b7b      	ldrb	r3, [r7, #13]
     440:	2b00      	cmp	r3, #0
     442:	d0f7      	beq.n	434 <_Min_Stack_Size+0x34>
     444:	e007      	b.n	456 <_Min_Stack_Size+0x56>
     /* we can read more data now */
//     tcp_recved(tpcb, plen);
   }
   else if(wr_err == ERR_MEM)
     446:	f997 3017 	ldrsb.w	r3, [r7, #23]
     44a:	f1b3 3fff 	cmp.w	r3, #4294967295
     44e:	d102      	bne.n	456 <_Min_Stack_Size+0x56>
   {
      /* we are low on memory, try later / harder, defer to poll */
     tc->p = ptr;
     450:	683b      	ldr	r3, [r7, #0]
     452:	693a      	ldr	r2, [r7, #16]
     454:	609a      	str	r2, [r3, #8]
         (tc->p != NULL) &&
     456:	f997 3017 	ldrsb.w	r3, [r7, #23]
     45a:	2b00      	cmp	r3, #0
     45c:	d10b      	bne.n	476 <_Min_Stack_Size+0x76>
     45e:	683b      	ldr	r3, [r7, #0]
     460:	689b      	ldr	r3, [r3, #8]
  while ((wr_err == ERR_OK) &&
     462:	2b00      	cmp	r3, #0
     464:	d007      	beq.n	476 <_Min_Stack_Size+0x76>
         (tc->p->len <= tcp_sndbuf(tpcb)))
     466:	683b      	ldr	r3, [r7, #0]
     468:	689b      	ldr	r3, [r3, #8]
     46a:	895a      	ldrh	r2, [r3, #10]
     46c:	687b      	ldr	r3, [r7, #4]
     46e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
         (tc->p != NULL) &&
     472:	429a      	cmp	r2, r3
     474:	d9bd      	bls.n	3f2 <telnet_client_send+0x16>
   else
   {
     /* other problem ?? */
   }
  }
}
     476:	bf00      	nop
     478:	3718      	adds	r7, #24
     47a:	46bd      	mov	sp, r7
     47c:	bd80      	pop	{r7, pc}
     47e:	bf00      	nop
     480:	0801d494 	.word	0x0801d494

00000484 <telnet_client_connection_close>:


static void telnet_client_connection_close(struct tcp_pcb *tpcb, struct telnet_client_struct *tc)
{
     484:	b580      	push	{r7, lr}
     486:	b082      	sub	sp, #8
     488:	af00      	add	r7, sp, #0
     48a:	6078      	str	r0, [r7, #4]
     48c:	6039      	str	r1, [r7, #0]
  #ifdef TELNET_DEBUG
    printf("[Telnet Client] Closing connection.\n\r");
     48e:	4814      	ldr	r0, [pc, #80]	; (4e0 <telnet_client_connection_close+0x5c>)
     490:	f001 fb92 	bl	1bb8 <__printf_veneer>
  #endif
  /* remove all callbacks */
  tcp_arg(tpcb, NULL);
     494:	2100      	movs	r1, #0
     496:	6878      	ldr	r0, [r7, #4]
     498:	f001 fb42 	bl	1b20 <__tcp_arg_veneer>
  tcp_sent(tpcb, NULL);
     49c:	2100      	movs	r1, #0
     49e:	6878      	ldr	r0, [r7, #4]
     4a0:	f001 fb4e 	bl	1b40 <__tcp_sent_veneer>
  tcp_recv(tpcb, NULL);
     4a4:	2100      	movs	r1, #0
     4a6:	6878      	ldr	r0, [r7, #4]
     4a8:	f001 fb46 	bl	1b38 <__tcp_recv_veneer>
  tcp_err(tpcb, NULL);
     4ac:	2100      	movs	r1, #0
     4ae:	6878      	ldr	r0, [r7, #4]
     4b0:	f001 fb86 	bl	1bc0 <__tcp_err_veneer>
  tcp_poll(tpcb, NULL, 0);
     4b4:	2200      	movs	r2, #0
     4b6:	2100      	movs	r1, #0
     4b8:	6878      	ldr	r0, [r7, #4]
     4ba:	f001 fb6d 	bl	1b98 <__tcp_poll_veneer>

  /* delete tc structure */
  if (tc != NULL)
     4be:	683b      	ldr	r3, [r7, #0]
     4c0:	2b00      	cmp	r3, #0
     4c2:	d002      	beq.n	4ca <telnet_client_connection_close+0x46>
  {
    mem_free(tc);
     4c4:	6838      	ldr	r0, [r7, #0]
     4c6:	f001 fb8b 	bl	1be0 <__mem_free_veneer>
  }

  /* close tcp connection */
  tcp_close(tpcb);
     4ca:	6878      	ldr	r0, [r7, #4]
     4cc:	f001 fb24 	bl	1b18 <__tcp_close_veneer>

  telnet_initialised = 0;
     4d0:	4b04      	ldr	r3, [pc, #16]	; (4e4 <telnet_client_connection_close+0x60>)
     4d2:	2200      	movs	r2, #0
     4d4:	701a      	strb	r2, [r3, #0]
}
     4d6:	bf00      	nop
     4d8:	3708      	adds	r7, #8
     4da:	46bd      	mov	sp, r7
     4dc:	bd80      	pop	{r7, pc}
     4de:	bf00      	nop
     4e0:	0801d4c0 	.word	0x0801d4c0
     4e4:	2000024c 	.word	0x2000024c

000004e8 <telnet_client_handle>:
//}

/* Stuart's function to handle the incoming TCP Data */

static void telnet_client_handle (struct tcp_pcb *tpcb, struct telnet_client_struct *tc, struct pbuf *p)
{
     4e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     4ec:	b08a      	sub	sp, #40	; 0x28
     4ee:	af00      	add	r7, sp, #0
     4f0:	60f8      	str	r0, [r7, #12]
     4f2:	60b9      	str	r1, [r7, #8]
     4f4:	607a      	str	r2, [r7, #4]
     4f6:	466b      	mov	r3, sp
     4f8:	469a      	mov	sl, r3
	//function has been called as telnet_client_handle(tpcb, tc, p);
  #ifdef TELNET_DEBUG
    printf("[Telnet Client] Handling incoming data.\n\r");
     4fa:	483b      	ldr	r0, [pc, #236]	; (5e8 <telnet_client_handle+0x100>)
     4fc:	f001 fb5c 	bl	1bb8 <__printf_veneer>
  #endif
    /* get the Remote IP */
	ip4_addr_t inIP = tpcb->remote_ip;
     500:	68fb      	ldr	r3, [r7, #12]
     502:	685b      	ldr	r3, [r3, #4]
     504:	613b      	str	r3, [r7, #16]
	uint16_t inPort = tpcb->remote_port;
     506:	68fb      	ldr	r3, [r7, #12]
     508:	8b1b      	ldrh	r3, [r3, #24]
     50a:	84fb      	strh	r3, [r7, #38]	; 0x26

	/* Extract the IP */
	char *remIP = ipaddr_ntoa(&inIP);
     50c:	f107 0310 	add.w	r3, r7, #16
     510:	4618      	mov	r0, r3
     512:	f001 fb0d 	bl	1b30 <__ip4addr_ntoa_veneer>
     516:	6238      	str	r0, [r7, #32]

//	tcTx->state = tc->state;
//	tcTx->pcb = tc->pcb;
//	tcTx->p = tc->p;

	tcTx = tc;
     518:	4a34      	ldr	r2, [pc, #208]	; (5ec <telnet_client_handle+0x104>)
     51a:	68bb      	ldr	r3, [r7, #8]
     51c:	6013      	str	r3, [r2, #0]
	pcbTx = tpcb;
     51e:	4a34      	ldr	r2, [pc, #208]	; (5f0 <telnet_client_handle+0x108>)
     520:	68fb      	ldr	r3, [r7, #12]
     522:	6013      	str	r3, [r2, #0]

	if (p -> len != p -> tot_len) {//spans more that one buffer and I haven't allowed for this yet
     524:	687b      	ldr	r3, [r7, #4]
     526:	895a      	ldrh	r2, [r3, #10]
     528:	687b      	ldr	r3, [r7, #4]
     52a:	891b      	ldrh	r3, [r3, #8]
     52c:	429a      	cmp	r2, r3
     52e:	d002      	beq.n	536 <telnet_client_handle+0x4e>
#ifdef TELNET_DEBUG
  printf("[Telnet Client] ERROR - Received data spans more than one pbuf.\n\r");
     530:	4830      	ldr	r0, [pc, #192]	; (5f4 <telnet_client_handle+0x10c>)
     532:	f001 fb41 	bl	1bb8 <__printf_veneer>
#endif
	}

	/* Copy payload into a string */
	uint16_t len = p -> len; //length of the payload
     536:	687b      	ldr	r3, [r7, #4]
     538:	895b      	ldrh	r3, [r3, #10]
     53a:	83fb      	strh	r3, [r7, #30]
	char str[len+1]; //holds the payload, with capacity for terminating character
     53c:	8bfb      	ldrh	r3, [r7, #30]
     53e:	1c5e      	adds	r6, r3, #1
     540:	1e73      	subs	r3, r6, #1
     542:	61bb      	str	r3, [r7, #24]
     544:	4632      	mov	r2, r6
     546:	2300      	movs	r3, #0
     548:	4690      	mov	r8, r2
     54a:	4699      	mov	r9, r3
     54c:	f04f 0200 	mov.w	r2, #0
     550:	f04f 0300 	mov.w	r3, #0
     554:	ea4f 03c9 	mov.w	r3, r9, lsl #3
     558:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
     55c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
     560:	4632      	mov	r2, r6
     562:	2300      	movs	r3, #0
     564:	4614      	mov	r4, r2
     566:	461d      	mov	r5, r3
     568:	f04f 0200 	mov.w	r2, #0
     56c:	f04f 0300 	mov.w	r3, #0
     570:	00eb      	lsls	r3, r5, #3
     572:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
     576:	00e2      	lsls	r2, r4, #3
     578:	4633      	mov	r3, r6
     57a:	3307      	adds	r3, #7
     57c:	08db      	lsrs	r3, r3, #3
     57e:	00db      	lsls	r3, r3, #3
     580:	ebad 0d03 	sub.w	sp, sp, r3
     584:	466b      	mov	r3, sp
     586:	3300      	adds	r3, #0
     588:	617b      	str	r3, [r7, #20]
	memcpy(str, p -> payload, p -> len); //copy the payload across
     58a:	687b      	ldr	r3, [r7, #4]
     58c:	6859      	ldr	r1, [r3, #4]
     58e:	687b      	ldr	r3, [r7, #4]
     590:	895b      	ldrh	r3, [r3, #10]
     592:	461a      	mov	r2, r3
     594:	6978      	ldr	r0, [r7, #20]
     596:	f001 fb3f 	bl	1c18 <__memcpy_veneer>
	str[len] = '\0'; //assigns null character to terminate string
     59a:	8bfb      	ldrh	r3, [r7, #30]
     59c:	697a      	ldr	r2, [r7, #20]
     59e:	2100      	movs	r1, #0
     5a0:	54d1      	strb	r1, [r2, r3]
	ldc_packet.state = LDC_RESPONSE_RECEIVED;
     5a2:	4b15      	ldr	r3, [pc, #84]	; (5f8 <telnet_client_handle+0x110>)
     5a4:	2203      	movs	r2, #3
     5a6:	701a      	strb	r2, [r3, #0]

    printf("[Telnet Client] Message: %s\n\r",str);
     5a8:	6979      	ldr	r1, [r7, #20]
     5aa:	4814      	ldr	r0, [pc, #80]	; (5fc <telnet_client_handle+0x114>)
     5ac:	f001 fb04 	bl	1bb8 <__printf_veneer>
    printf("String length: %u\n\r",sizeof(str));
     5b0:	4633      	mov	r3, r6
     5b2:	4619      	mov	r1, r3
     5b4:	4812      	ldr	r0, [pc, #72]	; (600 <telnet_client_handle+0x118>)
     5b6:	f001 faff 	bl	1bb8 <__printf_veneer>
    printf("p -> len: %u\n\r",p -> len);
     5ba:	687b      	ldr	r3, [r7, #4]
     5bc:	895b      	ldrh	r3, [r3, #10]
     5be:	4619      	mov	r1, r3
     5c0:	4810      	ldr	r0, [pc, #64]	; (604 <telnet_client_handle+0x11c>)
     5c2:	f001 faf9 	bl	1bb8 <__printf_veneer>
    printf("p -> tot_len: %u\n\r",p -> tot_len);
     5c6:	687b      	ldr	r3, [r7, #4]
     5c8:	891b      	ldrh	r3, [r3, #8]
     5ca:	4619      	mov	r1, r3
     5cc:	480e      	ldr	r0, [pc, #56]	; (608 <telnet_client_handle+0x120>)
     5ce:	f001 faf3 	bl	1bb8 <__printf_veneer>

	counter++;
     5d2:	4b0e      	ldr	r3, [pc, #56]	; (60c <telnet_client_handle+0x124>)
     5d4:	681b      	ldr	r3, [r3, #0]
     5d6:	3301      	adds	r3, #1
     5d8:	4a0c      	ldr	r2, [pc, #48]	; (60c <telnet_client_handle+0x124>)
     5da:	6013      	str	r3, [r2, #0]
     5dc:	46d5      	mov	sp, sl

}
     5de:	bf00      	nop
     5e0:	3728      	adds	r7, #40	; 0x28
     5e2:	46bd      	mov	sp, r7
     5e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     5e8:	0801d4e8 	.word	0x0801d4e8
     5ec:	20000254 	.word	0x20000254
     5f0:	20000258 	.word	0x20000258
     5f4:	0801d514 	.word	0x0801d514
     5f8:	2000025c 	.word	0x2000025c
     5fc:	0801d558 	.word	0x0801d558
     600:	0801d578 	.word	0x0801d578
     604:	0801d58c 	.word	0x0801d58c
     608:	0801d59c 	.word	0x0801d59c
     60c:	20000250 	.word	0x20000250

00000610 <synth_writereg>:
  * @param  Address
  * @param  Chip address
  * @param  Verify
  * @retval Contents read back from register
  */
static uint32_t synth_writereg(const uint32_t data, const uint32_t reg_address, const uint32_t chip_address, const bool verify) {
     610:	b580      	push	{r7, lr}
     612:	b08a      	sub	sp, #40	; 0x28
     614:	af00      	add	r7, sp, #0
     616:	60f8      	str	r0, [r7, #12]
     618:	60b9      	str	r1, [r7, #8]
     61a:	607a      	str	r2, [r7, #4]
     61c:	70fb      	strb	r3, [r7, #3]

	uint32_t read_data = 0;
     61e:	2300      	movs	r3, #0
     620:	627b      	str	r3, [r7, #36]	; 0x24
	const uint32_t write_data = (data << 8) | (reg_address << 3) | chip_address; // This is what we will write, 32 bits in total.
     622:	68fb      	ldr	r3, [r7, #12]
     624:	021a      	lsls	r2, r3, #8
     626:	68bb      	ldr	r3, [r7, #8]
     628:	00db      	lsls	r3, r3, #3
     62a:	4313      	orrs	r3, r2
     62c:	687a      	ldr	r2, [r7, #4]
     62e:	4313      	orrs	r3, r2
     630:	61fb      	str	r3, [r7, #28]
	#ifdef SPI_DEBUG
		printf("SPI BYTES WRITTEN: 0x%X \r\n", write_data);
	#endif //SPI_DEBUG
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, 0);
     632:	2200      	movs	r2, #0
     634:	f44f 7180 	mov.w	r1, #256	; 0x100
     638:	4830      	ldr	r0, [pc, #192]	; (6fc <synth_writereg+0xec>)
     63a:	f001 fa8d 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, 0); // Take SEN low to indicate we are sending data
     63e:	2200      	movs	r2, #0
     640:	f44f 6100 	mov.w	r1, #2048	; 0x800
     644:	482d      	ldr	r0, [pc, #180]	; (6fc <synth_writereg+0xec>)
     646:	f001 fa87 	bl	1b58 <__HAL_GPIO_WritePin_veneer>

	/* Clock in the data */
	for (uint32_t i = 0; i < SYNTH_SPI_BITS; i++) {
     64a:	2300      	movs	r3, #0
     64c:	623b      	str	r3, [r7, #32]
     64e:	e036      	b.n	6be <synth_writereg+0xae>

		/* Data written on the rising edge */
		uint32_t bit = (SYNTH_SPI_BITS - 1 - i);
     650:	2220      	movs	r2, #32
     652:	6a3b      	ldr	r3, [r7, #32]
     654:	1ad3      	subs	r3, r2, r3
     656:	3b01      	subs	r3, #1
     658:	617b      	str	r3, [r7, #20]
		HAL_GPIO_WritePin(MOSI_GPIO_Port, MOSI_Pin, !!(write_data & (1 << bit)));
     65a:	2201      	movs	r2, #1
     65c:	697b      	ldr	r3, [r7, #20]
     65e:	fa02 f303 	lsl.w	r3, r2, r3
     662:	461a      	mov	r2, r3
     664:	69fb      	ldr	r3, [r7, #28]
     666:	4013      	ands	r3, r2
     668:	2b00      	cmp	r3, #0
     66a:	bf14      	ite	ne
     66c:	2301      	movne	r3, #1
     66e:	2300      	moveq	r3, #0
     670:	b2db      	uxtb	r3, r3
     672:	461a      	mov	r2, r3
     674:	f44f 7100 	mov.w	r1, #512	; 0x200
     678:	4820      	ldr	r0, [pc, #128]	; (6fc <synth_writereg+0xec>)
     67a:	f001 fa6d 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, 1);
     67e:	2201      	movs	r2, #1
     680:	f44f 7180 	mov.w	r1, #256	; 0x100
     684:	481d      	ldr	r0, [pc, #116]	; (6fc <synth_writereg+0xec>)
     686:	f001 fa67 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, 0);
     68a:	2200      	movs	r2, #0
     68c:	f44f 7180 	mov.w	r1, #256	; 0x100
     690:	481a      	ldr	r0, [pc, #104]	; (6fc <synth_writereg+0xec>)
     692:	f001 fa61 	bl	1b58 <__HAL_GPIO_WritePin_veneer>

		/* Data read on the falling edge */
		read_data = read_data
				| (HAL_GPIO_ReadPin(MISO_GPIO_Port, MISO_Pin)
     696:	f44f 6180 	mov.w	r1, #1024	; 0x400
     69a:	4818      	ldr	r0, [pc, #96]	; (6fc <synth_writereg+0xec>)
     69c:	f001 fa80 	bl	1ba0 <__HAL_GPIO_ReadPin_veneer>
     6a0:	4603      	mov	r3, r0
     6a2:	4619      	mov	r1, r3
						<< (SYNTH_SPI_BITS - 1 - i));
     6a4:	2220      	movs	r2, #32
     6a6:	6a3b      	ldr	r3, [r7, #32]
     6a8:	1ad3      	subs	r3, r2, r3
     6aa:	3b01      	subs	r3, #1
     6ac:	fa01 f303 	lsl.w	r3, r1, r3
     6b0:	461a      	mov	r2, r3
		read_data = read_data
     6b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     6b4:	4313      	orrs	r3, r2
     6b6:	627b      	str	r3, [r7, #36]	; 0x24
	for (uint32_t i = 0; i < SYNTH_SPI_BITS; i++) {
     6b8:	6a3b      	ldr	r3, [r7, #32]
     6ba:	3301      	adds	r3, #1
     6bc:	623b      	str	r3, [r7, #32]
     6be:	2220      	movs	r2, #32
     6c0:	6a3b      	ldr	r3, [r7, #32]
     6c2:	4293      	cmp	r3, r2
     6c4:	d3c4      	bcc.n	650 <synth_writereg+0x40>
	}

	HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, 1); // Assert the SEN line to register the transmitted data
     6c6:	2201      	movs	r2, #1
     6c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
     6cc:	480b      	ldr	r0, [pc, #44]	; (6fc <synth_writereg+0xec>)
     6ce:	f001 fa43 	bl	1b58 <__HAL_GPIO_WritePin_veneer>

	if (verify) {
     6d2:	78fb      	ldrb	r3, [r7, #3]
     6d4:	2b00      	cmp	r3, #0
     6d6:	d00c      	beq.n	6f2 <synth_writereg+0xe2>
		const uint32_t verify_data = synth_readreg(reg_address); // Data returned on the second cycle
     6d8:	68b8      	ldr	r0, [r7, #8]
     6da:	f000 f813 	bl	704 <synth_readreg>
     6de:	61b8      	str	r0, [r7, #24]
		if (verify_data != data) {
     6e0:	69ba      	ldr	r2, [r7, #24]
     6e2:	68fb      	ldr	r3, [r7, #12]
     6e4:	429a      	cmp	r2, r3
     6e6:	d004      	beq.n	6f2 <synth_writereg+0xe2>
			printf("SPI transmission error!\n");
     6e8:	4805      	ldr	r0, [pc, #20]	; (700 <synth_writereg+0xf0>)
     6ea:	f001 fa4d 	bl	1b88 <__puts_veneer>
			Error_Handler(); // We enter an infinite loop here
     6ee:	f001 fa5f 	bl	1bb0 <__Error_Handler_veneer>
		}
	}

	return read_data;
     6f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
     6f4:	4618      	mov	r0, r3
     6f6:	3728      	adds	r7, #40	; 0x28
     6f8:	46bd      	mov	sp, r7
     6fa:	bd80      	pop	{r7, pc}
     6fc:	58020800 	.word	0x58020800
     700:	0801d894 	.word	0x0801d894

00000704 <synth_readreg>:
/**
  * @brief  Reads a register.
  * @param  Address
  * @retval Register contents
  */
static uint32_t synth_readreg(const uint32_t reg_address){
     704:	b580      	push	{r7, lr}
     706:	b084      	sub	sp, #16
     708:	af00      	add	r7, sp, #0
     70a:	6078      	str	r0, [r7, #4]

    synth_writereg(reg_address, 0x0, 0x0, DONT_VERIFY); // First cycle to send the read address
     70c:	2300      	movs	r3, #0
     70e:	2200      	movs	r2, #0
     710:	2100      	movs	r1, #0
     712:	6878      	ldr	r0, [r7, #4]
     714:	f7ff ff7c 	bl	610 <synth_writereg>
    const uint32_t read_data = synth_writereg(reg_address, 0x0, 0x0, DONT_VERIFY);  // Data returned on the second cycle
     718:	2300      	movs	r3, #0
     71a:	2200      	movs	r2, #0
     71c:	2100      	movs	r1, #0
     71e:	6878      	ldr	r0, [r7, #4]
     720:	f7ff ff76 	bl	610 <synth_writereg>
     724:	60f8      	str	r0, [r7, #12]

    return (read_data >> 8); // We only care about the first 24 bits returned.
     726:	68fb      	ldr	r3, [r7, #12]
     728:	0a1b      	lsrs	r3, r3, #8

}
     72a:	4618      	mov	r0, r3
     72c:	3710      	adds	r7, #16
     72e:	46bd      	mov	sp, r7
     730:	bd80      	pop	{r7, pc}

00000732 <set_MW_power>:
/**
  * @brief  Program LO2 output gain.
  * @param  MW power setting
  * @retval Success/fail
  */
uint32_t set_MW_power (const uint8_t mw_power) {
     732:	b580      	push	{r7, lr}
     734:	b084      	sub	sp, #16
     736:	af00      	add	r7, sp, #0
     738:	4603      	mov	r3, r0
     73a:	71fb      	strb	r3, [r7, #7]
	if (mw_power > 3) {//check that LO2GAIN is an integer from 0 to 3 inclusive
     73c:	79fb      	ldrb	r3, [r7, #7]
     73e:	2b03      	cmp	r3, #3
     740:	d904      	bls.n	74c <set_MW_power+0x1a>
		printf("illegal mw_power - must be an integer from 0 to 3!\n");
     742:	4811      	ldr	r0, [pc, #68]	; (788 <set_MW_power+0x56>)
     744:	f001 fa20 	bl	1b88 <__puts_veneer>
		Error_Handler(); // We enter an infinite loop here
     748:	f001 fa32 	bl	1bb0 <__Error_Handler_veneer>
	}
	uint32_t read_data = synth_readreg(GAIN_DIVIDER_REGISTER); // Get the current value.
     74c:	2016      	movs	r0, #22
     74e:	f7ff ffd9 	bl	704 <synth_readreg>
     752:	60f8      	str	r0, [r7, #12]
	read_data &= 0xFFFFFCFF; 		// Zero bits 8:9.
     754:	68fb      	ldr	r3, [r7, #12]
     756:	f423 7340 	bic.w	r3, r3, #768	; 0x300
     75a:	60fb      	str	r3, [r7, #12]
	read_data |= (mw_power << 8);	// Set LO2GAIN value.
     75c:	79fb      	ldrb	r3, [r7, #7]
     75e:	021b      	lsls	r3, r3, #8
     760:	461a      	mov	r2, r3
     762:	68fb      	ldr	r3, [r7, #12]
     764:	4313      	orrs	r3, r2
     766:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, GAIN_DIVIDER_REGISTER, 0x0, VERIFY); // Update the VCO divide register.
     768:	2301      	movs	r3, #1
     76a:	2200      	movs	r2, #0
     76c:	2116      	movs	r1, #22
     76e:	68f8      	ldr	r0, [r7, #12]
     770:	f7ff ff4e 	bl	610 <synth_writereg>
	#ifdef MW_VERBOSE
		printf("PROGRAMMED GAIN DIVIDER REGISTER: 0x%lX \r\n", read_data);
	#endif
	printf("LO2 gain setting: %u \r\n", mw_power);
     774:	79fb      	ldrb	r3, [r7, #7]
     776:	4619      	mov	r1, r3
     778:	4804      	ldr	r0, [pc, #16]	; (78c <set_MW_power+0x5a>)
     77a:	f001 fa1d 	bl	1bb8 <__printf_veneer>
	return SUCCESS;
     77e:	2300      	movs	r3, #0
}
     780:	4618      	mov	r0, r3
     782:	3710      	adds	r7, #16
     784:	46bd      	mov	sp, r7
     786:	bd80      	pop	{r7, pc}
     788:	0801d8ac 	.word	0x0801d8ac
     78c:	0801d8e0 	.word	0x0801d8e0

00000790 <init_synthesiser>:
/**
  * @brief  Initialises HMC835 synthesiser.
  * @param  MW power setting
  * @retval Success/fail
  */
uint32_t init_synthesiser(const uint8_t mw_power) {
     790:	b580      	push	{r7, lr}
     792:	b084      	sub	sp, #16
     794:	af00      	add	r7, sp, #0
     796:	4603      	mov	r3, r0
     798:	71fb      	strb	r3, [r7, #7]

	//Set pins to required initial conditions
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET); // Turn off the amber lock LED
     79a:	2200      	movs	r2, #0
     79c:	2102      	movs	r1, #2
     79e:	4856      	ldr	r0, [pc, #344]	; (8f8 <init_synthesiser+0x168>)
     7a0:	f001 f9da 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_SET); // Sets trigger output high
     7a4:	2201      	movs	r2, #1
     7a6:	2101      	movs	r1, #1
     7a8:	4854      	ldr	r0, [pc, #336]	; (8fc <init_synthesiser+0x16c>)
     7aa:	f001 f9d5 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, 0);
     7ae:	2200      	movs	r2, #0
     7b0:	f44f 7180 	mov.w	r1, #256	; 0x100
     7b4:	4852      	ldr	r0, [pc, #328]	; (900 <init_synthesiser+0x170>)
     7b6:	f001 f9cf 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, 1);
     7ba:	2201      	movs	r2, #1
     7bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
     7c0:	484f      	ldr	r0, [pc, #316]	; (900 <init_synthesiser+0x170>)
     7c2:	f001 f9c9 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(REG_EN_GPIO_Port, REG_EN_Pin, 1); // Enable the main regulator.
     7c6:	2201      	movs	r2, #1
     7c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
     7cc:	484c      	ldr	r0, [pc, #304]	; (900 <init_synthesiser+0x170>)
     7ce:	f001 f9c3 	bl	1b58 <__HAL_GPIO_WritePin_veneer>

	HAL_Delay(100); // Wait 100 ms for the supply to stabilise.
     7d2:	2064      	movs	r0, #100	; 0x64
     7d4:	f001 f9f8 	bl	1bc8 <__HAL_Delay_veneer>

	synth_writereg(0x1UL << 5, OPEN_MODE_READ_ADDRESS, 0x0, DONT_VERIFY); // Soft reset.
     7d8:	2300      	movs	r3, #0
     7da:	2200      	movs	r2, #0
     7dc:	2100      	movs	r1, #0
     7de:	2020      	movs	r0, #32
     7e0:	f7ff ff16 	bl	610 <synth_writereg>
	synth_writereg(0x41BFFF, ANALOG_EN_REGISTER, 0x0, VERIFY); // Set the SDO output level to 3.3 Volts
     7e4:	2301      	movs	r3, #1
     7e6:	2200      	movs	r2, #0
     7e8:	2108      	movs	r1, #8
     7ea:	4846      	ldr	r0, [pc, #280]	; (904 <init_synthesiser+0x174>)
     7ec:	f7ff ff10 	bl	610 <synth_writereg>

	uint32_t read_data = synth_readreg(ID_REGISTER); // Read the ID register to check the chip is communicating
     7f0:	2000      	movs	r0, #0
     7f2:	f7ff ff87 	bl	704 <synth_readreg>
     7f6:	60f8      	str	r0, [r7, #12]
	/* Check we have the correct ID */
	if (read_data != SYNTH_ID) {
     7f8:	4a43      	ldr	r2, [pc, #268]	; (908 <init_synthesiser+0x178>)
     7fa:	68fb      	ldr	r3, [r7, #12]
     7fc:	4293      	cmp	r3, r2
     7fe:	d00a      	beq.n	816 <init_synthesiser+0x86>
		HAL_GPIO_WritePin(REG_EN_GPIO_Port, REG_EN_Pin, 0); // Disable the main regulator.
     800:	2200      	movs	r2, #0
     802:	f44f 5180 	mov.w	r1, #4096	; 0x1000
     806:	483e      	ldr	r0, [pc, #248]	; (900 <init_synthesiser+0x170>)
     808:	f001 f9a6 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
		printf("Incorrect synthesiser ID!\r\n");
     80c:	483f      	ldr	r0, [pc, #252]	; (90c <init_synthesiser+0x17c>)
     80e:	f001 f9bb 	bl	1b88 <__puts_veneer>
		return ERROR;
     812:	2301      	movs	r3, #1
     814:	e06b      	b.n	8ee <init_synthesiser+0x15e>
	}

	/* Everything looks good, we can communicate with the chip :-) */
	printf("HMC835 Detected.\r\n");
     816:	483e      	ldr	r0, [pc, #248]	; (910 <init_synthesiser+0x180>)
     818:	f001 f9b6 	bl	1b88 <__puts_veneer>

	/* Enables Single-Ended output mode for LO2 output */
	read_data = synth_readreg(MODES_REGISTER); // Get the current value of the modes register
     81c:	2017      	movs	r0, #23
     81e:	f7ff ff71 	bl	704 <synth_readreg>
     822:	60f8      	str	r0, [r7, #12]
#ifdef MW_VERBOSE
	printf("READ MODES REGISTER: 0x%lX \r\n", read_data);
#endif
	read_data |= (0x1UL << 9);     // Enable single ended output for LO2 (LO2_P)
     824:	68fb      	ldr	r3, [r7, #12]
     826:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     82a:	60fb      	str	r3, [r7, #12]
	read_data  &= ~(!AUTO_MUTE << 7); //can disable auto_mute - see variable declarations
     82c:	2301      	movs	r3, #1
     82e:	f083 0301 	eor.w	r3, r3, #1
     832:	b2db      	uxtb	r3, r3
     834:	01db      	lsls	r3, r3, #7
     836:	43db      	mvns	r3, r3
     838:	461a      	mov	r2, r3
     83a:	68fb      	ldr	r3, [r7, #12]
     83c:	4013      	ands	r3, r2
     83e:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, MODES_REGISTER, 0x0, VERIFY); // Send
     840:	2301      	movs	r3, #1
     842:	2200      	movs	r2, #0
     844:	2117      	movs	r1, #23
     846:	68f8      	ldr	r0, [r7, #12]
     848:	f7ff fee2 	bl	610 <synth_writereg>
	//read_data = synth_readreg(LOCK_DETECT_REGISTER); // Get the current value.
	//read_data &= 0xFFFFFFF8; // Zero the first 3 LSBs.
	//read_data |= 0x07;
	//synth_writereg(read_data, LOCK_DETECT_REGISTER, 0x0, VERIFY); // Update the VCO divide register.

	synth_writereg(1, REFDIV_REGISTER, 0x0, VERIFY); // Reference divider setting.
     84c:	2301      	movs	r3, #1
     84e:	2200      	movs	r2, #0
     850:	2102      	movs	r1, #2
     852:	2001      	movs	r0, #1
     854:	f7ff fedc 	bl	610 <synth_writereg>
	printf("PROGRAMMED DIVIDER REGISTER: 0x01 \r\n");
#endif

	/* Lock detect training: This must be done after any change to the PD
	 * reference frequency or after power cycle. */
	read_data = synth_readreg(LOCK_DETECT_REGISTER); // Get contents of lock detect register
     858:	2007      	movs	r0, #7
     85a:	f7ff ff53 	bl	704 <synth_readreg>
     85e:	60f8      	str	r0, [r7, #12]
#ifdef MW_VERBOSE
	printf("READ LOCK_DETECT_REGISTER: 0x%lX \r\n", read_data);
#endif
	read_data |= (0x1UL << 11);      // Enable lock-detect counters.
     860:	68fb      	ldr	r3, [r7, #12]
     862:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
     866:	60fb      	str	r3, [r7, #12]
	read_data |= (0x1UL << 14);      // Enable the lock-detect timer.
     868:	68fb      	ldr	r3, [r7, #12]
     86a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     86e:	60fb      	str	r3, [r7, #12]
	read_data |= (0x1UL << 20);      // Train the lock-detect timer.
     870:	68fb      	ldr	r3, [r7, #12]
     872:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     876:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, LOCK_DETECT_REGISTER, 0x0, VERIFY); // Send
     878:	2301      	movs	r3, #1
     87a:	2200      	movs	r2, #0
     87c:	2107      	movs	r1, #7
     87e:	68f8      	ldr	r0, [r7, #12]
     880:	f7ff fec6 	bl	610 <synth_writereg>
#ifdef MW_VERBOSE
	printf("PROGRAMMED LOCK DETECT REGISTER: 0x%lX \r\n", read_data);
#endif
	HAL_Delay(10); // Wait 10 ms for training to complete, not sure if we really need to do this.
     884:	200a      	movs	r0, #10
     886:	f001 f99f 	bl	1bc8 <__HAL_Delay_veneer>

	/* Program LO2 output gain */
	if (mw_power > 3) {//check that LO2GAIN is an integer from 0 to 3 inclusive
     88a:	79fb      	ldrb	r3, [r7, #7]
     88c:	2b03      	cmp	r3, #3
     88e:	d904      	bls.n	89a <init_synthesiser+0x10a>
		printf("illegal mw_power - must be an integer from 0 to 3!\n");
     890:	4820      	ldr	r0, [pc, #128]	; (914 <init_synthesiser+0x184>)
     892:	f001 f979 	bl	1b88 <__puts_veneer>
		Error_Handler();
     896:	f001 f98b 	bl	1bb0 <__Error_Handler_veneer>
	}
	read_data = synth_readreg(GAIN_DIVIDER_REGISTER); // Get the current value.
     89a:	2016      	movs	r0, #22
     89c:	f7ff ff32 	bl	704 <synth_readreg>
     8a0:	60f8      	str	r0, [r7, #12]
	read_data &= 0xFFFFFCFF; 		// Zero bits 8:9.
     8a2:	68fb      	ldr	r3, [r7, #12]
     8a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
     8a8:	60fb      	str	r3, [r7, #12]
	read_data |= (mw_power << 8);	// Set LO2GAIN value.
     8aa:	79fb      	ldrb	r3, [r7, #7]
     8ac:	021b      	lsls	r3, r3, #8
     8ae:	461a      	mov	r2, r3
     8b0:	68fb      	ldr	r3, [r7, #12]
     8b2:	4313      	orrs	r3, r2
     8b4:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, GAIN_DIVIDER_REGISTER, 0x0, VERIFY); // Update the VCO divide register.
     8b6:	2301      	movs	r3, #1
     8b8:	2200      	movs	r2, #0
     8ba:	2116      	movs	r1, #22
     8bc:	68f8      	ldr	r0, [r7, #12]
     8be:	f7ff fea7 	bl	610 <synth_writereg>
	printf("PROGRAMMED GAIN DIVIDER REGISTER: 0x%lX \r\n", read_data);
	printf("LO2 gain setting: %u \r\n", mw_power);
#endif

	/* Sets output frequency to the hyperfine value */
	set_frequency_hz(HYPERFINE);
     8c2:	4b15      	ldr	r3, [pc, #84]	; (918 <init_synthesiser+0x188>)
     8c4:	ed93 7b00 	vldr	d7, [r3]
     8c8:	eeb0 0b47 	vmov.f64	d0, d7
     8cc:	f000 f83f 	bl	94e <set_frequency_hz>
	//printf("Single frequency output: %f Hz \r\n", HYPERFINE);
	printf("Single frequency output: %.10g Hz \r\n", HYPERFINE);
     8d0:	4b11      	ldr	r3, [pc, #68]	; (918 <init_synthesiser+0x188>)
     8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
     8d6:	4811      	ldr	r0, [pc, #68]	; (91c <init_synthesiser+0x18c>)
     8d8:	f001 f96e 	bl	1bb8 <__printf_veneer>
//	struct MW_struct *mw_sweep_settings = 0;  //create a structure to store the sweep settings
	mw_sweep_settings.state = MW_FIXED_FREQ;
     8dc:	4b10      	ldr	r3, [pc, #64]	; (920 <init_synthesiser+0x190>)
     8de:	2201      	movs	r2, #1
     8e0:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); // MW_invalid output low
     8e2:	2200      	movs	r2, #0
     8e4:	2102      	movs	r1, #2
     8e6:	480f      	ldr	r0, [pc, #60]	; (924 <init_synthesiser+0x194>)
     8e8:	f001 f936 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
	return SUCCESS;
     8ec:	2300      	movs	r3, #0
}
     8ee:	4618      	mov	r0, r3
     8f0:	3710      	adds	r7, #16
     8f2:	46bd      	mov	sp, r7
     8f4:	bd80      	pop	{r7, pc}
     8f6:	bf00      	nop
     8f8:	58021000 	.word	0x58021000
     8fc:	58021800 	.word	0x58021800
     900:	58020800 	.word	0x58020800
     904:	0041bfff 	.word	0x0041bfff
     908:	00c7701a 	.word	0x00c7701a
     90c:	0801d8f8 	.word	0x0801d8f8
     910:	0801d914 	.word	0x0801d914
     914:	0801d8ac 	.word	0x0801d8ac
     918:	08020970 	.word	0x08020970
     91c:	0801d928 	.word	0x0801d928
     920:	20000710 	.word	0x20000710
     924:	58020400 	.word	0x58020400

00000928 <lock_status>:
/**
  * @brief  Checks for MW frequency lock
  * @param  None
  * @retval Lock status
  */
static const bool lock_status(void) {
     928:	b580      	push	{r7, lr}
     92a:	b082      	sub	sp, #8
     92c:	af00      	add	r7, sp, #0

	bool locked = synth_readreg(GPOLD_REGISTER) & (1UL << 1);
     92e:	2012      	movs	r0, #18
     930:	f7ff fee8 	bl	704 <synth_readreg>
     934:	4603      	mov	r3, r0
     936:	f003 0302 	and.w	r3, r3, #2
     93a:	2b00      	cmp	r3, #0
     93c:	bf14      	ite	ne
     93e:	2301      	movne	r3, #1
     940:	2300      	moveq	r3, #0
     942:	71fb      	strb	r3, [r7, #7]
	return locked;
     944:	79fb      	ldrb	r3, [r7, #7]

}
     946:	4618      	mov	r0, r3
     948:	3708      	adds	r7, #8
     94a:	46bd      	mov	sp, r7
     94c:	bd80      	pop	{r7, pc}

0000094e <set_frequency_hz>:
/**
  * @brief  Translate a frequency into register values for programming to HMC835
  * @param  Frequency
  * @retval None
  */
void set_frequency_hz(const double fo) {
     94e:	b580      	push	{r7, lr}
     950:	b088      	sub	sp, #32
     952:	af00      	add	r7, sp, #0
     954:	ed87 0b00 	vstr	d0, [r7]

#ifdef OPTIMISED_FOR_3_035GHZ_GENERATION
	/* Code optimisation for Generation of frequencies close to 3.035GHz
	 * k always equals 1
	 */
	uint32_t k = 1;
     958:	2301      	movs	r3, #1
     95a:	61fb      	str	r3, [r7, #28]
		}
	}
#endif //OPTIMISED_FOR_3_035GHZ_GENERATION

	/* Calculate the N division ratio */
	const double N = ((fo * k) / REF_FREQ);
     95c:	69fb      	ldr	r3, [r7, #28]
     95e:	ee07 3a90 	vmov	s15, r3
     962:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     966:	ed97 7b00 	vldr	d7, [r7]
     96a:	ee26 6b07 	vmul.f64	d6, d6, d7
     96e:	ed9f 5b2a 	vldr	d5, [pc, #168]	; a18 <set_frequency_hz+0xca>
     972:	ee86 7b05 	vdiv.f64	d7, d6, d5
     976:	ed87 7b04 	vstr	d7, [r7, #16]

	/* Extract the fractional and integer parts */
	const uint32_t NINT = N;
     97a:	ed97 7b04 	vldr	d7, [r7, #16]
     97e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     982:	ee17 3a90 	vmov	r3, s15
     986:	60fb      	str	r3, [r7, #12]
	const uint32_t NFRAC = ((N - NINT) * (1 << 24)) + 0.5;
     988:	68fb      	ldr	r3, [r7, #12]
     98a:	ee07 3a90 	vmov	s15, r3
     98e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     992:	ed97 6b04 	vldr	d6, [r7, #16]
     996:	ee36 7b47 	vsub.f64	d7, d6, d7
     99a:	ed9f 6b21 	vldr	d6, [pc, #132]	; a20 <set_frequency_hz+0xd2>
     99e:	ee27 7b06 	vmul.f64	d7, d7, d6
     9a2:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     9a6:	ee37 7b06 	vadd.f64	d7, d7, d6
     9aa:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     9ae:	ee17 3a90 	vmov	r3, s15
     9b2:	60bb      	str	r3, [r7, #8]
		printf("Failed to establish synthesiser frequency accurately\r\n");
		Error_Handler();
	}
#endif

	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); //Sets MW_invalid pin high
     9b4:	2201      	movs	r2, #1
     9b6:	2102      	movs	r1, #2
     9b8:	481b      	ldr	r0, [pc, #108]	; (a28 <set_frequency_hz+0xda>)
     9ba:	f001 f8cd 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
	//set_frequency(NINT, NFRAC, k, MANUAL_MUTE); //Sets only the necessary Hittite registers
	set_freq_regs(NINT, NFRAC, k); //Sets only the necessary Hittite registers
     9be:	69fa      	ldr	r2, [r7, #28]
     9c0:	68b9      	ldr	r1, [r7, #8]
     9c2:	68f8      	ldr	r0, [r7, #12]
     9c4:	f000 f838 	bl	a38 <set_freq_regs>

	//MW stabilisation delay and check for lock
	timer_delay(MW_TIMER, MW_STABILISE_TIME_US);
     9c8:	4b18      	ldr	r3, [pc, #96]	; (a2c <set_frequency_hz+0xde>)
     9ca:	681b      	ldr	r3, [r3, #0]
     9cc:	f241 3288 	movw	r2, #5000	; 0x1388
     9d0:	4611      	mov	r1, r2
     9d2:	4618      	mov	r0, r3
     9d4:	f000 ffbe 	bl	1954 <timer_delay>
	//if (!poll_until_locked(LOCK_WAIT_US)) {
	if (!lock_status()) {
     9d8:	f7ff ffa6 	bl	928 <lock_status>
     9dc:	4603      	mov	r3, r0
     9de:	f083 0301 	eor.w	r3, r3, #1
     9e2:	b2db      	uxtb	r3, r3
     9e4:	2b00      	cmp	r3, #0
     9e6:	d011      	beq.n	a0c <set_frequency_hz+0xbe>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET); //turn off amber LED
     9e8:	2200      	movs	r2, #0
     9ea:	2102      	movs	r1, #2
     9ec:	4810      	ldr	r0, [pc, #64]	; (a30 <set_frequency_hz+0xe2>)
     9ee:	f001 f8b3 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
		printf("Failed to establish MW Lock within %ld us of setting frequency!\r\n", MW_STABILISE_TIME_US);
     9f2:	f241 3388 	movw	r3, #5000	; 0x1388
     9f6:	4619      	mov	r1, r3
     9f8:	480e      	ldr	r0, [pc, #56]	; (a34 <set_frequency_hz+0xe6>)
     9fa:	f001 f8dd 	bl	1bb8 <__printf_veneer>
#ifdef HALT_ON_LOSS_OF_LOCK
		Error_Handler();
     9fe:	f001 f8d7 	bl	1bb0 <__Error_Handler_veneer>
#endif //HALT_ON_LOSS_OF_LOCK
		HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Sets MW_invalid pin low
     a02:	2200      	movs	r2, #0
     a04:	2102      	movs	r1, #2
     a06:	4808      	ldr	r0, [pc, #32]	; (a28 <set_frequency_hz+0xda>)
     a08:	f001 f8a6 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
	}

}
     a0c:	bf00      	nop
     a0e:	3720      	adds	r7, #32
     a10:	46bd      	mov	sp, r7
     a12:	bd80      	pop	{r7, pc}
     a14:	f3af 8000 	nop.w
     a18:	00000000 	.word	0x00000000
     a1c:	4187d784 	.word	0x4187d784
     a20:	00000000 	.word	0x00000000
     a24:	41700000 	.word	0x41700000
     a28:	58020400 	.word	0x58020400
     a2c:	20000018 	.word	0x20000018
     a30:	58021000 	.word	0x58021000
     a34:	0801d950 	.word	0x0801d950

00000a38 <set_freq_regs>:
static void set_freq_regs(const uint32_t integer, const uint32_t fraction, const uint32_t vco_divider) {
     a38:	b580      	push	{r7, lr}
     a3a:	b086      	sub	sp, #24
     a3c:	af00      	add	r7, sp, #0
     a3e:	60f8      	str	r0, [r7, #12]
     a40:	60b9      	str	r1, [r7, #8]
     a42:	607a      	str	r2, [r7, #4]
	uint32_t read_data = 0x0;
     a44:	2300      	movs	r3, #0
     a46:	617b      	str	r3, [r7, #20]
	if (last_vcodiv == -1 || (last_vcodiv != vco_divider)) {
     a48:	4b24      	ldr	r3, [pc, #144]	; (adc <set_freq_regs+0xa4>)
     a4a:	681b      	ldr	r3, [r3, #0]
     a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
     a50:	d004      	beq.n	a5c <set_freq_regs+0x24>
     a52:	4b22      	ldr	r3, [pc, #136]	; (adc <set_freq_regs+0xa4>)
     a54:	681b      	ldr	r3, [r3, #0]
     a56:	687a      	ldr	r2, [r7, #4]
     a58:	429a      	cmp	r2, r3
     a5a:	d014      	beq.n	a86 <set_freq_regs+0x4e>
		read_data = synth_readreg(GAIN_DIVIDER_REGISTER); // Get the current value.
     a5c:	2016      	movs	r0, #22
     a5e:	f7ff fe51 	bl	704 <synth_readreg>
     a62:	6178      	str	r0, [r7, #20]
		read_data &= 0xFFFFFFC0; // Zero the first 6 LSBs (VCO division value - mute).
     a64:	697b      	ldr	r3, [r7, #20]
     a66:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
     a6a:	617b      	str	r3, [r7, #20]
		read_data |= vco_divider; // This will set k which will un-mute the outputs */
     a6c:	697a      	ldr	r2, [r7, #20]
     a6e:	687b      	ldr	r3, [r7, #4]
     a70:	4313      	orrs	r3, r2
     a72:	617b      	str	r3, [r7, #20]
		synth_writereg(read_data, GAIN_DIVIDER_REGISTER, 0x0, VERIFY); // Update the VCO divide register.
     a74:	2301      	movs	r3, #1
     a76:	2200      	movs	r2, #0
     a78:	2116      	movs	r1, #22
     a7a:	6978      	ldr	r0, [r7, #20]
     a7c:	f7ff fdc8 	bl	610 <synth_writereg>
		last_vcodiv = vco_divider;
     a80:	4a16      	ldr	r2, [pc, #88]	; (adc <set_freq_regs+0xa4>)
     a82:	687b      	ldr	r3, [r7, #4]
     a84:	6013      	str	r3, [r2, #0]
	if (last_integer == -1 || (last_integer != integer)) {
     a86:	4b16      	ldr	r3, [pc, #88]	; (ae0 <set_freq_regs+0xa8>)
     a88:	681b      	ldr	r3, [r3, #0]
     a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
     a8e:	d004      	beq.n	a9a <set_freq_regs+0x62>
     a90:	4b13      	ldr	r3, [pc, #76]	; (ae0 <set_freq_regs+0xa8>)
     a92:	681b      	ldr	r3, [r3, #0]
     a94:	68fa      	ldr	r2, [r7, #12]
     a96:	429a      	cmp	r2, r3
     a98:	d008      	beq.n	aac <set_freq_regs+0x74>
		synth_writereg(integer, INTEGER_FREQUENCY_REGISTER, 0x0, VERIFY);   // Integer register.
     a9a:	2301      	movs	r3, #1
     a9c:	2200      	movs	r2, #0
     a9e:	2103      	movs	r1, #3
     aa0:	68f8      	ldr	r0, [r7, #12]
     aa2:	f7ff fdb5 	bl	610 <synth_writereg>
		last_integer = integer;
     aa6:	4a0e      	ldr	r2, [pc, #56]	; (ae0 <set_freq_regs+0xa8>)
     aa8:	68fb      	ldr	r3, [r7, #12]
     aaa:	6013      	str	r3, [r2, #0]
	if (last_fraction == -1 || (last_fraction != fraction)) {
     aac:	4b0d      	ldr	r3, [pc, #52]	; (ae4 <set_freq_regs+0xac>)
     aae:	681b      	ldr	r3, [r3, #0]
     ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
     ab4:	d004      	beq.n	ac0 <set_freq_regs+0x88>
     ab6:	4b0b      	ldr	r3, [pc, #44]	; (ae4 <set_freq_regs+0xac>)
     ab8:	681b      	ldr	r3, [r3, #0]
     aba:	68ba      	ldr	r2, [r7, #8]
     abc:	429a      	cmp	r2, r3
     abe:	d008      	beq.n	ad2 <set_freq_regs+0x9a>
		synth_writereg(fraction, FRACTIONAL_FREQUENCY_REGISTER, 0x0, VERIFY);  // Fractional register.
     ac0:	2301      	movs	r3, #1
     ac2:	2200      	movs	r2, #0
     ac4:	2104      	movs	r1, #4
     ac6:	68b8      	ldr	r0, [r7, #8]
     ac8:	f7ff fda2 	bl	610 <synth_writereg>
		last_fraction = fraction;
     acc:	4a05      	ldr	r2, [pc, #20]	; (ae4 <set_freq_regs+0xac>)
     ace:	68bb      	ldr	r3, [r7, #8]
     ad0:	6013      	str	r3, [r2, #0]
}
     ad2:	bf00      	nop
     ad4:	3718      	adds	r7, #24
     ad6:	46bd      	mov	sp, r7
     ad8:	bd80      	pop	{r7, pc}
     ada:	bf00      	nop
     adc:	20000000 	.word	0x20000000
     ae0:	20000004 	.word	0x20000004
     ae4:	20000008 	.word	0x20000008

00000ae8 <print_mw_sweep_settings>:
/**
  * @brief  Print out the contents of the mw_sweep_settings structure
  * @param  None
  * @retval None
  */
  static void print_mw_sweep_settings (void) {
     ae8:	b580      	push	{r7, lr}
     aea:	af00      	add	r7, sp, #0
  	// Check that I've populated everything
    printf("state: %u \r\n", mw_sweep_settings.state);
     aec:	4b34      	ldr	r3, [pc, #208]	; (bc0 <print_mw_sweep_settings+0xd8>)
     aee:	781b      	ldrb	r3, [r3, #0]
     af0:	4619      	mov	r1, r3
     af2:	4834      	ldr	r0, [pc, #208]	; (bc4 <print_mw_sweep_settings+0xdc>)
     af4:	f001 f860 	bl	1bb8 <__printf_veneer>
  	printf("k: %u \r\n", mw_sweep_settings.k);
     af8:	4b31      	ldr	r3, [pc, #196]	; (bc0 <print_mw_sweep_settings+0xd8>)
     afa:	785b      	ldrb	r3, [r3, #1]
     afc:	4619      	mov	r1, r3
     afe:	4832      	ldr	r0, [pc, #200]	; (bc8 <print_mw_sweep_settings+0xe0>)
     b00:	f001 f85a 	bl	1bb8 <__printf_veneer>
  	printf("NINT: %lu \r\n", mw_sweep_settings.NINT);
     b04:	4b2e      	ldr	r3, [pc, #184]	; (bc0 <print_mw_sweep_settings+0xd8>)
     b06:	685b      	ldr	r3, [r3, #4]
     b08:	4619      	mov	r1, r3
     b0a:	4830      	ldr	r0, [pc, #192]	; (bcc <print_mw_sweep_settings+0xe4>)
     b0c:	f001 f854 	bl	1bb8 <__printf_veneer>
  	printf("NFRAC_start: %lu \r\n", mw_sweep_settings.NFRAC_start);
     b10:	4b2b      	ldr	r3, [pc, #172]	; (bc0 <print_mw_sweep_settings+0xd8>)
     b12:	689b      	ldr	r3, [r3, #8]
     b14:	4619      	mov	r1, r3
     b16:	482e      	ldr	r0, [pc, #184]	; (bd0 <print_mw_sweep_settings+0xe8>)
     b18:	f001 f84e 	bl	1bb8 <__printf_veneer>
  	printf("num_steps: %lu \r\n", mw_sweep_settings.num_steps);
     b1c:	4b28      	ldr	r3, [pc, #160]	; (bc0 <print_mw_sweep_settings+0xd8>)
     b1e:	68db      	ldr	r3, [r3, #12]
     b20:	4619      	mov	r1, r3
     b22:	482c      	ldr	r0, [pc, #176]	; (bd4 <print_mw_sweep_settings+0xec>)
     b24:	f001 f848 	bl	1bb8 <__printf_veneer>
  	printf("step_size: %lu \r\n", mw_sweep_settings.step_size);
     b28:	4b25      	ldr	r3, [pc, #148]	; (bc0 <print_mw_sweep_settings+0xd8>)
     b2a:	691b      	ldr	r3, [r3, #16]
     b2c:	4619      	mov	r1, r3
     b2e:	482a      	ldr	r0, [pc, #168]	; (bd8 <print_mw_sweep_settings+0xf0>)
     b30:	f001 f842 	bl	1bb8 <__printf_veneer>
  	printf("pop_cycles_per_point: %lu \r\n", mw_sweep_settings.pop_cycles_per_point);
     b34:	4b22      	ldr	r3, [pc, #136]	; (bc0 <print_mw_sweep_settings+0xd8>)
     b36:	695b      	ldr	r3, [r3, #20]
     b38:	4619      	mov	r1, r3
     b3a:	4828      	ldr	r0, [pc, #160]	; (bdc <print_mw_sweep_settings+0xf4>)
     b3c:	f001 f83c 	bl	1bb8 <__printf_veneer>
  	printf("stabilise_time: %lu us\r\n", mw_sweep_settings.stabilise_time);
     b40:	4b1f      	ldr	r3, [pc, #124]	; (bc0 <print_mw_sweep_settings+0xd8>)
     b42:	699b      	ldr	r3, [r3, #24]
     b44:	4619      	mov	r1, r3
     b46:	4826      	ldr	r0, [pc, #152]	; (be0 <print_mw_sweep_settings+0xf8>)
     b48:	f001 f836 	bl	1bb8 <__printf_veneer>
  	printf("dwell_time: %lu us\r\n", mw_sweep_settings.dwell_time);
     b4c:	4b1c      	ldr	r3, [pc, #112]	; (bc0 <print_mw_sweep_settings+0xd8>)
     b4e:	69db      	ldr	r3, [r3, #28]
     b50:	4619      	mov	r1, r3
     b52:	4824      	ldr	r0, [pc, #144]	; (be4 <print_mw_sweep_settings+0xfc>)
     b54:	f001 f830 	bl	1bb8 <__printf_veneer>
  	printf("MW_processing_time: %lu us\r\n", mw_sweep_settings.MW_processing_time);
     b58:	4b19      	ldr	r3, [pc, #100]	; (bc0 <print_mw_sweep_settings+0xd8>)
     b5a:	6a1b      	ldr	r3, [r3, #32]
     b5c:	4619      	mov	r1, r3
     b5e:	4822      	ldr	r0, [pc, #136]	; (be8 <print_mw_sweep_settings+0x100>)
     b60:	f001 f82a 	bl	1bb8 <__printf_veneer>
  	printf("current_point: %lu\r\n", mw_sweep_settings.current_point);
     b64:	4b16      	ldr	r3, [pc, #88]	; (bc0 <print_mw_sweep_settings+0xd8>)
     b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     b68:	4619      	mov	r1, r3
     b6a:	4820      	ldr	r0, [pc, #128]	; (bec <print_mw_sweep_settings+0x104>)
     b6c:	f001 f824 	bl	1bb8 <__printf_veneer>
  	printf("centre_freq: %f Hz\r\n", mw_sweep_settings.centre_freq);
     b70:	4b13      	ldr	r3, [pc, #76]	; (bc0 <print_mw_sweep_settings+0xd8>)
     b72:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
     b76:	481e      	ldr	r0, [pc, #120]	; (bf0 <print_mw_sweep_settings+0x108>)
     b78:	f001 f81e 	bl	1bb8 <__printf_veneer>
  	printf("span: %f Hz\r\n", mw_sweep_settings.span);
     b7c:	4b10      	ldr	r3, [pc, #64]	; (bc0 <print_mw_sweep_settings+0xd8>)
     b7e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
     b82:	481c      	ldr	r0, [pc, #112]	; (bf4 <print_mw_sweep_settings+0x10c>)
     b84:	f001 f818 	bl	1bb8 <__printf_veneer>
  	printf("sweep_period: %f s\r\n", mw_sweep_settings.sweep_period);
     b88:	4b0d      	ldr	r3, [pc, #52]	; (bc0 <print_mw_sweep_settings+0xd8>)
     b8a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
     b8e:	481a      	ldr	r0, [pc, #104]	; (bf8 <print_mw_sweep_settings+0x110>)
     b90:	f001 f812 	bl	1bb8 <__printf_veneer>
    printf("sweep_type: %s \r\n", mw_sweep_settings.sweep_type ? "FIXED_TIME" : "FIXED_STEPS");
     b94:	4b0a      	ldr	r3, [pc, #40]	; (bc0 <print_mw_sweep_settings+0xd8>)
     b96:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
     b9a:	2b00      	cmp	r3, #0
     b9c:	d001      	beq.n	ba2 <print_mw_sweep_settings+0xba>
     b9e:	4b17      	ldr	r3, [pc, #92]	; (bfc <print_mw_sweep_settings+0x114>)
     ba0:	e000      	b.n	ba4 <print_mw_sweep_settings+0xbc>
     ba2:	4b17      	ldr	r3, [pc, #92]	; (c00 <print_mw_sweep_settings+0x118>)
     ba4:	4619      	mov	r1, r3
     ba6:	4817      	ldr	r0, [pc, #92]	; (c04 <print_mw_sweep_settings+0x11c>)
     ba8:	f001 f806 	bl	1bb8 <__printf_veneer>
    printf("sweep_mode: %d\r\n", mw_sweep_settings.sweep_mode);
     bac:	4b04      	ldr	r3, [pc, #16]	; (bc0 <print_mw_sweep_settings+0xd8>)
     bae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
     bb2:	4619      	mov	r1, r3
     bb4:	4814      	ldr	r0, [pc, #80]	; (c08 <print_mw_sweep_settings+0x120>)
     bb6:	f000 ffff 	bl	1bb8 <__printf_veneer>
}
     bba:	bf00      	nop
     bbc:	bd80      	pop	{r7, pc}
     bbe:	bf00      	nop
     bc0:	20000710 	.word	0x20000710
     bc4:	0801d994 	.word	0x0801d994
     bc8:	0801d9a4 	.word	0x0801d9a4
     bcc:	0801d9b0 	.word	0x0801d9b0
     bd0:	0801d9c0 	.word	0x0801d9c0
     bd4:	0801d9d4 	.word	0x0801d9d4
     bd8:	0801d9e8 	.word	0x0801d9e8
     bdc:	0801d9fc 	.word	0x0801d9fc
     be0:	0801da1c 	.word	0x0801da1c
     be4:	0801da38 	.word	0x0801da38
     be8:	0801da50 	.word	0x0801da50
     bec:	0801da70 	.word	0x0801da70
     bf0:	0801da88 	.word	0x0801da88
     bf4:	0801daa0 	.word	0x0801daa0
     bf8:	0801dab0 	.word	0x0801dab0
     bfc:	0801dac8 	.word	0x0801dac8
     c00:	0801dad4 	.word	0x0801dad4
     c04:	0801dae0 	.word	0x0801dae0
     c08:	0801daf4 	.word	0x0801daf4

00000c0c <calc_defined_step_MW_sweep>:
  * @param  POP cycles per point
  * @param  Number of points
  * @param	POP_period in us
  * @retval Success/failure or early termination
  */
bool calc_defined_step_MW_sweep(const double centre_freq, const double span, const uint32_t pop_cycles_per_point, const uint32_t num_points_req) {
     c0c:	b580      	push	{r7, lr}
     c0e:	b094      	sub	sp, #80	; 0x50
     c10:	af02      	add	r7, sp, #8
     c12:	ed87 0b04 	vstr	d0, [r7, #16]
     c16:	ed87 1b02 	vstr	d1, [r7, #8]
     c1a:	6078      	str	r0, [r7, #4]
     c1c:	6039      	str	r1, [r7, #0]
	printf("MW sweep will have %.10g GHz centre frequency with %.5g Hz span\r\n", centre_freq/1000000000, span);
     c1e:	ed97 7b04 	vldr	d7, [r7, #16]
     c22:	ed9f 6b8d 	vldr	d6, [pc, #564]	; e58 <calc_defined_step_MW_sweep+0x24c>
     c26:	ee87 5b06 	vdiv.f64	d5, d7, d6
     c2a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     c2e:	e9cd 2300 	strd	r2, r3, [sp]
     c32:	ec53 2b15 	vmov	r2, r3, d5
     c36:	4892      	ldr	r0, [pc, #584]	; (e80 <calc_defined_step_MW_sweep+0x274>)
     c38:	f000 ffbe 	bl	1bb8 <__printf_veneer>
	printf("and %ld POP cycles per point\r\n", pop_cycles_per_point);
     c3c:	6879      	ldr	r1, [r7, #4]
     c3e:	4891      	ldr	r0, [pc, #580]	; (e84 <calc_defined_step_MW_sweep+0x278>)
     c40:	f000 ffba 	bl	1bb8 <__printf_veneer>
	mw_sweep_settings.sweep_type = FIXED_STEPS;
     c44:	4b90      	ldr	r3, [pc, #576]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     c46:	2200      	movs	r2, #0
     c48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	mw_sweep_settings.pop_cycles_per_point = pop_cycles_per_point;
     c4c:	4a8e      	ldr	r2, [pc, #568]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     c4e:	687b      	ldr	r3, [r7, #4]
     c50:	6153      	str	r3, [r2, #20]
	mw_sweep_settings.centre_freq = centre_freq;
     c52:	498d      	ldr	r1, [pc, #564]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     c54:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
     c58:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	mw_sweep_settings.span = span;
     c5c:	498a      	ldr	r1, [pc, #552]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     c5e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     c62:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

	/* Calculate start frequency */
	double start_freq = centre_freq - 0.5* span;
     c66:	ed97 7b02 	vldr	d7, [r7, #8]
     c6a:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     c6e:	ee27 7b06 	vmul.f64	d7, d7, d6
     c72:	ed97 6b04 	vldr	d6, [r7, #16]
     c76:	ee36 7b47 	vsub.f64	d7, d6, d7
     c7a:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
	mw_sweep_settings.k = calculate_k(start_freq);
     c7e:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
     c82:	f000 fb1f 	bl	12c4 <calculate_k>
     c86:	4603      	mov	r3, r0
     c88:	b2da      	uxtb	r2, r3
     c8a:	4b7f      	ldr	r3, [pc, #508]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     c8c:	705a      	strb	r2, [r3, #1]

	/* Extrapolate step size requested versus achievable  */
	const double step_size_Hz = span / (num_points_req - 1);
     c8e:	683b      	ldr	r3, [r7, #0]
     c90:	3b01      	subs	r3, #1
     c92:	ee07 3a90 	vmov	s15, r3
     c96:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     c9a:	ed97 5b02 	vldr	d5, [r7, #8]
     c9e:	ee85 7b06 	vdiv.f64	d7, d5, d6
     ca2:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
	printf("Requested %ld steps, therefore step size of %.3g Hz\r\n", num_points_req, step_size_Hz);
     ca6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
     caa:	6839      	ldr	r1, [r7, #0]
     cac:	4877      	ldr	r0, [pc, #476]	; (e8c <calc_defined_step_MW_sweep+0x280>)
     cae:	f000 ff83 	bl	1bb8 <__printf_veneer>
	const double unit_step_size_Hz = REF_FREQ / (double) (mw_sweep_settings.k * (1 << 24)); //minimum step size possible
     cb2:	ed9f 5b6b 	vldr	d5, [pc, #428]	; e60 <calc_defined_step_MW_sweep+0x254>
     cb6:	4b74      	ldr	r3, [pc, #464]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     cb8:	785b      	ldrb	r3, [r3, #1]
     cba:	061b      	lsls	r3, r3, #24
     cbc:	ee07 3a90 	vmov	s15, r3
     cc0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
     cc4:	ee85 7b06 	vdiv.f64	d7, d5, d6
     cc8:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
	//printf("Unit step size: %.3g Hz\r\n", unit_step_size_Hz);
	mw_sweep_settings.step_size = (step_size_Hz / unit_step_size_Hz + 0.5);
     ccc:	ed97 5b0e 	vldr	d5, [r7, #56]	; 0x38
     cd0:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     cd4:	ee85 7b06 	vdiv.f64	d7, d5, d6
     cd8:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     cdc:	ee37 7b06 	vadd.f64	d7, d7, d6
     ce0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     ce4:	ee17 2a90 	vmov	r2, s15
     ce8:	4b67      	ldr	r3, [pc, #412]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     cea:	611a      	str	r2, [r3, #16]
	if (!mw_sweep_settings.step_size) { //step_size must be a positive non-zero integer
     cec:	4b66      	ldr	r3, [pc, #408]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     cee:	691b      	ldr	r3, [r3, #16]
     cf0:	2b00      	cmp	r3, #0
     cf2:	d104      	bne.n	cfe <calc_defined_step_MW_sweep+0xf2>
		mw_sweep_settings.step_size++;
     cf4:	4b64      	ldr	r3, [pc, #400]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     cf6:	691b      	ldr	r3, [r3, #16]
     cf8:	3301      	adds	r3, #1
     cfa:	4a63      	ldr	r2, [pc, #396]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     cfc:	6113      	str	r3, [r2, #16]
	}
	const double achieved_step_size = (double) (mw_sweep_settings.step_size * unit_step_size_Hz);
     cfe:	4b62      	ldr	r3, [pc, #392]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     d00:	691b      	ldr	r3, [r3, #16]
     d02:	ee07 3a90 	vmov	s15, r3
     d06:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     d0a:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     d0e:	ee26 7b07 	vmul.f64	d7, d6, d7
     d12:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
	printf("Step size achieved: %.3g Hz\r\n", achieved_step_size);
     d16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
     d1a:	485d      	ldr	r0, [pc, #372]	; (e90 <calc_defined_step_MW_sweep+0x284>)
     d1c:	f000 ff4c 	bl	1bb8 <__printf_veneer>
	mw_sweep_settings.num_steps = span / achieved_step_size;
     d20:	ed97 5b02 	vldr	d5, [r7, #8]
     d24:	ed97 6b0a 	vldr	d6, [r7, #40]	; 0x28
     d28:	ee85 7b06 	vdiv.f64	d7, d5, d6
     d2c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     d30:	ee17 2a90 	vmov	r2, s15
     d34:	4b54      	ldr	r3, [pc, #336]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     d36:	60da      	str	r2, [r3, #12]

	/* Can avoid spurs if frequency requested can be encoded exactly  */
	start_freq = ((long)(start_freq/unit_step_size_Hz)) * unit_step_size_Hz;
     d38:	ed97 5b10 	vldr	d5, [r7, #64]	; 0x40
     d3c:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     d40:	ee85 7b06 	vdiv.f64	d7, d5, d6
     d44:	eefd 7bc7 	vcvt.s32.f64	s15, d7
     d48:	eeb8 7be7 	vcvt.f64.s32	d7, s15
     d4c:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     d50:	ee26 7b07 	vmul.f64	d7, d6, d7
     d54:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40

	/* Calculate the N division ratio, extracting the fractional and integer parts */
	const double N = ((start_freq * mw_sweep_settings.k) / REF_FREQ);
     d58:	4b4b      	ldr	r3, [pc, #300]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     d5a:	785b      	ldrb	r3, [r3, #1]
     d5c:	ee07 3a90 	vmov	s15, r3
     d60:	eeb8 6be7 	vcvt.f64.s32	d6, s15
     d64:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
     d68:	ee26 6b07 	vmul.f64	d6, d6, d7
     d6c:	ed9f 5b3c 	vldr	d5, [pc, #240]	; e60 <calc_defined_step_MW_sweep+0x254>
     d70:	ee86 7b05 	vdiv.f64	d7, d6, d5
     d74:	ed87 7b08 	vstr	d7, [r7, #32]
	mw_sweep_settings.NINT = N;
     d78:	ed97 7b08 	vldr	d7, [r7, #32]
     d7c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     d80:	ee17 2a90 	vmov	r2, s15
     d84:	4b40      	ldr	r3, [pc, #256]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     d86:	605a      	str	r2, [r3, #4]
	mw_sweep_settings.NFRAC_start = ((N - mw_sweep_settings.NINT) * (1 << 24)) + 0.5;
     d88:	4b3f      	ldr	r3, [pc, #252]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     d8a:	685b      	ldr	r3, [r3, #4]
     d8c:	ee07 3a90 	vmov	s15, r3
     d90:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     d94:	ed97 6b08 	vldr	d6, [r7, #32]
     d98:	ee36 7b47 	vsub.f64	d7, d6, d7
     d9c:	ed9f 6b32 	vldr	d6, [pc, #200]	; e68 <calc_defined_step_MW_sweep+0x25c>
     da0:	ee27 7b06 	vmul.f64	d7, d7, d6
     da4:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     da8:	ee37 7b06 	vadd.f64	d7, d7, d6
     dac:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     db0:	ee17 2a90 	vmov	r2, s15
     db4:	4b34      	ldr	r3, [pc, #208]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     db6:	609a      	str	r2, [r3, #8]

	/* Calculate dwell time at each MW frequency */
	mw_sweep_settings.stabilise_time = MW_STABILISE_TIME_US; //Global MW stabilisation time
     db8:	f241 3288 	movw	r2, #5000	; 0x1388
     dbc:	4b32      	ldr	r3, [pc, #200]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     dbe:	619a      	str	r2, [r3, #24]
	mw_sweep_settings.dwell_time = pop_cycles_per_point * POP_period_us + TIMING_MARGIN_US;
     dc0:	4b34      	ldr	r3, [pc, #208]	; (e94 <calc_defined_step_MW_sweep+0x288>)
     dc2:	681b      	ldr	r3, [r3, #0]
     dc4:	687a      	ldr	r2, [r7, #4]
     dc6:	fb02 f303 	mul.w	r3, r2, r3
     dca:	2264      	movs	r2, #100	; 0x64
     dcc:	4413      	add	r3, r2
     dce:	4a2e      	ldr	r2, [pc, #184]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     dd0:	61d3      	str	r3, [r2, #28]

	/* Calculate the period of a sweep */
	const double calc_sweep_time = (double)(MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US + mw_sweep_settings.dwell_time) * (double)(mw_sweep_settings.num_steps+1)/1000000;
     dd2:	f241 3288 	movw	r2, #5000	; 0x1388
     dd6:	2301      	movs	r3, #1
     dd8:	441a      	add	r2, r3
     dda:	4b2b      	ldr	r3, [pc, #172]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     ddc:	69db      	ldr	r3, [r3, #28]
     dde:	4413      	add	r3, r2
     de0:	ee07 3a90 	vmov	s15, r3
     de4:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     de8:	4b27      	ldr	r3, [pc, #156]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     dea:	68db      	ldr	r3, [r3, #12]
     dec:	3301      	adds	r3, #1
     dee:	ee07 3a90 	vmov	s15, r3
     df2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     df6:	ee26 6b07 	vmul.f64	d6, d6, d7
     dfa:	ed9f 5b1d 	vldr	d5, [pc, #116]	; e70 <calc_defined_step_MW_sweep+0x264>
     dfe:	ee86 7b05 	vdiv.f64	d7, d6, d5
     e02:	ed87 7b06 	vstr	d7, [r7, #24]
	printf("Sweep period: %.3g s\r\n", calc_sweep_time);
     e06:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
     e0a:	4823      	ldr	r0, [pc, #140]	; (e98 <calc_defined_step_MW_sweep+0x28c>)
     e0c:	f000 fed4 	bl	1bb8 <__printf_veneer>
	printf("%ld points, %.3g ms each\r\n", mw_sweep_settings.num_steps, 1000 * calc_sweep_time / (mw_sweep_settings.num_steps + 1));
     e10:	4b1d      	ldr	r3, [pc, #116]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     e12:	68d9      	ldr	r1, [r3, #12]
     e14:	ed97 7b06 	vldr	d7, [r7, #24]
     e18:	ed9f 6b17 	vldr	d6, [pc, #92]	; e78 <calc_defined_step_MW_sweep+0x26c>
     e1c:	ee27 6b06 	vmul.f64	d6, d7, d6
     e20:	4b19      	ldr	r3, [pc, #100]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     e22:	68db      	ldr	r3, [r3, #12]
     e24:	3301      	adds	r3, #1
     e26:	ee07 3a90 	vmov	s15, r3
     e2a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     e2e:	ee86 5b07 	vdiv.f64	d5, d6, d7
     e32:	ec53 2b15 	vmov	r2, r3, d5
     e36:	4819      	ldr	r0, [pc, #100]	; (e9c <calc_defined_step_MW_sweep+0x290>)
     e38:	f000 febe 	bl	1bb8 <__printf_veneer>

	mw_sweep_settings.current_point = 0;
     e3c:	4b12      	ldr	r3, [pc, #72]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     e3e:	2200      	movs	r2, #0
     e40:	625a      	str	r2, [r3, #36]	; 0x24
	mw_sweep_settings.sweep_period = calc_sweep_time;
     e42:	4911      	ldr	r1, [pc, #68]	; (e88 <calc_defined_step_MW_sweep+0x27c>)
     e44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
     e48:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	//print_mw_sweep_settings();
	return(true);
     e4c:	2301      	movs	r3, #1
}
     e4e:	4618      	mov	r0, r3
     e50:	3748      	adds	r7, #72	; 0x48
     e52:	46bd      	mov	sp, r7
     e54:	bd80      	pop	{r7, pc}
     e56:	bf00      	nop
     e58:	00000000 	.word	0x00000000
     e5c:	41cdcd65 	.word	0x41cdcd65
     e60:	00000000 	.word	0x00000000
     e64:	4187d784 	.word	0x4187d784
     e68:	00000000 	.word	0x00000000
     e6c:	41700000 	.word	0x41700000
     e70:	00000000 	.word	0x00000000
     e74:	412e8480 	.word	0x412e8480
     e78:	00000000 	.word	0x00000000
     e7c:	408f4000 	.word	0x408f4000
     e80:	0801db08 	.word	0x0801db08
     e84:	0801db4c 	.word	0x0801db4c
     e88:	20000710 	.word	0x20000710
     e8c:	0801db6c 	.word	0x0801db6c
     e90:	0801dba4 	.word	0x0801dba4
     e94:	20000700 	.word	0x20000700
     e98:	0801dbc4 	.word	0x0801dbc4
     e9c:	0801dbdc 	.word	0x0801dbdc

00000ea0 <calc_fixed_time_MW_sweep>:
  * @param  Span in Hz
  * @param  Sweep period in s
  * @param  Additional time for scope sync
  * @retval Success/failure or early termination
  */
bool calc_fixed_time_MW_sweep(const double centre_freq, const double span, const double requested_sweep_period, const bool scope_sync_time) {
     ea0:	b580      	push	{r7, lr}
     ea2:	b09e      	sub	sp, #120	; 0x78
     ea4:	af04      	add	r7, sp, #16
     ea6:	ed87 0b06 	vstr	d0, [r7, #24]
     eaa:	ed87 1b04 	vstr	d1, [r7, #16]
     eae:	ed87 2b02 	vstr	d2, [r7, #8]
     eb2:	4603      	mov	r3, r0
     eb4:	71fb      	strb	r3, [r7, #7]
	//Dwell time must be a minimum of one POP cycle
	//Overall dwell time should be at least 50% of sweep time
	//Number of points shall be maximised within the available time

	printf("MW sweep will have %.10g GHz centre frequency with %.5g Hz span, over %.3g s\r\n", centre_freq/1000000000, span, requested_sweep_period);
     eb6:	ed97 7b06 	vldr	d7, [r7, #24]
     eba:	ed9f 6b97 	vldr	d6, [pc, #604]	; 1118 <calc_fixed_time_MW_sweep+0x278>
     ebe:	ee87 5b06 	vdiv.f64	d5, d7, d6
     ec2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     ec6:	e9cd 2302 	strd	r2, r3, [sp, #8]
     eca:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
     ece:	e9cd 2300 	strd	r2, r3, [sp]
     ed2:	ec53 2b15 	vmov	r2, r3, d5
     ed6:	4898      	ldr	r0, [pc, #608]	; (1138 <calc_fixed_time_MW_sweep+0x298>)
     ed8:	f000 fe6e 	bl	1bb8 <__printf_veneer>
	mw_sweep_settings.sweep_type = FIXED_TIME;
     edc:	4b97      	ldr	r3, [pc, #604]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
     ede:	2201      	movs	r2, #1
     ee0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	mw_sweep_settings.centre_freq = centre_freq;
     ee4:	4995      	ldr	r1, [pc, #596]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
     ee6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
     eea:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	mw_sweep_settings.span = span;
     eee:	4993      	ldr	r1, [pc, #588]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
     ef0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
     ef4:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

	mw_sweep_settings.dwell_time = POP_period_us + TIMING_MARGIN_US; //minimum possible value of dwell_time in us
     ef8:	4b91      	ldr	r3, [pc, #580]	; (1140 <calc_fixed_time_MW_sweep+0x2a0>)
     efa:	681b      	ldr	r3, [r3, #0]
     efc:	2264      	movs	r2, #100	; 0x64
     efe:	4413      	add	r3, r2
     f00:	4a8e      	ldr	r2, [pc, #568]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
     f02:	61d3      	str	r3, [r2, #28]
	uint32_t point_time = MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US + mw_sweep_settings.dwell_time; //minimum possible value in us
     f04:	f241 3288 	movw	r2, #5000	; 0x1388
     f08:	2301      	movs	r3, #1
     f0a:	441a      	add	r2, r3
     f0c:	4b8b      	ldr	r3, [pc, #556]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
     f0e:	69db      	ldr	r3, [r3, #28]
     f10:	4413      	add	r3, r2
     f12:	65fb      	str	r3, [r7, #92]	; 0x5c
	uint32_t points_in_sweep = requested_sweep_period * (double)(1000000 / point_time); //maximum possible number of steps in sweep, rounded down to an integer
     f14:	4a8b      	ldr	r2, [pc, #556]	; (1144 <calc_fixed_time_MW_sweep+0x2a4>)
     f16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
     f18:	fbb2 f3f3 	udiv	r3, r2, r3
     f1c:	ee07 3a90 	vmov	s15, r3
     f20:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     f24:	ed97 7b02 	vldr	d7, [r7, #8]
     f28:	ee26 7b07 	vmul.f64	d7, d6, d7
     f2c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     f30:	ee17 3a90 	vmov	r3, s15
     f34:	65bb      	str	r3, [r7, #88]	; 0x58
	//printf("%lu points in sweep, maximum\r\n", points_in_sweep);

	/* now figure out the unit_step_size and how many steps will be taken in the span */

	/* Calculate start frequency */
	double start_freq = centre_freq - 0.5* span;
     f36:	ed97 7b04 	vldr	d7, [r7, #16]
     f3a:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     f3e:	ee27 7b06 	vmul.f64	d7, d7, d6
     f42:	ed97 6b06 	vldr	d6, [r7, #24]
     f46:	ee36 7b47 	vsub.f64	d7, d6, d7
     f4a:	ed87 7b14 	vstr	d7, [r7, #80]	; 0x50
	mw_sweep_settings.k = calculate_k(start_freq);
     f4e:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
     f52:	f000 f9b7 	bl	12c4 <calculate_k>
     f56:	4603      	mov	r3, r0
     f58:	b2da      	uxtb	r2, r3
     f5a:	4b78      	ldr	r3, [pc, #480]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
     f5c:	705a      	strb	r2, [r3, #1]

	//steps should be evenly sized
	//selected step size should be an integer multiple of the unit step size
	//increase the step_size value until the sweep fits into the available period
	const double unit_step_size_Hz = REF_FREQ / (double) (mw_sweep_settings.k * (1 << 24)); //minimum step size possible
     f5e:	ed9f 5b70 	vldr	d5, [pc, #448]	; 1120 <calc_fixed_time_MW_sweep+0x280>
     f62:	4b76      	ldr	r3, [pc, #472]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
     f64:	785b      	ldrb	r3, [r3, #1]
     f66:	061b      	lsls	r3, r3, #24
     f68:	ee07 3a90 	vmov	s15, r3
     f6c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
     f70:	ee85 7b06 	vdiv.f64	d7, d5, d6
     f74:	ed87 7b12 	vstr	d7, [r7, #72]	; 0x48
	//printf("Unit step size: %.3g Hz\r\n", unit_step_size_Hz);
	mw_sweep_settings.step_size = 1;
     f78:	4b70      	ldr	r3, [pc, #448]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
     f7a:	2201      	movs	r2, #1
     f7c:	611a      	str	r2, [r3, #16]
	while ((mw_sweep_settings.step_size * points_in_sweep) < (span / unit_step_size_Hz)) {
     f7e:	e004      	b.n	f8a <calc_fixed_time_MW_sweep+0xea>
		mw_sweep_settings.step_size++;
     f80:	4b6e      	ldr	r3, [pc, #440]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
     f82:	691b      	ldr	r3, [r3, #16]
     f84:	3301      	adds	r3, #1
     f86:	4a6d      	ldr	r2, [pc, #436]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
     f88:	6113      	str	r3, [r2, #16]
	while ((mw_sweep_settings.step_size * points_in_sweep) < (span / unit_step_size_Hz)) {
     f8a:	4b6c      	ldr	r3, [pc, #432]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
     f8c:	691b      	ldr	r3, [r3, #16]
     f8e:	6dba      	ldr	r2, [r7, #88]	; 0x58
     f90:	fb02 f303 	mul.w	r3, r2, r3
     f94:	ee07 3a90 	vmov	s15, r3
     f98:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     f9c:	ed97 4b04 	vldr	d4, [r7, #16]
     fa0:	ed97 5b12 	vldr	d5, [r7, #72]	; 0x48
     fa4:	ee84 7b05 	vdiv.f64	d7, d4, d5
     fa8:	eeb4 6bc7 	vcmpe.f64	d6, d7
     fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
     fb0:	d4e6      	bmi.n	f80 <calc_fixed_time_MW_sweep+0xe0>
	}
	const double achieved_step_size = (double) (mw_sweep_settings.step_size * unit_step_size_Hz);
     fb2:	4b62      	ldr	r3, [pc, #392]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
     fb4:	691b      	ldr	r3, [r3, #16]
     fb6:	ee07 3a90 	vmov	s15, r3
     fba:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     fbe:	ed97 6b12 	vldr	d6, [r7, #72]	; 0x48
     fc2:	ee26 7b07 	vmul.f64	d7, d6, d7
     fc6:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
	printf("Step size: %lu x unit step i.e. %.3g Hz\r\n", mw_sweep_settings.step_size, achieved_step_size);
     fca:	4b5c      	ldr	r3, [pc, #368]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
     fcc:	6919      	ldr	r1, [r3, #16]
     fce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
     fd2:	485d      	ldr	r0, [pc, #372]	; (1148 <calc_fixed_time_MW_sweep+0x2a8>)
     fd4:	f000 fdf0 	bl	1bb8 <__printf_veneer>

	//calculate number of steps in sweep and round down to an integer (must fit in time available)
	mw_sweep_settings.num_steps = (span / achieved_step_size);
     fd8:	ed97 5b04 	vldr	d5, [r7, #16]
     fdc:	ed97 6b10 	vldr	d6, [r7, #64]	; 0x40
     fe0:	ee85 7b06 	vdiv.f64	d7, d5, d6
     fe4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     fe8:	ee17 2a90 	vmov	r2, s15
     fec:	4b53      	ldr	r3, [pc, #332]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
     fee:	60da      	str	r2, [r3, #12]

	const uint32_t point_time_us = 1000000 * requested_sweep_period / (mw_sweep_settings.num_steps + 1); //period of each point in us
     ff0:	ed97 7b02 	vldr	d7, [r7, #8]
     ff4:	ed9f 6b4c 	vldr	d6, [pc, #304]	; 1128 <calc_fixed_time_MW_sweep+0x288>
     ff8:	ee27 5b06 	vmul.f64	d5, d7, d6
     ffc:	4b4f      	ldr	r3, [pc, #316]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
     ffe:	68db      	ldr	r3, [r3, #12]
    1000:	3301      	adds	r3, #1
    1002:	ee07 3a90 	vmov	s15, r3
    1006:	eeb8 6b67 	vcvt.f64.u32	d6, s15
    100a:	ee85 7b06 	vdiv.f64	d7, d5, d6
    100e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1012:	ee17 3a90 	vmov	r3, s15
    1016:	63fb      	str	r3, [r7, #60]	; 0x3c
//	printf("DEBUG point_time_us: %lu \r\n", point_time_us);
//	printf("DEBUG sweep time in us: %lu \r\n", point_time_us * (mw_sweep_settings.num_steps + 1));
	mw_sweep_settings.pop_cycles_per_point = (point_time_us - MW_STABILISE_TIME_US - TIMING_MARGIN_US - MW_PROCESSING_TIME_US)/POP_period_us;
    1018:	f241 3288 	movw	r2, #5000	; 0x1388
    101c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    101e:	1a9b      	subs	r3, r3, r2
    1020:	2264      	movs	r2, #100	; 0x64
    1022:	1a9b      	subs	r3, r3, r2
    1024:	2201      	movs	r2, #1
    1026:	1a9a      	subs	r2, r3, r2
    1028:	4b45      	ldr	r3, [pc, #276]	; (1140 <calc_fixed_time_MW_sweep+0x2a0>)
    102a:	681b      	ldr	r3, [r3, #0]
    102c:	fbb2 f3f3 	udiv	r3, r2, r3
    1030:	4a42      	ldr	r2, [pc, #264]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
    1032:	6153      	str	r3, [r2, #20]
	printf("%lu points in sweep, %lu ms and %lu POP cycles each\r\n", mw_sweep_settings.num_steps + 1, point_time_us / 1000, mw_sweep_settings.pop_cycles_per_point);
    1034:	4b41      	ldr	r3, [pc, #260]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
    1036:	68db      	ldr	r3, [r3, #12]
    1038:	1c59      	adds	r1, r3, #1
    103a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    103c:	4a43      	ldr	r2, [pc, #268]	; (114c <calc_fixed_time_MW_sweep+0x2ac>)
    103e:	fba2 2303 	umull	r2, r3, r2, r3
    1042:	099a      	lsrs	r2, r3, #6
    1044:	4b3d      	ldr	r3, [pc, #244]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
    1046:	695b      	ldr	r3, [r3, #20]
    1048:	4841      	ldr	r0, [pc, #260]	; (1150 <calc_fixed_time_MW_sweep+0x2b0>)
    104a:	f000 fdb5 	bl	1bb8 <__printf_veneer>
	uint32_t min_dwell_required_us = mw_sweep_settings.pop_cycles_per_point * POP_period_us + TIMING_MARGIN_US; //minimum dwell_time to achieve above
    104e:	4b3b      	ldr	r3, [pc, #236]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
    1050:	695b      	ldr	r3, [r3, #20]
    1052:	4a3b      	ldr	r2, [pc, #236]	; (1140 <calc_fixed_time_MW_sweep+0x2a0>)
    1054:	6812      	ldr	r2, [r2, #0]
    1056:	fb02 f303 	mul.w	r3, r2, r3
    105a:	2264      	movs	r2, #100	; 0x64
    105c:	4413      	add	r3, r2
    105e:	63bb      	str	r3, [r7, #56]	; 0x38
	mw_sweep_settings.dwell_time = point_time_us - MW_STABILISE_TIME_US - MW_PROCESSING_TIME_US; //actual programmed dwell time
    1060:	f241 3288 	movw	r2, #5000	; 0x1388
    1064:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1066:	1a9b      	subs	r3, r3, r2
    1068:	2201      	movs	r2, #1
    106a:	1a9b      	subs	r3, r3, r2
    106c:	4a33      	ldr	r2, [pc, #204]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
    106e:	61d3      	str	r3, [r2, #28]
	if (mw_sweep_settings.dwell_time < min_dwell_required_us) {
    1070:	4b32      	ldr	r3, [pc, #200]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
    1072:	69db      	ldr	r3, [r3, #28]
    1074:	6bba      	ldr	r2, [r7, #56]	; 0x38
    1076:	429a      	cmp	r2, r3
    1078:	d902      	bls.n	1080 <calc_fixed_time_MW_sweep+0x1e0>
		mw_sweep_settings.dwell_time = min_dwell_required_us;
    107a:	4a30      	ldr	r2, [pc, #192]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
    107c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    107e:	61d3      	str	r3, [r2, #28]
	}
//	printf("DEBUG dwell_time: %lu \r\n", mw_sweep_settings.dwell_time);
//	printf("DEBUG sweep time in us: %lu \r\n", (mw_sweep_settings.dwell_time + MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US) * (mw_sweep_settings.num_steps + 1));

	/* Double check - calculate the period of a sweep */
	double point_period = (double)(MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US + mw_sweep_settings.dwell_time)/1000000;
    1080:	f241 3288 	movw	r2, #5000	; 0x1388
    1084:	2301      	movs	r3, #1
    1086:	441a      	add	r2, r3
    1088:	4b2c      	ldr	r3, [pc, #176]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
    108a:	69db      	ldr	r3, [r3, #28]
    108c:	4413      	add	r3, r2
    108e:	ee07 3a90 	vmov	s15, r3
    1092:	eeb8 6b67 	vcvt.f64.u32	d6, s15
    1096:	ed9f 5b24 	vldr	d5, [pc, #144]	; 1128 <calc_fixed_time_MW_sweep+0x288>
    109a:	ee86 7b05 	vdiv.f64	d7, d6, d5
    109e:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
//	printf("Point period %f\r\n", point_period);
	double calc_sweep_time = point_period * (mw_sweep_settings.num_steps + 1);
    10a2:	4b26      	ldr	r3, [pc, #152]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
    10a4:	68db      	ldr	r3, [r3, #12]
    10a6:	3301      	adds	r3, #1
    10a8:	ee07 3a90 	vmov	s15, r3
    10ac:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    10b0:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
    10b4:	ee26 7b07 	vmul.f64	d7, d6, d7
    10b8:	ed87 7b18 	vstr	d7, [r7, #96]	; 0x60
//	printf("calc_sweep_time %f\r\n", calc_sweep_time);
	double min_sweep_time = (double)((min_dwell_required_us + MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US) * (mw_sweep_settings.num_steps + 1)) / 1000000;
    10bc:	f241 3288 	movw	r2, #5000	; 0x1388
    10c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    10c2:	4413      	add	r3, r2
    10c4:	2201      	movs	r2, #1
    10c6:	4413      	add	r3, r2
    10c8:	4a1c      	ldr	r2, [pc, #112]	; (113c <calc_fixed_time_MW_sweep+0x29c>)
    10ca:	68d2      	ldr	r2, [r2, #12]
    10cc:	3201      	adds	r2, #1
    10ce:	fb02 f303 	mul.w	r3, r2, r3
    10d2:	ee07 3a90 	vmov	s15, r3
    10d6:	eeb8 6b67 	vcvt.f64.u32	d6, s15
    10da:	ed9f 5b13 	vldr	d5, [pc, #76]	; 1128 <calc_fixed_time_MW_sweep+0x288>
    10de:	ee86 7b05 	vdiv.f64	d7, d6, d5
    10e2:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
	if (calc_sweep_time/min_sweep_time > 1.02) {
    10e6:	ed97 5b18 	vldr	d5, [r7, #96]	; 0x60
    10ea:	ed97 6b0a 	vldr	d6, [r7, #40]	; 0x28
    10ee:	ee85 7b06 	vdiv.f64	d7, d5, d6
    10f2:	ed9f 6b0f 	vldr	d6, [pc, #60]	; 1130 <calc_fixed_time_MW_sweep+0x290>
    10f6:	eeb4 7bc6 	vcmpe.f64	d7, d6
    10fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    10fe:	dd2b      	ble.n	1158 <calc_fixed_time_MW_sweep+0x2b8>
		printf("Sweep period %.4g s but could be reduced to %.4g s\r\n", calc_sweep_time, min_sweep_time);
    1100:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
    1104:	e9cd 2300 	strd	r2, r3, [sp]
    1108:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
    110c:	4811      	ldr	r0, [pc, #68]	; (1154 <calc_fixed_time_MW_sweep+0x2b4>)
    110e:	f000 fd53 	bl	1bb8 <__printf_veneer>
    1112:	e029      	b.n	1168 <calc_fixed_time_MW_sweep+0x2c8>
    1114:	f3af 8000 	nop.w
    1118:	00000000 	.word	0x00000000
    111c:	41cdcd65 	.word	0x41cdcd65
    1120:	00000000 	.word	0x00000000
    1124:	4187d784 	.word	0x4187d784
    1128:	00000000 	.word	0x00000000
    112c:	412e8480 	.word	0x412e8480
    1130:	851eb852 	.word	0x851eb852
    1134:	3ff051eb 	.word	0x3ff051eb
    1138:	0801dbf8 	.word	0x0801dbf8
    113c:	20000710 	.word	0x20000710
    1140:	20000700 	.word	0x20000700
    1144:	000f4240 	.word	0x000f4240
    1148:	0801dc48 	.word	0x0801dc48
    114c:	10624dd3 	.word	0x10624dd3
    1150:	0801dc74 	.word	0x0801dc74
    1154:	0801dcac 	.word	0x0801dcac
	} else {
		printf("Sweep period %.4g s is pretty much optimal for %lu POP samples per point\r\n", calc_sweep_time, mw_sweep_settings.pop_cycles_per_point);
    1158:	4b57      	ldr	r3, [pc, #348]	; (12b8 <calc_fixed_time_MW_sweep+0x418>)
    115a:	695b      	ldr	r3, [r3, #20]
    115c:	9300      	str	r3, [sp, #0]
    115e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
    1162:	4856      	ldr	r0, [pc, #344]	; (12bc <calc_fixed_time_MW_sweep+0x41c>)
    1164:	f000 fd28 	bl	1bb8 <__printf_veneer>

	//Period of MW sweep isn't precise as it's based on measured average processing time
	//Steps are increased by up to 10% to increase the sweep period to guarantee horizontal scope sync
	//These are added to the end of the sweep so that the centre frequency is still central
	//Sweep period will be increased by a maximum of 1s
	if (scope_sync_time) {
    1168:	79fb      	ldrb	r3, [r7, #7]
    116a:	2b00      	cmp	r3, #0
    116c:	d044      	beq.n	11f8 <calc_fixed_time_MW_sweep+0x358>

		mw_sweep_settings.num_steps = mw_sweep_settings.num_steps * 1.1 + 0.5;
    116e:	4b52      	ldr	r3, [pc, #328]	; (12b8 <calc_fixed_time_MW_sweep+0x418>)
    1170:	68db      	ldr	r3, [r3, #12]
    1172:	ee07 3a90 	vmov	s15, r3
    1176:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    117a:	ed9f 6b49 	vldr	d6, [pc, #292]	; 12a0 <calc_fixed_time_MW_sweep+0x400>
    117e:	ee27 7b06 	vmul.f64	d7, d7, d6
    1182:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    1186:	ee37 7b06 	vadd.f64	d7, d7, d6
    118a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    118e:	ee17 2a90 	vmov	r2, s15
    1192:	4b49      	ldr	r3, [pc, #292]	; (12b8 <calc_fixed_time_MW_sweep+0x418>)
    1194:	60da      	str	r2, [r3, #12]
//		printf("DEBUG #steps: %lu \r\n", mw_sweep_settings.num_steps);
		calc_sweep_time = point_period * (mw_sweep_settings.num_steps + 1);
    1196:	4b48      	ldr	r3, [pc, #288]	; (12b8 <calc_fixed_time_MW_sweep+0x418>)
    1198:	68db      	ldr	r3, [r3, #12]
    119a:	3301      	adds	r3, #1
    119c:	ee07 3a90 	vmov	s15, r3
    11a0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    11a4:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
    11a8:	ee26 7b07 	vmul.f64	d7, d6, d7
    11ac:	ed87 7b18 	vstr	d7, [r7, #96]	; 0x60

		/* Decrease number of steps if additional 10% is >1s */
//		printf("DEBUG calc_sweep_time - requested_sweep_period: %f \r\n", calc_sweep_time - requested_sweep_period);
		if ((calc_sweep_time - requested_sweep_period) > 1){
    11b0:	ed97 6b18 	vldr	d6, [r7, #96]	; 0x60
    11b4:	ed97 7b02 	vldr	d7, [r7, #8]
    11b8:	ee36 7b47 	vsub.f64	d7, d6, d7
    11bc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
    11c0:	eeb4 7bc6 	vcmpe.f64	d7, d6
    11c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    11c8:	dd11      	ble.n	11ee <calc_fixed_time_MW_sweep+0x34e>
			mw_sweep_settings.num_steps--;
    11ca:	4b3b      	ldr	r3, [pc, #236]	; (12b8 <calc_fixed_time_MW_sweep+0x418>)
    11cc:	68db      	ldr	r3, [r3, #12]
    11ce:	3b01      	subs	r3, #1
    11d0:	4a39      	ldr	r2, [pc, #228]	; (12b8 <calc_fixed_time_MW_sweep+0x418>)
    11d2:	60d3      	str	r3, [r2, #12]
			calc_sweep_time = point_period * (mw_sweep_settings.num_steps + 1);
    11d4:	4b38      	ldr	r3, [pc, #224]	; (12b8 <calc_fixed_time_MW_sweep+0x418>)
    11d6:	68db      	ldr	r3, [r3, #12]
    11d8:	3301      	adds	r3, #1
    11da:	ee07 3a90 	vmov	s15, r3
    11de:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    11e2:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
    11e6:	ee26 7b07 	vmul.f64	d7, d6, d7
    11ea:	ed87 7b18 	vstr	d7, [r7, #96]	; 0x60
		}
//		printf("DEBUG #steps: %lu \r\n", mw_sweep_settings.num_steps);

		//Double check of the sweep period selected
		printf("Final calculated sweep period, including scope sync: %.3g s\r\n", calc_sweep_time);
    11ee:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
    11f2:	4833      	ldr	r0, [pc, #204]	; (12c0 <calc_fixed_time_MW_sweep+0x420>)
    11f4:	f000 fce0 	bl	1bb8 <__printf_veneer>
	}

	/* Can avoid spurs if frequency requested can be encoded exactly  */
	start_freq = ((long)(start_freq/unit_step_size_Hz)) * unit_step_size_Hz;
    11f8:	ed97 5b14 	vldr	d5, [r7, #80]	; 0x50
    11fc:	ed97 6b12 	vldr	d6, [r7, #72]	; 0x48
    1200:	ee85 7b06 	vdiv.f64	d7, d5, d6
    1204:	eefd 7bc7 	vcvt.s32.f64	s15, d7
    1208:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    120c:	ed97 6b12 	vldr	d6, [r7, #72]	; 0x48
    1210:	ee26 7b07 	vmul.f64	d7, d6, d7
    1214:	ed87 7b14 	vstr	d7, [r7, #80]	; 0x50

	/* Calculate the N division ratio, extracting the fractional and integer parts */
	const double N = ((start_freq * mw_sweep_settings.k) / REF_FREQ);
    1218:	4b27      	ldr	r3, [pc, #156]	; (12b8 <calc_fixed_time_MW_sweep+0x418>)
    121a:	785b      	ldrb	r3, [r3, #1]
    121c:	ee07 3a90 	vmov	s15, r3
    1220:	eeb8 6be7 	vcvt.f64.s32	d6, s15
    1224:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
    1228:	ee26 6b07 	vmul.f64	d6, d6, d7
    122c:	ed9f 5b1e 	vldr	d5, [pc, #120]	; 12a8 <calc_fixed_time_MW_sweep+0x408>
    1230:	ee86 7b05 	vdiv.f64	d7, d6, d5
    1234:	ed87 7b08 	vstr	d7, [r7, #32]
	mw_sweep_settings.NINT = N;
    1238:	ed97 7b08 	vldr	d7, [r7, #32]
    123c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1240:	ee17 2a90 	vmov	r2, s15
    1244:	4b1c      	ldr	r3, [pc, #112]	; (12b8 <calc_fixed_time_MW_sweep+0x418>)
    1246:	605a      	str	r2, [r3, #4]
	mw_sweep_settings.NFRAC_start = ((N - mw_sweep_settings.NINT) * (1 << 24)) + 0.5;
    1248:	4b1b      	ldr	r3, [pc, #108]	; (12b8 <calc_fixed_time_MW_sweep+0x418>)
    124a:	685b      	ldr	r3, [r3, #4]
    124c:	ee07 3a90 	vmov	s15, r3
    1250:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    1254:	ed97 6b08 	vldr	d6, [r7, #32]
    1258:	ee36 7b47 	vsub.f64	d7, d6, d7
    125c:	ed9f 6b14 	vldr	d6, [pc, #80]	; 12b0 <calc_fixed_time_MW_sweep+0x410>
    1260:	ee27 7b06 	vmul.f64	d7, d7, d6
    1264:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    1268:	ee37 7b06 	vadd.f64	d7, d7, d6
    126c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1270:	ee17 2a90 	vmov	r2, s15
    1274:	4b10      	ldr	r3, [pc, #64]	; (12b8 <calc_fixed_time_MW_sweep+0x418>)
    1276:	609a      	str	r2, [r3, #8]
	mw_sweep_settings.current_point = 0;
    1278:	4b0f      	ldr	r3, [pc, #60]	; (12b8 <calc_fixed_time_MW_sweep+0x418>)
    127a:	2200      	movs	r2, #0
    127c:	625a      	str	r2, [r3, #36]	; 0x24
	mw_sweep_settings.sweep_period = calc_sweep_time;
    127e:	490e      	ldr	r1, [pc, #56]	; (12b8 <calc_fixed_time_MW_sweep+0x418>)
    1280:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
    1284:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	mw_sweep_settings.stabilise_time = MW_STABILISE_TIME_US; //Global MW stabilisation time
    1288:	f241 3288 	movw	r2, #5000	; 0x1388
    128c:	4b0a      	ldr	r3, [pc, #40]	; (12b8 <calc_fixed_time_MW_sweep+0x418>)
    128e:	619a      	str	r2, [r3, #24]
//	print_mw_sweep_settings();
	return(true);
    1290:	2301      	movs	r3, #1
}
    1292:	4618      	mov	r0, r3
    1294:	3768      	adds	r7, #104	; 0x68
    1296:	46bd      	mov	sp, r7
    1298:	bd80      	pop	{r7, pc}
    129a:	bf00      	nop
    129c:	f3af 8000 	nop.w
    12a0:	9999999a 	.word	0x9999999a
    12a4:	3ff19999 	.word	0x3ff19999
    12a8:	00000000 	.word	0x00000000
    12ac:	4187d784 	.word	0x4187d784
    12b0:	00000000 	.word	0x00000000
    12b4:	41700000 	.word	0x41700000
    12b8:	20000710 	.word	0x20000710
    12bc:	0801dce4 	.word	0x0801dce4
    12c0:	0801dd30 	.word	0x0801dd30

000012c4 <calculate_k>:

/**
  * @brief  Calculates k value
  * @retval k
  */
static const uint32_t calculate_k(const double frequency) {
    12c4:	b480      	push	{r7}
    12c6:	b085      	sub	sp, #20
    12c8:	af00      	add	r7, sp, #0
    12ca:	ed87 0b00 	vstr	d0, [r7]
	uint32_t k = VCO_MAX_FREQ / frequency;
    12ce:	ed9f 5b10 	vldr	d5, [pc, #64]	; 1310 <calculate_k+0x4c>
    12d2:	ed97 6b00 	vldr	d6, [r7]
    12d6:	ee85 7b06 	vdiv.f64	d7, d5, d6
    12da:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    12de:	ee17 3a90 	vmov	r3, s15
    12e2:	60fb      	str	r3, [r7, #12]

	if (k != 1) {
    12e4:	68fb      	ldr	r3, [r7, #12]
    12e6:	2b01      	cmp	r3, #1
    12e8:	d00b      	beq.n	1302 <calculate_k+0x3e>
		while (k > 62 || k % 2) {
    12ea:	e002      	b.n	12f2 <calculate_k+0x2e>
			k --;
    12ec:	68fb      	ldr	r3, [r7, #12]
    12ee:	3b01      	subs	r3, #1
    12f0:	60fb      	str	r3, [r7, #12]
		while (k > 62 || k % 2) {
    12f2:	68fb      	ldr	r3, [r7, #12]
    12f4:	2b3e      	cmp	r3, #62	; 0x3e
    12f6:	d8f9      	bhi.n	12ec <calculate_k+0x28>
    12f8:	68fb      	ldr	r3, [r7, #12]
    12fa:	f003 0301 	and.w	r3, r3, #1
    12fe:	2b00      	cmp	r3, #0
    1300:	d1f4      	bne.n	12ec <calculate_k+0x28>
		}
	}
	return (k);
    1302:	68fb      	ldr	r3, [r7, #12]
}
    1304:	4618      	mov	r0, r3
    1306:	3714      	adds	r7, #20
    1308:	46bd      	mov	sp, r7
    130a:	f85d 7b04 	ldr.w	r7, [sp], #4
    130e:	4770      	bx	lr
    1310:	20000000 	.word	0x20000000
    1314:	41ee8c21 	.word	0x41ee8c21

00001318 <start_POP_calibration>:

/**
  * @brief  Starts the process of measuring the POP period
  * @retval None
  */
void start_POP_calibration(const bool cal_only) {
    1318:	b580      	push	{r7, lr}
    131a:	b082      	sub	sp, #8
    131c:	af00      	add	r7, sp, #0
    131e:	4603      	mov	r3, r0
    1320:	71fb      	strb	r3, [r7, #7]
	/* Requires ADC to be initialised and for HAL_ADC_ConvCpltCallback to be active */
	if (cal_only == true) {
    1322:	79fb      	ldrb	r3, [r7, #7]
    1324:	2b00      	cmp	r3, #0
    1326:	d003      	beq.n	1330 <start_POP_calibration+0x18>
		mw_sweep_settings.sweep_mode = POP_CAL_ONLY;
    1328:	4b0f      	ldr	r3, [pc, #60]	; (1368 <start_POP_calibration+0x50>)
    132a:	2201      	movs	r2, #1
    132c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	}
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); 	//Sets MW_invalid pin high to reset POP cycle
    1330:	2201      	movs	r2, #1
    1332:	2102      	movs	r1, #2
    1334:	480d      	ldr	r0, [pc, #52]	; (136c <start_POP_calibration+0x54>)
    1336:	f000 fc0f 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
	HAL_Delay(10); // 10ms in case ADC was part-way through a conversion
    133a:	200a      	movs	r0, #10
    133c:	f000 fc44 	bl	1bc8 <__HAL_Delay_veneer>
	sample_count = 0; //reset sample count
    1340:	4b0b      	ldr	r3, [pc, #44]	; (1370 <start_POP_calibration+0x58>)
    1342:	2200      	movs	r2, #0
    1344:	801a      	strh	r2, [r3, #0]
	mw_sweep_settings.state = MW_CALIBRATE;
    1346:	4b08      	ldr	r3, [pc, #32]	; (1368 <start_POP_calibration+0x50>)
    1348:	2204      	movs	r2, #4
    134a:	701a      	strb	r2, [r3, #0]
	start_timer(MW_TIMER); //reset MW_timer and start counting
    134c:	4b09      	ldr	r3, [pc, #36]	; (1374 <start_POP_calibration+0x5c>)
    134e:	681b      	ldr	r3, [r3, #0]
    1350:	4618      	mov	r0, r3
    1352:	f000 fac3 	bl	18dc <start_timer>
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Restart POP cycle
    1356:	2200      	movs	r2, #0
    1358:	2102      	movs	r1, #2
    135a:	4804      	ldr	r0, [pc, #16]	; (136c <start_POP_calibration+0x54>)
    135c:	f000 fbfc 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
	#ifdef MW_VERBOSE
		printf("POP calibration started\r\n");
	#endif //MW_VERBOSE
}
    1360:	bf00      	nop
    1362:	3708      	adds	r7, #8
    1364:	46bd      	mov	sp, r7
    1366:	bd80      	pop	{r7, pc}
    1368:	20000710 	.word	0x20000710
    136c:	58020400 	.word	0x58020400
    1370:	200006fe 	.word	0x200006fe
    1374:	20000018 	.word	0x20000018

00001378 <start_MW_sweep>:

/**
  * @brief  Starts a MW sweep
  * @retval Success/failure
  */
static const bool start_MW_sweep(const bool single_sweep) {
    1378:	b580      	push	{r7, lr}
    137a:	b082      	sub	sp, #8
    137c:	af00      	add	r7, sp, #0
    137e:	4603      	mov	r3, r0
    1380:	71fb      	strb	r3, [r7, #7]
	//uses settings from the mw_sweep_settings structure
	if (single_sweep == true) {
    1382:	79fb      	ldrb	r3, [r7, #7]
    1384:	2b00      	cmp	r3, #0
    1386:	d003      	beq.n	1390 <start_MW_sweep+0x18>
		mw_sweep_settings.sweep_mode = SWEEP_ONCE;
    1388:	4b1c      	ldr	r3, [pc, #112]	; (13fc <start_MW_sweep+0x84>)
    138a:	2202      	movs	r2, #2
    138c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	}
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET); // Assume MW lock, the LED will be disabled if lock fails.
    1390:	2201      	movs	r2, #1
    1392:	2102      	movs	r1, #2
    1394:	481a      	ldr	r0, [pc, #104]	; (1400 <start_MW_sweep+0x88>)
    1396:	f000 fbdf 	bl	1b58 <__HAL_GPIO_WritePin_veneer>

	#ifdef MW_VERBOSE
		printf("Setting trigger output low \r\n");
	#endif //MW_VERBOSE

	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); //Sets MW_invalid pin high
    139a:	2201      	movs	r2, #1
    139c:	2102      	movs	r1, #2
    139e:	4819      	ldr	r0, [pc, #100]	; (1404 <start_MW_sweep+0x8c>)
    13a0:	f000 fbda 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
//	set_frequency(mw_sweep_settings.NINT, mw_sweep_settings.NFRAC_start, mw_sweep_settings.k, MANUAL_MUTE); //program initial MW frequency
	set_freq_regs(mw_sweep_settings.NINT, mw_sweep_settings.NFRAC_start, mw_sweep_settings.k); //program initial MW frequency
    13a4:	4b15      	ldr	r3, [pc, #84]	; (13fc <start_MW_sweep+0x84>)
    13a6:	685b      	ldr	r3, [r3, #4]
    13a8:	4a14      	ldr	r2, [pc, #80]	; (13fc <start_MW_sweep+0x84>)
    13aa:	6891      	ldr	r1, [r2, #8]
    13ac:	4a13      	ldr	r2, [pc, #76]	; (13fc <start_MW_sweep+0x84>)
    13ae:	7852      	ldrb	r2, [r2, #1]
    13b0:	4618      	mov	r0, r3
    13b2:	f7ff fb41 	bl	a38 <set_freq_regs>
	mw_sweep_settings.state = MW_STABILISING; //waiting for MW output to stabilise
    13b6:	4b11      	ldr	r3, [pc, #68]	; (13fc <start_MW_sweep+0x84>)
    13b8:	2202      	movs	r2, #2
    13ba:	701a      	strb	r2, [r3, #0]
	mw_sweep_settings.current_point = 0; //currently on at start of ramp i.e. point 0
    13bc:	4b0f      	ldr	r3, [pc, #60]	; (13fc <start_MW_sweep+0x84>)
    13be:	2200      	movs	r2, #0
    13c0:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_Delay(10); // 10ms in case ADC was part-way through a conversion
    13c2:	200a      	movs	r0, #10
    13c4:	f000 fc00 	bl	1bc8 <__HAL_Delay_veneer>
	sample_count = 0; //reset sample count
    13c8:	4b0f      	ldr	r3, [pc, #60]	; (1408 <start_MW_sweep+0x90>)
    13ca:	2200      	movs	r2, #0
    13cc:	801a      	strh	r2, [r3, #0]
	/* Output used for triggering external scope */
	HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_RESET); // Sets trigger output low
    13ce:	2200      	movs	r2, #0
    13d0:	2101      	movs	r1, #1
    13d2:	480e      	ldr	r0, [pc, #56]	; (140c <start_MW_sweep+0x94>)
    13d4:	f000 fbc0 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
	start_timer(MW_TIMER); //reset MW_timer (MW step timer) and start counting
    13d8:	4b0d      	ldr	r3, [pc, #52]	; (1410 <start_MW_sweep+0x98>)
    13da:	681b      	ldr	r3, [r3, #0]
    13dc:	4618      	mov	r0, r3
    13de:	f000 fa7d 	bl	18dc <start_timer>
	start_timer(SWEEP_TIMER); //reset general (sweep) timer and start counting
    13e2:	4b0c      	ldr	r3, [pc, #48]	; (1414 <start_MW_sweep+0x9c>)
    13e4:	681b      	ldr	r3, [r3, #0]
    13e6:	4618      	mov	r0, r3
    13e8:	f000 fa78 	bl	18dc <start_timer>
	sample_count = 0; //reset sample count
    13ec:	4b06      	ldr	r3, [pc, #24]	; (1408 <start_MW_sweep+0x90>)
    13ee:	2200      	movs	r2, #0
    13f0:	801a      	strh	r2, [r3, #0]
	//known limitation - if the ADC has been recently triggered and HAL_ADC_ConvCpltCallback will increment sample_count by 1
	return(true);
    13f2:	2301      	movs	r3, #1
}
    13f4:	4618      	mov	r0, r3
    13f6:	3708      	adds	r7, #8
    13f8:	46bd      	mov	sp, r7
    13fa:	bd80      	pop	{r7, pc}
    13fc:	20000710 	.word	0x20000710
    1400:	58021000 	.word	0x58021000
    1404:	58020400 	.word	0x58020400
    1408:	200006fe 	.word	0x200006fe
    140c:	58021800 	.word	0x58021800
    1410:	20000018 	.word	0x20000018
    1414:	2000001c 	.word	0x2000001c

00001418 <start_continuous_MW_sweep>:

/**
  * @brief  Starts a continuous MW calibrate/sweep cycle
  * @retval Success/failure
  */
void start_continuous_MW_sweep(void) {
    1418:	b580      	push	{r7, lr}
    141a:	af00      	add	r7, sp, #0
	mw_sweep_settings.sweep_mode = CONTINUOUS_SWEEP;
    141c:	4b04      	ldr	r3, [pc, #16]	; (1430 <start_continuous_MW_sweep+0x18>)
    141e:	2200      	movs	r2, #0
    1420:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	start_POP_calibration(false);
    1424:	2000      	movs	r0, #0
    1426:	f7ff ff77 	bl	1318 <start_POP_calibration>
}
    142a:	bf00      	nop
    142c:	bd80      	pop	{r7, pc}
    142e:	bf00      	nop
    1430:	20000710 	.word	0x20000710

00001434 <MW_update>:

/**
  * @brief  Checks MW status to see if a timer has elapsed and if frequency needs changing.
  * @retval True if an action was taken
  */
const bool MW_update(void) {
    1434:	b580      	push	{r7, lr}
    1436:	b08a      	sub	sp, #40	; 0x28
    1438:	af04      	add	r7, sp, #16
	uint8_t local_copy_of_MW_state = mw_sweep_settings.state; //hack to make switch statement behave
    143a:	4b95      	ldr	r3, [pc, #596]	; (1690 <MW_update+0x25c>)
    143c:	781b      	ldrb	r3, [r3, #0]
    143e:	75bb      	strb	r3, [r7, #22]
	//switch (mw_sweep_settings.state)
	bool action_taken = false;
    1440:	2300      	movs	r3, #0
    1442:	75fb      	strb	r3, [r7, #23]
	uint32_t sweep_period_us;
	switch (local_copy_of_MW_state)
    1444:	7dbb      	ldrb	r3, [r7, #22]
    1446:	2b04      	cmp	r3, #4
    1448:	f200 8109 	bhi.w	165e <MW_update+0x22a>
    144c:	a201      	add	r2, pc, #4	; (adr r2, 1454 <MW_update+0x20>)
    144e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1452:	bf00      	nop
    1454:	00001677 	.word	0x00001677
    1458:	00001677 	.word	0x00001677
    145c:	00001469 	.word	0x00001469
    1460:	000014ab 	.word	0x000014ab
    1464:	000015eb 	.word	0x000015eb
		case MW_STOPPED:
		case MW_FIXED_FREQ:
			break; //no action to take

		case MW_STABILISING: //waiting for MW output to stabilise
			if (check_timer(MW_TIMER) < MW_STABILISE_TIME_US) return(false); //Still waiting, no action taken
    1468:	4b8a      	ldr	r3, [pc, #552]	; (1694 <MW_update+0x260>)
    146a:	681b      	ldr	r3, [r3, #0]
    146c:	4618      	mov	r0, r3
    146e:	f000 fa65 	bl	193c <check_timer>
    1472:	4603      	mov	r3, r0
    1474:	f241 3288 	movw	r2, #5000	; 0x1388
    1478:	4293      	cmp	r3, r2
    147a:	d201      	bcs.n	1480 <MW_update+0x4c>
    147c:	2300      	movs	r3, #0
    147e:	e0fe      	b.n	167e <MW_update+0x24a>
			//Otherwise MW stabilisation timer has elapsed
			stop_timer(MW_TIMER);
    1480:	4b84      	ldr	r3, [pc, #528]	; (1694 <MW_update+0x260>)
    1482:	681b      	ldr	r3, [r3, #0]
    1484:	4618      	mov	r0, r3
    1486:	f000 fa47 	bl	1918 <stop_timer>
			HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Sets MW_invalid pin low as MW now stable
    148a:	2200      	movs	r2, #0
    148c:	2102      	movs	r1, #2
    148e:	4882      	ldr	r0, [pc, #520]	; (1698 <MW_update+0x264>)
    1490:	f000 fb62 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
			mw_sweep_settings.state = MW_DWELL;
    1494:	4b7e      	ldr	r3, [pc, #504]	; (1690 <MW_update+0x25c>)
    1496:	2203      	movs	r2, #3
    1498:	701a      	strb	r2, [r3, #0]
			start_timer(MW_TIMER); //Restart timer for DWELL time
    149a:	4b7e      	ldr	r3, [pc, #504]	; (1694 <MW_update+0x260>)
    149c:	681b      	ldr	r3, [r3, #0]
    149e:	4618      	mov	r0, r3
    14a0:	f000 fa1c 	bl	18dc <start_timer>
			action_taken = true;
    14a4:	2301      	movs	r3, #1
    14a6:	75fb      	strb	r3, [r7, #23]
			break;
    14a8:	e0e8      	b.n	167c <MW_update+0x248>

		case MW_DWELL: //valid MW output waiting for end of dwell time
			if (check_timer(MW_TIMER) < mw_sweep_settings.dwell_time) return(false); //Still waiting
    14aa:	4b7a      	ldr	r3, [pc, #488]	; (1694 <MW_update+0x260>)
    14ac:	681b      	ldr	r3, [r3, #0]
    14ae:	4618      	mov	r0, r3
    14b0:	f000 fa44 	bl	193c <check_timer>
    14b4:	4602      	mov	r2, r0
    14b6:	4b76      	ldr	r3, [pc, #472]	; (1690 <MW_update+0x25c>)
    14b8:	69db      	ldr	r3, [r3, #28]
    14ba:	429a      	cmp	r2, r3
    14bc:	d201      	bcs.n	14c2 <MW_update+0x8e>
    14be:	2300      	movs	r3, #0
    14c0:	e0dd      	b.n	167e <MW_update+0x24a>
			//Otherwise dwell timer has elapsed
			action_taken = true;
    14c2:	2301      	movs	r3, #1
    14c4:	75fb      	strb	r3, [r7, #23]
			stop_timer(MW_TIMER);
    14c6:	4b73      	ldr	r3, [pc, #460]	; (1694 <MW_update+0x260>)
    14c8:	681b      	ldr	r3, [r3, #0]
    14ca:	4618      	mov	r0, r3
    14cc:	f000 fa24 	bl	1918 <stop_timer>
			HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin); //toggles red LED
    14d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    14d4:	4870      	ldr	r0, [pc, #448]	; (1698 <MW_update+0x264>)
    14d6:	f000 fb9b 	bl	1c10 <__HAL_GPIO_TogglePin_veneer>
			HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); //Sets MW_invalid pin high as about to change frequency
    14da:	2201      	movs	r2, #1
    14dc:	2102      	movs	r1, #2
    14de:	486e      	ldr	r0, [pc, #440]	; (1698 <MW_update+0x264>)
    14e0:	f000 fb3a 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
			mw_sweep_settings.state = MW_STABILISING;
    14e4:	4b6a      	ldr	r3, [pc, #424]	; (1690 <MW_update+0x25c>)
    14e6:	2202      	movs	r2, #2
    14e8:	701a      	strb	r2, [r3, #0]
			if (mw_sweep_settings.current_point == mw_sweep_settings.num_steps) { // All steps completed, tidy up and restart next sweep
    14ea:	4b69      	ldr	r3, [pc, #420]	; (1690 <MW_update+0x25c>)
    14ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    14ee:	4b68      	ldr	r3, [pc, #416]	; (1690 <MW_update+0x25c>)
    14f0:	68db      	ldr	r3, [r3, #12]
    14f2:	429a      	cmp	r2, r3
    14f4:	d15c      	bne.n	15b0 <MW_update+0x17c>
				HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_SET); // Sets trigger output high
    14f6:	2201      	movs	r2, #1
    14f8:	2101      	movs	r1, #1
    14fa:	4868      	ldr	r0, [pc, #416]	; (169c <MW_update+0x268>)
    14fc:	f000 fb2c 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
				sweep_period_us=check_timer(SWEEP_TIMER);
    1500:	4b67      	ldr	r3, [pc, #412]	; (16a0 <MW_update+0x26c>)
    1502:	681b      	ldr	r3, [r3, #0]
    1504:	4618      	mov	r0, r3
    1506:	f000 fa19 	bl	193c <check_timer>
    150a:	60b8      	str	r0, [r7, #8]
				stop_timer(SWEEP_TIMER);
    150c:	4b64      	ldr	r3, [pc, #400]	; (16a0 <MW_update+0x26c>)
    150e:	681b      	ldr	r3, [r3, #0]
    1510:	4618      	mov	r0, r3
    1512:	f000 fa01 	bl	1918 <stop_timer>
				printf("Sweep complete in %.4g s. Expected %.4g s. %u samples\r\n", (double)(sweep_period_us)/1000000, mw_sweep_settings.sweep_period, sample_count);
    1516:	68bb      	ldr	r3, [r7, #8]
    1518:	ee07 3a90 	vmov	s15, r3
    151c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    1520:	ed9f 6b59 	vldr	d6, [pc, #356]	; 1688 <MW_update+0x254>
    1524:	ee87 5b06 	vdiv.f64	d5, d7, d6
    1528:	4b59      	ldr	r3, [pc, #356]	; (1690 <MW_update+0x25c>)
    152a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
    152e:	495d      	ldr	r1, [pc, #372]	; (16a4 <MW_update+0x270>)
    1530:	8809      	ldrh	r1, [r1, #0]
    1532:	b289      	uxth	r1, r1
    1534:	9102      	str	r1, [sp, #8]
    1536:	e9cd 2300 	strd	r2, r3, [sp]
    153a:	ec53 2b15 	vmov	r2, r3, d5
    153e:	485a      	ldr	r0, [pc, #360]	; (16a8 <MW_update+0x274>)
    1540:	f000 fb3a 	bl	1bb8 <__printf_veneer>
				/* Check if the ADC registered the correct number of samples */
				uint16_t expected_samples = mw_sweep_settings.pop_cycles_per_point * (mw_sweep_settings.num_steps + 1);
    1544:	4b52      	ldr	r3, [pc, #328]	; (1690 <MW_update+0x25c>)
    1546:	695b      	ldr	r3, [r3, #20]
    1548:	b29a      	uxth	r2, r3
    154a:	4b51      	ldr	r3, [pc, #324]	; (1690 <MW_update+0x25c>)
    154c:	68db      	ldr	r3, [r3, #12]
    154e:	3301      	adds	r3, #1
    1550:	b29b      	uxth	r3, r3
    1552:	fb12 f303 	smulbb	r3, r2, r3
    1556:	80fb      	strh	r3, [r7, #6]
				uint16_t possible_samples = expected_samples + mw_sweep_settings.num_steps + 1;
    1558:	4b4d      	ldr	r3, [pc, #308]	; (1690 <MW_update+0x25c>)
    155a:	68db      	ldr	r3, [r3, #12]
    155c:	b29a      	uxth	r2, r3
    155e:	88fb      	ldrh	r3, [r7, #6]
    1560:	4413      	add	r3, r2
    1562:	b29b      	uxth	r3, r3
    1564:	3301      	adds	r3, #1
    1566:	80bb      	strh	r3, [r7, #4]
//				printf("Sweep generated %u full POP cycles and registered %u samples\r\n", expected_samples, sample_count);
				if ((sample_count == expected_samples) || (sample_count == possible_samples)) {
    1568:	4b4e      	ldr	r3, [pc, #312]	; (16a4 <MW_update+0x270>)
    156a:	881b      	ldrh	r3, [r3, #0]
    156c:	b29b      	uxth	r3, r3
    156e:	88fa      	ldrh	r2, [r7, #6]
    1570:	429a      	cmp	r2, r3
    1572:	d010      	beq.n	1596 <MW_update+0x162>
    1574:	4b4b      	ldr	r3, [pc, #300]	; (16a4 <MW_update+0x270>)
    1576:	881b      	ldrh	r3, [r3, #0]
    1578:	b29b      	uxth	r3, r3
    157a:	88ba      	ldrh	r2, [r7, #4]
    157c:	429a      	cmp	r2, r3
    157e:	d00a      	beq.n	1596 <MW_update+0x162>
					#ifdef MW_VERBOSE
					printf("Sweep generated and successfully registered %u samples\r\n", sample_count);
					#endif //MW_VERBOSE
				} else {
					printf("Warning - sweep generated %u samples but %u registered\r\n", expected_samples, sample_count);
    1580:	88fb      	ldrh	r3, [r7, #6]
    1582:	4a48      	ldr	r2, [pc, #288]	; (16a4 <MW_update+0x270>)
    1584:	8812      	ldrh	r2, [r2, #0]
    1586:	b292      	uxth	r2, r2
    1588:	4619      	mov	r1, r3
    158a:	4848      	ldr	r0, [pc, #288]	; (16ac <MW_update+0x278>)
    158c:	f000 fb14 	bl	1bb8 <__printf_veneer>
					printf("Timing of last sample is marginal\r\n");
    1590:	4847      	ldr	r0, [pc, #284]	; (16b0 <MW_update+0x27c>)
    1592:	f000 faf9 	bl	1b88 <__puts_veneer>
//				printf("MW processing time: %lu us\r\n", measured_processing_time_us);
//				if ((double)(measured_processing_time_us)/MW_PROCESSING_TIME_US > 1.1) {
//					printf("Warning - measured MW processing time (%lu us)is larger than the %lu us expected\r\n", measured_processing_time_us, MW_PROCESSING_TIME_US);
//				}
				#endif //MW_VERBOSE
				if (mw_sweep_settings.sweep_mode == SWEEP_ONCE) {//have reached the end of a single sweep and should stop
    1596:	4b3e      	ldr	r3, [pc, #248]	; (1690 <MW_update+0x25c>)
    1598:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
    159c:	2b02      	cmp	r3, #2
    159e:	d103      	bne.n	15a8 <MW_update+0x174>
					mw_sweep_settings.state = MW_STOPPED;
    15a0:	4b3b      	ldr	r3, [pc, #236]	; (1690 <MW_update+0x25c>)
    15a2:	2200      	movs	r2, #0
    15a4:	701a      	strb	r2, [r3, #0]
						printf("Failure to program value to DAC \r\n");
						Error_Handler();
					}
				#endif //RAMP_DAC
			}
			break;
    15a6:	e069      	b.n	167c <MW_update+0x248>
					start_MW_sweep(false); //restart the next MW sweep without updating mw_sweep_settings.sweep_mode
    15a8:	2000      	movs	r0, #0
    15aa:	f7ff fee5 	bl	1378 <start_MW_sweep>
			break;
    15ae:	e065      	b.n	167c <MW_update+0x248>
				mw_sweep_settings.current_point++; //increment point counter
    15b0:	4b37      	ldr	r3, [pc, #220]	; (1690 <MW_update+0x25c>)
    15b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    15b4:	3301      	adds	r3, #1
    15b6:	4a36      	ldr	r2, [pc, #216]	; (1690 <MW_update+0x25c>)
    15b8:	6253      	str	r3, [r2, #36]	; 0x24
				uint32_t local_NFRAC = mw_sweep_settings.NFRAC_start + mw_sweep_settings.step_size * mw_sweep_settings.current_point;
    15ba:	4b35      	ldr	r3, [pc, #212]	; (1690 <MW_update+0x25c>)
    15bc:	689a      	ldr	r2, [r3, #8]
    15be:	4b34      	ldr	r3, [pc, #208]	; (1690 <MW_update+0x25c>)
    15c0:	691b      	ldr	r3, [r3, #16]
    15c2:	4933      	ldr	r1, [pc, #204]	; (1690 <MW_update+0x25c>)
    15c4:	6a49      	ldr	r1, [r1, #36]	; 0x24
    15c6:	fb01 f303 	mul.w	r3, r1, r3
    15ca:	4413      	add	r3, r2
    15cc:	60fb      	str	r3, [r7, #12]
				set_freq_regs(mw_sweep_settings.NINT, local_NFRAC, mw_sweep_settings.k); //program new MW frequency
    15ce:	4b30      	ldr	r3, [pc, #192]	; (1690 <MW_update+0x25c>)
    15d0:	685b      	ldr	r3, [r3, #4]
    15d2:	4a2f      	ldr	r2, [pc, #188]	; (1690 <MW_update+0x25c>)
    15d4:	7852      	ldrb	r2, [r2, #1]
    15d6:	68f9      	ldr	r1, [r7, #12]
    15d8:	4618      	mov	r0, r3
    15da:	f7ff fa2d 	bl	a38 <set_freq_regs>
				start_timer(MW_TIMER); //Restart timer for MW stabilisation time
    15de:	4b2d      	ldr	r3, [pc, #180]	; (1694 <MW_update+0x260>)
    15e0:	681b      	ldr	r3, [r3, #0]
    15e2:	4618      	mov	r0, r3
    15e4:	f000 f97a 	bl	18dc <start_timer>
			break;
    15e8:	e048      	b.n	167c <MW_update+0x248>

		case MW_CALIBRATE: //Measures the elapsed time taken for 101 samples (100 POP cycles)
			if (sample_count >= 100) {//100 or more POP cycles have elapsed
    15ea:	4b2e      	ldr	r3, [pc, #184]	; (16a4 <MW_update+0x270>)
    15ec:	881b      	ldrh	r3, [r3, #0]
    15ee:	b29b      	uxth	r3, r3
    15f0:	2b63      	cmp	r3, #99	; 0x63
    15f2:	d942      	bls.n	167a <MW_update+0x246>
				uint32_t total_POP_cal_period = check_timer(MW_TIMER);
    15f4:	4b27      	ldr	r3, [pc, #156]	; (1694 <MW_update+0x260>)
    15f6:	681b      	ldr	r3, [r3, #0]
    15f8:	4618      	mov	r0, r3
    15fa:	f000 f99f 	bl	193c <check_timer>
    15fe:	6138      	str	r0, [r7, #16]
				POP_period_us = (float)(total_POP_cal_period) / 100 + 0.5;
    1600:	693b      	ldr	r3, [r7, #16]
    1602:	ee07 3a90 	vmov	s15, r3
    1606:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    160a:	eddf 6a2a 	vldr	s13, [pc, #168]	; 16b4 <MW_update+0x280>
    160e:	eec7 7a26 	vdiv.f32	s15, s14, s13
    1612:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
    1616:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    161a:	ee37 7b06 	vadd.f64	d7, d7, d6
    161e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1622:	ee17 2a90 	vmov	r2, s15
    1626:	4b24      	ldr	r3, [pc, #144]	; (16b8 <MW_update+0x284>)
    1628:	601a      	str	r2, [r3, #0]
				stop_timer(MW_TIMER);
    162a:	4b1a      	ldr	r3, [pc, #104]	; (1694 <MW_update+0x260>)
    162c:	681b      	ldr	r3, [r3, #0]
    162e:	4618      	mov	r0, r3
    1630:	f000 f972 	bl	1918 <stop_timer>
				printf("POP period, averaged over 100 cycles: %lu us\r\n", POP_period_us);
    1634:	4b20      	ldr	r3, [pc, #128]	; (16b8 <MW_update+0x284>)
    1636:	681b      	ldr	r3, [r3, #0]
    1638:	4619      	mov	r1, r3
    163a:	4820      	ldr	r0, [pc, #128]	; (16bc <MW_update+0x288>)
    163c:	f000 fabc 	bl	1bb8 <__printf_veneer>
				action_taken = true;
    1640:	2301      	movs	r3, #1
    1642:	75fb      	strb	r3, [r7, #23]
				if (mw_sweep_settings.sweep_mode == POP_CAL_ONLY) {//have reached the end of calibration and should stop
    1644:	4b12      	ldr	r3, [pc, #72]	; (1690 <MW_update+0x25c>)
    1646:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
    164a:	2b01      	cmp	r3, #1
    164c:	d103      	bne.n	1656 <MW_update+0x222>
					mw_sweep_settings.state = MW_STOPPED;
    164e:	4b10      	ldr	r3, [pc, #64]	; (1690 <MW_update+0x25c>)
    1650:	2200      	movs	r2, #0
    1652:	701a      	strb	r2, [r3, #0]
				} else {
						start_MW_sweep(false); //start MW_sweep without updating mw_sweep_settings.sweep_mode
				}
			}
			break;
    1654:	e011      	b.n	167a <MW_update+0x246>
						start_MW_sweep(false); //start MW_sweep without updating mw_sweep_settings.sweep_mode
    1656:	2000      	movs	r0, #0
    1658:	f7ff fe8e 	bl	1378 <start_MW_sweep>
			break;
    165c:	e00d      	b.n	167a <MW_update+0x246>

		default: // Other state
	       printf("MW_update has detected illegal state: %u \r\n", mw_sweep_settings.state);
    165e:	4b0c      	ldr	r3, [pc, #48]	; (1690 <MW_update+0x25c>)
    1660:	781b      	ldrb	r3, [r3, #0]
    1662:	4619      	mov	r1, r3
    1664:	4816      	ldr	r0, [pc, #88]	; (16c0 <MW_update+0x28c>)
    1666:	f000 faa7 	bl	1bb8 <__printf_veneer>
	       printf("local version: %u \r\n", local_copy_of_MW_state);
    166a:	7dbb      	ldrb	r3, [r7, #22]
    166c:	4619      	mov	r1, r3
    166e:	4815      	ldr	r0, [pc, #84]	; (16c4 <MW_update+0x290>)
    1670:	f000 faa2 	bl	1bb8 <__printf_veneer>
    1674:	e002      	b.n	167c <MW_update+0x248>
			break; //no action to take
    1676:	bf00      	nop
    1678:	e000      	b.n	167c <MW_update+0x248>
			break;
    167a:	bf00      	nop
	}
    return(action_taken);
    167c:	7dfb      	ldrb	r3, [r7, #23]
}
    167e:	4618      	mov	r0, r3
    1680:	3718      	adds	r7, #24
    1682:	46bd      	mov	sp, r7
    1684:	bd80      	pop	{r7, pc}
    1686:	bf00      	nop
    1688:	00000000 	.word	0x00000000
    168c:	412e8480 	.word	0x412e8480
    1690:	20000710 	.word	0x20000710
    1694:	20000018 	.word	0x20000018
    1698:	58020400 	.word	0x58020400
    169c:	58021800 	.word	0x58021800
    16a0:	2000001c 	.word	0x2000001c
    16a4:	200006fe 	.word	0x200006fe
    16a8:	0801dd70 	.word	0x0801dd70
    16ac:	0801dda8 	.word	0x0801dda8
    16b0:	0801dde4 	.word	0x0801dde4
    16b4:	42c80000 	.word	0x42c80000
    16b8:	20000700 	.word	0x20000700
    16bc:	0801de08 	.word	0x0801de08
    16c0:	0801de38 	.word	0x0801de38
    16c4:	0801de64 	.word	0x0801de64

000016c8 <MW_frequency_toggle>:
//}

/* Function to check MW settling time
 * Toggles between two MW frequencies
 */
void MW_frequency_toggle (const double f_one, const double f_two) {
    16c8:	b580      	push	{r7, lr}
    16ca:	b090      	sub	sp, #64	; 0x40
    16cc:	af02      	add	r7, sp, #8
    16ce:	ed87 0b02 	vstr	d0, [r7, #8]
    16d2:	ed87 1b00 	vstr	d1, [r7]
	printf("MW frequency toggling experiment\r\n");
    16d6:	486a      	ldr	r0, [pc, #424]	; (1880 <MW_frequency_toggle+0x1b8>)
    16d8:	f000 fa56 	bl	1b88 <__puts_veneer>
	printf("Toggling between %.10g and %.10g GHz\r\n", f_one/1000000000, f_two/1000000000);
    16dc:	ed97 7b02 	vldr	d7, [r7, #8]
    16e0:	ed9f 6b5f 	vldr	d6, [pc, #380]	; 1860 <MW_frequency_toggle+0x198>
    16e4:	ee87 4b06 	vdiv.f64	d4, d7, d6
    16e8:	ed97 6b00 	vldr	d6, [r7]
    16ec:	ed9f 5b5c 	vldr	d5, [pc, #368]	; 1860 <MW_frequency_toggle+0x198>
    16f0:	ee86 7b05 	vdiv.f64	d7, d6, d5
    16f4:	ed8d 7b00 	vstr	d7, [sp]
    16f8:	ec53 2b14 	vmov	r2, r3, d4
    16fc:	4861      	ldr	r0, [pc, #388]	; (1884 <MW_frequency_toggle+0x1bc>)
    16fe:	f000 fa5b 	bl	1bb8 <__printf_veneer>

	/* For the k divider we need to find the smallest even integer or use a max of 62*/
	uint32_t k_one = VCO_MAX_FREQ / f_one;
    1702:	ed9f 5b59 	vldr	d5, [pc, #356]	; 1868 <MW_frequency_toggle+0x1a0>
    1706:	ed97 6b02 	vldr	d6, [r7, #8]
    170a:	ee85 7b06 	vdiv.f64	d7, d5, d6
    170e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1712:	ee17 3a90 	vmov	r3, s15
    1716:	637b      	str	r3, [r7, #52]	; 0x34
	if (k_one != 1) {
    1718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    171a:	2b01      	cmp	r3, #1
    171c:	d00b      	beq.n	1736 <MW_frequency_toggle+0x6e>
		while (k_one > 62 || k_one % 2) {
    171e:	e002      	b.n	1726 <MW_frequency_toggle+0x5e>
			k_one--;
    1720:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1722:	3b01      	subs	r3, #1
    1724:	637b      	str	r3, [r7, #52]	; 0x34
		while (k_one > 62 || k_one % 2) {
    1726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1728:	2b3e      	cmp	r3, #62	; 0x3e
    172a:	d8f9      	bhi.n	1720 <MW_frequency_toggle+0x58>
    172c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    172e:	f003 0301 	and.w	r3, r3, #1
    1732:	2b00      	cmp	r3, #0
    1734:	d1f4      	bne.n	1720 <MW_frequency_toggle+0x58>
		}
	}
	uint32_t k_two = VCO_MAX_FREQ / f_two;
    1736:	ed9f 5b4c 	vldr	d5, [pc, #304]	; 1868 <MW_frequency_toggle+0x1a0>
    173a:	ed97 6b00 	vldr	d6, [r7]
    173e:	ee85 7b06 	vdiv.f64	d7, d5, d6
    1742:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1746:	ee17 3a90 	vmov	r3, s15
    174a:	633b      	str	r3, [r7, #48]	; 0x30
	if (k_two != 1) {
    174c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    174e:	2b01      	cmp	r3, #1
    1750:	d00b      	beq.n	176a <MW_frequency_toggle+0xa2>
		while (k_two > 62 || k_two % 2) {
    1752:	e002      	b.n	175a <MW_frequency_toggle+0x92>
			k_two--;
    1754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1756:	3b01      	subs	r3, #1
    1758:	633b      	str	r3, [r7, #48]	; 0x30
		while (k_two > 62 || k_two % 2) {
    175a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    175c:	2b3e      	cmp	r3, #62	; 0x3e
    175e:	d8f9      	bhi.n	1754 <MW_frequency_toggle+0x8c>
    1760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1762:	f003 0301 	and.w	r3, r3, #1
    1766:	2b00      	cmp	r3, #0
    1768:	d1f4      	bne.n	1754 <MW_frequency_toggle+0x8c>
		}
	}

	const double N_one = ((f_one * k_one) / REF_FREQ);
    176a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    176c:	ee07 3a90 	vmov	s15, r3
    1770:	eeb8 6b67 	vcvt.f64.u32	d6, s15
    1774:	ed97 7b02 	vldr	d7, [r7, #8]
    1778:	ee26 6b07 	vmul.f64	d6, d6, d7
    177c:	ed9f 5b3c 	vldr	d5, [pc, #240]	; 1870 <MW_frequency_toggle+0x1a8>
    1780:	ee86 7b05 	vdiv.f64	d7, d6, d5
    1784:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
	const double N_two = ((f_two * k_two) / REF_FREQ);
    1788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    178a:	ee07 3a90 	vmov	s15, r3
    178e:	eeb8 6b67 	vcvt.f64.u32	d6, s15
    1792:	ed97 7b00 	vldr	d7, [r7]
    1796:	ee26 6b07 	vmul.f64	d6, d6, d7
    179a:	ed9f 5b35 	vldr	d5, [pc, #212]	; 1870 <MW_frequency_toggle+0x1a8>
    179e:	ee86 7b05 	vdiv.f64	d7, d6, d5
    17a2:	ed87 7b08 	vstr	d7, [r7, #32]

	/* Extract the fractional and integer parts */
	const uint32_t N_one_INT = N_one;
    17a6:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
    17aa:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    17ae:	ee17 3a90 	vmov	r3, s15
    17b2:	61fb      	str	r3, [r7, #28]
	const uint32_t N_one_FRAC = ((N_one - N_one_INT) * (1 << 24)) + 0.5;
    17b4:	69fb      	ldr	r3, [r7, #28]
    17b6:	ee07 3a90 	vmov	s15, r3
    17ba:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    17be:	ed97 6b0a 	vldr	d6, [r7, #40]	; 0x28
    17c2:	ee36 7b47 	vsub.f64	d7, d6, d7
    17c6:	ed9f 6b2c 	vldr	d6, [pc, #176]	; 1878 <MW_frequency_toggle+0x1b0>
    17ca:	ee27 7b06 	vmul.f64	d7, d7, d6
    17ce:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    17d2:	ee37 7b06 	vadd.f64	d7, d7, d6
    17d6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    17da:	ee17 3a90 	vmov	r3, s15
    17de:	61bb      	str	r3, [r7, #24]
	const uint32_t N_two_INT = N_two;
    17e0:	ed97 7b08 	vldr	d7, [r7, #32]
    17e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    17e8:	ee17 3a90 	vmov	r3, s15
    17ec:	617b      	str	r3, [r7, #20]
	const uint32_t N_two_FRAC = ((N_two - N_two_INT) * (1 << 24)) + 0.5;
    17ee:	697b      	ldr	r3, [r7, #20]
    17f0:	ee07 3a90 	vmov	s15, r3
    17f4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    17f8:	ed97 6b08 	vldr	d6, [r7, #32]
    17fc:	ee36 7b47 	vsub.f64	d7, d6, d7
    1800:	ed9f 6b1d 	vldr	d6, [pc, #116]	; 1878 <MW_frequency_toggle+0x1b0>
    1804:	ee27 7b06 	vmul.f64	d7, d7, d6
    1808:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    180c:	ee37 7b06 	vadd.f64	d7, d7, d6
    1810:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1814:	ee17 3a90 	vmov	r3, s15
    1818:	613b      	str	r3, [r7, #16]

	while (1) {
	set_freq_regs(N_one_INT, N_one_FRAC, k_one); //Program necessary values for f_one
    181a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    181c:	69b9      	ldr	r1, [r7, #24]
    181e:	69f8      	ldr	r0, [r7, #28]
    1820:	f7ff f90a 	bl	a38 <set_freq_regs>
	HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_RESET); // Sets trigger output low
    1824:	2200      	movs	r2, #0
    1826:	2101      	movs	r1, #1
    1828:	4817      	ldr	r0, [pc, #92]	; (1888 <MW_frequency_toggle+0x1c0>)
    182a:	f000 f995 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
	timer_delay(SLOW_TIMER, 100); //10ms delay
    182e:	4b17      	ldr	r3, [pc, #92]	; (188c <MW_frequency_toggle+0x1c4>)
    1830:	681b      	ldr	r3, [r3, #0]
    1832:	2164      	movs	r1, #100	; 0x64
    1834:	4618      	mov	r0, r3
    1836:	f000 f88d 	bl	1954 <timer_delay>
	set_freq_regs(N_two_INT, N_two_FRAC, k_two); //Program necessary values for f_two
    183a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    183c:	6939      	ldr	r1, [r7, #16]
    183e:	6978      	ldr	r0, [r7, #20]
    1840:	f7ff f8fa 	bl	a38 <set_freq_regs>
	HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_SET); // Sets trigger output high
    1844:	2201      	movs	r2, #1
    1846:	2101      	movs	r1, #1
    1848:	480f      	ldr	r0, [pc, #60]	; (1888 <MW_frequency_toggle+0x1c0>)
    184a:	f000 f985 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
	timer_delay(SLOW_TIMER, 100); //10ms delay
    184e:	4b0f      	ldr	r3, [pc, #60]	; (188c <MW_frequency_toggle+0x1c4>)
    1850:	681b      	ldr	r3, [r3, #0]
    1852:	2164      	movs	r1, #100	; 0x64
    1854:	4618      	mov	r0, r3
    1856:	f000 f87d 	bl	1954 <timer_delay>
	set_freq_regs(N_one_INT, N_one_FRAC, k_one); //Program necessary values for f_one
    185a:	e7de      	b.n	181a <MW_frequency_toggle+0x152>
    185c:	f3af 8000 	nop.w
    1860:	00000000 	.word	0x00000000
    1864:	41cdcd65 	.word	0x41cdcd65
    1868:	20000000 	.word	0x20000000
    186c:	41ee8c21 	.word	0x41ee8c21
    1870:	00000000 	.word	0x00000000
    1874:	4187d784 	.word	0x4187d784
    1878:	00000000 	.word	0x00000000
    187c:	41700000 	.word	0x41700000
    1880:	0801de7c 	.word	0x0801de7c
    1884:	0801dea0 	.word	0x0801dea0
    1888:	58021800 	.word	0x58021800
    188c:	20000014 	.word	0x20000014

00001890 <set_SDO_output>:
/* Selects SDO pin connectivity/functionality
 * By default, the SDO pin will output 'Lock detect' but can be connected
 * to other internal signals. See table 2.15 of HMC835 datasheet (v04.1113)
 * for more details all options
 */
 void set_SDO_output(const uint32_t GPO_setting) {
    1890:	b580      	push	{r7, lr}
    1892:	b084      	sub	sp, #16
    1894:	af00      	add	r7, sp, #0
    1896:	6078      	str	r0, [r7, #4]
	//Default output on SDO pin is 'Lock detect output', value 0x01
	//VCO divider is 0x0A
	//See table 2.15 of HMC835 datasheet for more details (v04.1113)
	uint32_t read_data = 0x0;
    1898:	2300      	movs	r3, #0
    189a:	60fb      	str	r3, [r7, #12]

	if (GPO_setting > 31) {
    189c:	687b      	ldr	r3, [r7, #4]
    189e:	2b1f      	cmp	r3, #31
    18a0:	d904      	bls.n	18ac <set_SDO_output+0x1c>
		printf("SDO pin value must be less that 32\r\n");
    18a2:	480d      	ldr	r0, [pc, #52]	; (18d8 <set_SDO_output+0x48>)
    18a4:	f000 f970 	bl	1b88 <__puts_veneer>
		Error_Handler();
    18a8:	f000 f982 	bl	1bb0 <__Error_Handler_veneer>
	}
	read_data = synth_readreg(GPO_REGISTER); // Get the current value.
    18ac:	200f      	movs	r0, #15
    18ae:	f7fe ff29 	bl	704 <synth_readreg>
    18b2:	60f8      	str	r0, [r7, #12]
	read_data &= 0xFFFFFFE0; // Zero the first 5 LSBs.
    18b4:	68fb      	ldr	r3, [r7, #12]
    18b6:	f023 031f 	bic.w	r3, r3, #31
    18ba:	60fb      	str	r3, [r7, #12]
	//read_data |= 0x0A; //Select VCO divider output
	read_data |= GPO_setting; //Select GPO output dependent on function input value
    18bc:	68fa      	ldr	r2, [r7, #12]
    18be:	687b      	ldr	r3, [r7, #4]
    18c0:	4313      	orrs	r3, r2
    18c2:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, GPO_REGISTER, 0x0, VERIFY); // Update the GPO register.
    18c4:	2301      	movs	r3, #1
    18c6:	2200      	movs	r2, #0
    18c8:	210f      	movs	r1, #15
    18ca:	68f8      	ldr	r0, [r7, #12]
    18cc:	f7fe fea0 	bl	610 <synth_writereg>
}
    18d0:	bf00      	nop
    18d2:	3710      	adds	r7, #16
    18d4:	46bd      	mov	sp, r7
    18d6:	bd80      	pop	{r7, pc}
    18d8:	0801dec8 	.word	0x0801dec8

000018dc <start_timer>:

/**
  * @brief  Starts a timer.
  * @retval uint32_t
  */
uint32_t start_timer(TIM_TypeDef * timer) {
    18dc:	b480      	push	{r7}
    18de:	b083      	sub	sp, #12
    18e0:	af00      	add	r7, sp, #0
    18e2:	6078      	str	r0, [r7, #4]

	timer->CR1 &= ~(TIM_CR1_CEN);
    18e4:	687b      	ldr	r3, [r7, #4]
    18e6:	681b      	ldr	r3, [r3, #0]
    18e8:	f023 0201 	bic.w	r2, r3, #1
    18ec:	687b      	ldr	r3, [r7, #4]
    18ee:	601a      	str	r2, [r3, #0]
	timer->EGR |= TIM_EGR_UG;  // Reset CNT and PSC
    18f0:	687b      	ldr	r3, [r7, #4]
    18f2:	695b      	ldr	r3, [r3, #20]
    18f4:	f043 0201 	orr.w	r2, r3, #1
    18f8:	687b      	ldr	r3, [r7, #4]
    18fa:	615a      	str	r2, [r3, #20]
	timer->CR1 |= TIM_CR1_CEN;
    18fc:	687b      	ldr	r3, [r7, #4]
    18fe:	681b      	ldr	r3, [r3, #0]
    1900:	f043 0201 	orr.w	r2, r3, #1
    1904:	687b      	ldr	r3, [r7, #4]
    1906:	601a      	str	r2, [r3, #0]
	//printf("Started timer with returned CNT value: %ld \r\n", timer->CNT);
	return timer->CNT;
    1908:	687b      	ldr	r3, [r7, #4]
    190a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
    190c:	4618      	mov	r0, r3
    190e:	370c      	adds	r7, #12
    1910:	46bd      	mov	sp, r7
    1912:	f85d 7b04 	ldr.w	r7, [sp], #4
    1916:	4770      	bx	lr

00001918 <stop_timer>:

/**
  * @brief  Stops a timer.
  * @retval uint32_t
  */
uint32_t stop_timer(TIM_TypeDef *timer) {
    1918:	b480      	push	{r7}
    191a:	b083      	sub	sp, #12
    191c:	af00      	add	r7, sp, #0
    191e:	6078      	str	r0, [r7, #4]

	timer->CR1 &= ~(TIM_CR1_CEN);
    1920:	687b      	ldr	r3, [r7, #4]
    1922:	681b      	ldr	r3, [r3, #0]
    1924:	f023 0201 	bic.w	r2, r3, #1
    1928:	687b      	ldr	r3, [r7, #4]
    192a:	601a      	str	r2, [r3, #0]
	return timer->CNT;
    192c:	687b      	ldr	r3, [r7, #4]
    192e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
    1930:	4618      	mov	r0, r3
    1932:	370c      	adds	r7, #12
    1934:	46bd      	mov	sp, r7
    1936:	f85d 7b04 	ldr.w	r7, [sp], #4
    193a:	4770      	bx	lr

0000193c <check_timer>:
/**
  * @brief  Returns timer counter value
  * @param  Timer
  * @retval Counter value
  */
uint32_t check_timer(TIM_TypeDef *timer) {
    193c:	b480      	push	{r7}
    193e:	b083      	sub	sp, #12
    1940:	af00      	add	r7, sp, #0
    1942:	6078      	str	r0, [r7, #4]

	return timer->CNT;
    1944:	687b      	ldr	r3, [r7, #4]
    1946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
    1948:	4618      	mov	r0, r3
    194a:	370c      	adds	r7, #12
    194c:	46bd      	mov	sp, r7
    194e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1952:	4770      	bx	lr

00001954 <timer_delay>:

/**
  * @brief  Uses a H/W timer to loop for the cycle count requested.
  */
void timer_delay(TIM_TypeDef *timer, const uint32_t delay_count){
    1954:	b580      	push	{r7, lr}
    1956:	b084      	sub	sp, #16
    1958:	af00      	add	r7, sp, #0
    195a:	6078      	str	r0, [r7, #4]
    195c:	6039      	str	r1, [r7, #0]
	/* Note that we don't consider overflow.
	 * FAST_TIMER will take approximately 65 ms to overflow.
	 * SLOW_TIMER will take 650ms
	 * MW_TIMER and SWEEP_TIMER will take 71 minutes */

	uint32_t start = start_timer(timer);
    195e:	6878      	ldr	r0, [r7, #4]
    1960:	f7ff ffbc 	bl	18dc <start_timer>
    1964:	60f8      	str	r0, [r7, #12]
//	timer->EGR |= TIM_EGR_UG;  // Reset CNT and PSC
//	timer->CR1 |= TIM_CR1_CEN; // Enable the timer
//	uint32_t start = timer->CNT; // Get the start value of the timer

//	while((timer->CNT - start) < delay_count){} // Loop until delay_us has expired
	while(timer->CNT < delay_count){} // Loop until delay_us has expired
    1966:	bf00      	nop
    1968:	687b      	ldr	r3, [r7, #4]
    196a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    196c:	683a      	ldr	r2, [r7, #0]
    196e:	429a      	cmp	r2, r3
    1970:	d8fa      	bhi.n	1968 <timer_delay+0x14>

	stop_timer(timer);
    1972:	6878      	ldr	r0, [r7, #4]
    1974:	f7ff ffd0 	bl	1918 <stop_timer>
//	timer->CR1 &= ~(TIM_CR1_CEN); // Disable the timer

}
    1978:	bf00      	nop
    197a:	3710      	adds	r7, #16
    197c:	46bd      	mov	sp, r7
    197e:	bd80      	pop	{r7, pc}

00001980 <measure_POP_cycle>:
/**
  * @brief  Returns the measured period of a POP cycle as averaged over 20 cycles
  * @param  None
  * @retval Period expressed as an integer number of microseconds
  */
uint32_t measure_POP_cycle(void){
    1980:	b580      	push	{r7, lr}
    1982:	b086      	sub	sp, #24
    1984:	af00      	add	r7, sp, #0

	/* Measures the elapsed time taken for 20 POP cycles
	 * Relies on the ADC value changing every time a sample is taken
	 * ADC must be initialised before running
	 */
	uint32_t adc_value = 0;
    1986:	2300      	movs	r3, #0
    1988:	617b      	str	r3, [r7, #20]
	uint32_t last_adc_value = 9999;
    198a:	f242 730f 	movw	r3, #9999	; 0x270f
    198e:	613b      	str	r3, [r7, #16]
	uint8_t cycle_count = 0;
    1990:	2300      	movs	r3, #0
    1992:	73fb      	strb	r3, [r7, #15]
	uint32_t period;
	const uint8_t iterations = 20;
    1994:	2314      	movs	r3, #20
    1996:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); 	//Sets MW_invalid pin high to reset POP cycle
    1998:	2201      	movs	r2, #1
    199a:	2102      	movs	r1, #2
    199c:	4826      	ldr	r0, [pc, #152]	; (1a38 <measure_POP_cycle+0xb8>)
    199e:	f000 f8db 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
	start_timer(MW_TIMER); //reset MW_timer and start counting
    19a2:	4b26      	ldr	r3, [pc, #152]	; (1a3c <measure_POP_cycle+0xbc>)
    19a4:	681b      	ldr	r3, [r3, #0]
    19a6:	4618      	mov	r0, r3
    19a8:	f7ff ff98 	bl	18dc <start_timer>
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Start POP cycle
    19ac:	2200      	movs	r2, #0
    19ae:	2102      	movs	r1, #2
    19b0:	4821      	ldr	r0, [pc, #132]	; (1a38 <measure_POP_cycle+0xb8>)
    19b2:	f000 f8d1 	bl	1b58 <__HAL_GPIO_WritePin_veneer>

	// get the ADC conversion value
	adc_value = HAL_ADC_GetValue(&hadc3);
    19b6:	4822      	ldr	r0, [pc, #136]	; (1a40 <measure_POP_cycle+0xc0>)
    19b8:	f000 f8f6 	bl	1ba8 <__HAL_ADC_GetValue_veneer>
    19bc:	6178      	str	r0, [r7, #20]
	while (cycle_count < iterations) {
    19be:	e00c      	b.n	19da <measure_POP_cycle+0x5a>
		while (adc_value == last_adc_value) {
			adc_value = HAL_ADC_GetValue(&hadc3); //keep reading ADC until value changes
    19c0:	481f      	ldr	r0, [pc, #124]	; (1a40 <measure_POP_cycle+0xc0>)
    19c2:	f000 f8f1 	bl	1ba8 <__HAL_ADC_GetValue_veneer>
    19c6:	6178      	str	r0, [r7, #20]
		while (adc_value == last_adc_value) {
    19c8:	697a      	ldr	r2, [r7, #20]
    19ca:	693b      	ldr	r3, [r7, #16]
    19cc:	429a      	cmp	r2, r3
    19ce:	d0f7      	beq.n	19c0 <measure_POP_cycle+0x40>
		}
		last_adc_value = adc_value;
    19d0:	697b      	ldr	r3, [r7, #20]
    19d2:	613b      	str	r3, [r7, #16]
		cycle_count++;
    19d4:	7bfb      	ldrb	r3, [r7, #15]
    19d6:	3301      	adds	r3, #1
    19d8:	73fb      	strb	r3, [r7, #15]
	while (cycle_count < iterations) {
    19da:	7bfa      	ldrb	r2, [r7, #15]
    19dc:	7bbb      	ldrb	r3, [r7, #14]
    19de:	429a      	cmp	r2, r3
    19e0:	d3f2      	bcc.n	19c8 <measure_POP_cycle+0x48>
	}

	uint32_t total_period = check_timer(MW_TIMER);
    19e2:	4b16      	ldr	r3, [pc, #88]	; (1a3c <measure_POP_cycle+0xbc>)
    19e4:	681b      	ldr	r3, [r3, #0]
    19e6:	4618      	mov	r0, r3
    19e8:	f7ff ffa8 	bl	193c <check_timer>
    19ec:	60b8      	str	r0, [r7, #8]
	period = (float)(check_timer(MW_TIMER)) / iterations + 0.5;
    19ee:	4b13      	ldr	r3, [pc, #76]	; (1a3c <measure_POP_cycle+0xbc>)
    19f0:	681b      	ldr	r3, [r3, #0]
    19f2:	4618      	mov	r0, r3
    19f4:	f7ff ffa2 	bl	193c <check_timer>
    19f8:	ee07 0a90 	vmov	s15, r0
    19fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
    1a00:	7bbb      	ldrb	r3, [r7, #14]
    1a02:	ee07 3a90 	vmov	s15, r3
    1a06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    1a0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
    1a0e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
    1a12:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    1a16:	ee37 7b06 	vadd.f64	d7, d7, d6
    1a1a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1a1e:	ee17 3a90 	vmov	r3, s15
    1a22:	607b      	str	r3, [r7, #4]
	stop_timer(MW_TIMER);
    1a24:	4b05      	ldr	r3, [pc, #20]	; (1a3c <measure_POP_cycle+0xbc>)
    1a26:	681b      	ldr	r3, [r3, #0]
    1a28:	4618      	mov	r0, r3
    1a2a:	f7ff ff75 	bl	1918 <stop_timer>
	#ifdef TIMER_VERBOSE
		printf("Time for %u POP cycles: %lu us\r\n", iterations, total_period);
		printf("POP period: %lu us\r\n", period);
	#endif //TIMER_VERBOSE
	return (period);
    1a2e:	687b      	ldr	r3, [r7, #4]

}
    1a30:	4618      	mov	r0, r3
    1a32:	3718      	adds	r7, #24
    1a34:	46bd      	mov	sp, r7
    1a36:	bd80      	pop	{r7, pc}
    1a38:	58020400 	.word	0x58020400
    1a3c:	20000018 	.word	0x20000018
    1a40:	20000360 	.word	0x20000360

00001a44 <start_pop>:

	printf("POP cycle stopped!\r\n");

}

void start_pop() {
    1a44:	b580      	push	{r7, lr}
    1a46:	af00      	add	r7, sp, #0

	/* Timer A is the LASER enable, Timer E is the microwave pulse */
	if (HAL_HRTIM_WaveformOutputStart(&hhrtim,
    1a48:	f240 1103 	movw	r1, #259	; 0x103
    1a4c:	480f      	ldr	r0, [pc, #60]	; (1a8c <start_pop+0x48>)
    1a4e:	f000 f89f 	bl	1b90 <__HAL_HRTIM_WaveformOutputStart_veneer>
    1a52:	4603      	mov	r3, r0
    1a54:	2b00      	cmp	r3, #0
    1a56:	d004      	beq.n	1a62 <start_pop+0x1e>
	HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2 | HRTIM_OUTPUT_TE1) != HAL_OK) {
		printf("Failed to start POP!\r\n");
    1a58:	480d      	ldr	r0, [pc, #52]	; (1a90 <start_pop+0x4c>)
    1a5a:	f000 f895 	bl	1b88 <__puts_veneer>
		Error_Handler();
    1a5e:	f000 f8a7 	bl	1bb0 <__Error_Handler_veneer>
		Error_Handler();
	}

#endif

	if (HAL_HRTIM_WaveformCounterStart_IT(&hhrtim,
    1a62:	f44f 1108 	mov.w	r1, #2228224	; 0x220000
    1a66:	4809      	ldr	r0, [pc, #36]	; (1a8c <start_pop+0x48>)
    1a68:	f000 f8b6 	bl	1bd8 <__HAL_HRTIM_WaveformCountStart_IT_veneer>
    1a6c:	4603      	mov	r3, r0
    1a6e:	2b00      	cmp	r3, #0
    1a70:	d004      	beq.n	1a7c <start_pop+0x38>
	HRTIM_TIMERID_TIMER_A | HRTIM_TIMERID_TIMER_E) != HAL_OK) {
		printf("POP failure point E!\r\n");
    1a72:	4808      	ldr	r0, [pc, #32]	; (1a94 <start_pop+0x50>)
    1a74:	f000 f888 	bl	1b88 <__puts_veneer>
		Error_Handler();
    1a78:	f000 f89a 	bl	1bb0 <__Error_Handler_veneer>
	}

	pop_running = true;
    1a7c:	4b06      	ldr	r3, [pc, #24]	; (1a98 <start_pop+0x54>)
    1a7e:	2201      	movs	r2, #1
    1a80:	701a      	strb	r2, [r3, #0]

	printf("POP cycle running!\r\n");
    1a82:	4806      	ldr	r0, [pc, #24]	; (1a9c <start_pop+0x58>)
    1a84:	f000 f880 	bl	1b88 <__puts_veneer>

}
    1a88:	bf00      	nop
    1a8a:	bd80      	pop	{r7, pc}
    1a8c:	200003d8 	.word	0x200003d8
    1a90:	0801deec 	.word	0x0801deec
    1a94:	0801df04 	.word	0x0801df04
    1a98:	20000760 	.word	0x20000760
    1a9c:	0801df1c 	.word	0x0801df1c

00001aa0 <stop_pop>:
void stop_pop() {
    1aa0:	b580      	push	{r7, lr}
    1aa2:	af00      	add	r7, sp, #0
	if (HAL_HRTIM_WaveformOutputStop(&hhrtim,
    1aa4:	f240 1103 	movw	r1, #259	; 0x103
    1aa8:	4813      	ldr	r0, [pc, #76]	; (1af8 <stop_pop+0x58>)
    1aaa:	f000 f891 	bl	1bd0 <__HAL_HRTIM_WaveformOutputStop_veneer>
    1aae:	4603      	mov	r3, r0
    1ab0:	2b00      	cmp	r3, #0
    1ab2:	d004      	beq.n	1abe <stop_pop+0x1e>
		printf("POP failure point A!\r\n");
    1ab4:	4811      	ldr	r0, [pc, #68]	; (1afc <stop_pop+0x5c>)
    1ab6:	f000 f867 	bl	1b88 <__puts_veneer>
		Error_Handler();
    1aba:	f000 f879 	bl	1bb0 <__Error_Handler_veneer>
	if (HAL_HRTIM_WaveformCounterStop_IT(&hhrtim,
    1abe:	f44f 1108 	mov.w	r1, #2228224	; 0x220000
    1ac2:	480d      	ldr	r0, [pc, #52]	; (1af8 <stop_pop+0x58>)
    1ac4:	f000 f894 	bl	1bf0 <__HAL_HRTIM_WaveformCountStop_IT_veneer>
    1ac8:	4603      	mov	r3, r0
    1aca:	2b00      	cmp	r3, #0
    1acc:	d004      	beq.n	1ad8 <stop_pop+0x38>
		printf("POP failure point B!\r\n");
    1ace:	480c      	ldr	r0, [pc, #48]	; (1b00 <stop_pop+0x60>)
    1ad0:	f000 f85a 	bl	1b88 <__puts_veneer>
		Error_Handler();
    1ad4:	f000 f86c 	bl	1bb0 <__Error_Handler_veneer>
	pop_cycle_count = 0;
    1ad8:	4b0a      	ldr	r3, [pc, #40]	; (1b04 <stop_pop+0x64>)
    1ada:	2200      	movs	r2, #0
    1adc:	601a      	str	r2, [r3, #0]
	pop_running = false;
    1ade:	4b0a      	ldr	r3, [pc, #40]	; (1b08 <stop_pop+0x68>)
    1ae0:	2200      	movs	r2, #0
    1ae2:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0); //turn off amber LED
    1ae4:	2200      	movs	r2, #0
    1ae6:	2102      	movs	r1, #2
    1ae8:	4808      	ldr	r0, [pc, #32]	; (1b0c <stop_pop+0x6c>)
    1aea:	f000 f835 	bl	1b58 <__HAL_GPIO_WritePin_veneer>
	printf("POP cycle stopped!\r\n");
    1aee:	4808      	ldr	r0, [pc, #32]	; (1b10 <stop_pop+0x70>)
    1af0:	f000 f84a 	bl	1b88 <__puts_veneer>
}
    1af4:	bf00      	nop
    1af6:	bd80      	pop	{r7, pc}
    1af8:	200003d8 	.word	0x200003d8
    1afc:	0801df30 	.word	0x0801df30
    1b00:	0801df48 	.word	0x0801df48
    1b04:	2000075c 	.word	0x2000075c
    1b08:	20000760 	.word	0x20000760
    1b0c:	58021000 	.word	0x58021000
    1b10:	0801df60 	.word	0x0801df60
    1b14:	00000000 	.word	0x00000000

00001b18 <__tcp_close_veneer>:
    1b18:	f85f f000 	ldr.w	pc, [pc]	; 1b1c <__tcp_close_veneer+0x4>
    1b1c:	08011f31 	.word	0x08011f31

00001b20 <__tcp_arg_veneer>:
    1b20:	f85f f000 	ldr.w	pc, [pc]	; 1b24 <__tcp_arg_veneer+0x4>
    1b24:	08013189 	.word	0x08013189

00001b28 <__strncmp_veneer>:
    1b28:	f85f f000 	ldr.w	pc, [pc]	; 1b2c <__strncmp_veneer+0x4>
    1b2c:	0801b4cd 	.word	0x0801b4cd

00001b30 <__ip4addr_ntoa_veneer>:
    1b30:	f85f f000 	ldr.w	pc, [pc]	; 1b34 <__ip4addr_ntoa_veneer+0x4>
    1b34:	08019855 	.word	0x08019855

00001b38 <__tcp_recv_veneer>:
    1b38:	f85f f000 	ldr.w	pc, [pc]	; 1b3c <__tcp_recv_veneer+0x4>
    1b3c:	080131ad 	.word	0x080131ad

00001b40 <__tcp_sent_veneer>:
    1b40:	f85f f000 	ldr.w	pc, [pc]	; 1b44 <__tcp_sent_veneer+0x4>
    1b44:	080131f1 	.word	0x080131f1

00001b48 <__mem_malloc_veneer>:
    1b48:	f85f f000 	ldr.w	pc, [pc]	; 1b4c <__mem_malloc_veneer+0x4>
    1b4c:	080103f5 	.word	0x080103f5

00001b50 <__pbuf_ref_veneer>:
    1b50:	f85f f000 	ldr.w	pc, [pc]	; 1b54 <__pbuf_ref_veneer+0x4>
    1b54:	08011611 	.word	0x08011611

00001b58 <__HAL_GPIO_WritePin_veneer>:
    1b58:	f85f f000 	ldr.w	pc, [pc]	; 1b5c <__HAL_GPIO_WritePin_veneer+0x4>
    1b5c:	08007f85 	.word	0x08007f85

00001b60 <__pbuf_take_veneer>:
    1b60:	f85f f000 	ldr.w	pc, [pc]	; 1b64 <__pbuf_take_veneer+0x4>
    1b64:	08011989 	.word	0x08011989

00001b68 <__strlen_veneer>:
    1b68:	f85f f000 	ldr.w	pc, [pc]	; 1b6c <__strlen_veneer+0x4>
    1b6c:	08001fa1 	.word	0x08001fa1

00001b70 <__tcp_write_veneer>:
    1b70:	f85f f000 	ldr.w	pc, [pc]	; 1b74 <__tcp_write_veneer+0x4>
    1b74:	08015fdd 	.word	0x08015fdd

00001b78 <__pbuf_alloc_veneer>:
    1b78:	f85f f000 	ldr.w	pc, [pc]	; 1b7c <__pbuf_alloc_veneer+0x4>
    1b7c:	08010f09 	.word	0x08010f09

00001b80 <__pbuf_free_veneer>:
    1b80:	f85f f000 	ldr.w	pc, [pc]	; 1b84 <__pbuf_free_veneer+0x4>
    1b84:	080114d1 	.word	0x080114d1

00001b88 <__puts_veneer>:
    1b88:	f85f f000 	ldr.w	pc, [pc]	; 1b8c <__puts_veneer+0x4>
    1b8c:	0801b2dd 	.word	0x0801b2dd

00001b90 <__HAL_HRTIM_WaveformOutputStart_veneer>:
    1b90:	f85f f000 	ldr.w	pc, [pc]	; 1b94 <__HAL_HRTIM_WaveformOutputStart_veneer+0x4>
    1b94:	08008647 	.word	0x08008647

00001b98 <__tcp_poll_veneer>:
    1b98:	f85f f000 	ldr.w	pc, [pc]	; 1b9c <__tcp_poll_veneer+0x4>
    1b9c:	08013279 	.word	0x08013279

00001ba0 <__HAL_GPIO_ReadPin_veneer>:
    1ba0:	f85f f000 	ldr.w	pc, [pc]	; 1ba4 <__HAL_GPIO_ReadPin_veneer+0x4>
    1ba4:	08007f55 	.word	0x08007f55

00001ba8 <__HAL_ADC_GetValue_veneer>:
    1ba8:	f85f f000 	ldr.w	pc, [pc]	; 1bac <__HAL_ADC_GetValue_veneer+0x4>
    1bac:	08004cd9 	.word	0x08004cd9

00001bb0 <__Error_Handler_veneer>:
    1bb0:	f85f f000 	ldr.w	pc, [pc]	; 1bb4 <__Error_Handler_veneer+0x4>
    1bb4:	08003399 	.word	0x08003399

00001bb8 <__printf_veneer>:
    1bb8:	f85f f000 	ldr.w	pc, [pc]	; 1bbc <__printf_veneer+0x4>
    1bbc:	0801b211 	.word	0x0801b211

00001bc0 <__tcp_err_veneer>:
    1bc0:	f85f f000 	ldr.w	pc, [pc]	; 1bc4 <__tcp_err_veneer+0x4>
    1bc4:	08013235 	.word	0x08013235

00001bc8 <__HAL_Delay_veneer>:
    1bc8:	f85f f000 	ldr.w	pc, [pc]	; 1bcc <__HAL_Delay_veneer+0x4>
    1bcc:	0800422d 	.word	0x0800422d

00001bd0 <__HAL_HRTIM_WaveformOutputStop_veneer>:
    1bd0:	f85f f000 	ldr.w	pc, [pc]	; 1bd4 <__HAL_HRTIM_WaveformOutputStop_veneer+0x4>
    1bd4:	080086a1 	.word	0x080086a1

00001bd8 <__HAL_HRTIM_WaveformCountStart_IT_veneer>:
    1bd8:	f85f f000 	ldr.w	pc, [pc]	; 1bdc <__HAL_HRTIM_WaveformCountStart_IT_veneer+0x4>
    1bdc:	080086fd 	.word	0x080086fd

00001be0 <__mem_free_veneer>:
    1be0:	f85f f000 	ldr.w	pc, [pc]	; 1be4 <__mem_free_veneer+0x4>
    1be4:	08010139 	.word	0x08010139

00001be8 <__sys_check_timeouts_veneer>:
    1be8:	f85f f000 	ldr.w	pc, [pc]	; 1bec <__sys_check_timeouts_veneer+0x4>
    1bec:	08017cad 	.word	0x08017cad

00001bf0 <__HAL_HRTIM_WaveformCountStop_IT_veneer>:
    1bf0:	f85f f000 	ldr.w	pc, [pc]	; 1bf4 <__HAL_HRTIM_WaveformCountStop_IT_veneer+0x4>
    1bf4:	080087dd 	.word	0x080087dd

00001bf8 <__tcp_abort_veneer>:
    1bf8:	f85f f000 	ldr.w	pc, [pc]	; 1bfc <__tcp_abort_veneer+0x4>
    1bfc:	08012105 	.word	0x08012105

00001c00 <__tcp_recved_veneer>:
    1c00:	f85f f000 	ldr.w	pc, [pc]	; 1c04 <__tcp_recved_veneer+0x4>
    1c04:	080121d1 	.word	0x080121d1

00001c08 <__ethernetif_input_veneer>:
    1c08:	f85f f000 	ldr.w	pc, [pc]	; 1c0c <__ethernetif_input_veneer+0x4>
    1c0c:	0800f769 	.word	0x0800f769

00001c10 <__HAL_GPIO_TogglePin_veneer>:
    1c10:	f85f f000 	ldr.w	pc, [pc]	; 1c14 <__HAL_GPIO_TogglePin_veneer+0x4>
    1c14:	08007fb7 	.word	0x08007fb7

00001c18 <__memcpy_veneer>:
    1c18:	f85f f000 	ldr.w	pc, [pc]	; 1c1c <__memcpy_veneer+0x4>
    1c1c:	0801b5d3 	.word	0x0801b5d3

Disassembly of section .text:

08001ec0 <__do_global_dtors_aux>:
 8001ec0:	b510      	push	{r4, lr}
 8001ec2:	4c05      	ldr	r4, [pc, #20]	; (8001ed8 <__do_global_dtors_aux+0x18>)
 8001ec4:	7823      	ldrb	r3, [r4, #0]
 8001ec6:	b933      	cbnz	r3, 8001ed6 <__do_global_dtors_aux+0x16>
 8001ec8:	4b04      	ldr	r3, [pc, #16]	; (8001edc <__do_global_dtors_aux+0x1c>)
 8001eca:	b113      	cbz	r3, 8001ed2 <__do_global_dtors_aux+0x12>
 8001ecc:	4804      	ldr	r0, [pc, #16]	; (8001ee0 <__do_global_dtors_aux+0x20>)
 8001ece:	f3af 8000 	nop.w
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	7023      	strb	r3, [r4, #0]
 8001ed6:	bd10      	pop	{r4, pc}
 8001ed8:	20000230 	.word	0x20000230
 8001edc:	00000000 	.word	0x00000000
 8001ee0:	0801d140 	.word	0x0801d140

08001ee4 <frame_dummy>:
 8001ee4:	b508      	push	{r3, lr}
 8001ee6:	4b03      	ldr	r3, [pc, #12]	; (8001ef4 <frame_dummy+0x10>)
 8001ee8:	b11b      	cbz	r3, 8001ef2 <frame_dummy+0xe>
 8001eea:	4903      	ldr	r1, [pc, #12]	; (8001ef8 <frame_dummy+0x14>)
 8001eec:	4803      	ldr	r0, [pc, #12]	; (8001efc <frame_dummy+0x18>)
 8001eee:	f3af 8000 	nop.w
 8001ef2:	bd08      	pop	{r3, pc}
 8001ef4:	00000000 	.word	0x00000000
 8001ef8:	20000234 	.word	0x20000234
 8001efc:	0801d140 	.word	0x0801d140

08001f00 <memchr>:
 8001f00:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8001f04:	2a10      	cmp	r2, #16
 8001f06:	db2b      	blt.n	8001f60 <memchr+0x60>
 8001f08:	f010 0f07 	tst.w	r0, #7
 8001f0c:	d008      	beq.n	8001f20 <memchr+0x20>
 8001f0e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001f12:	3a01      	subs	r2, #1
 8001f14:	428b      	cmp	r3, r1
 8001f16:	d02d      	beq.n	8001f74 <memchr+0x74>
 8001f18:	f010 0f07 	tst.w	r0, #7
 8001f1c:	b342      	cbz	r2, 8001f70 <memchr+0x70>
 8001f1e:	d1f6      	bne.n	8001f0e <memchr+0xe>
 8001f20:	b4f0      	push	{r4, r5, r6, r7}
 8001f22:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8001f26:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8001f2a:	f022 0407 	bic.w	r4, r2, #7
 8001f2e:	f07f 0700 	mvns.w	r7, #0
 8001f32:	2300      	movs	r3, #0
 8001f34:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8001f38:	3c08      	subs	r4, #8
 8001f3a:	ea85 0501 	eor.w	r5, r5, r1
 8001f3e:	ea86 0601 	eor.w	r6, r6, r1
 8001f42:	fa85 f547 	uadd8	r5, r5, r7
 8001f46:	faa3 f587 	sel	r5, r3, r7
 8001f4a:	fa86 f647 	uadd8	r6, r6, r7
 8001f4e:	faa5 f687 	sel	r6, r5, r7
 8001f52:	b98e      	cbnz	r6, 8001f78 <memchr+0x78>
 8001f54:	d1ee      	bne.n	8001f34 <memchr+0x34>
 8001f56:	bcf0      	pop	{r4, r5, r6, r7}
 8001f58:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8001f5c:	f002 0207 	and.w	r2, r2, #7
 8001f60:	b132      	cbz	r2, 8001f70 <memchr+0x70>
 8001f62:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001f66:	3a01      	subs	r2, #1
 8001f68:	ea83 0301 	eor.w	r3, r3, r1
 8001f6c:	b113      	cbz	r3, 8001f74 <memchr+0x74>
 8001f6e:	d1f8      	bne.n	8001f62 <memchr+0x62>
 8001f70:	2000      	movs	r0, #0
 8001f72:	4770      	bx	lr
 8001f74:	3801      	subs	r0, #1
 8001f76:	4770      	bx	lr
 8001f78:	2d00      	cmp	r5, #0
 8001f7a:	bf06      	itte	eq
 8001f7c:	4635      	moveq	r5, r6
 8001f7e:	3803      	subeq	r0, #3
 8001f80:	3807      	subne	r0, #7
 8001f82:	f015 0f01 	tst.w	r5, #1
 8001f86:	d107      	bne.n	8001f98 <memchr+0x98>
 8001f88:	3001      	adds	r0, #1
 8001f8a:	f415 7f80 	tst.w	r5, #256	; 0x100
 8001f8e:	bf02      	ittt	eq
 8001f90:	3001      	addeq	r0, #1
 8001f92:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8001f96:	3001      	addeq	r0, #1
 8001f98:	bcf0      	pop	{r4, r5, r6, r7}
 8001f9a:	3801      	subs	r0, #1
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop

08001fa0 <strlen>:
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001fa6:	2a00      	cmp	r2, #0
 8001fa8:	d1fb      	bne.n	8001fa2 <strlen+0x2>
 8001faa:	1a18      	subs	r0, r3, r0
 8001fac:	3801      	subs	r0, #1
 8001fae:	4770      	bx	lr

08001fb0 <__aeabi_uldivmod>:
 8001fb0:	b953      	cbnz	r3, 8001fc8 <__aeabi_uldivmod+0x18>
 8001fb2:	b94a      	cbnz	r2, 8001fc8 <__aeabi_uldivmod+0x18>
 8001fb4:	2900      	cmp	r1, #0
 8001fb6:	bf08      	it	eq
 8001fb8:	2800      	cmpeq	r0, #0
 8001fba:	bf1c      	itt	ne
 8001fbc:	f04f 31ff 	movne.w	r1, #4294967295
 8001fc0:	f04f 30ff 	movne.w	r0, #4294967295
 8001fc4:	f000 b970 	b.w	80022a8 <__aeabi_idiv0>
 8001fc8:	f1ad 0c08 	sub.w	ip, sp, #8
 8001fcc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001fd0:	f000 f806 	bl	8001fe0 <__udivmoddi4>
 8001fd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001fd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001fdc:	b004      	add	sp, #16
 8001fde:	4770      	bx	lr

08001fe0 <__udivmoddi4>:
 8001fe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001fe4:	9e08      	ldr	r6, [sp, #32]
 8001fe6:	460d      	mov	r5, r1
 8001fe8:	4604      	mov	r4, r0
 8001fea:	460f      	mov	r7, r1
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d14a      	bne.n	8002086 <__udivmoddi4+0xa6>
 8001ff0:	428a      	cmp	r2, r1
 8001ff2:	4694      	mov	ip, r2
 8001ff4:	d965      	bls.n	80020c2 <__udivmoddi4+0xe2>
 8001ff6:	fab2 f382 	clz	r3, r2
 8001ffa:	b143      	cbz	r3, 800200e <__udivmoddi4+0x2e>
 8001ffc:	fa02 fc03 	lsl.w	ip, r2, r3
 8002000:	f1c3 0220 	rsb	r2, r3, #32
 8002004:	409f      	lsls	r7, r3
 8002006:	fa20 f202 	lsr.w	r2, r0, r2
 800200a:	4317      	orrs	r7, r2
 800200c:	409c      	lsls	r4, r3
 800200e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8002012:	fa1f f58c 	uxth.w	r5, ip
 8002016:	fbb7 f1fe 	udiv	r1, r7, lr
 800201a:	0c22      	lsrs	r2, r4, #16
 800201c:	fb0e 7711 	mls	r7, lr, r1, r7
 8002020:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8002024:	fb01 f005 	mul.w	r0, r1, r5
 8002028:	4290      	cmp	r0, r2
 800202a:	d90a      	bls.n	8002042 <__udivmoddi4+0x62>
 800202c:	eb1c 0202 	adds.w	r2, ip, r2
 8002030:	f101 37ff 	add.w	r7, r1, #4294967295
 8002034:	f080 811c 	bcs.w	8002270 <__udivmoddi4+0x290>
 8002038:	4290      	cmp	r0, r2
 800203a:	f240 8119 	bls.w	8002270 <__udivmoddi4+0x290>
 800203e:	3902      	subs	r1, #2
 8002040:	4462      	add	r2, ip
 8002042:	1a12      	subs	r2, r2, r0
 8002044:	b2a4      	uxth	r4, r4
 8002046:	fbb2 f0fe 	udiv	r0, r2, lr
 800204a:	fb0e 2210 	mls	r2, lr, r0, r2
 800204e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8002052:	fb00 f505 	mul.w	r5, r0, r5
 8002056:	42a5      	cmp	r5, r4
 8002058:	d90a      	bls.n	8002070 <__udivmoddi4+0x90>
 800205a:	eb1c 0404 	adds.w	r4, ip, r4
 800205e:	f100 32ff 	add.w	r2, r0, #4294967295
 8002062:	f080 8107 	bcs.w	8002274 <__udivmoddi4+0x294>
 8002066:	42a5      	cmp	r5, r4
 8002068:	f240 8104 	bls.w	8002274 <__udivmoddi4+0x294>
 800206c:	4464      	add	r4, ip
 800206e:	3802      	subs	r0, #2
 8002070:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8002074:	1b64      	subs	r4, r4, r5
 8002076:	2100      	movs	r1, #0
 8002078:	b11e      	cbz	r6, 8002082 <__udivmoddi4+0xa2>
 800207a:	40dc      	lsrs	r4, r3
 800207c:	2300      	movs	r3, #0
 800207e:	e9c6 4300 	strd	r4, r3, [r6]
 8002082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002086:	428b      	cmp	r3, r1
 8002088:	d908      	bls.n	800209c <__udivmoddi4+0xbc>
 800208a:	2e00      	cmp	r6, #0
 800208c:	f000 80ed 	beq.w	800226a <__udivmoddi4+0x28a>
 8002090:	2100      	movs	r1, #0
 8002092:	e9c6 0500 	strd	r0, r5, [r6]
 8002096:	4608      	mov	r0, r1
 8002098:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800209c:	fab3 f183 	clz	r1, r3
 80020a0:	2900      	cmp	r1, #0
 80020a2:	d149      	bne.n	8002138 <__udivmoddi4+0x158>
 80020a4:	42ab      	cmp	r3, r5
 80020a6:	d302      	bcc.n	80020ae <__udivmoddi4+0xce>
 80020a8:	4282      	cmp	r2, r0
 80020aa:	f200 80f8 	bhi.w	800229e <__udivmoddi4+0x2be>
 80020ae:	1a84      	subs	r4, r0, r2
 80020b0:	eb65 0203 	sbc.w	r2, r5, r3
 80020b4:	2001      	movs	r0, #1
 80020b6:	4617      	mov	r7, r2
 80020b8:	2e00      	cmp	r6, #0
 80020ba:	d0e2      	beq.n	8002082 <__udivmoddi4+0xa2>
 80020bc:	e9c6 4700 	strd	r4, r7, [r6]
 80020c0:	e7df      	b.n	8002082 <__udivmoddi4+0xa2>
 80020c2:	b902      	cbnz	r2, 80020c6 <__udivmoddi4+0xe6>
 80020c4:	deff      	udf	#255	; 0xff
 80020c6:	fab2 f382 	clz	r3, r2
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	f040 8090 	bne.w	80021f0 <__udivmoddi4+0x210>
 80020d0:	1a8a      	subs	r2, r1, r2
 80020d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80020d6:	fa1f fe8c 	uxth.w	lr, ip
 80020da:	2101      	movs	r1, #1
 80020dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80020e0:	fb07 2015 	mls	r0, r7, r5, r2
 80020e4:	0c22      	lsrs	r2, r4, #16
 80020e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80020ea:	fb0e f005 	mul.w	r0, lr, r5
 80020ee:	4290      	cmp	r0, r2
 80020f0:	d908      	bls.n	8002104 <__udivmoddi4+0x124>
 80020f2:	eb1c 0202 	adds.w	r2, ip, r2
 80020f6:	f105 38ff 	add.w	r8, r5, #4294967295
 80020fa:	d202      	bcs.n	8002102 <__udivmoddi4+0x122>
 80020fc:	4290      	cmp	r0, r2
 80020fe:	f200 80cb 	bhi.w	8002298 <__udivmoddi4+0x2b8>
 8002102:	4645      	mov	r5, r8
 8002104:	1a12      	subs	r2, r2, r0
 8002106:	b2a4      	uxth	r4, r4
 8002108:	fbb2 f0f7 	udiv	r0, r2, r7
 800210c:	fb07 2210 	mls	r2, r7, r0, r2
 8002110:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8002114:	fb0e fe00 	mul.w	lr, lr, r0
 8002118:	45a6      	cmp	lr, r4
 800211a:	d908      	bls.n	800212e <__udivmoddi4+0x14e>
 800211c:	eb1c 0404 	adds.w	r4, ip, r4
 8002120:	f100 32ff 	add.w	r2, r0, #4294967295
 8002124:	d202      	bcs.n	800212c <__udivmoddi4+0x14c>
 8002126:	45a6      	cmp	lr, r4
 8002128:	f200 80bb 	bhi.w	80022a2 <__udivmoddi4+0x2c2>
 800212c:	4610      	mov	r0, r2
 800212e:	eba4 040e 	sub.w	r4, r4, lr
 8002132:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8002136:	e79f      	b.n	8002078 <__udivmoddi4+0x98>
 8002138:	f1c1 0720 	rsb	r7, r1, #32
 800213c:	408b      	lsls	r3, r1
 800213e:	fa22 fc07 	lsr.w	ip, r2, r7
 8002142:	ea4c 0c03 	orr.w	ip, ip, r3
 8002146:	fa05 f401 	lsl.w	r4, r5, r1
 800214a:	fa20 f307 	lsr.w	r3, r0, r7
 800214e:	40fd      	lsrs	r5, r7
 8002150:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8002154:	4323      	orrs	r3, r4
 8002156:	fbb5 f8f9 	udiv	r8, r5, r9
 800215a:	fa1f fe8c 	uxth.w	lr, ip
 800215e:	fb09 5518 	mls	r5, r9, r8, r5
 8002162:	0c1c      	lsrs	r4, r3, #16
 8002164:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8002168:	fb08 f50e 	mul.w	r5, r8, lr
 800216c:	42a5      	cmp	r5, r4
 800216e:	fa02 f201 	lsl.w	r2, r2, r1
 8002172:	fa00 f001 	lsl.w	r0, r0, r1
 8002176:	d90b      	bls.n	8002190 <__udivmoddi4+0x1b0>
 8002178:	eb1c 0404 	adds.w	r4, ip, r4
 800217c:	f108 3aff 	add.w	sl, r8, #4294967295
 8002180:	f080 8088 	bcs.w	8002294 <__udivmoddi4+0x2b4>
 8002184:	42a5      	cmp	r5, r4
 8002186:	f240 8085 	bls.w	8002294 <__udivmoddi4+0x2b4>
 800218a:	f1a8 0802 	sub.w	r8, r8, #2
 800218e:	4464      	add	r4, ip
 8002190:	1b64      	subs	r4, r4, r5
 8002192:	b29d      	uxth	r5, r3
 8002194:	fbb4 f3f9 	udiv	r3, r4, r9
 8002198:	fb09 4413 	mls	r4, r9, r3, r4
 800219c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80021a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80021a4:	45a6      	cmp	lr, r4
 80021a6:	d908      	bls.n	80021ba <__udivmoddi4+0x1da>
 80021a8:	eb1c 0404 	adds.w	r4, ip, r4
 80021ac:	f103 35ff 	add.w	r5, r3, #4294967295
 80021b0:	d26c      	bcs.n	800228c <__udivmoddi4+0x2ac>
 80021b2:	45a6      	cmp	lr, r4
 80021b4:	d96a      	bls.n	800228c <__udivmoddi4+0x2ac>
 80021b6:	3b02      	subs	r3, #2
 80021b8:	4464      	add	r4, ip
 80021ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80021be:	fba3 9502 	umull	r9, r5, r3, r2
 80021c2:	eba4 040e 	sub.w	r4, r4, lr
 80021c6:	42ac      	cmp	r4, r5
 80021c8:	46c8      	mov	r8, r9
 80021ca:	46ae      	mov	lr, r5
 80021cc:	d356      	bcc.n	800227c <__udivmoddi4+0x29c>
 80021ce:	d053      	beq.n	8002278 <__udivmoddi4+0x298>
 80021d0:	b156      	cbz	r6, 80021e8 <__udivmoddi4+0x208>
 80021d2:	ebb0 0208 	subs.w	r2, r0, r8
 80021d6:	eb64 040e 	sbc.w	r4, r4, lr
 80021da:	fa04 f707 	lsl.w	r7, r4, r7
 80021de:	40ca      	lsrs	r2, r1
 80021e0:	40cc      	lsrs	r4, r1
 80021e2:	4317      	orrs	r7, r2
 80021e4:	e9c6 7400 	strd	r7, r4, [r6]
 80021e8:	4618      	mov	r0, r3
 80021ea:	2100      	movs	r1, #0
 80021ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80021f0:	f1c3 0120 	rsb	r1, r3, #32
 80021f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80021f8:	fa20 f201 	lsr.w	r2, r0, r1
 80021fc:	fa25 f101 	lsr.w	r1, r5, r1
 8002200:	409d      	lsls	r5, r3
 8002202:	432a      	orrs	r2, r5
 8002204:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8002208:	fa1f fe8c 	uxth.w	lr, ip
 800220c:	fbb1 f0f7 	udiv	r0, r1, r7
 8002210:	fb07 1510 	mls	r5, r7, r0, r1
 8002214:	0c11      	lsrs	r1, r2, #16
 8002216:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800221a:	fb00 f50e 	mul.w	r5, r0, lr
 800221e:	428d      	cmp	r5, r1
 8002220:	fa04 f403 	lsl.w	r4, r4, r3
 8002224:	d908      	bls.n	8002238 <__udivmoddi4+0x258>
 8002226:	eb1c 0101 	adds.w	r1, ip, r1
 800222a:	f100 38ff 	add.w	r8, r0, #4294967295
 800222e:	d22f      	bcs.n	8002290 <__udivmoddi4+0x2b0>
 8002230:	428d      	cmp	r5, r1
 8002232:	d92d      	bls.n	8002290 <__udivmoddi4+0x2b0>
 8002234:	3802      	subs	r0, #2
 8002236:	4461      	add	r1, ip
 8002238:	1b49      	subs	r1, r1, r5
 800223a:	b292      	uxth	r2, r2
 800223c:	fbb1 f5f7 	udiv	r5, r1, r7
 8002240:	fb07 1115 	mls	r1, r7, r5, r1
 8002244:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002248:	fb05 f10e 	mul.w	r1, r5, lr
 800224c:	4291      	cmp	r1, r2
 800224e:	d908      	bls.n	8002262 <__udivmoddi4+0x282>
 8002250:	eb1c 0202 	adds.w	r2, ip, r2
 8002254:	f105 38ff 	add.w	r8, r5, #4294967295
 8002258:	d216      	bcs.n	8002288 <__udivmoddi4+0x2a8>
 800225a:	4291      	cmp	r1, r2
 800225c:	d914      	bls.n	8002288 <__udivmoddi4+0x2a8>
 800225e:	3d02      	subs	r5, #2
 8002260:	4462      	add	r2, ip
 8002262:	1a52      	subs	r2, r2, r1
 8002264:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8002268:	e738      	b.n	80020dc <__udivmoddi4+0xfc>
 800226a:	4631      	mov	r1, r6
 800226c:	4630      	mov	r0, r6
 800226e:	e708      	b.n	8002082 <__udivmoddi4+0xa2>
 8002270:	4639      	mov	r1, r7
 8002272:	e6e6      	b.n	8002042 <__udivmoddi4+0x62>
 8002274:	4610      	mov	r0, r2
 8002276:	e6fb      	b.n	8002070 <__udivmoddi4+0x90>
 8002278:	4548      	cmp	r0, r9
 800227a:	d2a9      	bcs.n	80021d0 <__udivmoddi4+0x1f0>
 800227c:	ebb9 0802 	subs.w	r8, r9, r2
 8002280:	eb65 0e0c 	sbc.w	lr, r5, ip
 8002284:	3b01      	subs	r3, #1
 8002286:	e7a3      	b.n	80021d0 <__udivmoddi4+0x1f0>
 8002288:	4645      	mov	r5, r8
 800228a:	e7ea      	b.n	8002262 <__udivmoddi4+0x282>
 800228c:	462b      	mov	r3, r5
 800228e:	e794      	b.n	80021ba <__udivmoddi4+0x1da>
 8002290:	4640      	mov	r0, r8
 8002292:	e7d1      	b.n	8002238 <__udivmoddi4+0x258>
 8002294:	46d0      	mov	r8, sl
 8002296:	e77b      	b.n	8002190 <__udivmoddi4+0x1b0>
 8002298:	3d02      	subs	r5, #2
 800229a:	4462      	add	r2, ip
 800229c:	e732      	b.n	8002104 <__udivmoddi4+0x124>
 800229e:	4608      	mov	r0, r1
 80022a0:	e70a      	b.n	80020b8 <__udivmoddi4+0xd8>
 80022a2:	4464      	add	r4, ip
 80022a4:	3802      	subs	r0, #2
 80022a6:	e742      	b.n	800212e <__udivmoddi4+0x14e>

080022a8 <__aeabi_idiv0>:
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop

080022ac <telnet_client_init>:
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
	tpcb = tcp_new();
 80022b2:	f010 ff61 	bl	8013178 <tcp_new>
 80022b6:	6078      	str	r0, [r7, #4]
		IP_ADDR4(&destIPADDR, LDC_ADDR1, LDC_ADDR2, LDC_ADDR3, LDC_ADDR4);
 80022b8:	4b0e      	ldr	r3, [pc, #56]	; (80022f4 <telnet_client_init+0x48>)
 80022ba:	603b      	str	r3, [r7, #0]
			printf("[Telnet Client] Beginning TCP connection.\n\r");
 80022bc:	480e      	ldr	r0, [pc, #56]	; (80022f8 <telnet_client_init+0x4c>)
 80022be:	f018 ffa7 	bl	801b210 <iprintf>
			printf("[Telnet Client] Connecting to %s on port %d.\n\r", ipaddr_ntoa(&destIPADDR), LDC_PORT);
 80022c2:	463b      	mov	r3, r7
 80022c4:	4618      	mov	r0, r3
 80022c6:	f017 fac5 	bl	8019854 <ip4addr_ntoa>
 80022ca:	4603      	mov	r3, r0
 80022cc:	f242 22b6 	movw	r2, #8886	; 0x22b6
 80022d0:	4619      	mov	r1, r3
 80022d2:	480a      	ldr	r0, [pc, #40]	; (80022fc <telnet_client_init+0x50>)
 80022d4:	f018 ff9c 	bl	801b210 <iprintf>
			tcp_connect(tpcb, &destIPADDR, LDC_PORT, telnet_client_connected);
 80022d8:	4639      	mov	r1, r7
 80022da:	4b09      	ldr	r3, [pc, #36]	; (8002300 <telnet_client_init+0x54>)
 80022dc:	f242 22b6 	movw	r2, #8886	; 0x22b6
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f010 f80d 	bl	8012300 <tcp_connect>
		printf("[Telnet Client] Called tcp_connect, awaiting callback.\n\r");
 80022e6:	4807      	ldr	r0, [pc, #28]	; (8002304 <telnet_client_init+0x58>)
 80022e8:	f018 ff92 	bl	801b210 <iprintf>
}
 80022ec:	bf00      	nop
 80022ee:	3708      	adds	r7, #8
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	0b01a8c0 	.word	0x0b01a8c0
 80022f8:	0801d5b0 	.word	0x0801d5b0
 80022fc:	0801d5dc 	.word	0x0801d5dc
 8002300:	000001a1 	.word	0x000001a1
 8002304:	0801d60c 	.word	0x0801d60c

08002308 <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) &ch, 1, 0xFFFF);
 8002310:	1d39      	adds	r1, r7, #4
 8002312:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002316:	2201      	movs	r2, #1
 8002318:	4803      	ldr	r0, [pc, #12]	; (8002328 <__io_putchar+0x20>)
 800231a:	f00b fea3 	bl	800e064 <HAL_UART_Transmit>
	return ch;
 800231e:	687b      	ldr	r3, [r7, #4]
}
 8002320:	4618      	mov	r0, r3
 8002322:	3708      	adds	r7, #8
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	20000668 	.word	0x20000668
 800232c:	00000000 	.word	0x00000000

08002330 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* Copy from FLASH to itcm */
  memcpy(&_sitcm, &_siitcm, ((void*) &_eitcm - (void*) &_sitcm));
 8002336:	4ab4      	ldr	r2, [pc, #720]	; (8002608 <main+0x2d8>)
 8002338:	4bb4      	ldr	r3, [pc, #720]	; (800260c <main+0x2dc>)
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	461a      	mov	r2, r3
 800233e:	49b4      	ldr	r1, [pc, #720]	; (8002610 <main+0x2e0>)
 8002340:	48b2      	ldr	r0, [pc, #712]	; (800260c <main+0x2dc>)
 8002342:	f019 f946 	bl	801b5d2 <memcpy>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002346:	4bb3      	ldr	r3, [pc, #716]	; (8002614 <main+0x2e4>)
 8002348:	695b      	ldr	r3, [r3, #20]
 800234a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d11b      	bne.n	800238a <main+0x5a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002352:	f3bf 8f4f 	dsb	sy
}
 8002356:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002358:	f3bf 8f6f 	isb	sy
}
 800235c:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800235e:	4bad      	ldr	r3, [pc, #692]	; (8002614 <main+0x2e4>)
 8002360:	2200      	movs	r2, #0
 8002362:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002366:	f3bf 8f4f 	dsb	sy
}
 800236a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800236c:	f3bf 8f6f 	isb	sy
}
 8002370:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8002372:	4ba8      	ldr	r3, [pc, #672]	; (8002614 <main+0x2e4>)
 8002374:	695b      	ldr	r3, [r3, #20]
 8002376:	4aa7      	ldr	r2, [pc, #668]	; (8002614 <main+0x2e4>)
 8002378:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800237c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800237e:	f3bf 8f4f 	dsb	sy
}
 8002382:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002384:	f3bf 8f6f 	isb	sy
}
 8002388:	e000      	b.n	800238c <main+0x5c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800238a:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800238c:	4ba1      	ldr	r3, [pc, #644]	; (8002614 <main+0x2e4>)
 800238e:	695b      	ldr	r3, [r3, #20]
 8002390:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d138      	bne.n	800240a <main+0xda>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8002398:	4b9e      	ldr	r3, [pc, #632]	; (8002614 <main+0x2e4>)
 800239a:	2200      	movs	r2, #0
 800239c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80023a0:	f3bf 8f4f 	dsb	sy
}
 80023a4:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80023a6:	4b9b      	ldr	r3, [pc, #620]	; (8002614 <main+0x2e4>)
 80023a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023ac:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	0b5b      	lsrs	r3, r3, #13
 80023b2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80023b6:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	08db      	lsrs	r3, r3, #3
 80023bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023c0:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	015a      	lsls	r2, r3, #5
 80023c6:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80023ca:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80023d0:	4990      	ldr	r1, [pc, #576]	; (8002614 <main+0x2e4>)
 80023d2:	4313      	orrs	r3, r2
 80023d4:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	1e5a      	subs	r2, r3, #1
 80023dc:	607a      	str	r2, [r7, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d1ef      	bne.n	80023c2 <main+0x92>
    } while(sets-- != 0U);
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	1e5a      	subs	r2, r3, #1
 80023e6:	60ba      	str	r2, [r7, #8]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d1e5      	bne.n	80023b8 <main+0x88>
  __ASM volatile ("dsb 0xF":::"memory");
 80023ec:	f3bf 8f4f 	dsb	sy
}
 80023f0:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80023f2:	4b88      	ldr	r3, [pc, #544]	; (8002614 <main+0x2e4>)
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	4a87      	ldr	r2, [pc, #540]	; (8002614 <main+0x2e4>)
 80023f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023fc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80023fe:	f3bf 8f4f 	dsb	sy
}
 8002402:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002404:	f3bf 8f6f 	isb	sy
}
 8002408:	e000      	b.n	800240c <main+0xdc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800240a:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800240c:	f001 fe7c 	bl	8004108 <HAL_Init>

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002410:	f000 ff70 	bl	80032f4 <MPU_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002414:	f000 f938 	bl	8002688 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002418:	f000 fde4 	bl	8002fe4 <MX_GPIO_Init>
  MX_LPTIM1_Init();
 800241c:	f000 fbd8 	bl	8002bd0 <MX_LPTIM1_Init>
  MX_DAC1_Init();
 8002420:	f000 fa52 	bl	80028c8 <MX_DAC1_Init>
  MX_USART3_UART_Init();
 8002424:	f000 fd90 	bl	8002f48 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8002428:	f000 fca2 	bl	8002d70 <MX_TIM3_Init>
  MX_TIM1_Init();
 800242c:	f000 fbfe 	bl	8002c2c <MX_TIM1_Init>
  MX_HRTIM_Init();
 8002430:	f000 fa7c 	bl	800292c <MX_HRTIM_Init>
  MX_ADC3_Init();
 8002434:	f000 f9e6 	bl	8002804 <MX_ADC3_Init>
  MX_LWIP_Init();
 8002438:	f00c ff28 	bl	800f28c <MX_LWIP_Init>
  MX_TIM2_Init();
 800243c:	f000 fc4a 	bl	8002cd4 <MX_TIM2_Init>
  MX_TIM5_Init();
 8002440:	f000 fd34 	bl	8002eac <MX_TIM5_Init>
  MX_TIM4_Init();
 8002444:	f000 fce2 	bl	8002e0c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  printf("\033c"); //clears screen
 8002448:	4873      	ldr	r0, [pc, #460]	; (8002618 <main+0x2e8>)
 800244a:	f018 fee1 	bl	801b210 <iprintf>
  printf("Atomic Clock - Source __TIMESTAMP__: %s\r\n", __TIMESTAMP__);
 800244e:	4973      	ldr	r1, [pc, #460]	; (800261c <main+0x2ec>)
 8002450:	4873      	ldr	r0, [pc, #460]	; (8002620 <main+0x2f0>)
 8002452:	f018 fedd 	bl	801b210 <iprintf>

	#ifndef SYNTH_ENABLE
	printf("WARNING - MW Synthesiser is disabled\r\n");
 8002456:	4873      	ldr	r0, [pc, #460]	; (8002624 <main+0x2f4>)
 8002458:	f018 ff40 	bl	801b2dc <puts>
			printf("MW power setting (LO2GAIN): 0x%x \r\n", MW_power);
		#endif	//MW_VERBOSE
	#endif //SYNTH_ENABLE

	/* Start a low power timer to flash an LED approximately every second */
	if (HAL_LPTIM_Counter_Start_IT(&hlptim1, 1024) != HAL_OK) {
 800245c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002460:	4871      	ldr	r0, [pc, #452]	; (8002628 <main+0x2f8>)
 8002462:	f007 f99b 	bl	800979c <HAL_LPTIM_Counter_Start_IT>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d004      	beq.n	8002476 <main+0x146>
		printf("Failed to start slow flashing LED!\r\n");
 800246c:	486f      	ldr	r0, [pc, #444]	; (800262c <main+0x2fc>)
 800246e:	f018 ff35 	bl	801b2dc <puts>
		Error_Handler();
 8002472:	f000 ff91 	bl	8003398 <Error_Handler>
	}

	/* Start the DAC and zero its output */
	if (HAL_DAC_Start(&hdac1, DAC_CHANNEL_1) != HAL_OK) {
 8002476:	2100      	movs	r1, #0
 8002478:	486d      	ldr	r0, [pc, #436]	; (8002630 <main+0x300>)
 800247a:	f003 fe45 	bl	8006108 <HAL_DAC_Start>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d004      	beq.n	800248e <main+0x15e>
		printf("Failure to initialise DAC \r\n");
 8002484:	486b      	ldr	r0, [pc, #428]	; (8002634 <main+0x304>)
 8002486:	f018 ff29 	bl	801b2dc <puts>
		Error_Handler();
 800248a:	f000 ff85 	bl	8003398 <Error_Handler>
	}
	printf("Setting DAC output to 1.00V \r\n");
 800248e:	486a      	ldr	r0, [pc, #424]	; (8002638 <main+0x308>)
 8002490:	f018 ff24 	bl	801b2dc <puts>
	if(HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 1241) != HAL_OK){
 8002494:	f240 43d9 	movw	r3, #1241	; 0x4d9
 8002498:	2200      	movs	r2, #0
 800249a:	2100      	movs	r1, #0
 800249c:	4864      	ldr	r0, [pc, #400]	; (8002630 <main+0x300>)
 800249e:	f003 fe85 	bl	80061ac <HAL_DAC_SetValue>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d004      	beq.n	80024b2 <main+0x182>
			printf("DAC setup failed!\r\n");
 80024a8:	4864      	ldr	r0, [pc, #400]	; (800263c <main+0x30c>)
 80024aa:	f018 ff17 	bl	801b2dc <puts>
		Error_Handler();
 80024ae:	f000 ff73 	bl	8003398 <Error_Handler>
	}

	HAL_GPIO_WritePin(LASER_TUNING_GPIO_Port, LASER_TUNING_Pin, GPIO_PIN_SET); // Laser_tuning output high
 80024b2:	2201      	movs	r2, #1
 80024b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024b8:	4861      	ldr	r0, [pc, #388]	; (8002640 <main+0x310>)
 80024ba:	f005 fd63 	bl	8007f84 <HAL_GPIO_WritePin>

	/* Fire up the ADC
	 * external trigger, single conversion selected in ioc file
	 * calibrate ADC for better accuracy and start it w/ interrupt
	 */
	if(HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK){
 80024be:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80024c2:	2100      	movs	r1, #0
 80024c4:	485f      	ldr	r0, [pc, #380]	; (8002644 <main+0x314>)
 80024c6:	f003 fbdb 	bl	8005c80 <HAL_ADCEx_Calibration_Start>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d004      	beq.n	80024da <main+0x1aa>
		printf("ADC calibration failure \r\n");
 80024d0:	485d      	ldr	r0, [pc, #372]	; (8002648 <main+0x318>)
 80024d2:	f018 ff03 	bl	801b2dc <puts>
		Error_Handler();
 80024d6:	f000 ff5f 	bl	8003398 <Error_Handler>
	}
	//Start the ADC with interrupts enabled
	if(HAL_ADC_Start_IT(&hadc3) != HAL_OK){
 80024da:	485a      	ldr	r0, [pc, #360]	; (8002644 <main+0x314>)
 80024dc:	f002 fabe 	bl	8004a5c <HAL_ADC_Start_IT>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d004      	beq.n	80024f0 <main+0x1c0>
		printf("Failed to start ADC with interrupt capability \r\n");
 80024e6:	4859      	ldr	r0, [pc, #356]	; (800264c <main+0x31c>)
 80024e8:	f018 fef8 	bl	801b2dc <puts>
	                Error_Handler();
 80024ec:	f000 ff54 	bl	8003398 <Error_Handler>
	}
	printf("ADC calibrated successfully and interrupt callback enabled \r\n");
 80024f0:	4857      	ldr	r0, [pc, #348]	; (8002650 <main+0x320>)
 80024f2:	f018 fef3 	bl	801b2dc <puts>
	/* Calculate the MW sweep settings
	 * Notes:
	 * Measure the period of a POP cycle *AFTER* the ADC has been initialised
	 * Calculate sweep settings after first POP calibration routine
	 */
	start_timer(SWEEP_TIMER); //reset SWEEP_TIMER and start counting
 80024f6:	4b57      	ldr	r3, [pc, #348]	; (8002654 <main+0x324>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f01a fe38 	bl	801d170 <__start_timer_veneer>
	start_POP_calibration(true);
 8002500:	2001      	movs	r0, #1
 8002502:	f01a fe49 	bl	801d198 <__start_POP_calibration_veneer>
	//loop here until period of POP cycle has been measured or 3s has elapsed
	//When correctly connected, POP cycle measurement should take 1.3s
	while (!POP_period_us && (check_timer(SWEEP_TIMER) < 3000000)) {
 8002506:	e001      	b.n	800250c <main+0x1dc>
		MW_update();
 8002508:	f01a fe42 	bl	801d190 <__MW_update_veneer>
	while (!POP_period_us && (check_timer(SWEEP_TIMER) < 3000000)) {
 800250c:	4b52      	ldr	r3, [pc, #328]	; (8002658 <main+0x328>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d108      	bne.n	8002526 <main+0x1f6>
 8002514:	4b4f      	ldr	r3, [pc, #316]	; (8002654 <main+0x324>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4618      	mov	r0, r3
 800251a:	f01a fe35 	bl	801d188 <__check_timer_veneer>
 800251e:	4603      	mov	r3, r0
 8002520:	4a4e      	ldr	r2, [pc, #312]	; (800265c <main+0x32c>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d9f0      	bls.n	8002508 <main+0x1d8>
//		printf("POP_period_us %lu, SWEEP_TIMER value %lu \r\n", POP_period_us, check_timer(SWEEP_TIMER));
	}
//	printf("Finished loop - POP_period_us %lu, SWEEP_TIMER value %lu \r\n", POP_period_us, check_timer(SWEEP_TIMER));
	stop_timer(SWEEP_TIMER); //stop SWEEP_TIMER
 8002526:	4b4b      	ldr	r3, [pc, #300]	; (8002654 <main+0x324>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4618      	mov	r0, r3
 800252c:	f01a fe24 	bl	801d178 <__stop_timer_veneer>
	if (!POP_period_us) {//if the calibration loop timed out
 8002530:	4b49      	ldr	r3, [pc, #292]	; (8002658 <main+0x328>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d102      	bne.n	800253e <main+0x20e>
		printf("WARNING - STM32 is not receiving a periodic sample from the FPGA \r\n");
 8002538:	4849      	ldr	r0, [pc, #292]	; (8002660 <main+0x330>)
 800253a:	f018 fecf 	bl	801b2dc <puts>
	}

//	initiate_MW_calibration_sweep(POP_period);
//	calc_fixed_time_MW_sweep(3035735122, 1000, 20, ADD_SCOPE_SYNC_TIME); //1.5kHz sweep, 20s re-centred
//	calc_fixed_time_MW_sweep(HYPERFINE + MW_DELTA, 10, 3600, ADD_SCOPE_SYNC_TIME); //10Hz sweep, 1hr
	calc_fixed_time_MW_sweep(HYPERFINE + MW_DELTA, 10000, 50, ADD_SCOPE_SYNC_TIME); //10kHz sweep, 50s
 800253e:	ed9f 6b2a 	vldr	d6, [pc, #168]	; 80025e8 <main+0x2b8>
 8002542:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 80025f0 <main+0x2c0>
 8002546:	ee36 7b07 	vadd.f64	d7, d6, d7
 800254a:	2000      	movs	r0, #0
 800254c:	ed9f 2b2a 	vldr	d2, [pc, #168]	; 80025f8 <main+0x2c8>
 8002550:	ed9f 1b2b 	vldr	d1, [pc, #172]	; 8002600 <main+0x2d0>
 8002554:	eeb0 0b47 	vmov.f64	d0, d7
 8002558:	f01a fe12 	bl	801d180 <__calc_fixed_time_MW_sweep_veneer>
//	last_pin_status = pin_status;

//	timer_delay(MW_TIMER, 7000);
//	timer_delay(MW_TIMER, 50000);

	telnet_client_init(); //initialise telnet client
 800255c:	f7ff fea6 	bl	80022ac <telnet_client_init>
	printf("Telnet client initialised\r\n");
 8002560:	4840      	ldr	r0, [pc, #256]	; (8002664 <main+0x334>)
 8002562:	f018 febb 	bl	801b2dc <puts>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	printf("Entering main while loop\r\n");
 8002566:	4840      	ldr	r0, [pc, #256]	; (8002668 <main+0x338>)
 8002568:	f018 feb8 	bl	801b2dc <puts>
//		if (pin_status != last_pin_status) {
//			printf("Blue button status: %u \r\n", pin_status);
//			last_pin_status = pin_status;
//		}

		blue_button_status = HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO_Port, BLUE_BUTTON_Pin);
 800256c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002570:	483e      	ldr	r0, [pc, #248]	; (800266c <main+0x33c>)
 8002572:	f005 fcef 	bl	8007f54 <HAL_GPIO_ReadPin>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	bf14      	ite	ne
 800257c:	2301      	movne	r3, #1
 800257e:	2300      	moveq	r3, #0
 8002580:	b2da      	uxtb	r2, r3
 8002582:	4b3b      	ldr	r3, [pc, #236]	; (8002670 <main+0x340>)
 8002584:	701a      	strb	r2, [r3, #0]
		if (blue_button_status) {// If blue button is pressed
 8002586:	4b3a      	ldr	r3, [pc, #232]	; (8002670 <main+0x340>)
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	b2db      	uxtb	r3, r3
 800258c:	2b00      	cmp	r3, #0
 800258e:	d020      	beq.n	80025d2 <main+0x2a2>
			printf("Blue button pressed....\r\n");
 8002590:	4838      	ldr	r0, [pc, #224]	; (8002674 <main+0x344>)
 8002592:	f018 fea3 	bl	801b2dc <puts>
			printf("Initialising comms with LDC501\r\n");
 8002596:	4838      	ldr	r0, [pc, #224]	; (8002678 <main+0x348>)
 8002598:	f018 fea0 	bl	801b2dc <puts>
			init_ldc_comms();
 800259c:	f01a fde4 	bl	801d168 <__init_ldc_comms_veneer>
//			} else {
//				printf("Initiating sweep.\r\n");
//				mw_sweep_started = true;
//				start_continuous_MW_sweep();
//			}
			while(blue_button_status) {//remain here polling button until it is released
 80025a0:	e012      	b.n	80025c8 <main+0x298>
				timer_delay(SLOW_TIMER, 100); //10ms delay
 80025a2:	4b36      	ldr	r3, [pc, #216]	; (800267c <main+0x34c>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2164      	movs	r1, #100	; 0x64
 80025a8:	4618      	mov	r0, r3
 80025aa:	f01a fdd9 	bl	801d160 <__timer_delay_veneer>
				blue_button_status = HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO_Port, BLUE_BUTTON_Pin);
 80025ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80025b2:	482e      	ldr	r0, [pc, #184]	; (800266c <main+0x33c>)
 80025b4:	f005 fcce 	bl	8007f54 <HAL_GPIO_ReadPin>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	bf14      	ite	ne
 80025be:	2301      	movne	r3, #1
 80025c0:	2300      	moveq	r3, #0
 80025c2:	b2da      	uxtb	r2, r3
 80025c4:	4b2a      	ldr	r3, [pc, #168]	; (8002670 <main+0x340>)
 80025c6:	701a      	strb	r2, [r3, #0]
			while(blue_button_status) {//remain here polling button until it is released
 80025c8:	4b29      	ldr	r3, [pc, #164]	; (8002670 <main+0x340>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d1e7      	bne.n	80025a2 <main+0x272>
			}
		}

		if (mw_sweep_started) {//won't execute until the first time the blue button is pressed
 80025d2:	4b2b      	ldr	r3, [pc, #172]	; (8002680 <main+0x350>)
 80025d4:	781b      	ldrb	r3, [r3, #0]
//			run_sweep();
//			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET); //turn off red LED
			//printf("Sweep complete.\r\n");
			//printf("LO2GAIN: 0x%x \r\n", MW_power);
		}
		MW_update();
 80025d6:	f01a fddb 	bl	801d190 <__MW_update_veneer>

	    /* Ethernet handling */
		ethernetif_input(&gnetif);
 80025da:	482a      	ldr	r0, [pc, #168]	; (8002684 <main+0x354>)
 80025dc:	f00d f8c4 	bl	800f768 <ethernetif_input>
		sys_check_timeouts();
 80025e0:	f015 fb64 	bl	8017cac <sys_check_timeouts>
		blue_button_status = HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO_Port, BLUE_BUTTON_Pin);
 80025e4:	e7c2      	b.n	800256c <main+0x23c>
 80025e6:	bf00      	nop
 80025e8:	6d600000 	.word	0x6d600000
 80025ec:	41e69e35 	.word	0x41e69e35
 80025f0:	00000000 	.word	0x00000000
 80025f4:	408f4000 	.word	0x408f4000
 80025f8:	00000000 	.word	0x00000000
 80025fc:	40490000 	.word	0x40490000
 8002600:	00000000 	.word	0x00000000
 8002604:	40c38800 	.word	0x40c38800
 8002608:	00001c20 	.word	0x00001c20
 800260c:	00000000 	.word	0x00000000
 8002610:	08000298 	.word	0x08000298
 8002614:	e000ed00 	.word	0xe000ed00
 8002618:	0801d648 	.word	0x0801d648
 800261c:	0801d64c 	.word	0x0801d64c
 8002620:	0801d668 	.word	0x0801d668
 8002624:	0801d694 	.word	0x0801d694
 8002628:	200004b4 	.word	0x200004b4
 800262c:	0801d6bc 	.word	0x0801d6bc
 8002630:	200003c4 	.word	0x200003c4
 8002634:	0801d6e0 	.word	0x0801d6e0
 8002638:	0801d6fc 	.word	0x0801d6fc
 800263c:	0801d71c 	.word	0x0801d71c
 8002640:	58020400 	.word	0x58020400
 8002644:	20000360 	.word	0x20000360
 8002648:	0801d730 	.word	0x0801d730
 800264c:	0801d74c 	.word	0x0801d74c
 8002650:	0801d77c 	.word	0x0801d77c
 8002654:	2000001c 	.word	0x2000001c
 8002658:	20000700 	.word	0x20000700
 800265c:	002dc6bf 	.word	0x002dc6bf
 8002660:	0801d7bc 	.word	0x0801d7bc
 8002664:	0801d800 	.word	0x0801d800
 8002668:	0801d81c 	.word	0x0801d81c
 800266c:	58020800 	.word	0x58020800
 8002670:	200006fd 	.word	0x200006fd
 8002674:	0801d838 	.word	0x0801d838
 8002678:	0801d854 	.word	0x0801d854
 800267c:	20000014 	.word	0x20000014
 8002680:	200006fc 	.word	0x200006fc
 8002684:	2000076c 	.word	0x2000076c

08002688 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b0a4      	sub	sp, #144	; 0x90
 800268c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800268e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002692:	224c      	movs	r2, #76	; 0x4c
 8002694:	2100      	movs	r1, #0
 8002696:	4618      	mov	r0, r3
 8002698:	f018 ff10 	bl	801b4bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800269c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026a0:	2220      	movs	r2, #32
 80026a2:	2100      	movs	r1, #0
 80026a4:	4618      	mov	r0, r3
 80026a6:	f018 ff09 	bl	801b4bc <memset>
  RCC_CRSInitTypeDef RCC_CRSInitStruct = {0};
 80026aa:	f107 030c 	add.w	r3, r7, #12
 80026ae:	2200      	movs	r2, #0
 80026b0:	601a      	str	r2, [r3, #0]
 80026b2:	605a      	str	r2, [r3, #4]
 80026b4:	609a      	str	r2, [r3, #8]
 80026b6:	60da      	str	r2, [r3, #12]
 80026b8:	611a      	str	r2, [r3, #16]
 80026ba:	615a      	str	r2, [r3, #20]

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80026bc:	2002      	movs	r0, #2
 80026be:	f007 fbcb 	bl	8009e58 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80026c2:	2300      	movs	r3, #0
 80026c4:	60bb      	str	r3, [r7, #8]
 80026c6:	4b4c      	ldr	r3, [pc, #304]	; (80027f8 <SystemClock_Config+0x170>)
 80026c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ca:	4a4b      	ldr	r2, [pc, #300]	; (80027f8 <SystemClock_Config+0x170>)
 80026cc:	f023 0301 	bic.w	r3, r3, #1
 80026d0:	62d3      	str	r3, [r2, #44]	; 0x2c
 80026d2:	4b49      	ldr	r3, [pc, #292]	; (80027f8 <SystemClock_Config+0x170>)
 80026d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d6:	f003 0301 	and.w	r3, r3, #1
 80026da:	60bb      	str	r3, [r7, #8]
 80026dc:	4b47      	ldr	r3, [pc, #284]	; (80027fc <SystemClock_Config+0x174>)
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	4a46      	ldr	r2, [pc, #280]	; (80027fc <SystemClock_Config+0x174>)
 80026e2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80026e6:	6193      	str	r3, [r2, #24]
 80026e8:	4b44      	ldr	r3, [pc, #272]	; (80027fc <SystemClock_Config+0x174>)
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80026f0:	60bb      	str	r3, [r7, #8]
 80026f2:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80026f4:	bf00      	nop
 80026f6:	4b41      	ldr	r3, [pc, #260]	; (80027fc <SystemClock_Config+0x174>)
 80026f8:	699b      	ldr	r3, [r3, #24]
 80026fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002702:	d1f8      	bne.n	80026f6 <SystemClock_Config+0x6e>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002704:	f007 fb98 	bl	8009e38 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002708:	f001 fdb4 	bl	8004274 <HAL_GetREVID>
 800270c:	4b3c      	ldr	r3, [pc, #240]	; (8002800 <SystemClock_Config+0x178>)
 800270e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002710:	4a3b      	ldr	r2, [pc, #236]	; (8002800 <SystemClock_Config+0x178>)
 8002712:	f023 0318 	bic.w	r3, r3, #24
 8002716:	6713      	str	r3, [r2, #112]	; 0x70

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE
 8002718:	2325      	movs	r3, #37	; 0x25
 800271a:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800271c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002720:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002722:	2301      	movs	r3, #1
 8002724:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002726:	2301      	movs	r3, #1
 8002728:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800272a:	2302      	movs	r3, #2
 800272c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800272e:	2302      	movs	r3, #2
 8002730:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002732:	2301      	movs	r3, #1
 8002734:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 80;
 8002736:	2350      	movs	r3, #80	; 0x50
 8002738:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = 2;
 800273a:	2302      	movs	r3, #2
 800273c:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800273e:	2304      	movs	r3, #4
 8002740:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002742:	2302      	movs	r3, #2
 8002744:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002748:	230c      	movs	r3, #12
 800274a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800274e:	2300      	movs	r3, #0
 8002750:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002754:	2300      	movs	r3, #0
 8002756:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800275a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800275e:	4618      	mov	r0, r3
 8002760:	f007 fbb4 	bl	8009ecc <HAL_RCC_OscConfig>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800276a:	f000 fe15 	bl	8003398 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800276e:	233f      	movs	r3, #63	; 0x3f
 8002770:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002772:	2303      	movs	r3, #3
 8002774:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002776:	2300      	movs	r3, #0
 8002778:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV4;
 800277a:	2309      	movs	r3, #9
 800277c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800277e:	2300      	movs	r3, #0
 8002780:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8002782:	2300      	movs	r3, #0
 8002784:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV16;
 8002786:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800278a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800278c:	2300      	movs	r3, #0
 800278e:	643b      	str	r3, [r7, #64]	; 0x40

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002790:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002794:	2101      	movs	r1, #1
 8002796:	4618      	mov	r0, r3
 8002798:	f007 fff2 	bl	800a780 <HAL_RCC_ClockConfig>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <SystemClock_Config+0x11e>
  {
    Error_Handler();
 80027a2:	f000 fdf9 	bl	8003398 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80027a6:	f008 f9a1 	bl	800aaec <HAL_RCC_EnableCSS>

  /** Enable the SYSCFG APB clock
  */
  __HAL_RCC_CRS_CLK_ENABLE();
 80027aa:	4b15      	ldr	r3, [pc, #84]	; (8002800 <SystemClock_Config+0x178>)
 80027ac:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80027b0:	4a13      	ldr	r2, [pc, #76]	; (8002800 <SystemClock_Config+0x178>)
 80027b2:	f043 0302 	orr.w	r3, r3, #2
 80027b6:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80027ba:	4b11      	ldr	r3, [pc, #68]	; (8002800 <SystemClock_Config+0x178>)
 80027bc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80027c0:	f003 0302 	and.w	r3, r3, #2
 80027c4:	607b      	str	r3, [r7, #4]
 80027c6:	687b      	ldr	r3, [r7, #4]

  /** Configures CRS
  */
  RCC_CRSInitStruct.Prescaler = RCC_CRS_SYNC_DIV1;
 80027c8:	2300      	movs	r3, #0
 80027ca:	60fb      	str	r3, [r7, #12]
  RCC_CRSInitStruct.Source = RCC_CRS_SYNC_SOURCE_LSE;
 80027cc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80027d0:	613b      	str	r3, [r7, #16]
  RCC_CRSInitStruct.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 80027d2:	2300      	movs	r3, #0
 80027d4:	617b      	str	r3, [r7, #20]
  RCC_CRSInitStruct.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,32768);
 80027d6:	f240 53b7 	movw	r3, #1463	; 0x5b7
 80027da:	61bb      	str	r3, [r7, #24]
  RCC_CRSInitStruct.ErrorLimitValue = 34;
 80027dc:	2322      	movs	r3, #34	; 0x22
 80027de:	61fb      	str	r3, [r7, #28]
  RCC_CRSInitStruct.HSI48CalibrationValue = 32;
 80027e0:	2320      	movs	r3, #32
 80027e2:	623b      	str	r3, [r7, #32]

  HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
 80027e4:	f107 030c 	add.w	r3, r7, #12
 80027e8:	4618      	mov	r0, r3
 80027ea:	f00a ff1b 	bl	800d624 <HAL_RCCEx_CRSConfig>
}
 80027ee:	bf00      	nop
 80027f0:	3790      	adds	r7, #144	; 0x90
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	58000400 	.word	0x58000400
 80027fc:	58024800 	.word	0x58024800
 8002800:	58024400 	.word	0x58024400

08002804 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b088      	sub	sp, #32
 8002808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800280a:	1d3b      	adds	r3, r7, #4
 800280c:	2200      	movs	r2, #0
 800280e:	601a      	str	r2, [r3, #0]
 8002810:	605a      	str	r2, [r3, #4]
 8002812:	609a      	str	r2, [r3, #8]
 8002814:	60da      	str	r2, [r3, #12]
 8002816:	611a      	str	r2, [r3, #16]
 8002818:	615a      	str	r2, [r3, #20]
 800281a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800281c:	4b28      	ldr	r3, [pc, #160]	; (80028c0 <MX_ADC3_Init+0xbc>)
 800281e:	4a29      	ldr	r2, [pc, #164]	; (80028c4 <MX_ADC3_Init+0xc0>)
 8002820:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 8002822:	4b27      	ldr	r3, [pc, #156]	; (80028c0 <MX_ADC3_Init+0xbc>)
 8002824:	2200      	movs	r2, #0
 8002826:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002828:	4b25      	ldr	r3, [pc, #148]	; (80028c0 <MX_ADC3_Init+0xbc>)
 800282a:	2200      	movs	r2, #0
 800282c:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800282e:	4b24      	ldr	r3, [pc, #144]	; (80028c0 <MX_ADC3_Init+0xbc>)
 8002830:	2204      	movs	r2, #4
 8002832:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8002834:	4b22      	ldr	r3, [pc, #136]	; (80028c0 <MX_ADC3_Init+0xbc>)
 8002836:	2200      	movs	r2, #0
 8002838:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800283a:	4b21      	ldr	r3, [pc, #132]	; (80028c0 <MX_ADC3_Init+0xbc>)
 800283c:	2200      	movs	r2, #0
 800283e:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 8002840:	4b1f      	ldr	r3, [pc, #124]	; (80028c0 <MX_ADC3_Init+0xbc>)
 8002842:	2201      	movs	r2, #1
 8002844:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002846:	4b1e      	ldr	r3, [pc, #120]	; (80028c0 <MX_ADC3_Init+0xbc>)
 8002848:	2200      	movs	r2, #0
 800284a:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_EXT_IT11;
 800284c:	4b1c      	ldr	r3, [pc, #112]	; (80028c0 <MX_ADC3_Init+0xbc>)
 800284e:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8002852:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002854:	4b1a      	ldr	r3, [pc, #104]	; (80028c0 <MX_ADC3_Init+0xbc>)
 8002856:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800285a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800285c:	4b18      	ldr	r3, [pc, #96]	; (80028c0 <MX_ADC3_Init+0xbc>)
 800285e:	2200      	movs	r2, #0
 8002860:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002862:	4b17      	ldr	r3, [pc, #92]	; (80028c0 <MX_ADC3_Init+0xbc>)
 8002864:	2200      	movs	r2, #0
 8002866:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002868:	4b15      	ldr	r3, [pc, #84]	; (80028c0 <MX_ADC3_Init+0xbc>)
 800286a:	2200      	movs	r2, #0
 800286c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 800286e:	4b14      	ldr	r3, [pc, #80]	; (80028c0 <MX_ADC3_Init+0xbc>)
 8002870:	2200      	movs	r2, #0
 8002872:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8002876:	4812      	ldr	r0, [pc, #72]	; (80028c0 <MX_ADC3_Init+0xbc>)
 8002878:	f001 ff4e 	bl	8004718 <HAL_ADC_Init>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d001      	beq.n	8002886 <MX_ADC3_Init+0x82>
  {
    Error_Handler();
 8002882:	f000 fd89 	bl	8003398 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002886:	2301      	movs	r3, #1
 8002888:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800288a:	2306      	movs	r3, #6
 800288c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800288e:	2300      	movs	r3, #0
 8002890:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002892:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8002896:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002898:	2304      	movs	r3, #4
 800289a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800289c:	2300      	movs	r3, #0
 800289e:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80028a0:	2300      	movs	r3, #0
 80028a2:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80028a4:	1d3b      	adds	r3, r7, #4
 80028a6:	4619      	mov	r1, r3
 80028a8:	4805      	ldr	r0, [pc, #20]	; (80028c0 <MX_ADC3_Init+0xbc>)
 80028aa:	f002 fc71 	bl	8005190 <HAL_ADC_ConfigChannel>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d001      	beq.n	80028b8 <MX_ADC3_Init+0xb4>
  {
    Error_Handler();
 80028b4:	f000 fd70 	bl	8003398 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80028b8:	bf00      	nop
 80028ba:	3720      	adds	r7, #32
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	20000360 	.word	0x20000360
 80028c4:	58026000 	.word	0x58026000

080028c8 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b08a      	sub	sp, #40	; 0x28
 80028cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80028ce:	1d3b      	adds	r3, r7, #4
 80028d0:	2224      	movs	r2, #36	; 0x24
 80028d2:	2100      	movs	r1, #0
 80028d4:	4618      	mov	r0, r3
 80028d6:	f018 fdf1 	bl	801b4bc <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80028da:	4b12      	ldr	r3, [pc, #72]	; (8002924 <MX_DAC1_Init+0x5c>)
 80028dc:	4a12      	ldr	r2, [pc, #72]	; (8002928 <MX_DAC1_Init+0x60>)
 80028de:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80028e0:	4810      	ldr	r0, [pc, #64]	; (8002924 <MX_DAC1_Init+0x5c>)
 80028e2:	f003 fbef 	bl	80060c4 <HAL_DAC_Init>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80028ec:	f000 fd54 	bl	8003398 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80028f0:	2300      	movs	r3, #0
 80028f2:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80028f4:	2300      	movs	r3, #0
 80028f6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80028f8:	2300      	movs	r3, #0
 80028fa:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80028fc:	2301      	movs	r3, #1
 80028fe:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002900:	2300      	movs	r3, #0
 8002902:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002904:	1d3b      	adds	r3, r7, #4
 8002906:	2200      	movs	r2, #0
 8002908:	4619      	mov	r1, r3
 800290a:	4806      	ldr	r0, [pc, #24]	; (8002924 <MX_DAC1_Init+0x5c>)
 800290c:	f003 fc74 	bl	80061f8 <HAL_DAC_ConfigChannel>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8002916:	f000 fd3f 	bl	8003398 <Error_Handler>
//    Error_Handler();
//  }

  /* USER CODE END DAC1_Init 2 */

}
 800291a:	bf00      	nop
 800291c:	3728      	adds	r7, #40	; 0x28
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	200003c4 	.word	0x200003c4
 8002928:	40007400 	.word	0x40007400

0800292c <MX_HRTIM_Init>:
  * @brief HRTIM Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM_Init(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b0a4      	sub	sp, #144	; 0x90
 8002930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM_Init 0 */

  /* USER CODE END HRTIM_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8002932:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002936:	2200      	movs	r2, #0
 8002938:	601a      	str	r2, [r3, #0]
 800293a:	605a      	str	r2, [r3, #4]
 800293c:	609a      	str	r2, [r3, #8]
 800293e:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8002940:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002944:	2254      	movs	r2, #84	; 0x54
 8002946:	2100      	movs	r1, #0
 8002948:	4618      	mov	r0, r3
 800294a:	f018 fdb7 	bl	801b4bc <memset>
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 800294e:	f107 0320 	add.w	r3, r7, #32
 8002952:	2200      	movs	r2, #0
 8002954:	601a      	str	r2, [r3, #0]
 8002956:	605a      	str	r2, [r3, #4]
 8002958:	609a      	str	r2, [r3, #8]
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 800295a:	463b      	mov	r3, r7
 800295c:	2220      	movs	r2, #32
 800295e:	2100      	movs	r1, #0
 8002960:	4618      	mov	r0, r3
 8002962:	f018 fdab 	bl	801b4bc <memset>

  /* USER CODE BEGIN HRTIM_Init 1 */

  /* USER CODE END HRTIM_Init 1 */
  hhrtim.Instance = HRTIM1;
 8002966:	4b98      	ldr	r3, [pc, #608]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 8002968:	4a98      	ldr	r2, [pc, #608]	; (8002bcc <MX_HRTIM_Init+0x2a0>)
 800296a:	601a      	str	r2, [r3, #0]
  hhrtim.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 800296c:	4b96      	ldr	r3, [pc, #600]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 800296e:	2200      	movs	r2, #0
 8002970:	605a      	str	r2, [r3, #4]
  hhrtim.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 8002972:	4b95      	ldr	r3, [pc, #596]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 8002974:	2200      	movs	r2, #0
 8002976:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim) != HAL_OK)
 8002978:	4893      	ldr	r0, [pc, #588]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 800297a:	f005 fb5b 	bl	8008034 <HAL_HRTIM_Init>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <MX_HRTIM_Init+0x5c>
  {
    Error_Handler();
 8002984:	f000 fd08 	bl	8003398 <Error_Handler>
  }
  pTimeBaseCfg.Period = PUMP_WIDTH+(2*MICROWAVE_DELAY)+(2*MICROWAVE_WIDTH)+RAMSEY_TIME+PROBE_WIDTH+POP_CYCLE_DELAY;
 8002988:	f24c 2318 	movw	r3, #49688	; 0xc218
 800298c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8002990:	2300      	movs	r3, #0
 8002992:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_DIV4;
 8002996:	2307      	movs	r3, #7
 8002998:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 800299c:	2308      	movs	r3, #8
 800299e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 80029a2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80029a6:	461a      	mov	r2, r3
 80029a8:	2100      	movs	r1, #0
 80029aa:	4887      	ldr	r0, [pc, #540]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 80029ac:	f005 fc12 	bl	80081d4 <HAL_HRTIM_TimeBaseConfig>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <MX_HRTIM_Init+0x8e>
  {
    Error_Handler();
 80029b6:	f000 fcef 	bl	8003398 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_CMP3|HRTIM_TIM_IT_REP;
 80029ba:	2314      	movs	r3, #20
 80029bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 80029be:	2300      	movs	r3, #0
 80029c0:	633b      	str	r3, [r7, #48]	; 0x30
  pTimerCfg.DMASrcAddress = 0x0000;
 80029c2:	2300      	movs	r3, #0
 80029c4:	637b      	str	r3, [r7, #52]	; 0x34
  pTimerCfg.DMADstAddress = 0x0000;
 80029c6:	2300      	movs	r3, #0
 80029c8:	63bb      	str	r3, [r7, #56]	; 0x38
  pTimerCfg.DMASize = 0x1;
 80029ca:	2301      	movs	r3, #1
 80029cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 80029ce:	2300      	movs	r3, #0
 80029d0:	643b      	str	r3, [r7, #64]	; 0x40
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 80029d2:	2300      	movs	r3, #0
 80029d4:	647b      	str	r3, [r7, #68]	; 0x44
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 80029d6:	2300      	movs	r3, #0
 80029d8:	64bb      	str	r3, [r7, #72]	; 0x48
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 80029da:	2300      	movs	r3, #0
 80029dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 80029de:	2300      	movs	r3, #0
 80029e0:	653b      	str	r3, [r7, #80]	; 0x50
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 80029e2:	2300      	movs	r3, #0
 80029e4:	657b      	str	r3, [r7, #84]	; 0x54
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 80029e6:	2300      	movs	r3, #0
 80029e8:	65bb      	str	r3, [r7, #88]	; 0x58
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 80029ea:	2300      	movs	r3, #0
 80029ec:	65fb      	str	r3, [r7, #92]	; 0x5c
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 80029ee:	2300      	movs	r3, #0
 80029f0:	663b      	str	r3, [r7, #96]	; 0x60
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 80029f2:	2300      	movs	r3, #0
 80029f4:	667b      	str	r3, [r7, #100]	; 0x64
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 80029f6:	2300      	movs	r3, #0
 80029f8:	66bb      	str	r3, [r7, #104]	; 0x68
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 80029fa:	2300      	movs	r3, #0
 80029fc:	66fb      	str	r3, [r7, #108]	; 0x6c
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 80029fe:	2300      	movs	r3, #0
 8002a00:	673b      	str	r3, [r7, #112]	; 0x70
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8002a02:	2300      	movs	r3, #0
 8002a04:	677b      	str	r3, [r7, #116]	; 0x74
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 8002a06:	2300      	movs	r3, #0
 8002a08:	67bb      	str	r3, [r7, #120]	; 0x78
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 8002a0e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a12:	461a      	mov	r2, r3
 8002a14:	2100      	movs	r1, #0
 8002a16:	486c      	ldr	r0, [pc, #432]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 8002a18:	f005 fc04 	bl	8008224 <HAL_HRTIM_WaveformTimerConfig>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <MX_HRTIM_Init+0xfa>
  {
    Error_Handler();
 8002a22:	f000 fcb9 	bl	8003398 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_CMP2|HRTIM_TIM_IT_CMP3;
 8002a26:	2306      	movs	r3, #6
 8002a28:	62fb      	str	r3, [r7, #44]	; 0x2c
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	673b      	str	r3, [r7, #112]	; 0x70
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, &pTimerCfg) != HAL_OK)
 8002a2e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a32:	461a      	mov	r2, r3
 8002a34:	2104      	movs	r1, #4
 8002a36:	4864      	ldr	r0, [pc, #400]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 8002a38:	f005 fbf4 	bl	8008224 <HAL_HRTIM_WaveformTimerConfig>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d001      	beq.n	8002a46 <MX_HRTIM_Init+0x11a>
  {
    Error_Handler();
 8002a42:	f000 fca9 	bl	8003398 <Error_Handler>
  }
  pCompareCfg.CompareValue = PUMP_WIDTH;
 8002a46:	f240 631b 	movw	r3, #1563	; 0x61b
 8002a4a:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8002a4c:	f107 0320 	add.w	r3, r7, #32
 8002a50:	2201      	movs	r2, #1
 8002a52:	2100      	movs	r1, #0
 8002a54:	485c      	ldr	r0, [pc, #368]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 8002a56:	f005 fc57 	bl	8008308 <HAL_HRTIM_WaveformCompareConfig>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d001      	beq.n	8002a64 <MX_HRTIM_Init+0x138>
  {
    Error_Handler();
 8002a60:	f000 fc9a 	bl	8003398 <Error_Handler>
  }
  pCompareCfg.CompareValue = PUMP_WIDTH+(2*MICROWAVE_DELAY)+(2*MICROWAVE_WIDTH)+RAMSEY_TIME;
 8002a64:	f244 5395 	movw	r3, #17813	; 0x4595
 8002a68:	623b      	str	r3, [r7, #32]
  pCompareCfg.AutoDelayedMode = HRTIM_AUTODELAYEDMODE_REGULAR;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	627b      	str	r3, [r7, #36]	; 0x24
  pCompareCfg.AutoDelayedTimeout = 0x0000;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	62bb      	str	r3, [r7, #40]	; 0x28

  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 8002a72:	f107 0320 	add.w	r3, r7, #32
 8002a76:	2202      	movs	r2, #2
 8002a78:	2100      	movs	r1, #0
 8002a7a:	4853      	ldr	r0, [pc, #332]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 8002a7c:	f005 fc44 	bl	8008308 <HAL_HRTIM_WaveformCompareConfig>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <MX_HRTIM_Init+0x15e>
  {
    Error_Handler();
 8002a86:	f000 fc87 	bl	8003398 <Error_Handler>
  }
  pCompareCfg.CompareValue = PUMP_WIDTH+MICROWAVE_DELAY+MICROWAVE_WIDTH;
 8002a8a:	f640 536e 	movw	r3, #3438	; 0xd6e
 8002a8e:	623b      	str	r3, [r7, #32]

  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 8002a90:	f107 0320 	add.w	r3, r7, #32
 8002a94:	2202      	movs	r2, #2
 8002a96:	2104      	movs	r1, #4
 8002a98:	484b      	ldr	r0, [pc, #300]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 8002a9a:	f005 fc35 	bl	8008308 <HAL_HRTIM_WaveformCompareConfig>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <MX_HRTIM_Init+0x17c>
  {
    Error_Handler();
 8002aa4:	f000 fc78 	bl	8003398 <Error_Handler>
  }
  pCompareCfg.CompareValue = PUMP_WIDTH+(2*MICROWAVE_DELAY)+(2*MICROWAVE_WIDTH)+RAMSEY_TIME+PROBE_WIDTH;
 8002aa8:	f644 0306 	movw	r3, #18438	; 0x4806
 8002aac:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_3, &pCompareCfg) != HAL_OK)
 8002aae:	f107 0320 	add.w	r3, r7, #32
 8002ab2:	2204      	movs	r2, #4
 8002ab4:	2100      	movs	r1, #0
 8002ab6:	4844      	ldr	r0, [pc, #272]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 8002ab8:	f005 fc26 	bl	8008308 <HAL_HRTIM_WaveformCompareConfig>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <MX_HRTIM_Init+0x19a>
  {
    Error_Handler();
 8002ac2:	f000 fc69 	bl	8003398 <Error_Handler>
  }
  pCompareCfg.CompareValue = PUMP_WIDTH+MICROWAVE_DELAY+MICROWAVE_WIDTH+RAMSEY_TIME+MICROWAVE_WIDTH;
 8002ac6:	f244 435d 	movw	r3, #17501	; 0x445d
 8002aca:	623b      	str	r3, [r7, #32]

  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_4, &pCompareCfg) != HAL_OK)
 8002acc:	f107 0320 	add.w	r3, r7, #32
 8002ad0:	2208      	movs	r2, #8
 8002ad2:	2104      	movs	r1, #4
 8002ad4:	483c      	ldr	r0, [pc, #240]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 8002ad6:	f005 fc17 	bl	8008308 <HAL_HRTIM_WaveformCompareConfig>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <MX_HRTIM_Init+0x1b8>
  {
    Error_Handler();
 8002ae0:	f000 fc5a 	bl	8003398 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_LOW;
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	603b      	str	r3, [r7, #0]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMCMP1|HRTIM_OUTPUTSET_TIMCMP3;
 8002ae8:	2328      	movs	r3, #40	; 0x28
 8002aea:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP2|HRTIM_OUTPUTRESET_TIMPER;
 8002aec:	2314      	movs	r3, #20
 8002aee:	60bb      	str	r3, [r7, #8]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8002af0:	2300      	movs	r3, #0
 8002af2:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_ACTIVE;
 8002af4:	2308      	movs	r3, #8
 8002af6:	613b      	str	r3, [r7, #16]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8002af8:	2300      	movs	r3, #0
 8002afa:	617b      	str	r3, [r7, #20]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8002afc:	2300      	movs	r3, #0
 8002afe:	61bb      	str	r3, [r7, #24]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8002b00:	2300      	movs	r3, #0
 8002b02:	61fb      	str	r3, [r7, #28]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8002b04:	463b      	mov	r3, r7
 8002b06:	2201      	movs	r2, #1
 8002b08:	2100      	movs	r1, #0
 8002b0a:	482f      	ldr	r0, [pc, #188]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 8002b0c:	f005 fd6a 	bl	80085e4 <HAL_HRTIM_WaveformOutputConfig>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d001      	beq.n	8002b1a <MX_HRTIM_Init+0x1ee>
  {
    Error_Handler();
 8002b16:	f000 fc3f 	bl	8003398 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	603b      	str	r3, [r7, #0]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP2|HRTIM_OUTPUTRESET_TIMCMP4;
 8002b1e:	2350      	movs	r3, #80	; 0x50
 8002b20:	60bb      	str	r3, [r7, #8]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8002b22:	2300      	movs	r3, #0
 8002b24:	613b      	str	r3, [r7, #16]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, &pOutputCfg) != HAL_OK)
 8002b26:	463b      	mov	r3, r7
 8002b28:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b2c:	2104      	movs	r1, #4
 8002b2e:	4826      	ldr	r0, [pc, #152]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 8002b30:	f005 fd58 	bl	80085e4 <HAL_HRTIM_WaveformOutputConfig>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <MX_HRTIM_Init+0x212>
  {
    Error_Handler();
 8002b3a:	f000 fc2d 	bl	8003398 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_LOW;
 8002b3e:	2302      	movs	r3, #2
 8002b40:	603b      	str	r3, [r7, #0]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMCMP3;
 8002b42:	2320      	movs	r3, #32
 8002b44:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP2;
 8002b46:	2310      	movs	r3, #16
 8002b48:	60bb      	str	r3, [r7, #8]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_ACTIVE;
 8002b4a:	2308      	movs	r3, #8
 8002b4c:	613b      	str	r3, [r7, #16]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 8002b4e:	463b      	mov	r3, r7
 8002b50:	2202      	movs	r2, #2
 8002b52:	2100      	movs	r1, #0
 8002b54:	481c      	ldr	r0, [pc, #112]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 8002b56:	f005 fd45 	bl	80085e4 <HAL_HRTIM_WaveformOutputConfig>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <MX_HRTIM_Init+0x238>
  {
    Error_Handler();
 8002b60:	f000 fc1a 	bl	8003398 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 8002b64:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002b68:	461a      	mov	r2, r3
 8002b6a:	2104      	movs	r1, #4
 8002b6c:	4816      	ldr	r0, [pc, #88]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 8002b6e:	f005 fb31 	bl	80081d4 <HAL_HRTIM_TimeBaseConfig>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d001      	beq.n	8002b7c <MX_HRTIM_Init+0x250>
  {
    Error_Handler();
 8002b78:	f000 fc0e 	bl	8003398 <Error_Handler>
  }
  pCompareCfg.CompareValue = PUMP_WIDTH+MICROWAVE_DELAY;
 8002b7c:	f240 7353 	movw	r3, #1875	; 0x753
 8002b80:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8002b82:	f107 0320 	add.w	r3, r7, #32
 8002b86:	2201      	movs	r2, #1
 8002b88:	2104      	movs	r1, #4
 8002b8a:	480f      	ldr	r0, [pc, #60]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 8002b8c:	f005 fbbc 	bl	8008308 <HAL_HRTIM_WaveformCompareConfig>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d001      	beq.n	8002b9a <MX_HRTIM_Init+0x26e>
  {
    Error_Handler();
 8002b96:	f000 fbff 	bl	8003398 <Error_Handler>
  }
  pCompareCfg.CompareValue = PUMP_WIDTH+MICROWAVE_DELAY+MICROWAVE_WIDTH+RAMSEY_TIME;
 8002b9a:	f643 6342 	movw	r3, #15938	; 0x3e42
 8002b9e:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_3, &pCompareCfg) != HAL_OK)
 8002ba0:	f107 0320 	add.w	r3, r7, #32
 8002ba4:	2204      	movs	r2, #4
 8002ba6:	2104      	movs	r1, #4
 8002ba8:	4807      	ldr	r0, [pc, #28]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 8002baa:	f005 fbad 	bl	8008308 <HAL_HRTIM_WaveformCompareConfig>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <MX_HRTIM_Init+0x28c>
  {
    Error_Handler();
 8002bb4:	f000 fbf0 	bl	8003398 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM_Init 2 */

  /* USER CODE END HRTIM_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim);
 8002bb8:	4803      	ldr	r0, [pc, #12]	; (8002bc8 <MX_HRTIM_Init+0x29c>)
 8002bba:	f000 fd2f 	bl	800361c <HAL_HRTIM_MspPostInit>

}
 8002bbe:	bf00      	nop
 8002bc0:	3790      	adds	r7, #144	; 0x90
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	200003d8 	.word	0x200003d8
 8002bcc:	40017400 	.word	0x40017400

08002bd0 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8002bd4:	4b13      	ldr	r3, [pc, #76]	; (8002c24 <MX_LPTIM1_Init+0x54>)
 8002bd6:	4a14      	ldr	r2, [pc, #80]	; (8002c28 <MX_LPTIM1_Init+0x58>)
 8002bd8:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8002bda:	4b12      	ldr	r3, [pc, #72]	; (8002c24 <MX_LPTIM1_Init+0x54>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV32;
 8002be0:	4b10      	ldr	r3, [pc, #64]	; (8002c24 <MX_LPTIM1_Init+0x54>)
 8002be2:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8002be6:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8002be8:	4b0e      	ldr	r3, [pc, #56]	; (8002c24 <MX_LPTIM1_Init+0x54>)
 8002bea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002bee:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8002bf0:	4b0c      	ldr	r3, [pc, #48]	; (8002c24 <MX_LPTIM1_Init+0x54>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8002bf6:	4b0b      	ldr	r3, [pc, #44]	; (8002c24 <MX_LPTIM1_Init+0x54>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8002bfc:	4b09      	ldr	r3, [pc, #36]	; (8002c24 <MX_LPTIM1_Init+0x54>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8002c02:	4b08      	ldr	r3, [pc, #32]	; (8002c24 <MX_LPTIM1_Init+0x54>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8002c08:	4b06      	ldr	r3, [pc, #24]	; (8002c24 <MX_LPTIM1_Init+0x54>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8002c0e:	4805      	ldr	r0, [pc, #20]	; (8002c24 <MX_LPTIM1_Init+0x54>)
 8002c10:	f006 fd14 	bl	800963c <HAL_LPTIM_Init>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d001      	beq.n	8002c1e <MX_LPTIM1_Init+0x4e>
  {
    Error_Handler();
 8002c1a:	f000 fbbd 	bl	8003398 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8002c1e:	bf00      	nop
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	200004b4 	.word	0x200004b4
 8002c28:	40002400 	.word	0x40002400

08002c2c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b088      	sub	sp, #32
 8002c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c32:	f107 0310 	add.w	r3, r7, #16
 8002c36:	2200      	movs	r2, #0
 8002c38:	601a      	str	r2, [r3, #0]
 8002c3a:	605a      	str	r2, [r3, #4]
 8002c3c:	609a      	str	r2, [r3, #8]
 8002c3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c40:	1d3b      	adds	r3, r7, #4
 8002c42:	2200      	movs	r2, #0
 8002c44:	601a      	str	r2, [r3, #0]
 8002c46:	605a      	str	r2, [r3, #4]
 8002c48:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002c4a:	4b20      	ldr	r3, [pc, #128]	; (8002ccc <MX_TIM1_Init+0xa0>)
 8002c4c:	4a20      	ldr	r2, [pc, #128]	; (8002cd0 <MX_TIM1_Init+0xa4>)
 8002c4e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1249;
 8002c50:	4b1e      	ldr	r3, [pc, #120]	; (8002ccc <MX_TIM1_Init+0xa0>)
 8002c52:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8002c56:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c58:	4b1c      	ldr	r3, [pc, #112]	; (8002ccc <MX_TIM1_Init+0xa0>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002c5e:	4b1b      	ldr	r3, [pc, #108]	; (8002ccc <MX_TIM1_Init+0xa0>)
 8002c60:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c64:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c66:	4b19      	ldr	r3, [pc, #100]	; (8002ccc <MX_TIM1_Init+0xa0>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002c6c:	4b17      	ldr	r3, [pc, #92]	; (8002ccc <MX_TIM1_Init+0xa0>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c72:	4b16      	ldr	r3, [pc, #88]	; (8002ccc <MX_TIM1_Init+0xa0>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002c78:	4814      	ldr	r0, [pc, #80]	; (8002ccc <MX_TIM1_Init+0xa0>)
 8002c7a:	f00a fe8d 	bl	800d998 <HAL_TIM_Base_Init>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d001      	beq.n	8002c88 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8002c84:	f000 fb88 	bl	8003398 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c8c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002c8e:	f107 0310 	add.w	r3, r7, #16
 8002c92:	4619      	mov	r1, r3
 8002c94:	480d      	ldr	r0, [pc, #52]	; (8002ccc <MX_TIM1_Init+0xa0>)
 8002c96:	f00a fed7 	bl	800da48 <HAL_TIM_ConfigClockSource>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d001      	beq.n	8002ca4 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002ca0:	f000 fb7a 	bl	8003398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cac:	2300      	movs	r3, #0
 8002cae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002cb0:	1d3b      	adds	r3, r7, #4
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	4805      	ldr	r0, [pc, #20]	; (8002ccc <MX_TIM1_Init+0xa0>)
 8002cb6:	f00b f8f7 	bl	800dea8 <HAL_TIMEx_MasterConfigSynchronization>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d001      	beq.n	8002cc4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002cc0:	f000 fb6a 	bl	8003398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002cc4:	bf00      	nop
 8002cc6:	3720      	adds	r7, #32
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	200004ec 	.word	0x200004ec
 8002cd0:	40010000 	.word	0x40010000

08002cd4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b088      	sub	sp, #32
 8002cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cda:	f107 0310 	add.w	r3, r7, #16
 8002cde:	2200      	movs	r2, #0
 8002ce0:	601a      	str	r2, [r3, #0]
 8002ce2:	605a      	str	r2, [r3, #4]
 8002ce4:	609a      	str	r2, [r3, #8]
 8002ce6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ce8:	1d3b      	adds	r3, r7, #4
 8002cea:	2200      	movs	r2, #0
 8002cec:	601a      	str	r2, [r3, #0]
 8002cee:	605a      	str	r2, [r3, #4]
 8002cf0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002cf2:	4b1e      	ldr	r3, [pc, #120]	; (8002d6c <MX_TIM2_Init+0x98>)
 8002cf4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002cf8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 124;
 8002cfa:	4b1c      	ldr	r3, [pc, #112]	; (8002d6c <MX_TIM2_Init+0x98>)
 8002cfc:	227c      	movs	r2, #124	; 0x7c
 8002cfe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d00:	4b1a      	ldr	r3, [pc, #104]	; (8002d6c <MX_TIM2_Init+0x98>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002d06:	4b19      	ldr	r3, [pc, #100]	; (8002d6c <MX_TIM2_Init+0x98>)
 8002d08:	f04f 32ff 	mov.w	r2, #4294967295
 8002d0c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d0e:	4b17      	ldr	r3, [pc, #92]	; (8002d6c <MX_TIM2_Init+0x98>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d14:	4b15      	ldr	r3, [pc, #84]	; (8002d6c <MX_TIM2_Init+0x98>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002d1a:	4814      	ldr	r0, [pc, #80]	; (8002d6c <MX_TIM2_Init+0x98>)
 8002d1c:	f00a fe3c 	bl	800d998 <HAL_TIM_Base_Init>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d001      	beq.n	8002d2a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002d26:	f000 fb37 	bl	8003398 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d2e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002d30:	f107 0310 	add.w	r3, r7, #16
 8002d34:	4619      	mov	r1, r3
 8002d36:	480d      	ldr	r0, [pc, #52]	; (8002d6c <MX_TIM2_Init+0x98>)
 8002d38:	f00a fe86 	bl	800da48 <HAL_TIM_ConfigClockSource>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002d42:	f000 fb29 	bl	8003398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d46:	2300      	movs	r3, #0
 8002d48:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d4e:	1d3b      	adds	r3, r7, #4
 8002d50:	4619      	mov	r1, r3
 8002d52:	4806      	ldr	r0, [pc, #24]	; (8002d6c <MX_TIM2_Init+0x98>)
 8002d54:	f00b f8a8 	bl	800dea8 <HAL_TIMEx_MasterConfigSynchronization>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002d5e:	f000 fb1b 	bl	8003398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002d62:	bf00      	nop
 8002d64:	3720      	adds	r7, #32
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	20000538 	.word	0x20000538

08002d70 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b088      	sub	sp, #32
 8002d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d76:	f107 0310 	add.w	r3, r7, #16
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	601a      	str	r2, [r3, #0]
 8002d7e:	605a      	str	r2, [r3, #4]
 8002d80:	609a      	str	r2, [r3, #8]
 8002d82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d84:	1d3b      	adds	r3, r7, #4
 8002d86:	2200      	movs	r2, #0
 8002d88:	601a      	str	r2, [r3, #0]
 8002d8a:	605a      	str	r2, [r3, #4]
 8002d8c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d8e:	4b1d      	ldr	r3, [pc, #116]	; (8002e04 <MX_TIM3_Init+0x94>)
 8002d90:	4a1d      	ldr	r2, [pc, #116]	; (8002e08 <MX_TIM3_Init+0x98>)
 8002d92:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 124;
 8002d94:	4b1b      	ldr	r3, [pc, #108]	; (8002e04 <MX_TIM3_Init+0x94>)
 8002d96:	227c      	movs	r2, #124	; 0x7c
 8002d98:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d9a:	4b1a      	ldr	r3, [pc, #104]	; (8002e04 <MX_TIM3_Init+0x94>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002da0:	4b18      	ldr	r3, [pc, #96]	; (8002e04 <MX_TIM3_Init+0x94>)
 8002da2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002da6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002da8:	4b16      	ldr	r3, [pc, #88]	; (8002e04 <MX_TIM3_Init+0x94>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dae:	4b15      	ldr	r3, [pc, #84]	; (8002e04 <MX_TIM3_Init+0x94>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002db4:	4813      	ldr	r0, [pc, #76]	; (8002e04 <MX_TIM3_Init+0x94>)
 8002db6:	f00a fdef 	bl	800d998 <HAL_TIM_Base_Init>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002dc0:	f000 faea 	bl	8003398 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002dc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002dc8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002dca:	f107 0310 	add.w	r3, r7, #16
 8002dce:	4619      	mov	r1, r3
 8002dd0:	480c      	ldr	r0, [pc, #48]	; (8002e04 <MX_TIM3_Init+0x94>)
 8002dd2:	f00a fe39 	bl	800da48 <HAL_TIM_ConfigClockSource>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002ddc:	f000 fadc 	bl	8003398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002de0:	2300      	movs	r3, #0
 8002de2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002de4:	2300      	movs	r3, #0
 8002de6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002de8:	1d3b      	adds	r3, r7, #4
 8002dea:	4619      	mov	r1, r3
 8002dec:	4805      	ldr	r0, [pc, #20]	; (8002e04 <MX_TIM3_Init+0x94>)
 8002dee:	f00b f85b 	bl	800dea8 <HAL_TIMEx_MasterConfigSynchronization>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d001      	beq.n	8002dfc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002df8:	f000 face 	bl	8003398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002dfc:	bf00      	nop
 8002dfe:	3720      	adds	r7, #32
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	20000584 	.word	0x20000584
 8002e08:	40000400 	.word	0x40000400

08002e0c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b088      	sub	sp, #32
 8002e10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e12:	f107 0310 	add.w	r3, r7, #16
 8002e16:	2200      	movs	r2, #0
 8002e18:	601a      	str	r2, [r3, #0]
 8002e1a:	605a      	str	r2, [r3, #4]
 8002e1c:	609a      	str	r2, [r3, #8]
 8002e1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e20:	1d3b      	adds	r3, r7, #4
 8002e22:	2200      	movs	r2, #0
 8002e24:	601a      	str	r2, [r3, #0]
 8002e26:	605a      	str	r2, [r3, #4]
 8002e28:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002e2a:	4b1e      	ldr	r3, [pc, #120]	; (8002ea4 <MX_TIM4_Init+0x98>)
 8002e2c:	4a1e      	ldr	r2, [pc, #120]	; (8002ea8 <MX_TIM4_Init+0x9c>)
 8002e2e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 62499;
 8002e30:	4b1c      	ldr	r3, [pc, #112]	; (8002ea4 <MX_TIM4_Init+0x98>)
 8002e32:	f24f 4223 	movw	r2, #62499	; 0xf423
 8002e36:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e38:	4b1a      	ldr	r3, [pc, #104]	; (8002ea4 <MX_TIM4_Init+0x98>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002e3e:	4b19      	ldr	r3, [pc, #100]	; (8002ea4 <MX_TIM4_Init+0x98>)
 8002e40:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002e44:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e46:	4b17      	ldr	r3, [pc, #92]	; (8002ea4 <MX_TIM4_Init+0x98>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e4c:	4b15      	ldr	r3, [pc, #84]	; (8002ea4 <MX_TIM4_Init+0x98>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002e52:	4814      	ldr	r0, [pc, #80]	; (8002ea4 <MX_TIM4_Init+0x98>)
 8002e54:	f00a fda0 	bl	800d998 <HAL_TIM_Base_Init>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8002e5e:	f000 fa9b 	bl	8003398 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e66:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002e68:	f107 0310 	add.w	r3, r7, #16
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	480d      	ldr	r0, [pc, #52]	; (8002ea4 <MX_TIM4_Init+0x98>)
 8002e70:	f00a fdea 	bl	800da48 <HAL_TIM_ConfigClockSource>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d001      	beq.n	8002e7e <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8002e7a:	f000 fa8d 	bl	8003398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e82:	2300      	movs	r3, #0
 8002e84:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002e86:	1d3b      	adds	r3, r7, #4
 8002e88:	4619      	mov	r1, r3
 8002e8a:	4806      	ldr	r0, [pc, #24]	; (8002ea4 <MX_TIM4_Init+0x98>)
 8002e8c:	f00b f80c 	bl	800dea8 <HAL_TIMEx_MasterConfigSynchronization>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d001      	beq.n	8002e9a <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8002e96:	f000 fa7f 	bl	8003398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002e9a:	bf00      	nop
 8002e9c:	3720      	adds	r7, #32
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	200005d0 	.word	0x200005d0
 8002ea8:	40000800 	.word	0x40000800

08002eac <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b088      	sub	sp, #32
 8002eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002eb2:	f107 0310 	add.w	r3, r7, #16
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	601a      	str	r2, [r3, #0]
 8002eba:	605a      	str	r2, [r3, #4]
 8002ebc:	609a      	str	r2, [r3, #8]
 8002ebe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ec0:	1d3b      	adds	r3, r7, #4
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	601a      	str	r2, [r3, #0]
 8002ec6:	605a      	str	r2, [r3, #4]
 8002ec8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002eca:	4b1d      	ldr	r3, [pc, #116]	; (8002f40 <MX_TIM5_Init+0x94>)
 8002ecc:	4a1d      	ldr	r2, [pc, #116]	; (8002f44 <MX_TIM5_Init+0x98>)
 8002ece:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 124;
 8002ed0:	4b1b      	ldr	r3, [pc, #108]	; (8002f40 <MX_TIM5_Init+0x94>)
 8002ed2:	227c      	movs	r2, #124	; 0x7c
 8002ed4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ed6:	4b1a      	ldr	r3, [pc, #104]	; (8002f40 <MX_TIM5_Init+0x94>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002edc:	4b18      	ldr	r3, [pc, #96]	; (8002f40 <MX_TIM5_Init+0x94>)
 8002ede:	f04f 32ff 	mov.w	r2, #4294967295
 8002ee2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ee4:	4b16      	ldr	r3, [pc, #88]	; (8002f40 <MX_TIM5_Init+0x94>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002eea:	4b15      	ldr	r3, [pc, #84]	; (8002f40 <MX_TIM5_Init+0x94>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002ef0:	4813      	ldr	r0, [pc, #76]	; (8002f40 <MX_TIM5_Init+0x94>)
 8002ef2:	f00a fd51 	bl	800d998 <HAL_TIM_Base_Init>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d001      	beq.n	8002f00 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002efc:	f000 fa4c 	bl	8003398 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f04:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002f06:	f107 0310 	add.w	r3, r7, #16
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	480c      	ldr	r0, [pc, #48]	; (8002f40 <MX_TIM5_Init+0x94>)
 8002f0e:	f00a fd9b 	bl	800da48 <HAL_TIM_ConfigClockSource>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d001      	beq.n	8002f1c <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8002f18:	f000 fa3e 	bl	8003398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f20:	2300      	movs	r3, #0
 8002f22:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002f24:	1d3b      	adds	r3, r7, #4
 8002f26:	4619      	mov	r1, r3
 8002f28:	4805      	ldr	r0, [pc, #20]	; (8002f40 <MX_TIM5_Init+0x94>)
 8002f2a:	f00a ffbd 	bl	800dea8 <HAL_TIMEx_MasterConfigSynchronization>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d001      	beq.n	8002f38 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8002f34:	f000 fa30 	bl	8003398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002f38:	bf00      	nop
 8002f3a:	3720      	adds	r7, #32
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	2000061c 	.word	0x2000061c
 8002f44:	40000c00 	.word	0x40000c00

08002f48 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002f4c:	4b22      	ldr	r3, [pc, #136]	; (8002fd8 <MX_USART3_UART_Init+0x90>)
 8002f4e:	4a23      	ldr	r2, [pc, #140]	; (8002fdc <MX_USART3_UART_Init+0x94>)
 8002f50:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 1000000;
 8002f52:	4b21      	ldr	r3, [pc, #132]	; (8002fd8 <MX_USART3_UART_Init+0x90>)
 8002f54:	4a22      	ldr	r2, [pc, #136]	; (8002fe0 <MX_USART3_UART_Init+0x98>)
 8002f56:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002f58:	4b1f      	ldr	r3, [pc, #124]	; (8002fd8 <MX_USART3_UART_Init+0x90>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002f5e:	4b1e      	ldr	r3, [pc, #120]	; (8002fd8 <MX_USART3_UART_Init+0x90>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002f64:	4b1c      	ldr	r3, [pc, #112]	; (8002fd8 <MX_USART3_UART_Init+0x90>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002f6a:	4b1b      	ldr	r3, [pc, #108]	; (8002fd8 <MX_USART3_UART_Init+0x90>)
 8002f6c:	220c      	movs	r2, #12
 8002f6e:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f70:	4b19      	ldr	r3, [pc, #100]	; (8002fd8 <MX_USART3_UART_Init+0x90>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f76:	4b18      	ldr	r3, [pc, #96]	; (8002fd8 <MX_USART3_UART_Init+0x90>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f7c:	4b16      	ldr	r3, [pc, #88]	; (8002fd8 <MX_USART3_UART_Init+0x90>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f82:	4b15      	ldr	r3, [pc, #84]	; (8002fd8 <MX_USART3_UART_Init+0x90>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f88:	4b13      	ldr	r3, [pc, #76]	; (8002fd8 <MX_USART3_UART_Init+0x90>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002f8e:	4812      	ldr	r0, [pc, #72]	; (8002fd8 <MX_USART3_UART_Init+0x90>)
 8002f90:	f00b f818 	bl	800dfc4 <HAL_UART_Init>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d001      	beq.n	8002f9e <MX_USART3_UART_Init+0x56>
  {
    Error_Handler();
 8002f9a:	f000 f9fd 	bl	8003398 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f9e:	2100      	movs	r1, #0
 8002fa0:	480d      	ldr	r0, [pc, #52]	; (8002fd8 <MX_USART3_UART_Init+0x90>)
 8002fa2:	f00c f8a8 	bl	800f0f6 <HAL_UARTEx_SetTxFifoThreshold>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <MX_USART3_UART_Init+0x68>
  {
    Error_Handler();
 8002fac:	f000 f9f4 	bl	8003398 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002fb0:	2100      	movs	r1, #0
 8002fb2:	4809      	ldr	r0, [pc, #36]	; (8002fd8 <MX_USART3_UART_Init+0x90>)
 8002fb4:	f00c f8dd 	bl	800f172 <HAL_UARTEx_SetRxFifoThreshold>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d001      	beq.n	8002fc2 <MX_USART3_UART_Init+0x7a>
  {
    Error_Handler();
 8002fbe:	f000 f9eb 	bl	8003398 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002fc2:	4805      	ldr	r0, [pc, #20]	; (8002fd8 <MX_USART3_UART_Init+0x90>)
 8002fc4:	f00c f85e 	bl	800f084 <HAL_UARTEx_DisableFifoMode>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <MX_USART3_UART_Init+0x8a>
  {
    Error_Handler();
 8002fce:	f000 f9e3 	bl	8003398 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002fd2:	bf00      	nop
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	20000668 	.word	0x20000668
 8002fdc:	40004800 	.word	0x40004800
 8002fe0:	000f4240 	.word	0x000f4240

08002fe4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b08e      	sub	sp, #56	; 0x38
 8002fe8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fee:	2200      	movs	r2, #0
 8002ff0:	601a      	str	r2, [r3, #0]
 8002ff2:	605a      	str	r2, [r3, #4]
 8002ff4:	609a      	str	r2, [r3, #8]
 8002ff6:	60da      	str	r2, [r3, #12]
 8002ff8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ffa:	4ba0      	ldr	r3, [pc, #640]	; (800327c <MX_GPIO_Init+0x298>)
 8002ffc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003000:	4a9e      	ldr	r2, [pc, #632]	; (800327c <MX_GPIO_Init+0x298>)
 8003002:	f043 0310 	orr.w	r3, r3, #16
 8003006:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800300a:	4b9c      	ldr	r3, [pc, #624]	; (800327c <MX_GPIO_Init+0x298>)
 800300c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003010:	f003 0310 	and.w	r3, r3, #16
 8003014:	623b      	str	r3, [r7, #32]
 8003016:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003018:	4b98      	ldr	r3, [pc, #608]	; (800327c <MX_GPIO_Init+0x298>)
 800301a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800301e:	4a97      	ldr	r2, [pc, #604]	; (800327c <MX_GPIO_Init+0x298>)
 8003020:	f043 0304 	orr.w	r3, r3, #4
 8003024:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003028:	4b94      	ldr	r3, [pc, #592]	; (800327c <MX_GPIO_Init+0x298>)
 800302a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800302e:	f003 0304 	and.w	r3, r3, #4
 8003032:	61fb      	str	r3, [r7, #28]
 8003034:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003036:	4b91      	ldr	r3, [pc, #580]	; (800327c <MX_GPIO_Init+0x298>)
 8003038:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800303c:	4a8f      	ldr	r2, [pc, #572]	; (800327c <MX_GPIO_Init+0x298>)
 800303e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003042:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003046:	4b8d      	ldr	r3, [pc, #564]	; (800327c <MX_GPIO_Init+0x298>)
 8003048:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800304c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003050:	61bb      	str	r3, [r7, #24]
 8003052:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003054:	4b89      	ldr	r3, [pc, #548]	; (800327c <MX_GPIO_Init+0x298>)
 8003056:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800305a:	4a88      	ldr	r2, [pc, #544]	; (800327c <MX_GPIO_Init+0x298>)
 800305c:	f043 0301 	orr.w	r3, r3, #1
 8003060:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003064:	4b85      	ldr	r3, [pc, #532]	; (800327c <MX_GPIO_Init+0x298>)
 8003066:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800306a:	f003 0301 	and.w	r3, r3, #1
 800306e:	617b      	str	r3, [r7, #20]
 8003070:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003072:	4b82      	ldr	r3, [pc, #520]	; (800327c <MX_GPIO_Init+0x298>)
 8003074:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003078:	4a80      	ldr	r2, [pc, #512]	; (800327c <MX_GPIO_Init+0x298>)
 800307a:	f043 0302 	orr.w	r3, r3, #2
 800307e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003082:	4b7e      	ldr	r3, [pc, #504]	; (800327c <MX_GPIO_Init+0x298>)
 8003084:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003088:	f003 0302 	and.w	r3, r3, #2
 800308c:	613b      	str	r3, [r7, #16]
 800308e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003090:	4b7a      	ldr	r3, [pc, #488]	; (800327c <MX_GPIO_Init+0x298>)
 8003092:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003096:	4a79      	ldr	r2, [pc, #484]	; (800327c <MX_GPIO_Init+0x298>)
 8003098:	f043 0320 	orr.w	r3, r3, #32
 800309c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80030a0:	4b76      	ldr	r3, [pc, #472]	; (800327c <MX_GPIO_Init+0x298>)
 80030a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80030a6:	f003 0320 	and.w	r3, r3, #32
 80030aa:	60fb      	str	r3, [r7, #12]
 80030ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80030ae:	4b73      	ldr	r3, [pc, #460]	; (800327c <MX_GPIO_Init+0x298>)
 80030b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80030b4:	4a71      	ldr	r2, [pc, #452]	; (800327c <MX_GPIO_Init+0x298>)
 80030b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030ba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80030be:	4b6f      	ldr	r3, [pc, #444]	; (800327c <MX_GPIO_Init+0x298>)
 80030c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80030c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030c8:	60bb      	str	r3, [r7, #8]
 80030ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80030cc:	4b6b      	ldr	r3, [pc, #428]	; (800327c <MX_GPIO_Init+0x298>)
 80030ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80030d2:	4a6a      	ldr	r2, [pc, #424]	; (800327c <MX_GPIO_Init+0x298>)
 80030d4:	f043 0308 	orr.w	r3, r3, #8
 80030d8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80030dc:	4b67      	ldr	r3, [pc, #412]	; (800327c <MX_GPIO_Init+0x298>)
 80030de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80030e2:	f003 0308 	and.w	r3, r3, #8
 80030e6:	607b      	str	r3, [r7, #4]
 80030e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ATT_4_Pin|ATT_8_Pin|ATT_16_Pin, GPIO_PIN_SET);
 80030ea:	2201      	movs	r2, #1
 80030ec:	2134      	movs	r1, #52	; 0x34
 80030ee:	4864      	ldr	r0, [pc, #400]	; (8003280 <MX_GPIO_Init+0x29c>)
 80030f0:	f004 ff48 	bl	8007f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|MW_INVALID_Pin|LASER_TUNING_Pin|LD3_Pin
 80030f4:	2200      	movs	r2, #0
 80030f6:	f245 1103 	movw	r1, #20739	; 0x5103
 80030fa:	4862      	ldr	r0, [pc, #392]	; (8003284 <MX_GPIO_Init+0x2a0>)
 80030fc:	f004 ff42 	bl	8007f84 <HAL_GPIO_WritePin>
                          |SPARE_OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_RESET);
 8003100:	2200      	movs	r2, #0
 8003102:	2101      	movs	r1, #1
 8003104:	4860      	ldr	r0, [pc, #384]	; (8003288 <MX_GPIO_Init+0x2a4>)
 8003106:	f004 ff3d 	bl	8007f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 800310a:	2200      	movs	r2, #0
 800310c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003110:	485e      	ldr	r0, [pc, #376]	; (800328c <MX_GPIO_Init+0x2a8>)
 8003112:	f004 ff37 	bl	8007f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SCLK_Pin|MOSI_Pin|REG_EN_Pin, GPIO_PIN_RESET);
 8003116:	2200      	movs	r2, #0
 8003118:	f44f 5198 	mov.w	r1, #4864	; 0x1300
 800311c:	485c      	ldr	r0, [pc, #368]	; (8003290 <MX_GPIO_Init+0x2ac>)
 800311e:	f004 ff31 	bl	8007f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, GPIO_PIN_SET);
 8003122:	2201      	movs	r2, #1
 8003124:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003128:	4859      	ldr	r0, [pc, #356]	; (8003290 <MX_GPIO_Init+0x2ac>)
 800312a:	f004 ff2b 	bl	8007f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ATT_2_Pin|ATT_1_Pin|ATT_05_Pin|ATT_025_Pin
 800312e:	2201      	movs	r2, #1
 8003130:	21f8      	movs	r1, #248	; 0xf8
 8003132:	4856      	ldr	r0, [pc, #344]	; (800328c <MX_GPIO_Init+0x2a8>)
 8003134:	f004 ff26 	bl	8007f84 <HAL_GPIO_WritePin>
                          |ATT_LE_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003138:	2200      	movs	r2, #0
 800313a:	2102      	movs	r1, #2
 800313c:	4850      	ldr	r0, [pc, #320]	; (8003280 <MX_GPIO_Init+0x29c>)
 800313e:	f004 ff21 	bl	8007f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ATT_4_Pin ATT_8_Pin ATT_16_Pin LD2_Pin */
  GPIO_InitStruct.Pin = ATT_4_Pin|ATT_8_Pin|ATT_16_Pin|LD2_Pin;
 8003142:	2336      	movs	r3, #54	; 0x36
 8003144:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003146:	2301      	movs	r3, #1
 8003148:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314a:	2300      	movs	r3, #0
 800314c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800314e:	2300      	movs	r3, #0
 8003150:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003152:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003156:	4619      	mov	r1, r3
 8003158:	4849      	ldr	r0, [pc, #292]	; (8003280 <MX_GPIO_Init+0x29c>)
 800315a:	f004 fd4b 	bl	8007bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLUE_BUTTON_Pin */
  GPIO_InitStruct.Pin = BLUE_BUTTON_Pin;
 800315e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003162:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003164:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003168:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316a:	2300      	movs	r3, #0
 800316c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BLUE_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800316e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003172:	4619      	mov	r1, r3
 8003174:	4846      	ldr	r0, [pc, #280]	; (8003290 <MX_GPIO_Init+0x2ac>)
 8003176:	f004 fd3d 	bl	8007bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin MW_INVALID_Pin LASER_TUNING_Pin LD3_Pin
                           SPARE_OUT_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|MW_INVALID_Pin|LASER_TUNING_Pin|LD3_Pin
 800317a:	f245 1303 	movw	r3, #20739	; 0x5103
 800317e:	627b      	str	r3, [r7, #36]	; 0x24
                          |SPARE_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003180:	2301      	movs	r3, #1
 8003182:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003184:	2300      	movs	r3, #0
 8003186:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003188:	2300      	movs	r3, #0
 800318a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800318c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003190:	4619      	mov	r1, r3
 8003192:	483c      	ldr	r0, [pc, #240]	; (8003284 <MX_GPIO_Init+0x2a0>)
 8003194:	f004 fd2e 	bl	8007bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003198:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800319c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800319e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80031a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a4:	2300      	movs	r3, #0
 80031a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80031a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031ac:	4619      	mov	r1, r3
 80031ae:	4839      	ldr	r0, [pc, #228]	; (8003294 <MX_GPIO_Init+0x2b0>)
 80031b0:	f004 fd20 	bl	8007bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SCOPE_TRIG_OUT_Pin */
  GPIO_InitStruct.Pin = SCOPE_TRIG_OUT_Pin;
 80031b4:	2301      	movs	r3, #1
 80031b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031b8:	2301      	movs	r3, #1
 80031ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031bc:	2300      	movs	r3, #0
 80031be:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031c0:	2300      	movs	r3, #0
 80031c2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SCOPE_TRIG_OUT_GPIO_Port, &GPIO_InitStruct);
 80031c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031c8:	4619      	mov	r1, r3
 80031ca:	482f      	ldr	r0, [pc, #188]	; (8003288 <MX_GPIO_Init+0x2a4>)
 80031cc:	f004 fd12 	bl	8007bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin ATT_2_Pin ATT_1_Pin ATT_05_Pin
                           ATT_025_Pin ATT_LE_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|ATT_2_Pin|ATT_1_Pin|ATT_05_Pin
 80031d0:	f44f 639f 	mov.w	r3, #1272	; 0x4f8
 80031d4:	627b      	str	r3, [r7, #36]	; 0x24
                          |ATT_025_Pin|ATT_LE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031d6:	2301      	movs	r3, #1
 80031d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031da:	2300      	movs	r3, #0
 80031dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031de:	2300      	movs	r3, #0
 80031e0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031e6:	4619      	mov	r1, r3
 80031e8:	4828      	ldr	r0, [pc, #160]	; (800328c <MX_GPIO_Init+0x2a8>)
 80031ea:	f004 fd03 	bl	8007bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 80031ee:	2380      	movs	r3, #128	; 0x80
 80031f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80031f2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80031f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f8:	2300      	movs	r3, #0
 80031fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 80031fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003200:	4619      	mov	r1, r3
 8003202:	4821      	ldr	r0, [pc, #132]	; (8003288 <MX_GPIO_Init+0x2a4>)
 8003204:	f004 fcf6 	bl	8007bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SCLK_Pin MOSI_Pin SEN_Pin REG_EN_Pin */
  GPIO_InitStruct.Pin = SCLK_Pin|MOSI_Pin|SEN_Pin|REG_EN_Pin;
 8003208:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 800320c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800320e:	2301      	movs	r3, #1
 8003210:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003212:	2302      	movs	r3, #2
 8003214:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003216:	2300      	movs	r3, #0
 8003218:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800321a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800321e:	4619      	mov	r1, r3
 8003220:	481b      	ldr	r0, [pc, #108]	; (8003290 <MX_GPIO_Init+0x2ac>)
 8003222:	f004 fce7 	bl	8007bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8003226:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800322a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800322c:	2302      	movs	r3, #2
 800322e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003230:	2300      	movs	r3, #0
 8003232:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003234:	2300      	movs	r3, #0
 8003236:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8003238:	230a      	movs	r3, #10
 800323a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800323c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003240:	4619      	mov	r1, r3
 8003242:	4815      	ldr	r0, [pc, #84]	; (8003298 <MX_GPIO_Init+0x2b4>)
 8003244:	f004 fcd6 	bl	8007bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MISO_Pin */
  GPIO_InitStruct.Pin = MISO_Pin;
 8003248:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800324c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800324e:	2300      	movs	r3, #0
 8003250:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003252:	2300      	movs	r3, #0
 8003254:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MISO_GPIO_Port, &GPIO_InitStruct);
 8003256:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800325a:	4619      	mov	r1, r3
 800325c:	480c      	ldr	r0, [pc, #48]	; (8003290 <MX_GPIO_Init+0x2ac>)
 800325e:	f004 fcc9 	bl	8007bf4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003262:	2200      	movs	r2, #0
 8003264:	2100      	movs	r1, #0
 8003266:	2028      	movs	r0, #40	; 0x28
 8003268:	f002 fe7b 	bl	8005f62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800326c:	2028      	movs	r0, #40	; 0x28
 800326e:	f002 fe92 	bl	8005f96 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003272:	bf00      	nop
 8003274:	3738      	adds	r7, #56	; 0x38
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	58024400 	.word	0x58024400
 8003280:	58021000 	.word	0x58021000
 8003284:	58020400 	.word	0x58020400
 8003288:	58021800 	.word	0x58021800
 800328c:	58020c00 	.word	0x58020c00
 8003290:	58020800 	.word	0x58020800
 8003294:	58021400 	.word	0x58021400
 8003298:	58020000 	.word	0x58020000

0800329c <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  adc_val = HAL_ADC_GetValue(&hadc3);
 80032a4:	480e      	ldr	r0, [pc, #56]	; (80032e0 <HAL_ADC_ConvCpltCallback+0x44>)
 80032a6:	f001 fd17 	bl	8004cd8 <HAL_ADC_GetValue>
 80032aa:	4603      	mov	r3, r0
 80032ac:	4a0d      	ldr	r2, [pc, #52]	; (80032e4 <HAL_ADC_ConvCpltCallback+0x48>)
 80032ae:	6013      	str	r3, [r2, #0]
  //printf("ADC value: %lu \r\n", adc_val);
  dac_val = adc_val >> 4;
 80032b0:	4b0c      	ldr	r3, [pc, #48]	; (80032e4 <HAL_ADC_ConvCpltCallback+0x48>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	091b      	lsrs	r3, r3, #4
 80032b6:	4a0c      	ldr	r2, [pc, #48]	; (80032e8 <HAL_ADC_ConvCpltCallback+0x4c>)
 80032b8:	6013      	str	r3, [r2, #0]
  sample_count++;
 80032ba:	4b0c      	ldr	r3, [pc, #48]	; (80032ec <HAL_ADC_ConvCpltCallback+0x50>)
 80032bc:	881b      	ldrh	r3, [r3, #0]
 80032be:	b29b      	uxth	r3, r3
 80032c0:	3301      	adds	r3, #1
 80032c2:	b29a      	uxth	r2, r3
 80032c4:	4b09      	ldr	r3, [pc, #36]	; (80032ec <HAL_ADC_ConvCpltCallback+0x50>)
 80032c6:	801a      	strh	r2, [r3, #0]
	  printf("ADC reading: %lu, max: %lu, min: %lu \r\n", adc_val, adc_max, adc_min);
  }
  //printf("ADC reading: %lu, max: %lu, min: %lu \r\n", adc_val, adc_max, adc_min);
#endif //QUANTIFY_ADC_NOISE
  //printf("ADC value: %lu, DAC value: %lu \r\n", adc_val, dac_val);
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_val);
 80032c8:	4b07      	ldr	r3, [pc, #28]	; (80032e8 <HAL_ADC_ConvCpltCallback+0x4c>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2200      	movs	r2, #0
 80032ce:	2100      	movs	r1, #0
 80032d0:	4807      	ldr	r0, [pc, #28]	; (80032f0 <HAL_ADC_ConvCpltCallback+0x54>)
 80032d2:	f002 ff6b 	bl	80061ac <HAL_DAC_SetValue>
  //HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2048);
}
 80032d6:	bf00      	nop
 80032d8:	3708      	adds	r7, #8
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	20000360 	.word	0x20000360
 80032e4:	20000704 	.word	0x20000704
 80032e8:	20000708 	.word	0x20000708
 80032ec:	200006fe 	.word	0x200006fe
 80032f0:	200003c4 	.word	0x200003c4

080032f4 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80032fa:	463b      	mov	r3, r7
 80032fc:	2200      	movs	r2, #0
 80032fe:	601a      	str	r2, [r3, #0]
 8003300:	605a      	str	r2, [r3, #4]
 8003302:	609a      	str	r2, [r3, #8]
 8003304:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8003306:	f002 fe61 	bl	8005fcc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800330a:	2301      	movs	r3, #1
 800330c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800330e:	2300      	movs	r3, #0
 8003310:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8003312:	2300      	movs	r3, #0
 8003314:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8003316:	231f      	movs	r3, #31
 8003318:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800331a:	2387      	movs	r3, #135	; 0x87
 800331c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800331e:	2300      	movs	r3, #0
 8003320:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8003322:	2300      	movs	r3, #0
 8003324:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8003326:	2301      	movs	r3, #1
 8003328:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800332a:	2301      	movs	r3, #1
 800332c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800332e:	2300      	movs	r3, #0
 8003330:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8003332:	2300      	movs	r3, #0
 8003334:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8003336:	463b      	mov	r3, r7
 8003338:	4618      	mov	r0, r3
 800333a:	f002 fe7f 	bl	800603c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 800333e:	2301      	movs	r3, #1
 8003340:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30020000;
 8003342:	4b13      	ldr	r3, [pc, #76]	; (8003390 <MPU_Config+0x9c>)
 8003344:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 8003346:	2310      	movs	r3, #16
 8003348:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 800334a:	2300      	movs	r3, #0
 800334c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 800334e:	2301      	movs	r3, #1
 8003350:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8003352:	2303      	movs	r3, #3
 8003354:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8003356:	2300      	movs	r3, #0
 8003358:	737b      	strb	r3, [r7, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800335a:	463b      	mov	r3, r7
 800335c:	4618      	mov	r0, r3
 800335e:	f002 fe6d 	bl	800603c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8003362:	2302      	movs	r3, #2
 8003364:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 8003366:	4b0b      	ldr	r3, [pc, #44]	; (8003394 <MPU_Config+0xa0>)
 8003368:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
 800336a:	2308      	movs	r3, #8
 800336c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800336e:	2300      	movs	r3, #0
 8003370:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8003372:	2301      	movs	r3, #1
 8003374:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8003376:	2301      	movs	r3, #1
 8003378:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800337a:	463b      	mov	r3, r7
 800337c:	4618      	mov	r0, r3
 800337e:	f002 fe5d 	bl	800603c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8003382:	2004      	movs	r0, #4
 8003384:	f002 fe3a 	bl	8005ffc <HAL_MPU_Enable>

}
 8003388:	bf00      	nop
 800338a:	3710      	adds	r7, #16
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}
 8003390:	30020000 	.word	0x30020000
 8003394:	30040000 	.word	0x30040000

08003398 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800339c:	b672      	cpsid	i
}
 800339e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	__disable_irq();

	printf("Error handler routine called\r\n");
 80033a0:	4810      	ldr	r0, [pc, #64]	; (80033e4 <Error_Handler+0x4c>)
 80033a2:	f017 ff9b 	bl	801b2dc <puts>

	/* Disable the AOM */
	HAL_HRTIM_WaveformOutputStop(&hhrtim, HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2 | HRTIM_OUTPUT_TE1);
 80033a6:	f240 1103 	movw	r1, #259	; 0x103
 80033aa:	480f      	ldr	r0, [pc, #60]	; (80033e8 <Error_Handler+0x50>)
 80033ac:	f005 f978 	bl	80086a0 <HAL_HRTIM_WaveformOutputStop>
	HAL_HRTIM_WaveformCounterStop_IT(&hhrtim, HRTIM_TIMERID_TIMER_A | HRTIM_TIMERID_TIMER_E);
 80033b0:	f44f 1108 	mov.w	r1, #2228224	; 0x220000
 80033b4:	480c      	ldr	r0, [pc, #48]	; (80033e8 <Error_Handler+0x50>)
 80033b6:	f005 fa11 	bl	80087dc <HAL_HRTIM_WaveformCountStop_IT>

	/* Power down the synthesiser */
	HAL_GPIO_WritePin(REG_EN_GPIO_Port, REG_EN_Pin, 0);
 80033ba:	2200      	movs	r2, #0
 80033bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80033c0:	480a      	ldr	r0, [pc, #40]	; (80033ec <Error_Handler+0x54>)
 80033c2:	f004 fddf 	bl	8007f84 <HAL_GPIO_WritePin>

	while (1) {
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin); //toggle red LED
 80033c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80033ca:	4809      	ldr	r0, [pc, #36]	; (80033f0 <Error_Handler+0x58>)
 80033cc:	f004 fdf3 	bl	8007fb6 <HAL_GPIO_TogglePin>
		timer_delay(SLOW_TIMER, ERROR_LED_DELAY);
 80033d0:	4b08      	ldr	r3, [pc, #32]	; (80033f4 <Error_Handler+0x5c>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80033d8:	4611      	mov	r1, r2
 80033da:	4618      	mov	r0, r3
 80033dc:	f019 fec0 	bl	801d160 <__timer_delay_veneer>
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin); //toggle red LED
 80033e0:	e7f1      	b.n	80033c6 <Error_Handler+0x2e>
 80033e2:	bf00      	nop
 80033e4:	0801d874 	.word	0x0801d874
 80033e8:	200003d8 	.word	0x200003d8
 80033ec:	58020800 	.word	0x58020800
 80033f0:	58020400 	.word	0x58020400
 80033f4:	20000014 	.word	0x20000014

080033f8 <HAL_MspInit>:
void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *hhrtim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033fe:	4b0a      	ldr	r3, [pc, #40]	; (8003428 <HAL_MspInit+0x30>)
 8003400:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003404:	4a08      	ldr	r2, [pc, #32]	; (8003428 <HAL_MspInit+0x30>)
 8003406:	f043 0302 	orr.w	r3, r3, #2
 800340a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800340e:	4b06      	ldr	r3, [pc, #24]	; (8003428 <HAL_MspInit+0x30>)
 8003410:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003414:	f003 0302 	and.w	r3, r3, #2
 8003418:	607b      	str	r3, [r7, #4]
 800341a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800341c:	bf00      	nop
 800341e:	370c      	adds	r7, #12
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr
 8003428:	58024400 	.word	0x58024400

0800342c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b0b4      	sub	sp, #208	; 0xd0
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003434:	f107 0310 	add.w	r3, r7, #16
 8003438:	22c0      	movs	r2, #192	; 0xc0
 800343a:	2100      	movs	r1, #0
 800343c:	4618      	mov	r0, r3
 800343e:	f018 f83d 	bl	801b4bc <memset>
  if(hadc->Instance==ADC3)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a2b      	ldr	r2, [pc, #172]	; (80034f4 <HAL_ADC_MspInit+0xc8>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d14e      	bne.n	80034ea <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800344c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003450:	f04f 0300 	mov.w	r3, #0
 8003454:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8003458:	2301      	movs	r3, #1
 800345a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 19;
 800345c:	2313      	movs	r3, #19
 800345e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 79;
 8003460:	234f      	movs	r3, #79	; 0x4f
 8003462:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8003464:	2302      	movs	r3, #2
 8003466:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8003468:	2302      	movs	r3, #2
 800346a:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800346c:	23c0      	movs	r3, #192	; 0xc0
 800346e:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8003470:	2320      	movs	r3, #32
 8003472:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8003474:	2300      	movs	r3, #0
 8003476:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8003478:	2300      	movs	r3, #0
 800347a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800347e:	f107 0310 	add.w	r3, r7, #16
 8003482:	4618      	mov	r0, r3
 8003484:	f007 fd34 	bl	800aef0 <HAL_RCCEx_PeriphCLKConfig>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d001      	beq.n	8003492 <HAL_ADC_MspInit+0x66>
    {
      Error_Handler();
 800348e:	f7ff ff83 	bl	8003398 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003492:	4b19      	ldr	r3, [pc, #100]	; (80034f8 <HAL_ADC_MspInit+0xcc>)
 8003494:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003498:	4a17      	ldr	r2, [pc, #92]	; (80034f8 <HAL_ADC_MspInit+0xcc>)
 800349a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800349e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80034a2:	4b15      	ldr	r3, [pc, #84]	; (80034f8 <HAL_ADC_MspInit+0xcc>)
 80034a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034ac:	60fb      	str	r3, [r7, #12]
 80034ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034b0:	4b11      	ldr	r3, [pc, #68]	; (80034f8 <HAL_ADC_MspInit+0xcc>)
 80034b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034b6:	4a10      	ldr	r2, [pc, #64]	; (80034f8 <HAL_ADC_MspInit+0xcc>)
 80034b8:	f043 0304 	orr.w	r3, r3, #4
 80034bc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80034c0:	4b0d      	ldr	r3, [pc, #52]	; (80034f8 <HAL_ADC_MspInit+0xcc>)
 80034c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034c6:	f003 0304 	and.w	r3, r3, #4
 80034ca:	60bb      	str	r3, [r7, #8]
 80034cc:	68bb      	ldr	r3, [r7, #8]
    /**ADC3 GPIO Configuration
    PC2_C     ------> ADC3_INP0
    */
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 80034ce:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 80034d2:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80034d6:	f000 feed 	bl	80042b4 <HAL_SYSCFG_AnalogSwitchConfig>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 80034da:	2200      	movs	r2, #0
 80034dc:	2100      	movs	r1, #0
 80034de:	207f      	movs	r0, #127	; 0x7f
 80034e0:	f002 fd3f 	bl	8005f62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 80034e4:	207f      	movs	r0, #127	; 0x7f
 80034e6:	f002 fd56 	bl	8005f96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80034ea:	bf00      	nop
 80034ec:	37d0      	adds	r7, #208	; 0xd0
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	58026000 	.word	0x58026000
 80034f8:	58024400 	.word	0x58024400

080034fc <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b08a      	sub	sp, #40	; 0x28
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003504:	f107 0314 	add.w	r3, r7, #20
 8003508:	2200      	movs	r2, #0
 800350a:	601a      	str	r2, [r3, #0]
 800350c:	605a      	str	r2, [r3, #4]
 800350e:	609a      	str	r2, [r3, #8]
 8003510:	60da      	str	r2, [r3, #12]
 8003512:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a18      	ldr	r2, [pc, #96]	; (800357c <HAL_DAC_MspInit+0x80>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d129      	bne.n	8003572 <HAL_DAC_MspInit+0x76>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 800351e:	4b18      	ldr	r3, [pc, #96]	; (8003580 <HAL_DAC_MspInit+0x84>)
 8003520:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003524:	4a16      	ldr	r2, [pc, #88]	; (8003580 <HAL_DAC_MspInit+0x84>)
 8003526:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800352a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800352e:	4b14      	ldr	r3, [pc, #80]	; (8003580 <HAL_DAC_MspInit+0x84>)
 8003530:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003534:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003538:	613b      	str	r3, [r7, #16]
 800353a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800353c:	4b10      	ldr	r3, [pc, #64]	; (8003580 <HAL_DAC_MspInit+0x84>)
 800353e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003542:	4a0f      	ldr	r2, [pc, #60]	; (8003580 <HAL_DAC_MspInit+0x84>)
 8003544:	f043 0301 	orr.w	r3, r3, #1
 8003548:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800354c:	4b0c      	ldr	r3, [pc, #48]	; (8003580 <HAL_DAC_MspInit+0x84>)
 800354e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	60fb      	str	r3, [r7, #12]
 8003558:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800355a:	2310      	movs	r3, #16
 800355c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800355e:	2303      	movs	r3, #3
 8003560:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003562:	2300      	movs	r3, #0
 8003564:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003566:	f107 0314 	add.w	r3, r7, #20
 800356a:	4619      	mov	r1, r3
 800356c:	4805      	ldr	r0, [pc, #20]	; (8003584 <HAL_DAC_MspInit+0x88>)
 800356e:	f004 fb41 	bl	8007bf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8003572:	bf00      	nop
 8003574:	3728      	adds	r7, #40	; 0x28
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	40007400 	.word	0x40007400
 8003580:	58024400 	.word	0x58024400
 8003584:	58020000 	.word	0x58020000

08003588 <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b0b4      	sub	sp, #208	; 0xd0
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003590:	f107 0310 	add.w	r3, r7, #16
 8003594:	22c0      	movs	r2, #192	; 0xc0
 8003596:	2100      	movs	r1, #0
 8003598:	4618      	mov	r0, r3
 800359a:	f017 ff8f 	bl	801b4bc <memset>
  if(hhrtim->Instance==HRTIM1)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a1c      	ldr	r2, [pc, #112]	; (8003614 <HAL_HRTIM_MspInit+0x8c>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d131      	bne.n	800360c <HAL_HRTIM_MspInit+0x84>

  /* USER CODE END HRTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_HRTIM1;
 80035a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035ac:	f04f 0300 	mov.w	r3, #0
 80035b0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Hrtim1ClockSelection = RCC_HRTIM1CLK_TIMCLK;
 80035b4:	2300      	movs	r3, #0
 80035b6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80035ba:	f107 0310 	add.w	r3, r7, #16
 80035be:	4618      	mov	r0, r3
 80035c0:	f007 fc96 	bl	800aef0 <HAL_RCCEx_PeriphCLKConfig>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d001      	beq.n	80035ce <HAL_HRTIM_MspInit+0x46>
    {
      Error_Handler();
 80035ca:	f7ff fee5 	bl	8003398 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 80035ce:	4b12      	ldr	r3, [pc, #72]	; (8003618 <HAL_HRTIM_MspInit+0x90>)
 80035d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80035d4:	4a10      	ldr	r2, [pc, #64]	; (8003618 <HAL_HRTIM_MspInit+0x90>)
 80035d6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80035da:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80035de:	4b0e      	ldr	r3, [pc, #56]	; (8003618 <HAL_HRTIM_MspInit+0x90>)
 80035e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80035e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035e8:	60fb      	str	r3, [r7, #12]
 80035ea:	68fb      	ldr	r3, [r7, #12]
    /* HRTIM1 interrupt Init */
    HAL_NVIC_SetPriority(HRTIM1_TIMA_IRQn, 0, 0);
 80035ec:	2200      	movs	r2, #0
 80035ee:	2100      	movs	r1, #0
 80035f0:	2068      	movs	r0, #104	; 0x68
 80035f2:	f002 fcb6 	bl	8005f62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_TIMA_IRQn);
 80035f6:	2068      	movs	r0, #104	; 0x68
 80035f8:	f002 fccd 	bl	8005f96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(HRTIM1_TIME_IRQn, 0, 0);
 80035fc:	2200      	movs	r2, #0
 80035fe:	2100      	movs	r1, #0
 8003600:	206c      	movs	r0, #108	; 0x6c
 8003602:	f002 fcae 	bl	8005f62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_TIME_IRQn);
 8003606:	206c      	movs	r0, #108	; 0x6c
 8003608:	f002 fcc5 	bl	8005f96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN HRTIM1_MspInit 1 */

  /* USER CODE END HRTIM1_MspInit 1 */
  }

}
 800360c:	bf00      	nop
 800360e:	37d0      	adds	r7, #208	; 0xd0
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	40017400 	.word	0x40017400
 8003618:	58024400 	.word	0x58024400

0800361c <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b08a      	sub	sp, #40	; 0x28
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003624:	f107 0314 	add.w	r3, r7, #20
 8003628:	2200      	movs	r2, #0
 800362a:	601a      	str	r2, [r3, #0]
 800362c:	605a      	str	r2, [r3, #4]
 800362e:	609a      	str	r2, [r3, #8]
 8003630:	60da      	str	r2, [r3, #12]
 8003632:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a22      	ldr	r2, [pc, #136]	; (80036c4 <HAL_HRTIM_MspPostInit+0xa8>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d13d      	bne.n	80036ba <HAL_HRTIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800363e:	4b22      	ldr	r3, [pc, #136]	; (80036c8 <HAL_HRTIM_MspPostInit+0xac>)
 8003640:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003644:	4a20      	ldr	r2, [pc, #128]	; (80036c8 <HAL_HRTIM_MspPostInit+0xac>)
 8003646:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800364a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800364e:	4b1e      	ldr	r3, [pc, #120]	; (80036c8 <HAL_HRTIM_MspPostInit+0xac>)
 8003650:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003658:	613b      	str	r3, [r7, #16]
 800365a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800365c:	4b1a      	ldr	r3, [pc, #104]	; (80036c8 <HAL_HRTIM_MspPostInit+0xac>)
 800365e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003662:	4a19      	ldr	r2, [pc, #100]	; (80036c8 <HAL_HRTIM_MspPostInit+0xac>)
 8003664:	f043 0304 	orr.w	r3, r3, #4
 8003668:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800366c:	4b16      	ldr	r3, [pc, #88]	; (80036c8 <HAL_HRTIM_MspPostInit+0xac>)
 800366e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003672:	f003 0304 	and.w	r3, r3, #4
 8003676:	60fb      	str	r3, [r7, #12]
 8003678:	68fb      	ldr	r3, [r7, #12]
    /**HRTIM GPIO Configuration
    PG6     ------> HRTIM_CHE1
    PC6     ------> HRTIM_CHA1
    PC7     ------> HRTIM_CHA2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800367a:	2340      	movs	r3, #64	; 0x40
 800367c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800367e:	2302      	movs	r3, #2
 8003680:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003682:	2300      	movs	r3, #0
 8003684:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003686:	2303      	movs	r3, #3
 8003688:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_HRTIM1;
 800368a:	2302      	movs	r3, #2
 800368c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800368e:	f107 0314 	add.w	r3, r7, #20
 8003692:	4619      	mov	r1, r3
 8003694:	480d      	ldr	r0, [pc, #52]	; (80036cc <HAL_HRTIM_MspPostInit+0xb0>)
 8003696:	f004 faad 	bl	8007bf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800369a:	23c0      	movs	r3, #192	; 0xc0
 800369c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800369e:	2302      	movs	r3, #2
 80036a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a2:	2300      	movs	r3, #0
 80036a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036a6:	2303      	movs	r3, #3
 80036a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_HRTIM1;
 80036aa:	2301      	movs	r3, #1
 80036ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036ae:	f107 0314 	add.w	r3, r7, #20
 80036b2:	4619      	mov	r1, r3
 80036b4:	4806      	ldr	r0, [pc, #24]	; (80036d0 <HAL_HRTIM_MspPostInit+0xb4>)
 80036b6:	f004 fa9d 	bl	8007bf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 80036ba:	bf00      	nop
 80036bc:	3728      	adds	r7, #40	; 0x28
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	40017400 	.word	0x40017400
 80036c8:	58024400 	.word	0x58024400
 80036cc:	58021800 	.word	0x58021800
 80036d0:	58020800 	.word	0x58020800

080036d4 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b0b4      	sub	sp, #208	; 0xd0
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80036dc:	f107 0310 	add.w	r3, r7, #16
 80036e0:	22c0      	movs	r2, #192	; 0xc0
 80036e2:	2100      	movs	r1, #0
 80036e4:	4618      	mov	r0, r3
 80036e6:	f017 fee9 	bl	801b4bc <memset>
  if(hlptim->Instance==LPTIM1)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a19      	ldr	r2, [pc, #100]	; (8003754 <HAL_LPTIM_MspInit+0x80>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d12a      	bne.n	800374a <HAL_LPTIM_MspInit+0x76>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 80036f4:	f04f 0220 	mov.w	r2, #32
 80036f8:	f04f 0300 	mov.w	r3, #0
 80036fc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 8003700:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8003704:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003708:	f107 0310 	add.w	r3, r7, #16
 800370c:	4618      	mov	r0, r3
 800370e:	f007 fbef 	bl	800aef0 <HAL_RCCEx_PeriphCLKConfig>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d001      	beq.n	800371c <HAL_LPTIM_MspInit+0x48>
    {
      Error_Handler();
 8003718:	f7ff fe3e 	bl	8003398 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800371c:	4b0e      	ldr	r3, [pc, #56]	; (8003758 <HAL_LPTIM_MspInit+0x84>)
 800371e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003722:	4a0d      	ldr	r2, [pc, #52]	; (8003758 <HAL_LPTIM_MspInit+0x84>)
 8003724:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003728:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800372c:	4b0a      	ldr	r3, [pc, #40]	; (8003758 <HAL_LPTIM_MspInit+0x84>)
 800372e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003732:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003736:	60fb      	str	r3, [r7, #12]
 8003738:	68fb      	ldr	r3, [r7, #12]
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 800373a:	2200      	movs	r2, #0
 800373c:	2100      	movs	r1, #0
 800373e:	205d      	movs	r0, #93	; 0x5d
 8003740:	f002 fc0f 	bl	8005f62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8003744:	205d      	movs	r0, #93	; 0x5d
 8003746:	f002 fc26 	bl	8005f96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }

}
 800374a:	bf00      	nop
 800374c:	37d0      	adds	r7, #208	; 0xd0
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	40002400 	.word	0x40002400
 8003758:	58024400 	.word	0x58024400

0800375c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800375c:	b480      	push	{r7}
 800375e:	b089      	sub	sp, #36	; 0x24
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a35      	ldr	r2, [pc, #212]	; (8003840 <HAL_TIM_Base_MspInit+0xe4>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d10f      	bne.n	800378e <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800376e:	4b35      	ldr	r3, [pc, #212]	; (8003844 <HAL_TIM_Base_MspInit+0xe8>)
 8003770:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003774:	4a33      	ldr	r2, [pc, #204]	; (8003844 <HAL_TIM_Base_MspInit+0xe8>)
 8003776:	f043 0301 	orr.w	r3, r3, #1
 800377a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800377e:	4b31      	ldr	r3, [pc, #196]	; (8003844 <HAL_TIM_Base_MspInit+0xe8>)
 8003780:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003784:	f003 0301 	and.w	r3, r3, #1
 8003788:	61fb      	str	r3, [r7, #28]
 800378a:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800378c:	e052      	b.n	8003834 <HAL_TIM_Base_MspInit+0xd8>
  else if(htim_base->Instance==TIM2)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003796:	d10f      	bne.n	80037b8 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003798:	4b2a      	ldr	r3, [pc, #168]	; (8003844 <HAL_TIM_Base_MspInit+0xe8>)
 800379a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800379e:	4a29      	ldr	r2, [pc, #164]	; (8003844 <HAL_TIM_Base_MspInit+0xe8>)
 80037a0:	f043 0301 	orr.w	r3, r3, #1
 80037a4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80037a8:	4b26      	ldr	r3, [pc, #152]	; (8003844 <HAL_TIM_Base_MspInit+0xe8>)
 80037aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80037ae:	f003 0301 	and.w	r3, r3, #1
 80037b2:	61bb      	str	r3, [r7, #24]
 80037b4:	69bb      	ldr	r3, [r7, #24]
}
 80037b6:	e03d      	b.n	8003834 <HAL_TIM_Base_MspInit+0xd8>
  else if(htim_base->Instance==TIM3)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a22      	ldr	r2, [pc, #136]	; (8003848 <HAL_TIM_Base_MspInit+0xec>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d10f      	bne.n	80037e2 <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80037c2:	4b20      	ldr	r3, [pc, #128]	; (8003844 <HAL_TIM_Base_MspInit+0xe8>)
 80037c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80037c8:	4a1e      	ldr	r2, [pc, #120]	; (8003844 <HAL_TIM_Base_MspInit+0xe8>)
 80037ca:	f043 0302 	orr.w	r3, r3, #2
 80037ce:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80037d2:	4b1c      	ldr	r3, [pc, #112]	; (8003844 <HAL_TIM_Base_MspInit+0xe8>)
 80037d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80037d8:	f003 0302 	and.w	r3, r3, #2
 80037dc:	617b      	str	r3, [r7, #20]
 80037de:	697b      	ldr	r3, [r7, #20]
}
 80037e0:	e028      	b.n	8003834 <HAL_TIM_Base_MspInit+0xd8>
  else if(htim_base->Instance==TIM4)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a19      	ldr	r2, [pc, #100]	; (800384c <HAL_TIM_Base_MspInit+0xf0>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d10f      	bne.n	800380c <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80037ec:	4b15      	ldr	r3, [pc, #84]	; (8003844 <HAL_TIM_Base_MspInit+0xe8>)
 80037ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80037f2:	4a14      	ldr	r2, [pc, #80]	; (8003844 <HAL_TIM_Base_MspInit+0xe8>)
 80037f4:	f043 0304 	orr.w	r3, r3, #4
 80037f8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80037fc:	4b11      	ldr	r3, [pc, #68]	; (8003844 <HAL_TIM_Base_MspInit+0xe8>)
 80037fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003802:	f003 0304 	and.w	r3, r3, #4
 8003806:	613b      	str	r3, [r7, #16]
 8003808:	693b      	ldr	r3, [r7, #16]
}
 800380a:	e013      	b.n	8003834 <HAL_TIM_Base_MspInit+0xd8>
  else if(htim_base->Instance==TIM5)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a0f      	ldr	r2, [pc, #60]	; (8003850 <HAL_TIM_Base_MspInit+0xf4>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d10e      	bne.n	8003834 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003816:	4b0b      	ldr	r3, [pc, #44]	; (8003844 <HAL_TIM_Base_MspInit+0xe8>)
 8003818:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800381c:	4a09      	ldr	r2, [pc, #36]	; (8003844 <HAL_TIM_Base_MspInit+0xe8>)
 800381e:	f043 0308 	orr.w	r3, r3, #8
 8003822:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003826:	4b07      	ldr	r3, [pc, #28]	; (8003844 <HAL_TIM_Base_MspInit+0xe8>)
 8003828:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800382c:	f003 0308 	and.w	r3, r3, #8
 8003830:	60fb      	str	r3, [r7, #12]
 8003832:	68fb      	ldr	r3, [r7, #12]
}
 8003834:	bf00      	nop
 8003836:	3724      	adds	r7, #36	; 0x24
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr
 8003840:	40010000 	.word	0x40010000
 8003844:	58024400 	.word	0x58024400
 8003848:	40000400 	.word	0x40000400
 800384c:	40000800 	.word	0x40000800
 8003850:	40000c00 	.word	0x40000c00

08003854 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b0ba      	sub	sp, #232	; 0xe8
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800385c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	605a      	str	r2, [r3, #4]
 8003866:	609a      	str	r2, [r3, #8]
 8003868:	60da      	str	r2, [r3, #12]
 800386a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800386c:	f107 0310 	add.w	r3, r7, #16
 8003870:	22c0      	movs	r2, #192	; 0xc0
 8003872:	2100      	movs	r1, #0
 8003874:	4618      	mov	r0, r3
 8003876:	f017 fe21 	bl	801b4bc <memset>
  if(huart->Instance==USART3)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a27      	ldr	r2, [pc, #156]	; (800391c <HAL_UART_MspInit+0xc8>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d146      	bne.n	8003912 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003884:	f04f 0202 	mov.w	r2, #2
 8003888:	f04f 0300 	mov.w	r3, #0
 800388c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003890:	2300      	movs	r3, #0
 8003892:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003896:	f107 0310 	add.w	r3, r7, #16
 800389a:	4618      	mov	r0, r3
 800389c:	f007 fb28 	bl	800aef0 <HAL_RCCEx_PeriphCLKConfig>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80038a6:	f7ff fd77 	bl	8003398 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80038aa:	4b1d      	ldr	r3, [pc, #116]	; (8003920 <HAL_UART_MspInit+0xcc>)
 80038ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80038b0:	4a1b      	ldr	r2, [pc, #108]	; (8003920 <HAL_UART_MspInit+0xcc>)
 80038b2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038b6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80038ba:	4b19      	ldr	r3, [pc, #100]	; (8003920 <HAL_UART_MspInit+0xcc>)
 80038bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80038c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038c4:	60fb      	str	r3, [r7, #12]
 80038c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80038c8:	4b15      	ldr	r3, [pc, #84]	; (8003920 <HAL_UART_MspInit+0xcc>)
 80038ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80038ce:	4a14      	ldr	r2, [pc, #80]	; (8003920 <HAL_UART_MspInit+0xcc>)
 80038d0:	f043 0308 	orr.w	r3, r3, #8
 80038d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80038d8:	4b11      	ldr	r3, [pc, #68]	; (8003920 <HAL_UART_MspInit+0xcc>)
 80038da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80038de:	f003 0308 	and.w	r3, r3, #8
 80038e2:	60bb      	str	r3, [r7, #8]
 80038e4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80038e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80038ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038ee:	2302      	movs	r3, #2
 80038f0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038f4:	2300      	movs	r3, #0
 80038f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038fa:	2300      	movs	r3, #0
 80038fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003900:	2307      	movs	r3, #7
 8003902:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003906:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800390a:	4619      	mov	r1, r3
 800390c:	4805      	ldr	r0, [pc, #20]	; (8003924 <HAL_UART_MspInit+0xd0>)
 800390e:	f004 f971 	bl	8007bf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003912:	bf00      	nop
 8003914:	37e8      	adds	r7, #232	; 0xe8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	40004800 	.word	0x40004800
 8003920:	58024400 	.word	0x58024400
 8003924:	58020c00 	.word	0x58020c00

08003928 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 800392c:	f007 fac4 	bl	800aeb8 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
		Error_Handler();
 8003930:	f7ff fd32 	bl	8003398 <Error_Handler>
 8003934:	e7fc      	b.n	8003930 <NMI_Handler+0x8>

08003936 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003936:	b580      	push	{r7, lr}
 8003938:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  Error_Handler();
 800393a:	f7ff fd2d 	bl	8003398 <Error_Handler>
 800393e:	e7fc      	b.n	800393a <HardFault_Handler+0x4>

08003940 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  Error_Handler();
 8003944:	f7ff fd28 	bl	8003398 <Error_Handler>
 8003948:	e7fc      	b.n	8003944 <MemManage_Handler+0x4>

0800394a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800394a:	b580      	push	{r7, lr}
 800394c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  Error_Handler();
 800394e:	f7ff fd23 	bl	8003398 <Error_Handler>
 8003952:	e7fc      	b.n	800394e <BusFault_Handler+0x4>

08003954 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	af00      	add	r7, sp, #0

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
	  Error_Handler();
 8003958:	f7ff fd1e 	bl	8003398 <Error_Handler>
 800395c:	e7fc      	b.n	8003958 <UsageFault_Handler+0x4>

0800395e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800395e:	b480      	push	{r7}
 8003960:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003962:	bf00      	nop
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr

0800396c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800396c:	b480      	push	{r7}
 800396e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003970:	bf00      	nop
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr

0800397a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800397a:	b480      	push	{r7}
 800397c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800397e:	bf00      	nop
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800398c:	f000 fc2e 	bl	80041ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003990:	bf00      	nop
 8003992:	bd80      	pop	{r7, pc}

08003994 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8003998:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800399c:	f004 fb25 	bl	8007fea <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BLUE_BUTTON_Pin);
 80039a0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80039a4:	f004 fb21 	bl	8007fea <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80039a8:	bf00      	nop
 80039aa:	bd80      	pop	{r7, pc}

080039ac <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */
  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 80039b0:	4802      	ldr	r0, [pc, #8]	; (80039bc <LPTIM1_IRQHandler+0x10>)
 80039b2:	f005 ff5a 	bl	800986a <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */
  /* USER CODE END LPTIM1_IRQn 1 */
}
 80039b6:	bf00      	nop
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	200004b4 	.word	0x200004b4

080039c0 <HRTIM1_TIMA_IRQHandler>:

/**
  * @brief This function handles HRTIM timer A global interrupt.
  */
void HRTIM1_TIMA_IRQHandler(void)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_TIMA_IRQn 0 */

  /* USER CODE END HRTIM1_TIMA_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim,HRTIM_TIMERINDEX_TIMER_A);
 80039c4:	2100      	movs	r1, #0
 80039c6:	4802      	ldr	r0, [pc, #8]	; (80039d0 <HRTIM1_TIMA_IRQHandler+0x10>)
 80039c8:	f004 ff86 	bl	80088d8 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_TIMA_IRQn 1 */

  /* USER CODE END HRTIM1_TIMA_IRQn 1 */
}
 80039cc:	bf00      	nop
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	200003d8 	.word	0x200003d8

080039d4 <HRTIM1_TIME_IRQHandler>:

/**
  * @brief This function handles HRTIM timer E global interrupt.
  */
void HRTIM1_TIME_IRQHandler(void)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_TIME_IRQn 0 */

  /* USER CODE END HRTIM1_TIME_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim,HRTIM_TIMERINDEX_TIMER_E);
 80039d8:	2104      	movs	r1, #4
 80039da:	4802      	ldr	r0, [pc, #8]	; (80039e4 <HRTIM1_TIME_IRQHandler+0x10>)
 80039dc:	f004 ff7c 	bl	80088d8 <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_TIME_IRQn 1 */

  /* USER CODE END HRTIM1_TIME_IRQn 1 */
}
 80039e0:	bf00      	nop
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	200003d8 	.word	0x200003d8

080039e8 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 80039ec:	4802      	ldr	r0, [pc, #8]	; (80039f8 <ADC3_IRQHandler+0x10>)
 80039ee:	f001 f981 	bl	8004cf4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 80039f2:	bf00      	nop
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	20000360 	.word	0x20000360

080039fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80039fc:	b480      	push	{r7}
 80039fe:	af00      	add	r7, sp, #0
	return 1;
 8003a00:	2301      	movs	r3, #1
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr

08003a0c <_kill>:

int _kill(int pid, int sig)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003a16:	4b05      	ldr	r3, [pc, #20]	; (8003a2c <_kill+0x20>)
 8003a18:	2216      	movs	r2, #22
 8003a1a:	601a      	str	r2, [r3, #0]
	return -1;
 8003a1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	370c      	adds	r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr
 8003a2c:	2000744c 	.word	0x2000744c

08003a30 <_exit>:

void _exit (int status)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003a38:	f04f 31ff 	mov.w	r1, #4294967295
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f7ff ffe5 	bl	8003a0c <_kill>
	while (1) {}		/* Make sure we hang here */
 8003a42:	e7fe      	b.n	8003a42 <_exit+0x12>

08003a44 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b086      	sub	sp, #24
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a50:	2300      	movs	r3, #0
 8003a52:	617b      	str	r3, [r7, #20]
 8003a54:	e00a      	b.n	8003a6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003a56:	f3af 8000 	nop.w
 8003a5a:	4601      	mov	r1, r0
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	1c5a      	adds	r2, r3, #1
 8003a60:	60ba      	str	r2, [r7, #8]
 8003a62:	b2ca      	uxtb	r2, r1
 8003a64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	3301      	adds	r3, #1
 8003a6a:	617b      	str	r3, [r7, #20]
 8003a6c:	697a      	ldr	r2, [r7, #20]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	dbf0      	blt.n	8003a56 <_read+0x12>
	}

return len;
 8003a74:	687b      	ldr	r3, [r7, #4]
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3718      	adds	r7, #24
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a7e:	b580      	push	{r7, lr}
 8003a80:	b086      	sub	sp, #24
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	60f8      	str	r0, [r7, #12]
 8003a86:	60b9      	str	r1, [r7, #8]
 8003a88:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	617b      	str	r3, [r7, #20]
 8003a8e:	e009      	b.n	8003aa4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	1c5a      	adds	r2, r3, #1
 8003a94:	60ba      	str	r2, [r7, #8]
 8003a96:	781b      	ldrb	r3, [r3, #0]
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f7fe fc35 	bl	8002308 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	617b      	str	r3, [r7, #20]
 8003aa4:	697a      	ldr	r2, [r7, #20]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	dbf1      	blt.n	8003a90 <_write+0x12>
	}
	return len;
 8003aac:	687b      	ldr	r3, [r7, #4]
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3718      	adds	r7, #24
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}

08003ab6 <_close>:

int _close(int file)
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	b083      	sub	sp, #12
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
	return -1;
 8003abe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	370c      	adds	r7, #12
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr

08003ace <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ace:	b480      	push	{r7}
 8003ad0:	b083      	sub	sp, #12
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
 8003ad6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003ade:	605a      	str	r2, [r3, #4]
	return 0;
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr

08003aee <_isatty>:

int _isatty(int file)
{
 8003aee:	b480      	push	{r7}
 8003af0:	b083      	sub	sp, #12
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]
	return 1;
 8003af6:	2301      	movs	r3, #1
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	370c      	adds	r7, #12
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr

08003b04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b085      	sub	sp, #20
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
	return 0;
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3714      	adds	r7, #20
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr
	...

08003b20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b087      	sub	sp, #28
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b28:	4a14      	ldr	r2, [pc, #80]	; (8003b7c <_sbrk+0x5c>)
 8003b2a:	4b15      	ldr	r3, [pc, #84]	; (8003b80 <_sbrk+0x60>)
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b34:	4b13      	ldr	r3, [pc, #76]	; (8003b84 <_sbrk+0x64>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d102      	bne.n	8003b42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b3c:	4b11      	ldr	r3, [pc, #68]	; (8003b84 <_sbrk+0x64>)
 8003b3e:	4a12      	ldr	r2, [pc, #72]	; (8003b88 <_sbrk+0x68>)
 8003b40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b42:	4b10      	ldr	r3, [pc, #64]	; (8003b84 <_sbrk+0x64>)
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4413      	add	r3, r2
 8003b4a:	693a      	ldr	r2, [r7, #16]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d205      	bcs.n	8003b5c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8003b50:	4b0e      	ldr	r3, [pc, #56]	; (8003b8c <_sbrk+0x6c>)
 8003b52:	220c      	movs	r2, #12
 8003b54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b56:	f04f 33ff 	mov.w	r3, #4294967295
 8003b5a:	e009      	b.n	8003b70 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b5c:	4b09      	ldr	r3, [pc, #36]	; (8003b84 <_sbrk+0x64>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b62:	4b08      	ldr	r3, [pc, #32]	; (8003b84 <_sbrk+0x64>)
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4413      	add	r3, r2
 8003b6a:	4a06      	ldr	r2, [pc, #24]	; (8003b84 <_sbrk+0x64>)
 8003b6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	371c      	adds	r7, #28
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr
 8003b7c:	20020000 	.word	0x20020000
 8003b80:	00000400 	.word	0x00000400
 8003b84:	20000758 	.word	0x20000758
 8003b88:	20007460 	.word	0x20007460
 8003b8c:	2000744c 	.word	0x2000744c

08003b90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b083      	sub	sp, #12
 8003b94:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003b96:	4b3f      	ldr	r3, [pc, #252]	; (8003c94 <SystemInit+0x104>)
 8003b98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b9c:	4a3d      	ldr	r2, [pc, #244]	; (8003c94 <SystemInit+0x104>)
 8003b9e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ba2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003ba6:	4b3c      	ldr	r3, [pc, #240]	; (8003c98 <SystemInit+0x108>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 030f 	and.w	r3, r3, #15
 8003bae:	2b06      	cmp	r3, #6
 8003bb0:	d807      	bhi.n	8003bc2 <SystemInit+0x32>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */

	  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003bb2:	4b39      	ldr	r3, [pc, #228]	; (8003c98 <SystemInit+0x108>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f023 030f 	bic.w	r3, r3, #15
 8003bba:	4a37      	ldr	r2, [pc, #220]	; (8003c98 <SystemInit+0x108>)
 8003bbc:	f043 0307 	orr.w	r3, r3, #7
 8003bc0:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003bc2:	4b36      	ldr	r3, [pc, #216]	; (8003c9c <SystemInit+0x10c>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a35      	ldr	r2, [pc, #212]	; (8003c9c <SystemInit+0x10c>)
 8003bc8:	f043 0301 	orr.w	r3, r3, #1
 8003bcc:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003bce:	4b33      	ldr	r3, [pc, #204]	; (8003c9c <SystemInit+0x10c>)
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003bd4:	4b31      	ldr	r3, [pc, #196]	; (8003c9c <SystemInit+0x10c>)
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	4930      	ldr	r1, [pc, #192]	; (8003c9c <SystemInit+0x10c>)
 8003bda:	4b31      	ldr	r3, [pc, #196]	; (8003ca0 <SystemInit+0x110>)
 8003bdc:	4013      	ands	r3, r2
 8003bde:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003be0:	4b2d      	ldr	r3, [pc, #180]	; (8003c98 <SystemInit+0x108>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0308 	and.w	r3, r3, #8
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d007      	beq.n	8003bfc <SystemInit+0x6c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003bec:	4b2a      	ldr	r3, [pc, #168]	; (8003c98 <SystemInit+0x108>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f023 030f 	bic.w	r3, r3, #15
 8003bf4:	4a28      	ldr	r2, [pc, #160]	; (8003c98 <SystemInit+0x108>)
 8003bf6:	f043 0307 	orr.w	r3, r3, #7
 8003bfa:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003bfc:	4b27      	ldr	r3, [pc, #156]	; (8003c9c <SystemInit+0x10c>)
 8003bfe:	2200      	movs	r2, #0
 8003c00:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003c02:	4b26      	ldr	r3, [pc, #152]	; (8003c9c <SystemInit+0x10c>)
 8003c04:	2200      	movs	r2, #0
 8003c06:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8003c08:	4b24      	ldr	r3, [pc, #144]	; (8003c9c <SystemInit+0x10c>)
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003c0e:	4b23      	ldr	r3, [pc, #140]	; (8003c9c <SystemInit+0x10c>)
 8003c10:	4a24      	ldr	r2, [pc, #144]	; (8003ca4 <SystemInit+0x114>)
 8003c12:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003c14:	4b21      	ldr	r3, [pc, #132]	; (8003c9c <SystemInit+0x10c>)
 8003c16:	4a24      	ldr	r2, [pc, #144]	; (8003ca8 <SystemInit+0x118>)
 8003c18:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003c1a:	4b20      	ldr	r3, [pc, #128]	; (8003c9c <SystemInit+0x10c>)
 8003c1c:	4a23      	ldr	r2, [pc, #140]	; (8003cac <SystemInit+0x11c>)
 8003c1e:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003c20:	4b1e      	ldr	r3, [pc, #120]	; (8003c9c <SystemInit+0x10c>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003c26:	4b1d      	ldr	r3, [pc, #116]	; (8003c9c <SystemInit+0x10c>)
 8003c28:	4a20      	ldr	r2, [pc, #128]	; (8003cac <SystemInit+0x11c>)
 8003c2a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003c2c:	4b1b      	ldr	r3, [pc, #108]	; (8003c9c <SystemInit+0x10c>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003c32:	4b1a      	ldr	r3, [pc, #104]	; (8003c9c <SystemInit+0x10c>)
 8003c34:	4a1d      	ldr	r2, [pc, #116]	; (8003cac <SystemInit+0x11c>)
 8003c36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003c38:	4b18      	ldr	r3, [pc, #96]	; (8003c9c <SystemInit+0x10c>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003c3e:	4b17      	ldr	r3, [pc, #92]	; (8003c9c <SystemInit+0x10c>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a16      	ldr	r2, [pc, #88]	; (8003c9c <SystemInit+0x10c>)
 8003c44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c48:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003c4a:	4b14      	ldr	r3, [pc, #80]	; (8003c9c <SystemInit+0x10c>)
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003c50:	4b17      	ldr	r3, [pc, #92]	; (8003cb0 <SystemInit+0x120>)
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	4b17      	ldr	r3, [pc, #92]	; (8003cb4 <SystemInit+0x124>)
 8003c56:	4013      	ands	r3, r2
 8003c58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c5c:	d202      	bcs.n	8003c64 <SystemInit+0xd4>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8003c5e:	4b16      	ldr	r3, [pc, #88]	; (8003cb8 <SystemInit+0x128>)
 8003c60:	2201      	movs	r2, #1
 8003c62:	601a      	str	r2, [r3, #0]
#endif /* STM32H7_DEV_ID */

#if defined(DATA_IN_D2_SRAM)
  /* in case of initialized data in D2 SRAM (AHB SRAM), enable the D2 SRAM clock (AHB SRAM clock) */
#if defined(RCC_AHB2ENR_D2SRAM3EN)
  RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN);
 8003c64:	4b0d      	ldr	r3, [pc, #52]	; (8003c9c <SystemInit+0x10c>)
 8003c66:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8003c6a:	4a0c      	ldr	r2, [pc, #48]	; (8003c9c <SystemInit+0x10c>)
 8003c6c:	f043 4360 	orr.w	r3, r3, #3758096384	; 0xe0000000
 8003c70:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
  RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN);
#else
  RCC->AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN);
#endif /* RCC_AHB2ENR_D2SRAM3EN */

  tmpreg = RCC->AHB2ENR;
 8003c74:	4b09      	ldr	r3, [pc, #36]	; (8003c9c <SystemInit+0x10c>)
 8003c76:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8003c7a:	607b      	str	r3, [r7, #4]
  (void) tmpreg;
 8003c7c:	687b      	ldr	r3, [r7, #4]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003c7e:	4b0f      	ldr	r3, [pc, #60]	; (8003cbc <SystemInit+0x12c>)
 8003c80:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8003c84:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8003c86:	bf00      	nop
 8003c88:	370c      	adds	r7, #12
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop
 8003c94:	e000ed00 	.word	0xe000ed00
 8003c98:	52002000 	.word	0x52002000
 8003c9c:	58024400 	.word	0x58024400
 8003ca0:	eaf6ed7f 	.word	0xeaf6ed7f
 8003ca4:	02020200 	.word	0x02020200
 8003ca8:	01ff0000 	.word	0x01ff0000
 8003cac:	01010280 	.word	0x01010280
 8003cb0:	5c001000 	.word	0x5c001000
 8003cb4:	ffff0000 	.word	0xffff0000
 8003cb8:	51008108 	.word	0x51008108
 8003cbc:	52004000 	.word	0x52004000

08003cc0 <HAL_LPTIM_AutoReloadMatchCallback>:
//		}
//
//	}
//}

void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim){
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin); //toggle green LED
 8003cc8:	2101      	movs	r1, #1
 8003cca:	4803      	ldr	r0, [pc, #12]	; (8003cd8 <HAL_LPTIM_AutoReloadMatchCallback+0x18>)
 8003ccc:	f004 f973 	bl	8007fb6 <HAL_GPIO_TogglePin>
}
 8003cd0:	bf00      	nop
 8003cd2:	3708      	adds	r7, #8
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	58020400 	.word	0x58020400

08003cdc <HAL_HRTIM_Compare2EventCallback>:

void HAL_HRTIM_Compare2EventCallback(HRTIM_HandleTypeDef *hhrtim, uint32_t TimerIdx) {
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
		const struct AttenuatorSettings a = {0,0,0,0,0,1,0}; // 8 dB
		set_aom_atten(a);
#endif //ATTENUATOR_CODE
	}

}
 8003ce6:	bf00      	nop
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr
	...

08003cf4 <HAL_HRTIM_Compare3EventCallback>:

void HAL_HRTIM_Compare3EventCallback(HRTIM_HandleTypeDef *hhrtim, uint32_t TimerIdx) {
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b088      	sub	sp, #32
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]

	/* Called at the end of a POP cycle */
	if (TimerIdx == HRTIM_TIMERINDEX_TIMER_A) {
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d15d      	bne.n	8003dc0 <HAL_HRTIM_Compare3EventCallback+0xcc>
		/* Reset the attenuator to 0 dB */
		const struct AttenuatorSettings a = { 0, 0, 0, 0, 0, 0, 0 }; // 0 dB
		set_aom_atten(a);
#endif //ATTENUATOR_CODE

		const double start_freq = ((long)(sweep_settings.req_start_freq/sweep_settings.step_size)) * sweep_settings.step_size;
 8003d04:	4b30      	ldr	r3, [pc, #192]	; (8003dc8 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003d06:	ed93 5b00 	vldr	d5, [r3]
 8003d0a:	4b2f      	ldr	r3, [pc, #188]	; (8003dc8 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003d0c:	ed93 6b04 	vldr	d6, [r3, #16]
 8003d10:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8003d14:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8003d18:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8003d1c:	4b2a      	ldr	r3, [pc, #168]	; (8003dc8 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003d1e:	ed93 7b04 	vldr	d7, [r3, #16]
 8003d22:	ee26 7b07 	vmul.f64	d7, d6, d7
 8003d26:	ed87 7b06 	vstr	d7, [r7, #24]
		const double stop_freq = ((long)((sweep_settings.req_stop_freq/sweep_settings.step_size) + 0.5)) * sweep_settings.step_size;
 8003d2a:	4b27      	ldr	r3, [pc, #156]	; (8003dc8 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003d2c:	ed93 5b02 	vldr	d5, [r3, #8]
 8003d30:	4b25      	ldr	r3, [pc, #148]	; (8003dc8 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003d32:	ed93 6b04 	vldr	d6, [r3, #16]
 8003d36:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8003d3a:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 8003d3e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8003d42:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8003d46:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8003d4a:	4b1f      	ldr	r3, [pc, #124]	; (8003dc8 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003d4c:	ed93 7b04 	vldr	d7, [r3, #16]
 8003d50:	ee26 7b07 	vmul.f64	d7, d6, d7
 8003d54:	ed87 7b04 	vstr	d7, [r7, #16]
		const uint32_t num_points = ((stop_freq - start_freq)/sweep_settings.step_size) + 1;
 8003d58:	ed97 6b04 	vldr	d6, [r7, #16]
 8003d5c:	ed97 7b06 	vldr	d7, [r7, #24]
 8003d60:	ee36 5b47 	vsub.f64	d5, d6, d7
 8003d64:	4b18      	ldr	r3, [pc, #96]	; (8003dc8 <HAL_HRTIM_Compare3EventCallback+0xd4>)
 8003d66:	ed93 6b04 	vldr	d6, [r3, #16]
 8003d6a:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8003d6e:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8003d72:	ee37 7b06 	vadd.f64	d7, d7, d6
 8003d76:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003d7a:	ee17 3a90 	vmov	r3, s15
 8003d7e:	60fb      	str	r3, [r7, #12]
		static uint32_t i = 0;

		/* Configure the Microwave frequency */
		if (i == num_points) {
 8003d80:	4b12      	ldr	r3, [pc, #72]	; (8003dcc <HAL_HRTIM_Compare3EventCallback+0xd8>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	68fa      	ldr	r2, [r7, #12]
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d106      	bne.n	8003d98 <HAL_HRTIM_Compare3EventCallback+0xa4>
			stop_pop();
 8003d8a:	f019 f9e5 	bl	801d158 <__stop_pop_veneer>
			i = 0;
 8003d8e:	4b0f      	ldr	r3, [pc, #60]	; (8003dcc <HAL_HRTIM_Compare3EventCallback+0xd8>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	601a      	str	r2, [r3, #0]
			start_pop();
 8003d94:	f019 fa04 	bl	801d1a0 <__start_pop_veneer>

#ifdef SYNTH_ENABLE
		set_frequency_hz(start_freq + (i * sweep_settings.step_size));
#endif

		i = i + 1;
 8003d98:	4b0c      	ldr	r3, [pc, #48]	; (8003dcc <HAL_HRTIM_Compare3EventCallback+0xd8>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	3301      	adds	r3, #1
 8003d9e:	4a0b      	ldr	r2, [pc, #44]	; (8003dcc <HAL_HRTIM_Compare3EventCallback+0xd8>)
 8003da0:	6013      	str	r3, [r2, #0]

		pop_cycle_count = pop_cycle_count + 1;
 8003da2:	4b0b      	ldr	r3, [pc, #44]	; (8003dd0 <HAL_HRTIM_Compare3EventCallback+0xdc>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	3301      	adds	r3, #1
 8003da8:	4a09      	ldr	r2, [pc, #36]	; (8003dd0 <HAL_HRTIM_Compare3EventCallback+0xdc>)
 8003daa:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin); //toggle amber LED
 8003dac:	2102      	movs	r1, #2
 8003dae:	4809      	ldr	r0, [pc, #36]	; (8003dd4 <HAL_HRTIM_Compare3EventCallback+0xe0>)
 8003db0:	f004 f901 	bl	8007fb6 <HAL_GPIO_TogglePin>
		printf("POP Cycle %lu done.\r\n", pop_cycle_count);
 8003db4:	4b06      	ldr	r3, [pc, #24]	; (8003dd0 <HAL_HRTIM_Compare3EventCallback+0xdc>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4619      	mov	r1, r3
 8003dba:	4807      	ldr	r0, [pc, #28]	; (8003dd8 <HAL_HRTIM_Compare3EventCallback+0xe4>)
 8003dbc:	f017 fa28 	bl	801b210 <iprintf>

	/* Called when the second microwave pulse goes high */
	if (TimerIdx == HRTIM_TIMERINDEX_TIMER_E) {
	}

}
 8003dc0:	bf00      	nop
 8003dc2:	3720      	adds	r7, #32
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	08020978 	.word	0x08020978
 8003dcc:	20000764 	.word	0x20000764
 8003dd0:	2000075c 	.word	0x2000075c
 8003dd4:	58021000 	.word	0x58021000
 8003dd8:	0801df74 	.word	0x0801df74

08003ddc <HAL_HRTIM_RepetitionEventCallback>:

void HAL_HRTIM_RepetitionEventCallback(HRTIM_HandleTypeDef *hhrtim,
		uint32_t TimerIdx) {
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]

	/* Called at the start of the next POP cycle */
	if (TimerIdx == HRTIM_TIMERINDEX_TIMER_A) {
	}
}
 8003de6:	bf00      	nop
 8003de8:	370c      	adds	r7, #12
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
	...

08003df4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003df4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003e2c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003df8:	f7ff feca 	bl	8003b90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003dfc:	480c      	ldr	r0, [pc, #48]	; (8003e30 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003dfe:	490d      	ldr	r1, [pc, #52]	; (8003e34 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003e00:	4a0d      	ldr	r2, [pc, #52]	; (8003e38 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003e02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e04:	e002      	b.n	8003e0c <LoopCopyDataInit>

08003e06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e0a:	3304      	adds	r3, #4

08003e0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e10:	d3f9      	bcc.n	8003e06 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e12:	4a0a      	ldr	r2, [pc, #40]	; (8003e3c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003e14:	4c0a      	ldr	r4, [pc, #40]	; (8003e40 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003e16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e18:	e001      	b.n	8003e1e <LoopFillZerobss>

08003e1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e1c:	3204      	adds	r2, #4

08003e1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e20:	d3fb      	bcc.n	8003e1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003e22:	f017 fbaf 	bl	801b584 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e26:	f7fe fa83 	bl	8002330 <main>
  bx  lr
 8003e2a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003e2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003e30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e34:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 8003e38:	08020e90 	.word	0x08020e90
  ldr r2, =_sbss
 8003e3c:	20000230 	.word	0x20000230
  ldr r4, =_ebss
 8003e40:	2000745c 	.word	0x2000745c

08003e44 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e44:	e7fe      	b.n	8003e44 <ADC_IRQHandler>

08003e46 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8003e46:	b480      	push	{r7}
 8003e48:	b083      	sub	sp, #12
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
 8003e4e:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d00b      	beq.n	8003e6e <LAN8742_RegisterBusIO+0x28>
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d007      	beq.n	8003e6e <LAN8742_RegisterBusIO+0x28>
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d003      	beq.n	8003e6e <LAN8742_RegisterBusIO+0x28>
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	691b      	ldr	r3, [r3, #16]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d102      	bne.n	8003e74 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8003e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e72:	e014      	b.n	8003e9e <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	685a      	ldr	r2, [r3, #4]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	68da      	ldr	r2, [r3, #12]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	689a      	ldr	r2, [r3, #8]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	691a      	ldr	r2, [r3, #16]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr

08003eaa <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8003eaa:	b580      	push	{r7, lr}
 8003eac:	b086      	sub	sp, #24
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	60fb      	str	r3, [r7, #12]
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	60bb      	str	r3, [r7, #8]
 8003eba:	2300      	movs	r3, #0
 8003ebc:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	613b      	str	r3, [r7, #16]
   
   if(pObj->Is_Initialized == 0)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d17c      	bne.n	8003fc4 <LAN8742_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d002      	beq.n	8003ed8 <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2220      	movs	r2, #32
 8003edc:	601a      	str	r2, [r3, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8003ede:	2300      	movs	r3, #0
 8003ee0:	617b      	str	r3, [r7, #20]
 8003ee2:	e01c      	b.n	8003f1e <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	695b      	ldr	r3, [r3, #20]
 8003ee8:	f107 0208 	add.w	r2, r7, #8
 8003eec:	2112      	movs	r1, #18
 8003eee:	6978      	ldr	r0, [r7, #20]
 8003ef0:	4798      	blx	r3
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	da03      	bge.n	8003f00 <LAN8742_Init+0x56>
       { 
         status = LAN8742_STATUS_READ_ERROR;
 8003ef8:	f06f 0304 	mvn.w	r3, #4
 8003efc:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address 
            continue with next address */
         continue;
 8003efe:	e00b      	b.n	8003f18 <LAN8742_Init+0x6e>
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	f003 031f 	and.w	r3, r3, #31
 8003f06:	697a      	ldr	r2, [r7, #20]
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d105      	bne.n	8003f18 <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	697a      	ldr	r2, [r7, #20]
 8003f10:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8003f12:	2300      	movs	r3, #0
 8003f14:	613b      	str	r3, [r7, #16]
         break;
 8003f16:	e005      	b.n	8003f24 <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	3301      	adds	r3, #1
 8003f1c:	617b      	str	r3, [r7, #20]
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	2b1f      	cmp	r3, #31
 8003f22:	d9df      	bls.n	8003ee4 <LAN8742_Init+0x3a>
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2b1f      	cmp	r3, #31
 8003f2a:	d902      	bls.n	8003f32 <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8003f2c:	f06f 0302 	mvn.w	r3, #2
 8003f30:	613b      	str	r3, [r7, #16]
     }
     
     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d145      	bne.n	8003fc4 <LAN8742_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	691b      	ldr	r3, [r3, #16]
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	6810      	ldr	r0, [r2, #0]
 8003f40:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003f44:	2100      	movs	r1, #0
 8003f46:	4798      	blx	r3
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	db37      	blt.n	8003fbe <LAN8742_Init+0x114>
       { 
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	695b      	ldr	r3, [r3, #20]
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	6810      	ldr	r0, [r2, #0]
 8003f56:	f107 0208 	add.w	r2, r7, #8
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	4798      	blx	r3
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	db28      	blt.n	8003fb6 <LAN8742_Init+0x10c>
         { 
           tickstart = pObj->IO.GetTick();
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	699b      	ldr	r3, [r3, #24]
 8003f68:	4798      	blx	r3
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	60fb      	str	r3, [r7, #12]
           
           /* wait until software reset is done or timeout occured  */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8003f6e:	e01c      	b.n	8003faa <LAN8742_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	699b      	ldr	r3, [r3, #24]
 8003f74:	4798      	blx	r3
 8003f76:	4603      	mov	r3, r0
 8003f78:	461a      	mov	r2, r3
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003f82:	d80e      	bhi.n	8003fa2 <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	695b      	ldr	r3, [r3, #20]
 8003f88:	687a      	ldr	r2, [r7, #4]
 8003f8a:	6810      	ldr	r0, [r2, #0]
 8003f8c:	f107 0208 	add.w	r2, r7, #8
 8003f90:	2100      	movs	r1, #0
 8003f92:	4798      	blx	r3
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	da07      	bge.n	8003faa <LAN8742_Init+0x100>
               { 
                 status = LAN8742_STATUS_READ_ERROR;
 8003f9a:	f06f 0304 	mvn.w	r3, #4
 8003f9e:	613b      	str	r3, [r7, #16]
                 break;
 8003fa0:	e010      	b.n	8003fc4 <LAN8742_Init+0x11a>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 8003fa2:	f06f 0301 	mvn.w	r3, #1
 8003fa6:	613b      	str	r3, [r7, #16]
               break;
 8003fa8:	e00c      	b.n	8003fc4 <LAN8742_Init+0x11a>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d1dd      	bne.n	8003f70 <LAN8742_Init+0xc6>
 8003fb4:	e006      	b.n	8003fc4 <LAN8742_Init+0x11a>
             }
           } 
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 8003fb6:	f06f 0304 	mvn.w	r3, #4
 8003fba:	613b      	str	r3, [r7, #16]
 8003fbc:	e002      	b.n	8003fc4 <LAN8742_Init+0x11a>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 8003fbe:	f06f 0303 	mvn.w	r3, #3
 8003fc2:	613b      	str	r3, [r7, #16]
       }
     }
   }
      
   if(status == LAN8742_STATUS_OK)
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d112      	bne.n	8003ff0 <LAN8742_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	699b      	ldr	r3, [r3, #24]
 8003fce:	4798      	blx	r3
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	60fb      	str	r3, [r7, #12]
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 8003fd4:	bf00      	nop
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	699b      	ldr	r3, [r3, #24]
 8003fda:	4798      	blx	r3
 8003fdc:	4603      	mov	r3, r0
 8003fde:	461a      	mov	r2, r3
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003fe8:	d9f5      	bls.n	8003fd6 <LAN8742_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2201      	movs	r2, #1
 8003fee:	605a      	str	r2, [r3, #4]
   }
   
   return status;
 8003ff0:	693b      	ldr	r3, [r7, #16]
 }
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3718      	adds	r7, #24
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b084      	sub	sp, #16
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8004002:	2300      	movs	r3, #0
 8004004:	60fb      	str	r3, [r7, #12]
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	695b      	ldr	r3, [r3, #20]
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	6810      	ldr	r0, [r2, #0]
 800400e:	f107 020c 	add.w	r2, r7, #12
 8004012:	2101      	movs	r1, #1
 8004014:	4798      	blx	r3
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	da02      	bge.n	8004022 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 800401c:	f06f 0304 	mvn.w	r3, #4
 8004020:	e06e      	b.n	8004100 <LAN8742_GetLinkState+0x106>
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	695b      	ldr	r3, [r3, #20]
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	6810      	ldr	r0, [r2, #0]
 800402a:	f107 020c 	add.w	r2, r7, #12
 800402e:	2101      	movs	r1, #1
 8004030:	4798      	blx	r3
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	da02      	bge.n	800403e <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8004038:	f06f 0304 	mvn.w	r3, #4
 800403c:	e060      	b.n	8004100 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f003 0304 	and.w	r3, r3, #4
 8004044:	2b00      	cmp	r3, #0
 8004046:	d101      	bne.n	800404c <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
 8004048:	2301      	movs	r3, #1
 800404a:	e059      	b.n	8004100 <LAN8742_GetLinkState+0x106>
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	695b      	ldr	r3, [r3, #20]
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	6810      	ldr	r0, [r2, #0]
 8004054:	f107 020c 	add.w	r2, r7, #12
 8004058:	2100      	movs	r1, #0
 800405a:	4798      	blx	r3
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	da02      	bge.n	8004068 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8004062:	f06f 0304 	mvn.w	r3, #4
 8004066:	e04b      	b.n	8004100 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d11b      	bne.n	80040aa <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004078:	2b00      	cmp	r3, #0
 800407a:	d006      	beq.n	800408a <LAN8742_GetLinkState+0x90>
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004082:	2b00      	cmp	r3, #0
 8004084:	d001      	beq.n	800408a <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8004086:	2302      	movs	r3, #2
 8004088:	e03a      	b.n	8004100 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004090:	2b00      	cmp	r3, #0
 8004092:	d001      	beq.n	8004098 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8004094:	2303      	movs	r3, #3
 8004096:	e033      	b.n	8004100 <LAN8742_GetLinkState+0x106>
    }        
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d001      	beq.n	80040a6 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80040a2:	2304      	movs	r3, #4
 80040a4:	e02c      	b.n	8004100 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80040a6:	2305      	movs	r3, #5
 80040a8:	e02a      	b.n	8004100 <LAN8742_GetLinkState+0x106>
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	695b      	ldr	r3, [r3, #20]
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	6810      	ldr	r0, [r2, #0]
 80040b2:	f107 020c 	add.w	r2, r7, #12
 80040b6:	211f      	movs	r1, #31
 80040b8:	4798      	blx	r3
 80040ba:	4603      	mov	r3, r0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	da02      	bge.n	80040c6 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 80040c0:	f06f 0304 	mvn.w	r3, #4
 80040c4:	e01c      	b.n	8004100 <LAN8742_GetLinkState+0x106>
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d101      	bne.n	80040d4 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 80040d0:	2306      	movs	r3, #6
 80040d2:	e015      	b.n	8004100 <LAN8742_GetLinkState+0x106>
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f003 031c 	and.w	r3, r3, #28
 80040da:	2b18      	cmp	r3, #24
 80040dc:	d101      	bne.n	80040e2 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80040de:	2302      	movs	r3, #2
 80040e0:	e00e      	b.n	8004100 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f003 031c 	and.w	r3, r3, #28
 80040e8:	2b08      	cmp	r3, #8
 80040ea:	d101      	bne.n	80040f0 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e007      	b.n	8004100 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f003 031c 	and.w	r3, r3, #28
 80040f6:	2b14      	cmp	r3, #20
 80040f8:	d101      	bne.n	80040fe <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80040fa:	2304      	movs	r3, #4
 80040fc:	e000      	b.n	8004100 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80040fe:	2305      	movs	r3, #5
    }				
  }
}
 8004100:	4618      	mov	r0, r3
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800410e:	2003      	movs	r0, #3
 8004110:	f001 ff1c 	bl	8005f4c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004114:	f006 fcfa 	bl	800ab0c <HAL_RCC_GetSysClockFreq>
 8004118:	4602      	mov	r2, r0
 800411a:	4b15      	ldr	r3, [pc, #84]	; (8004170 <HAL_Init+0x68>)
 800411c:	699b      	ldr	r3, [r3, #24]
 800411e:	0a1b      	lsrs	r3, r3, #8
 8004120:	f003 030f 	and.w	r3, r3, #15
 8004124:	4913      	ldr	r1, [pc, #76]	; (8004174 <HAL_Init+0x6c>)
 8004126:	5ccb      	ldrb	r3, [r1, r3]
 8004128:	f003 031f 	and.w	r3, r3, #31
 800412c:	fa22 f303 	lsr.w	r3, r2, r3
 8004130:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004132:	4b0f      	ldr	r3, [pc, #60]	; (8004170 <HAL_Init+0x68>)
 8004134:	699b      	ldr	r3, [r3, #24]
 8004136:	f003 030f 	and.w	r3, r3, #15
 800413a:	4a0e      	ldr	r2, [pc, #56]	; (8004174 <HAL_Init+0x6c>)
 800413c:	5cd3      	ldrb	r3, [r2, r3]
 800413e:	f003 031f 	and.w	r3, r3, #31
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	fa22 f303 	lsr.w	r3, r2, r3
 8004148:	4a0b      	ldr	r2, [pc, #44]	; (8004178 <HAL_Init+0x70>)
 800414a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800414c:	4a0b      	ldr	r2, [pc, #44]	; (800417c <HAL_Init+0x74>)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004152:	2000      	movs	r0, #0
 8004154:	f000 f814 	bl	8004180 <HAL_InitTick>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d001      	beq.n	8004162 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e002      	b.n	8004168 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004162:	f7ff f949 	bl	80033f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	3708      	adds	r7, #8
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}
 8004170:	58024400 	.word	0x58024400
 8004174:	08020990 	.word	0x08020990
 8004178:	20000010 	.word	0x20000010
 800417c:	2000000c 	.word	0x2000000c

08004180 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004188:	4b15      	ldr	r3, [pc, #84]	; (80041e0 <HAL_InitTick+0x60>)
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d101      	bne.n	8004194 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e021      	b.n	80041d8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004194:	4b13      	ldr	r3, [pc, #76]	; (80041e4 <HAL_InitTick+0x64>)
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	4b11      	ldr	r3, [pc, #68]	; (80041e0 <HAL_InitTick+0x60>)
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	4619      	mov	r1, r3
 800419e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80041a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041aa:	4618      	mov	r0, r3
 80041ac:	f001 ff01 	bl	8005fb2 <HAL_SYSTICK_Config>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d001      	beq.n	80041ba <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e00e      	b.n	80041d8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2b0f      	cmp	r3, #15
 80041be:	d80a      	bhi.n	80041d6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80041c0:	2200      	movs	r2, #0
 80041c2:	6879      	ldr	r1, [r7, #4]
 80041c4:	f04f 30ff 	mov.w	r0, #4294967295
 80041c8:	f001 fecb 	bl	8005f62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80041cc:	4a06      	ldr	r2, [pc, #24]	; (80041e8 <HAL_InitTick+0x68>)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80041d2:	2300      	movs	r3, #0
 80041d4:	e000      	b.n	80041d8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3708      	adds	r7, #8
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	20000028 	.word	0x20000028
 80041e4:	2000000c 	.word	0x2000000c
 80041e8:	20000024 	.word	0x20000024

080041ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80041ec:	b480      	push	{r7}
 80041ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80041f0:	4b06      	ldr	r3, [pc, #24]	; (800420c <HAL_IncTick+0x20>)
 80041f2:	781b      	ldrb	r3, [r3, #0]
 80041f4:	461a      	mov	r2, r3
 80041f6:	4b06      	ldr	r3, [pc, #24]	; (8004210 <HAL_IncTick+0x24>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4413      	add	r3, r2
 80041fc:	4a04      	ldr	r2, [pc, #16]	; (8004210 <HAL_IncTick+0x24>)
 80041fe:	6013      	str	r3, [r2, #0]
}
 8004200:	bf00      	nop
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr
 800420a:	bf00      	nop
 800420c:	20000028 	.word	0x20000028
 8004210:	20000768 	.word	0x20000768

08004214 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004214:	b480      	push	{r7}
 8004216:	af00      	add	r7, sp, #0
  return uwTick;
 8004218:	4b03      	ldr	r3, [pc, #12]	; (8004228 <HAL_GetTick+0x14>)
 800421a:	681b      	ldr	r3, [r3, #0]
}
 800421c:	4618      	mov	r0, r3
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr
 8004226:	bf00      	nop
 8004228:	20000768 	.word	0x20000768

0800422c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004234:	f7ff ffee 	bl	8004214 <HAL_GetTick>
 8004238:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004244:	d005      	beq.n	8004252 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004246:	4b0a      	ldr	r3, [pc, #40]	; (8004270 <HAL_Delay+0x44>)
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	461a      	mov	r2, r3
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	4413      	add	r3, r2
 8004250:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004252:	bf00      	nop
 8004254:	f7ff ffde 	bl	8004214 <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	68fa      	ldr	r2, [r7, #12]
 8004260:	429a      	cmp	r2, r3
 8004262:	d8f7      	bhi.n	8004254 <HAL_Delay+0x28>
  {
  }
}
 8004264:	bf00      	nop
 8004266:	bf00      	nop
 8004268:	3710      	adds	r7, #16
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	20000028 	.word	0x20000028

08004274 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004274:	b480      	push	{r7}
 8004276:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004278:	4b03      	ldr	r3, [pc, #12]	; (8004288 <HAL_GetREVID+0x14>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	0c1b      	lsrs	r3, r3, #16
}
 800427e:	4618      	mov	r0, r3
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr
 8004288:	5c001000 	.word	0x5c001000

0800428c <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8004294:	4b06      	ldr	r3, [pc, #24]	; (80042b0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800429c:	4904      	ldr	r1, [pc, #16]	; (80042b0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	604b      	str	r3, [r1, #4]
}
 80042a4:	bf00      	nop
 80042a6:	370c      	adds	r7, #12
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr
 80042b0:	58000400 	.word	0x58000400

080042b4 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80042be:	4b07      	ldr	r3, [pc, #28]	; (80042dc <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80042c0:	685a      	ldr	r2, [r3, #4]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	43db      	mvns	r3, r3
 80042c6:	401a      	ands	r2, r3
 80042c8:	4904      	ldr	r1, [pc, #16]	; (80042dc <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	604b      	str	r3, [r1, #4]
}
 80042d0:	bf00      	nop
 80042d2:	370c      	adds	r7, #12
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr
 80042dc:	58000400 	.word	0x58000400

080042e0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	431a      	orrs	r2, r3
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	609a      	str	r2, [r3, #8]
}
 80042fa:	bf00      	nop
 80042fc:	370c      	adds	r7, #12
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr

08004306 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004306:	b480      	push	{r7}
 8004308:	b083      	sub	sp, #12
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]
 800430e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	431a      	orrs	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	609a      	str	r2, [r3, #8]
}
 8004320:	bf00      	nop
 8004322:	370c      	adds	r7, #12
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr

0800432c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800432c:	b480      	push	{r7}
 800432e:	b083      	sub	sp, #12
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800433c:	4618      	mov	r0, r3
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004348:	b480      	push	{r7}
 800434a:	b087      	sub	sp, #28
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
 8004354:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	3360      	adds	r3, #96	; 0x60
 800435a:	461a      	mov	r2, r3
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	4413      	add	r3, r2
 8004362:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	430b      	orrs	r3, r1
 8004376:	431a      	orrs	r2, r3
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800437c:	bf00      	nop
 800437e:	371c      	adds	r7, #28
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr

08004388 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8004388:	b480      	push	{r7}
 800438a:	b085      	sub	sp, #20
 800438c:	af00      	add	r7, sp, #0
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	691b      	ldr	r3, [r3, #16]
 8004398:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	f003 031f 	and.w	r3, r3, #31
 80043a2:	6879      	ldr	r1, [r7, #4]
 80043a4:	fa01 f303 	lsl.w	r3, r1, r3
 80043a8:	431a      	orrs	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	611a      	str	r2, [r3, #16]
}
 80043ae:	bf00      	nop
 80043b0:	3714      	adds	r7, #20
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr

080043ba <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80043ba:	b480      	push	{r7}
 80043bc:	b087      	sub	sp, #28
 80043be:	af00      	add	r7, sp, #0
 80043c0:	60f8      	str	r0, [r7, #12]
 80043c2:	60b9      	str	r1, [r7, #8]
 80043c4:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	3360      	adds	r3, #96	; 0x60
 80043ca:	461a      	mov	r2, r3
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	4413      	add	r3, r2
 80043d2:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	431a      	orrs	r2, r3
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	601a      	str	r2, [r3, #0]
  }
}
 80043e4:	bf00      	nop
 80043e6:	371c      	adds	r7, #28
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004400:	2b00      	cmp	r3, #0
 8004402:	d101      	bne.n	8004408 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004404:	2301      	movs	r3, #1
 8004406:	e000      	b.n	800440a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004408:	2300      	movs	r3, #0
}
 800440a:	4618      	mov	r0, r3
 800440c:	370c      	adds	r7, #12
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr

08004416 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004416:	b480      	push	{r7}
 8004418:	b087      	sub	sp, #28
 800441a:	af00      	add	r7, sp, #0
 800441c:	60f8      	str	r0, [r7, #12]
 800441e:	60b9      	str	r1, [r7, #8]
 8004420:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	3330      	adds	r3, #48	; 0x30
 8004426:	461a      	mov	r2, r3
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	0a1b      	lsrs	r3, r3, #8
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	f003 030c 	and.w	r3, r3, #12
 8004432:	4413      	add	r3, r2
 8004434:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	f003 031f 	and.w	r3, r3, #31
 8004440:	211f      	movs	r1, #31
 8004442:	fa01 f303 	lsl.w	r3, r1, r3
 8004446:	43db      	mvns	r3, r3
 8004448:	401a      	ands	r2, r3
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	0e9b      	lsrs	r3, r3, #26
 800444e:	f003 011f 	and.w	r1, r3, #31
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	f003 031f 	and.w	r3, r3, #31
 8004458:	fa01 f303 	lsl.w	r3, r1, r3
 800445c:	431a      	orrs	r2, r3
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004462:	bf00      	nop
 8004464:	371c      	adds	r7, #28
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr

0800446e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800446e:	b480      	push	{r7}
 8004470:	b083      	sub	sp, #12
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800447a:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800447e:	2b00      	cmp	r3, #0
 8004480:	d101      	bne.n	8004486 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8004482:	2301      	movs	r3, #1
 8004484:	e000      	b.n	8004488 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	370c      	adds	r7, #12
 800448c:	46bd      	mov	sp, r7
 800448e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004492:	4770      	bx	lr

08004494 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004494:	b480      	push	{r7}
 8004496:	b087      	sub	sp, #28
 8004498:	af00      	add	r7, sp, #0
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	3314      	adds	r3, #20
 80044a4:	461a      	mov	r2, r3
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	0e5b      	lsrs	r3, r3, #25
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	f003 0304 	and.w	r3, r3, #4
 80044b0:	4413      	add	r3, r2
 80044b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	0d1b      	lsrs	r3, r3, #20
 80044bc:	f003 031f 	and.w	r3, r3, #31
 80044c0:	2107      	movs	r1, #7
 80044c2:	fa01 f303 	lsl.w	r3, r1, r3
 80044c6:	43db      	mvns	r3, r3
 80044c8:	401a      	ands	r2, r3
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	0d1b      	lsrs	r3, r3, #20
 80044ce:	f003 031f 	and.w	r3, r3, #31
 80044d2:	6879      	ldr	r1, [r7, #4]
 80044d4:	fa01 f303 	lsl.w	r3, r1, r3
 80044d8:	431a      	orrs	r2, r3
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80044de:	bf00      	nop
 80044e0:	371c      	adds	r7, #28
 80044e2:	46bd      	mov	sp, r7
 80044e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e8:	4770      	bx	lr
	...

080044ec <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b085      	sub	sp, #20
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004504:	43db      	mvns	r3, r3
 8004506:	401a      	ands	r2, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	f003 0318 	and.w	r3, r3, #24
 800450e:	4908      	ldr	r1, [pc, #32]	; (8004530 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004510:	40d9      	lsrs	r1, r3
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	400b      	ands	r3, r1
 8004516:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800451a:	431a      	orrs	r2, r3
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8004522:	bf00      	nop
 8004524:	3714      	adds	r7, #20
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr
 800452e:	bf00      	nop
 8004530:	000fffff 	.word	0x000fffff

08004534 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	f003 031f 	and.w	r3, r3, #31
}
 8004544:	4618      	mov	r0, r3
 8004546:	370c      	adds	r7, #12
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 8004560:	4618      	mov	r0, r3
 8004562:	370c      	adds	r7, #12
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr

0800456c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	689a      	ldr	r2, [r3, #8]
 8004578:	4b04      	ldr	r3, [pc, #16]	; (800458c <LL_ADC_DisableDeepPowerDown+0x20>)
 800457a:	4013      	ands	r3, r2
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	6093      	str	r3, [r2, #8]
}
 8004580:	bf00      	nop
 8004582:	370c      	adds	r7, #12
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr
 800458c:	5fffffc0 	.word	0x5fffffc0

08004590 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004590:	b480      	push	{r7}
 8004592:	b083      	sub	sp, #12
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045a4:	d101      	bne.n	80045aa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80045a6:	2301      	movs	r3, #1
 80045a8:	e000      	b.n	80045ac <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	689a      	ldr	r2, [r3, #8]
 80045c4:	4b05      	ldr	r3, [pc, #20]	; (80045dc <LL_ADC_EnableInternalRegulator+0x24>)
 80045c6:	4013      	ands	r3, r2
 80045c8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80045d0:	bf00      	nop
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr
 80045dc:	6fffffc0 	.word	0x6fffffc0

080045e0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80045f4:	d101      	bne.n	80045fa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80045f6:	2301      	movs	r3, #1
 80045f8:	e000      	b.n	80045fc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80045fa:	2300      	movs	r3, #0
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	370c      	adds	r7, #12
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr

08004608 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	689a      	ldr	r2, [r3, #8]
 8004614:	4b05      	ldr	r3, [pc, #20]	; (800462c <LL_ADC_Enable+0x24>)
 8004616:	4013      	ands	r3, r2
 8004618:	f043 0201 	orr.w	r2, r3, #1
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004620:	bf00      	nop
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr
 800462c:	7fffffc0 	.word	0x7fffffc0

08004630 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	689a      	ldr	r2, [r3, #8]
 800463c:	4b05      	ldr	r3, [pc, #20]	; (8004654 <LL_ADC_Disable+0x24>)
 800463e:	4013      	ands	r3, r2
 8004640:	f043 0202 	orr.w	r2, r3, #2
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004648:	bf00      	nop
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr
 8004654:	7fffffc0 	.word	0x7fffffc0

08004658 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	f003 0301 	and.w	r3, r3, #1
 8004668:	2b01      	cmp	r3, #1
 800466a:	d101      	bne.n	8004670 <LL_ADC_IsEnabled+0x18>
 800466c:	2301      	movs	r3, #1
 800466e:	e000      	b.n	8004672 <LL_ADC_IsEnabled+0x1a>
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	370c      	adds	r7, #12
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr

0800467e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800467e:	b480      	push	{r7}
 8004680:	b083      	sub	sp, #12
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	f003 0302 	and.w	r3, r3, #2
 800468e:	2b02      	cmp	r3, #2
 8004690:	d101      	bne.n	8004696 <LL_ADC_IsDisableOngoing+0x18>
 8004692:	2301      	movs	r3, #1
 8004694:	e000      	b.n	8004698 <LL_ADC_IsDisableOngoing+0x1a>
 8004696:	2300      	movs	r3, #0
}
 8004698:	4618      	mov	r0, r3
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	689a      	ldr	r2, [r3, #8]
 80046b0:	4b05      	ldr	r3, [pc, #20]	; (80046c8 <LL_ADC_REG_StartConversion+0x24>)
 80046b2:	4013      	ands	r3, r2
 80046b4:	f043 0204 	orr.w	r2, r3, #4
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80046bc:	bf00      	nop
 80046be:	370c      	adds	r7, #12
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr
 80046c8:	7fffffc0 	.word	0x7fffffc0

080046cc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b083      	sub	sp, #12
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f003 0304 	and.w	r3, r3, #4
 80046dc:	2b04      	cmp	r3, #4
 80046de:	d101      	bne.n	80046e4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80046e0:	2301      	movs	r3, #1
 80046e2:	e000      	b.n	80046e6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	370c      	adds	r7, #12
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr

080046f2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80046f2:	b480      	push	{r7}
 80046f4:	b083      	sub	sp, #12
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	f003 0308 	and.w	r3, r3, #8
 8004702:	2b08      	cmp	r3, #8
 8004704:	d101      	bne.n	800470a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004706:	2301      	movs	r3, #1
 8004708:	e000      	b.n	800470c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004718:	b590      	push	{r4, r7, lr}
 800471a:	b089      	sub	sp, #36	; 0x24
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004720:	2300      	movs	r3, #0
 8004722:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004724:	2300      	movs	r3, #0
 8004726:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d101      	bne.n	8004732 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e18f      	b.n	8004a52 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	68db      	ldr	r3, [r3, #12]
 8004736:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800473c:	2b00      	cmp	r3, #0
 800473e:	d109      	bne.n	8004754 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	f7fe fe73 	bl	800342c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4618      	mov	r0, r3
 800475a:	f7ff ff19 	bl	8004590 <LL_ADC_IsDeepPowerDownEnabled>
 800475e:	4603      	mov	r3, r0
 8004760:	2b00      	cmp	r3, #0
 8004762:	d004      	beq.n	800476e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4618      	mov	r0, r3
 800476a:	f7ff feff 	bl	800456c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4618      	mov	r0, r3
 8004774:	f7ff ff34 	bl	80045e0 <LL_ADC_IsInternalRegulatorEnabled>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d114      	bne.n	80047a8 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4618      	mov	r0, r3
 8004784:	f7ff ff18 	bl	80045b8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004788:	4b87      	ldr	r3, [pc, #540]	; (80049a8 <HAL_ADC_Init+0x290>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	099b      	lsrs	r3, r3, #6
 800478e:	4a87      	ldr	r2, [pc, #540]	; (80049ac <HAL_ADC_Init+0x294>)
 8004790:	fba2 2303 	umull	r2, r3, r2, r3
 8004794:	099b      	lsrs	r3, r3, #6
 8004796:	3301      	adds	r3, #1
 8004798:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800479a:	e002      	b.n	80047a2 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	3b01      	subs	r3, #1
 80047a0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d1f9      	bne.n	800479c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4618      	mov	r0, r3
 80047ae:	f7ff ff17 	bl	80045e0 <LL_ADC_IsInternalRegulatorEnabled>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d10d      	bne.n	80047d4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047bc:	f043 0210 	orr.w	r2, r3, #16
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047c8:	f043 0201 	orr.w	r2, r3, #1
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4618      	mov	r0, r3
 80047da:	f7ff ff77 	bl	80046cc <LL_ADC_REG_IsConversionOngoing>
 80047de:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047e4:	f003 0310 	and.w	r3, r3, #16
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f040 8129 	bne.w	8004a40 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	f040 8125 	bne.w	8004a40 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047fa:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80047fe:	f043 0202 	orr.w	r2, r3, #2
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4618      	mov	r0, r3
 800480c:	f7ff ff24 	bl	8004658 <LL_ADC_IsEnabled>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d136      	bne.n	8004884 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a65      	ldr	r2, [pc, #404]	; (80049b0 <HAL_ADC_Init+0x298>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d004      	beq.n	800482a <HAL_ADC_Init+0x112>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a63      	ldr	r2, [pc, #396]	; (80049b4 <HAL_ADC_Init+0x29c>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d10e      	bne.n	8004848 <HAL_ADC_Init+0x130>
 800482a:	4861      	ldr	r0, [pc, #388]	; (80049b0 <HAL_ADC_Init+0x298>)
 800482c:	f7ff ff14 	bl	8004658 <LL_ADC_IsEnabled>
 8004830:	4604      	mov	r4, r0
 8004832:	4860      	ldr	r0, [pc, #384]	; (80049b4 <HAL_ADC_Init+0x29c>)
 8004834:	f7ff ff10 	bl	8004658 <LL_ADC_IsEnabled>
 8004838:	4603      	mov	r3, r0
 800483a:	4323      	orrs	r3, r4
 800483c:	2b00      	cmp	r3, #0
 800483e:	bf0c      	ite	eq
 8004840:	2301      	moveq	r3, #1
 8004842:	2300      	movne	r3, #0
 8004844:	b2db      	uxtb	r3, r3
 8004846:	e008      	b.n	800485a <HAL_ADC_Init+0x142>
 8004848:	485b      	ldr	r0, [pc, #364]	; (80049b8 <HAL_ADC_Init+0x2a0>)
 800484a:	f7ff ff05 	bl	8004658 <LL_ADC_IsEnabled>
 800484e:	4603      	mov	r3, r0
 8004850:	2b00      	cmp	r3, #0
 8004852:	bf0c      	ite	eq
 8004854:	2301      	moveq	r3, #1
 8004856:	2300      	movne	r3, #0
 8004858:	b2db      	uxtb	r3, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	d012      	beq.n	8004884 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a53      	ldr	r2, [pc, #332]	; (80049b0 <HAL_ADC_Init+0x298>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d004      	beq.n	8004872 <HAL_ADC_Init+0x15a>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a51      	ldr	r2, [pc, #324]	; (80049b4 <HAL_ADC_Init+0x29c>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d101      	bne.n	8004876 <HAL_ADC_Init+0x15e>
 8004872:	4a52      	ldr	r2, [pc, #328]	; (80049bc <HAL_ADC_Init+0x2a4>)
 8004874:	e000      	b.n	8004878 <HAL_ADC_Init+0x160>
 8004876:	4a52      	ldr	r2, [pc, #328]	; (80049c0 <HAL_ADC_Init+0x2a8>)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	4619      	mov	r1, r3
 800487e:	4610      	mov	r0, r2
 8004880:	f7ff fd2e 	bl	80042e0 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8004884:	f7ff fcf6 	bl	8004274 <HAL_GetREVID>
 8004888:	4603      	mov	r3, r0
 800488a:	f241 0203 	movw	r2, #4099	; 0x1003
 800488e:	4293      	cmp	r3, r2
 8004890:	d914      	bls.n	80048bc <HAL_ADC_Init+0x1a4>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	2b10      	cmp	r3, #16
 8004898:	d110      	bne.n	80048bc <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	7d5b      	ldrb	r3, [r3, #21]
 800489e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80048a4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80048aa:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	7f1b      	ldrb	r3, [r3, #28]
 80048b0:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80048b2:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80048b4:	f043 030c 	orr.w	r3, r3, #12
 80048b8:	61bb      	str	r3, [r7, #24]
 80048ba:	e00d      	b.n	80048d8 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	7d5b      	ldrb	r3, [r3, #21]
 80048c0:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80048c6:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80048cc:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	7f1b      	ldrb	r3, [r3, #28]
 80048d2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80048d4:	4313      	orrs	r3, r2
 80048d6:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	7f1b      	ldrb	r3, [r3, #28]
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d106      	bne.n	80048ee <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6a1b      	ldr	r3, [r3, #32]
 80048e4:	3b01      	subs	r3, #1
 80048e6:	045b      	lsls	r3, r3, #17
 80048e8:	69ba      	ldr	r2, [r7, #24]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d009      	beq.n	800490a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048fa:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004902:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004904:	69ba      	ldr	r2, [r7, #24]
 8004906:	4313      	orrs	r3, r2
 8004908:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68da      	ldr	r2, [r3, #12]
 8004910:	4b2c      	ldr	r3, [pc, #176]	; (80049c4 <HAL_ADC_Init+0x2ac>)
 8004912:	4013      	ands	r3, r2
 8004914:	687a      	ldr	r2, [r7, #4]
 8004916:	6812      	ldr	r2, [r2, #0]
 8004918:	69b9      	ldr	r1, [r7, #24]
 800491a:	430b      	orrs	r3, r1
 800491c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4618      	mov	r0, r3
 8004924:	f7ff fed2 	bl	80046cc <LL_ADC_REG_IsConversionOngoing>
 8004928:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4618      	mov	r0, r3
 8004930:	f7ff fedf 	bl	80046f2 <LL_ADC_INJ_IsConversionOngoing>
 8004934:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004936:	693b      	ldr	r3, [r7, #16]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d15f      	bne.n	80049fc <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d15c      	bne.n	80049fc <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	7d1b      	ldrb	r3, [r3, #20]
 8004946:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 800494c:	4313      	orrs	r3, r2
 800494e:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	68da      	ldr	r2, [r3, #12]
 8004956:	4b1c      	ldr	r3, [pc, #112]	; (80049c8 <HAL_ADC_Init+0x2b0>)
 8004958:	4013      	ands	r3, r2
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	6812      	ldr	r2, [r2, #0]
 800495e:	69b9      	ldr	r1, [r7, #24]
 8004960:	430b      	orrs	r3, r1
 8004962:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800496a:	2b01      	cmp	r3, #1
 800496c:	d130      	bne.n	80049d0 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004972:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	691a      	ldr	r2, [r3, #16]
 800497a:	4b14      	ldr	r3, [pc, #80]	; (80049cc <HAL_ADC_Init+0x2b4>)
 800497c:	4013      	ands	r3, r2
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004982:	3a01      	subs	r2, #1
 8004984:	0411      	lsls	r1, r2, #16
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800498a:	4311      	orrs	r1, r2
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004990:	4311      	orrs	r1, r2
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004996:	430a      	orrs	r2, r1
 8004998:	431a      	orrs	r2, r3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f042 0201 	orr.w	r2, r2, #1
 80049a2:	611a      	str	r2, [r3, #16]
 80049a4:	e01c      	b.n	80049e0 <HAL_ADC_Init+0x2c8>
 80049a6:	bf00      	nop
 80049a8:	2000000c 	.word	0x2000000c
 80049ac:	053e2d63 	.word	0x053e2d63
 80049b0:	40022000 	.word	0x40022000
 80049b4:	40022100 	.word	0x40022100
 80049b8:	58026000 	.word	0x58026000
 80049bc:	40022300 	.word	0x40022300
 80049c0:	58026300 	.word	0x58026300
 80049c4:	fff0c003 	.word	0xfff0c003
 80049c8:	ffffbffc 	.word	0xffffbffc
 80049cc:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	691a      	ldr	r2, [r3, #16]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f022 0201 	bic.w	r2, r2, #1
 80049de:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	430a      	orrs	r2, r1
 80049f4:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f001 f804 	bl	8005a04 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d10c      	bne.n	8004a1e <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a0a:	f023 010f 	bic.w	r1, r3, #15
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	699b      	ldr	r3, [r3, #24]
 8004a12:	1e5a      	subs	r2, r3, #1
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	430a      	orrs	r2, r1
 8004a1a:	631a      	str	r2, [r3, #48]	; 0x30
 8004a1c:	e007      	b.n	8004a2e <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f022 020f 	bic.w	r2, r2, #15
 8004a2c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a32:	f023 0303 	bic.w	r3, r3, #3
 8004a36:	f043 0201 	orr.w	r2, r3, #1
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	655a      	str	r2, [r3, #84]	; 0x54
 8004a3e:	e007      	b.n	8004a50 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a44:	f043 0210 	orr.w	r2, r3, #16
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004a50:	7ffb      	ldrb	r3, [r7, #31]
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3724      	adds	r7, #36	; 0x24
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd90      	pop	{r4, r7, pc}
 8004a5a:	bf00      	nop

08004a5c <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b086      	sub	sp, #24
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a92      	ldr	r2, [pc, #584]	; (8004cb4 <HAL_ADC_Start_IT+0x258>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d004      	beq.n	8004a78 <HAL_ADC_Start_IT+0x1c>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a91      	ldr	r2, [pc, #580]	; (8004cb8 <HAL_ADC_Start_IT+0x25c>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d101      	bne.n	8004a7c <HAL_ADC_Start_IT+0x20>
 8004a78:	4b90      	ldr	r3, [pc, #576]	; (8004cbc <HAL_ADC_Start_IT+0x260>)
 8004a7a:	e000      	b.n	8004a7e <HAL_ADC_Start_IT+0x22>
 8004a7c:	4b90      	ldr	r3, [pc, #576]	; (8004cc0 <HAL_ADC_Start_IT+0x264>)
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f7ff fd58 	bl	8004534 <LL_ADC_GetMultimode>
 8004a84:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f7ff fe1e 	bl	80046cc <LL_ADC_REG_IsConversionOngoing>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	f040 8118 	bne.w	8004cc8 <HAL_ADC_Start_IT+0x26c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d101      	bne.n	8004aa6 <HAL_ADC_Start_IT+0x4a>
 8004aa2:	2302      	movs	r3, #2
 8004aa4:	e113      	b.n	8004cce <HAL_ADC_Start_IT+0x272>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f000 febe 	bl	8005830 <ADC_Enable>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004ab8:	7dfb      	ldrb	r3, [r7, #23]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	f040 80f5 	bne.w	8004caa <HAL_ADC_Start_IT+0x24e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004ac4:	4b7f      	ldr	r3, [pc, #508]	; (8004cc4 <HAL_ADC_Start_IT+0x268>)
 8004ac6:	4013      	ands	r3, r2
 8004ac8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a78      	ldr	r2, [pc, #480]	; (8004cb8 <HAL_ADC_Start_IT+0x25c>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d002      	beq.n	8004ae0 <HAL_ADC_Start_IT+0x84>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	e000      	b.n	8004ae2 <HAL_ADC_Start_IT+0x86>
 8004ae0:	4b74      	ldr	r3, [pc, #464]	; (8004cb4 <HAL_ADC_Start_IT+0x258>)
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	6812      	ldr	r2, [r2, #0]
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d002      	beq.n	8004af0 <HAL_ADC_Start_IT+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d105      	bne.n	8004afc <HAL_ADC_Start_IT+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004af4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d006      	beq.n	8004b16 <HAL_ADC_Start_IT+0xba>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b0c:	f023 0206 	bic.w	r2, r3, #6
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	659a      	str	r2, [r3, #88]	; 0x58
 8004b14:	e002      	b.n	8004b1c <HAL_ADC_Start_IT+0xc0>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	221c      	movs	r2, #28
 8004b22:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2200      	movs	r2, #0
 8004b28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	685a      	ldr	r2, [r3, #4]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f022 021c 	bic.w	r2, r2, #28
 8004b3a:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	691b      	ldr	r3, [r3, #16]
 8004b40:	2b08      	cmp	r3, #8
 8004b42:	d108      	bne.n	8004b56 <HAL_ADC_Start_IT+0xfa>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	685a      	ldr	r2, [r3, #4]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f042 0208 	orr.w	r2, r2, #8
 8004b52:	605a      	str	r2, [r3, #4]
          break;
 8004b54:	e008      	b.n	8004b68 <HAL_ADC_Start_IT+0x10c>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	685a      	ldr	r2, [r3, #4]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f042 0204 	orr.w	r2, r2, #4
 8004b64:	605a      	str	r2, [r3, #4]
          break;
 8004b66:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d107      	bne.n	8004b80 <HAL_ADC_Start_IT+0x124>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	685a      	ldr	r2, [r3, #4]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f042 0210 	orr.w	r2, r2, #16
 8004b7e:	605a      	str	r2, [r3, #4]
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a4c      	ldr	r2, [pc, #304]	; (8004cb8 <HAL_ADC_Start_IT+0x25c>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d002      	beq.n	8004b90 <HAL_ADC_Start_IT+0x134>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	e000      	b.n	8004b92 <HAL_ADC_Start_IT+0x136>
 8004b90:	4b48      	ldr	r3, [pc, #288]	; (8004cb4 <HAL_ADC_Start_IT+0x258>)
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	6812      	ldr	r2, [r2, #0]
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d008      	beq.n	8004bac <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d005      	beq.n	8004bac <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	2b05      	cmp	r3, #5
 8004ba4:	d002      	beq.n	8004bac <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	2b09      	cmp	r3, #9
 8004baa:	d13a      	bne.n	8004c22 <HAL_ADC_Start_IT+0x1c6>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d02d      	beq.n	8004c16 <HAL_ADC_Start_IT+0x1ba>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bbe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004bc2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	691b      	ldr	r3, [r3, #16]
 8004bce:	2b08      	cmp	r3, #8
 8004bd0:	d110      	bne.n	8004bf4 <HAL_ADC_Start_IT+0x198>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	685a      	ldr	r2, [r3, #4]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f022 0220 	bic.w	r2, r2, #32
 8004be0:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	685a      	ldr	r2, [r3, #4]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bf0:	605a      	str	r2, [r3, #4]
              break;
 8004bf2:	e010      	b.n	8004c16 <HAL_ADC_Start_IT+0x1ba>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	685a      	ldr	r2, [r3, #4]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c02:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	685a      	ldr	r2, [r3, #4]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f042 0220 	orr.w	r2, r2, #32
 8004c12:	605a      	str	r2, [r3, #4]
              break;
 8004c14:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f7ff fd42 	bl	80046a4 <LL_ADC_REG_StartConversion>
 8004c20:	e054      	b.n	8004ccc <HAL_ADC_Start_IT+0x270>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c26:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a21      	ldr	r2, [pc, #132]	; (8004cb8 <HAL_ADC_Start_IT+0x25c>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d002      	beq.n	8004c3e <HAL_ADC_Start_IT+0x1e2>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	e000      	b.n	8004c40 <HAL_ADC_Start_IT+0x1e4>
 8004c3e:	4b1d      	ldr	r3, [pc, #116]	; (8004cb4 <HAL_ADC_Start_IT+0x258>)
 8004c40:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d03e      	beq.n	8004ccc <HAL_ADC_Start_IT+0x270>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c52:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004c56:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	655a      	str	r2, [r3, #84]	; 0x54
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	2b08      	cmp	r3, #8
 8004c64:	d110      	bne.n	8004c88 <HAL_ADC_Start_IT+0x22c>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	685a      	ldr	r2, [r3, #4]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f022 0220 	bic.w	r2, r2, #32
 8004c74:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	685a      	ldr	r2, [r3, #4]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c84:	605a      	str	r2, [r3, #4]
              break;
 8004c86:	e021      	b.n	8004ccc <HAL_ADC_Start_IT+0x270>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	685a      	ldr	r2, [r3, #4]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c96:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	685a      	ldr	r2, [r3, #4]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f042 0220 	orr.w	r2, r2, #32
 8004ca6:	605a      	str	r2, [r3, #4]
              break;
 8004ca8:	e010      	b.n	8004ccc <HAL_ADC_Start_IT+0x270>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8004cb2:	e00b      	b.n	8004ccc <HAL_ADC_Start_IT+0x270>
 8004cb4:	40022000 	.word	0x40022000
 8004cb8:	40022100 	.word	0x40022100
 8004cbc:	40022300 	.word	0x40022300
 8004cc0:	58026300 	.word	0x58026300
 8004cc4:	fffff0fe 	.word	0xfffff0fe
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004cc8:	2302      	movs	r3, #2
 8004cca:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004ccc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3718      	adds	r7, #24
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop

08004cd8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	370c      	adds	r7, #12
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
	...

08004cf4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b08a      	sub	sp, #40	; 0x28
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a87      	ldr	r2, [pc, #540]	; (8004f34 <HAL_ADC_IRQHandler+0x240>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d004      	beq.n	8004d24 <HAL_ADC_IRQHandler+0x30>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a86      	ldr	r2, [pc, #536]	; (8004f38 <HAL_ADC_IRQHandler+0x244>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d101      	bne.n	8004d28 <HAL_ADC_IRQHandler+0x34>
 8004d24:	4b85      	ldr	r3, [pc, #532]	; (8004f3c <HAL_ADC_IRQHandler+0x248>)
 8004d26:	e000      	b.n	8004d2a <HAL_ADC_IRQHandler+0x36>
 8004d28:	4b85      	ldr	r3, [pc, #532]	; (8004f40 <HAL_ADC_IRQHandler+0x24c>)
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7ff fc02 	bl	8004534 <LL_ADC_GetMultimode>
 8004d30:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	f003 0302 	and.w	r3, r3, #2
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d017      	beq.n	8004d6c <HAL_ADC_IRQHandler+0x78>
 8004d3c:	69bb      	ldr	r3, [r7, #24]
 8004d3e:	f003 0302 	and.w	r3, r3, #2
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d012      	beq.n	8004d6c <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d4a:	f003 0310 	and.w	r3, r3, #16
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d105      	bne.n	8004d5e <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d56:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f001 f81a 	bl	8005d98 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2202      	movs	r2, #2
 8004d6a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	f003 0304 	and.w	r3, r3, #4
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d004      	beq.n	8004d80 <HAL_ADC_IRQHandler+0x8c>
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	f003 0304 	and.w	r3, r3, #4
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d10a      	bne.n	8004d96 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	f000 8083 	beq.w	8004e92 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004d8c:	69bb      	ldr	r3, [r7, #24]
 8004d8e:	f003 0308 	and.w	r3, r3, #8
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d07d      	beq.n	8004e92 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d9a:	f003 0310 	and.w	r3, r3, #16
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d105      	bne.n	8004dae <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004da6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4618      	mov	r0, r3
 8004db4:	f7ff fb1c 	bl	80043f0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d062      	beq.n	8004e84 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a5d      	ldr	r2, [pc, #372]	; (8004f38 <HAL_ADC_IRQHandler+0x244>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d002      	beq.n	8004dce <HAL_ADC_IRQHandler+0xda>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	e000      	b.n	8004dd0 <HAL_ADC_IRQHandler+0xdc>
 8004dce:	4b59      	ldr	r3, [pc, #356]	; (8004f34 <HAL_ADC_IRQHandler+0x240>)
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	6812      	ldr	r2, [r2, #0]
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d008      	beq.n	8004dea <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d005      	beq.n	8004dea <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	2b05      	cmp	r3, #5
 8004de2:	d002      	beq.n	8004dea <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	2b09      	cmp	r3, #9
 8004de8:	d104      	bne.n	8004df4 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	623b      	str	r3, [r7, #32]
 8004df2:	e00c      	b.n	8004e0e <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a4f      	ldr	r2, [pc, #316]	; (8004f38 <HAL_ADC_IRQHandler+0x244>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d002      	beq.n	8004e04 <HAL_ADC_IRQHandler+0x110>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	e000      	b.n	8004e06 <HAL_ADC_IRQHandler+0x112>
 8004e04:	4b4b      	ldr	r3, [pc, #300]	; (8004f34 <HAL_ADC_IRQHandler+0x240>)
 8004e06:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004e0e:	6a3b      	ldr	r3, [r7, #32]
 8004e10:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d135      	bne.n	8004e84 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 0308 	and.w	r3, r3, #8
 8004e22:	2b08      	cmp	r3, #8
 8004e24:	d12e      	bne.n	8004e84 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f7ff fc4e 	bl	80046cc <LL_ADC_REG_IsConversionOngoing>
 8004e30:	4603      	mov	r3, r0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d11a      	bne.n	8004e6c <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	685a      	ldr	r2, [r3, #4]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f022 020c 	bic.w	r2, r2, #12
 8004e44:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d112      	bne.n	8004e84 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e62:	f043 0201 	orr.w	r2, r3, #1
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	655a      	str	r2, [r3, #84]	; 0x54
 8004e6a:	e00b      	b.n	8004e84 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e70:	f043 0210 	orr.w	r2, r3, #16
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e7c:	f043 0201 	orr.w	r2, r3, #1
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f7fe fa09 	bl	800329c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	220c      	movs	r2, #12
 8004e90:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	f003 0320 	and.w	r3, r3, #32
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d004      	beq.n	8004ea6 <HAL_ADC_IRQHandler+0x1b2>
 8004e9c:	69bb      	ldr	r3, [r7, #24]
 8004e9e:	f003 0320 	and.w	r3, r3, #32
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d10b      	bne.n	8004ebe <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004ea6:	69fb      	ldr	r3, [r7, #28]
 8004ea8:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	f000 80a0 	beq.w	8004ff2 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	f000 809a 	beq.w	8004ff2 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ec2:	f003 0310 	and.w	r3, r3, #16
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d105      	bne.n	8004ed6 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ece:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4618      	mov	r0, r3
 8004edc:	f7ff fac7 	bl	800446e <LL_ADC_INJ_IsTriggerSourceSWStart>
 8004ee0:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f7ff fa82 	bl	80043f0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004eec:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a11      	ldr	r2, [pc, #68]	; (8004f38 <HAL_ADC_IRQHandler+0x244>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d002      	beq.n	8004efe <HAL_ADC_IRQHandler+0x20a>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	e000      	b.n	8004f00 <HAL_ADC_IRQHandler+0x20c>
 8004efe:	4b0d      	ldr	r3, [pc, #52]	; (8004f34 <HAL_ADC_IRQHandler+0x240>)
 8004f00:	687a      	ldr	r2, [r7, #4]
 8004f02:	6812      	ldr	r2, [r2, #0]
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d008      	beq.n	8004f1a <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d005      	beq.n	8004f1a <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	2b06      	cmp	r3, #6
 8004f12:	d002      	beq.n	8004f1a <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	2b07      	cmp	r3, #7
 8004f18:	d104      	bne.n	8004f24 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	623b      	str	r3, [r7, #32]
 8004f22:	e014      	b.n	8004f4e <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a03      	ldr	r2, [pc, #12]	; (8004f38 <HAL_ADC_IRQHandler+0x244>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d00a      	beq.n	8004f44 <HAL_ADC_IRQHandler+0x250>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	e008      	b.n	8004f46 <HAL_ADC_IRQHandler+0x252>
 8004f34:	40022000 	.word	0x40022000
 8004f38:	40022100 	.word	0x40022100
 8004f3c:	40022300 	.word	0x40022300
 8004f40:	58026300 	.word	0x58026300
 8004f44:	4b84      	ldr	r3, [pc, #528]	; (8005158 <HAL_ADC_IRQHandler+0x464>)
 8004f46:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d047      	beq.n	8004fe4 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8004f54:	6a3b      	ldr	r3, [r7, #32]
 8004f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d007      	beq.n	8004f6e <HAL_ADC_IRQHandler+0x27a>
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d03f      	beq.n	8004fe4 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8004f64:	6a3b      	ldr	r3, [r7, #32]
 8004f66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d13a      	bne.n	8004fe4 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f78:	2b40      	cmp	r3, #64	; 0x40
 8004f7a:	d133      	bne.n	8004fe4 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004f7c:	6a3b      	ldr	r3, [r7, #32]
 8004f7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d12e      	bne.n	8004fe4 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f7ff fbb1 	bl	80046f2 <LL_ADC_INJ_IsConversionOngoing>
 8004f90:	4603      	mov	r3, r0
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d11a      	bne.n	8004fcc <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	685a      	ldr	r2, [r3, #4]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004fa4:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004faa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d112      	bne.n	8004fe4 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fc2:	f043 0201 	orr.w	r2, r3, #1
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	655a      	str	r2, [r3, #84]	; 0x54
 8004fca:	e00b      	b.n	8004fe4 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fd0:	f043 0210 	orr.w	r2, r3, #16
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fdc:	f043 0201 	orr.w	r2, r3, #1
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f000 feaf 	bl	8005d48 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	2260      	movs	r2, #96	; 0x60
 8004ff0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d011      	beq.n	8005020 <HAL_ADC_IRQHandler+0x32c>
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005002:	2b00      	cmp	r3, #0
 8005004:	d00c      	beq.n	8005020 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800500a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 f8a8 	bl	8005168 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	2280      	movs	r2, #128	; 0x80
 800501e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005026:	2b00      	cmp	r3, #0
 8005028:	d012      	beq.n	8005050 <HAL_ADC_IRQHandler+0x35c>
 800502a:	69bb      	ldr	r3, [r7, #24]
 800502c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005030:	2b00      	cmp	r3, #0
 8005032:	d00d      	beq.n	8005050 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005038:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f000 fe95 	bl	8005d70 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800504e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005056:	2b00      	cmp	r3, #0
 8005058:	d012      	beq.n	8005080 <HAL_ADC_IRQHandler+0x38c>
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005060:	2b00      	cmp	r3, #0
 8005062:	d00d      	beq.n	8005080 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005068:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f000 fe87 	bl	8005d84 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800507e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	f003 0310 	and.w	r3, r3, #16
 8005086:	2b00      	cmp	r3, #0
 8005088:	d043      	beq.n	8005112 <HAL_ADC_IRQHandler+0x41e>
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	f003 0310 	and.w	r3, r3, #16
 8005090:	2b00      	cmp	r3, #0
 8005092:	d03e      	beq.n	8005112 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005098:	2b00      	cmp	r3, #0
 800509a:	d102      	bne.n	80050a2 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 800509c:	2301      	movs	r3, #1
 800509e:	627b      	str	r3, [r7, #36]	; 0x24
 80050a0:	e021      	b.n	80050e6 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d015      	beq.n	80050d4 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a2a      	ldr	r2, [pc, #168]	; (8005158 <HAL_ADC_IRQHandler+0x464>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d004      	beq.n	80050bc <HAL_ADC_IRQHandler+0x3c8>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a29      	ldr	r2, [pc, #164]	; (800515c <HAL_ADC_IRQHandler+0x468>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d101      	bne.n	80050c0 <HAL_ADC_IRQHandler+0x3cc>
 80050bc:	4b28      	ldr	r3, [pc, #160]	; (8005160 <HAL_ADC_IRQHandler+0x46c>)
 80050be:	e000      	b.n	80050c2 <HAL_ADC_IRQHandler+0x3ce>
 80050c0:	4b28      	ldr	r3, [pc, #160]	; (8005164 <HAL_ADC_IRQHandler+0x470>)
 80050c2:	4618      	mov	r0, r3
 80050c4:	f7ff fa44 	bl	8004550 <LL_ADC_GetMultiDMATransfer>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d00b      	beq.n	80050e6 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 80050ce:	2301      	movs	r3, #1
 80050d0:	627b      	str	r3, [r7, #36]	; 0x24
 80050d2:	e008      	b.n	80050e6 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	f003 0303 	and.w	r3, r3, #3
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d001      	beq.n	80050e6 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 80050e2:	2301      	movs	r3, #1
 80050e4:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80050e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d10e      	bne.n	800510a <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050f0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050fc:	f043 0202 	orr.w	r2, r3, #2
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	f000 f839 	bl	800517c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	2210      	movs	r2, #16
 8005110:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005118:	2b00      	cmp	r3, #0
 800511a:	d018      	beq.n	800514e <HAL_ADC_IRQHandler+0x45a>
 800511c:	69bb      	ldr	r3, [r7, #24]
 800511e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005122:	2b00      	cmp	r3, #0
 8005124:	d013      	beq.n	800514e <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800512a:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005136:	f043 0208 	orr.w	r2, r3, #8
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005146:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f000 fe07 	bl	8005d5c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800514e:	bf00      	nop
 8005150:	3728      	adds	r7, #40	; 0x28
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	40022000 	.word	0x40022000
 800515c:	40022100 	.word	0x40022100
 8005160:	40022300 	.word	0x40022300
 8005164:	58026300 	.word	0x58026300

08005168 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005168:	b480      	push	{r7}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8005170:	bf00      	nop
 8005172:	370c      	adds	r7, #12
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr

0800517c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800517c:	b480      	push	{r7}
 800517e:	b083      	sub	sp, #12
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005184:	bf00      	nop
 8005186:	370c      	adds	r7, #12
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr

08005190 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005190:	b590      	push	{r4, r7, lr}
 8005192:	b0a1      	sub	sp, #132	; 0x84
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800519a:	2300      	movs	r3, #0
 800519c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80051a0:	2300      	movs	r3, #0
 80051a2:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	4a9d      	ldr	r2, [pc, #628]	; (8005420 <HAL_ADC_ConfigChannel+0x290>)
 80051aa:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d101      	bne.n	80051ba <HAL_ADC_ConfigChannel+0x2a>
 80051b6:	2302      	movs	r3, #2
 80051b8:	e321      	b.n	80057fe <HAL_ADC_ConfigChannel+0x66e>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4618      	mov	r0, r3
 80051c8:	f7ff fa80 	bl	80046cc <LL_ADC_REG_IsConversionOngoing>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	f040 8306 	bne.w	80057e0 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d108      	bne.n	80051f2 <HAL_ADC_ConfigChannel+0x62>
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	0e9b      	lsrs	r3, r3, #26
 80051e6:	f003 031f 	and.w	r3, r3, #31
 80051ea:	2201      	movs	r2, #1
 80051ec:	fa02 f303 	lsl.w	r3, r2, r3
 80051f0:	e016      	b.n	8005220 <HAL_ADC_ConfigChannel+0x90>
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80051fa:	fa93 f3a3 	rbit	r3, r3
 80051fe:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005200:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005202:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005204:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005206:	2b00      	cmp	r3, #0
 8005208:	d101      	bne.n	800520e <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 800520a:	2320      	movs	r3, #32
 800520c:	e003      	b.n	8005216 <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 800520e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005210:	fab3 f383 	clz	r3, r3
 8005214:	b2db      	uxtb	r3, r3
 8005216:	f003 031f 	and.w	r3, r3, #31
 800521a:	2201      	movs	r2, #1
 800521c:	fa02 f303 	lsl.w	r3, r2, r3
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	6812      	ldr	r2, [r2, #0]
 8005224:	69d1      	ldr	r1, [r2, #28]
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	6812      	ldr	r2, [r2, #0]
 800522a:	430b      	orrs	r3, r1
 800522c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6818      	ldr	r0, [r3, #0]
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	6859      	ldr	r1, [r3, #4]
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	461a      	mov	r2, r3
 800523c:	f7ff f8eb 	bl	8004416 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4618      	mov	r0, r3
 8005246:	f7ff fa41 	bl	80046cc <LL_ADC_REG_IsConversionOngoing>
 800524a:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4618      	mov	r0, r3
 8005252:	f7ff fa4e 	bl	80046f2 <LL_ADC_INJ_IsConversionOngoing>
 8005256:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005258:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800525a:	2b00      	cmp	r3, #0
 800525c:	f040 80b3 	bne.w	80053c6 <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005260:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005262:	2b00      	cmp	r3, #0
 8005264:	f040 80af 	bne.w	80053c6 <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6818      	ldr	r0, [r3, #0]
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	6819      	ldr	r1, [r3, #0]
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	461a      	mov	r2, r3
 8005276:	f7ff f90d 	bl	8004494 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800527a:	4b6a      	ldr	r3, [pc, #424]	; (8005424 <HAL_ADC_ConfigChannel+0x294>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8005282:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005286:	d10b      	bne.n	80052a0 <HAL_ADC_ConfigChannel+0x110>
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	695a      	ldr	r2, [r3, #20]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	68db      	ldr	r3, [r3, #12]
 8005292:	089b      	lsrs	r3, r3, #2
 8005294:	f003 0307 	and.w	r3, r3, #7
 8005298:	005b      	lsls	r3, r3, #1
 800529a:	fa02 f303 	lsl.w	r3, r2, r3
 800529e:	e01d      	b.n	80052dc <HAL_ADC_ConfigChannel+0x14c>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	f003 0310 	and.w	r3, r3, #16
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d10b      	bne.n	80052c6 <HAL_ADC_ConfigChannel+0x136>
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	695a      	ldr	r2, [r3, #20]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	089b      	lsrs	r3, r3, #2
 80052ba:	f003 0307 	and.w	r3, r3, #7
 80052be:	005b      	lsls	r3, r3, #1
 80052c0:	fa02 f303 	lsl.w	r3, r2, r3
 80052c4:	e00a      	b.n	80052dc <HAL_ADC_ConfigChannel+0x14c>
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	695a      	ldr	r2, [r3, #20]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	089b      	lsrs	r3, r3, #2
 80052d2:	f003 0304 	and.w	r3, r3, #4
 80052d6:	005b      	lsls	r3, r3, #1
 80052d8:	fa02 f303 	lsl.w	r3, r2, r3
 80052dc:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	691b      	ldr	r3, [r3, #16]
 80052e2:	2b04      	cmp	r3, #4
 80052e4:	d027      	beq.n	8005336 <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6818      	ldr	r0, [r3, #0]
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	6919      	ldr	r1, [r3, #16]
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80052f4:	f7ff f828 	bl	8004348 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6818      	ldr	r0, [r3, #0]
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	6919      	ldr	r1, [r3, #16]
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	7e5b      	ldrb	r3, [r3, #25]
 8005304:	2b01      	cmp	r3, #1
 8005306:	d102      	bne.n	800530e <HAL_ADC_ConfigChannel+0x17e>
 8005308:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800530c:	e000      	b.n	8005310 <HAL_ADC_ConfigChannel+0x180>
 800530e:	2300      	movs	r3, #0
 8005310:	461a      	mov	r2, r3
 8005312:	f7ff f852 	bl	80043ba <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6818      	ldr	r0, [r3, #0]
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	6919      	ldr	r1, [r3, #16]
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	7e1b      	ldrb	r3, [r3, #24]
 8005322:	2b01      	cmp	r3, #1
 8005324:	d102      	bne.n	800532c <HAL_ADC_ConfigChannel+0x19c>
 8005326:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800532a:	e000      	b.n	800532e <HAL_ADC_ConfigChannel+0x19e>
 800532c:	2300      	movs	r3, #0
 800532e:	461a      	mov	r2, r3
 8005330:	f7ff f82a 	bl	8004388 <LL_ADC_SetDataRightShift>
 8005334:	e047      	b.n	80053c6 <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800533c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	069b      	lsls	r3, r3, #26
 8005346:	429a      	cmp	r2, r3
 8005348:	d107      	bne.n	800535a <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005358:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005360:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	069b      	lsls	r3, r3, #26
 800536a:	429a      	cmp	r2, r3
 800536c:	d107      	bne.n	800537e <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800537c:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005384:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	069b      	lsls	r3, r3, #26
 800538e:	429a      	cmp	r2, r3
 8005390:	d107      	bne.n	80053a2 <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80053a0:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053a8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	069b      	lsls	r3, r3, #26
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d107      	bne.n	80053c6 <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80053c4:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4618      	mov	r0, r3
 80053cc:	f7ff f944 	bl	8004658 <LL_ADC_IsEnabled>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	f040 820d 	bne.w	80057f2 <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6818      	ldr	r0, [r3, #0]
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	6819      	ldr	r1, [r3, #0]
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	461a      	mov	r2, r3
 80053e6:	f7ff f881 	bl	80044ec <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	4a0c      	ldr	r2, [pc, #48]	; (8005420 <HAL_ADC_ConfigChannel+0x290>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	f040 8133 	bne.w	800565c <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005402:	2b00      	cmp	r3, #0
 8005404:	d110      	bne.n	8005428 <HAL_ADC_ConfigChannel+0x298>
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	0e9b      	lsrs	r3, r3, #26
 800540c:	3301      	adds	r3, #1
 800540e:	f003 031f 	and.w	r3, r3, #31
 8005412:	2b09      	cmp	r3, #9
 8005414:	bf94      	ite	ls
 8005416:	2301      	movls	r3, #1
 8005418:	2300      	movhi	r3, #0
 800541a:	b2db      	uxtb	r3, r3
 800541c:	e01e      	b.n	800545c <HAL_ADC_ConfigChannel+0x2cc>
 800541e:	bf00      	nop
 8005420:	47ff0000 	.word	0x47ff0000
 8005424:	5c001000 	.word	0x5c001000
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800542e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005430:	fa93 f3a3 	rbit	r3, r3
 8005434:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8005436:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005438:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800543a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800543c:	2b00      	cmp	r3, #0
 800543e:	d101      	bne.n	8005444 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8005440:	2320      	movs	r3, #32
 8005442:	e003      	b.n	800544c <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8005444:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005446:	fab3 f383 	clz	r3, r3
 800544a:	b2db      	uxtb	r3, r3
 800544c:	3301      	adds	r3, #1
 800544e:	f003 031f 	and.w	r3, r3, #31
 8005452:	2b09      	cmp	r3, #9
 8005454:	bf94      	ite	ls
 8005456:	2301      	movls	r3, #1
 8005458:	2300      	movhi	r3, #0
 800545a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800545c:	2b00      	cmp	r3, #0
 800545e:	d079      	beq.n	8005554 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005468:	2b00      	cmp	r3, #0
 800546a:	d107      	bne.n	800547c <HAL_ADC_ConfigChannel+0x2ec>
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	0e9b      	lsrs	r3, r3, #26
 8005472:	3301      	adds	r3, #1
 8005474:	069b      	lsls	r3, r3, #26
 8005476:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800547a:	e015      	b.n	80054a8 <HAL_ADC_ConfigChannel+0x318>
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005482:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005484:	fa93 f3a3 	rbit	r3, r3
 8005488:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800548a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800548c:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800548e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005490:	2b00      	cmp	r3, #0
 8005492:	d101      	bne.n	8005498 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8005494:	2320      	movs	r3, #32
 8005496:	e003      	b.n	80054a0 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8005498:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800549a:	fab3 f383 	clz	r3, r3
 800549e:	b2db      	uxtb	r3, r3
 80054a0:	3301      	adds	r3, #1
 80054a2:	069b      	lsls	r3, r3, #26
 80054a4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d109      	bne.n	80054c8 <HAL_ADC_ConfigChannel+0x338>
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	0e9b      	lsrs	r3, r3, #26
 80054ba:	3301      	adds	r3, #1
 80054bc:	f003 031f 	and.w	r3, r3, #31
 80054c0:	2101      	movs	r1, #1
 80054c2:	fa01 f303 	lsl.w	r3, r1, r3
 80054c6:	e017      	b.n	80054f8 <HAL_ADC_ConfigChannel+0x368>
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80054d0:	fa93 f3a3 	rbit	r3, r3
 80054d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80054d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054d8:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80054da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d101      	bne.n	80054e4 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 80054e0:	2320      	movs	r3, #32
 80054e2:	e003      	b.n	80054ec <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 80054e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054e6:	fab3 f383 	clz	r3, r3
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	3301      	adds	r3, #1
 80054ee:	f003 031f 	and.w	r3, r3, #31
 80054f2:	2101      	movs	r1, #1
 80054f4:	fa01 f303 	lsl.w	r3, r1, r3
 80054f8:	ea42 0103 	orr.w	r1, r2, r3
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005504:	2b00      	cmp	r3, #0
 8005506:	d10a      	bne.n	800551e <HAL_ADC_ConfigChannel+0x38e>
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	0e9b      	lsrs	r3, r3, #26
 800550e:	3301      	adds	r3, #1
 8005510:	f003 021f 	and.w	r2, r3, #31
 8005514:	4613      	mov	r3, r2
 8005516:	005b      	lsls	r3, r3, #1
 8005518:	4413      	add	r3, r2
 800551a:	051b      	lsls	r3, r3, #20
 800551c:	e018      	b.n	8005550 <HAL_ADC_ConfigChannel+0x3c0>
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005526:	fa93 f3a3 	rbit	r3, r3
 800552a:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800552c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800552e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8005530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005532:	2b00      	cmp	r3, #0
 8005534:	d101      	bne.n	800553a <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8005536:	2320      	movs	r3, #32
 8005538:	e003      	b.n	8005542 <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 800553a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800553c:	fab3 f383 	clz	r3, r3
 8005540:	b2db      	uxtb	r3, r3
 8005542:	3301      	adds	r3, #1
 8005544:	f003 021f 	and.w	r2, r3, #31
 8005548:	4613      	mov	r3, r2
 800554a:	005b      	lsls	r3, r3, #1
 800554c:	4413      	add	r3, r2
 800554e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005550:	430b      	orrs	r3, r1
 8005552:	e07e      	b.n	8005652 <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800555c:	2b00      	cmp	r3, #0
 800555e:	d107      	bne.n	8005570 <HAL_ADC_ConfigChannel+0x3e0>
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	0e9b      	lsrs	r3, r3, #26
 8005566:	3301      	adds	r3, #1
 8005568:	069b      	lsls	r3, r3, #26
 800556a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800556e:	e015      	b.n	800559c <HAL_ADC_ConfigChannel+0x40c>
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005578:	fa93 f3a3 	rbit	r3, r3
 800557c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800557e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005580:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8005582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005584:	2b00      	cmp	r3, #0
 8005586:	d101      	bne.n	800558c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8005588:	2320      	movs	r3, #32
 800558a:	e003      	b.n	8005594 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800558c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800558e:	fab3 f383 	clz	r3, r3
 8005592:	b2db      	uxtb	r3, r3
 8005594:	3301      	adds	r3, #1
 8005596:	069b      	lsls	r3, r3, #26
 8005598:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d109      	bne.n	80055bc <HAL_ADC_ConfigChannel+0x42c>
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	0e9b      	lsrs	r3, r3, #26
 80055ae:	3301      	adds	r3, #1
 80055b0:	f003 031f 	and.w	r3, r3, #31
 80055b4:	2101      	movs	r1, #1
 80055b6:	fa01 f303 	lsl.w	r3, r1, r3
 80055ba:	e017      	b.n	80055ec <HAL_ADC_ConfigChannel+0x45c>
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055c2:	69fb      	ldr	r3, [r7, #28]
 80055c4:	fa93 f3a3 	rbit	r3, r3
 80055c8:	61bb      	str	r3, [r7, #24]
  return result;
 80055ca:	69bb      	ldr	r3, [r7, #24]
 80055cc:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80055ce:	6a3b      	ldr	r3, [r7, #32]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d101      	bne.n	80055d8 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 80055d4:	2320      	movs	r3, #32
 80055d6:	e003      	b.n	80055e0 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 80055d8:	6a3b      	ldr	r3, [r7, #32]
 80055da:	fab3 f383 	clz	r3, r3
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	3301      	adds	r3, #1
 80055e2:	f003 031f 	and.w	r3, r3, #31
 80055e6:	2101      	movs	r1, #1
 80055e8:	fa01 f303 	lsl.w	r3, r1, r3
 80055ec:	ea42 0103 	orr.w	r1, r2, r3
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d10d      	bne.n	8005618 <HAL_ADC_ConfigChannel+0x488>
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	0e9b      	lsrs	r3, r3, #26
 8005602:	3301      	adds	r3, #1
 8005604:	f003 021f 	and.w	r2, r3, #31
 8005608:	4613      	mov	r3, r2
 800560a:	005b      	lsls	r3, r3, #1
 800560c:	4413      	add	r3, r2
 800560e:	3b1e      	subs	r3, #30
 8005610:	051b      	lsls	r3, r3, #20
 8005612:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005616:	e01b      	b.n	8005650 <HAL_ADC_ConfigChannel+0x4c0>
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	fa93 f3a3 	rbit	r3, r3
 8005624:	60fb      	str	r3, [r7, #12]
  return result;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d101      	bne.n	8005634 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8005630:	2320      	movs	r3, #32
 8005632:	e003      	b.n	800563c <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	fab3 f383 	clz	r3, r3
 800563a:	b2db      	uxtb	r3, r3
 800563c:	3301      	adds	r3, #1
 800563e:	f003 021f 	and.w	r2, r3, #31
 8005642:	4613      	mov	r3, r2
 8005644:	005b      	lsls	r3, r3, #1
 8005646:	4413      	add	r3, r2
 8005648:	3b1e      	subs	r3, #30
 800564a:	051b      	lsls	r3, r3, #20
 800564c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005650:	430b      	orrs	r3, r1
 8005652:	683a      	ldr	r2, [r7, #0]
 8005654:	6892      	ldr	r2, [r2, #8]
 8005656:	4619      	mov	r1, r3
 8005658:	f7fe ff1c 	bl	8004494 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2b00      	cmp	r3, #0
 8005662:	f280 80c6 	bge.w	80057f2 <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a67      	ldr	r2, [pc, #412]	; (8005808 <HAL_ADC_ConfigChannel+0x678>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d004      	beq.n	800567a <HAL_ADC_ConfigChannel+0x4ea>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a65      	ldr	r2, [pc, #404]	; (800580c <HAL_ADC_ConfigChannel+0x67c>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d101      	bne.n	800567e <HAL_ADC_ConfigChannel+0x4ee>
 800567a:	4b65      	ldr	r3, [pc, #404]	; (8005810 <HAL_ADC_ConfigChannel+0x680>)
 800567c:	e000      	b.n	8005680 <HAL_ADC_ConfigChannel+0x4f0>
 800567e:	4b65      	ldr	r3, [pc, #404]	; (8005814 <HAL_ADC_ConfigChannel+0x684>)
 8005680:	4618      	mov	r0, r3
 8005682:	f7fe fe53 	bl	800432c <LL_ADC_GetCommonPathInternalCh>
 8005686:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a5e      	ldr	r2, [pc, #376]	; (8005808 <HAL_ADC_ConfigChannel+0x678>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d004      	beq.n	800569c <HAL_ADC_ConfigChannel+0x50c>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a5d      	ldr	r2, [pc, #372]	; (800580c <HAL_ADC_ConfigChannel+0x67c>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d10e      	bne.n	80056ba <HAL_ADC_ConfigChannel+0x52a>
 800569c:	485a      	ldr	r0, [pc, #360]	; (8005808 <HAL_ADC_ConfigChannel+0x678>)
 800569e:	f7fe ffdb 	bl	8004658 <LL_ADC_IsEnabled>
 80056a2:	4604      	mov	r4, r0
 80056a4:	4859      	ldr	r0, [pc, #356]	; (800580c <HAL_ADC_ConfigChannel+0x67c>)
 80056a6:	f7fe ffd7 	bl	8004658 <LL_ADC_IsEnabled>
 80056aa:	4603      	mov	r3, r0
 80056ac:	4323      	orrs	r3, r4
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	bf0c      	ite	eq
 80056b2:	2301      	moveq	r3, #1
 80056b4:	2300      	movne	r3, #0
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	e008      	b.n	80056cc <HAL_ADC_ConfigChannel+0x53c>
 80056ba:	4857      	ldr	r0, [pc, #348]	; (8005818 <HAL_ADC_ConfigChannel+0x688>)
 80056bc:	f7fe ffcc 	bl	8004658 <LL_ADC_IsEnabled>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	bf0c      	ite	eq
 80056c6:	2301      	moveq	r3, #1
 80056c8:	2300      	movne	r3, #0
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d07d      	beq.n	80057cc <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a51      	ldr	r2, [pc, #324]	; (800581c <HAL_ADC_ConfigChannel+0x68c>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d130      	bne.n	800573c <HAL_ADC_ConfigChannel+0x5ac>
 80056da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d12b      	bne.n	800573c <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a4b      	ldr	r2, [pc, #300]	; (8005818 <HAL_ADC_ConfigChannel+0x688>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	f040 8081 	bne.w	80057f2 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a44      	ldr	r2, [pc, #272]	; (8005808 <HAL_ADC_ConfigChannel+0x678>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d004      	beq.n	8005704 <HAL_ADC_ConfigChannel+0x574>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a43      	ldr	r2, [pc, #268]	; (800580c <HAL_ADC_ConfigChannel+0x67c>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d101      	bne.n	8005708 <HAL_ADC_ConfigChannel+0x578>
 8005704:	4a42      	ldr	r2, [pc, #264]	; (8005810 <HAL_ADC_ConfigChannel+0x680>)
 8005706:	e000      	b.n	800570a <HAL_ADC_ConfigChannel+0x57a>
 8005708:	4a42      	ldr	r2, [pc, #264]	; (8005814 <HAL_ADC_ConfigChannel+0x684>)
 800570a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800570c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005710:	4619      	mov	r1, r3
 8005712:	4610      	mov	r0, r2
 8005714:	f7fe fdf7 	bl	8004306 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005718:	4b41      	ldr	r3, [pc, #260]	; (8005820 <HAL_ADC_ConfigChannel+0x690>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	099b      	lsrs	r3, r3, #6
 800571e:	4a41      	ldr	r2, [pc, #260]	; (8005824 <HAL_ADC_ConfigChannel+0x694>)
 8005720:	fba2 2303 	umull	r2, r3, r2, r3
 8005724:	099b      	lsrs	r3, r3, #6
 8005726:	3301      	adds	r3, #1
 8005728:	005b      	lsls	r3, r3, #1
 800572a:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800572c:	e002      	b.n	8005734 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	3b01      	subs	r3, #1
 8005732:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d1f9      	bne.n	800572e <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800573a:	e05a      	b.n	80057f2 <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a39      	ldr	r2, [pc, #228]	; (8005828 <HAL_ADC_ConfigChannel+0x698>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d11e      	bne.n	8005784 <HAL_ADC_ConfigChannel+0x5f4>
 8005746:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005748:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800574c:	2b00      	cmp	r3, #0
 800574e:	d119      	bne.n	8005784 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a30      	ldr	r2, [pc, #192]	; (8005818 <HAL_ADC_ConfigChannel+0x688>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d14b      	bne.n	80057f2 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a2a      	ldr	r2, [pc, #168]	; (8005808 <HAL_ADC_ConfigChannel+0x678>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d004      	beq.n	800576e <HAL_ADC_ConfigChannel+0x5de>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a28      	ldr	r2, [pc, #160]	; (800580c <HAL_ADC_ConfigChannel+0x67c>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d101      	bne.n	8005772 <HAL_ADC_ConfigChannel+0x5e2>
 800576e:	4a28      	ldr	r2, [pc, #160]	; (8005810 <HAL_ADC_ConfigChannel+0x680>)
 8005770:	e000      	b.n	8005774 <HAL_ADC_ConfigChannel+0x5e4>
 8005772:	4a28      	ldr	r2, [pc, #160]	; (8005814 <HAL_ADC_ConfigChannel+0x684>)
 8005774:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005776:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800577a:	4619      	mov	r1, r3
 800577c:	4610      	mov	r0, r2
 800577e:	f7fe fdc2 	bl	8004306 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005782:	e036      	b.n	80057f2 <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a28      	ldr	r2, [pc, #160]	; (800582c <HAL_ADC_ConfigChannel+0x69c>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d131      	bne.n	80057f2 <HAL_ADC_ConfigChannel+0x662>
 800578e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005790:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005794:	2b00      	cmp	r3, #0
 8005796:	d12c      	bne.n	80057f2 <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a1e      	ldr	r2, [pc, #120]	; (8005818 <HAL_ADC_ConfigChannel+0x688>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d127      	bne.n	80057f2 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a18      	ldr	r2, [pc, #96]	; (8005808 <HAL_ADC_ConfigChannel+0x678>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d004      	beq.n	80057b6 <HAL_ADC_ConfigChannel+0x626>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a16      	ldr	r2, [pc, #88]	; (800580c <HAL_ADC_ConfigChannel+0x67c>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d101      	bne.n	80057ba <HAL_ADC_ConfigChannel+0x62a>
 80057b6:	4a16      	ldr	r2, [pc, #88]	; (8005810 <HAL_ADC_ConfigChannel+0x680>)
 80057b8:	e000      	b.n	80057bc <HAL_ADC_ConfigChannel+0x62c>
 80057ba:	4a16      	ldr	r2, [pc, #88]	; (8005814 <HAL_ADC_ConfigChannel+0x684>)
 80057bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057be:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80057c2:	4619      	mov	r1, r3
 80057c4:	4610      	mov	r0, r2
 80057c6:	f7fe fd9e 	bl	8004306 <LL_ADC_SetCommonPathInternalCh>
 80057ca:	e012      	b.n	80057f2 <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057d0:	f043 0220 	orr.w	r2, r3, #32
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 80057d8:	2301      	movs	r3, #1
 80057da:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80057de:	e008      	b.n	80057f2 <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057e4:	f043 0220 	orr.w	r2, r3, #32
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80057fa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3784      	adds	r7, #132	; 0x84
 8005802:	46bd      	mov	sp, r7
 8005804:	bd90      	pop	{r4, r7, pc}
 8005806:	bf00      	nop
 8005808:	40022000 	.word	0x40022000
 800580c:	40022100 	.word	0x40022100
 8005810:	40022300 	.word	0x40022300
 8005814:	58026300 	.word	0x58026300
 8005818:	58026000 	.word	0x58026000
 800581c:	cb840000 	.word	0xcb840000
 8005820:	2000000c 	.word	0x2000000c
 8005824:	053e2d63 	.word	0x053e2d63
 8005828:	c7520000 	.word	0xc7520000
 800582c:	cfb80000 	.word	0xcfb80000

08005830 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4618      	mov	r0, r3
 800583e:	f7fe ff0b 	bl	8004658 <LL_ADC_IsEnabled>
 8005842:	4603      	mov	r3, r0
 8005844:	2b00      	cmp	r3, #0
 8005846:	d16e      	bne.n	8005926 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	689a      	ldr	r2, [r3, #8]
 800584e:	4b38      	ldr	r3, [pc, #224]	; (8005930 <ADC_Enable+0x100>)
 8005850:	4013      	ands	r3, r2
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00d      	beq.n	8005872 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800585a:	f043 0210 	orr.w	r2, r3, #16
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005866:	f043 0201 	orr.w	r2, r3, #1
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	e05a      	b.n	8005928 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4618      	mov	r0, r3
 8005878:	f7fe fec6 	bl	8004608 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800587c:	f7fe fcca 	bl	8004214 <HAL_GetTick>
 8005880:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a2b      	ldr	r2, [pc, #172]	; (8005934 <ADC_Enable+0x104>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d004      	beq.n	8005896 <ADC_Enable+0x66>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a29      	ldr	r2, [pc, #164]	; (8005938 <ADC_Enable+0x108>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d101      	bne.n	800589a <ADC_Enable+0x6a>
 8005896:	4b29      	ldr	r3, [pc, #164]	; (800593c <ADC_Enable+0x10c>)
 8005898:	e000      	b.n	800589c <ADC_Enable+0x6c>
 800589a:	4b29      	ldr	r3, [pc, #164]	; (8005940 <ADC_Enable+0x110>)
 800589c:	4618      	mov	r0, r3
 800589e:	f7fe fe49 	bl	8004534 <LL_ADC_GetMultimode>
 80058a2:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a23      	ldr	r2, [pc, #140]	; (8005938 <ADC_Enable+0x108>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d002      	beq.n	80058b4 <ADC_Enable+0x84>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	e000      	b.n	80058b6 <ADC_Enable+0x86>
 80058b4:	4b1f      	ldr	r3, [pc, #124]	; (8005934 <ADC_Enable+0x104>)
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	6812      	ldr	r2, [r2, #0]
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d02c      	beq.n	8005918 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d130      	bne.n	8005926 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80058c4:	e028      	b.n	8005918 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4618      	mov	r0, r3
 80058cc:	f7fe fec4 	bl	8004658 <LL_ADC_IsEnabled>
 80058d0:	4603      	mov	r3, r0
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d104      	bne.n	80058e0 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4618      	mov	r0, r3
 80058dc:	f7fe fe94 	bl	8004608 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80058e0:	f7fe fc98 	bl	8004214 <HAL_GetTick>
 80058e4:	4602      	mov	r2, r0
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	1ad3      	subs	r3, r2, r3
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d914      	bls.n	8005918 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f003 0301 	and.w	r3, r3, #1
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d00d      	beq.n	8005918 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005900:	f043 0210 	orr.w	r2, r3, #16
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800590c:	f043 0201 	orr.w	r2, r3, #1
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	e007      	b.n	8005928 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 0301 	and.w	r3, r3, #1
 8005922:	2b01      	cmp	r3, #1
 8005924:	d1cf      	bne.n	80058c6 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005926:	2300      	movs	r3, #0
}
 8005928:	4618      	mov	r0, r3
 800592a:	3710      	adds	r7, #16
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}
 8005930:	8000003f 	.word	0x8000003f
 8005934:	40022000 	.word	0x40022000
 8005938:	40022100 	.word	0x40022100
 800593c:	40022300 	.word	0x40022300
 8005940:	58026300 	.word	0x58026300

08005944 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b084      	sub	sp, #16
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4618      	mov	r0, r3
 8005952:	f7fe fe94 	bl	800467e <LL_ADC_IsDisableOngoing>
 8005956:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4618      	mov	r0, r3
 800595e:	f7fe fe7b 	bl	8004658 <LL_ADC_IsEnabled>
 8005962:	4603      	mov	r3, r0
 8005964:	2b00      	cmp	r3, #0
 8005966:	d047      	beq.n	80059f8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d144      	bne.n	80059f8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	f003 030d 	and.w	r3, r3, #13
 8005978:	2b01      	cmp	r3, #1
 800597a:	d10c      	bne.n	8005996 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4618      	mov	r0, r3
 8005982:	f7fe fe55 	bl	8004630 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2203      	movs	r2, #3
 800598c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800598e:	f7fe fc41 	bl	8004214 <HAL_GetTick>
 8005992:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005994:	e029      	b.n	80059ea <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800599a:	f043 0210 	orr.w	r2, r3, #16
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059a6:	f043 0201 	orr.w	r2, r3, #1
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e023      	b.n	80059fa <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80059b2:	f7fe fc2f 	bl	8004214 <HAL_GetTick>
 80059b6:	4602      	mov	r2, r0
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	1ad3      	subs	r3, r2, r3
 80059bc:	2b02      	cmp	r3, #2
 80059be:	d914      	bls.n	80059ea <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d00d      	beq.n	80059ea <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059d2:	f043 0210 	orr.w	r2, r3, #16
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059de:	f043 0201 	orr.w	r2, r3, #1
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e007      	b.n	80059fa <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	f003 0301 	and.w	r3, r3, #1
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d1dc      	bne.n	80059b2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3710      	adds	r7, #16
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
	...

08005a04 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a7a      	ldr	r2, [pc, #488]	; (8005bfc <ADC_ConfigureBoostMode+0x1f8>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d004      	beq.n	8005a20 <ADC_ConfigureBoostMode+0x1c>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a79      	ldr	r2, [pc, #484]	; (8005c00 <ADC_ConfigureBoostMode+0x1fc>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d109      	bne.n	8005a34 <ADC_ConfigureBoostMode+0x30>
 8005a20:	4b78      	ldr	r3, [pc, #480]	; (8005c04 <ADC_ConfigureBoostMode+0x200>)
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	bf14      	ite	ne
 8005a2c:	2301      	movne	r3, #1
 8005a2e:	2300      	moveq	r3, #0
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	e008      	b.n	8005a46 <ADC_ConfigureBoostMode+0x42>
 8005a34:	4b74      	ldr	r3, [pc, #464]	; (8005c08 <ADC_ConfigureBoostMode+0x204>)
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	bf14      	ite	ne
 8005a40:	2301      	movne	r3, #1
 8005a42:	2300      	moveq	r3, #0
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d01c      	beq.n	8005a84 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8005a4a:	f005 f9d9 	bl	800ae00 <HAL_RCC_GetHCLKFreq>
 8005a4e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005a58:	d010      	beq.n	8005a7c <ADC_ConfigureBoostMode+0x78>
 8005a5a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005a5e:	d873      	bhi.n	8005b48 <ADC_ConfigureBoostMode+0x144>
 8005a60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a64:	d002      	beq.n	8005a6c <ADC_ConfigureBoostMode+0x68>
 8005a66:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005a6a:	d16d      	bne.n	8005b48 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	0c1b      	lsrs	r3, r3, #16
 8005a72:	68fa      	ldr	r2, [r7, #12]
 8005a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a78:	60fb      	str	r3, [r7, #12]
        break;
 8005a7a:	e068      	b.n	8005b4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	089b      	lsrs	r3, r3, #2
 8005a80:	60fb      	str	r3, [r7, #12]
        break;
 8005a82:	e064      	b.n	8005b4e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8005a84:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005a88:	f04f 0100 	mov.w	r1, #0
 8005a8c:	f006 fc3a 	bl	800c304 <HAL_RCCEx_GetPeriphCLKFreq>
 8005a90:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005a9a:	d051      	beq.n	8005b40 <ADC_ConfigureBoostMode+0x13c>
 8005a9c:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005aa0:	d854      	bhi.n	8005b4c <ADC_ConfigureBoostMode+0x148>
 8005aa2:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8005aa6:	d047      	beq.n	8005b38 <ADC_ConfigureBoostMode+0x134>
 8005aa8:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8005aac:	d84e      	bhi.n	8005b4c <ADC_ConfigureBoostMode+0x148>
 8005aae:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8005ab2:	d03d      	beq.n	8005b30 <ADC_ConfigureBoostMode+0x12c>
 8005ab4:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8005ab8:	d848      	bhi.n	8005b4c <ADC_ConfigureBoostMode+0x148>
 8005aba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005abe:	d033      	beq.n	8005b28 <ADC_ConfigureBoostMode+0x124>
 8005ac0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005ac4:	d842      	bhi.n	8005b4c <ADC_ConfigureBoostMode+0x148>
 8005ac6:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005aca:	d029      	beq.n	8005b20 <ADC_ConfigureBoostMode+0x11c>
 8005acc:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005ad0:	d83c      	bhi.n	8005b4c <ADC_ConfigureBoostMode+0x148>
 8005ad2:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005ad6:	d01a      	beq.n	8005b0e <ADC_ConfigureBoostMode+0x10a>
 8005ad8:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005adc:	d836      	bhi.n	8005b4c <ADC_ConfigureBoostMode+0x148>
 8005ade:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005ae2:	d014      	beq.n	8005b0e <ADC_ConfigureBoostMode+0x10a>
 8005ae4:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005ae8:	d830      	bhi.n	8005b4c <ADC_ConfigureBoostMode+0x148>
 8005aea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005aee:	d00e      	beq.n	8005b0e <ADC_ConfigureBoostMode+0x10a>
 8005af0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005af4:	d82a      	bhi.n	8005b4c <ADC_ConfigureBoostMode+0x148>
 8005af6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005afa:	d008      	beq.n	8005b0e <ADC_ConfigureBoostMode+0x10a>
 8005afc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005b00:	d824      	bhi.n	8005b4c <ADC_ConfigureBoostMode+0x148>
 8005b02:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005b06:	d002      	beq.n	8005b0e <ADC_ConfigureBoostMode+0x10a>
 8005b08:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005b0c:	d11e      	bne.n	8005b4c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	0c9b      	lsrs	r3, r3, #18
 8005b14:	005b      	lsls	r3, r3, #1
 8005b16:	68fa      	ldr	r2, [r7, #12]
 8005b18:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b1c:	60fb      	str	r3, [r7, #12]
        break;
 8005b1e:	e016      	b.n	8005b4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	091b      	lsrs	r3, r3, #4
 8005b24:	60fb      	str	r3, [r7, #12]
        break;
 8005b26:	e012      	b.n	8005b4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	095b      	lsrs	r3, r3, #5
 8005b2c:	60fb      	str	r3, [r7, #12]
        break;
 8005b2e:	e00e      	b.n	8005b4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	099b      	lsrs	r3, r3, #6
 8005b34:	60fb      	str	r3, [r7, #12]
        break;
 8005b36:	e00a      	b.n	8005b4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	09db      	lsrs	r3, r3, #7
 8005b3c:	60fb      	str	r3, [r7, #12]
        break;
 8005b3e:	e006      	b.n	8005b4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	0a1b      	lsrs	r3, r3, #8
 8005b44:	60fb      	str	r3, [r7, #12]
        break;
 8005b46:	e002      	b.n	8005b4e <ADC_ConfigureBoostMode+0x14a>
        break;
 8005b48:	bf00      	nop
 8005b4a:	e000      	b.n	8005b4e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8005b4c:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8005b4e:	f7fe fb91 	bl	8004274 <HAL_GetREVID>
 8005b52:	4603      	mov	r3, r0
 8005b54:	f241 0203 	movw	r2, #4099	; 0x1003
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d815      	bhi.n	8005b88 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	4a2b      	ldr	r2, [pc, #172]	; (8005c0c <ADC_ConfigureBoostMode+0x208>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d908      	bls.n	8005b76 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	689a      	ldr	r2, [r3, #8]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b72:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8005b74:	e03e      	b.n	8005bf4 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	689a      	ldr	r2, [r3, #8]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b84:	609a      	str	r2, [r3, #8]
}
 8005b86:	e035      	b.n	8005bf4 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	085b      	lsrs	r3, r3, #1
 8005b8c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	4a1f      	ldr	r2, [pc, #124]	; (8005c10 <ADC_ConfigureBoostMode+0x20c>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d808      	bhi.n	8005ba8 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	689a      	ldr	r2, [r3, #8]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005ba4:	609a      	str	r2, [r3, #8]
}
 8005ba6:	e025      	b.n	8005bf4 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	4a1a      	ldr	r2, [pc, #104]	; (8005c14 <ADC_ConfigureBoostMode+0x210>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d80a      	bhi.n	8005bc6 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005bc2:	609a      	str	r2, [r3, #8]
}
 8005bc4:	e016      	b.n	8005bf4 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	4a13      	ldr	r2, [pc, #76]	; (8005c18 <ADC_ConfigureBoostMode+0x214>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d80a      	bhi.n	8005be4 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005be0:	609a      	str	r2, [r3, #8]
}
 8005be2:	e007      	b.n	8005bf4 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689a      	ldr	r2, [r3, #8]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8005bf2:	609a      	str	r2, [r3, #8]
}
 8005bf4:	bf00      	nop
 8005bf6:	3710      	adds	r7, #16
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}
 8005bfc:	40022000 	.word	0x40022000
 8005c00:	40022100 	.word	0x40022100
 8005c04:	40022300 	.word	0x40022300
 8005c08:	58026300 	.word	0x58026300
 8005c0c:	01312d00 	.word	0x01312d00
 8005c10:	005f5e10 	.word	0x005f5e10
 8005c14:	00bebc20 	.word	0x00bebc20
 8005c18:	017d7840 	.word	0x017d7840

08005c1c <LL_ADC_StartCalibration>:
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b085      	sub	sp, #20
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	689a      	ldr	r2, [r3, #8]
 8005c2c:	4b09      	ldr	r3, [pc, #36]	; (8005c54 <LL_ADC_StartCalibration+0x38>)
 8005c2e:	4013      	ands	r3, r2
 8005c30:	68ba      	ldr	r2, [r7, #8]
 8005c32:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005c3c:	430a      	orrs	r2, r1
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	609a      	str	r2, [r3, #8]
}
 8005c48:	bf00      	nop
 8005c4a:	3714      	adds	r7, #20
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr
 8005c54:	3ffeffc0 	.word	0x3ffeffc0

08005c58 <LL_ADC_IsCalibrationOnGoing>:
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b083      	sub	sp, #12
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005c68:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005c6c:	d101      	bne.n	8005c72 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e000      	b.n	8005c74 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005c72:	2300      	movs	r3, #0
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	370c      	adds	r7, #12
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr

08005c80 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b086      	sub	sp, #24
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	60f8      	str	r0, [r7, #12]
 8005c88:	60b9      	str	r1, [r7, #8]
 8005c8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d101      	bne.n	8005c9e <HAL_ADCEx_Calibration_Start+0x1e>
 8005c9a:	2302      	movs	r3, #2
 8005c9c:	e04c      	b.n	8005d38 <HAL_ADCEx_Calibration_Start+0xb8>
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005ca6:	68f8      	ldr	r0, [r7, #12]
 8005ca8:	f7ff fe4c 	bl	8005944 <ADC_Disable>
 8005cac:	4603      	mov	r3, r0
 8005cae:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005cb0:	7dfb      	ldrb	r3, [r7, #23]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d135      	bne.n	8005d22 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005cba:	4b21      	ldr	r3, [pc, #132]	; (8005d40 <HAL_ADCEx_Calibration_Start+0xc0>)
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	f043 0202 	orr.w	r2, r3, #2
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	68b9      	ldr	r1, [r7, #8]
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f7ff ffa4 	bl	8005c1c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005cd4:	e014      	b.n	8005d00 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	3301      	adds	r3, #1
 8005cda:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	4a19      	ldr	r2, [pc, #100]	; (8005d44 <HAL_ADCEx_Calibration_Start+0xc4>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d30d      	bcc.n	8005d00 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ce8:	f023 0312 	bic.w	r3, r3, #18
 8005cec:	f043 0210 	orr.w	r2, r3, #16
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e01b      	b.n	8005d38 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4618      	mov	r0, r3
 8005d06:	f7ff ffa7 	bl	8005c58 <LL_ADC_IsCalibrationOnGoing>
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d1e2      	bne.n	8005cd6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d14:	f023 0303 	bic.w	r3, r3, #3
 8005d18:	f043 0201 	orr.w	r2, r3, #1
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	655a      	str	r2, [r3, #84]	; 0x54
 8005d20:	e005      	b.n	8005d2e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d26:	f043 0210 	orr.w	r2, r3, #16
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005d36:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3718      	adds	r7, #24
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	ffffeefd 	.word	0xffffeefd
 8005d44:	25c3f800 	.word	0x25c3f800

08005d48 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8005d50:	bf00      	nop
 8005d52:	370c      	adds	r7, #12
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr

08005d5c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b083      	sub	sp, #12
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8005d64:	bf00      	nop
 8005d66:	370c      	adds	r7, #12
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8005d78:	bf00      	nop
 8005d7a:	370c      	adds	r7, #12
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8005d8c:	bf00      	nop
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <__NVIC_SetPriorityGrouping>:
{
 8005dac:	b480      	push	{r7}
 8005dae:	b085      	sub	sp, #20
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f003 0307 	and.w	r3, r3, #7
 8005dba:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005dbc:	4b0b      	ldr	r3, [pc, #44]	; (8005dec <__NVIC_SetPriorityGrouping+0x40>)
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005dc2:	68ba      	ldr	r2, [r7, #8]
 8005dc4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005dc8:	4013      	ands	r3, r2
 8005dca:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005dd4:	4b06      	ldr	r3, [pc, #24]	; (8005df0 <__NVIC_SetPriorityGrouping+0x44>)
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005dda:	4a04      	ldr	r2, [pc, #16]	; (8005dec <__NVIC_SetPriorityGrouping+0x40>)
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	60d3      	str	r3, [r2, #12]
}
 8005de0:	bf00      	nop
 8005de2:	3714      	adds	r7, #20
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr
 8005dec:	e000ed00 	.word	0xe000ed00
 8005df0:	05fa0000 	.word	0x05fa0000

08005df4 <__NVIC_GetPriorityGrouping>:
{
 8005df4:	b480      	push	{r7}
 8005df6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005df8:	4b04      	ldr	r3, [pc, #16]	; (8005e0c <__NVIC_GetPriorityGrouping+0x18>)
 8005dfa:	68db      	ldr	r3, [r3, #12]
 8005dfc:	0a1b      	lsrs	r3, r3, #8
 8005dfe:	f003 0307 	and.w	r3, r3, #7
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr
 8005e0c:	e000ed00 	.word	0xe000ed00

08005e10 <__NVIC_EnableIRQ>:
{
 8005e10:	b480      	push	{r7}
 8005e12:	b083      	sub	sp, #12
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	4603      	mov	r3, r0
 8005e18:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005e1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	db0b      	blt.n	8005e3a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e22:	88fb      	ldrh	r3, [r7, #6]
 8005e24:	f003 021f 	and.w	r2, r3, #31
 8005e28:	4907      	ldr	r1, [pc, #28]	; (8005e48 <__NVIC_EnableIRQ+0x38>)
 8005e2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005e2e:	095b      	lsrs	r3, r3, #5
 8005e30:	2001      	movs	r0, #1
 8005e32:	fa00 f202 	lsl.w	r2, r0, r2
 8005e36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005e3a:	bf00      	nop
 8005e3c:	370c      	adds	r7, #12
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr
 8005e46:	bf00      	nop
 8005e48:	e000e100 	.word	0xe000e100

08005e4c <__NVIC_SetPriority>:
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b083      	sub	sp, #12
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	4603      	mov	r3, r0
 8005e54:	6039      	str	r1, [r7, #0]
 8005e56:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005e58:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	db0a      	blt.n	8005e76 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	b2da      	uxtb	r2, r3
 8005e64:	490c      	ldr	r1, [pc, #48]	; (8005e98 <__NVIC_SetPriority+0x4c>)
 8005e66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005e6a:	0112      	lsls	r2, r2, #4
 8005e6c:	b2d2      	uxtb	r2, r2
 8005e6e:	440b      	add	r3, r1
 8005e70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005e74:	e00a      	b.n	8005e8c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	b2da      	uxtb	r2, r3
 8005e7a:	4908      	ldr	r1, [pc, #32]	; (8005e9c <__NVIC_SetPriority+0x50>)
 8005e7c:	88fb      	ldrh	r3, [r7, #6]
 8005e7e:	f003 030f 	and.w	r3, r3, #15
 8005e82:	3b04      	subs	r3, #4
 8005e84:	0112      	lsls	r2, r2, #4
 8005e86:	b2d2      	uxtb	r2, r2
 8005e88:	440b      	add	r3, r1
 8005e8a:	761a      	strb	r2, [r3, #24]
}
 8005e8c:	bf00      	nop
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr
 8005e98:	e000e100 	.word	0xe000e100
 8005e9c:	e000ed00 	.word	0xe000ed00

08005ea0 <NVIC_EncodePriority>:
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b089      	sub	sp, #36	; 0x24
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	60f8      	str	r0, [r7, #12]
 8005ea8:	60b9      	str	r1, [r7, #8]
 8005eaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f003 0307 	and.w	r3, r3, #7
 8005eb2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005eb4:	69fb      	ldr	r3, [r7, #28]
 8005eb6:	f1c3 0307 	rsb	r3, r3, #7
 8005eba:	2b04      	cmp	r3, #4
 8005ebc:	bf28      	it	cs
 8005ebe:	2304      	movcs	r3, #4
 8005ec0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ec2:	69fb      	ldr	r3, [r7, #28]
 8005ec4:	3304      	adds	r3, #4
 8005ec6:	2b06      	cmp	r3, #6
 8005ec8:	d902      	bls.n	8005ed0 <NVIC_EncodePriority+0x30>
 8005eca:	69fb      	ldr	r3, [r7, #28]
 8005ecc:	3b03      	subs	r3, #3
 8005ece:	e000      	b.n	8005ed2 <NVIC_EncodePriority+0x32>
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ed8:	69bb      	ldr	r3, [r7, #24]
 8005eda:	fa02 f303 	lsl.w	r3, r2, r3
 8005ede:	43da      	mvns	r2, r3
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	401a      	ands	r2, r3
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005ee8:	f04f 31ff 	mov.w	r1, #4294967295
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	fa01 f303 	lsl.w	r3, r1, r3
 8005ef2:	43d9      	mvns	r1, r3
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ef8:	4313      	orrs	r3, r2
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	3724      	adds	r7, #36	; 0x24
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr
	...

08005f08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b082      	sub	sp, #8
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	3b01      	subs	r3, #1
 8005f14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005f18:	d301      	bcc.n	8005f1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	e00f      	b.n	8005f3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005f1e:	4a0a      	ldr	r2, [pc, #40]	; (8005f48 <SysTick_Config+0x40>)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	3b01      	subs	r3, #1
 8005f24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005f26:	210f      	movs	r1, #15
 8005f28:	f04f 30ff 	mov.w	r0, #4294967295
 8005f2c:	f7ff ff8e 	bl	8005e4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005f30:	4b05      	ldr	r3, [pc, #20]	; (8005f48 <SysTick_Config+0x40>)
 8005f32:	2200      	movs	r2, #0
 8005f34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f36:	4b04      	ldr	r3, [pc, #16]	; (8005f48 <SysTick_Config+0x40>)
 8005f38:	2207      	movs	r2, #7
 8005f3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005f3c:	2300      	movs	r3, #0
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	3708      	adds	r7, #8
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	bf00      	nop
 8005f48:	e000e010 	.word	0xe000e010

08005f4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b082      	sub	sp, #8
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f7ff ff29 	bl	8005dac <__NVIC_SetPriorityGrouping>
}
 8005f5a:	bf00      	nop
 8005f5c:	3708      	adds	r7, #8
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}

08005f62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f62:	b580      	push	{r7, lr}
 8005f64:	b086      	sub	sp, #24
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	4603      	mov	r3, r0
 8005f6a:	60b9      	str	r1, [r7, #8]
 8005f6c:	607a      	str	r2, [r7, #4]
 8005f6e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005f70:	f7ff ff40 	bl	8005df4 <__NVIC_GetPriorityGrouping>
 8005f74:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	68b9      	ldr	r1, [r7, #8]
 8005f7a:	6978      	ldr	r0, [r7, #20]
 8005f7c:	f7ff ff90 	bl	8005ea0 <NVIC_EncodePriority>
 8005f80:	4602      	mov	r2, r0
 8005f82:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005f86:	4611      	mov	r1, r2
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f7ff ff5f 	bl	8005e4c <__NVIC_SetPriority>
}
 8005f8e:	bf00      	nop
 8005f90:	3718      	adds	r7, #24
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}

08005f96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f96:	b580      	push	{r7, lr}
 8005f98:	b082      	sub	sp, #8
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005fa0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f7ff ff33 	bl	8005e10 <__NVIC_EnableIRQ>
}
 8005faa:	bf00      	nop
 8005fac:	3708      	adds	r7, #8
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}

08005fb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005fb2:	b580      	push	{r7, lr}
 8005fb4:	b082      	sub	sp, #8
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f7ff ffa4 	bl	8005f08 <SysTick_Config>
 8005fc0:	4603      	mov	r3, r0
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3708      	adds	r7, #8
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}
	...

08005fcc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8005fd0:	f3bf 8f5f 	dmb	sy
}
 8005fd4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005fd6:	4b07      	ldr	r3, [pc, #28]	; (8005ff4 <HAL_MPU_Disable+0x28>)
 8005fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fda:	4a06      	ldr	r2, [pc, #24]	; (8005ff4 <HAL_MPU_Disable+0x28>)
 8005fdc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fe0:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005fe2:	4b05      	ldr	r3, [pc, #20]	; (8005ff8 <HAL_MPU_Disable+0x2c>)
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	605a      	str	r2, [r3, #4]
}
 8005fe8:	bf00      	nop
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	e000ed00 	.word	0xe000ed00
 8005ff8:	e000ed90 	.word	0xe000ed90

08005ffc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8006004:	4a0b      	ldr	r2, [pc, #44]	; (8006034 <HAL_MPU_Enable+0x38>)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f043 0301 	orr.w	r3, r3, #1
 800600c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800600e:	4b0a      	ldr	r3, [pc, #40]	; (8006038 <HAL_MPU_Enable+0x3c>)
 8006010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006012:	4a09      	ldr	r2, [pc, #36]	; (8006038 <HAL_MPU_Enable+0x3c>)
 8006014:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006018:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800601a:	f3bf 8f4f 	dsb	sy
}
 800601e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006020:	f3bf 8f6f 	isb	sy
}
 8006024:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8006026:	bf00      	nop
 8006028:	370c      	adds	r7, #12
 800602a:	46bd      	mov	sp, r7
 800602c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006030:	4770      	bx	lr
 8006032:	bf00      	nop
 8006034:	e000ed90 	.word	0xe000ed90
 8006038:	e000ed00 	.word	0xe000ed00

0800603c <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	785a      	ldrb	r2, [r3, #1]
 8006048:	4b1d      	ldr	r3, [pc, #116]	; (80060c0 <HAL_MPU_ConfigRegion+0x84>)
 800604a:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	781b      	ldrb	r3, [r3, #0]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d029      	beq.n	80060a8 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8006054:	4a1a      	ldr	r2, [pc, #104]	; (80060c0 <HAL_MPU_ConfigRegion+0x84>)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	7b1b      	ldrb	r3, [r3, #12]
 8006060:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	7adb      	ldrb	r3, [r3, #11]
 8006066:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006068:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	7a9b      	ldrb	r3, [r3, #10]
 800606e:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006070:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	7b5b      	ldrb	r3, [r3, #13]
 8006076:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006078:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	7b9b      	ldrb	r3, [r3, #14]
 800607e:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006080:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	7bdb      	ldrb	r3, [r3, #15]
 8006086:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006088:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	7a5b      	ldrb	r3, [r3, #9]
 800608e:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006090:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	7a1b      	ldrb	r3, [r3, #8]
 8006096:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006098:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800609a:	687a      	ldr	r2, [r7, #4]
 800609c:	7812      	ldrb	r2, [r2, #0]
 800609e:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80060a0:	4a07      	ldr	r2, [pc, #28]	; (80060c0 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80060a2:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80060a4:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 80060a6:	e005      	b.n	80060b4 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 80060a8:	4b05      	ldr	r3, [pc, #20]	; (80060c0 <HAL_MPU_ConfigRegion+0x84>)
 80060aa:	2200      	movs	r2, #0
 80060ac:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 80060ae:	4b04      	ldr	r3, [pc, #16]	; (80060c0 <HAL_MPU_ConfigRegion+0x84>)
 80060b0:	2200      	movs	r2, #0
 80060b2:	611a      	str	r2, [r3, #16]
}
 80060b4:	bf00      	nop
 80060b6:	370c      	adds	r7, #12
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr
 80060c0:	e000ed90 	.word	0xe000ed90

080060c4 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b082      	sub	sp, #8
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d101      	bne.n	80060d6 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	e014      	b.n	8006100 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	791b      	ldrb	r3, [r3, #4]
 80060da:	b2db      	uxtb	r3, r3
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d105      	bne.n	80060ec <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2200      	movs	r2, #0
 80060e4:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f7fd fa08 	bl	80034fc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2202      	movs	r2, #2
 80060f0:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80060fe:	2300      	movs	r3, #0
}
 8006100:	4618      	mov	r0, r3
 8006102:	3708      	adds	r7, #8
 8006104:	46bd      	mov	sp, r7
 8006106:	bd80      	pop	{r7, pc}

08006108 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	795b      	ldrb	r3, [r3, #5]
 8006116:	2b01      	cmp	r3, #1
 8006118:	d101      	bne.n	800611e <HAL_DAC_Start+0x16>
 800611a:	2302      	movs	r3, #2
 800611c:	e040      	b.n	80061a0 <HAL_DAC_Start+0x98>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2201      	movs	r2, #1
 8006122:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2202      	movs	r2, #2
 8006128:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	6819      	ldr	r1, [r3, #0]
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	f003 0310 	and.w	r3, r3, #16
 8006136:	2201      	movs	r2, #1
 8006138:	409a      	lsls	r2, r3
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	430a      	orrs	r2, r1
 8006140:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d10f      	bne.n	8006168 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8006152:	2b02      	cmp	r3, #2
 8006154:	d11d      	bne.n	8006192 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	685a      	ldr	r2, [r3, #4]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f042 0201 	orr.w	r2, r2, #1
 8006164:	605a      	str	r2, [r3, #4]
 8006166:	e014      	b.n	8006192 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	f003 0310 	and.w	r3, r3, #16
 8006178:	2102      	movs	r1, #2
 800617a:	fa01 f303 	lsl.w	r3, r1, r3
 800617e:	429a      	cmp	r2, r3
 8006180:	d107      	bne.n	8006192 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	685a      	ldr	r2, [r3, #4]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f042 0202 	orr.w	r2, r2, #2
 8006190:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2201      	movs	r2, #1
 8006196:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800619e:	2300      	movs	r3, #0
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	370c      	adds	r7, #12
 80061a4:	46bd      	mov	sp, r7
 80061a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061aa:	4770      	bx	lr

080061ac <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b087      	sub	sp, #28
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	60f8      	str	r0, [r7, #12]
 80061b4:	60b9      	str	r1, [r7, #8]
 80061b6:	607a      	str	r2, [r7, #4]
 80061b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80061ba:	2300      	movs	r3, #0
 80061bc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d105      	bne.n	80061d6 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80061ca:	697a      	ldr	r2, [r7, #20]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4413      	add	r3, r2
 80061d0:	3308      	adds	r3, #8
 80061d2:	617b      	str	r3, [r7, #20]
 80061d4:	e004      	b.n	80061e0 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80061d6:	697a      	ldr	r2, [r7, #20]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4413      	add	r3, r2
 80061dc:	3314      	adds	r3, #20
 80061de:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	461a      	mov	r2, r3
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80061e8:	2300      	movs	r3, #0
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	371c      	adds	r7, #28
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr
	...

080061f8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b088      	sub	sp, #32
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	795b      	ldrb	r3, [r3, #5]
 8006208:	2b01      	cmp	r3, #1
 800620a:	d101      	bne.n	8006210 <HAL_DAC_ConfigChannel+0x18>
 800620c:	2302      	movs	r3, #2
 800620e:	e12a      	b.n	8006466 <HAL_DAC_ConfigChannel+0x26e>
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2201      	movs	r2, #1
 8006214:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2202      	movs	r2, #2
 800621a:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2b04      	cmp	r3, #4
 8006222:	f040 8081 	bne.w	8006328 <HAL_DAC_ConfigChannel+0x130>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8006226:	f7fd fff5 	bl	8004214 <HAL_GetTick>
 800622a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d140      	bne.n	80062b4 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006232:	e018      	b.n	8006266 <HAL_DAC_ConfigChannel+0x6e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006234:	f7fd ffee 	bl	8004214 <HAL_GetTick>
 8006238:	4602      	mov	r2, r0
 800623a:	69bb      	ldr	r3, [r7, #24]
 800623c:	1ad3      	subs	r3, r2, r3
 800623e:	2b01      	cmp	r3, #1
 8006240:	d911      	bls.n	8006266 <HAL_DAC_ConfigChannel+0x6e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006248:	4b89      	ldr	r3, [pc, #548]	; (8006470 <HAL_DAC_ConfigChannel+0x278>)
 800624a:	4013      	ands	r3, r2
 800624c:	2b00      	cmp	r3, #0
 800624e:	d00a      	beq.n	8006266 <HAL_DAC_ConfigChannel+0x6e>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	691b      	ldr	r3, [r3, #16]
 8006254:	f043 0208 	orr.w	r2, r3, #8
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2203      	movs	r2, #3
 8006260:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8006262:	2303      	movs	r3, #3
 8006264:	e0ff      	b.n	8006466 <HAL_DAC_ConfigChannel+0x26e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800626c:	4b80      	ldr	r3, [pc, #512]	; (8006470 <HAL_DAC_ConfigChannel+0x278>)
 800626e:	4013      	ands	r3, r2
 8006270:	2b00      	cmp	r3, #0
 8006272:	d1df      	bne.n	8006234 <HAL_DAC_ConfigChannel+0x3c>
          }
        }
      }
      HAL_Delay(1);
 8006274:	2001      	movs	r0, #1
 8006276:	f7fd ffd9 	bl	800422c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	68ba      	ldr	r2, [r7, #8]
 8006280:	6992      	ldr	r2, [r2, #24]
 8006282:	641a      	str	r2, [r3, #64]	; 0x40
 8006284:	e023      	b.n	80062ce <HAL_DAC_ConfigChannel+0xd6>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006286:	f7fd ffc5 	bl	8004214 <HAL_GetTick>
 800628a:	4602      	mov	r2, r0
 800628c:	69bb      	ldr	r3, [r7, #24]
 800628e:	1ad3      	subs	r3, r2, r3
 8006290:	2b01      	cmp	r3, #1
 8006292:	d90f      	bls.n	80062b4 <HAL_DAC_ConfigChannel+0xbc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800629a:	2b00      	cmp	r3, #0
 800629c:	da0a      	bge.n	80062b4 <HAL_DAC_ConfigChannel+0xbc>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	691b      	ldr	r3, [r3, #16]
 80062a2:	f043 0208 	orr.w	r2, r3, #8
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2203      	movs	r2, #3
 80062ae:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80062b0:	2303      	movs	r3, #3
 80062b2:	e0d8      	b.n	8006466 <HAL_DAC_ConfigChannel+0x26e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	dbe3      	blt.n	8006286 <HAL_DAC_ConfigChannel+0x8e>
          }
        }
      }
      HAL_Delay(1U);
 80062be:	2001      	movs	r0, #1
 80062c0:	f7fd ffb4 	bl	800422c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68ba      	ldr	r2, [r7, #8]
 80062ca:	6992      	ldr	r2, [r2, #24]
 80062cc:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f003 0310 	and.w	r3, r3, #16
 80062da:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80062de:	fa01 f303 	lsl.w	r3, r1, r3
 80062e2:	43db      	mvns	r3, r3
 80062e4:	ea02 0103 	and.w	r1, r2, r3
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	69da      	ldr	r2, [r3, #28]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f003 0310 	and.w	r3, r3, #16
 80062f2:	409a      	lsls	r2, r3
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	430a      	orrs	r2, r1
 80062fa:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f003 0310 	and.w	r3, r3, #16
 8006308:	21ff      	movs	r1, #255	; 0xff
 800630a:	fa01 f303 	lsl.w	r3, r1, r3
 800630e:	43db      	mvns	r3, r3
 8006310:	ea02 0103 	and.w	r1, r2, r3
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	6a1a      	ldr	r2, [r3, #32]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f003 0310 	and.w	r3, r3, #16
 800631e:	409a      	lsls	r2, r3
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	430a      	orrs	r2, r1
 8006326:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	691b      	ldr	r3, [r3, #16]
 800632c:	2b01      	cmp	r3, #1
 800632e:	d11d      	bne.n	800636c <HAL_DAC_ConfigChannel+0x174>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006336:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f003 0310 	and.w	r3, r3, #16
 800633e:	221f      	movs	r2, #31
 8006340:	fa02 f303 	lsl.w	r3, r2, r3
 8006344:	43db      	mvns	r3, r3
 8006346:	697a      	ldr	r2, [r7, #20]
 8006348:	4013      	ands	r3, r2
 800634a:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	695b      	ldr	r3, [r3, #20]
 8006350:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f003 0310 	and.w	r3, r3, #16
 8006358:	693a      	ldr	r2, [r7, #16]
 800635a:	fa02 f303 	lsl.w	r3, r2, r3
 800635e:	697a      	ldr	r2, [r7, #20]
 8006360:	4313      	orrs	r3, r2
 8006362:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	697a      	ldr	r2, [r7, #20]
 800636a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006372:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f003 0310 	and.w	r3, r3, #16
 800637a:	2207      	movs	r2, #7
 800637c:	fa02 f303 	lsl.w	r3, r2, r3
 8006380:	43db      	mvns	r3, r3
 8006382:	697a      	ldr	r2, [r7, #20]
 8006384:	4013      	ands	r3, r2
 8006386:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	68db      	ldr	r3, [r3, #12]
 800638c:	2b01      	cmp	r3, #1
 800638e:	d102      	bne.n	8006396 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = 0x00000000UL;
 8006390:	2300      	movs	r3, #0
 8006392:	61fb      	str	r3, [r7, #28]
 8006394:	e00f      	b.n	80063b6 <HAL_DAC_ConfigChannel+0x1be>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	2b02      	cmp	r3, #2
 800639c:	d102      	bne.n	80063a4 <HAL_DAC_ConfigChannel+0x1ac>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800639e:	2301      	movs	r3, #1
 80063a0:	61fb      	str	r3, [r7, #28]
 80063a2:	e008      	b.n	80063b6 <HAL_DAC_ConfigChannel+0x1be>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d102      	bne.n	80063b2 <HAL_DAC_ConfigChannel+0x1ba>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80063ac:	2301      	movs	r3, #1
 80063ae:	61fb      	str	r3, [r7, #28]
 80063b0:	e001      	b.n	80063b6 <HAL_DAC_ConfigChannel+0x1be>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80063b2:	2300      	movs	r3, #0
 80063b4:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	681a      	ldr	r2, [r3, #0]
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	4313      	orrs	r3, r2
 80063c0:	69fa      	ldr	r2, [r7, #28]
 80063c2:	4313      	orrs	r3, r2
 80063c4:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f003 0310 	and.w	r3, r3, #16
 80063cc:	693a      	ldr	r2, [r7, #16]
 80063ce:	fa02 f303 	lsl.w	r3, r2, r3
 80063d2:	697a      	ldr	r2, [r7, #20]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	697a      	ldr	r2, [r7, #20]
 80063de:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	6819      	ldr	r1, [r3, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f003 0310 	and.w	r3, r3, #16
 80063ec:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80063f0:	fa02 f303 	lsl.w	r3, r2, r3
 80063f4:	43da      	mvns	r2, r3
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	400a      	ands	r2, r1
 80063fc:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f003 0310 	and.w	r3, r3, #16
 800640c:	f640 72fe 	movw	r2, #4094	; 0xffe
 8006410:	fa02 f303 	lsl.w	r3, r2, r3
 8006414:	43db      	mvns	r3, r3
 8006416:	697a      	ldr	r2, [r7, #20]
 8006418:	4013      	ands	r3, r2
 800641a:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	f003 0310 	and.w	r3, r3, #16
 8006428:	693a      	ldr	r2, [r7, #16]
 800642a:	fa02 f303 	lsl.w	r3, r2, r3
 800642e:	697a      	ldr	r2, [r7, #20]
 8006430:	4313      	orrs	r3, r2
 8006432:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	697a      	ldr	r2, [r7, #20]
 800643a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	6819      	ldr	r1, [r3, #0]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	f003 0310 	and.w	r3, r3, #16
 8006448:	22c0      	movs	r2, #192	; 0xc0
 800644a:	fa02 f303 	lsl.w	r3, r2, r3
 800644e:	43da      	mvns	r2, r3
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	400a      	ands	r2, r1
 8006456:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2201      	movs	r2, #1
 800645c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2200      	movs	r2, #0
 8006462:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006464:	2300      	movs	r3, #0
}
 8006466:	4618      	mov	r0, r3
 8006468:	3720      	adds	r7, #32
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}
 800646e:	bf00      	nop
 8006470:	20008000 	.word	0x20008000

08006474 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b084      	sub	sp, #16
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d101      	bne.n	8006486 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	e0cf      	b.n	8006626 <HAL_ETH_Init+0x1b2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800648c:	2b00      	cmp	r3, #0
 800648e:	d106      	bne.n	800649e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2223      	movs	r2, #35	; 0x23
 8006494:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f009 f9d5 	bl	800f848 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800649e:	4b64      	ldr	r3, [pc, #400]	; (8006630 <HAL_ETH_Init+0x1bc>)
 80064a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80064a4:	4a62      	ldr	r2, [pc, #392]	; (8006630 <HAL_ETH_Init+0x1bc>)
 80064a6:	f043 0302 	orr.w	r3, r3, #2
 80064aa:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80064ae:	4b60      	ldr	r3, [pc, #384]	; (8006630 <HAL_ETH_Init+0x1bc>)
 80064b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80064b4:	f003 0302 	and.w	r3, r3, #2
 80064b8:	60bb      	str	r3, [r7, #8]
 80064ba:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	7a1b      	ldrb	r3, [r3, #8]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d103      	bne.n	80064cc <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 80064c4:	2000      	movs	r0, #0
 80064c6:	f7fd fee1 	bl	800428c <HAL_SYSCFG_ETHInterfaceSelect>
 80064ca:	e003      	b.n	80064d4 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80064cc:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80064d0:	f7fd fedc 	bl	800428c <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 80064d4:	4b57      	ldr	r3, [pc, #348]	; (8006634 <HAL_ETH_Init+0x1c0>)
 80064d6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	687a      	ldr	r2, [r7, #4]
 80064e4:	6812      	ldr	r2, [r2, #0]
 80064e6:	f043 0301 	orr.w	r3, r3, #1
 80064ea:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80064ee:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80064f0:	f7fd fe90 	bl	8004214 <HAL_GetTick>
 80064f4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80064f6:	e011      	b.n	800651c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80064f8:	f7fd fe8c 	bl	8004214 <HAL_GetTick>
 80064fc:	4602      	mov	r2, r0
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	1ad3      	subs	r3, r2, r3
 8006502:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006506:	d909      	bls.n	800651c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2204      	movs	r2, #4
 800650c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	22e0      	movs	r2, #224	; 0xe0
 8006514:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e084      	b.n	8006626 <HAL_ETH_Init+0x1b2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f003 0301 	and.w	r3, r3, #1
 800652a:	2b00      	cmp	r3, #0
 800652c:	d1e4      	bne.n	80064f8 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f000 fd94 	bl	800705c <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8006534:	f004 fc64 	bl	800ae00 <HAL_RCC_GetHCLKFreq>
 8006538:	4603      	mov	r3, r0
 800653a:	4a3f      	ldr	r2, [pc, #252]	; (8006638 <HAL_ETH_Init+0x1c4>)
 800653c:	fba2 2303 	umull	r2, r3, r2, r3
 8006540:	0c9a      	lsrs	r2, r3, #18
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	3a01      	subs	r2, #1
 8006548:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800654c:	6878      	ldr	r0, [r7, #4]
 800654e:	f000 ff7f 	bl	8007450 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800655a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800655e:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	6812      	ldr	r2, [r2, #0]
 8006566:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800656a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800656e:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	695b      	ldr	r3, [r3, #20]
 8006576:	f003 0303 	and.w	r3, r3, #3
 800657a:	2b00      	cmp	r3, #0
 800657c:	d009      	beq.n	8006592 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2201      	movs	r2, #1
 8006582:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	22e0      	movs	r2, #224	; 0xe0
 800658a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e049      	b.n	8006626 <HAL_ETH_Init+0x1b2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800659a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800659e:	4b27      	ldr	r3, [pc, #156]	; (800663c <HAL_ETH_Init+0x1c8>)
 80065a0:	4013      	ands	r3, r2
 80065a2:	687a      	ldr	r2, [r7, #4]
 80065a4:	6952      	ldr	r2, [r2, #20]
 80065a6:	0051      	lsls	r1, r2, #1
 80065a8:	687a      	ldr	r2, [r7, #4]
 80065aa:	6812      	ldr	r2, [r2, #0]
 80065ac:	430b      	orrs	r3, r1
 80065ae:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80065b2:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f000 ffe7 	bl	800758a <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f001 f82d 	bl	800761c <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	685b      	ldr	r3, [r3, #4]
 80065c6:	3305      	adds	r3, #5
 80065c8:	781b      	ldrb	r3, [r3, #0]
 80065ca:	021a      	lsls	r2, r3, #8
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	3304      	adds	r3, #4
 80065d2:	781b      	ldrb	r3, [r3, #0]
 80065d4:	4619      	mov	r1, r3
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	430a      	orrs	r2, r1
 80065dc:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	3303      	adds	r3, #3
 80065e6:	781b      	ldrb	r3, [r3, #0]
 80065e8:	061a      	lsls	r2, r3, #24
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	3302      	adds	r3, #2
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	041b      	lsls	r3, r3, #16
 80065f4:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	3301      	adds	r3, #1
 80065fc:	781b      	ldrb	r3, [r3, #0]
 80065fe:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8006600:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	781b      	ldrb	r3, [r3, #0]
 8006608:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800660e:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8006610:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2210      	movs	r2, #16
 8006620:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006624:	2300      	movs	r3, #0
}
 8006626:	4618      	mov	r0, r3
 8006628:	3710      	adds	r7, #16
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	58024400 	.word	0x58024400
 8006634:	58000400 	.word	0x58000400
 8006638:	431bde83 	.word	0x431bde83
 800663c:	ffff8001 	.word	0xffff8001

08006640 <HAL_ETH_Start>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b082      	sub	sp, #8
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800664e:	2b10      	cmp	r3, #16
 8006650:	d153      	bne.n	80066fa <HAL_ETH_Start+0xba>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2223      	movs	r2, #35	; 0x23
 8006656:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Set nombre of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2204      	movs	r2, #4
 800665e:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f000 f9f6 	bl	8006a52 <ETH_UpdateDescriptor>

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f042 0202 	orr.w	r2, r2, #2
 8006674:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f042 0201 	orr.w	r2, r2, #1
 8006684:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f042 0201 	orr.w	r2, r2, #1
 8006696:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066a2:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80066a6:	687a      	ldr	r2, [r7, #4]
 80066a8:	6812      	ldr	r2, [r2, #0]
 80066aa:	f043 0301 	orr.w	r3, r3, #1
 80066ae:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80066b2:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066be:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80066c2:	687a      	ldr	r2, [r7, #4]
 80066c4:	6812      	ldr	r2, [r2, #0]
 80066c6:	f043 0301 	orr.w	r3, r3, #1
 80066ca:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80066ce:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066da:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	6812      	ldr	r2, [r2, #0]
 80066e2:	f443 7381 	orr.w	r3, r3, #258	; 0x102
 80066e6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80066ea:	f8c2 3160 	str.w	r3, [r2, #352]	; 0x160

    heth->gState = HAL_ETH_STATE_STARTED;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2223      	movs	r2, #35	; 0x23
 80066f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80066f6:	2300      	movs	r3, #0
 80066f8:	e000      	b.n	80066fc <HAL_ETH_Start+0xbc>
  }
  else
  {
    return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
  }
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3708      	adds	r7, #8
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}

08006704 <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 8006704:	b480      	push	{r7}
 8006706:	b083      	sub	sp, #12
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_STARTED)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006712:	2b23      	cmp	r3, #35	; 0x23
 8006714:	d13f      	bne.n	8006796 <HAL_ETH_Stop+0x92>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2223      	movs	r2, #35	; 0x23
 800671a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006726:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800672a:	687a      	ldr	r2, [r7, #4]
 800672c:	6812      	ldr	r2, [r2, #0]
 800672e:	f023 0301 	bic.w	r3, r3, #1
 8006732:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006736:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006742:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	6812      	ldr	r2, [r2, #0]
 800674a:	f023 0301 	bic.w	r3, r3, #1
 800674e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006752:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f022 0201 	bic.w	r2, r2, #1
 8006764:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f042 0201 	orr.w	r2, r2, #1
 8006776:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	681a      	ldr	r2, [r3, #0]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f022 0202 	bic.w	r2, r2, #2
 8006788:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2210      	movs	r2, #16
 800678e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Return function status */
    return HAL_OK;
 8006792:	2300      	movs	r3, #0
 8006794:	e000      	b.n	8006798 <HAL_ETH_Stop+0x94>
  }
  else
  {
    return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
  }
}
 8006798:	4618      	mov	r0, r3
 800679a:	370c      	adds	r7, #12
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr

080067a4 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b086      	sub	sp, #24
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  ETH_DMADescTypeDef *dmatxdesc;

  if (pTxConfig == NULL)
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d109      	bne.n	80067ca <HAL_ETH_Transmit+0x26>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067bc:	f043 0201 	orr.w	r2, r3, #1
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    return HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	e07f      	b.n	80068ca <HAL_ETH_Transmit+0x126>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80067d0:	2b23      	cmp	r3, #35	; 0x23
 80067d2:	d179      	bne.n	80068c8 <HAL_ETH_Transmit+0x124>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 80067d4:	2200      	movs	r2, #0
 80067d6:	68b9      	ldr	r1, [r7, #8]
 80067d8:	68f8      	ldr	r0, [r7, #12]
 80067da:	f000 ff7d 	bl	80076d8 <ETH_Prepare_Tx_Descriptors>
 80067de:	4603      	mov	r3, r0
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d009      	beq.n	80067f8 <HAL_ETH_Transmit+0x54>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067ea:	f043 0202 	orr.w	r2, r3, #2
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e068      	b.n	80068ca <HAL_ETH_Transmit+0x126>
  __ASM volatile ("dsb 0xF":::"memory");
 80067f8:	f3bf 8f4f 	dsb	sy
}
 80067fc:	bf00      	nop
    }

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	3206      	adds	r2, #6
 8006806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800680a:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006810:	1c5a      	adds	r2, r3, #1
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	629a      	str	r2, [r3, #40]	; 0x28
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800681a:	2b03      	cmp	r3, #3
 800681c:	d904      	bls.n	8006828 <HAL_ETH_Transmit+0x84>
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006822:	1f1a      	subs	r2, r3, #4
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	3106      	adds	r1, #6
 8006834:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006838:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800683c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120

    tickstart = HAL_GetTick();
 8006840:	f7fd fce8 	bl	8004214 <HAL_GetTick>
 8006844:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while ((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8006846:	e039      	b.n	80068bc <HAL_ETH_Transmit+0x118>
    {
      if ((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006850:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8006854:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006858:	2b00      	cmp	r3, #0
 800685a:	d012      	beq.n	8006882 <HAL_ETH_Transmit+0xde>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006862:	f043 0208 	orr.w	r2, r3, #8
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        heth->DMAErrorCode = heth->Instance->DMACSR;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006874:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        /* Return function status */
        return HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	e023      	b.n	80068ca <HAL_ETH_Transmit+0x126>
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006888:	d018      	beq.n	80068bc <HAL_ETH_Transmit+0x118>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800688a:	f7fd fcc3 	bl	8004214 <HAL_GetTick>
 800688e:	4602      	mov	r2, r0
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	1ad3      	subs	r3, r2, r3
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	429a      	cmp	r2, r3
 8006898:	d302      	bcc.n	80068a0 <HAL_ETH_Transmit+0xfc>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d10d      	bne.n	80068bc <HAL_ETH_Transmit+0x118>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068a6:	f043 0204 	orr.w	r2, r3, #4
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          /* Clear TX descriptor so that we can proceed */
          dmatxdesc->DESC3 = (ETH_DMATXNDESCWBF_FD | ETH_DMATXNDESCWBF_LD);
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 80068b6:	60da      	str	r2, [r3, #12]
          return HAL_ERROR;
 80068b8:	2301      	movs	r3, #1
 80068ba:	e006      	b.n	80068ca <HAL_ETH_Transmit+0x126>
    while ((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	68db      	ldr	r3, [r3, #12]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	dbc1      	blt.n	8006848 <HAL_ETH_Transmit+0xa4>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 80068c4:	2300      	movs	r3, #0
 80068c6:	e000      	b.n	80068ca <HAL_ETH_Transmit+0x126>
  }
  else
  {
    return HAL_ERROR;
 80068c8:	2301      	movs	r3, #1
  }
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3718      	adds	r7, #24
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}

080068d2 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 80068d2:	b580      	push	{r7, lr}
 80068d4:	b088      	sub	sp, #32
 80068d6:	af00      	add	r7, sp, #0
 80068d8:	6078      	str	r0, [r7, #4]
 80068da:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 80068dc:	2300      	movs	r3, #0
 80068de:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 80068e0:	2300      	movs	r3, #0
 80068e2:	73fb      	strb	r3, [r7, #15]


  if (pAppBuff == NULL)
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d109      	bne.n	80068fe <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068f0:	f043 0201 	orr.w	r2, r3, #1
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e0a5      	b.n	8006a4a <HAL_ETH_ReadData+0x178>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006904:	2b23      	cmp	r3, #35	; 0x23
 8006906:	d001      	beq.n	800690c <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8006908:	2301      	movs	r3, #1
 800690a:	e09e      	b.n	8006a4a <HAL_ETH_ReadData+0x178>
  }

  descidx = heth->RxDescList.RxDescIdx;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006910:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	69fa      	ldr	r2, [r7, #28]
 8006916:	3212      	adds	r2, #18
 8006918:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800691c:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006922:	f1c3 0304 	rsb	r3, r3, #4
 8006926:	60bb      	str	r3, [r7, #8]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8006928:	e067      	b.n	80069fa <HAL_ETH_ReadData+0x128>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 800692a:	69bb      	ldr	r3, [r7, #24]
 800692c:	68db      	ldr	r3, [r3, #12]
 800692e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006932:	2b00      	cmp	r3, #0
 8006934:	d007      	beq.n	8006946 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 8006936:	69bb      	ldr	r3, [r7, #24]
 8006938:	685a      	ldr	r2, [r3, #4]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	679a      	str	r2, [r3, #120]	; 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 800693e:	69bb      	ldr	r3, [r7, #24]
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	675a      	str	r2, [r3, #116]	; 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8006946:	69bb      	ldr	r3, [r7, #24]
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800694e:	2b00      	cmp	r3, #0
 8006950:	d103      	bne.n	800695a <HAL_ETH_ReadData+0x88>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006956:	2b00      	cmp	r3, #0
 8006958:	d03d      	beq.n	80069d6 <HAL_ETH_ReadData+0x104>
    {
      /* Check if first descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 800695a:	69bb      	ldr	r3, [r7, #24]
 800695c:	68db      	ldr	r3, [r3, #12]
 800695e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006962:	2b00      	cmp	r3, #0
 8006964:	d005      	beq.n	8006972 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2200      	movs	r2, #0
 800696a:	661a      	str	r2, [r3, #96]	; 0x60
        heth->RxDescList.RxDataLength = 0;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2200      	movs	r2, #0
 8006970:	665a      	str	r2, [r3, #100]	; 0x64
      }

      /* Check if last descriptor */
      bufflength = heth->Init.RxBuffLen;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	695b      	ldr	r3, [r3, #20]
 8006976:	613b      	str	r3, [r7, #16]
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8006978:	69bb      	ldr	r3, [r7, #24]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006980:	2b00      	cmp	r3, #0
 8006982:	d00d      	beq.n	80069a0 <HAL_ETH_ReadData+0xce>
      {
        bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 8006984:	69bb      	ldr	r3, [r7, #24]
 8006986:	68db      	ldr	r3, [r3, #12]
 8006988:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006990:	1ad3      	subs	r3, r2, r3
 8006992:	613b      	str	r3, [r7, #16]

        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 8006994:	69bb      	ldr	r3, [r7, #24]
 8006996:	68da      	ldr	r2, [r3, #12]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	671a      	str	r2, [r3, #112]	; 0x70

        /* Packet ready */
        rxdataready = 1;
 800699c:	2301      	movs	r3, #1
 800699e:	73fb      	strb	r3, [r7, #15]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	f103 007c 	add.w	r0, r3, #124	; 0x7c
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	f103 0180 	add.w	r1, r3, #128	; 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 80069ac:	69bb      	ldr	r3, [r7, #24]
 80069ae:	691b      	ldr	r3, [r3, #16]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80069b0:	461a      	mov	r2, r3
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	f009 f91f 	bl	800fbf8 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80069be:	1c5a      	adds	r2, r3, #1
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	661a      	str	r2, [r3, #96]	; 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	441a      	add	r2, r3
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	665a      	str	r2, [r3, #100]	; 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 80069d0:	69bb      	ldr	r3, [r7, #24]
 80069d2:	2200      	movs	r2, #0
 80069d4:	611a      	str	r2, [r3, #16]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80069d6:	69fb      	ldr	r3, [r7, #28]
 80069d8:	3301      	adds	r3, #1
 80069da:	61fb      	str	r3, [r7, #28]
 80069dc:	69fb      	ldr	r3, [r7, #28]
 80069de:	2b03      	cmp	r3, #3
 80069e0:	d902      	bls.n	80069e8 <HAL_ETH_ReadData+0x116>
 80069e2:	69fb      	ldr	r3, [r7, #28]
 80069e4:	3b04      	subs	r3, #4
 80069e6:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	69fa      	ldr	r2, [r7, #28]
 80069ec:	3212      	adds	r2, #18
 80069ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069f2:	61bb      	str	r3, [r7, #24]
    desccnt++;
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	3301      	adds	r3, #1
 80069f8:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80069fa:	69bb      	ldr	r3, [r7, #24]
 80069fc:	68db      	ldr	r3, [r3, #12]
         && (rxdataready == 0U))
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	db06      	blt.n	8006a10 <HAL_ETH_ReadData+0x13e>
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8006a02:	697a      	ldr	r2, [r7, #20]
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d202      	bcs.n	8006a10 <HAL_ETH_ReadData+0x13e>
         && (rxdataready == 0U))
 8006a0a:	7bfb      	ldrb	r3, [r7, #15]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d08c      	beq.n	800692a <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	441a      	add	r2, r3
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	66da      	str	r2, [r3, #108]	; 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d002      	beq.n	8006a2a <HAL_ETH_ReadData+0x158>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	f000 f814 	bl	8006a52 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	69fa      	ldr	r2, [r7, #28]
 8006a2e:	65da      	str	r2, [r3, #92]	; 0x5c

  if (rxdataready == 1U)
 8006a30:	7bfb      	ldrb	r3, [r7, #15]
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d108      	bne.n	8006a48 <HAL_ETH_ReadData+0x176>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2200      	movs	r2, #0
 8006a42:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006a44:	2300      	movs	r3, #0
 8006a46:	e000      	b.n	8006a4a <HAL_ETH_ReadData+0x178>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3720      	adds	r7, #32
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}

08006a52 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8006a52:	b580      	push	{r7, lr}
 8006a54:	b088      	sub	sp, #32
 8006a56:	af00      	add	r7, sp, #0
 8006a58:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	60fb      	str	r3, [r7, #12]
  uint8_t allocStatus = 1U;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a66:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	69fa      	ldr	r2, [r7, #28]
 8006a6c:	3212      	adds	r2, #18
 8006a6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a72:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a78:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8006a7a:	e03b      	b.n	8006af4 <ETH_UpdateDescriptor+0xa2>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	691b      	ldr	r3, [r3, #16]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d112      	bne.n	8006aaa <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8006a84:	f107 030c 	add.w	r3, r7, #12
 8006a88:	4618      	mov	r0, r3
 8006a8a:	f009 f885 	bl	800fb98 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d102      	bne.n	8006a9a <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8006a94:	2300      	movs	r3, #0
 8006a96:	74fb      	strb	r3, [r7, #19]
 8006a98:	e007      	b.n	8006aaa <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	461a      	mov	r2, r3
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 8006aaa:	7cfb      	ldrb	r3, [r7, #19]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d021      	beq.n	8006af4 <ETH_UpdateDescriptor+0xa2>
  __ASM volatile ("dmb 0xF":::"memory");
 8006ab0:	f3bf 8f5f 	dmb	sy
}
 8006ab4:	bf00      	nop
    {
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();

      if (heth->RxDescList.ItMode != 0U)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d004      	beq.n	8006ac8 <ETH_UpdateDescriptor+0x76>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	f04f 4241 	mov.w	r2, #3238002688	; 0xc1000000
 8006ac4:	60da      	str	r2, [r3, #12]
 8006ac6:	e003      	b.n	8006ad0 <ETH_UpdateDescriptor+0x7e>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	f04f 4201 	mov.w	r2, #2164260864	; 0x81000000
 8006ace:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8006ad0:	69fb      	ldr	r3, [r7, #28]
 8006ad2:	3301      	adds	r3, #1
 8006ad4:	61fb      	str	r3, [r7, #28]
 8006ad6:	69fb      	ldr	r3, [r7, #28]
 8006ad8:	2b03      	cmp	r3, #3
 8006ada:	d902      	bls.n	8006ae2 <ETH_UpdateDescriptor+0x90>
 8006adc:	69fb      	ldr	r3, [r7, #28]
 8006ade:	3b04      	subs	r3, #4
 8006ae0:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	69fa      	ldr	r2, [r7, #28]
 8006ae6:	3212      	adds	r2, #18
 8006ae8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006aec:	617b      	str	r3, [r7, #20]
      desccount--;
 8006aee:	69bb      	ldr	r3, [r7, #24]
 8006af0:	3b01      	subs	r3, #1
 8006af2:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8006af4:	69bb      	ldr	r3, [r7, #24]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d002      	beq.n	8006b00 <ETH_UpdateDescriptor+0xae>
 8006afa:	7cfb      	ldrb	r3, [r7, #19]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d1bd      	bne.n	8006a7c <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b04:	69ba      	ldr	r2, [r7, #24]
 8006b06:	429a      	cmp	r2, r3
 8006b08:	d00d      	beq.n	8006b26 <ETH_UpdateDescriptor+0xd4>
  {
    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, 0);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b12:	461a      	mov	r2, r3
 8006b14:	2300      	movs	r3, #0
 8006b16:	f8c2 3128 	str.w	r3, [r2, #296]	; 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	69fa      	ldr	r2, [r7, #28]
 8006b1e:	669a      	str	r2, [r3, #104]	; 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	69ba      	ldr	r2, [r7, #24]
 8006b24:	66da      	str	r2, [r3, #108]	; 0x6c
  }
}
 8006b26:	bf00      	nop
 8006b28:	3720      	adds	r7, #32
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bd80      	pop	{r7, pc}

08006b2e <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8006b2e:	b580      	push	{r7, lr}
 8006b30:	b086      	sub	sp, #24
 8006b32:	af00      	add	r7, sp, #0
 8006b34:	60f8      	str	r0, [r7, #12]
 8006b36:	60b9      	str	r1, [r7, #8]
 8006b38:	607a      	str	r2, [r7, #4]
 8006b3a:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006b44:	f003 0301 	and.w	r3, r3, #1
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d001      	beq.n	8006b50 <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e03e      	b.n	8006bce <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006b58:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	055b      	lsls	r3, r3, #21
 8006b64:	4313      	orrs	r3, r2
 8006b66:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	041b      	lsls	r3, r3, #16
 8006b72:	4313      	orrs	r3, r2
 8006b74:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	f043 030c 	orr.w	r3, r3, #12
 8006b7c:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	f043 0301 	orr.w	r3, r3, #1
 8006b84:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	697a      	ldr	r2, [r7, #20]
 8006b8c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  tickstart = HAL_GetTick();
 8006b90:	f7fd fb40 	bl	8004214 <HAL_GetTick>
 8006b94:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8006b96:	e009      	b.n	8006bac <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8006b98:	f7fd fb3c 	bl	8004214 <HAL_GetTick>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	1ad3      	subs	r3, r2, r3
 8006ba2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006ba6:	d901      	bls.n	8006bac <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	e010      	b.n	8006bce <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006bb4:	f003 0301 	and.w	r3, r3, #1
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d1ed      	bne.n	8006b98 <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8006bc4:	b29b      	uxth	r3, r3
 8006bc6:	461a      	mov	r2, r3
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8006bcc:	2300      	movs	r3, #0
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3718      	adds	r7, #24
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}
	...

08006bd8 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b086      	sub	sp, #24
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	60f8      	str	r0, [r7, #12]
 8006be0:	60b9      	str	r1, [r7, #8]
 8006be2:	607a      	str	r2, [r7, #4]
 8006be4:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006bee:	f003 0301 	and.w	r3, r3, #1
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d001      	beq.n	8006bfa <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e03c      	b.n	8006c74 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006c02:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	055b      	lsls	r3, r3, #21
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	041b      	lsls	r3, r3, #16
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	f023 030c 	bic.w	r3, r3, #12
 8006c26:	f043 0304 	orr.w	r3, r3, #4
 8006c2a:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	f043 0301 	orr.w	r3, r3, #1
 8006c32:	617b      	str	r3, [r7, #20]


  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	b29a      	uxth	r2, r3
 8006c38:	4b10      	ldr	r3, [pc, #64]	; (8006c7c <HAL_ETH_WritePHYRegister+0xa4>)
 8006c3a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8006c3e:	4a0f      	ldr	r2, [pc, #60]	; (8006c7c <HAL_ETH_WritePHYRegister+0xa4>)
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  tickstart = HAL_GetTick();
 8006c46:	f7fd fae5 	bl	8004214 <HAL_GetTick>
 8006c4a:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8006c4c:	e009      	b.n	8006c62 <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8006c4e:	f7fd fae1 	bl	8004214 <HAL_GetTick>
 8006c52:	4602      	mov	r2, r0
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	1ad3      	subs	r3, r2, r3
 8006c58:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006c5c:	d901      	bls.n	8006c62 <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e008      	b.n	8006c74 <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006c6a:	f003 0301 	and.w	r3, r3, #1
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d1ed      	bne.n	8006c4e <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8006c72:	2300      	movs	r3, #0
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3718      	adds	r7, #24
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}
 8006c7c:	40028000 	.word	0x40028000

08006c80 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b083      	sub	sp, #12
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
 8006c88:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d101      	bne.n	8006c94 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8006c90:	2301      	movs	r3, #1
 8006c92:	e1c3      	b.n	800701c <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f003 020c 	and.w	r2, r3, #12
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	62da      	str	r2, [r3, #44]	; 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f003 0310 	and.w	r3, r3, #16
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	bf14      	ite	ne
 8006cb0:	2301      	movne	r3, #1
 8006cb2:	2300      	moveq	r3, #0
 8006cb4:	b2db      	uxtb	r3, r3
 8006cb6:	461a      	mov	r2, r3
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	bf0c      	ite	eq
 8006cda:	2301      	moveq	r3, #1
 8006cdc:	2300      	movne	r3, #0
 8006cde:	b2db      	uxtb	r3, r3
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f403 7300 	and.w	r3, r3, #512	; 0x200
                                        ? ENABLE : DISABLE;
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	bf14      	ite	ne
 8006cf6:	2301      	movne	r3, #1
 8006cf8:	2300      	moveq	r3, #0
 8006cfa:	b2db      	uxtb	r3, r3
 8006cfc:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	bf0c      	ite	eq
 8006d10:	2301      	moveq	r3, #1
 8006d12:	2300      	movne	r3, #0
 8006d14:	b2db      	uxtb	r3, r3
 8006d16:	461a      	mov	r2, r3
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8006d22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	bf14      	ite	ne
 8006d2a:	2301      	movne	r3, #1
 8006d2c:	2300      	moveq	r3, #0
 8006d2e:	b2db      	uxtb	r3, r3
 8006d30:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	bf14      	ite	ne
 8006d44:	2301      	movne	r3, #1
 8006d46:	2300      	moveq	r3, #0
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	bf14      	ite	ne
 8006d7a:	2301      	movne	r3, #1
 8006d7c:	2300      	moveq	r3, #0
 8006d7e:	b2db      	uxtb	r3, r3
 8006d80:	461a      	mov	r2, r3
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	bf0c      	ite	eq
 8006d94:	2301      	moveq	r3, #1
 8006d96:	2300      	movne	r3, #0
 8006d98:	b2db      	uxtb	r3, r3
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	bf0c      	ite	eq
 8006dae:	2301      	moveq	r3, #1
 8006db0:	2300      	movne	r3, #0
 8006db2:	b2db      	uxtb	r3, r3
 8006db4:	461a      	mov	r2, r3
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	bf14      	ite	ne
 8006dc8:	2301      	movne	r3, #1
 8006dca:	2300      	moveq	r3, #0
 8006dcc:	b2db      	uxtb	r3, r3
 8006dce:	461a      	mov	r2, r3
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	bf14      	ite	ne
 8006de2:	2301      	movne	r3, #1
 8006de4:	2300      	moveq	r3, #0
 8006de6:	b2db      	uxtb	r3, r3
 8006de8:	461a      	mov	r2, r3
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	bf14      	ite	ne
 8006dfc:	2301      	movne	r3, #1
 8006dfe:	2300      	moveq	r3, #0
 8006e00:	b2db      	uxtb	r3, r3
 8006e02:	461a      	mov	r2, r3
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8006e0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	bf14      	ite	ne
 8006e16:	2301      	movne	r3, #1
 8006e18:	2300      	moveq	r3, #0
 8006e1a:	b2db      	uxtb	r3, r3
 8006e1c:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	bf14      	ite	ne
 8006e3e:	2301      	movne	r3, #1
 8006e40:	2300      	moveq	r3, #0
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	461a      	mov	r2, r3
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	635a      	str	r2, [r3, #52]	; 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	bf0c      	ite	eq
 8006e74:	2301      	moveq	r3, #1
 8006e76:	2300      	movne	r3, #0
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	bf14      	ite	ne
 8006e90:	2301      	movne	r3, #1
 8006e92:	2300      	moveq	r3, #0
 8006e94:	b2db      	uxtb	r3, r3
 8006e96:	461a      	mov	r2, r3
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8006ea4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	bf14      	ite	ne
 8006eac:	2301      	movne	r3, #1
 8006eae:	2300      	moveq	r3, #0
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
                                    ? ENABLE : DISABLE;
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	bf14      	ite	ne
 8006ec8:	2301      	movne	r3, #1
 8006eca:	2300      	moveq	r3, #0
 8006ecc:	b2db      	uxtb	r3, r3
 8006ece:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	0e5b      	lsrs	r3, r3, #25
 8006ede:	f003 021f 	and.w	r2, r3, #31
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	63da      	str	r2, [r3, #60]	; 0x3c


  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	bf14      	ite	ne
 8006ef4:	2301      	movne	r3, #1
 8006ef6:	2300      	moveq	r3, #0
 8006ef8:	b2db      	uxtb	r3, r3
 8006efa:	461a      	mov	r2, r3
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	68db      	ldr	r3, [r3, #12]
 8006f08:	f003 020f 	and.w	r2, r3, #15
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	645a      	str	r2, [r3, #68]	; 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f16:	f003 0302 	and.w	r3, r3, #2
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	bf14      	ite	ne
 8006f1e:	2301      	movne	r3, #1
 8006f20:	2300      	moveq	r3, #0
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	461a      	mov	r2, r3
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	bf0c      	ite	eq
 8006f3a:	2301      	moveq	r3, #1
 8006f3c:	2300      	movne	r3, #0
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	461a      	mov	r2, r3
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f4e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f5c:	0c1b      	lsrs	r3, r3, #16
 8006f5e:	b29a      	uxth	r2, r3
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	649a      	str	r2, [r3, #72]	; 0x48


  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f6c:	f003 0301 	and.w	r3, r3, #1
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	bf14      	ite	ne
 8006f74:	2301      	movne	r3, #1
 8006f76:	2300      	moveq	r3, #0
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	461a      	mov	r2, r3
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f8a:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	bf14      	ite	ne
 8006f92:	2301      	movne	r3, #1
 8006f94:	2300      	moveq	r3, #0
 8006f96:	b2db      	uxtb	r3, r3
 8006f98:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8006fa8:	f003 0272 	and.w	r2, r3, #114	; 0x72
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	659a      	str	r2, [r3, #88]	; 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8006fb8:	f003 0223 	and.w	r2, r3, #35	; 0x23
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	65da      	str	r2, [r3, #92]	; 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8006fc8:	f003 0308 	and.w	r3, r3, #8
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	bf14      	ite	ne
 8006fd0:	2301      	movne	r3, #1
 8006fd2:	2300      	moveq	r3, #0
 8006fd4:	b2db      	uxtb	r3, r3
 8006fd6:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8006fe6:	f003 0310 	and.w	r3, r3, #16
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	bf14      	ite	ne
 8006fee:	2301      	movne	r3, #1
 8006ff0:	2300      	moveq	r3, #0
 8006ff2:	b2db      	uxtb	r3, r3
 8006ff4:	461a      	mov	r2, r3
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8007004:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007008:	2b00      	cmp	r3, #0
 800700a:	bf0c      	ite	eq
 800700c:	2301      	moveq	r3, #1
 800700e:	2300      	movne	r3, #0
 8007010:	b2db      	uxtb	r3, r3
 8007012:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 800701a:	2300      	movs	r3, #0
}
 800701c:	4618      	mov	r0, r3
 800701e:	370c      	adds	r7, #12
 8007020:	46bd      	mov	sp, r7
 8007022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007026:	4770      	bx	lr

08007028 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b082      	sub	sp, #8
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
 8007030:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d101      	bne.n	800703c <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8007038:	2301      	movs	r3, #1
 800703a:	e00b      	b.n	8007054 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007042:	2b10      	cmp	r3, #16
 8007044:	d105      	bne.n	8007052 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8007046:	6839      	ldr	r1, [r7, #0]
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f000 f85f 	bl	800710c <ETH_SetMACConfig>

    return HAL_OK;
 800704e:	2300      	movs	r3, #0
 8007050:	e000      	b.n	8007054 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8007052:	2301      	movs	r3, #1
  }
}
 8007054:	4618      	mov	r0, r3
 8007056:	3708      	adds	r7, #8
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}

0800705c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b084      	sub	sp, #16
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800706c:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007074:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8007076:	f003 fec3 	bl	800ae00 <HAL_RCC_GetHCLKFreq>
 800707a:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	4a1e      	ldr	r2, [pc, #120]	; (80070f8 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d908      	bls.n	8007096 <HAL_ETH_SetMDIOClockRange+0x3a>
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	4a1d      	ldr	r2, [pc, #116]	; (80070fc <HAL_ETH_SetMDIOClockRange+0xa0>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d804      	bhi.n	8007096 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007092:	60fb      	str	r3, [r7, #12]
 8007094:	e027      	b.n	80070e6 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	4a18      	ldr	r2, [pc, #96]	; (80070fc <HAL_ETH_SetMDIOClockRange+0xa0>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d908      	bls.n	80070b0 <HAL_ETH_SetMDIOClockRange+0x54>
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	4a17      	ldr	r2, [pc, #92]	; (8007100 <HAL_ETH_SetMDIOClockRange+0xa4>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d204      	bcs.n	80070b0 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80070ac:	60fb      	str	r3, [r7, #12]
 80070ae:	e01a      	b.n	80070e6 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	4a13      	ldr	r2, [pc, #76]	; (8007100 <HAL_ETH_SetMDIOClockRange+0xa4>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d303      	bcc.n	80070c0 <HAL_ETH_SetMDIOClockRange+0x64>
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	4a12      	ldr	r2, [pc, #72]	; (8007104 <HAL_ETH_SetMDIOClockRange+0xa8>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d911      	bls.n	80070e4 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	4a10      	ldr	r2, [pc, #64]	; (8007104 <HAL_ETH_SetMDIOClockRange+0xa8>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d908      	bls.n	80070da <HAL_ETH_SetMDIOClockRange+0x7e>
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	4a0f      	ldr	r2, [pc, #60]	; (8007108 <HAL_ETH_SetMDIOClockRange+0xac>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d804      	bhi.n	80070da <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80070d6:	60fb      	str	r3, [r7, #12]
 80070d8:	e005      	b.n	80070e6 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80070e0:	60fb      	str	r3, [r7, #12]
 80070e2:	e000      	b.n	80070e6 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 80070e4:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	68fa      	ldr	r2, [r7, #12]
 80070ec:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 80070f0:	bf00      	nop
 80070f2:	3710      	adds	r7, #16
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}
 80070f8:	01312cff 	.word	0x01312cff
 80070fc:	02160ebf 	.word	0x02160ebf
 8007100:	03938700 	.word	0x03938700
 8007104:	05f5e0ff 	.word	0x05f5e0ff
 8007108:	08f0d17f 	.word	0x08f0d17f

0800710c <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800710c:	b480      	push	{r7}
 800710e:	b085      	sub	sp, #20
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
 8007114:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 800711e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	791b      	ldrb	r3, [r3, #4]
 8007124:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8007126:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	7b1b      	ldrb	r3, [r3, #12]
 800712c:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800712e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	7b5b      	ldrb	r3, [r3, #13]
 8007134:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8007136:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	7b9b      	ldrb	r3, [r3, #14]
 800713c:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800713e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	7bdb      	ldrb	r3, [r3, #15]
 8007144:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8007146:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8007148:	683a      	ldr	r2, [r7, #0]
 800714a:	7c12      	ldrb	r2, [r2, #16]
 800714c:	2a00      	cmp	r2, #0
 800714e:	d102      	bne.n	8007156 <ETH_SetMACConfig+0x4a>
 8007150:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007154:	e000      	b.n	8007158 <ETH_SetMACConfig+0x4c>
 8007156:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8007158:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800715a:	683a      	ldr	r2, [r7, #0]
 800715c:	7c52      	ldrb	r2, [r2, #17]
 800715e:	2a00      	cmp	r2, #0
 8007160:	d102      	bne.n	8007168 <ETH_SetMACConfig+0x5c>
 8007162:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007166:	e000      	b.n	800716a <ETH_SetMACConfig+0x5e>
 8007168:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800716a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	7c9b      	ldrb	r3, [r3, #18]
 8007170:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8007172:	431a      	orrs	r2, r3
               macconf->Speed |
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8007178:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 800717e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	7f1b      	ldrb	r3, [r3, #28]
 8007184:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8007186:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	7f5b      	ldrb	r3, [r3, #29]
 800718c:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 800718e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8007190:	683a      	ldr	r2, [r7, #0]
 8007192:	7f92      	ldrb	r2, [r2, #30]
 8007194:	2a00      	cmp	r2, #0
 8007196:	d102      	bne.n	800719e <ETH_SetMACConfig+0x92>
 8007198:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800719c:	e000      	b.n	80071a0 <ETH_SetMACConfig+0x94>
 800719e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80071a0:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	7fdb      	ldrb	r3, [r3, #31]
 80071a6:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80071a8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80071aa:	683a      	ldr	r2, [r7, #0]
 80071ac:	f892 2020 	ldrb.w	r2, [r2, #32]
 80071b0:	2a00      	cmp	r2, #0
 80071b2:	d102      	bne.n	80071ba <ETH_SetMACConfig+0xae>
 80071b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80071b8:	e000      	b.n	80071bc <ETH_SetMACConfig+0xb0>
 80071ba:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80071bc:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80071c2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80071ca:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 80071cc:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 80071d2:	4313      	orrs	r3, r2
 80071d4:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	681a      	ldr	r2, [r3, #0]
 80071dc:	4b56      	ldr	r3, [pc, #344]	; (8007338 <ETH_SetMACConfig+0x22c>)
 80071de:	4013      	ands	r3, r2
 80071e0:	687a      	ldr	r2, [r7, #4]
 80071e2:	6812      	ldr	r2, [r2, #0]
 80071e4:	68f9      	ldr	r1, [r7, #12]
 80071e6:	430b      	orrs	r3, r1
 80071e8:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071ee:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80071f6:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80071f8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007200:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8007202:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800720a:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800720c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 800720e:	683a      	ldr	r2, [r7, #0]
 8007210:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8007214:	2a00      	cmp	r2, #0
 8007216:	d102      	bne.n	800721e <ETH_SetMACConfig+0x112>
 8007218:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800721c:	e000      	b.n	8007220 <ETH_SetMACConfig+0x114>
 800721e:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8007220:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8007226:	4313      	orrs	r3, r2
 8007228:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	685a      	ldr	r2, [r3, #4]
 8007230:	4b42      	ldr	r3, [pc, #264]	; (800733c <ETH_SetMACConfig+0x230>)
 8007232:	4013      	ands	r3, r2
 8007234:	687a      	ldr	r2, [r7, #4]
 8007236:	6812      	ldr	r2, [r2, #0]
 8007238:	68f9      	ldr	r1, [r7, #12]
 800723a:	430b      	orrs	r3, r1
 800723c:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007244:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800724a:	4313      	orrs	r3, r2
 800724c:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	68da      	ldr	r2, [r3, #12]
 8007254:	4b3a      	ldr	r3, [pc, #232]	; (8007340 <ETH_SetMACConfig+0x234>)
 8007256:	4013      	ands	r3, r2
 8007258:	687a      	ldr	r2, [r7, #4]
 800725a:	6812      	ldr	r2, [r2, #0]
 800725c:	68f9      	ldr	r1, [r7, #12]
 800725e:	430b      	orrs	r3, r1
 8007260:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007268:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800726e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8007270:	683a      	ldr	r2, [r7, #0]
 8007272:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8007276:	2a00      	cmp	r2, #0
 8007278:	d101      	bne.n	800727e <ETH_SetMACConfig+0x172>
 800727a:	2280      	movs	r2, #128	; 0x80
 800727c:	e000      	b.n	8007280 <ETH_SetMACConfig+0x174>
 800727e:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8007280:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007286:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8007288:	4313      	orrs	r3, r2
 800728a:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007292:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8007296:	4013      	ands	r3, r2
 8007298:	687a      	ldr	r2, [r7, #4]
 800729a:	6812      	ldr	r2, [r2, #0]
 800729c:	68f9      	ldr	r1, [r7, #12]
 800729e:	430b      	orrs	r3, r1
 80072a0:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80072a8:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80072b0:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80072b2:	4313      	orrs	r3, r2
 80072b4:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072be:	f023 0103 	bic.w	r1, r3, #3
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	68fa      	ldr	r2, [r7, #12]
 80072c8:	430a      	orrs	r2, r1
 80072ca:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80072d6:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	430a      	orrs	r2, r1
 80072e4:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80072ec:	683a      	ldr	r2, [r7, #0]
 80072ee:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 80072f2:	2a00      	cmp	r2, #0
 80072f4:	d101      	bne.n	80072fa <ETH_SetMACConfig+0x1ee>
 80072f6:	2240      	movs	r2, #64	; 0x40
 80072f8:	e000      	b.n	80072fc <ETH_SetMACConfig+0x1f0>
 80072fa:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80072fc:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8007304:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8007306:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800730e:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8007310:	4313      	orrs	r3, r2
 8007312:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 800731c:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	68fa      	ldr	r2, [r7, #12]
 8007326:	430a      	orrs	r2, r1
 8007328:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 800732c:	bf00      	nop
 800732e:	3714      	adds	r7, #20
 8007330:	46bd      	mov	sp, r7
 8007332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007336:	4770      	bx	lr
 8007338:	00048083 	.word	0x00048083
 800733c:	c0f88000 	.word	0xc0f88000
 8007340:	fffffef0 	.word	0xfffffef0

08007344 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8007344:	b480      	push	{r7}
 8007346:	b085      	sub	sp, #20
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
 800734c:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	4b38      	ldr	r3, [pc, #224]	; (800743c <ETH_SetDMAConfig+0xf8>)
 800735a:	4013      	ands	r3, r2
 800735c:	683a      	ldr	r2, [r7, #0]
 800735e:	6811      	ldr	r1, [r2, #0]
 8007360:	687a      	ldr	r2, [r7, #4]
 8007362:	6812      	ldr	r2, [r2, #0]
 8007364:	430b      	orrs	r3, r1
 8007366:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800736a:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	791b      	ldrb	r3, [r3, #4]
 8007370:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8007376:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	7b1b      	ldrb	r3, [r3, #12]
 800737c:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800737e:	4313      	orrs	r3, r2
 8007380:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800738a:	685a      	ldr	r2, [r3, #4]
 800738c:	4b2c      	ldr	r3, [pc, #176]	; (8007440 <ETH_SetDMAConfig+0xfc>)
 800738e:	4013      	ands	r3, r2
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	6812      	ldr	r2, [r2, #0]
 8007394:	68f9      	ldr	r1, [r7, #12]
 8007396:	430b      	orrs	r3, r1
 8007398:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800739c:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	7b5b      	ldrb	r3, [r3, #13]
 80073a2:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80073a8:	4313      	orrs	r3, r2
 80073aa:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073b4:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80073b8:	4b22      	ldr	r3, [pc, #136]	; (8007444 <ETH_SetDMAConfig+0x100>)
 80073ba:	4013      	ands	r3, r2
 80073bc:	687a      	ldr	r2, [r7, #4]
 80073be:	6812      	ldr	r2, [r2, #0]
 80073c0:	68f9      	ldr	r1, [r7, #12]
 80073c2:	430b      	orrs	r3, r1
 80073c4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80073c8:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	7d1b      	ldrb	r3, [r3, #20]
 80073d4:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80073d6:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	7f5b      	ldrb	r3, [r3, #29]
 80073dc:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80073de:	4313      	orrs	r3, r2
 80073e0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073ea:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80073ee:	4b16      	ldr	r3, [pc, #88]	; (8007448 <ETH_SetDMAConfig+0x104>)
 80073f0:	4013      	ands	r3, r2
 80073f2:	687a      	ldr	r2, [r7, #4]
 80073f4:	6812      	ldr	r2, [r2, #0]
 80073f6:	68f9      	ldr	r1, [r7, #12]
 80073f8:	430b      	orrs	r3, r1
 80073fa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80073fe:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	7f1b      	ldrb	r3, [r3, #28]
 8007406:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800740c:	4313      	orrs	r3, r2
 800740e:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007418:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800741c:	4b0b      	ldr	r3, [pc, #44]	; (800744c <ETH_SetDMAConfig+0x108>)
 800741e:	4013      	ands	r3, r2
 8007420:	687a      	ldr	r2, [r7, #4]
 8007422:	6812      	ldr	r2, [r2, #0]
 8007424:	68f9      	ldr	r1, [r7, #12]
 8007426:	430b      	orrs	r3, r1
 8007428:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800742c:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 8007430:	bf00      	nop
 8007432:	3714      	adds	r7, #20
 8007434:	46bd      	mov	sp, r7
 8007436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743a:	4770      	bx	lr
 800743c:	ffff87fd 	.word	0xffff87fd
 8007440:	ffff2ffe 	.word	0xffff2ffe
 8007444:	fffec000 	.word	0xfffec000
 8007448:	ffc0efef 	.word	0xffc0efef
 800744c:	7fc0ffff 	.word	0x7fc0ffff

08007450 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b0a4      	sub	sp, #144	; 0x90
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8007458:	2301      	movs	r3, #1
 800745a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800745e:	2300      	movs	r3, #0
 8007460:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8007462:	2300      	movs	r3, #0
 8007464:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8007468:	2300      	movs	r3, #0
 800746a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800746e:	2301      	movs	r3, #1
 8007470:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8007474:	2301      	movs	r3, #1
 8007476:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800747a:	2301      	movs	r3, #1
 800747c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8007480:	2300      	movs	r3, #0
 8007482:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8007486:	2301      	movs	r3, #1
 8007488:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800748c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007490:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8007492:	2300      	movs	r3, #0
 8007494:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8007498:	2300      	movs	r3, #0
 800749a:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 800749c:	2300      	movs	r3, #0
 800749e:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80074a2:	2300      	movs	r3, #0
 80074a4:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80074a8:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 80074ac:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80074ae:	2300      	movs	r3, #0
 80074b0:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80074b4:	2300      	movs	r3, #0
 80074b6:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 80074b8:	2301      	movs	r3, #1
 80074ba:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80074be:	2300      	movs	r3, #0
 80074c0:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80074c4:	2300      	movs	r3, #0
 80074c6:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80074ca:	2300      	movs	r3, #0
 80074cc:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 80074ce:	2300      	movs	r3, #0
 80074d0:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80074d2:	2300      	movs	r3, #0
 80074d4:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80074d6:	2300      	movs	r3, #0
 80074d8:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80074dc:	2300      	movs	r3, #0
 80074de:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80074e2:	2301      	movs	r3, #1
 80074e4:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80074e8:	2320      	movs	r3, #32
 80074ea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80074ee:	2301      	movs	r3, #1
 80074f0:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80074f4:	2300      	movs	r3, #0
 80074f6:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80074fa:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80074fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8007500:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007504:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8007506:	2300      	movs	r3, #0
 8007508:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 800750c:	2302      	movs	r3, #2
 800750e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8007512:	2300      	movs	r3, #0
 8007514:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8007518:	2300      	movs	r3, #0
 800751a:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 800751e:	2300      	movs	r3, #0
 8007520:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8007524:	2301      	movs	r3, #1
 8007526:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 800752a:	2300      	movs	r3, #0
 800752c:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 800752e:	2301      	movs	r3, #1
 8007530:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8007534:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007538:	4619      	mov	r1, r3
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f7ff fde6 	bl	800710c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8007540:	2301      	movs	r3, #1
 8007542:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8007544:	2301      	movs	r3, #1
 8007546:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8007548:	2300      	movs	r3, #0
 800754a:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 800754c:	2300      	movs	r3, #0
 800754e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8007552:	2300      	movs	r3, #0
 8007554:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8007556:	2300      	movs	r3, #0
 8007558:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800755a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800755e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8007560:	2300      	movs	r3, #0
 8007562:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8007564:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007568:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 800756a:	2300      	movs	r3, #0
 800756c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8007570:	f44f 7306 	mov.w	r3, #536	; 0x218
 8007574:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8007576:	f107 0308 	add.w	r3, r7, #8
 800757a:	4619      	mov	r1, r3
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f7ff fee1 	bl	8007344 <ETH_SetDMAConfig>
}
 8007582:	bf00      	nop
 8007584:	3790      	adds	r7, #144	; 0x90
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}

0800758a <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800758a:	b480      	push	{r7}
 800758c:	b085      	sub	sp, #20
 800758e:	af00      	add	r7, sp, #0
 8007590:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8007592:	2300      	movs	r3, #0
 8007594:	60fb      	str	r3, [r7, #12]
 8007596:	e01d      	b.n	80075d4 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	68d9      	ldr	r1, [r3, #12]
 800759c:	68fa      	ldr	r2, [r7, #12]
 800759e:	4613      	mov	r3, r2
 80075a0:	005b      	lsls	r3, r3, #1
 80075a2:	4413      	add	r3, r2
 80075a4:	00db      	lsls	r3, r3, #3
 80075a6:	440b      	add	r3, r1
 80075a8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	2200      	movs	r2, #0
 80075ae:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	2200      	movs	r2, #0
 80075b4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	2200      	movs	r2, #0
 80075ba:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	2200      	movs	r2, #0
 80075c0:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80075c2:	68b9      	ldr	r1, [r7, #8]
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	68fa      	ldr	r2, [r7, #12]
 80075c8:	3206      	adds	r2, #6
 80075ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	3301      	adds	r3, #1
 80075d2:	60fb      	str	r3, [r7, #12]
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2b03      	cmp	r3, #3
 80075d8:	d9de      	bls.n	8007598 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2200      	movs	r2, #0
 80075de:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075e8:	461a      	mov	r2, r3
 80075ea:	2303      	movs	r3, #3
 80075ec:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	68da      	ldr	r2, [r3, #12]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075fc:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	68da      	ldr	r2, [r3, #12]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800760c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 8007610:	bf00      	nop
 8007612:	3714      	adds	r7, #20
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr

0800761c <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800761c:	b480      	push	{r7}
 800761e:	b085      	sub	sp, #20
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007624:	2300      	movs	r3, #0
 8007626:	60fb      	str	r3, [r7, #12]
 8007628:	e023      	b.n	8007672 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6919      	ldr	r1, [r3, #16]
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	4613      	mov	r3, r2
 8007632:	005b      	lsls	r3, r3, #1
 8007634:	4413      	add	r3, r2
 8007636:	00db      	lsls	r3, r3, #3
 8007638:	440b      	add	r3, r1
 800763a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	2200      	movs	r2, #0
 8007640:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	2200      	movs	r2, #0
 8007646:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	2200      	movs	r2, #0
 800764c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	2200      	movs	r2, #0
 8007652:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	2200      	movs	r2, #0
 8007658:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	2200      	movs	r2, #0
 800765e:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8007660:	68b9      	ldr	r1, [r7, #8]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	68fa      	ldr	r2, [r7, #12]
 8007666:	3212      	adds	r2, #18
 8007668:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	3301      	adds	r3, #1
 8007670:	60fb      	str	r3, [r7, #12]
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	2b03      	cmp	r3, #3
 8007676:	d9d8      	bls.n	800762a <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2200      	movs	r2, #0
 800767c:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2200      	movs	r2, #0
 8007682:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2200      	movs	r2, #0
 800768e:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2200      	movs	r2, #0
 8007694:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800769e:	461a      	mov	r2, r3
 80076a0:	2303      	movs	r3, #3
 80076a2:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	691a      	ldr	r2, [r3, #16]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076b2:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	691b      	ldr	r3, [r3, #16]
 80076ba:	f103 0248 	add.w	r2, r3, #72	; 0x48
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076c6:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 80076ca:	bf00      	nop
 80076cc:	3714      	adds	r7, #20
 80076ce:	46bd      	mov	sp, r7
 80076d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d4:	4770      	bx	lr
	...

080076d8 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 80076d8:	b480      	push	{r7}
 80076da:	b08d      	sub	sp, #52	; 0x34
 80076dc:	af00      	add	r7, sp, #0
 80076de:	60f8      	str	r0, [r7, #12]
 80076e0:	60b9      	str	r1, [r7, #8]
 80076e2:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	3318      	adds	r3, #24
 80076e8:	617b      	str	r3, [r7, #20]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80076ea:	697b      	ldr	r3, [r7, #20]
 80076ec:	691b      	ldr	r3, [r3, #16]
 80076ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	691b      	ldr	r3, [r3, #16]
 80076f4:	613b      	str	r3, [r7, #16]
  uint32_t idx;
  uint32_t descnbr = 0;
 80076f6:	2300      	movs	r3, #0
 80076f8:	627b      	str	r3, [r7, #36]	; 0x24
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80076fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007702:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	61fb      	str	r3, [r7, #28]
  uint32_t           bd_count = 0;
 800770a:	2300      	movs	r3, #0
 800770c:	61bb      	str	r3, [r7, #24]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 800770e:	6a3b      	ldr	r3, [r7, #32]
 8007710:	68db      	ldr	r3, [r3, #12]
 8007712:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007716:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800771a:	d007      	beq.n	800772c <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800771c:	697a      	ldr	r2, [r7, #20]
 800771e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007720:	3304      	adds	r3, #4
 8007722:	009b      	lsls	r3, r3, #2
 8007724:	4413      	add	r3, r2
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d001      	beq.n	8007730 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 800772c:	2302      	movs	r3, #2
 800772e:	e259      	b.n	8007be4 <ETH_Prepare_Tx_Descriptors+0x50c>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f003 0304 	and.w	r3, r3, #4
 8007738:	2b00      	cmp	r3, #0
 800773a:	d044      	beq.n	80077c6 <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 800773c:	6a3b      	ldr	r3, [r7, #32]
 800773e:	68da      	ldr	r2, [r3, #12]
 8007740:	4b75      	ldr	r3, [pc, #468]	; (8007918 <ETH_Prepare_Tx_Descriptors+0x240>)
 8007742:	4013      	ands	r3, r2
 8007744:	68ba      	ldr	r2, [r7, #8]
 8007746:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007748:	431a      	orrs	r2, r3
 800774a:	6a3b      	ldr	r3, [r7, #32]
 800774c:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 800774e:	6a3b      	ldr	r3, [r7, #32]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007756:	6a3b      	ldr	r3, [r7, #32]
 8007758:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007768:	661a      	str	r2, [r3, #96]	; 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f003 0308 	and.w	r3, r3, #8
 8007772:	2b00      	cmp	r3, #0
 8007774:	d027      	beq.n	80077c6 <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8007776:	6a3b      	ldr	r3, [r7, #32]
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	b29a      	uxth	r2, r3
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007780:	041b      	lsls	r3, r3, #16
 8007782:	431a      	orrs	r2, r3
 8007784:	6a3b      	ldr	r3, [r7, #32]
 8007786:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8007788:	6a3b      	ldr	r3, [r7, #32]
 800778a:	68db      	ldr	r3, [r3, #12]
 800778c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007790:	6a3b      	ldr	r3, [r7, #32]
 8007792:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8007794:	6a3b      	ldr	r3, [r7, #32]
 8007796:	68db      	ldr	r3, [r3, #12]
 8007798:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a0:	431a      	orrs	r2, r3
 80077a2:	6a3b      	ldr	r3, [r7, #32]
 80077a4:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80077b4:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80077c4:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f003 0310 	and.w	r3, r3, #16
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d00e      	beq.n	80077f0 <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 80077d2:	6a3b      	ldr	r3, [r7, #32]
 80077d4:	689a      	ldr	r2, [r3, #8]
 80077d6:	4b51      	ldr	r3, [pc, #324]	; (800791c <ETH_Prepare_Tx_Descriptors+0x244>)
 80077d8:	4013      	ands	r3, r2
 80077da:	68ba      	ldr	r2, [r7, #8]
 80077dc:	6992      	ldr	r2, [r2, #24]
 80077de:	431a      	orrs	r2, r3
 80077e0:	6a3b      	ldr	r3, [r7, #32]
 80077e2:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 80077e4:	6a3b      	ldr	r3, [r7, #32]
 80077e6:	68db      	ldr	r3, [r3, #12]
 80077e8:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80077ec:	6a3b      	ldr	r3, [r7, #32]
 80077ee:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f003 0304 	and.w	r3, r3, #4
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d105      	bne.n	8007808 <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f003 0310 	and.w	r3, r3, #16
 8007804:	2b00      	cmp	r3, #0
 8007806:	d036      	beq.n	8007876 <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8007808:	6a3b      	ldr	r3, [r7, #32]
 800780a:	68db      	ldr	r3, [r3, #12]
 800780c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007810:	6a3b      	ldr	r3, [r7, #32]
 8007812:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8007814:	f3bf 8f5f 	dmb	sy
}
 8007818:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 800781a:	6a3b      	ldr	r3, [r7, #32]
 800781c:	68db      	ldr	r3, [r3, #12]
 800781e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007822:	6a3b      	ldr	r3, [r7, #32]
 8007824:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8007826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007828:	3301      	adds	r3, #1
 800782a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800782c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800782e:	2b03      	cmp	r3, #3
 8007830:	d902      	bls.n	8007838 <ETH_Prepare_Tx_Descriptors+0x160>
 8007832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007834:	3b04      	subs	r3, #4
 8007836:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800783c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007840:	623b      	str	r3, [r7, #32]

    descnbr += 1U;
 8007842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007844:	3301      	adds	r3, #1
 8007846:	627b      	str	r3, [r7, #36]	; 0x24

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8007848:	6a3b      	ldr	r3, [r7, #32]
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007850:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007854:	d10f      	bne.n	8007876 <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	693a      	ldr	r2, [r7, #16]
 800785a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800785e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("dmb 0xF":::"memory");
 8007860:	f3bf 8f5f 	dmb	sy
}
 8007864:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8007866:	6a3b      	ldr	r3, [r7, #32]
 8007868:	68db      	ldr	r3, [r3, #12]
 800786a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800786e:	6a3b      	ldr	r3, [r7, #32]
 8007870:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 8007872:	2302      	movs	r3, #2
 8007874:	e1b6      	b.n	8007be4 <ETH_Prepare_Tx_Descriptors+0x50c>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 8007876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007878:	3301      	adds	r3, #1
 800787a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 800787c:	69fb      	ldr	r3, [r7, #28]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	461a      	mov	r2, r3
 8007882:	6a3b      	ldr	r3, [r7, #32]
 8007884:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8007886:	6a3b      	ldr	r3, [r7, #32]
 8007888:	689a      	ldr	r2, [r3, #8]
 800788a:	4b24      	ldr	r3, [pc, #144]	; (800791c <ETH_Prepare_Tx_Descriptors+0x244>)
 800788c:	4013      	ands	r3, r2
 800788e:	69fa      	ldr	r2, [r7, #28]
 8007890:	6852      	ldr	r2, [r2, #4]
 8007892:	431a      	orrs	r2, r3
 8007894:	6a3b      	ldr	r3, [r7, #32]
 8007896:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	689b      	ldr	r3, [r3, #8]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d012      	beq.n	80078c6 <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 80078a0:	69fb      	ldr	r3, [r7, #28]
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	61fb      	str	r3, [r7, #28]
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80078a6:	69fb      	ldr	r3, [r7, #28]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	461a      	mov	r2, r3
 80078ac:	6a3b      	ldr	r3, [r7, #32]
 80078ae:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80078b0:	6a3b      	ldr	r3, [r7, #32]
 80078b2:	689a      	ldr	r2, [r3, #8]
 80078b4:	4b1a      	ldr	r3, [pc, #104]	; (8007920 <ETH_Prepare_Tx_Descriptors+0x248>)
 80078b6:	4013      	ands	r3, r2
 80078b8:	69fa      	ldr	r2, [r7, #28]
 80078ba:	6852      	ldr	r2, [r2, #4]
 80078bc:	0412      	lsls	r2, r2, #16
 80078be:	431a      	orrs	r2, r3
 80078c0:	6a3b      	ldr	r3, [r7, #32]
 80078c2:	609a      	str	r2, [r3, #8]
 80078c4:	e008      	b.n	80078d8 <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80078c6:	6a3b      	ldr	r3, [r7, #32]
 80078c8:	2200      	movs	r2, #0
 80078ca:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 80078cc:	6a3b      	ldr	r3, [r7, #32]
 80078ce:	689a      	ldr	r2, [r3, #8]
 80078d0:	4b13      	ldr	r3, [pc, #76]	; (8007920 <ETH_Prepare_Tx_Descriptors+0x248>)
 80078d2:	4013      	ands	r3, r2
 80078d4:	6a3a      	ldr	r2, [r7, #32]
 80078d6:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f003 0310 	and.w	r3, r3, #16
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d021      	beq.n	8007928 <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 80078e4:	6a3b      	ldr	r3, [r7, #32]
 80078e6:	68db      	ldr	r3, [r3, #12]
 80078e8:	f423 02f0 	bic.w	r2, r3, #7864320	; 0x780000
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	6a1b      	ldr	r3, [r3, #32]
 80078f0:	04db      	lsls	r3, r3, #19
 80078f2:	431a      	orrs	r2, r3
 80078f4:	6a3b      	ldr	r3, [r7, #32]
 80078f6:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 80078f8:	6a3b      	ldr	r3, [r7, #32]
 80078fa:	68da      	ldr	r2, [r3, #12]
 80078fc:	4b09      	ldr	r3, [pc, #36]	; (8007924 <ETH_Prepare_Tx_Descriptors+0x24c>)
 80078fe:	4013      	ands	r3, r2
 8007900:	68ba      	ldr	r2, [r7, #8]
 8007902:	69d2      	ldr	r2, [r2, #28]
 8007904:	431a      	orrs	r2, r3
 8007906:	6a3b      	ldr	r3, [r7, #32]
 8007908:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 800790a:	6a3b      	ldr	r3, [r7, #32]
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007912:	6a3b      	ldr	r3, [r7, #32]
 8007914:	60da      	str	r2, [r3, #12]
 8007916:	e02e      	b.n	8007976 <ETH_Prepare_Tx_Descriptors+0x29e>
 8007918:	ffff0000 	.word	0xffff0000
 800791c:	ffffc000 	.word	0xffffc000
 8007920:	c000ffff 	.word	0xc000ffff
 8007924:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8007928:	6a3b      	ldr	r3, [r7, #32]
 800792a:	68da      	ldr	r2, [r3, #12]
 800792c:	4b7b      	ldr	r3, [pc, #492]	; (8007b1c <ETH_Prepare_Tx_Descriptors+0x444>)
 800792e:	4013      	ands	r3, r2
 8007930:	68ba      	ldr	r2, [r7, #8]
 8007932:	6852      	ldr	r2, [r2, #4]
 8007934:	431a      	orrs	r2, r3
 8007936:	6a3b      	ldr	r3, [r7, #32]
 8007938:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f003 0301 	and.w	r3, r3, #1
 8007942:	2b00      	cmp	r3, #0
 8007944:	d008      	beq.n	8007958 <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8007946:	6a3b      	ldr	r3, [r7, #32]
 8007948:	68db      	ldr	r3, [r3, #12]
 800794a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	695b      	ldr	r3, [r3, #20]
 8007952:	431a      	orrs	r2, r3
 8007954:	6a3b      	ldr	r3, [r7, #32]
 8007956:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f003 0320 	and.w	r3, r3, #32
 8007960:	2b00      	cmp	r3, #0
 8007962:	d008      	beq.n	8007976 <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8007964:	6a3b      	ldr	r3, [r7, #32]
 8007966:	68db      	ldr	r3, [r3, #12]
 8007968:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	691b      	ldr	r3, [r3, #16]
 8007970:	431a      	orrs	r2, r3
 8007972:	6a3b      	ldr	r3, [r7, #32]
 8007974:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f003 0304 	and.w	r3, r3, #4
 800797e:	2b00      	cmp	r3, #0
 8007980:	d008      	beq.n	8007994 <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8007982:	6a3b      	ldr	r3, [r7, #32]
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800798e:	431a      	orrs	r2, r3
 8007990:	6a3b      	ldr	r3, [r7, #32]
 8007992:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8007994:	6a3b      	ldr	r3, [r7, #32]
 8007996:	68db      	ldr	r3, [r3, #12]
 8007998:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800799c:	6a3b      	ldr	r3, [r7, #32]
 800799e:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80079a0:	6a3b      	ldr	r3, [r7, #32]
 80079a2:	68db      	ldr	r3, [r3, #12]
 80079a4:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80079a8:	6a3b      	ldr	r3, [r7, #32]
 80079aa:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 80079ac:	f3bf 8f5f 	dmb	sy
}
 80079b0:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80079b2:	6a3b      	ldr	r3, [r7, #32]
 80079b4:	68db      	ldr	r3, [r3, #12]
 80079b6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80079ba:	6a3b      	ldr	r3, [r7, #32]
 80079bc:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f003 0302 	and.w	r3, r3, #2
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	f000 80da 	beq.w	8007b80 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 80079cc:	6a3b      	ldr	r3, [r7, #32]
 80079ce:	68db      	ldr	r3, [r3, #12]
 80079d0:	f023 7260 	bic.w	r2, r3, #58720256	; 0x3800000
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	68db      	ldr	r3, [r3, #12]
 80079d8:	431a      	orrs	r2, r3
 80079da:	6a3b      	ldr	r3, [r7, #32]
 80079dc:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80079de:	e0cf      	b.n	8007b80 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 80079e0:	6a3b      	ldr	r3, [r7, #32]
 80079e2:	68db      	ldr	r3, [r3, #12]
 80079e4:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80079e8:	6a3b      	ldr	r3, [r7, #32]
 80079ea:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80079ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079ee:	3301      	adds	r3, #1
 80079f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80079f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079f4:	2b03      	cmp	r3, #3
 80079f6:	d902      	bls.n	80079fe <ETH_Prepare_Tx_Descriptors+0x326>
 80079f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079fa:	3b04      	subs	r3, #4
 80079fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a06:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8007a08:	6a3b      	ldr	r3, [r7, #32]
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007a10:	6a3b      	ldr	r3, [r7, #32]
 8007a12:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 8007a14:	6a3b      	ldr	r3, [r7, #32]
 8007a16:	68db      	ldr	r3, [r3, #12]
 8007a18:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a1c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a20:	d007      	beq.n	8007a32 <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8007a22:	697a      	ldr	r2, [r7, #20]
 8007a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a26:	3304      	adds	r3, #4
 8007a28:	009b      	lsls	r3, r3, #2
 8007a2a:	4413      	add	r3, r2
 8007a2c:	685b      	ldr	r3, [r3, #4]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d029      	beq.n	8007a86 <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a3e:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8007a40:	2300      	movs	r3, #0
 8007a42:	62bb      	str	r3, [r7, #40]	; 0x28
 8007a44:	e019      	b.n	8007a7a <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 8007a46:	f3bf 8f5f 	dmb	sy
}
 8007a4a:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8007a4c:	6a3b      	ldr	r3, [r7, #32]
 8007a4e:	68db      	ldr	r3, [r3, #12]
 8007a50:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007a54:	6a3b      	ldr	r3, [r7, #32]
 8007a56:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8007a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a5a:	3301      	adds	r3, #1
 8007a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a60:	2b03      	cmp	r3, #3
 8007a62:	d902      	bls.n	8007a6a <ETH_Prepare_Tx_Descriptors+0x392>
 8007a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a66:	3b04      	subs	r3, #4
 8007a68:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a72:	623b      	str	r3, [r7, #32]
      for (idx = 0; idx < descnbr; idx ++)
 8007a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a76:	3301      	adds	r3, #1
 8007a78:	62bb      	str	r3, [r7, #40]	; 0x28
 8007a7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a7e:	429a      	cmp	r2, r3
 8007a80:	d3e1      	bcc.n	8007a46 <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 8007a82:	2302      	movs	r3, #2
 8007a84:	e0ae      	b.n	8007be4 <ETH_Prepare_Tx_Descriptors+0x50c>
    }

    descnbr += 1U;
 8007a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a88:	3301      	adds	r3, #1
 8007a8a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8007a8c:	69fb      	ldr	r3, [r7, #28]
 8007a8e:	689b      	ldr	r3, [r3, #8]
 8007a90:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8007a92:	69fb      	ldr	r3, [r7, #28]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	461a      	mov	r2, r3
 8007a98:	6a3b      	ldr	r3, [r7, #32]
 8007a9a:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8007a9c:	6a3b      	ldr	r3, [r7, #32]
 8007a9e:	689a      	ldr	r2, [r3, #8]
 8007aa0:	4b1f      	ldr	r3, [pc, #124]	; (8007b20 <ETH_Prepare_Tx_Descriptors+0x448>)
 8007aa2:	4013      	ands	r3, r2
 8007aa4:	69fa      	ldr	r2, [r7, #28]
 8007aa6:	6852      	ldr	r2, [r2, #4]
 8007aa8:	431a      	orrs	r2, r3
 8007aaa:	6a3b      	ldr	r3, [r7, #32]
 8007aac:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 8007aae:	69fb      	ldr	r3, [r7, #28]
 8007ab0:	689b      	ldr	r3, [r3, #8]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d012      	beq.n	8007adc <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 8007ab6:	69fb      	ldr	r3, [r7, #28]
 8007ab8:	689b      	ldr	r3, [r3, #8]
 8007aba:	61fb      	str	r3, [r7, #28]
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8007abc:	69fb      	ldr	r3, [r7, #28]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	461a      	mov	r2, r3
 8007ac2:	6a3b      	ldr	r3, [r7, #32]
 8007ac4:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8007ac6:	6a3b      	ldr	r3, [r7, #32]
 8007ac8:	689a      	ldr	r2, [r3, #8]
 8007aca:	4b16      	ldr	r3, [pc, #88]	; (8007b24 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8007acc:	4013      	ands	r3, r2
 8007ace:	69fa      	ldr	r2, [r7, #28]
 8007ad0:	6852      	ldr	r2, [r2, #4]
 8007ad2:	0412      	lsls	r2, r2, #16
 8007ad4:	431a      	orrs	r2, r3
 8007ad6:	6a3b      	ldr	r3, [r7, #32]
 8007ad8:	609a      	str	r2, [r3, #8]
 8007ada:	e008      	b.n	8007aee <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 8007adc:	6a3b      	ldr	r3, [r7, #32]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8007ae2:	6a3b      	ldr	r3, [r7, #32]
 8007ae4:	689a      	ldr	r2, [r3, #8]
 8007ae6:	4b0f      	ldr	r3, [pc, #60]	; (8007b24 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8007ae8:	4013      	ands	r3, r2
 8007aea:	6a3a      	ldr	r2, [r7, #32]
 8007aec:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f003 0310 	and.w	r3, r3, #16
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d018      	beq.n	8007b2c <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8007afa:	6a3b      	ldr	r3, [r7, #32]
 8007afc:	68da      	ldr	r2, [r3, #12]
 8007afe:	4b0a      	ldr	r3, [pc, #40]	; (8007b28 <ETH_Prepare_Tx_Descriptors+0x450>)
 8007b00:	4013      	ands	r3, r2
 8007b02:	68ba      	ldr	r2, [r7, #8]
 8007b04:	69d2      	ldr	r2, [r2, #28]
 8007b06:	431a      	orrs	r2, r3
 8007b08:	6a3b      	ldr	r3, [r7, #32]
 8007b0a:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8007b0c:	6a3b      	ldr	r3, [r7, #32]
 8007b0e:	68db      	ldr	r3, [r3, #12]
 8007b10:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007b14:	6a3b      	ldr	r3, [r7, #32]
 8007b16:	60da      	str	r2, [r3, #12]
 8007b18:	e020      	b.n	8007b5c <ETH_Prepare_Tx_Descriptors+0x484>
 8007b1a:	bf00      	nop
 8007b1c:	ffff8000 	.word	0xffff8000
 8007b20:	ffffc000 	.word	0xffffc000
 8007b24:	c000ffff 	.word	0xc000ffff
 8007b28:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8007b2c:	6a3b      	ldr	r3, [r7, #32]
 8007b2e:	68da      	ldr	r2, [r3, #12]
 8007b30:	4b2f      	ldr	r3, [pc, #188]	; (8007bf0 <ETH_Prepare_Tx_Descriptors+0x518>)
 8007b32:	4013      	ands	r3, r2
 8007b34:	68ba      	ldr	r2, [r7, #8]
 8007b36:	6852      	ldr	r2, [r2, #4]
 8007b38:	431a      	orrs	r2, r3
 8007b3a:	6a3b      	ldr	r3, [r7, #32]
 8007b3c:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f003 0301 	and.w	r3, r3, #1
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d008      	beq.n	8007b5c <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8007b4a:	6a3b      	ldr	r3, [r7, #32]
 8007b4c:	68db      	ldr	r3, [r3, #12]
 8007b4e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	695b      	ldr	r3, [r3, #20]
 8007b56:	431a      	orrs	r2, r3
 8007b58:	6a3b      	ldr	r3, [r7, #32]
 8007b5a:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8007b5c:	69bb      	ldr	r3, [r7, #24]
 8007b5e:	3301      	adds	r3, #1
 8007b60:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("dmb 0xF":::"memory");
 8007b62:	f3bf 8f5f 	dmb	sy
}
 8007b66:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8007b68:	6a3b      	ldr	r3, [r7, #32]
 8007b6a:	68db      	ldr	r3, [r3, #12]
 8007b6c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007b70:	6a3b      	ldr	r3, [r7, #32]
 8007b72:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8007b74:	6a3b      	ldr	r3, [r7, #32]
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8007b7c:	6a3b      	ldr	r3, [r7, #32]
 8007b7e:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8007b80:	69fb      	ldr	r3, [r7, #28]
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	f47f af2b 	bne.w	80079e0 <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d006      	beq.n	8007b9e <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8007b90:	6a3b      	ldr	r3, [r7, #32]
 8007b92:	689b      	ldr	r3, [r3, #8]
 8007b94:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007b98:	6a3b      	ldr	r3, [r7, #32]
 8007b9a:	609a      	str	r2, [r3, #8]
 8007b9c:	e005      	b.n	8007baa <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8007b9e:	6a3b      	ldr	r3, [r7, #32]
 8007ba0:	689b      	ldr	r3, [r3, #8]
 8007ba2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007ba6:	6a3b      	ldr	r3, [r7, #32]
 8007ba8:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8007baa:	6a3b      	ldr	r3, [r7, #32]
 8007bac:	68db      	ldr	r3, [r3, #12]
 8007bae:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007bb2:	6a3b      	ldr	r3, [r7, #32]
 8007bb4:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007bba:	6979      	ldr	r1, [r7, #20]
 8007bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bbe:	3304      	adds	r3, #4
 8007bc0:	009b      	lsls	r3, r3, #2
 8007bc2:	440b      	add	r3, r1
 8007bc4:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007bca:	611a      	str	r2, [r3, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8007bcc:	b672      	cpsid	i
}
 8007bce:	bf00      	nop

  /* disable the interrupt */
  __disable_irq();

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8007bd0:	697b      	ldr	r3, [r7, #20]
 8007bd2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007bd4:	69bb      	ldr	r3, [r7, #24]
 8007bd6:	4413      	add	r3, r2
 8007bd8:	1c5a      	adds	r2, r3, #1
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	629a      	str	r2, [r3, #40]	; 0x28
  __ASM volatile ("cpsie i" : : : "memory");
 8007bde:	b662      	cpsie	i
}
 8007be0:	bf00      	nop
  /* Enable interrupts back */
  __enable_irq();


  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8007be2:	2300      	movs	r3, #0
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	3734      	adds	r7, #52	; 0x34
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr
 8007bf0:	ffff8000 	.word	0xffff8000

08007bf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b089      	sub	sp, #36	; 0x24
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007c02:	4b89      	ldr	r3, [pc, #548]	; (8007e28 <HAL_GPIO_Init+0x234>)
 8007c04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007c06:	e194      	b.n	8007f32 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	681a      	ldr	r2, [r3, #0]
 8007c0c:	2101      	movs	r1, #1
 8007c0e:	69fb      	ldr	r3, [r7, #28]
 8007c10:	fa01 f303 	lsl.w	r3, r1, r3
 8007c14:	4013      	ands	r3, r2
 8007c16:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	f000 8186 	beq.w	8007f2c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	f003 0303 	and.w	r3, r3, #3
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d005      	beq.n	8007c38 <HAL_GPIO_Init+0x44>
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	685b      	ldr	r3, [r3, #4]
 8007c30:	f003 0303 	and.w	r3, r3, #3
 8007c34:	2b02      	cmp	r3, #2
 8007c36:	d130      	bne.n	8007c9a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	689b      	ldr	r3, [r3, #8]
 8007c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007c3e:	69fb      	ldr	r3, [r7, #28]
 8007c40:	005b      	lsls	r3, r3, #1
 8007c42:	2203      	movs	r2, #3
 8007c44:	fa02 f303 	lsl.w	r3, r2, r3
 8007c48:	43db      	mvns	r3, r3
 8007c4a:	69ba      	ldr	r2, [r7, #24]
 8007c4c:	4013      	ands	r3, r2
 8007c4e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	68da      	ldr	r2, [r3, #12]
 8007c54:	69fb      	ldr	r3, [r7, #28]
 8007c56:	005b      	lsls	r3, r3, #1
 8007c58:	fa02 f303 	lsl.w	r3, r2, r3
 8007c5c:	69ba      	ldr	r2, [r7, #24]
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	69ba      	ldr	r2, [r7, #24]
 8007c66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	685b      	ldr	r3, [r3, #4]
 8007c6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007c6e:	2201      	movs	r2, #1
 8007c70:	69fb      	ldr	r3, [r7, #28]
 8007c72:	fa02 f303 	lsl.w	r3, r2, r3
 8007c76:	43db      	mvns	r3, r3
 8007c78:	69ba      	ldr	r2, [r7, #24]
 8007c7a:	4013      	ands	r3, r2
 8007c7c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	091b      	lsrs	r3, r3, #4
 8007c84:	f003 0201 	and.w	r2, r3, #1
 8007c88:	69fb      	ldr	r3, [r7, #28]
 8007c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c8e:	69ba      	ldr	r2, [r7, #24]
 8007c90:	4313      	orrs	r3, r2
 8007c92:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	69ba      	ldr	r2, [r7, #24]
 8007c98:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	f003 0303 	and.w	r3, r3, #3
 8007ca2:	2b03      	cmp	r3, #3
 8007ca4:	d017      	beq.n	8007cd6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	68db      	ldr	r3, [r3, #12]
 8007caa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007cac:	69fb      	ldr	r3, [r7, #28]
 8007cae:	005b      	lsls	r3, r3, #1
 8007cb0:	2203      	movs	r2, #3
 8007cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8007cb6:	43db      	mvns	r3, r3
 8007cb8:	69ba      	ldr	r2, [r7, #24]
 8007cba:	4013      	ands	r3, r2
 8007cbc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	689a      	ldr	r2, [r3, #8]
 8007cc2:	69fb      	ldr	r3, [r7, #28]
 8007cc4:	005b      	lsls	r3, r3, #1
 8007cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8007cca:	69ba      	ldr	r2, [r7, #24]
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	69ba      	ldr	r2, [r7, #24]
 8007cd4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	f003 0303 	and.w	r3, r3, #3
 8007cde:	2b02      	cmp	r3, #2
 8007ce0:	d123      	bne.n	8007d2a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007ce2:	69fb      	ldr	r3, [r7, #28]
 8007ce4:	08da      	lsrs	r2, r3, #3
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	3208      	adds	r2, #8
 8007cea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007cf0:	69fb      	ldr	r3, [r7, #28]
 8007cf2:	f003 0307 	and.w	r3, r3, #7
 8007cf6:	009b      	lsls	r3, r3, #2
 8007cf8:	220f      	movs	r2, #15
 8007cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8007cfe:	43db      	mvns	r3, r3
 8007d00:	69ba      	ldr	r2, [r7, #24]
 8007d02:	4013      	ands	r3, r2
 8007d04:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	691a      	ldr	r2, [r3, #16]
 8007d0a:	69fb      	ldr	r3, [r7, #28]
 8007d0c:	f003 0307 	and.w	r3, r3, #7
 8007d10:	009b      	lsls	r3, r3, #2
 8007d12:	fa02 f303 	lsl.w	r3, r2, r3
 8007d16:	69ba      	ldr	r2, [r7, #24]
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007d1c:	69fb      	ldr	r3, [r7, #28]
 8007d1e:	08da      	lsrs	r2, r3, #3
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	3208      	adds	r2, #8
 8007d24:	69b9      	ldr	r1, [r7, #24]
 8007d26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007d30:	69fb      	ldr	r3, [r7, #28]
 8007d32:	005b      	lsls	r3, r3, #1
 8007d34:	2203      	movs	r2, #3
 8007d36:	fa02 f303 	lsl.w	r3, r2, r3
 8007d3a:	43db      	mvns	r3, r3
 8007d3c:	69ba      	ldr	r2, [r7, #24]
 8007d3e:	4013      	ands	r3, r2
 8007d40:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	f003 0203 	and.w	r2, r3, #3
 8007d4a:	69fb      	ldr	r3, [r7, #28]
 8007d4c:	005b      	lsls	r3, r3, #1
 8007d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d52:	69ba      	ldr	r2, [r7, #24]
 8007d54:	4313      	orrs	r3, r2
 8007d56:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	69ba      	ldr	r2, [r7, #24]
 8007d5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	685b      	ldr	r3, [r3, #4]
 8007d62:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	f000 80e0 	beq.w	8007f2c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007d6c:	4b2f      	ldr	r3, [pc, #188]	; (8007e2c <HAL_GPIO_Init+0x238>)
 8007d6e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007d72:	4a2e      	ldr	r2, [pc, #184]	; (8007e2c <HAL_GPIO_Init+0x238>)
 8007d74:	f043 0302 	orr.w	r3, r3, #2
 8007d78:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8007d7c:	4b2b      	ldr	r3, [pc, #172]	; (8007e2c <HAL_GPIO_Init+0x238>)
 8007d7e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007d82:	f003 0302 	and.w	r3, r3, #2
 8007d86:	60fb      	str	r3, [r7, #12]
 8007d88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007d8a:	4a29      	ldr	r2, [pc, #164]	; (8007e30 <HAL_GPIO_Init+0x23c>)
 8007d8c:	69fb      	ldr	r3, [r7, #28]
 8007d8e:	089b      	lsrs	r3, r3, #2
 8007d90:	3302      	adds	r3, #2
 8007d92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007d98:	69fb      	ldr	r3, [r7, #28]
 8007d9a:	f003 0303 	and.w	r3, r3, #3
 8007d9e:	009b      	lsls	r3, r3, #2
 8007da0:	220f      	movs	r2, #15
 8007da2:	fa02 f303 	lsl.w	r3, r2, r3
 8007da6:	43db      	mvns	r3, r3
 8007da8:	69ba      	ldr	r2, [r7, #24]
 8007daa:	4013      	ands	r3, r2
 8007dac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	4a20      	ldr	r2, [pc, #128]	; (8007e34 <HAL_GPIO_Init+0x240>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d052      	beq.n	8007e5c <HAL_GPIO_Init+0x268>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a1f      	ldr	r2, [pc, #124]	; (8007e38 <HAL_GPIO_Init+0x244>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d031      	beq.n	8007e22 <HAL_GPIO_Init+0x22e>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	4a1e      	ldr	r2, [pc, #120]	; (8007e3c <HAL_GPIO_Init+0x248>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d02b      	beq.n	8007e1e <HAL_GPIO_Init+0x22a>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	4a1d      	ldr	r2, [pc, #116]	; (8007e40 <HAL_GPIO_Init+0x24c>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d025      	beq.n	8007e1a <HAL_GPIO_Init+0x226>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a1c      	ldr	r2, [pc, #112]	; (8007e44 <HAL_GPIO_Init+0x250>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d01f      	beq.n	8007e16 <HAL_GPIO_Init+0x222>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	4a1b      	ldr	r2, [pc, #108]	; (8007e48 <HAL_GPIO_Init+0x254>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d019      	beq.n	8007e12 <HAL_GPIO_Init+0x21e>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	4a1a      	ldr	r2, [pc, #104]	; (8007e4c <HAL_GPIO_Init+0x258>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d013      	beq.n	8007e0e <HAL_GPIO_Init+0x21a>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	4a19      	ldr	r2, [pc, #100]	; (8007e50 <HAL_GPIO_Init+0x25c>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d00d      	beq.n	8007e0a <HAL_GPIO_Init+0x216>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	4a18      	ldr	r2, [pc, #96]	; (8007e54 <HAL_GPIO_Init+0x260>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d007      	beq.n	8007e06 <HAL_GPIO_Init+0x212>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	4a17      	ldr	r2, [pc, #92]	; (8007e58 <HAL_GPIO_Init+0x264>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d101      	bne.n	8007e02 <HAL_GPIO_Init+0x20e>
 8007dfe:	2309      	movs	r3, #9
 8007e00:	e02d      	b.n	8007e5e <HAL_GPIO_Init+0x26a>
 8007e02:	230a      	movs	r3, #10
 8007e04:	e02b      	b.n	8007e5e <HAL_GPIO_Init+0x26a>
 8007e06:	2308      	movs	r3, #8
 8007e08:	e029      	b.n	8007e5e <HAL_GPIO_Init+0x26a>
 8007e0a:	2307      	movs	r3, #7
 8007e0c:	e027      	b.n	8007e5e <HAL_GPIO_Init+0x26a>
 8007e0e:	2306      	movs	r3, #6
 8007e10:	e025      	b.n	8007e5e <HAL_GPIO_Init+0x26a>
 8007e12:	2305      	movs	r3, #5
 8007e14:	e023      	b.n	8007e5e <HAL_GPIO_Init+0x26a>
 8007e16:	2304      	movs	r3, #4
 8007e18:	e021      	b.n	8007e5e <HAL_GPIO_Init+0x26a>
 8007e1a:	2303      	movs	r3, #3
 8007e1c:	e01f      	b.n	8007e5e <HAL_GPIO_Init+0x26a>
 8007e1e:	2302      	movs	r3, #2
 8007e20:	e01d      	b.n	8007e5e <HAL_GPIO_Init+0x26a>
 8007e22:	2301      	movs	r3, #1
 8007e24:	e01b      	b.n	8007e5e <HAL_GPIO_Init+0x26a>
 8007e26:	bf00      	nop
 8007e28:	58000080 	.word	0x58000080
 8007e2c:	58024400 	.word	0x58024400
 8007e30:	58000400 	.word	0x58000400
 8007e34:	58020000 	.word	0x58020000
 8007e38:	58020400 	.word	0x58020400
 8007e3c:	58020800 	.word	0x58020800
 8007e40:	58020c00 	.word	0x58020c00
 8007e44:	58021000 	.word	0x58021000
 8007e48:	58021400 	.word	0x58021400
 8007e4c:	58021800 	.word	0x58021800
 8007e50:	58021c00 	.word	0x58021c00
 8007e54:	58022000 	.word	0x58022000
 8007e58:	58022400 	.word	0x58022400
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	69fa      	ldr	r2, [r7, #28]
 8007e60:	f002 0203 	and.w	r2, r2, #3
 8007e64:	0092      	lsls	r2, r2, #2
 8007e66:	4093      	lsls	r3, r2
 8007e68:	69ba      	ldr	r2, [r7, #24]
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007e6e:	4938      	ldr	r1, [pc, #224]	; (8007f50 <HAL_GPIO_Init+0x35c>)
 8007e70:	69fb      	ldr	r3, [r7, #28]
 8007e72:	089b      	lsrs	r3, r3, #2
 8007e74:	3302      	adds	r3, #2
 8007e76:	69ba      	ldr	r2, [r7, #24]
 8007e78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007e7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	43db      	mvns	r3, r3
 8007e88:	69ba      	ldr	r2, [r7, #24]
 8007e8a:	4013      	ands	r3, r2
 8007e8c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	685b      	ldr	r3, [r3, #4]
 8007e92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d003      	beq.n	8007ea2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007e9a:	69ba      	ldr	r2, [r7, #24]
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007ea2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007ea6:	69bb      	ldr	r3, [r7, #24]
 8007ea8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007eaa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007eae:	685b      	ldr	r3, [r3, #4]
 8007eb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	43db      	mvns	r3, r3
 8007eb6:	69ba      	ldr	r2, [r7, #24]
 8007eb8:	4013      	ands	r3, r2
 8007eba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d003      	beq.n	8007ed0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007ec8:	69ba      	ldr	r2, [r7, #24]
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007ed0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007ed4:	69bb      	ldr	r3, [r7, #24]
 8007ed6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	43db      	mvns	r3, r3
 8007ee2:	69ba      	ldr	r2, [r7, #24]
 8007ee4:	4013      	ands	r3, r2
 8007ee6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d003      	beq.n	8007efc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007ef4:	69ba      	ldr	r2, [r7, #24]
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	69ba      	ldr	r2, [r7, #24]
 8007f00:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	43db      	mvns	r3, r3
 8007f0c:	69ba      	ldr	r2, [r7, #24]
 8007f0e:	4013      	ands	r3, r2
 8007f10:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	685b      	ldr	r3, [r3, #4]
 8007f16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d003      	beq.n	8007f26 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007f1e:	69ba      	ldr	r2, [r7, #24]
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	4313      	orrs	r3, r2
 8007f24:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	69ba      	ldr	r2, [r7, #24]
 8007f2a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007f2c:	69fb      	ldr	r3, [r7, #28]
 8007f2e:	3301      	adds	r3, #1
 8007f30:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	681a      	ldr	r2, [r3, #0]
 8007f36:	69fb      	ldr	r3, [r7, #28]
 8007f38:	fa22 f303 	lsr.w	r3, r2, r3
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	f47f ae63 	bne.w	8007c08 <HAL_GPIO_Init+0x14>
  }
}
 8007f42:	bf00      	nop
 8007f44:	bf00      	nop
 8007f46:	3724      	adds	r7, #36	; 0x24
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4e:	4770      	bx	lr
 8007f50:	58000400 	.word	0x58000400

08007f54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b085      	sub	sp, #20
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
 8007f5c:	460b      	mov	r3, r1
 8007f5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	691a      	ldr	r2, [r3, #16]
 8007f64:	887b      	ldrh	r3, [r7, #2]
 8007f66:	4013      	ands	r3, r2
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d002      	beq.n	8007f72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	73fb      	strb	r3, [r7, #15]
 8007f70:	e001      	b.n	8007f76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007f72:	2300      	movs	r3, #0
 8007f74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3714      	adds	r7, #20
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f82:	4770      	bx	lr

08007f84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
 8007f8c:	460b      	mov	r3, r1
 8007f8e:	807b      	strh	r3, [r7, #2]
 8007f90:	4613      	mov	r3, r2
 8007f92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007f94:	787b      	ldrb	r3, [r7, #1]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d003      	beq.n	8007fa2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007f9a:	887a      	ldrh	r2, [r7, #2]
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007fa0:	e003      	b.n	8007faa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007fa2:	887b      	ldrh	r3, [r7, #2]
 8007fa4:	041a      	lsls	r2, r3, #16
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	619a      	str	r2, [r3, #24]
}
 8007faa:	bf00      	nop
 8007fac:	370c      	adds	r7, #12
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb4:	4770      	bx	lr

08007fb6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007fb6:	b480      	push	{r7}
 8007fb8:	b085      	sub	sp, #20
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	6078      	str	r0, [r7, #4]
 8007fbe:	460b      	mov	r3, r1
 8007fc0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	695b      	ldr	r3, [r3, #20]
 8007fc6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007fc8:	887a      	ldrh	r2, [r7, #2]
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	4013      	ands	r3, r2
 8007fce:	041a      	lsls	r2, r3, #16
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	43d9      	mvns	r1, r3
 8007fd4:	887b      	ldrh	r3, [r7, #2]
 8007fd6:	400b      	ands	r3, r1
 8007fd8:	431a      	orrs	r2, r3
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	619a      	str	r2, [r3, #24]
}
 8007fde:	bf00      	nop
 8007fe0:	3714      	adds	r7, #20
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr

08007fea <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007fea:	b580      	push	{r7, lr}
 8007fec:	b082      	sub	sp, #8
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	4603      	mov	r3, r0
 8007ff2:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8007ff4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007ff8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007ffc:	88fb      	ldrh	r3, [r7, #6]
 8007ffe:	4013      	ands	r3, r2
 8008000:	2b00      	cmp	r3, #0
 8008002:	d008      	beq.n	8008016 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008004:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008008:	88fb      	ldrh	r3, [r7, #6]
 800800a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800800e:	88fb      	ldrh	r3, [r7, #6]
 8008010:	4618      	mov	r0, r3
 8008012:	f000 f804 	bl	800801e <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8008016:	bf00      	nop
 8008018:	3708      	adds	r7, #8
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}

0800801e <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800801e:	b480      	push	{r7}
 8008020:	b083      	sub	sp, #12
 8008022:	af00      	add	r7, sp, #0
 8008024:	4603      	mov	r3, r0
 8008026:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8008028:	bf00      	nop
 800802a:	370c      	adds	r7, #12
 800802c:	46bd      	mov	sp, r7
 800802e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008032:	4770      	bx	lr

08008034 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef * hhrtim)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b086      	sub	sp, #24
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if(hhrtim == NULL)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d101      	bne.n	8008046 <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	e0bd      	b.n	80081c2 <HAL_HRTIM_Init+0x18e>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2202      	movs	r2, #2
 800804a:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2200      	movs	r2, #0
 8008052:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2200      	movs	r2, #0
 800805a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2200      	movs	r2, #0
 8008062:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2200      	movs	r2, #0
 800806a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2200      	movs	r2, #0
 8008072:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2200      	movs	r2, #0
 800807a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	689b      	ldr	r3, [r3, #8]
 8008082:	f003 0301 	and.w	r3, r3, #1
 8008086:	2b00      	cmp	r3, #0
 8008088:	d031      	beq.n	80080ee <HAL_HRTIM_Init+0xba>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4a4f      	ldr	r2, [pc, #316]	; (80081cc <HAL_HRTIM_Init+0x198>)
 8008090:	4293      	cmp	r3, r2
 8008092:	d10e      	bne.n	80080b2 <HAL_HRTIM_Init+0x7e>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8008094:	4b4e      	ldr	r3, [pc, #312]	; (80081d0 <HAL_HRTIM_Init+0x19c>)
 8008096:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800809a:	4a4d      	ldr	r2, [pc, #308]	; (80081d0 <HAL_HRTIM_Init+0x19c>)
 800809c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80080a0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80080a4:	4b4a      	ldr	r3, [pc, #296]	; (80081d0 <HAL_HRTIM_Init+0x19c>)
 80080a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80080aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80080ae:	60fb      	str	r3, [r7, #12]
 80080b0:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 80080ba:	693b      	ldr	r3, [r7, #16]
 80080bc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80080c0:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	691b      	ldr	r3, [r3, #16]
 80080c6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80080ca:	693a      	ldr	r2, [r7, #16]
 80080cc:	4313      	orrs	r3, r2
 80080ce:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 80080d0:	693b      	ldr	r3, [r7, #16]
 80080d2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80080d6:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	695b      	ldr	r3, [r3, #20]
 80080dc:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80080e0:	693a      	ldr	r2, [r7, #16]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	693a      	ldr	r2, [r7, #16]
 80080ec:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f7fb fa4a 	bl	8003588 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	f003 0302 	and.w	r3, r3, #2
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d012      	beq.n	8008126 <HAL_HRTIM_Init+0xf2>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800810e:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	68db      	ldr	r3, [r3, #12]
 8008114:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008118:	693a      	ldr	r2, [r7, #16]
 800811a:	4313      	orrs	r3, r2
 800811c:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	693a      	ldr	r2, [r7, #16]
 8008124:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2201      	movs	r2, #1
 800812a:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2200      	movs	r2, #0
 8008132:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8008136:	2300      	movs	r3, #0
 8008138:	75fb      	strb	r3, [r7, #23]
 800813a:	e03e      	b.n	80081ba <HAL_HRTIM_Init+0x186>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 800813c:	7dfa      	ldrb	r2, [r7, #23]
 800813e:	6879      	ldr	r1, [r7, #4]
 8008140:	4613      	mov	r3, r2
 8008142:	00db      	lsls	r3, r3, #3
 8008144:	1a9b      	subs	r3, r3, r2
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	440b      	add	r3, r1
 800814a:	3318      	adds	r3, #24
 800814c:	2200      	movs	r2, #0
 800814e:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8008150:	7dfa      	ldrb	r2, [r7, #23]
 8008152:	6879      	ldr	r1, [r7, #4]
 8008154:	4613      	mov	r3, r2
 8008156:	00db      	lsls	r3, r3, #3
 8008158:	1a9b      	subs	r3, r3, r2
 800815a:	009b      	lsls	r3, r3, #2
 800815c:	440b      	add	r3, r1
 800815e:	331c      	adds	r3, #28
 8008160:	2200      	movs	r2, #0
 8008162:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8008164:	7dfa      	ldrb	r2, [r7, #23]
 8008166:	6879      	ldr	r1, [r7, #4]
 8008168:	4613      	mov	r3, r2
 800816a:	00db      	lsls	r3, r3, #3
 800816c:	1a9b      	subs	r3, r3, r2
 800816e:	009b      	lsls	r3, r3, #2
 8008170:	440b      	add	r3, r1
 8008172:	3320      	adds	r3, #32
 8008174:	2200      	movs	r2, #0
 8008176:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8008178:	7dfa      	ldrb	r2, [r7, #23]
 800817a:	6879      	ldr	r1, [r7, #4]
 800817c:	4613      	mov	r3, r2
 800817e:	00db      	lsls	r3, r3, #3
 8008180:	1a9b      	subs	r3, r3, r2
 8008182:	009b      	lsls	r3, r3, #2
 8008184:	440b      	add	r3, r1
 8008186:	3324      	adds	r3, #36	; 0x24
 8008188:	2200      	movs	r2, #0
 800818a:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 800818c:	7dfa      	ldrb	r2, [r7, #23]
 800818e:	6879      	ldr	r1, [r7, #4]
 8008190:	4613      	mov	r3, r2
 8008192:	00db      	lsls	r3, r3, #3
 8008194:	1a9b      	subs	r3, r3, r2
 8008196:	009b      	lsls	r3, r3, #2
 8008198:	440b      	add	r3, r1
 800819a:	3328      	adds	r3, #40	; 0x28
 800819c:	2200      	movs	r2, #0
 800819e:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 80081a0:	7dfa      	ldrb	r2, [r7, #23]
 80081a2:	6879      	ldr	r1, [r7, #4]
 80081a4:	4613      	mov	r3, r2
 80081a6:	00db      	lsls	r3, r3, #3
 80081a8:	1a9b      	subs	r3, r3, r2
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	440b      	add	r3, r1
 80081ae:	3330      	adds	r3, #48	; 0x30
 80081b0:	2200      	movs	r2, #0
 80081b2:	601a      	str	r2, [r3, #0]
       timer_idx++)
 80081b4:	7dfb      	ldrb	r3, [r7, #23]
 80081b6:	3301      	adds	r3, #1
 80081b8:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 80081ba:	7dfb      	ldrb	r3, [r7, #23]
 80081bc:	2b05      	cmp	r3, #5
 80081be:	d9bd      	bls.n	800813c <HAL_HRTIM_Init+0x108>
  }

  return HAL_OK;
 80081c0:	2300      	movs	r3, #0
}
 80081c2:	4618      	mov	r0, r3
 80081c4:	3718      	adds	r7, #24
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}
 80081ca:	bf00      	nop
 80081cc:	40017400 	.word	0x40017400
 80081d0:	58024400 	.word	0x58024400

080081d4 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b084      	sub	sp, #16
 80081d8:	af00      	add	r7, sp, #0
 80081da:	60f8      	str	r0, [r7, #12]
 80081dc:	60b9      	str	r1, [r7, #8]
 80081de:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80081e6:	b2db      	uxtb	r3, r3
 80081e8:	2b02      	cmp	r3, #2
 80081ea:	d101      	bne.n	80081f0 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
     return HAL_BUSY;
 80081ec:	2302      	movs	r3, #2
 80081ee:	e015      	b.n	800821c <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	2202      	movs	r2, #2
 80081f4:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	2b05      	cmp	r3, #5
 80081fc:	d104      	bne.n	8008208 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 80081fe:	6879      	ldr	r1, [r7, #4]
 8008200:	68f8      	ldr	r0, [r7, #12]
 8008202:	f000 fc4d 	bl	8008aa0 <HRTIM_MasterBase_Config>
 8008206:	e004      	b.n	8008212 <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8008208:	687a      	ldr	r2, [r7, #4]
 800820a:	68b9      	ldr	r1, [r7, #8]
 800820c:	68f8      	ldr	r0, [r7, #12]
 800820e:	f000 fc76 	bl	8008afe <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	2201      	movs	r2, #1
 8008216:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  return HAL_OK;
 800821a:	2300      	movs	r3, #0
}
 800821c:	4618      	mov	r0, r3
 800821e:	3710      	adds	r7, #16
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}

08008224 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b084      	sub	sp, #16
 8008228:	af00      	add	r7, sp, #0
 800822a:	60f8      	str	r0, [r7, #12]
 800822c:	60b9      	str	r1, [r7, #8]
 800822e:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8008236:	b2db      	uxtb	r3, r3
 8008238:	2b02      	cmp	r3, #2
 800823a:	d101      	bne.n	8008240 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
     return HAL_BUSY;
 800823c:	2302      	movs	r3, #2
 800823e:	e05f      	b.n	8008300 <HAL_HRTIM_WaveformTimerConfig+0xdc>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8008246:	2b01      	cmp	r3, #1
 8008248:	d101      	bne.n	800824e <HAL_HRTIM_WaveformTimerConfig+0x2a>
 800824a:	2302      	movs	r3, #2
 800824c:	e058      	b.n	8008300 <HAL_HRTIM_WaveformTimerConfig+0xdc>
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	2201      	movs	r2, #1
 8008252:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2202      	movs	r2, #2
 800825a:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	2b05      	cmp	r3, #5
 8008262:	d104      	bne.n	800826e <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8008264:	6879      	ldr	r1, [r7, #4]
 8008266:	68f8      	ldr	r0, [r7, #12]
 8008268:	f000 fc89 	bl	8008b7e <HRTIM_MasterWaveform_Config>
 800826c:	e004      	b.n	8008278 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMUPDATETRIGGER(pTimerCfg->UpdateTrigger));
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 800826e:	687a      	ldr	r2, [r7, #4]
 8008270:	68b9      	ldr	r1, [r7, #8]
 8008272:	68f8      	ldr	r0, [r7, #12]
 8008274:	f000 fcea 	bl	8008c4c <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6819      	ldr	r1, [r3, #0]
 800827c:	68f8      	ldr	r0, [r7, #12]
 800827e:	68ba      	ldr	r2, [r7, #8]
 8008280:	4613      	mov	r3, r2
 8008282:	00db      	lsls	r3, r3, #3
 8008284:	1a9b      	subs	r3, r3, r2
 8008286:	009b      	lsls	r3, r3, #2
 8008288:	4403      	add	r3, r0
 800828a:	3320      	adds	r3, #32
 800828c:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6859      	ldr	r1, [r3, #4]
 8008292:	68f8      	ldr	r0, [r7, #12]
 8008294:	68ba      	ldr	r2, [r7, #8]
 8008296:	4613      	mov	r3, r2
 8008298:	00db      	lsls	r3, r3, #3
 800829a:	1a9b      	subs	r3, r3, r2
 800829c:	009b      	lsls	r3, r3, #2
 800829e:	4403      	add	r3, r0
 80082a0:	3324      	adds	r3, #36	; 0x24
 80082a2:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6899      	ldr	r1, [r3, #8]
 80082a8:	68f8      	ldr	r0, [r7, #12]
 80082aa:	68ba      	ldr	r2, [r7, #8]
 80082ac:	4613      	mov	r3, r2
 80082ae:	00db      	lsls	r3, r3, #3
 80082b0:	1a9b      	subs	r3, r3, r2
 80082b2:	009b      	lsls	r3, r3, #2
 80082b4:	4403      	add	r3, r0
 80082b6:	3328      	adds	r3, #40	; 0x28
 80082b8:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	68d9      	ldr	r1, [r3, #12]
 80082be:	68f8      	ldr	r0, [r7, #12]
 80082c0:	68ba      	ldr	r2, [r7, #8]
 80082c2:	4613      	mov	r3, r2
 80082c4:	00db      	lsls	r3, r3, #3
 80082c6:	1a9b      	subs	r3, r3, r2
 80082c8:	009b      	lsls	r3, r3, #2
 80082ca:	4403      	add	r3, r0
 80082cc:	332c      	adds	r3, #44	; 0x2c
 80082ce:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6919      	ldr	r1, [r3, #16]
 80082d4:	68f8      	ldr	r0, [r7, #12]
 80082d6:	68ba      	ldr	r2, [r7, #8]
 80082d8:	4613      	mov	r3, r2
 80082da:	00db      	lsls	r3, r3, #3
 80082dc:	1a9b      	subs	r3, r3, r2
 80082de:	009b      	lsls	r3, r3, #2
 80082e0:	4403      	add	r3, r0
 80082e2:	3330      	adds	r3, #48	; 0x30
 80082e4:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 80082e6:	68b9      	ldr	r1, [r7, #8]
 80082e8:	68f8      	ldr	r0, [r7, #12]
 80082ea:	f000 fec7 	bl	800907c <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	2201      	movs	r2, #1
 80082f2:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2200      	movs	r2, #0
 80082fa:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 80082fe:	2300      	movs	r3, #0
}
 8008300:	4618      	mov	r0, r3
 8008302:	3710      	adds	r7, #16
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}

08008308 <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  const HRTIM_CompareCfgTypeDef* pCompareCfg)
{
 8008308:	b480      	push	{r7}
 800830a:	b085      	sub	sp, #20
 800830c:	af00      	add	r7, sp, #0
 800830e:	60f8      	str	r0, [r7, #12]
 8008310:	60b9      	str	r1, [r7, #8]
 8008312:	607a      	str	r2, [r7, #4]
 8008314:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 800831c:	b2db      	uxtb	r3, r3
 800831e:	2b02      	cmp	r3, #2
 8008320:	d101      	bne.n	8008326 <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
     return HAL_BUSY;
 8008322:	2302      	movs	r3, #2
 8008324:	e157      	b.n	80085d6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 800832c:	2b01      	cmp	r3, #1
 800832e:	d101      	bne.n	8008334 <HAL_HRTIM_WaveformCompareConfig+0x2c>
 8008330:	2302      	movs	r3, #2
 8008332:	e150      	b.n	80085d6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	2201      	movs	r2, #1
 8008338:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	2202      	movs	r2, #2
 8008340:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	2b05      	cmp	r3, #5
 8008348:	d140      	bne.n	80083cc <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	3b01      	subs	r3, #1
 800834e:	2b07      	cmp	r3, #7
 8008350:	d82a      	bhi.n	80083a8 <HAL_HRTIM_WaveformCompareConfig+0xa0>
 8008352:	a201      	add	r2, pc, #4	; (adr r2, 8008358 <HAL_HRTIM_WaveformCompareConfig+0x50>)
 8008354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008358:	08008379 	.word	0x08008379
 800835c:	08008385 	.word	0x08008385
 8008360:	080083a9 	.word	0x080083a9
 8008364:	08008391 	.word	0x08008391
 8008368:	080083a9 	.word	0x080083a9
 800836c:	080083a9 	.word	0x080083a9
 8008370:	080083a9 	.word	0x080083a9
 8008374:	0800839d 	.word	0x0800839d
    {
      case HRTIM_COMPAREUNIT_1:
        {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	683a      	ldr	r2, [r7, #0]
 800837e:	6812      	ldr	r2, [r2, #0]
 8008380:	61da      	str	r2, [r3, #28]
        break;
 8008382:	e01a      	b.n	80083ba <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_2:
        {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	683a      	ldr	r2, [r7, #0]
 800838a:	6812      	ldr	r2, [r2, #0]
 800838c:	625a      	str	r2, [r3, #36]	; 0x24
        break;
 800838e:	e014      	b.n	80083ba <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_3:
        {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	683a      	ldr	r2, [r7, #0]
 8008396:	6812      	ldr	r2, [r2, #0]
 8008398:	629a      	str	r2, [r3, #40]	; 0x28
        break;
 800839a:	e00e      	b.n	80083ba <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_4:
        {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	683a      	ldr	r2, [r7, #0]
 80083a2:	6812      	ldr	r2, [r2, #0]
 80083a4:	62da      	str	r2, [r3, #44]	; 0x2c
        break;
 80083a6:	e008      	b.n	80083ba <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      default:
        {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2207      	movs	r2, #7
 80083ac:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	2200      	movs	r2, #0
 80083b4:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

        break;
 80083b8:	bf00      	nop
        }
    }

    if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80083c0:	b2db      	uxtb	r3, r3
 80083c2:	2b07      	cmp	r3, #7
 80083c4:	f040 80fe 	bne.w	80085c4 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
     return HAL_ERROR;
 80083c8:	2301      	movs	r3, #1
 80083ca:	e104      	b.n	80085d6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	3b01      	subs	r3, #1
 80083d0:	2b07      	cmp	r3, #7
 80083d2:	f200 80e3 	bhi.w	800859c <HAL_HRTIM_WaveformCompareConfig+0x294>
 80083d6:	a201      	add	r2, pc, #4	; (adr r2, 80083dc <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 80083d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083dc:	080083fd 	.word	0x080083fd
 80083e0:	08008411 	.word	0x08008411
 80083e4:	0800859d 	.word	0x0800859d
 80083e8:	080084cd 	.word	0x080084cd
 80083ec:	0800859d 	.word	0x0800859d
 80083f0:	0800859d 	.word	0x0800859d
 80083f4:	0800859d 	.word	0x0800859d
 80083f8:	080084e1 	.word	0x080084e1
    {
    case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	6819      	ldr	r1, [r3, #0]
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	681a      	ldr	r2, [r3, #0]
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	01db      	lsls	r3, r3, #7
 8008408:	440b      	add	r3, r1
 800840a:	339c      	adds	r3, #156	; 0x9c
 800840c:	601a      	str	r2, [r3, #0]
        break;
 800840e:	e0d1      	b.n	80085b4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	6819      	ldr	r1, [r3, #0]
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	681a      	ldr	r2, [r3, #0]
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	01db      	lsls	r3, r3, #7
 800841c:	440b      	add	r3, r1
 800841e:	33a4      	adds	r3, #164	; 0xa4
 8008420:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	685b      	ldr	r3, [r3, #4]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d03f      	beq.n	80084aa <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681a      	ldr	r2, [r3, #0]
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	3301      	adds	r3, #1
 8008432:	01db      	lsls	r3, r3, #7
 8008434:	4413      	add	r3, r2
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	68fa      	ldr	r2, [r7, #12]
 800843a:	6811      	ldr	r1, [r2, #0]
 800843c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008440:	68bb      	ldr	r3, [r7, #8]
 8008442:	3301      	adds	r3, #1
 8008444:	01db      	lsls	r3, r3, #7
 8008446:	440b      	add	r3, r1
 8008448:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681a      	ldr	r2, [r3, #0]
 800844e:	68bb      	ldr	r3, [r7, #8]
 8008450:	3301      	adds	r3, #1
 8008452:	01db      	lsls	r3, r3, #7
 8008454:	4413      	add	r3, r2
 8008456:	681a      	ldr	r2, [r3, #0]
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	68f9      	ldr	r1, [r7, #12]
 800845e:	6809      	ldr	r1, [r1, #0]
 8008460:	431a      	orrs	r2, r3
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	3301      	adds	r3, #1
 8008466:	01db      	lsls	r3, r3, #7
 8008468:	440b      	add	r3, r1
 800846a:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008474:	d109      	bne.n	800848a <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	6819      	ldr	r1, [r3, #0]
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	689a      	ldr	r2, [r3, #8]
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	01db      	lsls	r3, r3, #7
 8008482:	440b      	add	r3, r1
 8008484:	339c      	adds	r3, #156	; 0x9c
 8008486:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
         break;
 8008488:	e091      	b.n	80085ae <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	685b      	ldr	r3, [r3, #4]
 800848e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008492:	f040 808c 	bne.w	80085ae <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	6819      	ldr	r1, [r3, #0]
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	689a      	ldr	r2, [r3, #8]
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	01db      	lsls	r3, r3, #7
 80084a2:	440b      	add	r3, r1
 80084a4:	33a8      	adds	r3, #168	; 0xa8
 80084a6:	601a      	str	r2, [r3, #0]
         break;
 80084a8:	e081      	b.n	80085ae <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681a      	ldr	r2, [r3, #0]
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	3301      	adds	r3, #1
 80084b2:	01db      	lsls	r3, r3, #7
 80084b4:	4413      	add	r3, r2
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	68fa      	ldr	r2, [r7, #12]
 80084ba:	6811      	ldr	r1, [r2, #0]
 80084bc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80084c0:	68bb      	ldr	r3, [r7, #8]
 80084c2:	3301      	adds	r3, #1
 80084c4:	01db      	lsls	r3, r3, #7
 80084c6:	440b      	add	r3, r1
 80084c8:	601a      	str	r2, [r3, #0]
         break;
 80084ca:	e070      	b.n	80085ae <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

    case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6819      	ldr	r1, [r3, #0]
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	681a      	ldr	r2, [r3, #0]
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	01db      	lsls	r3, r3, #7
 80084d8:	440b      	add	r3, r1
 80084da:	33a8      	adds	r3, #168	; 0xa8
 80084dc:	601a      	str	r2, [r3, #0]
        break;
 80084de:	e069      	b.n	80085b4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	6819      	ldr	r1, [r3, #0]
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	681a      	ldr	r2, [r3, #0]
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	01db      	lsls	r3, r3, #7
 80084ec:	440b      	add	r3, r1
 80084ee:	33ac      	adds	r3, #172	; 0xac
 80084f0:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d03f      	beq.n	800857a <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681a      	ldr	r2, [r3, #0]
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	3301      	adds	r3, #1
 8008502:	01db      	lsls	r3, r3, #7
 8008504:	4413      	add	r3, r2
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	68fa      	ldr	r2, [r7, #12]
 800850a:	6811      	ldr	r1, [r2, #0]
 800850c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	3301      	adds	r3, #1
 8008514:	01db      	lsls	r3, r3, #7
 8008516:	440b      	add	r3, r1
 8008518:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681a      	ldr	r2, [r3, #0]
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	3301      	adds	r3, #1
 8008522:	01db      	lsls	r3, r3, #7
 8008524:	4413      	add	r3, r2
 8008526:	681a      	ldr	r2, [r3, #0]
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	685b      	ldr	r3, [r3, #4]
 800852c:	009b      	lsls	r3, r3, #2
 800852e:	68f9      	ldr	r1, [r7, #12]
 8008530:	6809      	ldr	r1, [r1, #0]
 8008532:	431a      	orrs	r2, r3
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	3301      	adds	r3, #1
 8008538:	01db      	lsls	r3, r3, #7
 800853a:	440b      	add	r3, r1
 800853c:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008546:	d109      	bne.n	800855c <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	6819      	ldr	r1, [r3, #0]
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	689a      	ldr	r2, [r3, #8]
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	01db      	lsls	r3, r3, #7
 8008554:	440b      	add	r3, r1
 8008556:	339c      	adds	r3, #156	; 0x9c
 8008558:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
         break;
 800855a:	e02a      	b.n	80085b2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	685b      	ldr	r3, [r3, #4]
 8008560:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008564:	d125      	bne.n	80085b2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	6819      	ldr	r1, [r3, #0]
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	689a      	ldr	r2, [r3, #8]
 800856e:	68bb      	ldr	r3, [r7, #8]
 8008570:	01db      	lsls	r3, r3, #7
 8008572:	440b      	add	r3, r1
 8008574:	33a8      	adds	r3, #168	; 0xa8
 8008576:	601a      	str	r2, [r3, #0]
         break;
 8008578:	e01b      	b.n	80085b2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	3301      	adds	r3, #1
 8008582:	01db      	lsls	r3, r3, #7
 8008584:	4413      	add	r3, r2
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	68fa      	ldr	r2, [r7, #12]
 800858a:	6811      	ldr	r1, [r2, #0]
 800858c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	3301      	adds	r3, #1
 8008594:	01db      	lsls	r3, r3, #7
 8008596:	440b      	add	r3, r1
 8008598:	601a      	str	r2, [r3, #0]
         break;
 800859a:	e00a      	b.n	80085b2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

  default:
     {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2207      	movs	r2, #7
 80085a0:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2200      	movs	r2, #0
 80085a8:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

      break;
 80085ac:	e002      	b.n	80085b4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 80085ae:	bf00      	nop
 80085b0:	e000      	b.n	80085b4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 80085b2:	bf00      	nop
     }
   }

   if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80085ba:	b2db      	uxtb	r3, r3
 80085bc:	2b07      	cmp	r3, #7
 80085be:	d101      	bne.n	80085c4 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
   {
     return HAL_ERROR;
 80085c0:	2301      	movs	r3, #1
 80085c2:	e008      	b.n	80085d6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
   }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2201      	movs	r2, #1
 80085c8:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2200      	movs	r2, #0
 80085d0:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 80085d4:	2300      	movs	r3, #0
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	3714      	adds	r7, #20
 80085da:	46bd      	mov	sp, r7
 80085dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e0:	4770      	bx	lr
 80085e2:	bf00      	nop

080085e4 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                uint32_t Output,
                                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b084      	sub	sp, #16
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	60f8      	str	r0, [r7, #12]
 80085ec:	60b9      	str	r1, [r7, #8]
 80085ee:	607a      	str	r2, [r7, #4]
 80085f0:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80085f8:	b2db      	uxtb	r3, r3
 80085fa:	2b02      	cmp	r3, #2
 80085fc:	d101      	bne.n	8008602 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
     return HAL_BUSY;
 80085fe:	2302      	movs	r3, #2
 8008600:	e01d      	b.n	800863e <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8008608:	2b01      	cmp	r3, #1
 800860a:	d101      	bne.n	8008610 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 800860c:	2302      	movs	r3, #2
 800860e:	e016      	b.n	800863e <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2201      	movs	r2, #1
 8008614:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2202      	movs	r2, #2
 800861c:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	687a      	ldr	r2, [r7, #4]
 8008624:	68b9      	ldr	r1, [r7, #8]
 8008626:	68f8      	ldr	r0, [r7, #12]
 8008628:	f000 fc50 	bl	8008ecc <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	2201      	movs	r2, #1
 8008630:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	2200      	movs	r2, #0
 8008638:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 800863c:	2300      	movs	r3, #0
}
 800863e:	4618      	mov	r0, r3
 8008640:	3710      	adds	r7, #16
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}

08008646 <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t OutputsToStart)
{
 8008646:	b480      	push	{r7}
 8008648:	b083      	sub	sp, #12
 800864a:	af00      	add	r7, sp, #0
 800864c:	6078      	str	r0, [r7, #4]
 800864e:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8008656:	2b01      	cmp	r3, #1
 8008658:	d101      	bne.n	800865e <HAL_HRTIM_WaveformOutputStart+0x18>
 800865a:	2302      	movs	r3, #2
 800865c:	e01a      	b.n	8008694 <HAL_HRTIM_WaveformOutputStart+0x4e>
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2201      	movs	r2, #1
 8008662:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2202      	movs	r2, #2
 800866a:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f8d3 1394 	ldr.w	r1, [r3, #916]	; 0x394
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	683a      	ldr	r2, [r7, #0]
 800867c:	430a      	orrs	r2, r1
 800867e:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2201      	movs	r2, #1
 8008686:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2200      	movs	r2, #0
 800868e:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8008692:	2300      	movs	r3, #0
}
 8008694:	4618      	mov	r0, r3
 8008696:	370c      	adds	r7, #12
 8008698:	46bd      	mov	sp, r7
 800869a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869e:	4770      	bx	lr

080086a0 <HAL_HRTIM_WaveformOutputStop>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStop(HRTIM_HandleTypeDef * hhrtim,
                                               uint32_t OutputsToStop)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b083      	sub	sp, #12
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStop));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d101      	bne.n	80086b8 <HAL_HRTIM_WaveformOutputStop+0x18>
 80086b4:	2302      	movs	r3, #2
 80086b6:	e01a      	b.n	80086ee <HAL_HRTIM_WaveformOutputStop+0x4e>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2201      	movs	r2, #1
 80086bc:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2202      	movs	r2, #2
 80086c4:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.ODISR |= (OutputsToStop);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f8d3 1398 	ldr.w	r1, [r3, #920]	; 0x398
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	683a      	ldr	r2, [r7, #0]
 80086d6:	430a      	orrs	r2, r1
 80086d8:	f8c3 2398 	str.w	r2, [r3, #920]	; 0x398

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2201      	movs	r2, #1
 80086e0:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2200      	movs	r2, #0
 80086e8:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 80086ec:	2300      	movs	r3, #0
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	370c      	adds	r7, #12
 80086f2:	46bd      	mov	sp, r7
 80086f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f8:	4770      	bx	lr
	...

080086fc <HAL_HRTIM_WaveformCountStart_IT>:
  *       function.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart_IT(HRTIM_HandleTypeDef * hhrtim,
                                                    uint32_t Timers)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b085      	sub	sp, #20
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
 8008704:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 800870c:	2b01      	cmp	r3, #1
 800870e:	d101      	bne.n	8008714 <HAL_HRTIM_WaveformCountStart_IT+0x18>
 8008710:	2302      	movs	r3, #2
 8008712:	e05b      	b.n	80087cc <HAL_HRTIM_WaveformCountStart_IT+0xd0>
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2201      	movs	r2, #1
 8008718:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2202      	movs	r2, #2
 8008720:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable HRTIM interrupts (if required) */
  __HAL_HRTIM_ENABLE_IT(hhrtim, hhrtim->Init.HRTIMInterruptResquests);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f8d3 1390 	ldr.w	r1, [r3, #912]	; 0x390
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	685a      	ldr	r2, [r3, #4]
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	430a      	orrs	r2, r1
 8008736:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390

  /* Enable master timer related interrupts (if required) */
  if ((Timers & HRTIM_TIMERID_MASTER) != 0U)
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008740:	2b00      	cmp	r3, #0
 8008742:	d009      	beq.n	8008758 <HAL_HRTIM_WaveformCountStart_IT+0x5c>
  {
    __HAL_HRTIM_MASTER_ENABLE_IT(hhrtim,
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	68d9      	ldr	r1, [r3, #12]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	430a      	orrs	r2, r1
 8008756:	60da      	str	r2, [r3, #12]
                                 hhrtim->TimerParam[HRTIM_TIMERINDEX_MASTER].InterruptRequests);
  }

  /* Enable timing unit related interrupts (if required) */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8008758:	2300      	movs	r3, #0
 800875a:	73fb      	strb	r3, [r7, #15]
 800875c:	e022      	b.n	80087a4 <HAL_HRTIM_WaveformCountStart_IT+0xa8>
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    if ((Timers & TimerIdxToTimerId[timer_idx]) != 0U)
 800875e:	7bfb      	ldrb	r3, [r7, #15]
 8008760:	4a1d      	ldr	r2, [pc, #116]	; (80087d8 <HAL_HRTIM_WaveformCountStart_IT+0xdc>)
 8008762:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	4013      	ands	r3, r2
 800876a:	2b00      	cmp	r3, #0
 800876c:	d017      	beq.n	800879e <HAL_HRTIM_WaveformCountStart_IT+0xa2>
    {
      __HAL_HRTIM_TIMER_ENABLE_IT(hhrtim,
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681a      	ldr	r2, [r3, #0]
 8008772:	7bfb      	ldrb	r3, [r7, #15]
 8008774:	01db      	lsls	r3, r3, #7
 8008776:	4413      	add	r3, r2
 8008778:	338c      	adds	r3, #140	; 0x8c
 800877a:	6818      	ldr	r0, [r3, #0]
 800877c:	7bfa      	ldrb	r2, [r7, #15]
 800877e:	6879      	ldr	r1, [r7, #4]
 8008780:	4613      	mov	r3, r2
 8008782:	00db      	lsls	r3, r3, #3
 8008784:	1a9b      	subs	r3, r3, r2
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	440b      	add	r3, r1
 800878a:	3320      	adds	r3, #32
 800878c:	681a      	ldr	r2, [r3, #0]
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6819      	ldr	r1, [r3, #0]
 8008792:	7bfb      	ldrb	r3, [r7, #15]
 8008794:	4302      	orrs	r2, r0
 8008796:	01db      	lsls	r3, r3, #7
 8008798:	440b      	add	r3, r1
 800879a:	338c      	adds	r3, #140	; 0x8c
 800879c:	601a      	str	r2, [r3, #0]
       timer_idx++)
 800879e:	7bfb      	ldrb	r3, [r7, #15]
 80087a0:	3301      	adds	r3, #1
 80087a2:	73fb      	strb	r3, [r7, #15]
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
 80087a4:	7bfb      	ldrb	r3, [r7, #15]
 80087a6:	2b04      	cmp	r3, #4
 80087a8:	d9d9      	bls.n	800875e <HAL_HRTIM_WaveformCountStart_IT+0x62>
                                  hhrtim->TimerParam[timer_idx].InterruptRequests);
    }
  }

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	6819      	ldr	r1, [r3, #0]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	683a      	ldr	r2, [r7, #0]
 80087b6:	430a      	orrs	r2, r1
 80087b8:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2201      	movs	r2, #1
 80087be:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2200      	movs	r2, #0
 80087c6:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;}
 80087ca:	2300      	movs	r3, #0
 80087cc:	4618      	mov	r0, r3
 80087ce:	3714      	adds	r7, #20
 80087d0:	46bd      	mov	sp, r7
 80087d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d6:	4770      	bx	lr
 80087d8:	2000002c 	.word	0x2000002c

080087dc <HAL_HRTIM_WaveformCountStop_IT>:
  * @note The counter of a timer is stopped only if all timer outputs are disabled
  * @note All enabled timer related interrupts are disabled.
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStop_IT(HRTIM_HandleTypeDef * hhrtim,
                                                   uint32_t Timers)
{
 80087dc:	b480      	push	{r7}
 80087de:	b085      	sub	sp, #20
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
 80087e4:	6039      	str	r1, [r7, #0]
  /* ++ WA */
  __IO uint32_t delai = (uint32_t)(0x17FU);
 80087e6:	f240 137f 	movw	r3, #383	; 0x17f
 80087ea:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 80087f2:	2b01      	cmp	r3, #1
 80087f4:	d101      	bne.n	80087fa <HAL_HRTIM_WaveformCountStop_IT+0x1e>
 80087f6:	2302      	movs	r3, #2
 80087f8:	e065      	b.n	80088c6 <HAL_HRTIM_WaveformCountStop_IT+0xea>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2201      	movs	r2, #1
 80087fe:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2202      	movs	r2, #2
 8008806:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Disable HRTIM interrupts (if required) */
  __HAL_HRTIM_DISABLE_IT(hhrtim, hhrtim->Init.HRTIMInterruptResquests);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f8d3 1390 	ldr.w	r1, [r3, #912]	; 0x390
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	685b      	ldr	r3, [r3, #4]
 8008816:	43da      	mvns	r2, r3
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	400a      	ands	r2, r1
 800881e:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390

  /* Disable master timer related interrupts (if required) */
  if ((Timers & HRTIM_TIMERID_MASTER) != 0U)
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008828:	2b00      	cmp	r3, #0
 800882a:	d00a      	beq.n	8008842 <HAL_HRTIM_WaveformCountStop_IT+0x66>
  {
    /* Interrupts enable flag must be cleared one by one */
    __HAL_HRTIM_MASTER_DISABLE_IT(hhrtim, hhrtim->TimerParam[HRTIM_TIMERINDEX_MASTER].InterruptRequests);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	68d9      	ldr	r1, [r3, #12]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008838:	43da      	mvns	r2, r3
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	400a      	ands	r2, r1
 8008840:	60da      	str	r2, [r3, #12]
  }

  /* Disable timing unit related interrupts (if required) */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8008842:	2300      	movs	r3, #0
 8008844:	73fb      	strb	r3, [r7, #15]
 8008846:	e023      	b.n	8008890 <HAL_HRTIM_WaveformCountStop_IT+0xb4>
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    if ((Timers & TimerIdxToTimerId[timer_idx]) != 0U)
 8008848:	7bfb      	ldrb	r3, [r7, #15]
 800884a:	4a22      	ldr	r2, [pc, #136]	; (80088d4 <HAL_HRTIM_WaveformCountStop_IT+0xf8>)
 800884c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	4013      	ands	r3, r2
 8008854:	2b00      	cmp	r3, #0
 8008856:	d018      	beq.n	800888a <HAL_HRTIM_WaveformCountStop_IT+0xae>
    {
      __HAL_HRTIM_TIMER_DISABLE_IT(hhrtim, timer_idx, hhrtim->TimerParam[timer_idx].InterruptRequests);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681a      	ldr	r2, [r3, #0]
 800885c:	7bfb      	ldrb	r3, [r7, #15]
 800885e:	01db      	lsls	r3, r3, #7
 8008860:	4413      	add	r3, r2
 8008862:	338c      	adds	r3, #140	; 0x8c
 8008864:	6818      	ldr	r0, [r3, #0]
 8008866:	7bfa      	ldrb	r2, [r7, #15]
 8008868:	6879      	ldr	r1, [r7, #4]
 800886a:	4613      	mov	r3, r2
 800886c:	00db      	lsls	r3, r3, #3
 800886e:	1a9b      	subs	r3, r3, r2
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	440b      	add	r3, r1
 8008874:	3320      	adds	r3, #32
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	43da      	mvns	r2, r3
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6819      	ldr	r1, [r3, #0]
 800887e:	7bfb      	ldrb	r3, [r7, #15]
 8008880:	4002      	ands	r2, r0
 8008882:	01db      	lsls	r3, r3, #7
 8008884:	440b      	add	r3, r1
 8008886:	338c      	adds	r3, #140	; 0x8c
 8008888:	601a      	str	r2, [r3, #0]
       timer_idx++)
 800888a:	7bfb      	ldrb	r3, [r7, #15]
 800888c:	3301      	adds	r3, #1
 800888e:	73fb      	strb	r3, [r7, #15]
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
 8008890:	7bfb      	ldrb	r3, [r7, #15]
 8008892:	2b04      	cmp	r3, #4
 8008894:	d9d8      	bls.n	8008848 <HAL_HRTIM_WaveformCountStop_IT+0x6c>
    }
  }

  /* ++ WA */
  do { delai--; } while (delai != 0U);
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	3b01      	subs	r3, #1
 800889a:	60bb      	str	r3, [r7, #8]
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d1f9      	bne.n	8008896 <HAL_HRTIM_WaveformCountStop_IT+0xba>
  /* -- WA */

  /* Disable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR &= ~(Timers);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	6819      	ldr	r1, [r3, #0]
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	43da      	mvns	r2, r3
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	400a      	ands	r2, r1
 80088b2:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2200      	movs	r2, #0
 80088c0:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 80088c4:	2300      	movs	r3, #0
}
 80088c6:	4618      	mov	r0, r3
 80088c8:	3714      	adds	r7, #20
 80088ca:	46bd      	mov	sp, r7
 80088cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d0:	4770      	bx	lr
 80088d2:	bf00      	nop
 80088d4:	2000002c 	.word	0x2000002c

080088d8 <HAL_HRTIM_IRQHandler>:
  *                   This parameter can be any value of HRTIM_Timer_Index
  * @retval None
  */
void HAL_HRTIM_IRQHandler(HRTIM_HandleTypeDef * hhrtim,
                          uint32_t TimerIdx)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b082      	sub	sp, #8
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
 80088e0:	6039      	str	r1, [r7, #0]
  /* HRTIM interrupts handling */
  if (TimerIdx == HRTIM_TIMERINDEX_COMMON)
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	2bff      	cmp	r3, #255	; 0xff
 80088e6:	d103      	bne.n	80088f0 <HAL_HRTIM_IRQHandler+0x18>
  {
    HRTIM_HRTIM_ISR(hhrtim);
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f000 fc29 	bl	8009140 <HRTIM_HRTIM_ISR>
  {
    /* Timing unit related interrupts handling */
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
  }

}
 80088ee:	e00a      	b.n	8008906 <HAL_HRTIM_IRQHandler+0x2e>
  else if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	2b05      	cmp	r3, #5
 80088f4:	d103      	bne.n	80088fe <HAL_HRTIM_IRQHandler+0x26>
    HRTIM_Master_ISR(hhrtim);
 80088f6:	6878      	ldr	r0, [r7, #4]
 80088f8:	f000 fca0 	bl	800923c <HRTIM_Master_ISR>
}
 80088fc:	e003      	b.n	8008906 <HAL_HRTIM_IRQHandler+0x2e>
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
 80088fe:	6839      	ldr	r1, [r7, #0]
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	f000 fd45 	bl	8009390 <HRTIM_Timer_ISR>
}
 8008906:	bf00      	nop
 8008908:	3708      	adds	r7, #8
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}

0800890e <HAL_HRTIM_Fault1Callback>:
  * @brief  Callback function invoked when a fault 1 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle  * @retval None
  * @retval None
  */
__weak void HAL_HRTIM_Fault1Callback(HRTIM_HandleTypeDef * hhrtim)
{
 800890e:	b480      	push	{r7}
 8008910:	b083      	sub	sp, #12
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault1Callback could be implemented in the user file
   */
}
 8008916:	bf00      	nop
 8008918:	370c      	adds	r7, #12
 800891a:	46bd      	mov	sp, r7
 800891c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008920:	4770      	bx	lr

08008922 <HAL_HRTIM_Fault2Callback>:
  * @brief  Callback function invoked when a fault 2 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault2Callback(HRTIM_HandleTypeDef * hhrtim)
{
 8008922:	b480      	push	{r7}
 8008924:	b083      	sub	sp, #12
 8008926:	af00      	add	r7, sp, #0
 8008928:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault2Callback could be implemented in the user file
   */
}
 800892a:	bf00      	nop
 800892c:	370c      	adds	r7, #12
 800892e:	46bd      	mov	sp, r7
 8008930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008934:	4770      	bx	lr

08008936 <HAL_HRTIM_Fault3Callback>:
  * @brief  Callback function invoked when a fault 3 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault3Callback(HRTIM_HandleTypeDef * hhrtim)
{
 8008936:	b480      	push	{r7}
 8008938:	b083      	sub	sp, #12
 800893a:	af00      	add	r7, sp, #0
 800893c:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault3Callback could be implemented in the user file
   */
}
 800893e:	bf00      	nop
 8008940:	370c      	adds	r7, #12
 8008942:	46bd      	mov	sp, r7
 8008944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008948:	4770      	bx	lr

0800894a <HAL_HRTIM_Fault4Callback>:
  * @brief  Callback function invoked when a fault 4 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault4Callback(HRTIM_HandleTypeDef * hhrtim)
{
 800894a:	b480      	push	{r7}
 800894c:	b083      	sub	sp, #12
 800894e:	af00      	add	r7, sp, #0
 8008950:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault4Callback could be implemented in the user file
   */
}
 8008952:	bf00      	nop
 8008954:	370c      	adds	r7, #12
 8008956:	46bd      	mov	sp, r7
 8008958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895c:	4770      	bx	lr

0800895e <HAL_HRTIM_Fault5Callback>:
  * @brief  Callback function invoked when a fault 5 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault5Callback(HRTIM_HandleTypeDef * hhrtim)
{
 800895e:	b480      	push	{r7}
 8008960:	b083      	sub	sp, #12
 8008962:	af00      	add	r7, sp, #0
 8008964:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault5Callback could be implemented in the user file
   */
}
 8008966:	bf00      	nop
 8008968:	370c      	adds	r7, #12
 800896a:	46bd      	mov	sp, r7
 800896c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008970:	4770      	bx	lr

08008972 <HAL_HRTIM_SystemFaultCallback>:
  * @brief  Callback function invoked when a system fault interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SystemFaultCallback(HRTIM_HandleTypeDef * hhrtim)
{
 8008972:	b480      	push	{r7}
 8008974:	b083      	sub	sp, #12
 8008976:	af00      	add	r7, sp, #0
 8008978:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SystemFaultCallback could be implemented in the user file
   */
}
 800897a:	bf00      	nop
 800897c:	370c      	adds	r7, #12
 800897e:	46bd      	mov	sp, r7
 8008980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008984:	4770      	bx	lr

08008986 <HAL_HRTIM_BurstModePeriodCallback>:
  * @brief  Callback function invoked when the end of the burst mode period is reached
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_BurstModePeriodCallback(HRTIM_HandleTypeDef * hhrtim)
{
 8008986:	b480      	push	{r7}
 8008988:	b083      	sub	sp, #12
 800898a:	af00      	add	r7, sp, #0
 800898c:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_BurstModeCallback could be implemented in the user file
   */
}
 800898e:	bf00      	nop
 8008990:	370c      	adds	r7, #12
 8008992:	46bd      	mov	sp, r7
 8008994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008998:	4770      	bx	lr

0800899a <HAL_HRTIM_SynchronizationEventCallback>:
  * @brief  Callback function invoked when a synchronization input event is received
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SynchronizationEventCallback(HRTIM_HandleTypeDef * hhrtim)
{
 800899a:	b480      	push	{r7}
 800899c:	b083      	sub	sp, #12
 800899e:	af00      	add	r7, sp, #0
 80089a0:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SynchronizationEventCallback could be implemented in the user file
   */
}
 80089a2:	bf00      	nop
 80089a4:	370c      	adds	r7, #12
 80089a6:	46bd      	mov	sp, r7
 80089a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ac:	4770      	bx	lr

080089ae <HAL_HRTIM_RegistersUpdateCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_RegistersUpdateCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 80089ae:	b480      	push	{r7}
 80089b0:	b083      	sub	sp, #12
 80089b2:	af00      	add	r7, sp, #0
 80089b4:	6078      	str	r0, [r7, #4]
 80089b6:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RegistersUpdateCallback could be implemented in the user file
   */
}
 80089b8:	bf00      	nop
 80089ba:	370c      	adds	r7, #12
 80089bc:	46bd      	mov	sp, r7
 80089be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c2:	4770      	bx	lr

080089c4 <HAL_HRTIM_Compare1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Compare1EventCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 80089c4:	b480      	push	{r7}
 80089c6:	b083      	sub	sp, #12
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
 80089cc:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare1EventCallback could be implemented in the user file
   */
}
 80089ce:	bf00      	nop
 80089d0:	370c      	adds	r7, #12
 80089d2:	46bd      	mov	sp, r7
 80089d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d8:	4770      	bx	lr

080089da <HAL_HRTIM_Compare4EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Compare4EventCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 80089da:	b480      	push	{r7}
 80089dc:	b083      	sub	sp, #12
 80089de:	af00      	add	r7, sp, #0
 80089e0:	6078      	str	r0, [r7, #4]
 80089e2:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare4EventCallback could be implemented in the user file
   */
}
 80089e4:	bf00      	nop
 80089e6:	370c      	adds	r7, #12
 80089e8:	46bd      	mov	sp, r7
 80089ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ee:	4770      	bx	lr

080089f0 <HAL_HRTIM_Capture1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Capture1EventCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b083      	sub	sp, #12
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
 80089f8:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture1EventCallback could be implemented in the user file
   */
}
 80089fa:	bf00      	nop
 80089fc:	370c      	adds	r7, #12
 80089fe:	46bd      	mov	sp, r7
 8008a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a04:	4770      	bx	lr

08008a06 <HAL_HRTIM_Capture2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Capture2EventCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8008a06:	b480      	push	{r7}
 8008a08:	b083      	sub	sp, #12
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	6078      	str	r0, [r7, #4]
 8008a0e:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture2EventCallback could be implemented in the user file
   */
}
 8008a10:	bf00      	nop
 8008a12:	370c      	adds	r7, #12
 8008a14:	46bd      	mov	sp, r7
 8008a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1a:	4770      	bx	lr

08008a1c <HAL_HRTIM_DelayedProtectionCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_DelayedProtectionCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b083      	sub	sp, #12
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
 8008a24:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_DelayedProtectionCallback could be implemented in the user file
   */
}
 8008a26:	bf00      	nop
 8008a28:	370c      	adds	r7, #12
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a30:	4770      	bx	lr

08008a32 <HAL_HRTIM_CounterResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_CounterResetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8008a32:	b480      	push	{r7}
 8008a34:	b083      	sub	sp, #12
 8008a36:	af00      	add	r7, sp, #0
 8008a38:	6078      	str	r0, [r7, #4]
 8008a3a:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_CounterResetCallback could be implemented in the user file
   */
}
 8008a3c:	bf00      	nop
 8008a3e:	370c      	adds	r7, #12
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr

08008a48 <HAL_HRTIM_Output1SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Output1SetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b083      	sub	sp, #12
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
 8008a50:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1SetCallback could be implemented in the user file
   */
}
 8008a52:	bf00      	nop
 8008a54:	370c      	adds	r7, #12
 8008a56:	46bd      	mov	sp, r7
 8008a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5c:	4770      	bx	lr

08008a5e <HAL_HRTIM_Output1ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Output1ResetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8008a5e:	b480      	push	{r7}
 8008a60:	b083      	sub	sp, #12
 8008a62:	af00      	add	r7, sp, #0
 8008a64:	6078      	str	r0, [r7, #4]
 8008a66:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1ResetCallback could be implemented in the user file
   */
}
 8008a68:	bf00      	nop
 8008a6a:	370c      	adds	r7, #12
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a72:	4770      	bx	lr

08008a74 <HAL_HRTIM_Output2SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Output2SetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8008a74:	b480      	push	{r7}
 8008a76:	b083      	sub	sp, #12
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
 8008a7c:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2SetCallback could be implemented in the user file
   */
}
 8008a7e:	bf00      	nop
 8008a80:	370c      	adds	r7, #12
 8008a82:	46bd      	mov	sp, r7
 8008a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a88:	4770      	bx	lr

08008a8a <HAL_HRTIM_Output2ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Output2ResetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8008a8a:	b480      	push	{r7}
 8008a8c:	b083      	sub	sp, #12
 8008a8e:	af00      	add	r7, sp, #0
 8008a90:	6078      	str	r0, [r7, #4]
 8008a92:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2ResetCallback could be implemented in the user file
   */
}
 8008a94:	bf00      	nop
 8008a96:	370c      	adds	r7, #12
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9e:	4770      	bx	lr

08008aa0 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8008aa0:	b480      	push	{r7}
 8008aa2:	b085      	sub	sp, #20
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
 8008aa8:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	f023 0307 	bic.w	r3, r3, #7
 8008ab8:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	689b      	ldr	r3, [r3, #8]
 8008abe:	68fa      	ldr	r2, [r7, #12]
 8008ac0:	4313      	orrs	r3, r2
 8008ac2:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	f023 0318 	bic.w	r3, r3, #24
 8008aca:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	68db      	ldr	r3, [r3, #12]
 8008ad0:	68fa      	ldr	r2, [r7, #12]
 8008ad2:	4313      	orrs	r3, r2
 8008ad4:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	68fa      	ldr	r2, [r7, #12]
 8008adc:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	683a      	ldr	r2, [r7, #0]
 8008ae4:	6812      	ldr	r2, [r2, #0]
 8008ae6:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	683a      	ldr	r2, [r7, #0]
 8008aee:	6852      	ldr	r2, [r2, #4]
 8008af0:	619a      	str	r2, [r3, #24]
}
 8008af2:	bf00      	nop
 8008af4:	3714      	adds	r7, #20
 8008af6:	46bd      	mov	sp, r7
 8008af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afc:	4770      	bx	lr

08008afe <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                        uint32_t TimerIdx ,
                                        const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8008afe:	b480      	push	{r7}
 8008b00:	b087      	sub	sp, #28
 8008b02:	af00      	add	r7, sp, #0
 8008b04:	60f8      	str	r0, [r7, #12]
 8008b06:	60b9      	str	r1, [r7, #8]
 8008b08:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681a      	ldr	r2, [r3, #0]
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	3301      	adds	r3, #1
 8008b12:	01db      	lsls	r3, r3, #7
 8008b14:	4413      	add	r3, r2
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	f023 0307 	bic.w	r3, r3, #7
 8008b20:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	689b      	ldr	r3, [r3, #8]
 8008b26:	697a      	ldr	r2, [r7, #20]
 8008b28:	4313      	orrs	r3, r2
 8008b2a:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8008b2c:	697b      	ldr	r3, [r7, #20]
 8008b2e:	f023 0318 	bic.w	r3, r3, #24
 8008b32:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	68db      	ldr	r3, [r3, #12]
 8008b38:	697a      	ldr	r2, [r7, #20]
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681a      	ldr	r2, [r3, #0]
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	3301      	adds	r3, #1
 8008b46:	01db      	lsls	r3, r3, #7
 8008b48:	4413      	add	r3, r2
 8008b4a:	697a      	ldr	r2, [r7, #20]
 8008b4c:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	6819      	ldr	r1, [r3, #0]
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681a      	ldr	r2, [r3, #0]
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	01db      	lsls	r3, r3, #7
 8008b5a:	440b      	add	r3, r1
 8008b5c:	3394      	adds	r3, #148	; 0x94
 8008b5e:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	6819      	ldr	r1, [r3, #0]
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	685a      	ldr	r2, [r3, #4]
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	01db      	lsls	r3, r3, #7
 8008b6c:	440b      	add	r3, r1
 8008b6e:	3398      	adds	r3, #152	; 0x98
 8008b70:	601a      	str	r2, [r3, #0]
}
 8008b72:	bf00      	nop
 8008b74:	371c      	adds	r7, #28
 8008b76:	46bd      	mov	sp, r7
 8008b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7c:	4770      	bx	lr

08008b7e <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                        const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8008b7e:	b480      	push	{r7}
 8008b80:	b085      	sub	sp, #20
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	6078      	str	r0, [r7, #4]
 8008b86:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 8008b98:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	f023 0320 	bic.w	r3, r3, #32
 8008ba0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	695b      	ldr	r3, [r3, #20]
 8008ba6:	68fa      	ldr	r2, [r7, #12]
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008bb2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	699b      	ldr	r3, [r3, #24]
 8008bb8:	68fa      	ldr	r2, [r7, #12]
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008bc4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	69db      	ldr	r3, [r3, #28]
 8008bca:	68fa      	ldr	r2, [r7, #12]
 8008bcc:	4313      	orrs	r3, r2
 8008bce:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008bd6:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	6a1b      	ldr	r3, [r3, #32]
 8008bdc:	68fa      	ldr	r2, [r7, #12]
 8008bde:	4313      	orrs	r3, r2
 8008be0:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8008be8:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bee:	68fa      	ldr	r2, [r7, #12]
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8008bfa:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c00:	009b      	lsls	r3, r3, #2
 8008c02:	68fa      	ldr	r2, [r7, #12]
 8008c04:	4313      	orrs	r3, r2
 8008c06:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008c0e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c14:	68fa      	ldr	r2, [r7, #12]
 8008c16:	4313      	orrs	r3, r2
 8008c18:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c20:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c26:	68ba      	ldr	r2, [r7, #8]
 8008c28:	4313      	orrs	r3, r2
 8008c2a:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	68fa      	ldr	r2, [r7, #12]
 8008c32:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	68ba      	ldr	r2, [r7, #8]
 8008c3a:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 8008c3e:	bf00      	nop
 8008c40:	3714      	adds	r7, #20
 8008c42:	46bd      	mov	sp, r7
 8008c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c48:	4770      	bx	lr
	...

08008c4c <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b08b      	sub	sp, #44	; 0x2c
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	60f8      	str	r0, [r7, #12]
 8008c54:	60b9      	str	r1, [r7, #8]
 8008c56:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681a      	ldr	r2, [r3, #0]
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	3301      	adds	r3, #1
 8008c60:	01db      	lsls	r3, r3, #7
 8008c62:	4413      	add	r3, r2
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	68fa      	ldr	r2, [r7, #12]
 8008c68:	6811      	ldr	r1, [r2, #0]
 8008c6a:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	3301      	adds	r3, #1
 8008c72:	01db      	lsls	r3, r3, #7
 8008c74:	440b      	add	r3, r1
 8008c76:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer E) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	681a      	ldr	r2, [r3, #0]
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	3301      	adds	r3, #1
 8008c80:	01db      	lsls	r3, r3, #7
 8008c82:	4413      	add	r3, r2
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681a      	ldr	r2, [r3, #0]
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	01db      	lsls	r3, r3, #7
 8008c90:	4413      	add	r3, r2
 8008c92:	33e8      	adds	r3, #232	; 0xe8
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681a      	ldr	r2, [r3, #0]
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	01db      	lsls	r3, r3, #7
 8008ca0:	4413      	add	r3, r2
 8008ca2:	33e4      	adds	r3, #228	; 0xe4
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 8008cb0:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8008cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cb4:	f023 0320 	bic.w	r3, r3, #32
 8008cb8:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	695b      	ldr	r3, [r3, #20]
 8008cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cc0:	4313      	orrs	r3, r2
 8008cc2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 8008cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cc6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008cca:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	699b      	ldr	r3, [r3, #24]
 8008cd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cd2:	4313      	orrs	r3, r2
 8008cd4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 8008cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cd8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008cdc:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	69db      	ldr	r3, [r3, #28]
 8008ce2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ce4:	4313      	orrs	r3, r2
 8008ce6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8008ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cea:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008cee:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6a1b      	ldr	r3, [r3, #32]
 8008cf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8008cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cfc:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8008d00:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d08:	4313      	orrs	r3, r2
 8008d0a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8008d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d0e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008d12:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d1a:	4313      	orrs	r3, r2
 8008d1c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8008d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d20:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008d24:	627b      	str	r3, [r7, #36]	; 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d2a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008d2e:	d103      	bne.n	8008d38 <HRTIM_TimingUnitWaveform_Config+0xec>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8008d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008d36:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8008d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d3e:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d46:	4313      	orrs	r3, r2
 8008d48:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8008d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008d50:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d58:	4313      	orrs	r3, r2
 8008d5a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8008d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d5e:	f023 73fc 	bic.w	r3, r3, #33030144	; 0x1f80000
 8008d62:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8008d6e:	69bb      	ldr	r3, [r7, #24]
 8008d70:	f023 031f 	bic.w	r3, r3, #31
 8008d74:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d7a:	f003 031f 	and.w	r3, r3, #31
 8008d7e:	69ba      	ldr	r2, [r7, #24]
 8008d80:	4313      	orrs	r3, r2
 8008d82:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 8008d84:	69bb      	ldr	r3, [r7, #24]
 8008d86:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008d8a:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d90:	69ba      	ldr	r2, [r7, #24]
 8008d92:	4313      	orrs	r3, r2
 8008d94:	61bb      	str	r3, [r7, #24]

  /* The deadtime cannot be used simultaneously with the push-pull mode */
  if (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_DISABLED)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d108      	bne.n	8008db0 <HRTIM_TimingUnitWaveform_Config+0x164>
  {
    /* Enable/Disable dead time insertion at timer level */
    hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8008d9e:	6a3b      	ldr	r3, [r7, #32]
 8008da0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008da4:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008daa:	6a3a      	ldr	r2, [r7, #32]
 8008dac:	4313      	orrs	r3, r2
 8008dae:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if ( ((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008db4:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 8008db8:	d004      	beq.n	8008dc4 <HRTIM_TimingUnitWaveform_Config+0x178>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008dbe:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
 8008dc2:	d103      	bne.n	8008dcc <HRTIM_TimingUnitWaveform_Config+0x180>
       || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dc8:	2b40      	cmp	r3, #64	; 0x40
 8008dca:	d108      	bne.n	8008dde <HRTIM_TimingUnitWaveform_Config+0x192>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT| HRTIM_OUTR_DLYPRTEN);
 8008dcc:	6a3b      	ldr	r3, [r7, #32]
 8008dce:	f423 53f0 	bic.w	r3, r3, #7680	; 0x1e00
 8008dd2:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008dd8:	6a3a      	ldr	r2, [r7, #32]
 8008dda:	4313      	orrs	r3, r2
 8008ddc:	623b      	str	r3, [r7, #32]
  }

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008de2:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	2b04      	cmp	r3, #4
 8008de8:	d843      	bhi.n	8008e72 <HRTIM_TimingUnitWaveform_Config+0x226>
 8008dea:	a201      	add	r2, pc, #4	; (adr r2, 8008df0 <HRTIM_TimingUnitWaveform_Config+0x1a4>)
 8008dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008df0:	08008e05 	.word	0x08008e05
 8008df4:	08008e1b 	.word	0x08008e1b
 8008df8:	08008e31 	.word	0x08008e31
 8008dfc:	08008e47 	.word	0x08008e47
 8008e00:	08008e5d 	.word	0x08008e5d
  {
  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 8008e04:	69fb      	ldr	r3, [r7, #28]
 8008e06:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008e0a:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 1U);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e10:	005b      	lsls	r3, r3, #1
 8008e12:	69fa      	ldr	r2, [r7, #28]
 8008e14:	4313      	orrs	r3, r2
 8008e16:	61fb      	str	r3, [r7, #28]
      break;
 8008e18:	e02c      	b.n	8008e74 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 8008e1a:	69fb      	ldr	r3, [r7, #28]
 8008e1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008e20:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 2U);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e26:	009b      	lsls	r3, r3, #2
 8008e28:	69fa      	ldr	r2, [r7, #28]
 8008e2a:	4313      	orrs	r3, r2
 8008e2c:	61fb      	str	r3, [r7, #28]
      break;
 8008e2e:	e021      	b.n	8008e74 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8008e30:	69fb      	ldr	r3, [r7, #28]
 8008e32:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8008e36:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 3U);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e3c:	00db      	lsls	r3, r3, #3
 8008e3e:	69fa      	ldr	r2, [r7, #28]
 8008e40:	4313      	orrs	r3, r2
 8008e42:	61fb      	str	r3, [r7, #28]
      break;
 8008e44:	e016      	b.n	8008e74 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 8008e46:	69fb      	ldr	r3, [r7, #28]
 8008e48:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008e4c:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 4U);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e52:	011b      	lsls	r3, r3, #4
 8008e54:	69fa      	ldr	r2, [r7, #28]
 8008e56:	4313      	orrs	r3, r2
 8008e58:	61fb      	str	r3, [r7, #28]
      break;
 8008e5a:	e00b      	b.n	8008e74 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8008e5c:	69fb      	ldr	r3, [r7, #28]
 8008e5e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008e62:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 5U);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e68:	015b      	lsls	r3, r3, #5
 8008e6a:	69fa      	ldr	r2, [r7, #28]
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	61fb      	str	r3, [r7, #28]
      break;
 8008e70:	e000      	b.n	8008e74 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  default:
    break;
 8008e72:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681a      	ldr	r2, [r3, #0]
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	3301      	adds	r3, #1
 8008e7c:	01db      	lsls	r3, r3, #7
 8008e7e:	4413      	add	r3, r2
 8008e80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e82:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	681a      	ldr	r2, [r3, #0]
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	01db      	lsls	r3, r3, #7
 8008e8c:	4413      	add	r3, r2
 8008e8e:	33e8      	adds	r3, #232	; 0xe8
 8008e90:	69ba      	ldr	r2, [r7, #24]
 8008e92:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	01db      	lsls	r3, r3, #7
 8008e9c:	4413      	add	r3, r2
 8008e9e:	33e4      	adds	r3, #228	; 0xe4
 8008ea0:	6a3a      	ldr	r2, [r7, #32]
 8008ea2:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	01db      	lsls	r3, r3, #7
 8008eac:	4413      	add	r3, r2
 8008eae:	33d4      	adds	r3, #212	; 0xd4
 8008eb0:	697a      	ldr	r2, [r7, #20]
 8008eb2:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	69fa      	ldr	r2, [r7, #28]
 8008eba:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 8008ebe:	bf00      	nop
 8008ec0:	372c      	adds	r7, #44	; 0x2c
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec8:	4770      	bx	lr
 8008eca:	bf00      	nop

08008ecc <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b089      	sub	sp, #36	; 0x24
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	60f8      	str	r0, [r7, #12]
 8008ed4:	60b9      	str	r1, [r7, #8]
 8008ed6:	607a      	str	r2, [r7, #4]
 8008ed8:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 8008eda:	2300      	movs	r3, #0
 8008edc:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681a      	ldr	r2, [r3, #0]
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	01db      	lsls	r3, r3, #7
 8008ee6:	4413      	add	r3, r2
 8008ee8:	33e4      	adds	r3, #228	; 0xe4
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681a      	ldr	r2, [r3, #0]
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	01db      	lsls	r3, r3, #7
 8008ef6:	4413      	add	r3, r2
 8008ef8:	33b8      	adds	r3, #184	; 0xb8
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	617b      	str	r3, [r7, #20]

  switch (Output)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f04:	d04d      	beq.n	8008fa2 <HRTIM_OutputConfig+0xd6>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f0c:	d85e      	bhi.n	8008fcc <HRTIM_OutputConfig+0x100>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f14:	d032      	beq.n	8008f7c <HRTIM_OutputConfig+0xb0>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f1c:	d856      	bhi.n	8008fcc <HRTIM_OutputConfig+0x100>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2b80      	cmp	r3, #128	; 0x80
 8008f22:	d03e      	beq.n	8008fa2 <HRTIM_OutputConfig+0xd6>
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2b80      	cmp	r3, #128	; 0x80
 8008f28:	d850      	bhi.n	8008fcc <HRTIM_OutputConfig+0x100>
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2b40      	cmp	r3, #64	; 0x40
 8008f2e:	d025      	beq.n	8008f7c <HRTIM_OutputConfig+0xb0>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2b40      	cmp	r3, #64	; 0x40
 8008f34:	d84a      	bhi.n	8008fcc <HRTIM_OutputConfig+0x100>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	d01f      	beq.n	8008f7c <HRTIM_OutputConfig+0xb0>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d044      	beq.n	8008fcc <HRTIM_OutputConfig+0x100>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2b20      	cmp	r3, #32
 8008f46:	d841      	bhi.n	8008fcc <HRTIM_OutputConfig+0x100>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2b02      	cmp	r3, #2
 8008f4c:	d33e      	bcc.n	8008fcc <HRTIM_OutputConfig+0x100>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	3b02      	subs	r3, #2
 8008f52:	2201      	movs	r2, #1
 8008f54:	409a      	lsls	r2, r3
 8008f56:	4b48      	ldr	r3, [pc, #288]	; (8009078 <HRTIM_OutputConfig+0x1ac>)
 8008f58:	4013      	ands	r3, r2
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	bf14      	ite	ne
 8008f5e:	2301      	movne	r3, #1
 8008f60:	2300      	moveq	r3, #0
 8008f62:	b2db      	uxtb	r3, r3
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d11c      	bne.n	8008fa2 <HRTIM_OutputConfig+0xd6>
 8008f68:	f244 0304 	movw	r3, #16388	; 0x4004
 8008f6c:	4013      	ands	r3, r2
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	bf14      	ite	ne
 8008f72:	2301      	movne	r3, #1
 8008f74:	2300      	moveq	r3, #0
 8008f76:	b2db      	uxtb	r3, r3
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d027      	beq.n	8008fcc <HRTIM_OutputConfig+0x100>
  case HRTIM_OUTPUT_TC1:
  case HRTIM_OUTPUT_TD1:
  case HRTIM_OUTPUT_TE1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	6819      	ldr	r1, [r3, #0]
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	685a      	ldr	r2, [r3, #4]
 8008f84:	68bb      	ldr	r3, [r7, #8]
 8008f86:	01db      	lsls	r3, r3, #7
 8008f88:	440b      	add	r3, r1
 8008f8a:	33bc      	adds	r3, #188	; 0xbc
 8008f8c:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	6819      	ldr	r1, [r3, #0]
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	689a      	ldr	r2, [r3, #8]
 8008f96:	68bb      	ldr	r3, [r7, #8]
 8008f98:	01db      	lsls	r3, r3, #7
 8008f9a:	440b      	add	r3, r1
 8008f9c:	33c0      	adds	r3, #192	; 0xc0
 8008f9e:	601a      	str	r2, [r3, #0]
      break;
 8008fa0:	e015      	b.n	8008fce <HRTIM_OutputConfig+0x102>
  case HRTIM_OUTPUT_TC2:
  case HRTIM_OUTPUT_TD2:
  case HRTIM_OUTPUT_TE2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	6819      	ldr	r1, [r3, #0]
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	685a      	ldr	r2, [r3, #4]
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	01db      	lsls	r3, r3, #7
 8008fae:	440b      	add	r3, r1
 8008fb0:	33c4      	adds	r3, #196	; 0xc4
 8008fb2:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	6819      	ldr	r1, [r3, #0]
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	689a      	ldr	r2, [r3, #8]
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	01db      	lsls	r3, r3, #7
 8008fc0:	440b      	add	r3, r1
 8008fc2:	33c8      	adds	r3, #200	; 0xc8
 8008fc4:	601a      	str	r2, [r3, #0]
      shift = 16U;
 8008fc6:	2310      	movs	r3, #16
 8008fc8:	61bb      	str	r3, [r7, #24]
      break;
 8008fca:	e000      	b.n	8008fce <HRTIM_OutputConfig+0x102>
    }

  default:
    break;
 8008fcc:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1|
                   HRTIM_OUTR_FAULT1|
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 8008fce:	22fe      	movs	r2, #254	; 0xfe
 8008fd0:	69bb      	ldr	r3, [r7, #24]
 8008fd2:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 8008fd6:	43db      	mvns	r3, r3
 8008fd8:	69fa      	ldr	r2, [r7, #28]
 8008fda:	4013      	ands	r3, r2
 8008fdc:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	681a      	ldr	r2, [r3, #0]
 8008fe2:	69bb      	ldr	r3, [r7, #24]
 8008fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8008fe8:	69fa      	ldr	r2, [r7, #28]
 8008fea:	4313      	orrs	r3, r2
 8008fec:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	68da      	ldr	r2, [r3, #12]
 8008ff2:	69bb      	ldr	r3, [r7, #24]
 8008ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ff8:	69fa      	ldr	r2, [r7, #28]
 8008ffa:	4313      	orrs	r3, r2
 8008ffc:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	691a      	ldr	r2, [r3, #16]
 8009002:	69bb      	ldr	r3, [r7, #24]
 8009004:	fa02 f303 	lsl.w	r3, r2, r3
 8009008:	69fa      	ldr	r2, [r7, #28]
 800900a:	4313      	orrs	r3, r2
 800900c:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	695a      	ldr	r2, [r3, #20]
 8009012:	69bb      	ldr	r3, [r7, #24]
 8009014:	fa02 f303 	lsl.w	r3, r2, r3
 8009018:	69fa      	ldr	r2, [r7, #28]
 800901a:	4313      	orrs	r3, r2
 800901c:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	699a      	ldr	r2, [r3, #24]
 8009022:	69bb      	ldr	r3, [r7, #24]
 8009024:	fa02 f303 	lsl.w	r3, r2, r3
 8009028:	69fa      	ldr	r2, [r7, #28]
 800902a:	4313      	orrs	r3, r2
 800902c:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	691b      	ldr	r3, [r3, #16]
 8009032:	2b08      	cmp	r3, #8
 8009034:	d111      	bne.n	800905a <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	f403 7300 	and.w	r3, r3, #512	; 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 800903c:	2b00      	cmp	r3, #0
 800903e:	d10c      	bne.n	800905a <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8009046:	2b00      	cmp	r3, #0
 8009048:	d107      	bne.n	800905a <HRTIM_OutputConfig+0x18e>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	69da      	ldr	r2, [r3, #28]
 800904e:	69bb      	ldr	r3, [r7, #24]
 8009050:	fa02 f303 	lsl.w	r3, r2, r3
 8009054:	69fa      	ldr	r2, [r7, #28]
 8009056:	4313      	orrs	r3, r2
 8009058:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681a      	ldr	r2, [r3, #0]
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	01db      	lsls	r3, r3, #7
 8009062:	4413      	add	r3, r2
 8009064:	33e4      	adds	r3, #228	; 0xe4
 8009066:	69fa      	ldr	r2, [r7, #28]
 8009068:	601a      	str	r2, [r3, #0]
}
 800906a:	bf00      	nop
 800906c:	3724      	adds	r7, #36	; 0x24
 800906e:	46bd      	mov	sp, r7
 8009070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009074:	4770      	bx	lr
 8009076:	bf00      	nop
 8009078:	40000041 	.word	0x40000041

0800907c <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef * hhrtim,
                                       uint32_t TimerIdx)
{
 800907c:	b480      	push	{r7}
 800907e:	b083      	sub	sp, #12
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
 8009084:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	2b05      	cmp	r3, #5
 800908a:	d851      	bhi.n	8009130 <HRTIM_ForceRegistersUpdate+0xb4>
 800908c:	a201      	add	r2, pc, #4	; (adr r2, 8009094 <HRTIM_ForceRegistersUpdate+0x18>)
 800908e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009092:	bf00      	nop
 8009094:	080090c3 	.word	0x080090c3
 8009098:	080090d9 	.word	0x080090d9
 800909c:	080090ef 	.word	0x080090ef
 80090a0:	08009105 	.word	0x08009105
 80090a4:	0800911b 	.word	0x0800911b
 80090a8:	080090ad 	.word	0x080090ad
  {
  case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f042 0201 	orr.w	r2, r2, #1
 80090bc:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80090c0:	e037      	b.n	8009132 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f042 0202 	orr.w	r2, r2, #2
 80090d2:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80090d6:	e02c      	b.n	8009132 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f042 0204 	orr.w	r2, r2, #4
 80090e8:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80090ec:	e021      	b.n	8009132 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f042 0208 	orr.w	r2, r2, #8
 80090fe:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8009102:	e016      	b.n	8009132 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f042 0210 	orr.w	r2, r2, #16
 8009114:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8009118:	e00b      	b.n	8009132 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f042 0220 	orr.w	r2, r2, #32
 800912a:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 800912e:	e000      	b.n	8009132 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  default:
    break;
 8009130:	bf00      	nop
  }
}
 8009132:	bf00      	nop
 8009134:	370c      	adds	r7, #12
 8009136:	46bd      	mov	sp, r7
 8009138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913c:	4770      	bx	lr
 800913e:	bf00      	nop

08009140 <HRTIM_HRTIM_ISR>:
  * @brief  HRTIM interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_HRTIM_ISR(HRTIM_HandleTypeDef * hhrtim)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b084      	sub	sp, #16
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f8d3 3388 	ldr.w	r3, [r3, #904]	; 0x388
 8009150:	60fb      	str	r3, [r7, #12]
  uint32_t ierits   = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f8d3 3390 	ldr.w	r3, [r3, #912]	; 0x390
 800915a:	60bb      	str	r3, [r7, #8]

  /* Fault 1 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT1) != (uint32_t)RESET)
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	f003 0301 	and.w	r3, r3, #1
 8009162:	2b00      	cmp	r3, #0
 8009164:	d00c      	beq.n	8009180 <HRTIM_HRTIM_ISR+0x40>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT1) != (uint32_t)RESET)
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	f003 0301 	and.w	r3, r3, #1
 800916c:	2b00      	cmp	r3, #0
 800916e:	d007      	beq.n	8009180 <HRTIM_HRTIM_ISR+0x40>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT1);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	2201      	movs	r2, #1
 8009176:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault1Callback(hhrtim);
#else
      HAL_HRTIM_Fault1Callback(hhrtim);
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	f7ff fbc7 	bl	800890e <HAL_HRTIM_Fault1Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 2 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT2) != (uint32_t)RESET)
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	f003 0302 	and.w	r3, r3, #2
 8009186:	2b00      	cmp	r3, #0
 8009188:	d00c      	beq.n	80091a4 <HRTIM_HRTIM_ISR+0x64>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT2) != (uint32_t)RESET)
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	f003 0302 	and.w	r3, r3, #2
 8009190:	2b00      	cmp	r3, #0
 8009192:	d007      	beq.n	80091a4 <HRTIM_HRTIM_ISR+0x64>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT2);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	2202      	movs	r2, #2
 800919a:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault2Callback(hhrtim);
#else
      HAL_HRTIM_Fault2Callback(hhrtim);
 800919e:	6878      	ldr	r0, [r7, #4]
 80091a0:	f7ff fbbf 	bl	8008922 <HAL_HRTIM_Fault2Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 3 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT3) != (uint32_t)RESET)
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	f003 0304 	and.w	r3, r3, #4
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d00c      	beq.n	80091c8 <HRTIM_HRTIM_ISR+0x88>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT3) != (uint32_t)RESET)
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	f003 0304 	and.w	r3, r3, #4
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d007      	beq.n	80091c8 <HRTIM_HRTIM_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT3);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	2204      	movs	r2, #4
 80091be:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault3Callback(hhrtim);
#else
      HAL_HRTIM_Fault3Callback(hhrtim);
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f7ff fbb7 	bl	8008936 <HAL_HRTIM_Fault3Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 4 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT4) != (uint32_t)RESET)
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	f003 0308 	and.w	r3, r3, #8
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d00c      	beq.n	80091ec <HRTIM_HRTIM_ISR+0xac>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT4) != (uint32_t)RESET)
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	f003 0308 	and.w	r3, r3, #8
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d007      	beq.n	80091ec <HRTIM_HRTIM_ISR+0xac>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT4);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	2208      	movs	r2, #8
 80091e2:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault4Callback(hhrtim);
#else
      HAL_HRTIM_Fault4Callback(hhrtim);
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f7ff fbaf 	bl	800894a <HAL_HRTIM_Fault4Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 5 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT5) != (uint32_t)RESET)
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	f003 0310 	and.w	r3, r3, #16
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d00c      	beq.n	8009210 <HRTIM_HRTIM_ISR+0xd0>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT5) != (uint32_t)RESET)
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	f003 0310 	and.w	r3, r3, #16
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d007      	beq.n	8009210 <HRTIM_HRTIM_ISR+0xd0>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT5);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	2210      	movs	r2, #16
 8009206:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 5 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault5Callback(hhrtim);
#else
      HAL_HRTIM_Fault5Callback(hhrtim);
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f7ff fba7 	bl	800895e <HAL_HRTIM_Fault5Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* System fault event */
  if((uint32_t)(isrflags & HRTIM_FLAG_SYSFLT) != (uint32_t)RESET)
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	f003 0320 	and.w	r3, r3, #32
 8009216:	2b00      	cmp	r3, #0
 8009218:	d00c      	beq.n	8009234 <HRTIM_HRTIM_ISR+0xf4>
  {
    if((uint32_t)(ierits & HRTIM_IT_SYSFLT) != (uint32_t)RESET)
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	f003 0320 	and.w	r3, r3, #32
 8009220:	2b00      	cmp	r3, #0
 8009222:	d007      	beq.n	8009234 <HRTIM_HRTIM_ISR+0xf4>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_SYSFLT);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	2220      	movs	r2, #32
 800922a:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SystemFaultCallback(hhrtim);
#else
      HAL_HRTIM_SystemFaultCallback(hhrtim);
 800922e:	6878      	ldr	r0, [r7, #4]
 8009230:	f7ff fb9f 	bl	8008972 <HAL_HRTIM_SystemFaultCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8009234:	bf00      	nop
 8009236:	3710      	adds	r7, #16
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}

0800923c <HRTIM_Master_ISR>:
* @brief  Master timer interrupts service routine
* @param  hhrtim pointer to HAL HRTIM handle
* @retval None
*/
static void HRTIM_Master_ISR(HRTIM_HandleTypeDef * hhrtim)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b086      	sub	sp, #24
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f8d3 3388 	ldr.w	r3, [r3, #904]	; 0x388
 800924c:	617b      	str	r3, [r7, #20]
  uint32_t ierits    = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f8d3 3390 	ldr.w	r3, [r3, #912]	; 0x390
 8009256:	613b      	str	r3, [r7, #16]
  uint32_t misrflags = READ_REG(hhrtim->Instance->sMasterRegs.MISR);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	60fb      	str	r3, [r7, #12]
  uint32_t mdierits  = READ_REG(hhrtim->Instance->sMasterRegs.MDIER);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	68db      	ldr	r3, [r3, #12]
 8009266:	60bb      	str	r3, [r7, #8]

  /* Burst mode period event */
  if((uint32_t)(isrflags & HRTIM_FLAG_BMPER) != (uint32_t)RESET)
 8009268:	697b      	ldr	r3, [r7, #20]
 800926a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800926e:	2b00      	cmp	r3, #0
 8009270:	d00d      	beq.n	800928e <HRTIM_Master_ISR+0x52>
  {
    if((uint32_t)(ierits & HRTIM_IT_BMPER) != (uint32_t)RESET)
 8009272:	693b      	ldr	r3, [r7, #16]
 8009274:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009278:	2b00      	cmp	r3, #0
 800927a:	d008      	beq.n	800928e <HRTIM_Master_ISR+0x52>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_BMPER);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8009284:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Burst mode period event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->BurstModePeriodCallback(hhrtim);
#else
      HAL_HRTIM_BurstModePeriodCallback(hhrtim);
 8009288:	6878      	ldr	r0, [r7, #4]
 800928a:	f7ff fb7c 	bl	8008986 <HAL_HRTIM_BurstModePeriodCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 1 event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP1) != (uint32_t)RESET)
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	f003 0301 	and.w	r3, r3, #1
 8009294:	2b00      	cmp	r3, #0
 8009296:	d00c      	beq.n	80092b2 <HRTIM_Master_ISR+0x76>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP1) != (uint32_t)RESET)
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	f003 0301 	and.w	r3, r3, #1
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d007      	beq.n	80092b2 <HRTIM_Master_ISR+0x76>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP1);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	2201      	movs	r2, #1
 80092a8:	609a      	str	r2, [r3, #8]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80092aa:	2105      	movs	r1, #5
 80092ac:	6878      	ldr	r0, [r7, #4]
 80092ae:	f7ff fb89 	bl	80089c4 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 2 event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP2) != (uint32_t)RESET)
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	f003 0302 	and.w	r3, r3, #2
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d00c      	beq.n	80092d6 <HRTIM_Master_ISR+0x9a>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP2) != (uint32_t)RESET)
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	f003 0302 	and.w	r3, r3, #2
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d007      	beq.n	80092d6 <HRTIM_Master_ISR+0x9a>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP2);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	2202      	movs	r2, #2
 80092cc:	609a      	str	r2, [r3, #8]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80092ce:	2105      	movs	r1, #5
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f7fa fd03 	bl	8003cdc <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 3 event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP3) != (uint32_t)RESET)
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	f003 0304 	and.w	r3, r3, #4
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d00c      	beq.n	80092fa <HRTIM_Master_ISR+0xbe>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP3) != (uint32_t)RESET)
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	f003 0304 	and.w	r3, r3, #4
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d007      	beq.n	80092fa <HRTIM_Master_ISR+0xbe>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP3);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	2204      	movs	r2, #4
 80092f0:	609a      	str	r2, [r3, #8]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80092f2:	2105      	movs	r1, #5
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f7fa fcfd 	bl	8003cf4 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 4 event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP4) != (uint32_t)RESET)
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	f003 0308 	and.w	r3, r3, #8
 8009300:	2b00      	cmp	r3, #0
 8009302:	d00c      	beq.n	800931e <HRTIM_Master_ISR+0xe2>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP4) != (uint32_t)RESET)
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	f003 0308 	and.w	r3, r3, #8
 800930a:	2b00      	cmp	r3, #0
 800930c:	d007      	beq.n	800931e <HRTIM_Master_ISR+0xe2>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP4);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	2208      	movs	r2, #8
 8009314:	609a      	str	r2, [r3, #8]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8009316:	2105      	movs	r1, #5
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f7ff fb5e 	bl	80089da <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer repetition event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MREP) != (uint32_t)RESET)
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	f003 0310 	and.w	r3, r3, #16
 8009324:	2b00      	cmp	r3, #0
 8009326:	d00c      	beq.n	8009342 <HRTIM_Master_ISR+0x106>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MREP) != (uint32_t)RESET)
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	f003 0310 	and.w	r3, r3, #16
 800932e:	2b00      	cmp	r3, #0
 8009330:	d007      	beq.n	8009342 <HRTIM_Master_ISR+0x106>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MREP);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	2210      	movs	r2, #16
 8009338:	609a      	str	r2, [r3, #8]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 800933a:	2105      	movs	r1, #5
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	f7fa fd4d 	bl	8003ddc <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization input event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_SYNC) != (uint32_t)RESET)
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	f003 0320 	and.w	r3, r3, #32
 8009348:	2b00      	cmp	r3, #0
 800934a:	d00b      	beq.n	8009364 <HRTIM_Master_ISR+0x128>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_SYNC) != (uint32_t)RESET)
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	f003 0320 	and.w	r3, r3, #32
 8009352:	2b00      	cmp	r3, #0
 8009354:	d006      	beq.n	8009364 <HRTIM_Master_ISR+0x128>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_SYNC);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	2220      	movs	r2, #32
 800935c:	609a      	str	r2, [r3, #8]

      /* Invoke synchronization event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SynchronizationEventCallback(hhrtim);
#else
      HAL_HRTIM_SynchronizationEventCallback(hhrtim);
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	f7ff fb1b 	bl	800899a <HAL_HRTIM_SynchronizationEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer registers update event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MUPD) != (uint32_t)RESET)
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800936a:	2b00      	cmp	r3, #0
 800936c:	d00c      	beq.n	8009388 <HRTIM_Master_ISR+0x14c>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MUPD) != (uint32_t)RESET)
 800936e:	68bb      	ldr	r3, [r7, #8]
 8009370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009374:	2b00      	cmp	r3, #0
 8009376:	d007      	beq.n	8009388 <HRTIM_Master_ISR+0x14c>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MUPD);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	2240      	movs	r2, #64	; 0x40
 800937e:	609a      	str	r2, [r3, #8]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8009380:	2105      	movs	r1, #5
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f7ff fb13 	bl	80089ae <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8009388:	bf00      	nop
 800938a:	3718      	adds	r7, #24
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}

08009390 <HRTIM_Timer_ISR>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
*/
static void HRTIM_Timer_ISR(HRTIM_HandleTypeDef * hhrtim,
                     uint32_t TimerIdx)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b084      	sub	sp, #16
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
 8009398:	6039      	str	r1, [r7, #0]
  uint32_t tisrflags = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxISR);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681a      	ldr	r2, [r3, #0]
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	3301      	adds	r3, #1
 80093a2:	01db      	lsls	r3, r3, #7
 80093a4:	4413      	add	r3, r2
 80093a6:	3304      	adds	r3, #4
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	60fb      	str	r3, [r7, #12]
  uint32_t tdierits  = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxDIER);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681a      	ldr	r2, [r3, #0]
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	01db      	lsls	r3, r3, #7
 80093b4:	4413      	add	r3, r2
 80093b6:	338c      	adds	r3, #140	; 0x8c
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	60bb      	str	r3, [r7, #8]

  /* Timer compare 1 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP1) != (uint32_t)RESET)
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	f003 0301 	and.w	r3, r3, #1
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d010      	beq.n	80093e8 <HRTIM_Timer_ISR+0x58>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CMP1) != (uint32_t)RESET)
 80093c6:	68bb      	ldr	r3, [r7, #8]
 80093c8:	f003 0301 	and.w	r3, r3, #1
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d00b      	beq.n	80093e8 <HRTIM_Timer_ISR+0x58>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP1);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681a      	ldr	r2, [r3, #0]
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	01db      	lsls	r3, r3, #7
 80093d8:	4413      	add	r3, r2
 80093da:	3388      	adds	r3, #136	; 0x88
 80093dc:	2201      	movs	r2, #1
 80093de:	601a      	str	r2, [r3, #0]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, TimerIdx);
 80093e0:	6839      	ldr	r1, [r7, #0]
 80093e2:	6878      	ldr	r0, [r7, #4]
 80093e4:	f7ff faee 	bl	80089c4 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 2 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP2) != (uint32_t)RESET)
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	f003 0302 	and.w	r3, r3, #2
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d010      	beq.n	8009414 <HRTIM_Timer_ISR+0x84>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CMP2) != (uint32_t)RESET)
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	f003 0302 	and.w	r3, r3, #2
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d00b      	beq.n	8009414 <HRTIM_Timer_ISR+0x84>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP2);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681a      	ldr	r2, [r3, #0]
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	01db      	lsls	r3, r3, #7
 8009404:	4413      	add	r3, r2
 8009406:	3388      	adds	r3, #136	; 0x88
 8009408:	2202      	movs	r2, #2
 800940a:	601a      	str	r2, [r3, #0]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, TimerIdx);
 800940c:	6839      	ldr	r1, [r7, #0]
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f7fa fc64 	bl	8003cdc <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 3 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP3) != (uint32_t)RESET)
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	f003 0304 	and.w	r3, r3, #4
 800941a:	2b00      	cmp	r3, #0
 800941c:	d010      	beq.n	8009440 <HRTIM_Timer_ISR+0xb0>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CMP3) != (uint32_t)RESET)
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	f003 0304 	and.w	r3, r3, #4
 8009424:	2b00      	cmp	r3, #0
 8009426:	d00b      	beq.n	8009440 <HRTIM_Timer_ISR+0xb0>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP3);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681a      	ldr	r2, [r3, #0]
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	01db      	lsls	r3, r3, #7
 8009430:	4413      	add	r3, r2
 8009432:	3388      	adds	r3, #136	; 0x88
 8009434:	2204      	movs	r2, #4
 8009436:	601a      	str	r2, [r3, #0]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, TimerIdx);
 8009438:	6839      	ldr	r1, [r7, #0]
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f7fa fc5a 	bl	8003cf4 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 4 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP4) != (uint32_t)RESET)
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	f003 0308 	and.w	r3, r3, #8
 8009446:	2b00      	cmp	r3, #0
 8009448:	d010      	beq.n	800946c <HRTIM_Timer_ISR+0xdc>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CMP4) != (uint32_t)RESET)
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	f003 0308 	and.w	r3, r3, #8
 8009450:	2b00      	cmp	r3, #0
 8009452:	d00b      	beq.n	800946c <HRTIM_Timer_ISR+0xdc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP4);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681a      	ldr	r2, [r3, #0]
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	01db      	lsls	r3, r3, #7
 800945c:	4413      	add	r3, r2
 800945e:	3388      	adds	r3, #136	; 0x88
 8009460:	2208      	movs	r2, #8
 8009462:	601a      	str	r2, [r3, #0]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, TimerIdx);
 8009464:	6839      	ldr	r1, [r7, #0]
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f7ff fab7 	bl	80089da <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer repetition event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_REP) != (uint32_t)RESET)
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	f003 0310 	and.w	r3, r3, #16
 8009472:	2b00      	cmp	r3, #0
 8009474:	d010      	beq.n	8009498 <HRTIM_Timer_ISR+0x108>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_REP) != (uint32_t)RESET)
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	f003 0310 	and.w	r3, r3, #16
 800947c:	2b00      	cmp	r3, #0
 800947e:	d00b      	beq.n	8009498 <HRTIM_Timer_ISR+0x108>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_REP);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681a      	ldr	r2, [r3, #0]
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	01db      	lsls	r3, r3, #7
 8009488:	4413      	add	r3, r2
 800948a:	3388      	adds	r3, #136	; 0x88
 800948c:	2210      	movs	r2, #16
 800948e:	601a      	str	r2, [r3, #0]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, TimerIdx);
 8009490:	6839      	ldr	r1, [r7, #0]
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f7fa fca2 	bl	8003ddc <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer registers update event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_UPD) != (uint32_t)RESET)
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d010      	beq.n	80094c4 <HRTIM_Timer_ISR+0x134>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_UPD) != (uint32_t)RESET)
 80094a2:	68bb      	ldr	r3, [r7, #8]
 80094a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d00b      	beq.n	80094c4 <HRTIM_Timer_ISR+0x134>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_UPD);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681a      	ldr	r2, [r3, #0]
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	01db      	lsls	r3, r3, #7
 80094b4:	4413      	add	r3, r2
 80094b6:	3388      	adds	r3, #136	; 0x88
 80094b8:	2240      	movs	r2, #64	; 0x40
 80094ba:	601a      	str	r2, [r3, #0]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, TimerIdx);
 80094bc:	6839      	ldr	r1, [r7, #0]
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	f7ff fa75 	bl	80089ae <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 1 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT1) != (uint32_t)RESET)
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d010      	beq.n	80094f0 <HRTIM_Timer_ISR+0x160>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CPT1) != (uint32_t)RESET)
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d00b      	beq.n	80094f0 <HRTIM_Timer_ISR+0x160>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT1);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681a      	ldr	r2, [r3, #0]
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	01db      	lsls	r3, r3, #7
 80094e0:	4413      	add	r3, r2
 80094e2:	3388      	adds	r3, #136	; 0x88
 80094e4:	2280      	movs	r2, #128	; 0x80
 80094e6:	601a      	str	r2, [r3, #0]

      /* Invoke capture 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture1EventCallback(hhrtim, TimerIdx);
 80094e8:	6839      	ldr	r1, [r7, #0]
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f7ff fa80 	bl	80089f0 <HAL_HRTIM_Capture1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 2 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT2) != (uint32_t)RESET)
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d011      	beq.n	800951e <HRTIM_Timer_ISR+0x18e>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CPT2) != (uint32_t)RESET)
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009500:	2b00      	cmp	r3, #0
 8009502:	d00c      	beq.n	800951e <HRTIM_Timer_ISR+0x18e>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT2);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681a      	ldr	r2, [r3, #0]
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	01db      	lsls	r3, r3, #7
 800950c:	4413      	add	r3, r2
 800950e:	3388      	adds	r3, #136	; 0x88
 8009510:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009514:	601a      	str	r2, [r3, #0]

      /* Invoke capture 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture2EventCallback(hhrtim, TimerIdx);
 8009516:	6839      	ldr	r1, [r7, #0]
 8009518:	6878      	ldr	r0, [r7, #4]
 800951a:	f7ff fa74 	bl	8008a06 <HAL_HRTIM_Capture2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 set event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET1) != (uint32_t)RESET)
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009524:	2b00      	cmp	r3, #0
 8009526:	d011      	beq.n	800954c <HRTIM_Timer_ISR+0x1bc>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_SET1) != (uint32_t)RESET)
 8009528:	68bb      	ldr	r3, [r7, #8]
 800952a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800952e:	2b00      	cmp	r3, #0
 8009530:	d00c      	beq.n	800954c <HRTIM_Timer_ISR+0x1bc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET1);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681a      	ldr	r2, [r3, #0]
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	01db      	lsls	r3, r3, #7
 800953a:	4413      	add	r3, r2
 800953c:	3388      	adds	r3, #136	; 0x88
 800953e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009542:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1SetCallback(hhrtim, TimerIdx);
 8009544:	6839      	ldr	r1, [r7, #0]
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f7ff fa7e 	bl	8008a48 <HAL_HRTIM_Output1SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 reset event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST1) != (uint32_t)RESET)
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009552:	2b00      	cmp	r3, #0
 8009554:	d011      	beq.n	800957a <HRTIM_Timer_ISR+0x1ea>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_RST1) != (uint32_t)RESET)
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800955c:	2b00      	cmp	r3, #0
 800955e:	d00c      	beq.n	800957a <HRTIM_Timer_ISR+0x1ea>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST1);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681a      	ldr	r2, [r3, #0]
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	01db      	lsls	r3, r3, #7
 8009568:	4413      	add	r3, r2
 800956a:	3388      	adds	r3, #136	; 0x88
 800956c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009570:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1ResetCallback(hhrtim, TimerIdx);
 8009572:	6839      	ldr	r1, [r7, #0]
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f7ff fa72 	bl	8008a5e <HAL_HRTIM_Output1ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 set event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET2) != (uint32_t)RESET)
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009580:	2b00      	cmp	r3, #0
 8009582:	d011      	beq.n	80095a8 <HRTIM_Timer_ISR+0x218>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_SET2) != (uint32_t)RESET)
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800958a:	2b00      	cmp	r3, #0
 800958c:	d00c      	beq.n	80095a8 <HRTIM_Timer_ISR+0x218>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET2);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681a      	ldr	r2, [r3, #0]
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	01db      	lsls	r3, r3, #7
 8009596:	4413      	add	r3, r2
 8009598:	3388      	adds	r3, #136	; 0x88
 800959a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800959e:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2SetCallback(hhrtim, TimerIdx);
 80095a0:	6839      	ldr	r1, [r7, #0]
 80095a2:	6878      	ldr	r0, [r7, #4]
 80095a4:	f7ff fa66 	bl	8008a74 <HAL_HRTIM_Output2SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 reset event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST2) != (uint32_t)RESET)
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d011      	beq.n	80095d6 <HRTIM_Timer_ISR+0x246>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_RST2) != (uint32_t)RESET)
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d00c      	beq.n	80095d6 <HRTIM_Timer_ISR+0x246>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST2);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681a      	ldr	r2, [r3, #0]
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	01db      	lsls	r3, r3, #7
 80095c4:	4413      	add	r3, r2
 80095c6:	3388      	adds	r3, #136	; 0x88
 80095c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80095cc:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2ResetCallback(hhrtim, TimerIdx);
 80095ce:	6839      	ldr	r1, [r7, #0]
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f7ff fa5a 	bl	8008a8a <HAL_HRTIM_Output2ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer reset event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST) != (uint32_t)RESET)
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d011      	beq.n	8009604 <HRTIM_Timer_ISR+0x274>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_RST) != (uint32_t)RESET)
 80095e0:	68bb      	ldr	r3, [r7, #8]
 80095e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d00c      	beq.n	8009604 <HRTIM_Timer_ISR+0x274>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681a      	ldr	r2, [r3, #0]
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	01db      	lsls	r3, r3, #7
 80095f2:	4413      	add	r3, r2
 80095f4:	3388      	adds	r3, #136	; 0x88
 80095f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80095fa:	601a      	str	r2, [r3, #0]

      /* Invoke timer reset callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->CounterResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_CounterResetCallback(hhrtim, TimerIdx);
 80095fc:	6839      	ldr	r1, [r7, #0]
 80095fe:	6878      	ldr	r0, [r7, #4]
 8009600:	f7ff fa17 	bl	8008a32 <HAL_HRTIM_CounterResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Delayed protection event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_DLYPRT) != (uint32_t)RESET)
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800960a:	2b00      	cmp	r3, #0
 800960c:	d011      	beq.n	8009632 <HRTIM_Timer_ISR+0x2a2>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_DLYPRT) != (uint32_t)RESET)
 800960e:	68bb      	ldr	r3, [r7, #8]
 8009610:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009614:	2b00      	cmp	r3, #0
 8009616:	d00c      	beq.n	8009632 <HRTIM_Timer_ISR+0x2a2>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_DLYPRT);
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681a      	ldr	r2, [r3, #0]
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	01db      	lsls	r3, r3, #7
 8009620:	4413      	add	r3, r2
 8009622:	3388      	adds	r3, #136	; 0x88
 8009624:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009628:	601a      	str	r2, [r3, #0]

      /* Invoke delayed protection callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DelayedProtectionCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_DelayedProtectionCallback(hhrtim, TimerIdx);
 800962a:	6839      	ldr	r1, [r7, #0]
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f7ff f9f5 	bl	8008a1c <HAL_HRTIM_DelayedProtectionCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8009632:	bf00      	nop
 8009634:	3710      	adds	r7, #16
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}
	...

0800963c <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b084      	sub	sp, #16
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d101      	bne.n	800964e <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 800964a:	2301      	movs	r3, #1
 800964c:	e097      	b.n	800977e <HAL_LPTIM_Init+0x142>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800965a:	b2db      	uxtb	r3, r3
 800965c:	2b00      	cmp	r3, #0
 800965e:	d106      	bne.n	800966e <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2200      	movs	r2, #0
 8009664:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f7fa f833 	bl	80036d4 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2202      	movs	r2, #2
 8009672:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	68db      	ldr	r3, [r3, #12]
 800967c:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	685b      	ldr	r3, [r3, #4]
 8009682:	2b01      	cmp	r3, #1
 8009684:	d004      	beq.n	8009690 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800968a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800968e:	d103      	bne.n	8009698 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	f023 031e 	bic.w	r3, r3, #30
 8009696:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	695b      	ldr	r3, [r3, #20]
 800969c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d003      	beq.n	80096ac <HAL_LPTIM_Init+0x70>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80096a4:	68fa      	ldr	r2, [r7, #12]
 80096a6:	4b38      	ldr	r3, [pc, #224]	; (8009788 <HAL_LPTIM_Init+0x14c>)
 80096a8:	4013      	ands	r3, r2
 80096aa:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80096ac:	68fa      	ldr	r2, [r7, #12]
 80096ae:	4b37      	ldr	r3, [pc, #220]	; (800978c <HAL_LPTIM_Init+0x150>)
 80096b0:	4013      	ands	r3, r2
 80096b2:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80096bc:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 80096c2:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 80096c8:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 80096ce:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80096d0:	68fa      	ldr	r2, [r7, #12]
 80096d2:	4313      	orrs	r3, r2
 80096d4:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d107      	bne.n	80096ee <HAL_LPTIM_Init+0xb2>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80096e6:	4313      	orrs	r3, r2
 80096e8:	68fa      	ldr	r2, [r7, #12]
 80096ea:	4313      	orrs	r3, r2
 80096ec:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	685b      	ldr	r3, [r3, #4]
 80096f2:	2b01      	cmp	r3, #1
 80096f4:	d004      	beq.n	8009700 <HAL_LPTIM_Init+0xc4>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096fa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80096fe:	d107      	bne.n	8009710 <HAL_LPTIM_Init+0xd4>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8009708:	4313      	orrs	r3, r2
 800970a:	68fa      	ldr	r2, [r7, #12]
 800970c:	4313      	orrs	r3, r2
 800970e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	695b      	ldr	r3, [r3, #20]
 8009714:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009718:	4293      	cmp	r3, r2
 800971a:	d00a      	beq.n	8009732 <HAL_LPTIM_Init+0xf6>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8009724:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 800972a:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800972c:	68fa      	ldr	r2, [r7, #12]
 800972e:	4313      	orrs	r3, r2
 8009730:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	68fa      	ldr	r2, [r7, #12]
 8009738:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	4a14      	ldr	r2, [pc, #80]	; (8009790 <HAL_LPTIM_Init+0x154>)
 8009740:	4293      	cmp	r3, r2
 8009742:	d004      	beq.n	800974e <HAL_LPTIM_Init+0x112>
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4a12      	ldr	r2, [pc, #72]	; (8009794 <HAL_LPTIM_Init+0x158>)
 800974a:	4293      	cmp	r3, r2
 800974c:	d108      	bne.n	8009760 <HAL_LPTIM_Init+0x124>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	430a      	orrs	r2, r1
 800975c:	625a      	str	r2, [r3, #36]	; 0x24
 800975e:	e009      	b.n	8009774 <HAL_LPTIM_Init+0x138>
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	4a0c      	ldr	r2, [pc, #48]	; (8009798 <HAL_LPTIM_Init+0x15c>)
 8009766:	4293      	cmp	r3, r2
 8009768:	d104      	bne.n	8009774 <HAL_LPTIM_Init+0x138>
    {
      /* Check LPTIM3 Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM3 Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	687a      	ldr	r2, [r7, #4]
 8009770:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009772:	625a      	str	r2, [r3, #36]	; 0x24
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2201      	movs	r2, #1
 8009778:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 800977c:	2300      	movs	r3, #0
}
 800977e:	4618      	mov	r0, r3
 8009780:	3710      	adds	r7, #16
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}
 8009786:	bf00      	nop
 8009788:	ffff1f3f 	.word	0xffff1f3f
 800978c:	ff19f1fe 	.word	0xff19f1fe
 8009790:	40002400 	.word	0x40002400
 8009794:	58002400 	.word	0x58002400
 8009798:	58002800 	.word	0x58002800

0800979c <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b082      	sub	sp, #8
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
 80097a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2202      	movs	r2, #2
 80097aa:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	685b      	ldr	r3, [r3, #4]
 80097b2:	2b01      	cmp	r3, #1
 80097b4:	d00c      	beq.n	80097d0 <HAL_LPTIM_Counter_Start_IT+0x34>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097ba:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80097be:	d107      	bne.n	80097d0 <HAL_LPTIM_Counter_Start_IT+0x34>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	68da      	ldr	r2, [r3, #12]
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f422 6260 	bic.w	r2, r2, #3584	; 0xe00
 80097ce:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	691a      	ldr	r2, [r3, #16]
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	f042 0201 	orr.w	r2, r2, #1
 80097de:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	2210      	movs	r2, #16
 80097e6:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	683a      	ldr	r2, [r7, #0]
 80097ee:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80097f0:	2110      	movs	r1, #16
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f000 f91e 	bl	8009a34 <LPTIM_WaitForFlag>
 80097f8:	4603      	mov	r3, r0
 80097fa:	2b03      	cmp	r3, #3
 80097fc:	d101      	bne.n	8009802 <HAL_LPTIM_Counter_Start_IT+0x66>
  {
    return HAL_TIMEOUT;
 80097fe:	2303      	movs	r3, #3
 8009800:	e02f      	b.n	8009862 <HAL_LPTIM_Counter_Start_IT+0xc6>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8009802:	6878      	ldr	r0, [r7, #4]
 8009804:	f000 f946 	bl	8009a94 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	f000 f905 	bl	8009a18 <HAL_LPTIM_GetState>
 800980e:	4603      	mov	r3, r0
 8009810:	2b03      	cmp	r3, #3
 8009812:	d101      	bne.n	8009818 <HAL_LPTIM_Counter_Start_IT+0x7c>
  {
    return HAL_TIMEOUT;
 8009814:	2303      	movs	r3, #3
 8009816:	e024      	b.n	8009862 <HAL_LPTIM_Counter_Start_IT+0xc6>
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	689a      	ldr	r2, [r3, #8]
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f042 0210 	orr.w	r2, r2, #16
 8009826:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	689a      	ldr	r2, [r3, #8]
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f042 0202 	orr.w	r2, r2, #2
 8009836:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	691a      	ldr	r2, [r3, #16]
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f042 0201 	orr.w	r2, r2, #1
 8009846:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	691a      	ldr	r2, [r3, #16]
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	f042 0204 	orr.w	r2, r2, #4
 8009856:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2201      	movs	r2, #1
 800985c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 8009860:	2300      	movs	r3, #0
}
 8009862:	4618      	mov	r0, r3
 8009864:	3708      	adds	r7, #8
 8009866:	46bd      	mov	sp, r7
 8009868:	bd80      	pop	{r7, pc}

0800986a <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 800986a:	b580      	push	{r7, lr}
 800986c:	b082      	sub	sp, #8
 800986e:	af00      	add	r7, sp, #0
 8009870:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f003 0301 	and.w	r3, r3, #1
 800987c:	2b01      	cmp	r3, #1
 800987e:	d10d      	bne.n	800989c <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	689b      	ldr	r3, [r3, #8]
 8009886:	f003 0301 	and.w	r3, r3, #1
 800988a:	2b01      	cmp	r3, #1
 800988c:	d106      	bne.n	800989c <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	2201      	movs	r2, #1
 8009894:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8009896:	6878      	ldr	r0, [r7, #4]
 8009898:	f000 f882 	bl	80099a0 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f003 0302 	and.w	r3, r3, #2
 80098a6:	2b02      	cmp	r3, #2
 80098a8:	d10d      	bne.n	80098c6 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	689b      	ldr	r3, [r3, #8]
 80098b0:	f003 0302 	and.w	r3, r3, #2
 80098b4:	2b02      	cmp	r3, #2
 80098b6:	d106      	bne.n	80098c6 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	2202      	movs	r2, #2
 80098be:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f7fa f9fd 	bl	8003cc0 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f003 0304 	and.w	r3, r3, #4
 80098d0:	2b04      	cmp	r3, #4
 80098d2:	d10d      	bne.n	80098f0 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	689b      	ldr	r3, [r3, #8]
 80098da:	f003 0304 	and.w	r3, r3, #4
 80098de:	2b04      	cmp	r3, #4
 80098e0:	d106      	bne.n	80098f0 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	2204      	movs	r2, #4
 80098e8:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	f000 f862 	bl	80099b4 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	f003 0308 	and.w	r3, r3, #8
 80098fa:	2b08      	cmp	r3, #8
 80098fc:	d10d      	bne.n	800991a <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	689b      	ldr	r3, [r3, #8]
 8009904:	f003 0308 	and.w	r3, r3, #8
 8009908:	2b08      	cmp	r3, #8
 800990a:	d106      	bne.n	800991a <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	2208      	movs	r2, #8
 8009912:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8009914:	6878      	ldr	r0, [r7, #4]
 8009916:	f000 f857 	bl	80099c8 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	f003 0310 	and.w	r3, r3, #16
 8009924:	2b10      	cmp	r3, #16
 8009926:	d10d      	bne.n	8009944 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	689b      	ldr	r3, [r3, #8]
 800992e:	f003 0310 	and.w	r3, r3, #16
 8009932:	2b10      	cmp	r3, #16
 8009934:	d106      	bne.n	8009944 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	2210      	movs	r2, #16
 800993c:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 800993e:	6878      	ldr	r0, [r7, #4]
 8009940:	f000 f84c 	bl	80099dc <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f003 0320 	and.w	r3, r3, #32
 800994e:	2b20      	cmp	r3, #32
 8009950:	d10d      	bne.n	800996e <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	689b      	ldr	r3, [r3, #8]
 8009958:	f003 0320 	and.w	r3, r3, #32
 800995c:	2b20      	cmp	r3, #32
 800995e:	d106      	bne.n	800996e <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	2220      	movs	r2, #32
 8009966:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8009968:	6878      	ldr	r0, [r7, #4]
 800996a:	f000 f841 	bl	80099f0 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009978:	2b40      	cmp	r3, #64	; 0x40
 800997a:	d10d      	bne.n	8009998 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	689b      	ldr	r3, [r3, #8]
 8009982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009986:	2b40      	cmp	r3, #64	; 0x40
 8009988:	d106      	bne.n	8009998 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	2240      	movs	r2, #64	; 0x40
 8009990:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 f836 	bl	8009a04 <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8009998:	bf00      	nop
 800999a:	3708      	adds	r7, #8
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}

080099a0 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80099a0:	b480      	push	{r7}
 80099a2:	b083      	sub	sp, #12
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 80099a8:	bf00      	nop
 80099aa:	370c      	adds	r7, #12
 80099ac:	46bd      	mov	sp, r7
 80099ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b2:	4770      	bx	lr

080099b4 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 80099b4:	b480      	push	{r7}
 80099b6:	b083      	sub	sp, #12
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 80099bc:	bf00      	nop
 80099be:	370c      	adds	r7, #12
 80099c0:	46bd      	mov	sp, r7
 80099c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c6:	4770      	bx	lr

080099c8 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80099c8:	b480      	push	{r7}
 80099ca:	b083      	sub	sp, #12
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 80099d0:	bf00      	nop
 80099d2:	370c      	adds	r7, #12
 80099d4:	46bd      	mov	sp, r7
 80099d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099da:	4770      	bx	lr

080099dc <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80099dc:	b480      	push	{r7}
 80099de:	b083      	sub	sp, #12
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 80099e4:	bf00      	nop
 80099e6:	370c      	adds	r7, #12
 80099e8:	46bd      	mov	sp, r7
 80099ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ee:	4770      	bx	lr

080099f0 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 80099f0:	b480      	push	{r7}
 80099f2:	b083      	sub	sp, #12
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 80099f8:	bf00      	nop
 80099fa:	370c      	adds	r7, #12
 80099fc:	46bd      	mov	sp, r7
 80099fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a02:	4770      	bx	lr

08009a04 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009a04:	b480      	push	{r7}
 8009a06:	b083      	sub	sp, #12
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8009a0c:	bf00      	nop
 8009a0e:	370c      	adds	r7, #12
 8009a10:	46bd      	mov	sp, r7
 8009a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a16:	4770      	bx	lr

08009a18 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim)
{
 8009a18:	b480      	push	{r7}
 8009a1a:	b083      	sub	sp, #12
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8009a26:	b2db      	uxtb	r3, r3
}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	370c      	adds	r7, #12
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a32:	4770      	bx	lr

08009a34 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8009a34:	b480      	push	{r7}
 8009a36:	b085      	sub	sp, #20
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
 8009a3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8009a42:	4b12      	ldr	r3, [pc, #72]	; (8009a8c <LPTIM_WaitForFlag+0x58>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	4a12      	ldr	r2, [pc, #72]	; (8009a90 <LPTIM_WaitForFlag+0x5c>)
 8009a48:	fba2 2303 	umull	r2, r3, r2, r3
 8009a4c:	0b9b      	lsrs	r3, r3, #14
 8009a4e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009a52:	fb02 f303 	mul.w	r3, r2, r3
 8009a56:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8009a58:	68bb      	ldr	r3, [r7, #8]
 8009a5a:	3b01      	subs	r3, #1
 8009a5c:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d101      	bne.n	8009a68 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8009a64:	2303      	movs	r3, #3
 8009a66:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	681a      	ldr	r2, [r3, #0]
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	4013      	ands	r3, r2
 8009a72:	683a      	ldr	r2, [r7, #0]
 8009a74:	429a      	cmp	r2, r3
 8009a76:	d002      	beq.n	8009a7e <LPTIM_WaitForFlag+0x4a>
 8009a78:	68bb      	ldr	r3, [r7, #8]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d1ec      	bne.n	8009a58 <LPTIM_WaitForFlag+0x24>

  return result;
 8009a7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a80:	4618      	mov	r0, r3
 8009a82:	3714      	adds	r7, #20
 8009a84:	46bd      	mov	sp, r7
 8009a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8a:	4770      	bx	lr
 8009a8c:	2000000c 	.word	0x2000000c
 8009a90:	d1b71759 	.word	0xd1b71759

08009a94 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b08c      	sub	sp, #48	; 0x30
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009aa0:	f3ef 8310 	mrs	r3, PRIMASK
 8009aa4:	60fb      	str	r3, [r7, #12]
  return(result);
 8009aa6:	68fb      	ldr	r3, [r7, #12]
  uint32_t tmpARR;
  uint32_t primask_bit;
  uint32_t tmpCFGR2;

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8009aa8:	62bb      	str	r3, [r7, #40]	; 0x28
 8009aaa:	2301      	movs	r3, #1
 8009aac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	f383 8810 	msr	PRIMASK, r3
}
 8009ab4:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4a81      	ldr	r2, [pc, #516]	; (8009cc0 <LPTIM_Disable+0x22c>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d02d      	beq.n	8009b1c <LPTIM_Disable+0x88>
 8009ac0:	4a7f      	ldr	r2, [pc, #508]	; (8009cc0 <LPTIM_Disable+0x22c>)
 8009ac2:	4293      	cmp	r3, r2
 8009ac4:	d830      	bhi.n	8009b28 <LPTIM_Disable+0x94>
 8009ac6:	4a7f      	ldr	r2, [pc, #508]	; (8009cc4 <LPTIM_Disable+0x230>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d021      	beq.n	8009b10 <LPTIM_Disable+0x7c>
 8009acc:	4a7d      	ldr	r2, [pc, #500]	; (8009cc4 <LPTIM_Disable+0x230>)
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d82a      	bhi.n	8009b28 <LPTIM_Disable+0x94>
 8009ad2:	4a7d      	ldr	r2, [pc, #500]	; (8009cc8 <LPTIM_Disable+0x234>)
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d015      	beq.n	8009b04 <LPTIM_Disable+0x70>
 8009ad8:	4a7b      	ldr	r2, [pc, #492]	; (8009cc8 <LPTIM_Disable+0x234>)
 8009ada:	4293      	cmp	r3, r2
 8009adc:	d824      	bhi.n	8009b28 <LPTIM_Disable+0x94>
 8009ade:	4a7b      	ldr	r2, [pc, #492]	; (8009ccc <LPTIM_Disable+0x238>)
 8009ae0:	4293      	cmp	r3, r2
 8009ae2:	d003      	beq.n	8009aec <LPTIM_Disable+0x58>
 8009ae4:	4a7a      	ldr	r2, [pc, #488]	; (8009cd0 <LPTIM_Disable+0x23c>)
 8009ae6:	4293      	cmp	r3, r2
 8009ae8:	d006      	beq.n	8009af8 <LPTIM_Disable+0x64>
    case LPTIM5_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM5_SOURCE();
      break;
#endif /* LPTIM5 */
    default:
      break;
 8009aea:	e01d      	b.n	8009b28 <LPTIM_Disable+0x94>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8009aec:	4b79      	ldr	r3, [pc, #484]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009aee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009af0:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8009af4:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8009af6:	e018      	b.n	8009b2a <LPTIM_Disable+0x96>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 8009af8:	4b76      	ldr	r3, [pc, #472]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009afa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009afc:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8009b00:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8009b02:	e012      	b.n	8009b2a <LPTIM_Disable+0x96>
      tmpclksource = __HAL_RCC_GET_LPTIM3_SOURCE();
 8009b04:	4b73      	ldr	r3, [pc, #460]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009b06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b08:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8009b0e:	e00c      	b.n	8009b2a <LPTIM_Disable+0x96>
      tmpclksource = __HAL_RCC_GET_LPTIM4_SOURCE();
 8009b10:	4b70      	ldr	r3, [pc, #448]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009b12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b14:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009b18:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8009b1a:	e006      	b.n	8009b2a <LPTIM_Disable+0x96>
      tmpclksource = __HAL_RCC_GET_LPTIM5_SOURCE();
 8009b1c:	4b6d      	ldr	r3, [pc, #436]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009b1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b20:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009b24:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8009b26:	e000      	b.n	8009b2a <LPTIM_Disable+0x96>
      break;
 8009b28:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	689b      	ldr	r3, [r3, #8]
 8009b30:	627b      	str	r3, [r7, #36]	; 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	68db      	ldr	r3, [r3, #12]
 8009b38:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	695b      	ldr	r3, [r3, #20]
 8009b40:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	699b      	ldr	r3, [r3, #24]
 8009b48:	61bb      	str	r3, [r7, #24]
  tmpCFGR2 = hlptim->Instance->CFGR2;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b50:	617b      	str	r3, [r7, #20]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	4a5a      	ldr	r2, [pc, #360]	; (8009cc0 <LPTIM_Disable+0x22c>)
 8009b58:	4293      	cmp	r3, r2
 8009b5a:	d059      	beq.n	8009c10 <LPTIM_Disable+0x17c>
 8009b5c:	4a58      	ldr	r2, [pc, #352]	; (8009cc0 <LPTIM_Disable+0x22c>)
 8009b5e:	4293      	cmp	r3, r2
 8009b60:	d867      	bhi.n	8009c32 <LPTIM_Disable+0x19e>
 8009b62:	4a58      	ldr	r2, [pc, #352]	; (8009cc4 <LPTIM_Disable+0x230>)
 8009b64:	4293      	cmp	r3, r2
 8009b66:	d042      	beq.n	8009bee <LPTIM_Disable+0x15a>
 8009b68:	4a56      	ldr	r2, [pc, #344]	; (8009cc4 <LPTIM_Disable+0x230>)
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	d861      	bhi.n	8009c32 <LPTIM_Disable+0x19e>
 8009b6e:	4a56      	ldr	r2, [pc, #344]	; (8009cc8 <LPTIM_Disable+0x234>)
 8009b70:	4293      	cmp	r3, r2
 8009b72:	d02b      	beq.n	8009bcc <LPTIM_Disable+0x138>
 8009b74:	4a54      	ldr	r2, [pc, #336]	; (8009cc8 <LPTIM_Disable+0x234>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d85b      	bhi.n	8009c32 <LPTIM_Disable+0x19e>
 8009b7a:	4a54      	ldr	r2, [pc, #336]	; (8009ccc <LPTIM_Disable+0x238>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d003      	beq.n	8009b88 <LPTIM_Disable+0xf4>
 8009b80:	4a53      	ldr	r2, [pc, #332]	; (8009cd0 <LPTIM_Disable+0x23c>)
 8009b82:	4293      	cmp	r3, r2
 8009b84:	d011      	beq.n	8009baa <LPTIM_Disable+0x116>
      __HAL_RCC_LPTIM5_FORCE_RESET();
      __HAL_RCC_LPTIM5_RELEASE_RESET();
      break;
#endif /* LPTIM5 */
    default:
      break;
 8009b86:	e054      	b.n	8009c32 <LPTIM_Disable+0x19e>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8009b88:	4b52      	ldr	r3, [pc, #328]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b8e:	4a51      	ldr	r2, [pc, #324]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009b90:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009b94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8009b98:	4b4e      	ldr	r3, [pc, #312]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b9e:	4a4d      	ldr	r2, [pc, #308]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009ba0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009ba4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      break;
 8009ba8:	e044      	b.n	8009c34 <LPTIM_Disable+0x1a0>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8009baa:	4b4a      	ldr	r3, [pc, #296]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009bac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009bb0:	4a48      	ldr	r2, [pc, #288]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009bb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009bb6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8009bba:	4b46      	ldr	r3, [pc, #280]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009bbc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009bc0:	4a44      	ldr	r2, [pc, #272]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009bc2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009bc6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      break;
 8009bca:	e033      	b.n	8009c34 <LPTIM_Disable+0x1a0>
      __HAL_RCC_LPTIM3_FORCE_RESET();
 8009bcc:	4b41      	ldr	r3, [pc, #260]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009bce:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009bd2:	4a40      	ldr	r2, [pc, #256]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009bd4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009bd8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      __HAL_RCC_LPTIM3_RELEASE_RESET();
 8009bdc:	4b3d      	ldr	r3, [pc, #244]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009bde:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009be2:	4a3c      	ldr	r2, [pc, #240]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009be4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009be8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      break;
 8009bec:	e022      	b.n	8009c34 <LPTIM_Disable+0x1a0>
      __HAL_RCC_LPTIM4_FORCE_RESET();
 8009bee:	4b39      	ldr	r3, [pc, #228]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009bf0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009bf4:	4a37      	ldr	r2, [pc, #220]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009bf6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009bfa:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      __HAL_RCC_LPTIM4_RELEASE_RESET();
 8009bfe:	4b35      	ldr	r3, [pc, #212]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009c00:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009c04:	4a33      	ldr	r2, [pc, #204]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009c06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009c0a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      break;
 8009c0e:	e011      	b.n	8009c34 <LPTIM_Disable+0x1a0>
      __HAL_RCC_LPTIM5_FORCE_RESET();
 8009c10:	4b30      	ldr	r3, [pc, #192]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009c12:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009c16:	4a2f      	ldr	r2, [pc, #188]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009c18:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009c1c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      __HAL_RCC_LPTIM5_RELEASE_RESET();
 8009c20:	4b2c      	ldr	r3, [pc, #176]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009c22:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009c26:	4a2b      	ldr	r2, [pc, #172]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009c28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009c2c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      break;
 8009c30:	e000      	b.n	8009c34 <LPTIM_Disable+0x1a0>
      break;
 8009c32:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8009c34:	69fb      	ldr	r3, [r7, #28]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d103      	bne.n	8009c42 <LPTIM_Disable+0x1ae>
 8009c3a:	69bb      	ldr	r3, [r7, #24]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	f000 80d1 	beq.w	8009de4 <LPTIM_Disable+0x350>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	4a1e      	ldr	r2, [pc, #120]	; (8009cc0 <LPTIM_Disable+0x22c>)
 8009c48:	4293      	cmp	r3, r2
 8009c4a:	d031      	beq.n	8009cb0 <LPTIM_Disable+0x21c>
 8009c4c:	4a1c      	ldr	r2, [pc, #112]	; (8009cc0 <LPTIM_Disable+0x22c>)
 8009c4e:	4293      	cmp	r3, r2
 8009c50:	d842      	bhi.n	8009cd8 <LPTIM_Disable+0x244>
 8009c52:	4a1c      	ldr	r2, [pc, #112]	; (8009cc4 <LPTIM_Disable+0x230>)
 8009c54:	4293      	cmp	r3, r2
 8009c56:	d024      	beq.n	8009ca2 <LPTIM_Disable+0x20e>
 8009c58:	4a1a      	ldr	r2, [pc, #104]	; (8009cc4 <LPTIM_Disable+0x230>)
 8009c5a:	4293      	cmp	r3, r2
 8009c5c:	d83c      	bhi.n	8009cd8 <LPTIM_Disable+0x244>
 8009c5e:	4a1a      	ldr	r2, [pc, #104]	; (8009cc8 <LPTIM_Disable+0x234>)
 8009c60:	4293      	cmp	r3, r2
 8009c62:	d017      	beq.n	8009c94 <LPTIM_Disable+0x200>
 8009c64:	4a18      	ldr	r2, [pc, #96]	; (8009cc8 <LPTIM_Disable+0x234>)
 8009c66:	4293      	cmp	r3, r2
 8009c68:	d836      	bhi.n	8009cd8 <LPTIM_Disable+0x244>
 8009c6a:	4a18      	ldr	r2, [pc, #96]	; (8009ccc <LPTIM_Disable+0x238>)
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d003      	beq.n	8009c78 <LPTIM_Disable+0x1e4>
 8009c70:	4a17      	ldr	r2, [pc, #92]	; (8009cd0 <LPTIM_Disable+0x23c>)
 8009c72:	4293      	cmp	r3, r2
 8009c74:	d007      	beq.n	8009c86 <LPTIM_Disable+0x1f2>
      case LPTIM5_BASE:
        __HAL_RCC_LPTIM5_CONFIG(RCC_LPTIM5CLKSOURCE_D3PCLK1);
        break;
#endif /* LPTIM5 */
      default:
        break;
 8009c76:	e02f      	b.n	8009cd8 <LPTIM_Disable+0x244>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_D2PCLK1);
 8009c78:	4b16      	ldr	r3, [pc, #88]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009c7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c7c:	4a15      	ldr	r2, [pc, #84]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009c7e:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8009c82:	6553      	str	r3, [r2, #84]	; 0x54
        break;
 8009c84:	e029      	b.n	8009cda <LPTIM_Disable+0x246>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_D3PCLK1);
 8009c86:	4b13      	ldr	r3, [pc, #76]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c8a:	4a12      	ldr	r2, [pc, #72]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009c8c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8009c90:	6593      	str	r3, [r2, #88]	; 0x58
        break;
 8009c92:	e022      	b.n	8009cda <LPTIM_Disable+0x246>
        __HAL_RCC_LPTIM3_CONFIG(RCC_LPTIM3CLKSOURCE_D3PCLK1);
 8009c94:	4b0f      	ldr	r3, [pc, #60]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009c96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c98:	4a0e      	ldr	r2, [pc, #56]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009c9a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8009c9e:	6593      	str	r3, [r2, #88]	; 0x58
        break;
 8009ca0:	e01b      	b.n	8009cda <LPTIM_Disable+0x246>
        __HAL_RCC_LPTIM4_CONFIG(RCC_LPTIM4CLKSOURCE_D3PCLK1);
 8009ca2:	4b0c      	ldr	r3, [pc, #48]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009ca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ca6:	4a0b      	ldr	r2, [pc, #44]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009ca8:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8009cac:	6593      	str	r3, [r2, #88]	; 0x58
        break;
 8009cae:	e014      	b.n	8009cda <LPTIM_Disable+0x246>
        __HAL_RCC_LPTIM5_CONFIG(RCC_LPTIM5CLKSOURCE_D3PCLK1);
 8009cb0:	4b08      	ldr	r3, [pc, #32]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009cb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cb4:	4a07      	ldr	r2, [pc, #28]	; (8009cd4 <LPTIM_Disable+0x240>)
 8009cb6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8009cba:	6593      	str	r3, [r2, #88]	; 0x58
        break;
 8009cbc:	e00d      	b.n	8009cda <LPTIM_Disable+0x246>
 8009cbe:	bf00      	nop
 8009cc0:	58003000 	.word	0x58003000
 8009cc4:	58002c00 	.word	0x58002c00
 8009cc8:	58002800 	.word	0x58002800
 8009ccc:	40002400 	.word	0x40002400
 8009cd0:	58002400 	.word	0x58002400
 8009cd4:	58024400 	.word	0x58024400
        break;
 8009cd8:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 8009cda:	69fb      	ldr	r3, [r7, #28]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d01a      	beq.n	8009d16 <LPTIM_Disable+0x282>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	691a      	ldr	r2, [r3, #16]
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	f042 0201 	orr.w	r2, r2, #1
 8009cee:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	69fa      	ldr	r2, [r7, #28]
 8009cf6:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8009cf8:	2108      	movs	r1, #8
 8009cfa:	6878      	ldr	r0, [r7, #4]
 8009cfc:	f7ff fe9a 	bl	8009a34 <LPTIM_WaitForFlag>
 8009d00:	4603      	mov	r3, r0
 8009d02:	2b03      	cmp	r3, #3
 8009d04:	d103      	bne.n	8009d0e <LPTIM_Disable+0x27a>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2203      	movs	r2, #3
 8009d0a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	2208      	movs	r2, #8
 8009d14:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8009d16:	69bb      	ldr	r3, [r7, #24]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d01a      	beq.n	8009d52 <LPTIM_Disable+0x2be>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	691a      	ldr	r2, [r3, #16]
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f042 0201 	orr.w	r2, r2, #1
 8009d2a:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	69ba      	ldr	r2, [r7, #24]
 8009d32:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8009d34:	2110      	movs	r1, #16
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f7ff fe7c 	bl	8009a34 <LPTIM_WaitForFlag>
 8009d3c:	4603      	mov	r3, r0
 8009d3e:	2b03      	cmp	r3, #3
 8009d40:	d103      	bne.n	8009d4a <LPTIM_Disable+0x2b6>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2203      	movs	r2, #3
 8009d46:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	2210      	movs	r2, #16
 8009d50:	605a      	str	r2, [r3, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	4a32      	ldr	r2, [pc, #200]	; (8009e20 <LPTIM_Disable+0x38c>)
 8009d58:	4293      	cmp	r3, r2
 8009d5a:	d039      	beq.n	8009dd0 <LPTIM_Disable+0x33c>
 8009d5c:	4a30      	ldr	r2, [pc, #192]	; (8009e20 <LPTIM_Disable+0x38c>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d83f      	bhi.n	8009de2 <LPTIM_Disable+0x34e>
 8009d62:	4a30      	ldr	r2, [pc, #192]	; (8009e24 <LPTIM_Disable+0x390>)
 8009d64:	4293      	cmp	r3, r2
 8009d66:	d02a      	beq.n	8009dbe <LPTIM_Disable+0x32a>
 8009d68:	4a2e      	ldr	r2, [pc, #184]	; (8009e24 <LPTIM_Disable+0x390>)
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	d839      	bhi.n	8009de2 <LPTIM_Disable+0x34e>
 8009d6e:	4a2e      	ldr	r2, [pc, #184]	; (8009e28 <LPTIM_Disable+0x394>)
 8009d70:	4293      	cmp	r3, r2
 8009d72:	d01b      	beq.n	8009dac <LPTIM_Disable+0x318>
 8009d74:	4a2c      	ldr	r2, [pc, #176]	; (8009e28 <LPTIM_Disable+0x394>)
 8009d76:	4293      	cmp	r3, r2
 8009d78:	d833      	bhi.n	8009de2 <LPTIM_Disable+0x34e>
 8009d7a:	4a2c      	ldr	r2, [pc, #176]	; (8009e2c <LPTIM_Disable+0x398>)
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	d003      	beq.n	8009d88 <LPTIM_Disable+0x2f4>
 8009d80:	4a2b      	ldr	r2, [pc, #172]	; (8009e30 <LPTIM_Disable+0x39c>)
 8009d82:	4293      	cmp	r3, r2
 8009d84:	d009      	beq.n	8009d9a <LPTIM_Disable+0x306>
      case LPTIM5_BASE:
        __HAL_RCC_LPTIM5_CONFIG(tmpclksource);
        break;
#endif /* LPTIM5 */
      default:
        break;
 8009d86:	e02c      	b.n	8009de2 <LPTIM_Disable+0x34e>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8009d88:	4b2a      	ldr	r3, [pc, #168]	; (8009e34 <LPTIM_Disable+0x3a0>)
 8009d8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d8c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8009d90:	4928      	ldr	r1, [pc, #160]	; (8009e34 <LPTIM_Disable+0x3a0>)
 8009d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d94:	4313      	orrs	r3, r2
 8009d96:	654b      	str	r3, [r1, #84]	; 0x54
        break;
 8009d98:	e024      	b.n	8009de4 <LPTIM_Disable+0x350>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 8009d9a:	4b26      	ldr	r3, [pc, #152]	; (8009e34 <LPTIM_Disable+0x3a0>)
 8009d9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d9e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009da2:	4924      	ldr	r1, [pc, #144]	; (8009e34 <LPTIM_Disable+0x3a0>)
 8009da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009da6:	4313      	orrs	r3, r2
 8009da8:	658b      	str	r3, [r1, #88]	; 0x58
        break;
 8009daa:	e01b      	b.n	8009de4 <LPTIM_Disable+0x350>
        __HAL_RCC_LPTIM3_CONFIG(tmpclksource);
 8009dac:	4b21      	ldr	r3, [pc, #132]	; (8009e34 <LPTIM_Disable+0x3a0>)
 8009dae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009db0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009db4:	491f      	ldr	r1, [pc, #124]	; (8009e34 <LPTIM_Disable+0x3a0>)
 8009db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009db8:	4313      	orrs	r3, r2
 8009dba:	658b      	str	r3, [r1, #88]	; 0x58
        break;
 8009dbc:	e012      	b.n	8009de4 <LPTIM_Disable+0x350>
        __HAL_RCC_LPTIM4_CONFIG(tmpclksource);
 8009dbe:	4b1d      	ldr	r3, [pc, #116]	; (8009e34 <LPTIM_Disable+0x3a0>)
 8009dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009dc2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009dc6:	491b      	ldr	r1, [pc, #108]	; (8009e34 <LPTIM_Disable+0x3a0>)
 8009dc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dca:	4313      	orrs	r3, r2
 8009dcc:	658b      	str	r3, [r1, #88]	; 0x58
        break;
 8009dce:	e009      	b.n	8009de4 <LPTIM_Disable+0x350>
        __HAL_RCC_LPTIM5_CONFIG(tmpclksource);
 8009dd0:	4b18      	ldr	r3, [pc, #96]	; (8009e34 <LPTIM_Disable+0x3a0>)
 8009dd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009dd4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009dd8:	4916      	ldr	r1, [pc, #88]	; (8009e34 <LPTIM_Disable+0x3a0>)
 8009dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ddc:	4313      	orrs	r3, r2
 8009dde:	658b      	str	r3, [r1, #88]	; 0x58
        break;
 8009de0:	e000      	b.n	8009de4 <LPTIM_Disable+0x350>
        break;
 8009de2:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	691a      	ldr	r2, [r3, #16]
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f022 0201 	bic.w	r2, r2, #1
 8009df2:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009dfa:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	6a3a      	ldr	r2, [r7, #32]
 8009e02:	60da      	str	r2, [r3, #12]
  hlptim->Instance->CFGR2 = tmpCFGR2;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	697a      	ldr	r2, [r7, #20]
 8009e0a:	625a      	str	r2, [r3, #36]	; 0x24
 8009e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e0e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e10:	68bb      	ldr	r3, [r7, #8]
 8009e12:	f383 8810 	msr	PRIMASK, r3
}
 8009e16:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8009e18:	bf00      	nop
 8009e1a:	3730      	adds	r7, #48	; 0x30
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	bd80      	pop	{r7, pc}
 8009e20:	58003000 	.word	0x58003000
 8009e24:	58002c00 	.word	0x58002c00
 8009e28:	58002800 	.word	0x58002800
 8009e2c:	40002400 	.word	0x40002400
 8009e30:	58002400 	.word	0x58002400
 8009e34:	58024400 	.word	0x58024400

08009e38 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 8009e38:	b480      	push	{r7}
 8009e3a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 8009e3c:	4b05      	ldr	r3, [pc, #20]	; (8009e54 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	4a04      	ldr	r2, [pc, #16]	; (8009e54 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8009e42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e46:	6013      	str	r3, [r2, #0]
}
 8009e48:	bf00      	nop
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e50:	4770      	bx	lr
 8009e52:	bf00      	nop
 8009e54:	58024800 	.word	0x58024800

08009e58 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b084      	sub	sp, #16
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8009e60:	4b19      	ldr	r3, [pc, #100]	; (8009ec8 <HAL_PWREx_ConfigSupply+0x70>)
 8009e62:	68db      	ldr	r3, [r3, #12]
 8009e64:	f003 0304 	and.w	r3, r3, #4
 8009e68:	2b04      	cmp	r3, #4
 8009e6a:	d00a      	beq.n	8009e82 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8009e6c:	4b16      	ldr	r3, [pc, #88]	; (8009ec8 <HAL_PWREx_ConfigSupply+0x70>)
 8009e6e:	68db      	ldr	r3, [r3, #12]
 8009e70:	f003 0307 	and.w	r3, r3, #7
 8009e74:	687a      	ldr	r2, [r7, #4]
 8009e76:	429a      	cmp	r2, r3
 8009e78:	d001      	beq.n	8009e7e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	e01f      	b.n	8009ebe <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8009e7e:	2300      	movs	r3, #0
 8009e80:	e01d      	b.n	8009ebe <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8009e82:	4b11      	ldr	r3, [pc, #68]	; (8009ec8 <HAL_PWREx_ConfigSupply+0x70>)
 8009e84:	68db      	ldr	r3, [r3, #12]
 8009e86:	f023 0207 	bic.w	r2, r3, #7
 8009e8a:	490f      	ldr	r1, [pc, #60]	; (8009ec8 <HAL_PWREx_ConfigSupply+0x70>)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	4313      	orrs	r3, r2
 8009e90:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8009e92:	f7fa f9bf 	bl	8004214 <HAL_GetTick>
 8009e96:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009e98:	e009      	b.n	8009eae <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8009e9a:	f7fa f9bb 	bl	8004214 <HAL_GetTick>
 8009e9e:	4602      	mov	r2, r0
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	1ad3      	subs	r3, r2, r3
 8009ea4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009ea8:	d901      	bls.n	8009eae <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8009eaa:	2301      	movs	r3, #1
 8009eac:	e007      	b.n	8009ebe <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009eae:	4b06      	ldr	r3, [pc, #24]	; (8009ec8 <HAL_PWREx_ConfigSupply+0x70>)
 8009eb0:	685b      	ldr	r3, [r3, #4]
 8009eb2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009eb6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009eba:	d1ee      	bne.n	8009e9a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009ebc:	2300      	movs	r3, #0
}
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	3710      	adds	r7, #16
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	bd80      	pop	{r7, pc}
 8009ec6:	bf00      	nop
 8009ec8:	58024800 	.word	0x58024800

08009ecc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b08c      	sub	sp, #48	; 0x30
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d102      	bne.n	8009ee0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009eda:	2301      	movs	r3, #1
 8009edc:	f000 bc48 	b.w	800a770 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f003 0301 	and.w	r3, r3, #1
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	f000 8088 	beq.w	8009ffe <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009eee:	4b99      	ldr	r3, [pc, #612]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009ef0:	691b      	ldr	r3, [r3, #16]
 8009ef2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009ef8:	4b96      	ldr	r3, [pc, #600]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009efc:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f00:	2b10      	cmp	r3, #16
 8009f02:	d007      	beq.n	8009f14 <HAL_RCC_OscConfig+0x48>
 8009f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f06:	2b18      	cmp	r3, #24
 8009f08:	d111      	bne.n	8009f2e <HAL_RCC_OscConfig+0x62>
 8009f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f0c:	f003 0303 	and.w	r3, r3, #3
 8009f10:	2b02      	cmp	r3, #2
 8009f12:	d10c      	bne.n	8009f2e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009f14:	4b8f      	ldr	r3, [pc, #572]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d06d      	beq.n	8009ffc <HAL_RCC_OscConfig+0x130>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	685b      	ldr	r3, [r3, #4]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d169      	bne.n	8009ffc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8009f28:	2301      	movs	r3, #1
 8009f2a:	f000 bc21 	b.w	800a770 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	685b      	ldr	r3, [r3, #4]
 8009f32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f36:	d106      	bne.n	8009f46 <HAL_RCC_OscConfig+0x7a>
 8009f38:	4b86      	ldr	r3, [pc, #536]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	4a85      	ldr	r2, [pc, #532]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009f3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009f42:	6013      	str	r3, [r2, #0]
 8009f44:	e02e      	b.n	8009fa4 <HAL_RCC_OscConfig+0xd8>
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	685b      	ldr	r3, [r3, #4]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d10c      	bne.n	8009f68 <HAL_RCC_OscConfig+0x9c>
 8009f4e:	4b81      	ldr	r3, [pc, #516]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	4a80      	ldr	r2, [pc, #512]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009f54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009f58:	6013      	str	r3, [r2, #0]
 8009f5a:	4b7e      	ldr	r3, [pc, #504]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	4a7d      	ldr	r2, [pc, #500]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009f60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009f64:	6013      	str	r3, [r2, #0]
 8009f66:	e01d      	b.n	8009fa4 <HAL_RCC_OscConfig+0xd8>
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	685b      	ldr	r3, [r3, #4]
 8009f6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009f70:	d10c      	bne.n	8009f8c <HAL_RCC_OscConfig+0xc0>
 8009f72:	4b78      	ldr	r3, [pc, #480]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	4a77      	ldr	r2, [pc, #476]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009f78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009f7c:	6013      	str	r3, [r2, #0]
 8009f7e:	4b75      	ldr	r3, [pc, #468]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	4a74      	ldr	r2, [pc, #464]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009f84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009f88:	6013      	str	r3, [r2, #0]
 8009f8a:	e00b      	b.n	8009fa4 <HAL_RCC_OscConfig+0xd8>
 8009f8c:	4b71      	ldr	r3, [pc, #452]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	4a70      	ldr	r2, [pc, #448]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009f92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009f96:	6013      	str	r3, [r2, #0]
 8009f98:	4b6e      	ldr	r3, [pc, #440]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	4a6d      	ldr	r2, [pc, #436]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009f9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009fa2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	685b      	ldr	r3, [r3, #4]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d013      	beq.n	8009fd4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fac:	f7fa f932 	bl	8004214 <HAL_GetTick>
 8009fb0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009fb2:	e008      	b.n	8009fc6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009fb4:	f7fa f92e 	bl	8004214 <HAL_GetTick>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fbc:	1ad3      	subs	r3, r2, r3
 8009fbe:	2b64      	cmp	r3, #100	; 0x64
 8009fc0:	d901      	bls.n	8009fc6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009fc2:	2303      	movs	r3, #3
 8009fc4:	e3d4      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009fc6:	4b63      	ldr	r3, [pc, #396]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d0f0      	beq.n	8009fb4 <HAL_RCC_OscConfig+0xe8>
 8009fd2:	e014      	b.n	8009ffe <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fd4:	f7fa f91e 	bl	8004214 <HAL_GetTick>
 8009fd8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009fda:	e008      	b.n	8009fee <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009fdc:	f7fa f91a 	bl	8004214 <HAL_GetTick>
 8009fe0:	4602      	mov	r2, r0
 8009fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fe4:	1ad3      	subs	r3, r2, r3
 8009fe6:	2b64      	cmp	r3, #100	; 0x64
 8009fe8:	d901      	bls.n	8009fee <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8009fea:	2303      	movs	r3, #3
 8009fec:	e3c0      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009fee:	4b59      	ldr	r3, [pc, #356]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d1f0      	bne.n	8009fdc <HAL_RCC_OscConfig+0x110>
 8009ffa:	e000      	b.n	8009ffe <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009ffc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f003 0302 	and.w	r3, r3, #2
 800a006:	2b00      	cmp	r3, #0
 800a008:	f000 80ca 	beq.w	800a1a0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a00c:	4b51      	ldr	r3, [pc, #324]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a00e:	691b      	ldr	r3, [r3, #16]
 800a010:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a014:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a016:	4b4f      	ldr	r3, [pc, #316]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a01a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a01c:	6a3b      	ldr	r3, [r7, #32]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d007      	beq.n	800a032 <HAL_RCC_OscConfig+0x166>
 800a022:	6a3b      	ldr	r3, [r7, #32]
 800a024:	2b18      	cmp	r3, #24
 800a026:	d156      	bne.n	800a0d6 <HAL_RCC_OscConfig+0x20a>
 800a028:	69fb      	ldr	r3, [r7, #28]
 800a02a:	f003 0303 	and.w	r3, r3, #3
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d151      	bne.n	800a0d6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a032:	4b48      	ldr	r3, [pc, #288]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	f003 0304 	and.w	r3, r3, #4
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d005      	beq.n	800a04a <HAL_RCC_OscConfig+0x17e>
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	68db      	ldr	r3, [r3, #12]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d101      	bne.n	800a04a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800a046:	2301      	movs	r3, #1
 800a048:	e392      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a04a:	4b42      	ldr	r3, [pc, #264]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f023 0219 	bic.w	r2, r3, #25
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	68db      	ldr	r3, [r3, #12]
 800a056:	493f      	ldr	r1, [pc, #252]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a058:	4313      	orrs	r3, r2
 800a05a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a05c:	f7fa f8da 	bl	8004214 <HAL_GetTick>
 800a060:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a062:	e008      	b.n	800a076 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a064:	f7fa f8d6 	bl	8004214 <HAL_GetTick>
 800a068:	4602      	mov	r2, r0
 800a06a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a06c:	1ad3      	subs	r3, r2, r3
 800a06e:	2b02      	cmp	r3, #2
 800a070:	d901      	bls.n	800a076 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a072:	2303      	movs	r3, #3
 800a074:	e37c      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a076:	4b37      	ldr	r3, [pc, #220]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f003 0304 	and.w	r3, r3, #4
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d0f0      	beq.n	800a064 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a082:	f7fa f8f7 	bl	8004274 <HAL_GetREVID>
 800a086:	4603      	mov	r3, r0
 800a088:	f241 0203 	movw	r2, #4099	; 0x1003
 800a08c:	4293      	cmp	r3, r2
 800a08e:	d817      	bhi.n	800a0c0 <HAL_RCC_OscConfig+0x1f4>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	691b      	ldr	r3, [r3, #16]
 800a094:	2b40      	cmp	r3, #64	; 0x40
 800a096:	d108      	bne.n	800a0aa <HAL_RCC_OscConfig+0x1de>
 800a098:	4b2e      	ldr	r3, [pc, #184]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a09a:	685b      	ldr	r3, [r3, #4]
 800a09c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800a0a0:	4a2c      	ldr	r2, [pc, #176]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a0a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a0a6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a0a8:	e07a      	b.n	800a1a0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a0aa:	4b2a      	ldr	r3, [pc, #168]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a0ac:	685b      	ldr	r3, [r3, #4]
 800a0ae:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	691b      	ldr	r3, [r3, #16]
 800a0b6:	031b      	lsls	r3, r3, #12
 800a0b8:	4926      	ldr	r1, [pc, #152]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a0ba:	4313      	orrs	r3, r2
 800a0bc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a0be:	e06f      	b.n	800a1a0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a0c0:	4b24      	ldr	r3, [pc, #144]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a0c2:	685b      	ldr	r3, [r3, #4]
 800a0c4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	691b      	ldr	r3, [r3, #16]
 800a0cc:	061b      	lsls	r3, r3, #24
 800a0ce:	4921      	ldr	r1, [pc, #132]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a0d0:	4313      	orrs	r3, r2
 800a0d2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a0d4:	e064      	b.n	800a1a0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	68db      	ldr	r3, [r3, #12]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d047      	beq.n	800a16e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a0de:	4b1d      	ldr	r3, [pc, #116]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f023 0219 	bic.w	r2, r3, #25
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	68db      	ldr	r3, [r3, #12]
 800a0ea:	491a      	ldr	r1, [pc, #104]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a0ec:	4313      	orrs	r3, r2
 800a0ee:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0f0:	f7fa f890 	bl	8004214 <HAL_GetTick>
 800a0f4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a0f6:	e008      	b.n	800a10a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a0f8:	f7fa f88c 	bl	8004214 <HAL_GetTick>
 800a0fc:	4602      	mov	r2, r0
 800a0fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a100:	1ad3      	subs	r3, r2, r3
 800a102:	2b02      	cmp	r3, #2
 800a104:	d901      	bls.n	800a10a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800a106:	2303      	movs	r3, #3
 800a108:	e332      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a10a:	4b12      	ldr	r3, [pc, #72]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	f003 0304 	and.w	r3, r3, #4
 800a112:	2b00      	cmp	r3, #0
 800a114:	d0f0      	beq.n	800a0f8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a116:	f7fa f8ad 	bl	8004274 <HAL_GetREVID>
 800a11a:	4603      	mov	r3, r0
 800a11c:	f241 0203 	movw	r2, #4099	; 0x1003
 800a120:	4293      	cmp	r3, r2
 800a122:	d819      	bhi.n	800a158 <HAL_RCC_OscConfig+0x28c>
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	691b      	ldr	r3, [r3, #16]
 800a128:	2b40      	cmp	r3, #64	; 0x40
 800a12a:	d108      	bne.n	800a13e <HAL_RCC_OscConfig+0x272>
 800a12c:	4b09      	ldr	r3, [pc, #36]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a12e:	685b      	ldr	r3, [r3, #4]
 800a130:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800a134:	4a07      	ldr	r2, [pc, #28]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a136:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a13a:	6053      	str	r3, [r2, #4]
 800a13c:	e030      	b.n	800a1a0 <HAL_RCC_OscConfig+0x2d4>
 800a13e:	4b05      	ldr	r3, [pc, #20]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a140:	685b      	ldr	r3, [r3, #4]
 800a142:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	691b      	ldr	r3, [r3, #16]
 800a14a:	031b      	lsls	r3, r3, #12
 800a14c:	4901      	ldr	r1, [pc, #4]	; (800a154 <HAL_RCC_OscConfig+0x288>)
 800a14e:	4313      	orrs	r3, r2
 800a150:	604b      	str	r3, [r1, #4]
 800a152:	e025      	b.n	800a1a0 <HAL_RCC_OscConfig+0x2d4>
 800a154:	58024400 	.word	0x58024400
 800a158:	4b9a      	ldr	r3, [pc, #616]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a15a:	685b      	ldr	r3, [r3, #4]
 800a15c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	691b      	ldr	r3, [r3, #16]
 800a164:	061b      	lsls	r3, r3, #24
 800a166:	4997      	ldr	r1, [pc, #604]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a168:	4313      	orrs	r3, r2
 800a16a:	604b      	str	r3, [r1, #4]
 800a16c:	e018      	b.n	800a1a0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a16e:	4b95      	ldr	r3, [pc, #596]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	4a94      	ldr	r2, [pc, #592]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a174:	f023 0301 	bic.w	r3, r3, #1
 800a178:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a17a:	f7fa f84b 	bl	8004214 <HAL_GetTick>
 800a17e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a180:	e008      	b.n	800a194 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a182:	f7fa f847 	bl	8004214 <HAL_GetTick>
 800a186:	4602      	mov	r2, r0
 800a188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a18a:	1ad3      	subs	r3, r2, r3
 800a18c:	2b02      	cmp	r3, #2
 800a18e:	d901      	bls.n	800a194 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800a190:	2303      	movs	r3, #3
 800a192:	e2ed      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a194:	4b8b      	ldr	r3, [pc, #556]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	f003 0304 	and.w	r3, r3, #4
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d1f0      	bne.n	800a182 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	f003 0310 	and.w	r3, r3, #16
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	f000 80a9 	beq.w	800a300 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a1ae:	4b85      	ldr	r3, [pc, #532]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a1b0:	691b      	ldr	r3, [r3, #16]
 800a1b2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a1b6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a1b8:	4b82      	ldr	r3, [pc, #520]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a1ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1bc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a1be:	69bb      	ldr	r3, [r7, #24]
 800a1c0:	2b08      	cmp	r3, #8
 800a1c2:	d007      	beq.n	800a1d4 <HAL_RCC_OscConfig+0x308>
 800a1c4:	69bb      	ldr	r3, [r7, #24]
 800a1c6:	2b18      	cmp	r3, #24
 800a1c8:	d13a      	bne.n	800a240 <HAL_RCC_OscConfig+0x374>
 800a1ca:	697b      	ldr	r3, [r7, #20]
 800a1cc:	f003 0303 	and.w	r3, r3, #3
 800a1d0:	2b01      	cmp	r3, #1
 800a1d2:	d135      	bne.n	800a240 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a1d4:	4b7b      	ldr	r3, [pc, #492]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d005      	beq.n	800a1ec <HAL_RCC_OscConfig+0x320>
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	69db      	ldr	r3, [r3, #28]
 800a1e4:	2b80      	cmp	r3, #128	; 0x80
 800a1e6:	d001      	beq.n	800a1ec <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	e2c1      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a1ec:	f7fa f842 	bl	8004274 <HAL_GetREVID>
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	f241 0203 	movw	r2, #4099	; 0x1003
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	d817      	bhi.n	800a22a <HAL_RCC_OscConfig+0x35e>
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6a1b      	ldr	r3, [r3, #32]
 800a1fe:	2b20      	cmp	r3, #32
 800a200:	d108      	bne.n	800a214 <HAL_RCC_OscConfig+0x348>
 800a202:	4b70      	ldr	r3, [pc, #448]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a204:	685b      	ldr	r3, [r3, #4]
 800a206:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a20a:	4a6e      	ldr	r2, [pc, #440]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a20c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a210:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a212:	e075      	b.n	800a300 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a214:	4b6b      	ldr	r3, [pc, #428]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a216:	685b      	ldr	r3, [r3, #4]
 800a218:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	6a1b      	ldr	r3, [r3, #32]
 800a220:	069b      	lsls	r3, r3, #26
 800a222:	4968      	ldr	r1, [pc, #416]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a224:	4313      	orrs	r3, r2
 800a226:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a228:	e06a      	b.n	800a300 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a22a:	4b66      	ldr	r3, [pc, #408]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a22c:	68db      	ldr	r3, [r3, #12]
 800a22e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	6a1b      	ldr	r3, [r3, #32]
 800a236:	061b      	lsls	r3, r3, #24
 800a238:	4962      	ldr	r1, [pc, #392]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a23a:	4313      	orrs	r3, r2
 800a23c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a23e:	e05f      	b.n	800a300 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	69db      	ldr	r3, [r3, #28]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d042      	beq.n	800a2ce <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a248:	4b5e      	ldr	r3, [pc, #376]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	4a5d      	ldr	r2, [pc, #372]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a24e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a252:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a254:	f7f9 ffde 	bl	8004214 <HAL_GetTick>
 800a258:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a25a:	e008      	b.n	800a26e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a25c:	f7f9 ffda 	bl	8004214 <HAL_GetTick>
 800a260:	4602      	mov	r2, r0
 800a262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a264:	1ad3      	subs	r3, r2, r3
 800a266:	2b02      	cmp	r3, #2
 800a268:	d901      	bls.n	800a26e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800a26a:	2303      	movs	r3, #3
 800a26c:	e280      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a26e:	4b55      	ldr	r3, [pc, #340]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a276:	2b00      	cmp	r3, #0
 800a278:	d0f0      	beq.n	800a25c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a27a:	f7f9 fffb 	bl	8004274 <HAL_GetREVID>
 800a27e:	4603      	mov	r3, r0
 800a280:	f241 0203 	movw	r2, #4099	; 0x1003
 800a284:	4293      	cmp	r3, r2
 800a286:	d817      	bhi.n	800a2b8 <HAL_RCC_OscConfig+0x3ec>
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	6a1b      	ldr	r3, [r3, #32]
 800a28c:	2b20      	cmp	r3, #32
 800a28e:	d108      	bne.n	800a2a2 <HAL_RCC_OscConfig+0x3d6>
 800a290:	4b4c      	ldr	r3, [pc, #304]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a292:	685b      	ldr	r3, [r3, #4]
 800a294:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a298:	4a4a      	ldr	r2, [pc, #296]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a29a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a29e:	6053      	str	r3, [r2, #4]
 800a2a0:	e02e      	b.n	800a300 <HAL_RCC_OscConfig+0x434>
 800a2a2:	4b48      	ldr	r3, [pc, #288]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a2a4:	685b      	ldr	r3, [r3, #4]
 800a2a6:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6a1b      	ldr	r3, [r3, #32]
 800a2ae:	069b      	lsls	r3, r3, #26
 800a2b0:	4944      	ldr	r1, [pc, #272]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a2b2:	4313      	orrs	r3, r2
 800a2b4:	604b      	str	r3, [r1, #4]
 800a2b6:	e023      	b.n	800a300 <HAL_RCC_OscConfig+0x434>
 800a2b8:	4b42      	ldr	r3, [pc, #264]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a2ba:	68db      	ldr	r3, [r3, #12]
 800a2bc:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	6a1b      	ldr	r3, [r3, #32]
 800a2c4:	061b      	lsls	r3, r3, #24
 800a2c6:	493f      	ldr	r1, [pc, #252]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a2c8:	4313      	orrs	r3, r2
 800a2ca:	60cb      	str	r3, [r1, #12]
 800a2cc:	e018      	b.n	800a300 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a2ce:	4b3d      	ldr	r3, [pc, #244]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	4a3c      	ldr	r2, [pc, #240]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a2d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a2d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a2da:	f7f9 ff9b 	bl	8004214 <HAL_GetTick>
 800a2de:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a2e0:	e008      	b.n	800a2f4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a2e2:	f7f9 ff97 	bl	8004214 <HAL_GetTick>
 800a2e6:	4602      	mov	r2, r0
 800a2e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2ea:	1ad3      	subs	r3, r2, r3
 800a2ec:	2b02      	cmp	r3, #2
 800a2ee:	d901      	bls.n	800a2f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a2f0:	2303      	movs	r3, #3
 800a2f2:	e23d      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a2f4:	4b33      	ldr	r3, [pc, #204]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d1f0      	bne.n	800a2e2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	f003 0308 	and.w	r3, r3, #8
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d036      	beq.n	800a37a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	695b      	ldr	r3, [r3, #20]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d019      	beq.n	800a348 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a314:	4b2b      	ldr	r3, [pc, #172]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a316:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a318:	4a2a      	ldr	r2, [pc, #168]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a31a:	f043 0301 	orr.w	r3, r3, #1
 800a31e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a320:	f7f9 ff78 	bl	8004214 <HAL_GetTick>
 800a324:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a326:	e008      	b.n	800a33a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a328:	f7f9 ff74 	bl	8004214 <HAL_GetTick>
 800a32c:	4602      	mov	r2, r0
 800a32e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a330:	1ad3      	subs	r3, r2, r3
 800a332:	2b02      	cmp	r3, #2
 800a334:	d901      	bls.n	800a33a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800a336:	2303      	movs	r3, #3
 800a338:	e21a      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a33a:	4b22      	ldr	r3, [pc, #136]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a33c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a33e:	f003 0302 	and.w	r3, r3, #2
 800a342:	2b00      	cmp	r3, #0
 800a344:	d0f0      	beq.n	800a328 <HAL_RCC_OscConfig+0x45c>
 800a346:	e018      	b.n	800a37a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a348:	4b1e      	ldr	r3, [pc, #120]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a34a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a34c:	4a1d      	ldr	r2, [pc, #116]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a34e:	f023 0301 	bic.w	r3, r3, #1
 800a352:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a354:	f7f9 ff5e 	bl	8004214 <HAL_GetTick>
 800a358:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a35a:	e008      	b.n	800a36e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a35c:	f7f9 ff5a 	bl	8004214 <HAL_GetTick>
 800a360:	4602      	mov	r2, r0
 800a362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a364:	1ad3      	subs	r3, r2, r3
 800a366:	2b02      	cmp	r3, #2
 800a368:	d901      	bls.n	800a36e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800a36a:	2303      	movs	r3, #3
 800a36c:	e200      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a36e:	4b15      	ldr	r3, [pc, #84]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a370:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a372:	f003 0302 	and.w	r3, r3, #2
 800a376:	2b00      	cmp	r3, #0
 800a378:	d1f0      	bne.n	800a35c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f003 0320 	and.w	r3, r3, #32
 800a382:	2b00      	cmp	r3, #0
 800a384:	d039      	beq.n	800a3fa <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	699b      	ldr	r3, [r3, #24]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d01c      	beq.n	800a3c8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a38e:	4b0d      	ldr	r3, [pc, #52]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	4a0c      	ldr	r2, [pc, #48]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a394:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a398:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a39a:	f7f9 ff3b 	bl	8004214 <HAL_GetTick>
 800a39e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a3a0:	e008      	b.n	800a3b4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a3a2:	f7f9 ff37 	bl	8004214 <HAL_GetTick>
 800a3a6:	4602      	mov	r2, r0
 800a3a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3aa:	1ad3      	subs	r3, r2, r3
 800a3ac:	2b02      	cmp	r3, #2
 800a3ae:	d901      	bls.n	800a3b4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800a3b0:	2303      	movs	r3, #3
 800a3b2:	e1dd      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a3b4:	4b03      	ldr	r3, [pc, #12]	; (800a3c4 <HAL_RCC_OscConfig+0x4f8>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d0f0      	beq.n	800a3a2 <HAL_RCC_OscConfig+0x4d6>
 800a3c0:	e01b      	b.n	800a3fa <HAL_RCC_OscConfig+0x52e>
 800a3c2:	bf00      	nop
 800a3c4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a3c8:	4b9b      	ldr	r3, [pc, #620]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	4a9a      	ldr	r2, [pc, #616]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a3ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a3d2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a3d4:	f7f9 ff1e 	bl	8004214 <HAL_GetTick>
 800a3d8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a3da:	e008      	b.n	800a3ee <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a3dc:	f7f9 ff1a 	bl	8004214 <HAL_GetTick>
 800a3e0:	4602      	mov	r2, r0
 800a3e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3e4:	1ad3      	subs	r3, r2, r3
 800a3e6:	2b02      	cmp	r3, #2
 800a3e8:	d901      	bls.n	800a3ee <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800a3ea:	2303      	movs	r3, #3
 800a3ec:	e1c0      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a3ee:	4b92      	ldr	r3, [pc, #584]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d1f0      	bne.n	800a3dc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	f003 0304 	and.w	r3, r3, #4
 800a402:	2b00      	cmp	r3, #0
 800a404:	f000 8081 	beq.w	800a50a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a408:	4b8c      	ldr	r3, [pc, #560]	; (800a63c <HAL_RCC_OscConfig+0x770>)
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4a8b      	ldr	r2, [pc, #556]	; (800a63c <HAL_RCC_OscConfig+0x770>)
 800a40e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a412:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a414:	f7f9 fefe 	bl	8004214 <HAL_GetTick>
 800a418:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a41a:	e008      	b.n	800a42e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a41c:	f7f9 fefa 	bl	8004214 <HAL_GetTick>
 800a420:	4602      	mov	r2, r0
 800a422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a424:	1ad3      	subs	r3, r2, r3
 800a426:	2b64      	cmp	r3, #100	; 0x64
 800a428:	d901      	bls.n	800a42e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800a42a:	2303      	movs	r3, #3
 800a42c:	e1a0      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a42e:	4b83      	ldr	r3, [pc, #524]	; (800a63c <HAL_RCC_OscConfig+0x770>)
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a436:	2b00      	cmp	r3, #0
 800a438:	d0f0      	beq.n	800a41c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	689b      	ldr	r3, [r3, #8]
 800a43e:	2b01      	cmp	r3, #1
 800a440:	d106      	bne.n	800a450 <HAL_RCC_OscConfig+0x584>
 800a442:	4b7d      	ldr	r3, [pc, #500]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a444:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a446:	4a7c      	ldr	r2, [pc, #496]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a448:	f043 0301 	orr.w	r3, r3, #1
 800a44c:	6713      	str	r3, [r2, #112]	; 0x70
 800a44e:	e02d      	b.n	800a4ac <HAL_RCC_OscConfig+0x5e0>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	689b      	ldr	r3, [r3, #8]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d10c      	bne.n	800a472 <HAL_RCC_OscConfig+0x5a6>
 800a458:	4b77      	ldr	r3, [pc, #476]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a45a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a45c:	4a76      	ldr	r2, [pc, #472]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a45e:	f023 0301 	bic.w	r3, r3, #1
 800a462:	6713      	str	r3, [r2, #112]	; 0x70
 800a464:	4b74      	ldr	r3, [pc, #464]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a466:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a468:	4a73      	ldr	r2, [pc, #460]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a46a:	f023 0304 	bic.w	r3, r3, #4
 800a46e:	6713      	str	r3, [r2, #112]	; 0x70
 800a470:	e01c      	b.n	800a4ac <HAL_RCC_OscConfig+0x5e0>
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	689b      	ldr	r3, [r3, #8]
 800a476:	2b05      	cmp	r3, #5
 800a478:	d10c      	bne.n	800a494 <HAL_RCC_OscConfig+0x5c8>
 800a47a:	4b6f      	ldr	r3, [pc, #444]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a47c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a47e:	4a6e      	ldr	r2, [pc, #440]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a480:	f043 0304 	orr.w	r3, r3, #4
 800a484:	6713      	str	r3, [r2, #112]	; 0x70
 800a486:	4b6c      	ldr	r3, [pc, #432]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a488:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a48a:	4a6b      	ldr	r2, [pc, #428]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a48c:	f043 0301 	orr.w	r3, r3, #1
 800a490:	6713      	str	r3, [r2, #112]	; 0x70
 800a492:	e00b      	b.n	800a4ac <HAL_RCC_OscConfig+0x5e0>
 800a494:	4b68      	ldr	r3, [pc, #416]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a498:	4a67      	ldr	r2, [pc, #412]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a49a:	f023 0301 	bic.w	r3, r3, #1
 800a49e:	6713      	str	r3, [r2, #112]	; 0x70
 800a4a0:	4b65      	ldr	r3, [pc, #404]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a4a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4a4:	4a64      	ldr	r2, [pc, #400]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a4a6:	f023 0304 	bic.w	r3, r3, #4
 800a4aa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	689b      	ldr	r3, [r3, #8]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d015      	beq.n	800a4e0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a4b4:	f7f9 feae 	bl	8004214 <HAL_GetTick>
 800a4b8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a4ba:	e00a      	b.n	800a4d2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a4bc:	f7f9 feaa 	bl	8004214 <HAL_GetTick>
 800a4c0:	4602      	mov	r2, r0
 800a4c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4c4:	1ad3      	subs	r3, r2, r3
 800a4c6:	f241 3288 	movw	r2, #5000	; 0x1388
 800a4ca:	4293      	cmp	r3, r2
 800a4cc:	d901      	bls.n	800a4d2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800a4ce:	2303      	movs	r3, #3
 800a4d0:	e14e      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a4d2:	4b59      	ldr	r3, [pc, #356]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a4d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4d6:	f003 0302 	and.w	r3, r3, #2
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d0ee      	beq.n	800a4bc <HAL_RCC_OscConfig+0x5f0>
 800a4de:	e014      	b.n	800a50a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a4e0:	f7f9 fe98 	bl	8004214 <HAL_GetTick>
 800a4e4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a4e6:	e00a      	b.n	800a4fe <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a4e8:	f7f9 fe94 	bl	8004214 <HAL_GetTick>
 800a4ec:	4602      	mov	r2, r0
 800a4ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4f0:	1ad3      	subs	r3, r2, r3
 800a4f2:	f241 3288 	movw	r2, #5000	; 0x1388
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d901      	bls.n	800a4fe <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800a4fa:	2303      	movs	r3, #3
 800a4fc:	e138      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a4fe:	4b4e      	ldr	r3, [pc, #312]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a502:	f003 0302 	and.w	r3, r3, #2
 800a506:	2b00      	cmp	r3, #0
 800a508:	d1ee      	bne.n	800a4e8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a50e:	2b00      	cmp	r3, #0
 800a510:	f000 812d 	beq.w	800a76e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a514:	4b48      	ldr	r3, [pc, #288]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a516:	691b      	ldr	r3, [r3, #16]
 800a518:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a51c:	2b18      	cmp	r3, #24
 800a51e:	f000 80bd 	beq.w	800a69c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a526:	2b02      	cmp	r3, #2
 800a528:	f040 809e 	bne.w	800a668 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a52c:	4b42      	ldr	r3, [pc, #264]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	4a41      	ldr	r2, [pc, #260]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a532:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a536:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a538:	f7f9 fe6c 	bl	8004214 <HAL_GetTick>
 800a53c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a53e:	e008      	b.n	800a552 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a540:	f7f9 fe68 	bl	8004214 <HAL_GetTick>
 800a544:	4602      	mov	r2, r0
 800a546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a548:	1ad3      	subs	r3, r2, r3
 800a54a:	2b02      	cmp	r3, #2
 800a54c:	d901      	bls.n	800a552 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800a54e:	2303      	movs	r3, #3
 800a550:	e10e      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a552:	4b39      	ldr	r3, [pc, #228]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d1f0      	bne.n	800a540 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a55e:	4b36      	ldr	r3, [pc, #216]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a560:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a562:	4b37      	ldr	r3, [pc, #220]	; (800a640 <HAL_RCC_OscConfig+0x774>)
 800a564:	4013      	ands	r3, r2
 800a566:	687a      	ldr	r2, [r7, #4]
 800a568:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800a56a:	687a      	ldr	r2, [r7, #4]
 800a56c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a56e:	0112      	lsls	r2, r2, #4
 800a570:	430a      	orrs	r2, r1
 800a572:	4931      	ldr	r1, [pc, #196]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a574:	4313      	orrs	r3, r2
 800a576:	628b      	str	r3, [r1, #40]	; 0x28
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a57c:	3b01      	subs	r3, #1
 800a57e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a586:	3b01      	subs	r3, #1
 800a588:	025b      	lsls	r3, r3, #9
 800a58a:	b29b      	uxth	r3, r3
 800a58c:	431a      	orrs	r2, r3
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a592:	3b01      	subs	r3, #1
 800a594:	041b      	lsls	r3, r3, #16
 800a596:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a59a:	431a      	orrs	r2, r3
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5a0:	3b01      	subs	r3, #1
 800a5a2:	061b      	lsls	r3, r3, #24
 800a5a4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a5a8:	4923      	ldr	r1, [pc, #140]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a5aa:	4313      	orrs	r3, r2
 800a5ac:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800a5ae:	4b22      	ldr	r3, [pc, #136]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a5b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5b2:	4a21      	ldr	r2, [pc, #132]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a5b4:	f023 0301 	bic.w	r3, r3, #1
 800a5b8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a5ba:	4b1f      	ldr	r3, [pc, #124]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a5bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a5be:	4b21      	ldr	r3, [pc, #132]	; (800a644 <HAL_RCC_OscConfig+0x778>)
 800a5c0:	4013      	ands	r3, r2
 800a5c2:	687a      	ldr	r2, [r7, #4]
 800a5c4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a5c6:	00d2      	lsls	r2, r2, #3
 800a5c8:	491b      	ldr	r1, [pc, #108]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a5ca:	4313      	orrs	r3, r2
 800a5cc:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a5ce:	4b1a      	ldr	r3, [pc, #104]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a5d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5d2:	f023 020c 	bic.w	r2, r3, #12
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5da:	4917      	ldr	r1, [pc, #92]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a5dc:	4313      	orrs	r3, r2
 800a5de:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a5e0:	4b15      	ldr	r3, [pc, #84]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a5e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5e4:	f023 0202 	bic.w	r2, r3, #2
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5ec:	4912      	ldr	r1, [pc, #72]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a5f2:	4b11      	ldr	r3, [pc, #68]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a5f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5f6:	4a10      	ldr	r2, [pc, #64]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a5f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a5fc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a5fe:	4b0e      	ldr	r3, [pc, #56]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a602:	4a0d      	ldr	r2, [pc, #52]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a604:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a608:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a60a:	4b0b      	ldr	r3, [pc, #44]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a60c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a60e:	4a0a      	ldr	r2, [pc, #40]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a610:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a614:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800a616:	4b08      	ldr	r3, [pc, #32]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a61a:	4a07      	ldr	r2, [pc, #28]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a61c:	f043 0301 	orr.w	r3, r3, #1
 800a620:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a622:	4b05      	ldr	r3, [pc, #20]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	4a04      	ldr	r2, [pc, #16]	; (800a638 <HAL_RCC_OscConfig+0x76c>)
 800a628:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a62c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a62e:	f7f9 fdf1 	bl	8004214 <HAL_GetTick>
 800a632:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a634:	e011      	b.n	800a65a <HAL_RCC_OscConfig+0x78e>
 800a636:	bf00      	nop
 800a638:	58024400 	.word	0x58024400
 800a63c:	58024800 	.word	0x58024800
 800a640:	fffffc0c 	.word	0xfffffc0c
 800a644:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a648:	f7f9 fde4 	bl	8004214 <HAL_GetTick>
 800a64c:	4602      	mov	r2, r0
 800a64e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a650:	1ad3      	subs	r3, r2, r3
 800a652:	2b02      	cmp	r3, #2
 800a654:	d901      	bls.n	800a65a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800a656:	2303      	movs	r3, #3
 800a658:	e08a      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a65a:	4b47      	ldr	r3, [pc, #284]	; (800a778 <HAL_RCC_OscConfig+0x8ac>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a662:	2b00      	cmp	r3, #0
 800a664:	d0f0      	beq.n	800a648 <HAL_RCC_OscConfig+0x77c>
 800a666:	e082      	b.n	800a76e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a668:	4b43      	ldr	r3, [pc, #268]	; (800a778 <HAL_RCC_OscConfig+0x8ac>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	4a42      	ldr	r2, [pc, #264]	; (800a778 <HAL_RCC_OscConfig+0x8ac>)
 800a66e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a672:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a674:	f7f9 fdce 	bl	8004214 <HAL_GetTick>
 800a678:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a67a:	e008      	b.n	800a68e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a67c:	f7f9 fdca 	bl	8004214 <HAL_GetTick>
 800a680:	4602      	mov	r2, r0
 800a682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a684:	1ad3      	subs	r3, r2, r3
 800a686:	2b02      	cmp	r3, #2
 800a688:	d901      	bls.n	800a68e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800a68a:	2303      	movs	r3, #3
 800a68c:	e070      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a68e:	4b3a      	ldr	r3, [pc, #232]	; (800a778 <HAL_RCC_OscConfig+0x8ac>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a696:	2b00      	cmp	r3, #0
 800a698:	d1f0      	bne.n	800a67c <HAL_RCC_OscConfig+0x7b0>
 800a69a:	e068      	b.n	800a76e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800a69c:	4b36      	ldr	r3, [pc, #216]	; (800a778 <HAL_RCC_OscConfig+0x8ac>)
 800a69e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6a0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800a6a2:	4b35      	ldr	r3, [pc, #212]	; (800a778 <HAL_RCC_OscConfig+0x8ac>)
 800a6a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6a6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6ac:	2b01      	cmp	r3, #1
 800a6ae:	d031      	beq.n	800a714 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a6b0:	693b      	ldr	r3, [r7, #16]
 800a6b2:	f003 0203 	and.w	r2, r3, #3
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a6ba:	429a      	cmp	r2, r3
 800a6bc:	d12a      	bne.n	800a714 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a6be:	693b      	ldr	r3, [r7, #16]
 800a6c0:	091b      	lsrs	r3, r3, #4
 800a6c2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a6ca:	429a      	cmp	r2, r3
 800a6cc:	d122      	bne.n	800a714 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6d8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a6da:	429a      	cmp	r2, r3
 800a6dc:	d11a      	bne.n	800a714 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	0a5b      	lsrs	r3, r3, #9
 800a6e2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6ea:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a6ec:	429a      	cmp	r2, r3
 800a6ee:	d111      	bne.n	800a714 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	0c1b      	lsrs	r3, r3, #16
 800a6f4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6fc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a6fe:	429a      	cmp	r2, r3
 800a700:	d108      	bne.n	800a714 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	0e1b      	lsrs	r3, r3, #24
 800a706:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a70e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a710:	429a      	cmp	r2, r3
 800a712:	d001      	beq.n	800a718 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800a714:	2301      	movs	r3, #1
 800a716:	e02b      	b.n	800a770 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800a718:	4b17      	ldr	r3, [pc, #92]	; (800a778 <HAL_RCC_OscConfig+0x8ac>)
 800a71a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a71c:	08db      	lsrs	r3, r3, #3
 800a71e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a722:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a728:	693a      	ldr	r2, [r7, #16]
 800a72a:	429a      	cmp	r2, r3
 800a72c:	d01f      	beq.n	800a76e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800a72e:	4b12      	ldr	r3, [pc, #72]	; (800a778 <HAL_RCC_OscConfig+0x8ac>)
 800a730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a732:	4a11      	ldr	r2, [pc, #68]	; (800a778 <HAL_RCC_OscConfig+0x8ac>)
 800a734:	f023 0301 	bic.w	r3, r3, #1
 800a738:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a73a:	f7f9 fd6b 	bl	8004214 <HAL_GetTick>
 800a73e:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800a740:	bf00      	nop
 800a742:	f7f9 fd67 	bl	8004214 <HAL_GetTick>
 800a746:	4602      	mov	r2, r0
 800a748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a74a:	4293      	cmp	r3, r2
 800a74c:	d0f9      	beq.n	800a742 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a74e:	4b0a      	ldr	r3, [pc, #40]	; (800a778 <HAL_RCC_OscConfig+0x8ac>)
 800a750:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a752:	4b0a      	ldr	r3, [pc, #40]	; (800a77c <HAL_RCC_OscConfig+0x8b0>)
 800a754:	4013      	ands	r3, r2
 800a756:	687a      	ldr	r2, [r7, #4]
 800a758:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a75a:	00d2      	lsls	r2, r2, #3
 800a75c:	4906      	ldr	r1, [pc, #24]	; (800a778 <HAL_RCC_OscConfig+0x8ac>)
 800a75e:	4313      	orrs	r3, r2
 800a760:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800a762:	4b05      	ldr	r3, [pc, #20]	; (800a778 <HAL_RCC_OscConfig+0x8ac>)
 800a764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a766:	4a04      	ldr	r2, [pc, #16]	; (800a778 <HAL_RCC_OscConfig+0x8ac>)
 800a768:	f043 0301 	orr.w	r3, r3, #1
 800a76c:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800a76e:	2300      	movs	r3, #0
}
 800a770:	4618      	mov	r0, r3
 800a772:	3730      	adds	r7, #48	; 0x30
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}
 800a778:	58024400 	.word	0x58024400
 800a77c:	ffff0007 	.word	0xffff0007

0800a780 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b086      	sub	sp, #24
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
 800a788:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d101      	bne.n	800a794 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a790:	2301      	movs	r3, #1
 800a792:	e19c      	b.n	800aace <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a794:	4b8a      	ldr	r3, [pc, #552]	; (800a9c0 <HAL_RCC_ClockConfig+0x240>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	f003 030f 	and.w	r3, r3, #15
 800a79c:	683a      	ldr	r2, [r7, #0]
 800a79e:	429a      	cmp	r2, r3
 800a7a0:	d910      	bls.n	800a7c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a7a2:	4b87      	ldr	r3, [pc, #540]	; (800a9c0 <HAL_RCC_ClockConfig+0x240>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f023 020f 	bic.w	r2, r3, #15
 800a7aa:	4985      	ldr	r1, [pc, #532]	; (800a9c0 <HAL_RCC_ClockConfig+0x240>)
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	4313      	orrs	r3, r2
 800a7b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a7b2:	4b83      	ldr	r3, [pc, #524]	; (800a9c0 <HAL_RCC_ClockConfig+0x240>)
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f003 030f 	and.w	r3, r3, #15
 800a7ba:	683a      	ldr	r2, [r7, #0]
 800a7bc:	429a      	cmp	r2, r3
 800a7be:	d001      	beq.n	800a7c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a7c0:	2301      	movs	r3, #1
 800a7c2:	e184      	b.n	800aace <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	f003 0304 	and.w	r3, r3, #4
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d010      	beq.n	800a7f2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	691a      	ldr	r2, [r3, #16]
 800a7d4:	4b7b      	ldr	r3, [pc, #492]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a7d6:	699b      	ldr	r3, [r3, #24]
 800a7d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a7dc:	429a      	cmp	r2, r3
 800a7de:	d908      	bls.n	800a7f2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a7e0:	4b78      	ldr	r3, [pc, #480]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a7e2:	699b      	ldr	r3, [r3, #24]
 800a7e4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	691b      	ldr	r3, [r3, #16]
 800a7ec:	4975      	ldr	r1, [pc, #468]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a7ee:	4313      	orrs	r3, r2
 800a7f0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f003 0308 	and.w	r3, r3, #8
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d010      	beq.n	800a820 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	695a      	ldr	r2, [r3, #20]
 800a802:	4b70      	ldr	r3, [pc, #448]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a804:	69db      	ldr	r3, [r3, #28]
 800a806:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a80a:	429a      	cmp	r2, r3
 800a80c:	d908      	bls.n	800a820 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a80e:	4b6d      	ldr	r3, [pc, #436]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a810:	69db      	ldr	r3, [r3, #28]
 800a812:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	695b      	ldr	r3, [r3, #20]
 800a81a:	496a      	ldr	r1, [pc, #424]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a81c:	4313      	orrs	r3, r2
 800a81e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	f003 0310 	and.w	r3, r3, #16
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d010      	beq.n	800a84e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	699a      	ldr	r2, [r3, #24]
 800a830:	4b64      	ldr	r3, [pc, #400]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a832:	69db      	ldr	r3, [r3, #28]
 800a834:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a838:	429a      	cmp	r2, r3
 800a83a:	d908      	bls.n	800a84e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a83c:	4b61      	ldr	r3, [pc, #388]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a83e:	69db      	ldr	r3, [r3, #28]
 800a840:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	699b      	ldr	r3, [r3, #24]
 800a848:	495e      	ldr	r1, [pc, #376]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a84a:	4313      	orrs	r3, r2
 800a84c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	f003 0320 	and.w	r3, r3, #32
 800a856:	2b00      	cmp	r3, #0
 800a858:	d010      	beq.n	800a87c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	69da      	ldr	r2, [r3, #28]
 800a85e:	4b59      	ldr	r3, [pc, #356]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a860:	6a1b      	ldr	r3, [r3, #32]
 800a862:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a866:	429a      	cmp	r2, r3
 800a868:	d908      	bls.n	800a87c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a86a:	4b56      	ldr	r3, [pc, #344]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a86c:	6a1b      	ldr	r3, [r3, #32]
 800a86e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	69db      	ldr	r3, [r3, #28]
 800a876:	4953      	ldr	r1, [pc, #332]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a878:	4313      	orrs	r3, r2
 800a87a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	f003 0302 	and.w	r3, r3, #2
 800a884:	2b00      	cmp	r3, #0
 800a886:	d010      	beq.n	800a8aa <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	68da      	ldr	r2, [r3, #12]
 800a88c:	4b4d      	ldr	r3, [pc, #308]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a88e:	699b      	ldr	r3, [r3, #24]
 800a890:	f003 030f 	and.w	r3, r3, #15
 800a894:	429a      	cmp	r2, r3
 800a896:	d908      	bls.n	800a8aa <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a898:	4b4a      	ldr	r3, [pc, #296]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a89a:	699b      	ldr	r3, [r3, #24]
 800a89c:	f023 020f 	bic.w	r2, r3, #15
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	68db      	ldr	r3, [r3, #12]
 800a8a4:	4947      	ldr	r1, [pc, #284]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a8a6:	4313      	orrs	r3, r2
 800a8a8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	f003 0301 	and.w	r3, r3, #1
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d055      	beq.n	800a962 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a8b6:	4b43      	ldr	r3, [pc, #268]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a8b8:	699b      	ldr	r3, [r3, #24]
 800a8ba:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	689b      	ldr	r3, [r3, #8]
 800a8c2:	4940      	ldr	r1, [pc, #256]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a8c4:	4313      	orrs	r3, r2
 800a8c6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	685b      	ldr	r3, [r3, #4]
 800a8cc:	2b02      	cmp	r3, #2
 800a8ce:	d107      	bne.n	800a8e0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a8d0:	4b3c      	ldr	r3, [pc, #240]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d121      	bne.n	800a920 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a8dc:	2301      	movs	r3, #1
 800a8de:	e0f6      	b.n	800aace <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	685b      	ldr	r3, [r3, #4]
 800a8e4:	2b03      	cmp	r3, #3
 800a8e6:	d107      	bne.n	800a8f8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a8e8:	4b36      	ldr	r3, [pc, #216]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d115      	bne.n	800a920 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a8f4:	2301      	movs	r3, #1
 800a8f6:	e0ea      	b.n	800aace <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	685b      	ldr	r3, [r3, #4]
 800a8fc:	2b01      	cmp	r3, #1
 800a8fe:	d107      	bne.n	800a910 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a900:	4b30      	ldr	r3, [pc, #192]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d109      	bne.n	800a920 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a90c:	2301      	movs	r3, #1
 800a90e:	e0de      	b.n	800aace <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a910:	4b2c      	ldr	r3, [pc, #176]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	f003 0304 	and.w	r3, r3, #4
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d101      	bne.n	800a920 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a91c:	2301      	movs	r3, #1
 800a91e:	e0d6      	b.n	800aace <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a920:	4b28      	ldr	r3, [pc, #160]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a922:	691b      	ldr	r3, [r3, #16]
 800a924:	f023 0207 	bic.w	r2, r3, #7
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	685b      	ldr	r3, [r3, #4]
 800a92c:	4925      	ldr	r1, [pc, #148]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a92e:	4313      	orrs	r3, r2
 800a930:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a932:	f7f9 fc6f 	bl	8004214 <HAL_GetTick>
 800a936:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a938:	e00a      	b.n	800a950 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a93a:	f7f9 fc6b 	bl	8004214 <HAL_GetTick>
 800a93e:	4602      	mov	r2, r0
 800a940:	697b      	ldr	r3, [r7, #20]
 800a942:	1ad3      	subs	r3, r2, r3
 800a944:	f241 3288 	movw	r2, #5000	; 0x1388
 800a948:	4293      	cmp	r3, r2
 800a94a:	d901      	bls.n	800a950 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800a94c:	2303      	movs	r3, #3
 800a94e:	e0be      	b.n	800aace <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a950:	4b1c      	ldr	r3, [pc, #112]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a952:	691b      	ldr	r3, [r3, #16]
 800a954:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	685b      	ldr	r3, [r3, #4]
 800a95c:	00db      	lsls	r3, r3, #3
 800a95e:	429a      	cmp	r2, r3
 800a960:	d1eb      	bne.n	800a93a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	f003 0302 	and.w	r3, r3, #2
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d010      	beq.n	800a990 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	68da      	ldr	r2, [r3, #12]
 800a972:	4b14      	ldr	r3, [pc, #80]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a974:	699b      	ldr	r3, [r3, #24]
 800a976:	f003 030f 	and.w	r3, r3, #15
 800a97a:	429a      	cmp	r2, r3
 800a97c:	d208      	bcs.n	800a990 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a97e:	4b11      	ldr	r3, [pc, #68]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a980:	699b      	ldr	r3, [r3, #24]
 800a982:	f023 020f 	bic.w	r2, r3, #15
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	68db      	ldr	r3, [r3, #12]
 800a98a:	490e      	ldr	r1, [pc, #56]	; (800a9c4 <HAL_RCC_ClockConfig+0x244>)
 800a98c:	4313      	orrs	r3, r2
 800a98e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a990:	4b0b      	ldr	r3, [pc, #44]	; (800a9c0 <HAL_RCC_ClockConfig+0x240>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	f003 030f 	and.w	r3, r3, #15
 800a998:	683a      	ldr	r2, [r7, #0]
 800a99a:	429a      	cmp	r2, r3
 800a99c:	d214      	bcs.n	800a9c8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a99e:	4b08      	ldr	r3, [pc, #32]	; (800a9c0 <HAL_RCC_ClockConfig+0x240>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f023 020f 	bic.w	r2, r3, #15
 800a9a6:	4906      	ldr	r1, [pc, #24]	; (800a9c0 <HAL_RCC_ClockConfig+0x240>)
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	4313      	orrs	r3, r2
 800a9ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a9ae:	4b04      	ldr	r3, [pc, #16]	; (800a9c0 <HAL_RCC_ClockConfig+0x240>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	f003 030f 	and.w	r3, r3, #15
 800a9b6:	683a      	ldr	r2, [r7, #0]
 800a9b8:	429a      	cmp	r2, r3
 800a9ba:	d005      	beq.n	800a9c8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a9bc:	2301      	movs	r3, #1
 800a9be:	e086      	b.n	800aace <HAL_RCC_ClockConfig+0x34e>
 800a9c0:	52002000 	.word	0x52002000
 800a9c4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	f003 0304 	and.w	r3, r3, #4
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d010      	beq.n	800a9f6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	691a      	ldr	r2, [r3, #16]
 800a9d8:	4b3f      	ldr	r3, [pc, #252]	; (800aad8 <HAL_RCC_ClockConfig+0x358>)
 800a9da:	699b      	ldr	r3, [r3, #24]
 800a9dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a9e0:	429a      	cmp	r2, r3
 800a9e2:	d208      	bcs.n	800a9f6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a9e4:	4b3c      	ldr	r3, [pc, #240]	; (800aad8 <HAL_RCC_ClockConfig+0x358>)
 800a9e6:	699b      	ldr	r3, [r3, #24]
 800a9e8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	691b      	ldr	r3, [r3, #16]
 800a9f0:	4939      	ldr	r1, [pc, #228]	; (800aad8 <HAL_RCC_ClockConfig+0x358>)
 800a9f2:	4313      	orrs	r3, r2
 800a9f4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f003 0308 	and.w	r3, r3, #8
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d010      	beq.n	800aa24 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	695a      	ldr	r2, [r3, #20]
 800aa06:	4b34      	ldr	r3, [pc, #208]	; (800aad8 <HAL_RCC_ClockConfig+0x358>)
 800aa08:	69db      	ldr	r3, [r3, #28]
 800aa0a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800aa0e:	429a      	cmp	r2, r3
 800aa10:	d208      	bcs.n	800aa24 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800aa12:	4b31      	ldr	r3, [pc, #196]	; (800aad8 <HAL_RCC_ClockConfig+0x358>)
 800aa14:	69db      	ldr	r3, [r3, #28]
 800aa16:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	695b      	ldr	r3, [r3, #20]
 800aa1e:	492e      	ldr	r1, [pc, #184]	; (800aad8 <HAL_RCC_ClockConfig+0x358>)
 800aa20:	4313      	orrs	r3, r2
 800aa22:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	f003 0310 	and.w	r3, r3, #16
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d010      	beq.n	800aa52 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	699a      	ldr	r2, [r3, #24]
 800aa34:	4b28      	ldr	r3, [pc, #160]	; (800aad8 <HAL_RCC_ClockConfig+0x358>)
 800aa36:	69db      	ldr	r3, [r3, #28]
 800aa38:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800aa3c:	429a      	cmp	r2, r3
 800aa3e:	d208      	bcs.n	800aa52 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800aa40:	4b25      	ldr	r3, [pc, #148]	; (800aad8 <HAL_RCC_ClockConfig+0x358>)
 800aa42:	69db      	ldr	r3, [r3, #28]
 800aa44:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	699b      	ldr	r3, [r3, #24]
 800aa4c:	4922      	ldr	r1, [pc, #136]	; (800aad8 <HAL_RCC_ClockConfig+0x358>)
 800aa4e:	4313      	orrs	r3, r2
 800aa50:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f003 0320 	and.w	r3, r3, #32
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d010      	beq.n	800aa80 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	69da      	ldr	r2, [r3, #28]
 800aa62:	4b1d      	ldr	r3, [pc, #116]	; (800aad8 <HAL_RCC_ClockConfig+0x358>)
 800aa64:	6a1b      	ldr	r3, [r3, #32]
 800aa66:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800aa6a:	429a      	cmp	r2, r3
 800aa6c:	d208      	bcs.n	800aa80 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800aa6e:	4b1a      	ldr	r3, [pc, #104]	; (800aad8 <HAL_RCC_ClockConfig+0x358>)
 800aa70:	6a1b      	ldr	r3, [r3, #32]
 800aa72:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	69db      	ldr	r3, [r3, #28]
 800aa7a:	4917      	ldr	r1, [pc, #92]	; (800aad8 <HAL_RCC_ClockConfig+0x358>)
 800aa7c:	4313      	orrs	r3, r2
 800aa7e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800aa80:	f000 f844 	bl	800ab0c <HAL_RCC_GetSysClockFreq>
 800aa84:	4602      	mov	r2, r0
 800aa86:	4b14      	ldr	r3, [pc, #80]	; (800aad8 <HAL_RCC_ClockConfig+0x358>)
 800aa88:	699b      	ldr	r3, [r3, #24]
 800aa8a:	0a1b      	lsrs	r3, r3, #8
 800aa8c:	f003 030f 	and.w	r3, r3, #15
 800aa90:	4912      	ldr	r1, [pc, #72]	; (800aadc <HAL_RCC_ClockConfig+0x35c>)
 800aa92:	5ccb      	ldrb	r3, [r1, r3]
 800aa94:	f003 031f 	and.w	r3, r3, #31
 800aa98:	fa22 f303 	lsr.w	r3, r2, r3
 800aa9c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800aa9e:	4b0e      	ldr	r3, [pc, #56]	; (800aad8 <HAL_RCC_ClockConfig+0x358>)
 800aaa0:	699b      	ldr	r3, [r3, #24]
 800aaa2:	f003 030f 	and.w	r3, r3, #15
 800aaa6:	4a0d      	ldr	r2, [pc, #52]	; (800aadc <HAL_RCC_ClockConfig+0x35c>)
 800aaa8:	5cd3      	ldrb	r3, [r2, r3]
 800aaaa:	f003 031f 	and.w	r3, r3, #31
 800aaae:	693a      	ldr	r2, [r7, #16]
 800aab0:	fa22 f303 	lsr.w	r3, r2, r3
 800aab4:	4a0a      	ldr	r2, [pc, #40]	; (800aae0 <HAL_RCC_ClockConfig+0x360>)
 800aab6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800aab8:	4a0a      	ldr	r2, [pc, #40]	; (800aae4 <HAL_RCC_ClockConfig+0x364>)
 800aaba:	693b      	ldr	r3, [r7, #16]
 800aabc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800aabe:	4b0a      	ldr	r3, [pc, #40]	; (800aae8 <HAL_RCC_ClockConfig+0x368>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	4618      	mov	r0, r3
 800aac4:	f7f9 fb5c 	bl	8004180 <HAL_InitTick>
 800aac8:	4603      	mov	r3, r0
 800aaca:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800aacc:	7bfb      	ldrb	r3, [r7, #15]
}
 800aace:	4618      	mov	r0, r3
 800aad0:	3718      	adds	r7, #24
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}
 800aad6:	bf00      	nop
 800aad8:	58024400 	.word	0x58024400
 800aadc:	08020990 	.word	0x08020990
 800aae0:	20000010 	.word	0x20000010
 800aae4:	2000000c 	.word	0x2000000c
 800aae8:	20000024 	.word	0x20000024

0800aaec <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800aaec:	b480      	push	{r7}
 800aaee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 800aaf0:	4b05      	ldr	r3, [pc, #20]	; (800ab08 <HAL_RCC_EnableCSS+0x1c>)
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	4a04      	ldr	r2, [pc, #16]	; (800ab08 <HAL_RCC_EnableCSS+0x1c>)
 800aaf6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800aafa:	6013      	str	r3, [r2, #0]
}
 800aafc:	bf00      	nop
 800aafe:	46bd      	mov	sp, r7
 800ab00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab04:	4770      	bx	lr
 800ab06:	bf00      	nop
 800ab08:	58024400 	.word	0x58024400

0800ab0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ab0c:	b480      	push	{r7}
 800ab0e:	b089      	sub	sp, #36	; 0x24
 800ab10:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ab12:	4bb3      	ldr	r3, [pc, #716]	; (800ade0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ab14:	691b      	ldr	r3, [r3, #16]
 800ab16:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ab1a:	2b18      	cmp	r3, #24
 800ab1c:	f200 8155 	bhi.w	800adca <HAL_RCC_GetSysClockFreq+0x2be>
 800ab20:	a201      	add	r2, pc, #4	; (adr r2, 800ab28 <HAL_RCC_GetSysClockFreq+0x1c>)
 800ab22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab26:	bf00      	nop
 800ab28:	0800ab8d 	.word	0x0800ab8d
 800ab2c:	0800adcb 	.word	0x0800adcb
 800ab30:	0800adcb 	.word	0x0800adcb
 800ab34:	0800adcb 	.word	0x0800adcb
 800ab38:	0800adcb 	.word	0x0800adcb
 800ab3c:	0800adcb 	.word	0x0800adcb
 800ab40:	0800adcb 	.word	0x0800adcb
 800ab44:	0800adcb 	.word	0x0800adcb
 800ab48:	0800abb3 	.word	0x0800abb3
 800ab4c:	0800adcb 	.word	0x0800adcb
 800ab50:	0800adcb 	.word	0x0800adcb
 800ab54:	0800adcb 	.word	0x0800adcb
 800ab58:	0800adcb 	.word	0x0800adcb
 800ab5c:	0800adcb 	.word	0x0800adcb
 800ab60:	0800adcb 	.word	0x0800adcb
 800ab64:	0800adcb 	.word	0x0800adcb
 800ab68:	0800abb9 	.word	0x0800abb9
 800ab6c:	0800adcb 	.word	0x0800adcb
 800ab70:	0800adcb 	.word	0x0800adcb
 800ab74:	0800adcb 	.word	0x0800adcb
 800ab78:	0800adcb 	.word	0x0800adcb
 800ab7c:	0800adcb 	.word	0x0800adcb
 800ab80:	0800adcb 	.word	0x0800adcb
 800ab84:	0800adcb 	.word	0x0800adcb
 800ab88:	0800abbf 	.word	0x0800abbf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ab8c:	4b94      	ldr	r3, [pc, #592]	; (800ade0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f003 0320 	and.w	r3, r3, #32
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d009      	beq.n	800abac <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ab98:	4b91      	ldr	r3, [pc, #580]	; (800ade0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	08db      	lsrs	r3, r3, #3
 800ab9e:	f003 0303 	and.w	r3, r3, #3
 800aba2:	4a90      	ldr	r2, [pc, #576]	; (800ade4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800aba4:	fa22 f303 	lsr.w	r3, r2, r3
 800aba8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800abaa:	e111      	b.n	800add0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800abac:	4b8d      	ldr	r3, [pc, #564]	; (800ade4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800abae:	61bb      	str	r3, [r7, #24]
      break;
 800abb0:	e10e      	b.n	800add0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800abb2:	4b8d      	ldr	r3, [pc, #564]	; (800ade8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800abb4:	61bb      	str	r3, [r7, #24]
      break;
 800abb6:	e10b      	b.n	800add0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800abb8:	4b8c      	ldr	r3, [pc, #560]	; (800adec <HAL_RCC_GetSysClockFreq+0x2e0>)
 800abba:	61bb      	str	r3, [r7, #24]
      break;
 800abbc:	e108      	b.n	800add0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800abbe:	4b88      	ldr	r3, [pc, #544]	; (800ade0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800abc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abc2:	f003 0303 	and.w	r3, r3, #3
 800abc6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800abc8:	4b85      	ldr	r3, [pc, #532]	; (800ade0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800abca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abcc:	091b      	lsrs	r3, r3, #4
 800abce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800abd2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800abd4:	4b82      	ldr	r3, [pc, #520]	; (800ade0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800abd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abd8:	f003 0301 	and.w	r3, r3, #1
 800abdc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800abde:	4b80      	ldr	r3, [pc, #512]	; (800ade0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800abe0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abe2:	08db      	lsrs	r3, r3, #3
 800abe4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800abe8:	68fa      	ldr	r2, [r7, #12]
 800abea:	fb02 f303 	mul.w	r3, r2, r3
 800abee:	ee07 3a90 	vmov	s15, r3
 800abf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abf6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	f000 80e1 	beq.w	800adc4 <HAL_RCC_GetSysClockFreq+0x2b8>
 800ac02:	697b      	ldr	r3, [r7, #20]
 800ac04:	2b02      	cmp	r3, #2
 800ac06:	f000 8083 	beq.w	800ad10 <HAL_RCC_GetSysClockFreq+0x204>
 800ac0a:	697b      	ldr	r3, [r7, #20]
 800ac0c:	2b02      	cmp	r3, #2
 800ac0e:	f200 80a1 	bhi.w	800ad54 <HAL_RCC_GetSysClockFreq+0x248>
 800ac12:	697b      	ldr	r3, [r7, #20]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d003      	beq.n	800ac20 <HAL_RCC_GetSysClockFreq+0x114>
 800ac18:	697b      	ldr	r3, [r7, #20]
 800ac1a:	2b01      	cmp	r3, #1
 800ac1c:	d056      	beq.n	800accc <HAL_RCC_GetSysClockFreq+0x1c0>
 800ac1e:	e099      	b.n	800ad54 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ac20:	4b6f      	ldr	r3, [pc, #444]	; (800ade0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f003 0320 	and.w	r3, r3, #32
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d02d      	beq.n	800ac88 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ac2c:	4b6c      	ldr	r3, [pc, #432]	; (800ade0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	08db      	lsrs	r3, r3, #3
 800ac32:	f003 0303 	and.w	r3, r3, #3
 800ac36:	4a6b      	ldr	r2, [pc, #428]	; (800ade4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ac38:	fa22 f303 	lsr.w	r3, r2, r3
 800ac3c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	ee07 3a90 	vmov	s15, r3
 800ac44:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac48:	693b      	ldr	r3, [r7, #16]
 800ac4a:	ee07 3a90 	vmov	s15, r3
 800ac4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac56:	4b62      	ldr	r3, [pc, #392]	; (800ade0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ac58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac5e:	ee07 3a90 	vmov	s15, r3
 800ac62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac66:	ed97 6a02 	vldr	s12, [r7, #8]
 800ac6a:	eddf 5a61 	vldr	s11, [pc, #388]	; 800adf0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ac6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ac7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac82:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800ac86:	e087      	b.n	800ad98 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ac88:	693b      	ldr	r3, [r7, #16]
 800ac8a:	ee07 3a90 	vmov	s15, r3
 800ac8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac92:	eddf 6a58 	vldr	s13, [pc, #352]	; 800adf4 <HAL_RCC_GetSysClockFreq+0x2e8>
 800ac96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac9a:	4b51      	ldr	r3, [pc, #324]	; (800ade0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ac9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aca2:	ee07 3a90 	vmov	s15, r3
 800aca6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800acaa:	ed97 6a02 	vldr	s12, [r7, #8]
 800acae:	eddf 5a50 	vldr	s11, [pc, #320]	; 800adf0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800acb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800acb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800acba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800acbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800acc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acc6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800acca:	e065      	b.n	800ad98 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800accc:	693b      	ldr	r3, [r7, #16]
 800acce:	ee07 3a90 	vmov	s15, r3
 800acd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acd6:	eddf 6a48 	vldr	s13, [pc, #288]	; 800adf8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800acda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800acde:	4b40      	ldr	r3, [pc, #256]	; (800ade0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ace0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ace2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ace6:	ee07 3a90 	vmov	s15, r3
 800acea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800acee:	ed97 6a02 	vldr	s12, [r7, #8]
 800acf2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800adf0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800acf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800acfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800acfe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ad02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad06:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad0a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ad0e:	e043      	b.n	800ad98 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ad10:	693b      	ldr	r3, [r7, #16]
 800ad12:	ee07 3a90 	vmov	s15, r3
 800ad16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad1a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800adfc <HAL_RCC_GetSysClockFreq+0x2f0>
 800ad1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad22:	4b2f      	ldr	r3, [pc, #188]	; (800ade0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ad24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad2a:	ee07 3a90 	vmov	s15, r3
 800ad2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad32:	ed97 6a02 	vldr	s12, [r7, #8]
 800ad36:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800adf0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ad3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ad46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad4e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ad52:	e021      	b.n	800ad98 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ad54:	693b      	ldr	r3, [r7, #16]
 800ad56:	ee07 3a90 	vmov	s15, r3
 800ad5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad5e:	eddf 6a26 	vldr	s13, [pc, #152]	; 800adf8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800ad62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad66:	4b1e      	ldr	r3, [pc, #120]	; (800ade0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ad68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad6e:	ee07 3a90 	vmov	s15, r3
 800ad72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad76:	ed97 6a02 	vldr	s12, [r7, #8]
 800ad7a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800adf0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ad7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ad8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad92:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ad96:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800ad98:	4b11      	ldr	r3, [pc, #68]	; (800ade0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ad9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad9c:	0a5b      	lsrs	r3, r3, #9
 800ad9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ada2:	3301      	adds	r3, #1
 800ada4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	ee07 3a90 	vmov	s15, r3
 800adac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800adb0:	edd7 6a07 	vldr	s13, [r7, #28]
 800adb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800adb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800adbc:	ee17 3a90 	vmov	r3, s15
 800adc0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800adc2:	e005      	b.n	800add0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800adc4:	2300      	movs	r3, #0
 800adc6:	61bb      	str	r3, [r7, #24]
      break;
 800adc8:	e002      	b.n	800add0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800adca:	4b07      	ldr	r3, [pc, #28]	; (800ade8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800adcc:	61bb      	str	r3, [r7, #24]
      break;
 800adce:	bf00      	nop
  }

  return sysclockfreq;
 800add0:	69bb      	ldr	r3, [r7, #24]
}
 800add2:	4618      	mov	r0, r3
 800add4:	3724      	adds	r7, #36	; 0x24
 800add6:	46bd      	mov	sp, r7
 800add8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800addc:	4770      	bx	lr
 800adde:	bf00      	nop
 800ade0:	58024400 	.word	0x58024400
 800ade4:	03d09000 	.word	0x03d09000
 800ade8:	003d0900 	.word	0x003d0900
 800adec:	00989680 	.word	0x00989680
 800adf0:	46000000 	.word	0x46000000
 800adf4:	4c742400 	.word	0x4c742400
 800adf8:	4a742400 	.word	0x4a742400
 800adfc:	4b189680 	.word	0x4b189680

0800ae00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b082      	sub	sp, #8
 800ae04:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800ae06:	f7ff fe81 	bl	800ab0c <HAL_RCC_GetSysClockFreq>
 800ae0a:	4602      	mov	r2, r0
 800ae0c:	4b10      	ldr	r3, [pc, #64]	; (800ae50 <HAL_RCC_GetHCLKFreq+0x50>)
 800ae0e:	699b      	ldr	r3, [r3, #24]
 800ae10:	0a1b      	lsrs	r3, r3, #8
 800ae12:	f003 030f 	and.w	r3, r3, #15
 800ae16:	490f      	ldr	r1, [pc, #60]	; (800ae54 <HAL_RCC_GetHCLKFreq+0x54>)
 800ae18:	5ccb      	ldrb	r3, [r1, r3]
 800ae1a:	f003 031f 	and.w	r3, r3, #31
 800ae1e:	fa22 f303 	lsr.w	r3, r2, r3
 800ae22:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ae24:	4b0a      	ldr	r3, [pc, #40]	; (800ae50 <HAL_RCC_GetHCLKFreq+0x50>)
 800ae26:	699b      	ldr	r3, [r3, #24]
 800ae28:	f003 030f 	and.w	r3, r3, #15
 800ae2c:	4a09      	ldr	r2, [pc, #36]	; (800ae54 <HAL_RCC_GetHCLKFreq+0x54>)
 800ae2e:	5cd3      	ldrb	r3, [r2, r3]
 800ae30:	f003 031f 	and.w	r3, r3, #31
 800ae34:	687a      	ldr	r2, [r7, #4]
 800ae36:	fa22 f303 	lsr.w	r3, r2, r3
 800ae3a:	4a07      	ldr	r2, [pc, #28]	; (800ae58 <HAL_RCC_GetHCLKFreq+0x58>)
 800ae3c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800ae3e:	4a07      	ldr	r2, [pc, #28]	; (800ae5c <HAL_RCC_GetHCLKFreq+0x5c>)
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800ae44:	4b04      	ldr	r3, [pc, #16]	; (800ae58 <HAL_RCC_GetHCLKFreq+0x58>)
 800ae46:	681b      	ldr	r3, [r3, #0]
}
 800ae48:	4618      	mov	r0, r3
 800ae4a:	3708      	adds	r7, #8
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	bd80      	pop	{r7, pc}
 800ae50:	58024400 	.word	0x58024400
 800ae54:	08020990 	.word	0x08020990
 800ae58:	20000010 	.word	0x20000010
 800ae5c:	2000000c 	.word	0x2000000c

0800ae60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ae60:	b580      	push	{r7, lr}
 800ae62:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800ae64:	f7ff ffcc 	bl	800ae00 <HAL_RCC_GetHCLKFreq>
 800ae68:	4602      	mov	r2, r0
 800ae6a:	4b06      	ldr	r3, [pc, #24]	; (800ae84 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ae6c:	69db      	ldr	r3, [r3, #28]
 800ae6e:	091b      	lsrs	r3, r3, #4
 800ae70:	f003 0307 	and.w	r3, r3, #7
 800ae74:	4904      	ldr	r1, [pc, #16]	; (800ae88 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ae76:	5ccb      	ldrb	r3, [r1, r3]
 800ae78:	f003 031f 	and.w	r3, r3, #31
 800ae7c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800ae80:	4618      	mov	r0, r3
 800ae82:	bd80      	pop	{r7, pc}
 800ae84:	58024400 	.word	0x58024400
 800ae88:	08020990 	.word	0x08020990

0800ae8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800ae90:	f7ff ffb6 	bl	800ae00 <HAL_RCC_GetHCLKFreq>
 800ae94:	4602      	mov	r2, r0
 800ae96:	4b06      	ldr	r3, [pc, #24]	; (800aeb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ae98:	69db      	ldr	r3, [r3, #28]
 800ae9a:	0a1b      	lsrs	r3, r3, #8
 800ae9c:	f003 0307 	and.w	r3, r3, #7
 800aea0:	4904      	ldr	r1, [pc, #16]	; (800aeb4 <HAL_RCC_GetPCLK2Freq+0x28>)
 800aea2:	5ccb      	ldrb	r3, [r1, r3]
 800aea4:	f003 031f 	and.w	r3, r3, #31
 800aea8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800aeac:	4618      	mov	r0, r3
 800aeae:	bd80      	pop	{r7, pc}
 800aeb0:	58024400 	.word	0x58024400
 800aeb4:	08020990 	.word	0x08020990

0800aeb8 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 800aebc:	4b07      	ldr	r3, [pc, #28]	; (800aedc <HAL_RCC_NMI_IRQHandler+0x24>)
 800aebe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aec0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aec4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aec8:	d105      	bne.n	800aed6 <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800aeca:	f000 f809 	bl	800aee0 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800aece:	4b03      	ldr	r3, [pc, #12]	; (800aedc <HAL_RCC_NMI_IRQHandler+0x24>)
 800aed0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800aed4:	669a      	str	r2, [r3, #104]	; 0x68
  }
}
 800aed6:	bf00      	nop
 800aed8:	bd80      	pop	{r7, pc}
 800aeda:	bf00      	nop
 800aedc:	58024400 	.word	0x58024400

0800aee0 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800aee0:	b480      	push	{r7}
 800aee2:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800aee4:	bf00      	nop
 800aee6:	46bd      	mov	sp, r7
 800aee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeec:	4770      	bx	lr
	...

0800aef0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800aef0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aef4:	b0ca      	sub	sp, #296	; 0x128
 800aef6:	af00      	add	r7, sp, #0
 800aef8:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800aefc:	2300      	movs	r3, #0
 800aefe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800af02:	2300      	movs	r3, #0
 800af04:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800af08:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af10:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800af14:	2500      	movs	r5, #0
 800af16:	ea54 0305 	orrs.w	r3, r4, r5
 800af1a:	d049      	beq.n	800afb0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800af1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800af22:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800af26:	d02f      	beq.n	800af88 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800af28:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800af2c:	d828      	bhi.n	800af80 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800af2e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800af32:	d01a      	beq.n	800af6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800af34:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800af38:	d822      	bhi.n	800af80 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d003      	beq.n	800af46 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800af3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800af42:	d007      	beq.n	800af54 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800af44:	e01c      	b.n	800af80 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800af46:	4bb8      	ldr	r3, [pc, #736]	; (800b228 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800af48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af4a:	4ab7      	ldr	r2, [pc, #732]	; (800b228 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800af4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800af50:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800af52:	e01a      	b.n	800af8a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800af54:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af58:	3308      	adds	r3, #8
 800af5a:	2102      	movs	r1, #2
 800af5c:	4618      	mov	r0, r3
 800af5e:	f002 fbb7 	bl	800d6d0 <RCCEx_PLL2_Config>
 800af62:	4603      	mov	r3, r0
 800af64:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800af68:	e00f      	b.n	800af8a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800af6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af6e:	3328      	adds	r3, #40	; 0x28
 800af70:	2102      	movs	r1, #2
 800af72:	4618      	mov	r0, r3
 800af74:	f002 fc5e 	bl	800d834 <RCCEx_PLL3_Config>
 800af78:	4603      	mov	r3, r0
 800af7a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800af7e:	e004      	b.n	800af8a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800af80:	2301      	movs	r3, #1
 800af82:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800af86:	e000      	b.n	800af8a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800af88:	bf00      	nop
    }

    if (ret == HAL_OK)
 800af8a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d10a      	bne.n	800afa8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800af92:	4ba5      	ldr	r3, [pc, #660]	; (800b228 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800af94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af96:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800af9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800afa0:	4aa1      	ldr	r2, [pc, #644]	; (800b228 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800afa2:	430b      	orrs	r3, r1
 800afa4:	6513      	str	r3, [r2, #80]	; 0x50
 800afa6:	e003      	b.n	800afb0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afa8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800afac:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800afb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800afb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afb8:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800afbc:	f04f 0900 	mov.w	r9, #0
 800afc0:	ea58 0309 	orrs.w	r3, r8, r9
 800afc4:	d047      	beq.n	800b056 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800afc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800afca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afcc:	2b04      	cmp	r3, #4
 800afce:	d82a      	bhi.n	800b026 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800afd0:	a201      	add	r2, pc, #4	; (adr r2, 800afd8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800afd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afd6:	bf00      	nop
 800afd8:	0800afed 	.word	0x0800afed
 800afdc:	0800affb 	.word	0x0800affb
 800afe0:	0800b011 	.word	0x0800b011
 800afe4:	0800b02f 	.word	0x0800b02f
 800afe8:	0800b02f 	.word	0x0800b02f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800afec:	4b8e      	ldr	r3, [pc, #568]	; (800b228 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800afee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aff0:	4a8d      	ldr	r2, [pc, #564]	; (800b228 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aff2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aff6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aff8:	e01a      	b.n	800b030 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800affa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800affe:	3308      	adds	r3, #8
 800b000:	2100      	movs	r1, #0
 800b002:	4618      	mov	r0, r3
 800b004:	f002 fb64 	bl	800d6d0 <RCCEx_PLL2_Config>
 800b008:	4603      	mov	r3, r0
 800b00a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b00e:	e00f      	b.n	800b030 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b010:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b014:	3328      	adds	r3, #40	; 0x28
 800b016:	2100      	movs	r1, #0
 800b018:	4618      	mov	r0, r3
 800b01a:	f002 fc0b 	bl	800d834 <RCCEx_PLL3_Config>
 800b01e:	4603      	mov	r3, r0
 800b020:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b024:	e004      	b.n	800b030 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b026:	2301      	movs	r3, #1
 800b028:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b02c:	e000      	b.n	800b030 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800b02e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b030:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b034:	2b00      	cmp	r3, #0
 800b036:	d10a      	bne.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b038:	4b7b      	ldr	r3, [pc, #492]	; (800b228 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b03a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b03c:	f023 0107 	bic.w	r1, r3, #7
 800b040:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b046:	4a78      	ldr	r2, [pc, #480]	; (800b228 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b048:	430b      	orrs	r3, r1
 800b04a:	6513      	str	r3, [r2, #80]	; 0x50
 800b04c:	e003      	b.n	800b056 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b04e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b052:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b056:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b05a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b05e:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800b062:	f04f 0b00 	mov.w	fp, #0
 800b066:	ea5a 030b 	orrs.w	r3, sl, fp
 800b06a:	d04c      	beq.n	800b106 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800b06c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b070:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b072:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b076:	d030      	beq.n	800b0da <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800b078:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b07c:	d829      	bhi.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b07e:	2bc0      	cmp	r3, #192	; 0xc0
 800b080:	d02d      	beq.n	800b0de <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800b082:	2bc0      	cmp	r3, #192	; 0xc0
 800b084:	d825      	bhi.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b086:	2b80      	cmp	r3, #128	; 0x80
 800b088:	d018      	beq.n	800b0bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800b08a:	2b80      	cmp	r3, #128	; 0x80
 800b08c:	d821      	bhi.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d002      	beq.n	800b098 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800b092:	2b40      	cmp	r3, #64	; 0x40
 800b094:	d007      	beq.n	800b0a6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800b096:	e01c      	b.n	800b0d2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b098:	4b63      	ldr	r3, [pc, #396]	; (800b228 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b09a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b09c:	4a62      	ldr	r2, [pc, #392]	; (800b228 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b09e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b0a2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b0a4:	e01c      	b.n	800b0e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b0a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0aa:	3308      	adds	r3, #8
 800b0ac:	2100      	movs	r1, #0
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f002 fb0e 	bl	800d6d0 <RCCEx_PLL2_Config>
 800b0b4:	4603      	mov	r3, r0
 800b0b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b0ba:	e011      	b.n	800b0e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b0bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0c0:	3328      	adds	r3, #40	; 0x28
 800b0c2:	2100      	movs	r1, #0
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	f002 fbb5 	bl	800d834 <RCCEx_PLL3_Config>
 800b0ca:	4603      	mov	r3, r0
 800b0cc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b0d0:	e006      	b.n	800b0e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b0d8:	e002      	b.n	800b0e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b0da:	bf00      	nop
 800b0dc:	e000      	b.n	800b0e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b0de:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b0e0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d10a      	bne.n	800b0fe <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800b0e8:	4b4f      	ldr	r3, [pc, #316]	; (800b228 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b0ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b0ec:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800b0f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b0f6:	4a4c      	ldr	r2, [pc, #304]	; (800b228 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b0f8:	430b      	orrs	r3, r1
 800b0fa:	6513      	str	r3, [r2, #80]	; 0x50
 800b0fc:	e003      	b.n	800b106 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b0fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b102:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b106:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b10a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b10e:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800b112:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800b116:	2300      	movs	r3, #0
 800b118:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800b11c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 800b120:	460b      	mov	r3, r1
 800b122:	4313      	orrs	r3, r2
 800b124:	d053      	beq.n	800b1ce <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800b126:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b12a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800b12e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b132:	d035      	beq.n	800b1a0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800b134:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b138:	d82e      	bhi.n	800b198 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b13a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b13e:	d031      	beq.n	800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800b140:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b144:	d828      	bhi.n	800b198 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b146:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b14a:	d01a      	beq.n	800b182 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800b14c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b150:	d822      	bhi.n	800b198 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b152:	2b00      	cmp	r3, #0
 800b154:	d003      	beq.n	800b15e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800b156:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b15a:	d007      	beq.n	800b16c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800b15c:	e01c      	b.n	800b198 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b15e:	4b32      	ldr	r3, [pc, #200]	; (800b228 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b162:	4a31      	ldr	r2, [pc, #196]	; (800b228 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b164:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b168:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b16a:	e01c      	b.n	800b1a6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b16c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b170:	3308      	adds	r3, #8
 800b172:	2100      	movs	r1, #0
 800b174:	4618      	mov	r0, r3
 800b176:	f002 faab 	bl	800d6d0 <RCCEx_PLL2_Config>
 800b17a:	4603      	mov	r3, r0
 800b17c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b180:	e011      	b.n	800b1a6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b182:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b186:	3328      	adds	r3, #40	; 0x28
 800b188:	2100      	movs	r1, #0
 800b18a:	4618      	mov	r0, r3
 800b18c:	f002 fb52 	bl	800d834 <RCCEx_PLL3_Config>
 800b190:	4603      	mov	r3, r0
 800b192:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b196:	e006      	b.n	800b1a6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b198:	2301      	movs	r3, #1
 800b19a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b19e:	e002      	b.n	800b1a6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b1a0:	bf00      	nop
 800b1a2:	e000      	b.n	800b1a6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b1a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b1a6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d10b      	bne.n	800b1c6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b1ae:	4b1e      	ldr	r3, [pc, #120]	; (800b228 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b1b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b1b2:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800b1b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1ba:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800b1be:	4a1a      	ldr	r2, [pc, #104]	; (800b228 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b1c0:	430b      	orrs	r3, r1
 800b1c2:	6593      	str	r3, [r2, #88]	; 0x58
 800b1c4:	e003      	b.n	800b1ce <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b1c6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b1ca:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b1ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1d6:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800b1da:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b1de:	2300      	movs	r3, #0
 800b1e0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800b1e4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800b1e8:	460b      	mov	r3, r1
 800b1ea:	4313      	orrs	r3, r2
 800b1ec:	d056      	beq.n	800b29c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800b1ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1f2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800b1f6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b1fa:	d038      	beq.n	800b26e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800b1fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b200:	d831      	bhi.n	800b266 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b202:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b206:	d034      	beq.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800b208:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b20c:	d82b      	bhi.n	800b266 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b20e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b212:	d01d      	beq.n	800b250 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800b214:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b218:	d825      	bhi.n	800b266 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d006      	beq.n	800b22c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800b21e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b222:	d00a      	beq.n	800b23a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800b224:	e01f      	b.n	800b266 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b226:	bf00      	nop
 800b228:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b22c:	4ba2      	ldr	r3, [pc, #648]	; (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b22e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b230:	4aa1      	ldr	r2, [pc, #644]	; (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b232:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b236:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b238:	e01c      	b.n	800b274 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b23a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b23e:	3308      	adds	r3, #8
 800b240:	2100      	movs	r1, #0
 800b242:	4618      	mov	r0, r3
 800b244:	f002 fa44 	bl	800d6d0 <RCCEx_PLL2_Config>
 800b248:	4603      	mov	r3, r0
 800b24a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b24e:	e011      	b.n	800b274 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b250:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b254:	3328      	adds	r3, #40	; 0x28
 800b256:	2100      	movs	r1, #0
 800b258:	4618      	mov	r0, r3
 800b25a:	f002 faeb 	bl	800d834 <RCCEx_PLL3_Config>
 800b25e:	4603      	mov	r3, r0
 800b260:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b264:	e006      	b.n	800b274 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b266:	2301      	movs	r3, #1
 800b268:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b26c:	e002      	b.n	800b274 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b26e:	bf00      	nop
 800b270:	e000      	b.n	800b274 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b272:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b274:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d10b      	bne.n	800b294 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b27c:	4b8e      	ldr	r3, [pc, #568]	; (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b27e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b280:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800b284:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b288:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800b28c:	4a8a      	ldr	r2, [pc, #552]	; (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b28e:	430b      	orrs	r3, r1
 800b290:	6593      	str	r3, [r2, #88]	; 0x58
 800b292:	e003      	b.n	800b29c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b294:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b298:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b29c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2a4:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800b2a8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b2b2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800b2b6:	460b      	mov	r3, r1
 800b2b8:	4313      	orrs	r3, r2
 800b2ba:	d03a      	beq.n	800b332 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800b2bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b2c2:	2b30      	cmp	r3, #48	; 0x30
 800b2c4:	d01f      	beq.n	800b306 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800b2c6:	2b30      	cmp	r3, #48	; 0x30
 800b2c8:	d819      	bhi.n	800b2fe <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b2ca:	2b20      	cmp	r3, #32
 800b2cc:	d00c      	beq.n	800b2e8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800b2ce:	2b20      	cmp	r3, #32
 800b2d0:	d815      	bhi.n	800b2fe <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d019      	beq.n	800b30a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800b2d6:	2b10      	cmp	r3, #16
 800b2d8:	d111      	bne.n	800b2fe <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b2da:	4b77      	ldr	r3, [pc, #476]	; (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b2dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2de:	4a76      	ldr	r2, [pc, #472]	; (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b2e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b2e4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b2e6:	e011      	b.n	800b30c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b2e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2ec:	3308      	adds	r3, #8
 800b2ee:	2102      	movs	r1, #2
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	f002 f9ed 	bl	800d6d0 <RCCEx_PLL2_Config>
 800b2f6:	4603      	mov	r3, r0
 800b2f8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b2fc:	e006      	b.n	800b30c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b2fe:	2301      	movs	r3, #1
 800b300:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b304:	e002      	b.n	800b30c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b306:	bf00      	nop
 800b308:	e000      	b.n	800b30c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b30a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b30c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b310:	2b00      	cmp	r3, #0
 800b312:	d10a      	bne.n	800b32a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b314:	4b68      	ldr	r3, [pc, #416]	; (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b316:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b318:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800b31c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b322:	4a65      	ldr	r2, [pc, #404]	; (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b324:	430b      	orrs	r3, r1
 800b326:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b328:	e003      	b.n	800b332 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b32a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b32e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b332:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b33a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800b33e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800b342:	2300      	movs	r3, #0
 800b344:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800b348:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800b34c:	460b      	mov	r3, r1
 800b34e:	4313      	orrs	r3, r2
 800b350:	d051      	beq.n	800b3f6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800b352:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b356:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b358:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b35c:	d035      	beq.n	800b3ca <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800b35e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b362:	d82e      	bhi.n	800b3c2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b364:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b368:	d031      	beq.n	800b3ce <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800b36a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b36e:	d828      	bhi.n	800b3c2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b370:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b374:	d01a      	beq.n	800b3ac <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800b376:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b37a:	d822      	bhi.n	800b3c2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d003      	beq.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800b380:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b384:	d007      	beq.n	800b396 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800b386:	e01c      	b.n	800b3c2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b388:	4b4b      	ldr	r3, [pc, #300]	; (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b38a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b38c:	4a4a      	ldr	r2, [pc, #296]	; (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b38e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b392:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b394:	e01c      	b.n	800b3d0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b396:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b39a:	3308      	adds	r3, #8
 800b39c:	2100      	movs	r1, #0
 800b39e:	4618      	mov	r0, r3
 800b3a0:	f002 f996 	bl	800d6d0 <RCCEx_PLL2_Config>
 800b3a4:	4603      	mov	r3, r0
 800b3a6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b3aa:	e011      	b.n	800b3d0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b3ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3b0:	3328      	adds	r3, #40	; 0x28
 800b3b2:	2100      	movs	r1, #0
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	f002 fa3d 	bl	800d834 <RCCEx_PLL3_Config>
 800b3ba:	4603      	mov	r3, r0
 800b3bc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b3c0:	e006      	b.n	800b3d0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b3c2:	2301      	movs	r3, #1
 800b3c4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b3c8:	e002      	b.n	800b3d0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b3ca:	bf00      	nop
 800b3cc:	e000      	b.n	800b3d0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b3ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b3d0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d10a      	bne.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b3d8:	4b37      	ldr	r3, [pc, #220]	; (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b3da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b3dc:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800b3e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b3e6:	4a34      	ldr	r2, [pc, #208]	; (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b3e8:	430b      	orrs	r3, r1
 800b3ea:	6513      	str	r3, [r2, #80]	; 0x50
 800b3ec:	e003      	b.n	800b3f6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3ee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b3f2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b3f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3fe:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800b402:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b406:	2300      	movs	r3, #0
 800b408:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800b40c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800b410:	460b      	mov	r3, r1
 800b412:	4313      	orrs	r3, r2
 800b414:	d056      	beq.n	800b4c4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800b416:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b41a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b41c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b420:	d033      	beq.n	800b48a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800b422:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b426:	d82c      	bhi.n	800b482 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b428:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b42c:	d02f      	beq.n	800b48e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800b42e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b432:	d826      	bhi.n	800b482 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b434:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b438:	d02b      	beq.n	800b492 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800b43a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b43e:	d820      	bhi.n	800b482 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b440:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b444:	d012      	beq.n	800b46c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800b446:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b44a:	d81a      	bhi.n	800b482 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d022      	beq.n	800b496 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800b450:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b454:	d115      	bne.n	800b482 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b456:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b45a:	3308      	adds	r3, #8
 800b45c:	2101      	movs	r1, #1
 800b45e:	4618      	mov	r0, r3
 800b460:	f002 f936 	bl	800d6d0 <RCCEx_PLL2_Config>
 800b464:	4603      	mov	r3, r0
 800b466:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b46a:	e015      	b.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b46c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b470:	3328      	adds	r3, #40	; 0x28
 800b472:	2101      	movs	r1, #1
 800b474:	4618      	mov	r0, r3
 800b476:	f002 f9dd 	bl	800d834 <RCCEx_PLL3_Config>
 800b47a:	4603      	mov	r3, r0
 800b47c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b480:	e00a      	b.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b482:	2301      	movs	r3, #1
 800b484:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b488:	e006      	b.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b48a:	bf00      	nop
 800b48c:	e004      	b.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b48e:	bf00      	nop
 800b490:	e002      	b.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b492:	bf00      	nop
 800b494:	e000      	b.n	800b498 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b496:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b498:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d10d      	bne.n	800b4bc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b4a0:	4b05      	ldr	r3, [pc, #20]	; (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b4a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b4a4:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800b4a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b4ae:	4a02      	ldr	r2, [pc, #8]	; (800b4b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b4b0:	430b      	orrs	r3, r1
 800b4b2:	6513      	str	r3, [r2, #80]	; 0x50
 800b4b4:	e006      	b.n	800b4c4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800b4b6:	bf00      	nop
 800b4b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4bc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b4c0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b4c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4cc:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800b4d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b4da:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800b4de:	460b      	mov	r3, r1
 800b4e0:	4313      	orrs	r3, r2
 800b4e2:	d055      	beq.n	800b590 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800b4e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4e8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b4ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b4f0:	d033      	beq.n	800b55a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800b4f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b4f6:	d82c      	bhi.n	800b552 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b4f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b4fc:	d02f      	beq.n	800b55e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800b4fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b502:	d826      	bhi.n	800b552 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b504:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b508:	d02b      	beq.n	800b562 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800b50a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b50e:	d820      	bhi.n	800b552 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b510:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b514:	d012      	beq.n	800b53c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800b516:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b51a:	d81a      	bhi.n	800b552 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d022      	beq.n	800b566 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800b520:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b524:	d115      	bne.n	800b552 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b526:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b52a:	3308      	adds	r3, #8
 800b52c:	2101      	movs	r1, #1
 800b52e:	4618      	mov	r0, r3
 800b530:	f002 f8ce 	bl	800d6d0 <RCCEx_PLL2_Config>
 800b534:	4603      	mov	r3, r0
 800b536:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b53a:	e015      	b.n	800b568 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b53c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b540:	3328      	adds	r3, #40	; 0x28
 800b542:	2101      	movs	r1, #1
 800b544:	4618      	mov	r0, r3
 800b546:	f002 f975 	bl	800d834 <RCCEx_PLL3_Config>
 800b54a:	4603      	mov	r3, r0
 800b54c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b550:	e00a      	b.n	800b568 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800b552:	2301      	movs	r3, #1
 800b554:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b558:	e006      	b.n	800b568 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b55a:	bf00      	nop
 800b55c:	e004      	b.n	800b568 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b55e:	bf00      	nop
 800b560:	e002      	b.n	800b568 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b562:	bf00      	nop
 800b564:	e000      	b.n	800b568 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b566:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b568:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d10b      	bne.n	800b588 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b570:	4ba3      	ldr	r3, [pc, #652]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b572:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b574:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800b578:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b57c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b580:	4a9f      	ldr	r2, [pc, #636]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b582:	430b      	orrs	r3, r1
 800b584:	6593      	str	r3, [r2, #88]	; 0x58
 800b586:	e003      	b.n	800b590 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b588:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b58c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b590:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b594:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b598:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800b59c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b5a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b5aa:	460b      	mov	r3, r1
 800b5ac:	4313      	orrs	r3, r2
 800b5ae:	d037      	beq.n	800b620 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800b5b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b5b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b5ba:	d00e      	beq.n	800b5da <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800b5bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b5c0:	d816      	bhi.n	800b5f0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d018      	beq.n	800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800b5c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b5ca:	d111      	bne.n	800b5f0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b5cc:	4b8c      	ldr	r3, [pc, #560]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b5ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5d0:	4a8b      	ldr	r2, [pc, #556]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b5d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b5d6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b5d8:	e00f      	b.n	800b5fa <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b5da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5de:	3308      	adds	r3, #8
 800b5e0:	2101      	movs	r1, #1
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	f002 f874 	bl	800d6d0 <RCCEx_PLL2_Config>
 800b5e8:	4603      	mov	r3, r0
 800b5ea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b5ee:	e004      	b.n	800b5fa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b5f0:	2301      	movs	r3, #1
 800b5f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b5f6:	e000      	b.n	800b5fa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800b5f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b5fa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d10a      	bne.n	800b618 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b602:	4b7f      	ldr	r3, [pc, #508]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b604:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b606:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800b60a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b60e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b610:	4a7b      	ldr	r2, [pc, #492]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b612:	430b      	orrs	r3, r1
 800b614:	6513      	str	r3, [r2, #80]	; 0x50
 800b616:	e003      	b.n	800b620 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b618:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b61c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b620:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b624:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b628:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800b62c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b630:	2300      	movs	r3, #0
 800b632:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b636:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800b63a:	460b      	mov	r3, r1
 800b63c:	4313      	orrs	r3, r2
 800b63e:	d039      	beq.n	800b6b4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800b640:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b644:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b646:	2b03      	cmp	r3, #3
 800b648:	d81c      	bhi.n	800b684 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800b64a:	a201      	add	r2, pc, #4	; (adr r2, 800b650 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800b64c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b650:	0800b68d 	.word	0x0800b68d
 800b654:	0800b661 	.word	0x0800b661
 800b658:	0800b66f 	.word	0x0800b66f
 800b65c:	0800b68d 	.word	0x0800b68d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b660:	4b67      	ldr	r3, [pc, #412]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b664:	4a66      	ldr	r2, [pc, #408]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b666:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b66a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b66c:	e00f      	b.n	800b68e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b66e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b672:	3308      	adds	r3, #8
 800b674:	2102      	movs	r1, #2
 800b676:	4618      	mov	r0, r3
 800b678:	f002 f82a 	bl	800d6d0 <RCCEx_PLL2_Config>
 800b67c:	4603      	mov	r3, r0
 800b67e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b682:	e004      	b.n	800b68e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b684:	2301      	movs	r3, #1
 800b686:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b68a:	e000      	b.n	800b68e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800b68c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b68e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b692:	2b00      	cmp	r3, #0
 800b694:	d10a      	bne.n	800b6ac <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800b696:	4b5a      	ldr	r3, [pc, #360]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b69a:	f023 0103 	bic.w	r1, r3, #3
 800b69e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b6a4:	4a56      	ldr	r2, [pc, #344]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b6a6:	430b      	orrs	r3, r1
 800b6a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b6aa:	e003      	b.n	800b6b4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6ac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b6b0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b6b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6bc:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800b6c0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b6ca:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800b6ce:	460b      	mov	r3, r1
 800b6d0:	4313      	orrs	r3, r2
 800b6d2:	f000 809f 	beq.w	800b814 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b6d6:	4b4b      	ldr	r3, [pc, #300]	; (800b804 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	4a4a      	ldr	r2, [pc, #296]	; (800b804 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b6dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b6e0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b6e2:	f7f8 fd97 	bl	8004214 <HAL_GetTick>
 800b6e6:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b6ea:	e00b      	b.n	800b704 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b6ec:	f7f8 fd92 	bl	8004214 <HAL_GetTick>
 800b6f0:	4602      	mov	r2, r0
 800b6f2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b6f6:	1ad3      	subs	r3, r2, r3
 800b6f8:	2b64      	cmp	r3, #100	; 0x64
 800b6fa:	d903      	bls.n	800b704 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800b6fc:	2303      	movs	r3, #3
 800b6fe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b702:	e005      	b.n	800b710 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b704:	4b3f      	ldr	r3, [pc, #252]	; (800b804 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d0ed      	beq.n	800b6ec <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800b710:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b714:	2b00      	cmp	r3, #0
 800b716:	d179      	bne.n	800b80c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800b718:	4b39      	ldr	r3, [pc, #228]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b71a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b71c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b720:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b724:	4053      	eors	r3, r2
 800b726:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d015      	beq.n	800b75a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b72e:	4b34      	ldr	r3, [pc, #208]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b730:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b732:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b736:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b73a:	4b31      	ldr	r3, [pc, #196]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b73c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b73e:	4a30      	ldr	r2, [pc, #192]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b740:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b744:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b746:	4b2e      	ldr	r3, [pc, #184]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b748:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b74a:	4a2d      	ldr	r2, [pc, #180]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b74c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b750:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800b752:	4a2b      	ldr	r2, [pc, #172]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b754:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800b758:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800b75a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b75e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b762:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b766:	d118      	bne.n	800b79a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b768:	f7f8 fd54 	bl	8004214 <HAL_GetTick>
 800b76c:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b770:	e00d      	b.n	800b78e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b772:	f7f8 fd4f 	bl	8004214 <HAL_GetTick>
 800b776:	4602      	mov	r2, r0
 800b778:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b77c:	1ad2      	subs	r2, r2, r3
 800b77e:	f241 3388 	movw	r3, #5000	; 0x1388
 800b782:	429a      	cmp	r2, r3
 800b784:	d903      	bls.n	800b78e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800b786:	2303      	movs	r3, #3
 800b788:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 800b78c:	e005      	b.n	800b79a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b78e:	4b1c      	ldr	r3, [pc, #112]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b792:	f003 0302 	and.w	r3, r3, #2
 800b796:	2b00      	cmp	r3, #0
 800b798:	d0eb      	beq.n	800b772 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800b79a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d129      	bne.n	800b7f6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b7a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7a6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b7aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b7ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b7b2:	d10e      	bne.n	800b7d2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800b7b4:	4b12      	ldr	r3, [pc, #72]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b7b6:	691b      	ldr	r3, [r3, #16]
 800b7b8:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800b7bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7c0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b7c4:	091a      	lsrs	r2, r3, #4
 800b7c6:	4b10      	ldr	r3, [pc, #64]	; (800b808 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800b7c8:	4013      	ands	r3, r2
 800b7ca:	4a0d      	ldr	r2, [pc, #52]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b7cc:	430b      	orrs	r3, r1
 800b7ce:	6113      	str	r3, [r2, #16]
 800b7d0:	e005      	b.n	800b7de <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800b7d2:	4b0b      	ldr	r3, [pc, #44]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b7d4:	691b      	ldr	r3, [r3, #16]
 800b7d6:	4a0a      	ldr	r2, [pc, #40]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b7d8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b7dc:	6113      	str	r3, [r2, #16]
 800b7de:	4b08      	ldr	r3, [pc, #32]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b7e0:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800b7e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7e6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b7ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b7ee:	4a04      	ldr	r2, [pc, #16]	; (800b800 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b7f0:	430b      	orrs	r3, r1
 800b7f2:	6713      	str	r3, [r2, #112]	; 0x70
 800b7f4:	e00e      	b.n	800b814 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b7f6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b7fa:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 800b7fe:	e009      	b.n	800b814 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800b800:	58024400 	.word	0x58024400
 800b804:	58024800 	.word	0x58024800
 800b808:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b80c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b810:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b814:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b81c:	f002 0301 	and.w	r3, r2, #1
 800b820:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b824:	2300      	movs	r3, #0
 800b826:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b82a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b82e:	460b      	mov	r3, r1
 800b830:	4313      	orrs	r3, r2
 800b832:	f000 8089 	beq.w	800b948 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800b836:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b83a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b83c:	2b28      	cmp	r3, #40	; 0x28
 800b83e:	d86b      	bhi.n	800b918 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800b840:	a201      	add	r2, pc, #4	; (adr r2, 800b848 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800b842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b846:	bf00      	nop
 800b848:	0800b921 	.word	0x0800b921
 800b84c:	0800b919 	.word	0x0800b919
 800b850:	0800b919 	.word	0x0800b919
 800b854:	0800b919 	.word	0x0800b919
 800b858:	0800b919 	.word	0x0800b919
 800b85c:	0800b919 	.word	0x0800b919
 800b860:	0800b919 	.word	0x0800b919
 800b864:	0800b919 	.word	0x0800b919
 800b868:	0800b8ed 	.word	0x0800b8ed
 800b86c:	0800b919 	.word	0x0800b919
 800b870:	0800b919 	.word	0x0800b919
 800b874:	0800b919 	.word	0x0800b919
 800b878:	0800b919 	.word	0x0800b919
 800b87c:	0800b919 	.word	0x0800b919
 800b880:	0800b919 	.word	0x0800b919
 800b884:	0800b919 	.word	0x0800b919
 800b888:	0800b903 	.word	0x0800b903
 800b88c:	0800b919 	.word	0x0800b919
 800b890:	0800b919 	.word	0x0800b919
 800b894:	0800b919 	.word	0x0800b919
 800b898:	0800b919 	.word	0x0800b919
 800b89c:	0800b919 	.word	0x0800b919
 800b8a0:	0800b919 	.word	0x0800b919
 800b8a4:	0800b919 	.word	0x0800b919
 800b8a8:	0800b921 	.word	0x0800b921
 800b8ac:	0800b919 	.word	0x0800b919
 800b8b0:	0800b919 	.word	0x0800b919
 800b8b4:	0800b919 	.word	0x0800b919
 800b8b8:	0800b919 	.word	0x0800b919
 800b8bc:	0800b919 	.word	0x0800b919
 800b8c0:	0800b919 	.word	0x0800b919
 800b8c4:	0800b919 	.word	0x0800b919
 800b8c8:	0800b921 	.word	0x0800b921
 800b8cc:	0800b919 	.word	0x0800b919
 800b8d0:	0800b919 	.word	0x0800b919
 800b8d4:	0800b919 	.word	0x0800b919
 800b8d8:	0800b919 	.word	0x0800b919
 800b8dc:	0800b919 	.word	0x0800b919
 800b8e0:	0800b919 	.word	0x0800b919
 800b8e4:	0800b919 	.word	0x0800b919
 800b8e8:	0800b921 	.word	0x0800b921
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b8ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b8f0:	3308      	adds	r3, #8
 800b8f2:	2101      	movs	r1, #1
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	f001 feeb 	bl	800d6d0 <RCCEx_PLL2_Config>
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b900:	e00f      	b.n	800b922 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b902:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b906:	3328      	adds	r3, #40	; 0x28
 800b908:	2101      	movs	r1, #1
 800b90a:	4618      	mov	r0, r3
 800b90c:	f001 ff92 	bl	800d834 <RCCEx_PLL3_Config>
 800b910:	4603      	mov	r3, r0
 800b912:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b916:	e004      	b.n	800b922 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b918:	2301      	movs	r3, #1
 800b91a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b91e:	e000      	b.n	800b922 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800b920:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b922:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b926:	2b00      	cmp	r3, #0
 800b928:	d10a      	bne.n	800b940 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b92a:	4bbf      	ldr	r3, [pc, #764]	; (800bc28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b92c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b92e:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800b932:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b936:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b938:	4abb      	ldr	r2, [pc, #748]	; (800bc28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b93a:	430b      	orrs	r3, r1
 800b93c:	6553      	str	r3, [r2, #84]	; 0x54
 800b93e:	e003      	b.n	800b948 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b940:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b944:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b948:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b950:	f002 0302 	and.w	r3, r2, #2
 800b954:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b958:	2300      	movs	r3, #0
 800b95a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b95e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800b962:	460b      	mov	r3, r1
 800b964:	4313      	orrs	r3, r2
 800b966:	d041      	beq.n	800b9ec <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b968:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b96c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b96e:	2b05      	cmp	r3, #5
 800b970:	d824      	bhi.n	800b9bc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800b972:	a201      	add	r2, pc, #4	; (adr r2, 800b978 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800b974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b978:	0800b9c5 	.word	0x0800b9c5
 800b97c:	0800b991 	.word	0x0800b991
 800b980:	0800b9a7 	.word	0x0800b9a7
 800b984:	0800b9c5 	.word	0x0800b9c5
 800b988:	0800b9c5 	.word	0x0800b9c5
 800b98c:	0800b9c5 	.word	0x0800b9c5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b990:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b994:	3308      	adds	r3, #8
 800b996:	2101      	movs	r1, #1
 800b998:	4618      	mov	r0, r3
 800b99a:	f001 fe99 	bl	800d6d0 <RCCEx_PLL2_Config>
 800b99e:	4603      	mov	r3, r0
 800b9a0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b9a4:	e00f      	b.n	800b9c6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b9a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9aa:	3328      	adds	r3, #40	; 0x28
 800b9ac:	2101      	movs	r1, #1
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	f001 ff40 	bl	800d834 <RCCEx_PLL3_Config>
 800b9b4:	4603      	mov	r3, r0
 800b9b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b9ba:	e004      	b.n	800b9c6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b9bc:	2301      	movs	r3, #1
 800b9be:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b9c2:	e000      	b.n	800b9c6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800b9c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b9c6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d10a      	bne.n	800b9e4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b9ce:	4b96      	ldr	r3, [pc, #600]	; (800bc28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b9d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b9d2:	f023 0107 	bic.w	r1, r3, #7
 800b9d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b9dc:	4a92      	ldr	r2, [pc, #584]	; (800bc28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b9de:	430b      	orrs	r3, r1
 800b9e0:	6553      	str	r3, [r2, #84]	; 0x54
 800b9e2:	e003      	b.n	800b9ec <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9e4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b9e8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b9ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9f4:	f002 0304 	and.w	r3, r2, #4
 800b9f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ba02:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800ba06:	460b      	mov	r3, r1
 800ba08:	4313      	orrs	r3, r2
 800ba0a:	d044      	beq.n	800ba96 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800ba0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ba14:	2b05      	cmp	r3, #5
 800ba16:	d825      	bhi.n	800ba64 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800ba18:	a201      	add	r2, pc, #4	; (adr r2, 800ba20 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800ba1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba1e:	bf00      	nop
 800ba20:	0800ba6d 	.word	0x0800ba6d
 800ba24:	0800ba39 	.word	0x0800ba39
 800ba28:	0800ba4f 	.word	0x0800ba4f
 800ba2c:	0800ba6d 	.word	0x0800ba6d
 800ba30:	0800ba6d 	.word	0x0800ba6d
 800ba34:	0800ba6d 	.word	0x0800ba6d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ba38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba3c:	3308      	adds	r3, #8
 800ba3e:	2101      	movs	r1, #1
 800ba40:	4618      	mov	r0, r3
 800ba42:	f001 fe45 	bl	800d6d0 <RCCEx_PLL2_Config>
 800ba46:	4603      	mov	r3, r0
 800ba48:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ba4c:	e00f      	b.n	800ba6e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ba4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba52:	3328      	adds	r3, #40	; 0x28
 800ba54:	2101      	movs	r1, #1
 800ba56:	4618      	mov	r0, r3
 800ba58:	f001 feec 	bl	800d834 <RCCEx_PLL3_Config>
 800ba5c:	4603      	mov	r3, r0
 800ba5e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ba62:	e004      	b.n	800ba6e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ba64:	2301      	movs	r3, #1
 800ba66:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ba6a:	e000      	b.n	800ba6e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800ba6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ba6e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d10b      	bne.n	800ba8e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ba76:	4b6c      	ldr	r3, [pc, #432]	; (800bc28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ba78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba7a:	f023 0107 	bic.w	r1, r3, #7
 800ba7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ba86:	4a68      	ldr	r2, [pc, #416]	; (800bc28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ba88:	430b      	orrs	r3, r1
 800ba8a:	6593      	str	r3, [r2, #88]	; 0x58
 800ba8c:	e003      	b.n	800ba96 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba8e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ba92:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ba96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba9e:	f002 0320 	and.w	r3, r2, #32
 800baa2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800baa6:	2300      	movs	r3, #0
 800baa8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800baac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800bab0:	460b      	mov	r3, r1
 800bab2:	4313      	orrs	r3, r2
 800bab4:	d055      	beq.n	800bb62 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800bab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800baba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800babe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bac2:	d033      	beq.n	800bb2c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800bac4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bac8:	d82c      	bhi.n	800bb24 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800baca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bace:	d02f      	beq.n	800bb30 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800bad0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bad4:	d826      	bhi.n	800bb24 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bad6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800bada:	d02b      	beq.n	800bb34 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800badc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800bae0:	d820      	bhi.n	800bb24 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bae2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bae6:	d012      	beq.n	800bb0e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800bae8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800baec:	d81a      	bhi.n	800bb24 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d022      	beq.n	800bb38 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800baf2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800baf6:	d115      	bne.n	800bb24 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800baf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bafc:	3308      	adds	r3, #8
 800bafe:	2100      	movs	r1, #0
 800bb00:	4618      	mov	r0, r3
 800bb02:	f001 fde5 	bl	800d6d0 <RCCEx_PLL2_Config>
 800bb06:	4603      	mov	r3, r0
 800bb08:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800bb0c:	e015      	b.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bb0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb12:	3328      	adds	r3, #40	; 0x28
 800bb14:	2102      	movs	r1, #2
 800bb16:	4618      	mov	r0, r3
 800bb18:	f001 fe8c 	bl	800d834 <RCCEx_PLL3_Config>
 800bb1c:	4603      	mov	r3, r0
 800bb1e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800bb22:	e00a      	b.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bb24:	2301      	movs	r3, #1
 800bb26:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bb2a:	e006      	b.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bb2c:	bf00      	nop
 800bb2e:	e004      	b.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bb30:	bf00      	nop
 800bb32:	e002      	b.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bb34:	bf00      	nop
 800bb36:	e000      	b.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800bb38:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bb3a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d10b      	bne.n	800bb5a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bb42:	4b39      	ldr	r3, [pc, #228]	; (800bc28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bb44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb46:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800bb4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bb52:	4a35      	ldr	r2, [pc, #212]	; (800bc28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bb54:	430b      	orrs	r3, r1
 800bb56:	6553      	str	r3, [r2, #84]	; 0x54
 800bb58:	e003      	b.n	800bb62 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb5a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bb5e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800bb62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb6a:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800bb6e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800bb72:	2300      	movs	r3, #0
 800bb74:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800bb78:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800bb7c:	460b      	mov	r3, r1
 800bb7e:	4313      	orrs	r3, r2
 800bb80:	d058      	beq.n	800bc34 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800bb82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb86:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bb8a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800bb8e:	d033      	beq.n	800bbf8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800bb90:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800bb94:	d82c      	bhi.n	800bbf0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bb96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb9a:	d02f      	beq.n	800bbfc <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800bb9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bba0:	d826      	bhi.n	800bbf0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bba2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bba6:	d02b      	beq.n	800bc00 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800bba8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bbac:	d820      	bhi.n	800bbf0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bbae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bbb2:	d012      	beq.n	800bbda <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800bbb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bbb8:	d81a      	bhi.n	800bbf0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d022      	beq.n	800bc04 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800bbbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bbc2:	d115      	bne.n	800bbf0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bbc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbc8:	3308      	adds	r3, #8
 800bbca:	2100      	movs	r1, #0
 800bbcc:	4618      	mov	r0, r3
 800bbce:	f001 fd7f 	bl	800d6d0 <RCCEx_PLL2_Config>
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800bbd8:	e015      	b.n	800bc06 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bbda:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbde:	3328      	adds	r3, #40	; 0x28
 800bbe0:	2102      	movs	r1, #2
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	f001 fe26 	bl	800d834 <RCCEx_PLL3_Config>
 800bbe8:	4603      	mov	r3, r0
 800bbea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800bbee:	e00a      	b.n	800bc06 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bbf0:	2301      	movs	r3, #1
 800bbf2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bbf6:	e006      	b.n	800bc06 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bbf8:	bf00      	nop
 800bbfa:	e004      	b.n	800bc06 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bbfc:	bf00      	nop
 800bbfe:	e002      	b.n	800bc06 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bc00:	bf00      	nop
 800bc02:	e000      	b.n	800bc06 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bc04:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bc06:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d10e      	bne.n	800bc2c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800bc0e:	4b06      	ldr	r3, [pc, #24]	; (800bc28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bc10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc12:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800bc16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bc1e:	4a02      	ldr	r2, [pc, #8]	; (800bc28 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bc20:	430b      	orrs	r3, r1
 800bc22:	6593      	str	r3, [r2, #88]	; 0x58
 800bc24:	e006      	b.n	800bc34 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800bc26:	bf00      	nop
 800bc28:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc2c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc30:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800bc34:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc3c:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800bc40:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800bc44:	2300      	movs	r3, #0
 800bc46:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800bc4a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800bc4e:	460b      	mov	r3, r1
 800bc50:	4313      	orrs	r3, r2
 800bc52:	d055      	beq.n	800bd00 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800bc54:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc58:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800bc5c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800bc60:	d033      	beq.n	800bcca <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800bc62:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800bc66:	d82c      	bhi.n	800bcc2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800bc68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bc6c:	d02f      	beq.n	800bcce <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800bc6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bc72:	d826      	bhi.n	800bcc2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800bc74:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800bc78:	d02b      	beq.n	800bcd2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800bc7a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800bc7e:	d820      	bhi.n	800bcc2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800bc80:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bc84:	d012      	beq.n	800bcac <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800bc86:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bc8a:	d81a      	bhi.n	800bcc2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d022      	beq.n	800bcd6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800bc90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bc94:	d115      	bne.n	800bcc2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bc96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc9a:	3308      	adds	r3, #8
 800bc9c:	2100      	movs	r1, #0
 800bc9e:	4618      	mov	r0, r3
 800bca0:	f001 fd16 	bl	800d6d0 <RCCEx_PLL2_Config>
 800bca4:	4603      	mov	r3, r0
 800bca6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800bcaa:	e015      	b.n	800bcd8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bcac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bcb0:	3328      	adds	r3, #40	; 0x28
 800bcb2:	2102      	movs	r1, #2
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	f001 fdbd 	bl	800d834 <RCCEx_PLL3_Config>
 800bcba:	4603      	mov	r3, r0
 800bcbc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800bcc0:	e00a      	b.n	800bcd8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bcc2:	2301      	movs	r3, #1
 800bcc4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bcc8:	e006      	b.n	800bcd8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bcca:	bf00      	nop
 800bccc:	e004      	b.n	800bcd8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bcce:	bf00      	nop
 800bcd0:	e002      	b.n	800bcd8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bcd2:	bf00      	nop
 800bcd4:	e000      	b.n	800bcd8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bcd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bcd8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d10b      	bne.n	800bcf8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800bce0:	4ba1      	ldr	r3, [pc, #644]	; (800bf68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bce2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bce4:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800bce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bcec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800bcf0:	4a9d      	ldr	r2, [pc, #628]	; (800bf68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bcf2:	430b      	orrs	r3, r1
 800bcf4:	6593      	str	r3, [r2, #88]	; 0x58
 800bcf6:	e003      	b.n	800bd00 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcf8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bcfc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800bd00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd08:	f002 0308 	and.w	r3, r2, #8
 800bd0c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800bd10:	2300      	movs	r3, #0
 800bd12:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800bd16:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800bd1a:	460b      	mov	r3, r1
 800bd1c:	4313      	orrs	r3, r2
 800bd1e:	d01e      	beq.n	800bd5e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800bd20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bd28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bd2c:	d10c      	bne.n	800bd48 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bd2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd32:	3328      	adds	r3, #40	; 0x28
 800bd34:	2102      	movs	r1, #2
 800bd36:	4618      	mov	r0, r3
 800bd38:	f001 fd7c 	bl	800d834 <RCCEx_PLL3_Config>
 800bd3c:	4603      	mov	r3, r0
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d002      	beq.n	800bd48 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800bd42:	2301      	movs	r3, #1
 800bd44:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800bd48:	4b87      	ldr	r3, [pc, #540]	; (800bf68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bd4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd4c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bd50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bd58:	4a83      	ldr	r2, [pc, #524]	; (800bf68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bd5a:	430b      	orrs	r3, r1
 800bd5c:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bd5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd66:	f002 0310 	and.w	r3, r2, #16
 800bd6a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800bd6e:	2300      	movs	r3, #0
 800bd70:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800bd74:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800bd78:	460b      	mov	r3, r1
 800bd7a:	4313      	orrs	r3, r2
 800bd7c:	d01e      	beq.n	800bdbc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800bd7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd82:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bd86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd8a:	d10c      	bne.n	800bda6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bd8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd90:	3328      	adds	r3, #40	; 0x28
 800bd92:	2102      	movs	r1, #2
 800bd94:	4618      	mov	r0, r3
 800bd96:	f001 fd4d 	bl	800d834 <RCCEx_PLL3_Config>
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d002      	beq.n	800bda6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800bda0:	2301      	movs	r3, #1
 800bda2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bda6:	4b70      	ldr	r3, [pc, #448]	; (800bf68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bda8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bdaa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800bdae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bdb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bdb6:	4a6c      	ldr	r2, [pc, #432]	; (800bf68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bdb8:	430b      	orrs	r3, r1
 800bdba:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bdbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bdc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdc4:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800bdc8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bdcc:	2300      	movs	r3, #0
 800bdce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bdd2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800bdd6:	460b      	mov	r3, r1
 800bdd8:	4313      	orrs	r3, r2
 800bdda:	d03e      	beq.n	800be5a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800bddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bde0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800bde4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bde8:	d022      	beq.n	800be30 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800bdea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bdee:	d81b      	bhi.n	800be28 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d003      	beq.n	800bdfc <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800bdf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bdf8:	d00b      	beq.n	800be12 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800bdfa:	e015      	b.n	800be28 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bdfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be00:	3308      	adds	r3, #8
 800be02:	2100      	movs	r1, #0
 800be04:	4618      	mov	r0, r3
 800be06:	f001 fc63 	bl	800d6d0 <RCCEx_PLL2_Config>
 800be0a:	4603      	mov	r3, r0
 800be0c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800be10:	e00f      	b.n	800be32 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800be12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be16:	3328      	adds	r3, #40	; 0x28
 800be18:	2102      	movs	r1, #2
 800be1a:	4618      	mov	r0, r3
 800be1c:	f001 fd0a 	bl	800d834 <RCCEx_PLL3_Config>
 800be20:	4603      	mov	r3, r0
 800be22:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800be26:	e004      	b.n	800be32 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800be28:	2301      	movs	r3, #1
 800be2a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800be2e:	e000      	b.n	800be32 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800be30:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be32:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800be36:	2b00      	cmp	r3, #0
 800be38:	d10b      	bne.n	800be52 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800be3a:	4b4b      	ldr	r3, [pc, #300]	; (800bf68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800be3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be3e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800be42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be46:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800be4a:	4a47      	ldr	r2, [pc, #284]	; (800bf68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800be4c:	430b      	orrs	r3, r1
 800be4e:	6593      	str	r3, [r2, #88]	; 0x58
 800be50:	e003      	b.n	800be5a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be52:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800be56:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800be5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be62:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800be66:	67bb      	str	r3, [r7, #120]	; 0x78
 800be68:	2300      	movs	r3, #0
 800be6a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800be6c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800be70:	460b      	mov	r3, r1
 800be72:	4313      	orrs	r3, r2
 800be74:	d03b      	beq.n	800beee <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800be76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be7e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800be82:	d01f      	beq.n	800bec4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800be84:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800be88:	d818      	bhi.n	800bebc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800be8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800be8e:	d003      	beq.n	800be98 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800be90:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800be94:	d007      	beq.n	800bea6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800be96:	e011      	b.n	800bebc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800be98:	4b33      	ldr	r3, [pc, #204]	; (800bf68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800be9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be9c:	4a32      	ldr	r2, [pc, #200]	; (800bf68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800be9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bea2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800bea4:	e00f      	b.n	800bec6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800beaa:	3328      	adds	r3, #40	; 0x28
 800beac:	2101      	movs	r1, #1
 800beae:	4618      	mov	r0, r3
 800beb0:	f001 fcc0 	bl	800d834 <RCCEx_PLL3_Config>
 800beb4:	4603      	mov	r3, r0
 800beb6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800beba:	e004      	b.n	800bec6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bebc:	2301      	movs	r3, #1
 800bebe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bec2:	e000      	b.n	800bec6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800bec4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bec6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800beca:	2b00      	cmp	r3, #0
 800becc:	d10b      	bne.n	800bee6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800bece:	4b26      	ldr	r3, [pc, #152]	; (800bf68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bed0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bed2:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800bed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800beda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bede:	4a22      	ldr	r2, [pc, #136]	; (800bf68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bee0:	430b      	orrs	r3, r1
 800bee2:	6553      	str	r3, [r2, #84]	; 0x54
 800bee4:	e003      	b.n	800beee <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bee6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800beea:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800beee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef6:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800befa:	673b      	str	r3, [r7, #112]	; 0x70
 800befc:	2300      	movs	r3, #0
 800befe:	677b      	str	r3, [r7, #116]	; 0x74
 800bf00:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800bf04:	460b      	mov	r3, r1
 800bf06:	4313      	orrs	r3, r2
 800bf08:	d034      	beq.n	800bf74 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800bf0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d003      	beq.n	800bf1c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800bf14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bf18:	d007      	beq.n	800bf2a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800bf1a:	e011      	b.n	800bf40 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bf1c:	4b12      	ldr	r3, [pc, #72]	; (800bf68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bf1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf20:	4a11      	ldr	r2, [pc, #68]	; (800bf68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bf22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bf26:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800bf28:	e00e      	b.n	800bf48 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bf2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf2e:	3308      	adds	r3, #8
 800bf30:	2102      	movs	r1, #2
 800bf32:	4618      	mov	r0, r3
 800bf34:	f001 fbcc 	bl	800d6d0 <RCCEx_PLL2_Config>
 800bf38:	4603      	mov	r3, r0
 800bf3a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800bf3e:	e003      	b.n	800bf48 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800bf40:	2301      	movs	r3, #1
 800bf42:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bf46:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bf48:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d10d      	bne.n	800bf6c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800bf50:	4b05      	ldr	r3, [pc, #20]	; (800bf68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bf52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf54:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800bf58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf5e:	4a02      	ldr	r2, [pc, #8]	; (800bf68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bf60:	430b      	orrs	r3, r1
 800bf62:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bf64:	e006      	b.n	800bf74 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800bf66:	bf00      	nop
 800bf68:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf6c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bf70:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800bf74:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf7c:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800bf80:	66bb      	str	r3, [r7, #104]	; 0x68
 800bf82:	2300      	movs	r3, #0
 800bf84:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bf86:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800bf8a:	460b      	mov	r3, r1
 800bf8c:	4313      	orrs	r3, r2
 800bf8e:	d00c      	beq.n	800bfaa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bf90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf94:	3328      	adds	r3, #40	; 0x28
 800bf96:	2102      	movs	r1, #2
 800bf98:	4618      	mov	r0, r3
 800bf9a:	f001 fc4b 	bl	800d834 <RCCEx_PLL3_Config>
 800bf9e:	4603      	mov	r3, r0
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d002      	beq.n	800bfaa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800bfa4:	2301      	movs	r3, #1
 800bfa6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800bfaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bfae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfb2:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800bfb6:	663b      	str	r3, [r7, #96]	; 0x60
 800bfb8:	2300      	movs	r3, #0
 800bfba:	667b      	str	r3, [r7, #100]	; 0x64
 800bfbc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800bfc0:	460b      	mov	r3, r1
 800bfc2:	4313      	orrs	r3, r2
 800bfc4:	d038      	beq.n	800c038 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800bfc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bfca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bfce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bfd2:	d018      	beq.n	800c006 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800bfd4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bfd8:	d811      	bhi.n	800bffe <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800bfda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bfde:	d014      	beq.n	800c00a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800bfe0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bfe4:	d80b      	bhi.n	800bffe <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d011      	beq.n	800c00e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800bfea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bfee:	d106      	bne.n	800bffe <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bff0:	4bc3      	ldr	r3, [pc, #780]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bff4:	4ac2      	ldr	r2, [pc, #776]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bff6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bffa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800bffc:	e008      	b.n	800c010 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bffe:	2301      	movs	r3, #1
 800c000:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800c004:	e004      	b.n	800c010 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c006:	bf00      	nop
 800c008:	e002      	b.n	800c010 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c00a:	bf00      	nop
 800c00c:	e000      	b.n	800c010 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c00e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c010:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c014:	2b00      	cmp	r3, #0
 800c016:	d10b      	bne.n	800c030 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c018:	4bb9      	ldr	r3, [pc, #740]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c01a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c01c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800c020:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c024:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c028:	4ab5      	ldr	r2, [pc, #724]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c02a:	430b      	orrs	r3, r1
 800c02c:	6553      	str	r3, [r2, #84]	; 0x54
 800c02e:	e003      	b.n	800c038 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c030:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c034:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c038:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c040:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800c044:	65bb      	str	r3, [r7, #88]	; 0x58
 800c046:	2300      	movs	r3, #0
 800c048:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c04a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800c04e:	460b      	mov	r3, r1
 800c050:	4313      	orrs	r3, r2
 800c052:	d009      	beq.n	800c068 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c054:	4baa      	ldr	r3, [pc, #680]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c056:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c058:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c05c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c060:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c062:	4aa7      	ldr	r2, [pc, #668]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c064:	430b      	orrs	r3, r1
 800c066:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800c068:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c06c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c070:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800c074:	653b      	str	r3, [r7, #80]	; 0x50
 800c076:	2300      	movs	r3, #0
 800c078:	657b      	str	r3, [r7, #84]	; 0x54
 800c07a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800c07e:	460b      	mov	r3, r1
 800c080:	4313      	orrs	r3, r2
 800c082:	d00a      	beq.n	800c09a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800c084:	4b9e      	ldr	r3, [pc, #632]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c086:	691b      	ldr	r3, [r3, #16]
 800c088:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 800c08c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c090:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800c094:	4a9a      	ldr	r2, [pc, #616]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c096:	430b      	orrs	r3, r1
 800c098:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c09a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c09e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0a2:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800c0a6:	64bb      	str	r3, [r7, #72]	; 0x48
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c0ac:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800c0b0:	460b      	mov	r3, r1
 800c0b2:	4313      	orrs	r3, r2
 800c0b4:	d009      	beq.n	800c0ca <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c0b6:	4b92      	ldr	r3, [pc, #584]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c0b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c0ba:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800c0be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c0c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c0c4:	4a8e      	ldr	r2, [pc, #568]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c0c6:	430b      	orrs	r3, r1
 800c0c8:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c0ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c0ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0d2:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800c0d6:	643b      	str	r3, [r7, #64]	; 0x40
 800c0d8:	2300      	movs	r3, #0
 800c0da:	647b      	str	r3, [r7, #68]	; 0x44
 800c0dc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800c0e0:	460b      	mov	r3, r1
 800c0e2:	4313      	orrs	r3, r2
 800c0e4:	d00e      	beq.n	800c104 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c0e6:	4b86      	ldr	r3, [pc, #536]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c0e8:	691b      	ldr	r3, [r3, #16]
 800c0ea:	4a85      	ldr	r2, [pc, #532]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c0ec:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c0f0:	6113      	str	r3, [r2, #16]
 800c0f2:	4b83      	ldr	r3, [pc, #524]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c0f4:	6919      	ldr	r1, [r3, #16]
 800c0f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c0fa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800c0fe:	4a80      	ldr	r2, [pc, #512]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c100:	430b      	orrs	r3, r1
 800c102:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c104:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c10c:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800c110:	63bb      	str	r3, [r7, #56]	; 0x38
 800c112:	2300      	movs	r3, #0
 800c114:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c116:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800c11a:	460b      	mov	r3, r1
 800c11c:	4313      	orrs	r3, r2
 800c11e:	d009      	beq.n	800c134 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c120:	4b77      	ldr	r3, [pc, #476]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c122:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c124:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800c128:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c12c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c12e:	4a74      	ldr	r2, [pc, #464]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c130:	430b      	orrs	r3, r1
 800c132:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c134:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c13c:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800c140:	633b      	str	r3, [r7, #48]	; 0x30
 800c142:	2300      	movs	r3, #0
 800c144:	637b      	str	r3, [r7, #52]	; 0x34
 800c146:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800c14a:	460b      	mov	r3, r1
 800c14c:	4313      	orrs	r3, r2
 800c14e:	d00a      	beq.n	800c166 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c150:	4b6b      	ldr	r3, [pc, #428]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c152:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c154:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800c158:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c15c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c160:	4a67      	ldr	r2, [pc, #412]	; (800c300 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c162:	430b      	orrs	r3, r1
 800c164:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800c166:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c16a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c16e:	2100      	movs	r1, #0
 800c170:	62b9      	str	r1, [r7, #40]	; 0x28
 800c172:	f003 0301 	and.w	r3, r3, #1
 800c176:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c178:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800c17c:	460b      	mov	r3, r1
 800c17e:	4313      	orrs	r3, r2
 800c180:	d011      	beq.n	800c1a6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c182:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c186:	3308      	adds	r3, #8
 800c188:	2100      	movs	r1, #0
 800c18a:	4618      	mov	r0, r3
 800c18c:	f001 faa0 	bl	800d6d0 <RCCEx_PLL2_Config>
 800c190:	4603      	mov	r3, r0
 800c192:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800c196:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d003      	beq.n	800c1a6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c19e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c1a2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c1a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ae:	2100      	movs	r1, #0
 800c1b0:	6239      	str	r1, [r7, #32]
 800c1b2:	f003 0302 	and.w	r3, r3, #2
 800c1b6:	627b      	str	r3, [r7, #36]	; 0x24
 800c1b8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800c1bc:	460b      	mov	r3, r1
 800c1be:	4313      	orrs	r3, r2
 800c1c0:	d011      	beq.n	800c1e6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c1c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c1c6:	3308      	adds	r3, #8
 800c1c8:	2101      	movs	r1, #1
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	f001 fa80 	bl	800d6d0 <RCCEx_PLL2_Config>
 800c1d0:	4603      	mov	r3, r0
 800c1d2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800c1d6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d003      	beq.n	800c1e6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1de:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c1e2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c1e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ee:	2100      	movs	r1, #0
 800c1f0:	61b9      	str	r1, [r7, #24]
 800c1f2:	f003 0304 	and.w	r3, r3, #4
 800c1f6:	61fb      	str	r3, [r7, #28]
 800c1f8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c1fc:	460b      	mov	r3, r1
 800c1fe:	4313      	orrs	r3, r2
 800c200:	d011      	beq.n	800c226 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c202:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c206:	3308      	adds	r3, #8
 800c208:	2102      	movs	r1, #2
 800c20a:	4618      	mov	r0, r3
 800c20c:	f001 fa60 	bl	800d6d0 <RCCEx_PLL2_Config>
 800c210:	4603      	mov	r3, r0
 800c212:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800c216:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d003      	beq.n	800c226 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c21e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c222:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c226:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c22a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c22e:	2100      	movs	r1, #0
 800c230:	6139      	str	r1, [r7, #16]
 800c232:	f003 0308 	and.w	r3, r3, #8
 800c236:	617b      	str	r3, [r7, #20]
 800c238:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800c23c:	460b      	mov	r3, r1
 800c23e:	4313      	orrs	r3, r2
 800c240:	d011      	beq.n	800c266 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c242:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c246:	3328      	adds	r3, #40	; 0x28
 800c248:	2100      	movs	r1, #0
 800c24a:	4618      	mov	r0, r3
 800c24c:	f001 faf2 	bl	800d834 <RCCEx_PLL3_Config>
 800c250:	4603      	mov	r3, r0
 800c252:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 800c256:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d003      	beq.n	800c266 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c25e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c262:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c266:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c26e:	2100      	movs	r1, #0
 800c270:	60b9      	str	r1, [r7, #8]
 800c272:	f003 0310 	and.w	r3, r3, #16
 800c276:	60fb      	str	r3, [r7, #12]
 800c278:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c27c:	460b      	mov	r3, r1
 800c27e:	4313      	orrs	r3, r2
 800c280:	d011      	beq.n	800c2a6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c282:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c286:	3328      	adds	r3, #40	; 0x28
 800c288:	2101      	movs	r1, #1
 800c28a:	4618      	mov	r0, r3
 800c28c:	f001 fad2 	bl	800d834 <RCCEx_PLL3_Config>
 800c290:	4603      	mov	r3, r0
 800c292:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800c296:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d003      	beq.n	800c2a6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c29e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c2a2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c2a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ae:	2100      	movs	r1, #0
 800c2b0:	6039      	str	r1, [r7, #0]
 800c2b2:	f003 0320 	and.w	r3, r3, #32
 800c2b6:	607b      	str	r3, [r7, #4]
 800c2b8:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c2bc:	460b      	mov	r3, r1
 800c2be:	4313      	orrs	r3, r2
 800c2c0:	d011      	beq.n	800c2e6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c2c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c2c6:	3328      	adds	r3, #40	; 0x28
 800c2c8:	2102      	movs	r1, #2
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	f001 fab2 	bl	800d834 <RCCEx_PLL3_Config>
 800c2d0:	4603      	mov	r3, r0
 800c2d2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800c2d6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d003      	beq.n	800c2e6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2de:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c2e2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 800c2e6:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d101      	bne.n	800c2f2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	e000      	b.n	800c2f4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800c2f2:	2301      	movs	r3, #1
}
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c300:	58024400 	.word	0x58024400

0800c304 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800c304:	b580      	push	{r7, lr}
 800c306:	b090      	sub	sp, #64	; 0x40
 800c308:	af00      	add	r7, sp, #0
 800c30a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c30e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c312:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800c316:	430b      	orrs	r3, r1
 800c318:	f040 8094 	bne.w	800c444 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800c31c:	4b9e      	ldr	r3, [pc, #632]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c31e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c320:	f003 0307 	and.w	r3, r3, #7
 800c324:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c328:	2b04      	cmp	r3, #4
 800c32a:	f200 8087 	bhi.w	800c43c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800c32e:	a201      	add	r2, pc, #4	; (adr r2, 800c334 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800c330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c334:	0800c349 	.word	0x0800c349
 800c338:	0800c371 	.word	0x0800c371
 800c33c:	0800c399 	.word	0x0800c399
 800c340:	0800c435 	.word	0x0800c435
 800c344:	0800c3c1 	.word	0x0800c3c1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c348:	4b93      	ldr	r3, [pc, #588]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c350:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c354:	d108      	bne.n	800c368 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c356:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c35a:	4618      	mov	r0, r3
 800c35c:	f001 f810 	bl	800d380 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c362:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c364:	f000 bd45 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c368:	2300      	movs	r3, #0
 800c36a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c36c:	f000 bd41 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c370:	4b89      	ldr	r3, [pc, #548]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c378:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c37c:	d108      	bne.n	800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c37e:	f107 0318 	add.w	r3, r7, #24
 800c382:	4618      	mov	r0, r3
 800c384:	f000 fd54 	bl	800ce30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c388:	69bb      	ldr	r3, [r7, #24]
 800c38a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c38c:	f000 bd31 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c390:	2300      	movs	r3, #0
 800c392:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c394:	f000 bd2d 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c398:	4b7f      	ldr	r3, [pc, #508]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c3a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c3a4:	d108      	bne.n	800c3b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c3a6:	f107 030c 	add.w	r3, r7, #12
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	f000 fe94 	bl	800d0d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3b4:	f000 bd1d 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c3bc:	f000 bd19 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c3c0:	4b75      	ldr	r3, [pc, #468]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c3c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c3c4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c3c8:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c3ca:	4b73      	ldr	r3, [pc, #460]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	f003 0304 	and.w	r3, r3, #4
 800c3d2:	2b04      	cmp	r3, #4
 800c3d4:	d10c      	bne.n	800c3f0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800c3d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d109      	bne.n	800c3f0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c3dc:	4b6e      	ldr	r3, [pc, #440]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	08db      	lsrs	r3, r3, #3
 800c3e2:	f003 0303 	and.w	r3, r3, #3
 800c3e6:	4a6d      	ldr	r2, [pc, #436]	; (800c59c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c3e8:	fa22 f303 	lsr.w	r3, r2, r3
 800c3ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c3ee:	e01f      	b.n	800c430 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c3f0:	4b69      	ldr	r3, [pc, #420]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c3f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c3fc:	d106      	bne.n	800c40c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800c3fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c400:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c404:	d102      	bne.n	800c40c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c406:	4b66      	ldr	r3, [pc, #408]	; (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800c408:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c40a:	e011      	b.n	800c430 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c40c:	4b62      	ldr	r3, [pc, #392]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c414:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c418:	d106      	bne.n	800c428 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800c41a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c41c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c420:	d102      	bne.n	800c428 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c422:	4b60      	ldr	r3, [pc, #384]	; (800c5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c424:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c426:	e003      	b.n	800c430 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c428:	2300      	movs	r3, #0
 800c42a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c42c:	f000 bce1 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c430:	f000 bcdf 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c434:	4b5c      	ldr	r3, [pc, #368]	; (800c5a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c436:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c438:	f000 bcdb 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c43c:	2300      	movs	r3, #0
 800c43e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c440:	f000 bcd7 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800c444:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c448:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 800c44c:	430b      	orrs	r3, r1
 800c44e:	f040 80ad 	bne.w	800c5ac <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800c452:	4b51      	ldr	r3, [pc, #324]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c454:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c456:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800c45a:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c45c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c45e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c462:	d056      	beq.n	800c512 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800c464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c466:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c46a:	f200 8090 	bhi.w	800c58e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c46e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c470:	2bc0      	cmp	r3, #192	; 0xc0
 800c472:	f000 8088 	beq.w	800c586 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800c476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c478:	2bc0      	cmp	r3, #192	; 0xc0
 800c47a:	f200 8088 	bhi.w	800c58e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c47e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c480:	2b80      	cmp	r3, #128	; 0x80
 800c482:	d032      	beq.n	800c4ea <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800c484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c486:	2b80      	cmp	r3, #128	; 0x80
 800c488:	f200 8081 	bhi.w	800c58e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c48c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d003      	beq.n	800c49a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800c492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c494:	2b40      	cmp	r3, #64	; 0x40
 800c496:	d014      	beq.n	800c4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800c498:	e079      	b.n	800c58e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c49a:	4b3f      	ldr	r3, [pc, #252]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c4a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c4a6:	d108      	bne.n	800c4ba <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c4a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	f000 ff67 	bl	800d380 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c4b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4b6:	f000 bc9c 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4be:	f000 bc98 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c4c2:	4b35      	ldr	r3, [pc, #212]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c4ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c4ce:	d108      	bne.n	800c4e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c4d0:	f107 0318 	add.w	r3, r7, #24
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	f000 fcab 	bl	800ce30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c4da:	69bb      	ldr	r3, [r7, #24]
 800c4dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4de:	f000 bc88 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c4e2:	2300      	movs	r3, #0
 800c4e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4e6:	f000 bc84 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c4ea:	4b2b      	ldr	r3, [pc, #172]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c4f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c4f6:	d108      	bne.n	800c50a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c4f8:	f107 030c 	add.w	r3, r7, #12
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	f000 fdeb 	bl	800d0d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c506:	f000 bc74 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c50a:	2300      	movs	r3, #0
 800c50c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c50e:	f000 bc70 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c512:	4b21      	ldr	r3, [pc, #132]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c516:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c51a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c51c:	4b1e      	ldr	r3, [pc, #120]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	f003 0304 	and.w	r3, r3, #4
 800c524:	2b04      	cmp	r3, #4
 800c526:	d10c      	bne.n	800c542 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800c528:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d109      	bne.n	800c542 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c52e:	4b1a      	ldr	r3, [pc, #104]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	08db      	lsrs	r3, r3, #3
 800c534:	f003 0303 	and.w	r3, r3, #3
 800c538:	4a18      	ldr	r2, [pc, #96]	; (800c59c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c53a:	fa22 f303 	lsr.w	r3, r2, r3
 800c53e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c540:	e01f      	b.n	800c582 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c542:	4b15      	ldr	r3, [pc, #84]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c54a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c54e:	d106      	bne.n	800c55e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800c550:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c552:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c556:	d102      	bne.n	800c55e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c558:	4b11      	ldr	r3, [pc, #68]	; (800c5a0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800c55a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c55c:	e011      	b.n	800c582 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c55e:	4b0e      	ldr	r3, [pc, #56]	; (800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c566:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c56a:	d106      	bne.n	800c57a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800c56c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c56e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c572:	d102      	bne.n	800c57a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c574:	4b0b      	ldr	r3, [pc, #44]	; (800c5a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c576:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c578:	e003      	b.n	800c582 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c57a:	2300      	movs	r3, #0
 800c57c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c57e:	f000 bc38 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c582:	f000 bc36 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c586:	4b08      	ldr	r3, [pc, #32]	; (800c5a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c588:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c58a:	f000 bc32 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c58e:	2300      	movs	r3, #0
 800c590:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c592:	f000 bc2e 	b.w	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c596:	bf00      	nop
 800c598:	58024400 	.word	0x58024400
 800c59c:	03d09000 	.word	0x03d09000
 800c5a0:	003d0900 	.word	0x003d0900
 800c5a4:	00989680 	.word	0x00989680
 800c5a8:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800c5ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c5b0:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800c5b4:	430b      	orrs	r3, r1
 800c5b6:	f040 809c 	bne.w	800c6f2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800c5ba:	4b9e      	ldr	r3, [pc, #632]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c5bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c5be:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800c5c2:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c5c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5c6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c5ca:	d054      	beq.n	800c676 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800c5cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5ce:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c5d2:	f200 808b 	bhi.w	800c6ec <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c5d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5d8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c5dc:	f000 8083 	beq.w	800c6e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800c5e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5e2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c5e6:	f200 8081 	bhi.w	800c6ec <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c5ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c5f0:	d02f      	beq.n	800c652 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800c5f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c5f8:	d878      	bhi.n	800c6ec <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c5fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d004      	beq.n	800c60a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800c600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c602:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c606:	d012      	beq.n	800c62e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800c608:	e070      	b.n	800c6ec <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c60a:	4b8a      	ldr	r3, [pc, #552]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c612:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c616:	d107      	bne.n	800c628 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c618:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c61c:	4618      	mov	r0, r3
 800c61e:	f000 feaf 	bl	800d380 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c624:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c626:	e3e4      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c628:	2300      	movs	r3, #0
 800c62a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c62c:	e3e1      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c62e:	4b81      	ldr	r3, [pc, #516]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c636:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c63a:	d107      	bne.n	800c64c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c63c:	f107 0318 	add.w	r3, r7, #24
 800c640:	4618      	mov	r0, r3
 800c642:	f000 fbf5 	bl	800ce30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c646:	69bb      	ldr	r3, [r7, #24]
 800c648:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c64a:	e3d2      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c64c:	2300      	movs	r3, #0
 800c64e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c650:	e3cf      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c652:	4b78      	ldr	r3, [pc, #480]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c65a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c65e:	d107      	bne.n	800c670 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c660:	f107 030c 	add.w	r3, r7, #12
 800c664:	4618      	mov	r0, r3
 800c666:	f000 fd37 	bl	800d0d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c66e:	e3c0      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c670:	2300      	movs	r3, #0
 800c672:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c674:	e3bd      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c676:	4b6f      	ldr	r3, [pc, #444]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c67a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c67e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c680:	4b6c      	ldr	r3, [pc, #432]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	f003 0304 	and.w	r3, r3, #4
 800c688:	2b04      	cmp	r3, #4
 800c68a:	d10c      	bne.n	800c6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800c68c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d109      	bne.n	800c6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c692:	4b68      	ldr	r3, [pc, #416]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	08db      	lsrs	r3, r3, #3
 800c698:	f003 0303 	and.w	r3, r3, #3
 800c69c:	4a66      	ldr	r2, [pc, #408]	; (800c838 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c69e:	fa22 f303 	lsr.w	r3, r2, r3
 800c6a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c6a4:	e01e      	b.n	800c6e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c6a6:	4b63      	ldr	r3, [pc, #396]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c6ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c6b2:	d106      	bne.n	800c6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800c6b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c6b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c6ba:	d102      	bne.n	800c6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c6bc:	4b5f      	ldr	r3, [pc, #380]	; (800c83c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c6be:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c6c0:	e010      	b.n	800c6e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c6c2:	4b5c      	ldr	r3, [pc, #368]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c6ca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c6ce:	d106      	bne.n	800c6de <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800c6d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c6d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c6d6:	d102      	bne.n	800c6de <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c6d8:	4b59      	ldr	r3, [pc, #356]	; (800c840 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c6da:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c6dc:	e002      	b.n	800c6e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c6de:	2300      	movs	r3, #0
 800c6e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c6e2:	e386      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c6e4:	e385      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c6e6:	4b57      	ldr	r3, [pc, #348]	; (800c844 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c6e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c6ea:	e382      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c6f0:	e37f      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800c6f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c6f6:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800c6fa:	430b      	orrs	r3, r1
 800c6fc:	f040 80a7 	bne.w	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800c700:	4b4c      	ldr	r3, [pc, #304]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c702:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c704:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800c708:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c70a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c70c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c710:	d055      	beq.n	800c7be <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800c712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c714:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c718:	f200 8096 	bhi.w	800c848 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c71c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c71e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c722:	f000 8084 	beq.w	800c82e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800c726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c728:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c72c:	f200 808c 	bhi.w	800c848 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c732:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c736:	d030      	beq.n	800c79a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800c738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c73a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c73e:	f200 8083 	bhi.w	800c848 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c744:	2b00      	cmp	r3, #0
 800c746:	d004      	beq.n	800c752 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800c748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c74a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c74e:	d012      	beq.n	800c776 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800c750:	e07a      	b.n	800c848 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c752:	4b38      	ldr	r3, [pc, #224]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c75a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c75e:	d107      	bne.n	800c770 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c760:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c764:	4618      	mov	r0, r3
 800c766:	f000 fe0b 	bl	800d380 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c76a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c76c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c76e:	e340      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c770:	2300      	movs	r3, #0
 800c772:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c774:	e33d      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c776:	4b2f      	ldr	r3, [pc, #188]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c77e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c782:	d107      	bne.n	800c794 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c784:	f107 0318 	add.w	r3, r7, #24
 800c788:	4618      	mov	r0, r3
 800c78a:	f000 fb51 	bl	800ce30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c78e:	69bb      	ldr	r3, [r7, #24]
 800c790:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c792:	e32e      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c794:	2300      	movs	r3, #0
 800c796:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c798:	e32b      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c79a:	4b26      	ldr	r3, [pc, #152]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c7a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c7a6:	d107      	bne.n	800c7b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c7a8:	f107 030c 	add.w	r3, r7, #12
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	f000 fc93 	bl	800d0d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c7b6:	e31c      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c7bc:	e319      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c7be:	4b1d      	ldr	r3, [pc, #116]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c7c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c7c2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c7c6:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c7c8:	4b1a      	ldr	r3, [pc, #104]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	f003 0304 	and.w	r3, r3, #4
 800c7d0:	2b04      	cmp	r3, #4
 800c7d2:	d10c      	bne.n	800c7ee <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800c7d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d109      	bne.n	800c7ee <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c7da:	4b16      	ldr	r3, [pc, #88]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	08db      	lsrs	r3, r3, #3
 800c7e0:	f003 0303 	and.w	r3, r3, #3
 800c7e4:	4a14      	ldr	r2, [pc, #80]	; (800c838 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c7e6:	fa22 f303 	lsr.w	r3, r2, r3
 800c7ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c7ec:	e01e      	b.n	800c82c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c7ee:	4b11      	ldr	r3, [pc, #68]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c7f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c7fa:	d106      	bne.n	800c80a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800c7fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c7fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c802:	d102      	bne.n	800c80a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c804:	4b0d      	ldr	r3, [pc, #52]	; (800c83c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c806:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c808:	e010      	b.n	800c82c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c80a:	4b0a      	ldr	r3, [pc, #40]	; (800c834 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c812:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c816:	d106      	bne.n	800c826 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800c818:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c81a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c81e:	d102      	bne.n	800c826 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c820:	4b07      	ldr	r3, [pc, #28]	; (800c840 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c822:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c824:	e002      	b.n	800c82c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c826:	2300      	movs	r3, #0
 800c828:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c82a:	e2e2      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c82c:	e2e1      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c82e:	4b05      	ldr	r3, [pc, #20]	; (800c844 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c830:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c832:	e2de      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c834:	58024400 	.word	0x58024400
 800c838:	03d09000 	.word	0x03d09000
 800c83c:	003d0900 	.word	0x003d0900
 800c840:	00989680 	.word	0x00989680
 800c844:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800c848:	2300      	movs	r3, #0
 800c84a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c84c:	e2d1      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800c84e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c852:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800c856:	430b      	orrs	r3, r1
 800c858:	f040 809c 	bne.w	800c994 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800c85c:	4b93      	ldr	r3, [pc, #588]	; (800caac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c85e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c860:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800c864:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c868:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c86c:	d054      	beq.n	800c918 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800c86e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c870:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c874:	f200 808b 	bhi.w	800c98e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c878:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c87a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c87e:	f000 8083 	beq.w	800c988 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800c882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c884:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c888:	f200 8081 	bhi.w	800c98e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c88c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c88e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c892:	d02f      	beq.n	800c8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800c894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c896:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c89a:	d878      	bhi.n	800c98e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c89c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d004      	beq.n	800c8ac <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800c8a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c8a8:	d012      	beq.n	800c8d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800c8aa:	e070      	b.n	800c98e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c8ac:	4b7f      	ldr	r3, [pc, #508]	; (800caac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c8b4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c8b8:	d107      	bne.n	800c8ca <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c8ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c8be:	4618      	mov	r0, r3
 800c8c0:	f000 fd5e 	bl	800d380 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c8c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c8c8:	e293      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c8ce:	e290      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c8d0:	4b76      	ldr	r3, [pc, #472]	; (800caac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c8d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c8dc:	d107      	bne.n	800c8ee <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c8de:	f107 0318 	add.w	r3, r7, #24
 800c8e2:	4618      	mov	r0, r3
 800c8e4:	f000 faa4 	bl	800ce30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c8e8:	69bb      	ldr	r3, [r7, #24]
 800c8ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c8ec:	e281      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c8f2:	e27e      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c8f4:	4b6d      	ldr	r3, [pc, #436]	; (800caac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c8fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c900:	d107      	bne.n	800c912 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c902:	f107 030c 	add.w	r3, r7, #12
 800c906:	4618      	mov	r0, r3
 800c908:	f000 fbe6 	bl	800d0d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c910:	e26f      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c912:	2300      	movs	r3, #0
 800c914:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c916:	e26c      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c918:	4b64      	ldr	r3, [pc, #400]	; (800caac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c91a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c91c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c920:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c922:	4b62      	ldr	r3, [pc, #392]	; (800caac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	f003 0304 	and.w	r3, r3, #4
 800c92a:	2b04      	cmp	r3, #4
 800c92c:	d10c      	bne.n	800c948 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800c92e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c930:	2b00      	cmp	r3, #0
 800c932:	d109      	bne.n	800c948 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c934:	4b5d      	ldr	r3, [pc, #372]	; (800caac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	08db      	lsrs	r3, r3, #3
 800c93a:	f003 0303 	and.w	r3, r3, #3
 800c93e:	4a5c      	ldr	r2, [pc, #368]	; (800cab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800c940:	fa22 f303 	lsr.w	r3, r2, r3
 800c944:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c946:	e01e      	b.n	800c986 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c948:	4b58      	ldr	r3, [pc, #352]	; (800caac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c950:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c954:	d106      	bne.n	800c964 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800c956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c958:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c95c:	d102      	bne.n	800c964 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c95e:	4b55      	ldr	r3, [pc, #340]	; (800cab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800c960:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c962:	e010      	b.n	800c986 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c964:	4b51      	ldr	r3, [pc, #324]	; (800caac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c96c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c970:	d106      	bne.n	800c980 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800c972:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c974:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c978:	d102      	bne.n	800c980 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c97a:	4b4f      	ldr	r3, [pc, #316]	; (800cab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800c97c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c97e:	e002      	b.n	800c986 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c980:	2300      	movs	r3, #0
 800c982:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c984:	e235      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c986:	e234      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c988:	4b4c      	ldr	r3, [pc, #304]	; (800cabc <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800c98a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c98c:	e231      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c98e:	2300      	movs	r3, #0
 800c990:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c992:	e22e      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800c994:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c998:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800c99c:	430b      	orrs	r3, r1
 800c99e:	f040 808f 	bne.w	800cac0 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800c9a2:	4b42      	ldr	r3, [pc, #264]	; (800caac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c9a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c9a6:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800c9aa:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800c9ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9ae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c9b2:	d06b      	beq.n	800ca8c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800c9b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9b6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c9ba:	d874      	bhi.n	800caa6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c9bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9be:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c9c2:	d056      	beq.n	800ca72 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800c9c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9c6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c9ca:	d86c      	bhi.n	800caa6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c9cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9ce:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c9d2:	d03b      	beq.n	800ca4c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800c9d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9d6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c9da:	d864      	bhi.n	800caa6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c9dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9de:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c9e2:	d021      	beq.n	800ca28 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800c9e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9e6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c9ea:	d85c      	bhi.n	800caa6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c9ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d004      	beq.n	800c9fc <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800c9f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c9f8:	d004      	beq.n	800ca04 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800c9fa:	e054      	b.n	800caa6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800c9fc:	f7fe fa30 	bl	800ae60 <HAL_RCC_GetPCLK1Freq>
 800ca00:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ca02:	e1f6      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ca04:	4b29      	ldr	r3, [pc, #164]	; (800caac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ca0c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ca10:	d107      	bne.n	800ca22 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ca12:	f107 0318 	add.w	r3, r7, #24
 800ca16:	4618      	mov	r0, r3
 800ca18:	f000 fa0a 	bl	800ce30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ca1c:	69fb      	ldr	r3, [r7, #28]
 800ca1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca20:	e1e7      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca22:	2300      	movs	r3, #0
 800ca24:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ca26:	e1e4      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ca28:	4b20      	ldr	r3, [pc, #128]	; (800caac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ca30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ca34:	d107      	bne.n	800ca46 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ca36:	f107 030c 	add.w	r3, r7, #12
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	f000 fb4c 	bl	800d0d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ca40:	693b      	ldr	r3, [r7, #16]
 800ca42:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca44:	e1d5      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca46:	2300      	movs	r3, #0
 800ca48:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ca4a:	e1d2      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ca4c:	4b17      	ldr	r3, [pc, #92]	; (800caac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	f003 0304 	and.w	r3, r3, #4
 800ca54:	2b04      	cmp	r3, #4
 800ca56:	d109      	bne.n	800ca6c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ca58:	4b14      	ldr	r3, [pc, #80]	; (800caac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	08db      	lsrs	r3, r3, #3
 800ca5e:	f003 0303 	and.w	r3, r3, #3
 800ca62:	4a13      	ldr	r2, [pc, #76]	; (800cab0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800ca64:	fa22 f303 	lsr.w	r3, r2, r3
 800ca68:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca6a:	e1c2      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca6c:	2300      	movs	r3, #0
 800ca6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ca70:	e1bf      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ca72:	4b0e      	ldr	r3, [pc, #56]	; (800caac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ca7e:	d102      	bne.n	800ca86 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800ca80:	4b0c      	ldr	r3, [pc, #48]	; (800cab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800ca82:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca84:	e1b5      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca86:	2300      	movs	r3, #0
 800ca88:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ca8a:	e1b2      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ca8c:	4b07      	ldr	r3, [pc, #28]	; (800caac <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ca94:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ca98:	d102      	bne.n	800caa0 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800ca9a:	4b07      	ldr	r3, [pc, #28]	; (800cab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800ca9c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca9e:	e1a8      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800caa0:	2300      	movs	r3, #0
 800caa2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800caa4:	e1a5      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800caa6:	2300      	movs	r3, #0
 800caa8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800caaa:	e1a2      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800caac:	58024400 	.word	0x58024400
 800cab0:	03d09000 	.word	0x03d09000
 800cab4:	003d0900 	.word	0x003d0900
 800cab8:	00989680 	.word	0x00989680
 800cabc:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800cac0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cac4:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800cac8:	430b      	orrs	r3, r1
 800caca:	d173      	bne.n	800cbb4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800cacc:	4b9c      	ldr	r3, [pc, #624]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cad0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800cad4:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800cad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cad8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cadc:	d02f      	beq.n	800cb3e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800cade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cae0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cae4:	d863      	bhi.n	800cbae <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800cae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d004      	beq.n	800caf6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800caec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800caee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800caf2:	d012      	beq.n	800cb1a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800caf4:	e05b      	b.n	800cbae <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800caf6:	4b92      	ldr	r3, [pc, #584]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cafe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cb02:	d107      	bne.n	800cb14 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cb04:	f107 0318 	add.w	r3, r7, #24
 800cb08:	4618      	mov	r0, r3
 800cb0a:	f000 f991 	bl	800ce30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cb0e:	69bb      	ldr	r3, [r7, #24]
 800cb10:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cb12:	e16e      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cb14:	2300      	movs	r3, #0
 800cb16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb18:	e16b      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cb1a:	4b89      	ldr	r3, [pc, #548]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cb22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cb26:	d107      	bne.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cb28:	f107 030c 	add.w	r3, r7, #12
 800cb2c:	4618      	mov	r0, r3
 800cb2e:	f000 fad3 	bl	800d0d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800cb32:	697b      	ldr	r3, [r7, #20]
 800cb34:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cb36:	e15c      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cb38:	2300      	movs	r3, #0
 800cb3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb3c:	e159      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cb3e:	4b80      	ldr	r3, [pc, #512]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cb40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cb42:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cb46:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cb48:	4b7d      	ldr	r3, [pc, #500]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	f003 0304 	and.w	r3, r3, #4
 800cb50:	2b04      	cmp	r3, #4
 800cb52:	d10c      	bne.n	800cb6e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800cb54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d109      	bne.n	800cb6e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cb5a:	4b79      	ldr	r3, [pc, #484]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	08db      	lsrs	r3, r3, #3
 800cb60:	f003 0303 	and.w	r3, r3, #3
 800cb64:	4a77      	ldr	r2, [pc, #476]	; (800cd44 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800cb66:	fa22 f303 	lsr.w	r3, r2, r3
 800cb6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cb6c:	e01e      	b.n	800cbac <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cb6e:	4b74      	ldr	r3, [pc, #464]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cb76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cb7a:	d106      	bne.n	800cb8a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800cb7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb7e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cb82:	d102      	bne.n	800cb8a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cb84:	4b70      	ldr	r3, [pc, #448]	; (800cd48 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800cb86:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cb88:	e010      	b.n	800cbac <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cb8a:	4b6d      	ldr	r3, [pc, #436]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cb92:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cb96:	d106      	bne.n	800cba6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800cb98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb9a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cb9e:	d102      	bne.n	800cba6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cba0:	4b6a      	ldr	r3, [pc, #424]	; (800cd4c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800cba2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cba4:	e002      	b.n	800cbac <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cba6:	2300      	movs	r3, #0
 800cba8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800cbaa:	e122      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cbac:	e121      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800cbae:	2300      	movs	r3, #0
 800cbb0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cbb2:	e11e      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800cbb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cbb8:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800cbbc:	430b      	orrs	r3, r1
 800cbbe:	d133      	bne.n	800cc28 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800cbc0:	4b5f      	ldr	r3, [pc, #380]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cbc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cbc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cbc8:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800cbca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d004      	beq.n	800cbda <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800cbd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cbd6:	d012      	beq.n	800cbfe <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800cbd8:	e023      	b.n	800cc22 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cbda:	4b59      	ldr	r3, [pc, #356]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cbe2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cbe6:	d107      	bne.n	800cbf8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cbe8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cbec:	4618      	mov	r0, r3
 800cbee:	f000 fbc7 	bl	800d380 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cbf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbf4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cbf6:	e0fc      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cbfc:	e0f9      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cbfe:	4b50      	ldr	r3, [pc, #320]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cc06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cc0a:	d107      	bne.n	800cc1c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cc0c:	f107 0318 	add.w	r3, r7, #24
 800cc10:	4618      	mov	r0, r3
 800cc12:	f000 f90d 	bl	800ce30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800cc16:	6a3b      	ldr	r3, [r7, #32]
 800cc18:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc1a:	e0ea      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc1c:	2300      	movs	r3, #0
 800cc1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cc20:	e0e7      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800cc22:	2300      	movs	r3, #0
 800cc24:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cc26:	e0e4      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800cc28:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cc2c:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800cc30:	430b      	orrs	r3, r1
 800cc32:	f040 808d 	bne.w	800cd50 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800cc36:	4b42      	ldr	r3, [pc, #264]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cc38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cc3a:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800cc3e:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800cc40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc42:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cc46:	d06b      	beq.n	800cd20 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800cc48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cc4e:	d874      	bhi.n	800cd3a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cc50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cc56:	d056      	beq.n	800cd06 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800cc58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cc5e:	d86c      	bhi.n	800cd3a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cc60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc62:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800cc66:	d03b      	beq.n	800cce0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800cc68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc6a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800cc6e:	d864      	bhi.n	800cd3a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cc70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc72:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cc76:	d021      	beq.n	800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800cc78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc7a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cc7e:	d85c      	bhi.n	800cd3a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cc80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d004      	beq.n	800cc90 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800cc86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc88:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cc8c:	d004      	beq.n	800cc98 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800cc8e:	e054      	b.n	800cd3a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800cc90:	f000 f8b8 	bl	800ce04 <HAL_RCCEx_GetD3PCLK1Freq>
 800cc94:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800cc96:	e0ac      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cc98:	4b29      	ldr	r3, [pc, #164]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cca0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cca4:	d107      	bne.n	800ccb6 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cca6:	f107 0318 	add.w	r3, r7, #24
 800ccaa:	4618      	mov	r0, r3
 800ccac:	f000 f8c0 	bl	800ce30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ccb0:	69fb      	ldr	r3, [r7, #28]
 800ccb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ccb4:	e09d      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ccba:	e09a      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ccbc:	4b20      	ldr	r3, [pc, #128]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ccc4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ccc8:	d107      	bne.n	800ccda <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ccca:	f107 030c 	add.w	r3, r7, #12
 800ccce:	4618      	mov	r0, r3
 800ccd0:	f000 fa02 	bl	800d0d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ccd4:	693b      	ldr	r3, [r7, #16]
 800ccd6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ccd8:	e08b      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ccda:	2300      	movs	r3, #0
 800ccdc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ccde:	e088      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cce0:	4b17      	ldr	r3, [pc, #92]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	f003 0304 	and.w	r3, r3, #4
 800cce8:	2b04      	cmp	r3, #4
 800ccea:	d109      	bne.n	800cd00 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ccec:	4b14      	ldr	r3, [pc, #80]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	08db      	lsrs	r3, r3, #3
 800ccf2:	f003 0303 	and.w	r3, r3, #3
 800ccf6:	4a13      	ldr	r2, [pc, #76]	; (800cd44 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800ccf8:	fa22 f303 	lsr.w	r3, r2, r3
 800ccfc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ccfe:	e078      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd00:	2300      	movs	r3, #0
 800cd02:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd04:	e075      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800cd06:	4b0e      	ldr	r3, [pc, #56]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cd0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cd12:	d102      	bne.n	800cd1a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800cd14:	4b0c      	ldr	r3, [pc, #48]	; (800cd48 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800cd16:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd18:	e06b      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd1a:	2300      	movs	r3, #0
 800cd1c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd1e:	e068      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800cd20:	4b07      	ldr	r3, [pc, #28]	; (800cd40 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cd28:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cd2c:	d102      	bne.n	800cd34 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800cd2e:	4b07      	ldr	r3, [pc, #28]	; (800cd4c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800cd30:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd32:	e05e      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd34:	2300      	movs	r3, #0
 800cd36:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd38:	e05b      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800cd3a:	2300      	movs	r3, #0
 800cd3c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd3e:	e058      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cd40:	58024400 	.word	0x58024400
 800cd44:	03d09000 	.word	0x03d09000
 800cd48:	003d0900 	.word	0x003d0900
 800cd4c:	00989680 	.word	0x00989680
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800cd50:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cd54:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800cd58:	430b      	orrs	r3, r1
 800cd5a:	d148      	bne.n	800cdee <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800cd5c:	4b27      	ldr	r3, [pc, #156]	; (800cdfc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800cd5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cd60:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cd64:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800cd66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd68:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cd6c:	d02a      	beq.n	800cdc4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800cd6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cd74:	d838      	bhi.n	800cde8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800cd76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d004      	beq.n	800cd86 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800cd7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd7e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cd82:	d00d      	beq.n	800cda0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800cd84:	e030      	b.n	800cde8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800cd86:	4b1d      	ldr	r3, [pc, #116]	; (800cdfc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cd8e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cd92:	d102      	bne.n	800cd9a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800cd94:	4b1a      	ldr	r3, [pc, #104]	; (800ce00 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800cd96:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd98:	e02b      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd9a:	2300      	movs	r3, #0
 800cd9c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd9e:	e028      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cda0:	4b16      	ldr	r3, [pc, #88]	; (800cdfc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cda8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cdac:	d107      	bne.n	800cdbe <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cdae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cdb2:	4618      	mov	r0, r3
 800cdb4:	f000 fae4 	bl	800d380 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cdb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdba:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cdbc:	e019      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cdc2:	e016      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cdc4:	4b0d      	ldr	r3, [pc, #52]	; (800cdfc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cdcc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cdd0:	d107      	bne.n	800cde2 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cdd2:	f107 0318 	add.w	r3, r7, #24
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	f000 f82a 	bl	800ce30 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800cddc:	69fb      	ldr	r3, [r7, #28]
 800cdde:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cde0:	e007      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cde2:	2300      	movs	r3, #0
 800cde4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cde6:	e004      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800cde8:	2300      	movs	r3, #0
 800cdea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cdec:	e001      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800cdee:	2300      	movs	r3, #0
 800cdf0:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800cdf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800cdf4:	4618      	mov	r0, r3
 800cdf6:	3740      	adds	r7, #64	; 0x40
 800cdf8:	46bd      	mov	sp, r7
 800cdfa:	bd80      	pop	{r7, pc}
 800cdfc:	58024400 	.word	0x58024400
 800ce00:	00989680 	.word	0x00989680

0800ce04 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800ce04:	b580      	push	{r7, lr}
 800ce06:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800ce08:	f7fd fffa 	bl	800ae00 <HAL_RCC_GetHCLKFreq>
 800ce0c:	4602      	mov	r2, r0
 800ce0e:	4b06      	ldr	r3, [pc, #24]	; (800ce28 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800ce10:	6a1b      	ldr	r3, [r3, #32]
 800ce12:	091b      	lsrs	r3, r3, #4
 800ce14:	f003 0307 	and.w	r3, r3, #7
 800ce18:	4904      	ldr	r1, [pc, #16]	; (800ce2c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800ce1a:	5ccb      	ldrb	r3, [r1, r3]
 800ce1c:	f003 031f 	and.w	r3, r3, #31
 800ce20:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800ce24:	4618      	mov	r0, r3
 800ce26:	bd80      	pop	{r7, pc}
 800ce28:	58024400 	.word	0x58024400
 800ce2c:	08020990 	.word	0x08020990

0800ce30 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800ce30:	b480      	push	{r7}
 800ce32:	b089      	sub	sp, #36	; 0x24
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ce38:	4ba1      	ldr	r3, [pc, #644]	; (800d0c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ce3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce3c:	f003 0303 	and.w	r3, r3, #3
 800ce40:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800ce42:	4b9f      	ldr	r3, [pc, #636]	; (800d0c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ce44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce46:	0b1b      	lsrs	r3, r3, #12
 800ce48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ce4c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800ce4e:	4b9c      	ldr	r3, [pc, #624]	; (800d0c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ce50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce52:	091b      	lsrs	r3, r3, #4
 800ce54:	f003 0301 	and.w	r3, r3, #1
 800ce58:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800ce5a:	4b99      	ldr	r3, [pc, #612]	; (800d0c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ce5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ce5e:	08db      	lsrs	r3, r3, #3
 800ce60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ce64:	693a      	ldr	r2, [r7, #16]
 800ce66:	fb02 f303 	mul.w	r3, r2, r3
 800ce6a:	ee07 3a90 	vmov	s15, r3
 800ce6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce72:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800ce76:	697b      	ldr	r3, [r7, #20]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	f000 8111 	beq.w	800d0a0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800ce7e:	69bb      	ldr	r3, [r7, #24]
 800ce80:	2b02      	cmp	r3, #2
 800ce82:	f000 8083 	beq.w	800cf8c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800ce86:	69bb      	ldr	r3, [r7, #24]
 800ce88:	2b02      	cmp	r3, #2
 800ce8a:	f200 80a1 	bhi.w	800cfd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800ce8e:	69bb      	ldr	r3, [r7, #24]
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d003      	beq.n	800ce9c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800ce94:	69bb      	ldr	r3, [r7, #24]
 800ce96:	2b01      	cmp	r3, #1
 800ce98:	d056      	beq.n	800cf48 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800ce9a:	e099      	b.n	800cfd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ce9c:	4b88      	ldr	r3, [pc, #544]	; (800d0c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	f003 0320 	and.w	r3, r3, #32
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d02d      	beq.n	800cf04 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cea8:	4b85      	ldr	r3, [pc, #532]	; (800d0c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	08db      	lsrs	r3, r3, #3
 800ceae:	f003 0303 	and.w	r3, r3, #3
 800ceb2:	4a84      	ldr	r2, [pc, #528]	; (800d0c4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800ceb4:	fa22 f303 	lsr.w	r3, r2, r3
 800ceb8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ceba:	68bb      	ldr	r3, [r7, #8]
 800cebc:	ee07 3a90 	vmov	s15, r3
 800cec0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cec4:	697b      	ldr	r3, [r7, #20]
 800cec6:	ee07 3a90 	vmov	s15, r3
 800ceca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cece:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ced2:	4b7b      	ldr	r3, [pc, #492]	; (800d0c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ced4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ced6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ceda:	ee07 3a90 	vmov	s15, r3
 800cede:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cee2:	ed97 6a03 	vldr	s12, [r7, #12]
 800cee6:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d0c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ceea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ceee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cef2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cef6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cefa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cefe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cf02:	e087      	b.n	800d014 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cf04:	697b      	ldr	r3, [r7, #20]
 800cf06:	ee07 3a90 	vmov	s15, r3
 800cf0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf0e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d0cc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800cf12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cf16:	4b6a      	ldr	r3, [pc, #424]	; (800d0c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cf18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf1e:	ee07 3a90 	vmov	s15, r3
 800cf22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cf26:	ed97 6a03 	vldr	s12, [r7, #12]
 800cf2a:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d0c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cf2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cf32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cf36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cf3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cf3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cf46:	e065      	b.n	800d014 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cf48:	697b      	ldr	r3, [r7, #20]
 800cf4a:	ee07 3a90 	vmov	s15, r3
 800cf4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf52:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d0d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800cf56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cf5a:	4b59      	ldr	r3, [pc, #356]	; (800d0c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cf5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf62:	ee07 3a90 	vmov	s15, r3
 800cf66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cf6a:	ed97 6a03 	vldr	s12, [r7, #12]
 800cf6e:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d0c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cf72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cf76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cf7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cf7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cf82:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cf8a:	e043      	b.n	800d014 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cf8c:	697b      	ldr	r3, [r7, #20]
 800cf8e:	ee07 3a90 	vmov	s15, r3
 800cf92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf96:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d0d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800cf9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cf9e:	4b48      	ldr	r3, [pc, #288]	; (800d0c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cfa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cfa6:	ee07 3a90 	vmov	s15, r3
 800cfaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cfae:	ed97 6a03 	vldr	s12, [r7, #12]
 800cfb2:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d0c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cfb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cfba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cfbe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cfc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cfc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cfca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cfce:	e021      	b.n	800d014 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cfd0:	697b      	ldr	r3, [r7, #20]
 800cfd2:	ee07 3a90 	vmov	s15, r3
 800cfd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cfda:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d0d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800cfde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cfe2:	4b37      	ldr	r3, [pc, #220]	; (800d0c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cfe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cfea:	ee07 3a90 	vmov	s15, r3
 800cfee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cff2:	ed97 6a03 	vldr	s12, [r7, #12]
 800cff6:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d0c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cffa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cffe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d002:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d006:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d00a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d00e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d012:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800d014:	4b2a      	ldr	r3, [pc, #168]	; (800d0c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d018:	0a5b      	lsrs	r3, r3, #9
 800d01a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d01e:	ee07 3a90 	vmov	s15, r3
 800d022:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d026:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d02a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d02e:	edd7 6a07 	vldr	s13, [r7, #28]
 800d032:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d036:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d03a:	ee17 2a90 	vmov	r2, s15
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800d042:	4b1f      	ldr	r3, [pc, #124]	; (800d0c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d046:	0c1b      	lsrs	r3, r3, #16
 800d048:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d04c:	ee07 3a90 	vmov	s15, r3
 800d050:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d054:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d058:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d05c:	edd7 6a07 	vldr	s13, [r7, #28]
 800d060:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d064:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d068:	ee17 2a90 	vmov	r2, s15
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800d070:	4b13      	ldr	r3, [pc, #76]	; (800d0c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d074:	0e1b      	lsrs	r3, r3, #24
 800d076:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d07a:	ee07 3a90 	vmov	s15, r3
 800d07e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d082:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d086:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d08a:	edd7 6a07 	vldr	s13, [r7, #28]
 800d08e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d092:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d096:	ee17 2a90 	vmov	r2, s15
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d09e:	e008      	b.n	800d0b2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	2200      	movs	r2, #0
 800d0aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	609a      	str	r2, [r3, #8]
}
 800d0b2:	bf00      	nop
 800d0b4:	3724      	adds	r7, #36	; 0x24
 800d0b6:	46bd      	mov	sp, r7
 800d0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0bc:	4770      	bx	lr
 800d0be:	bf00      	nop
 800d0c0:	58024400 	.word	0x58024400
 800d0c4:	03d09000 	.word	0x03d09000
 800d0c8:	46000000 	.word	0x46000000
 800d0cc:	4c742400 	.word	0x4c742400
 800d0d0:	4a742400 	.word	0x4a742400
 800d0d4:	4b189680 	.word	0x4b189680

0800d0d8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800d0d8:	b480      	push	{r7}
 800d0da:	b089      	sub	sp, #36	; 0x24
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d0e0:	4ba1      	ldr	r3, [pc, #644]	; (800d368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d0e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0e4:	f003 0303 	and.w	r3, r3, #3
 800d0e8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800d0ea:	4b9f      	ldr	r3, [pc, #636]	; (800d368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d0ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0ee:	0d1b      	lsrs	r3, r3, #20
 800d0f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d0f4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d0f6:	4b9c      	ldr	r3, [pc, #624]	; (800d368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d0f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0fa:	0a1b      	lsrs	r3, r3, #8
 800d0fc:	f003 0301 	and.w	r3, r3, #1
 800d100:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800d102:	4b99      	ldr	r3, [pc, #612]	; (800d368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d106:	08db      	lsrs	r3, r3, #3
 800d108:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d10c:	693a      	ldr	r2, [r7, #16]
 800d10e:	fb02 f303 	mul.w	r3, r2, r3
 800d112:	ee07 3a90 	vmov	s15, r3
 800d116:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d11a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d11e:	697b      	ldr	r3, [r7, #20]
 800d120:	2b00      	cmp	r3, #0
 800d122:	f000 8111 	beq.w	800d348 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d126:	69bb      	ldr	r3, [r7, #24]
 800d128:	2b02      	cmp	r3, #2
 800d12a:	f000 8083 	beq.w	800d234 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d12e:	69bb      	ldr	r3, [r7, #24]
 800d130:	2b02      	cmp	r3, #2
 800d132:	f200 80a1 	bhi.w	800d278 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d136:	69bb      	ldr	r3, [r7, #24]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d003      	beq.n	800d144 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d13c:	69bb      	ldr	r3, [r7, #24]
 800d13e:	2b01      	cmp	r3, #1
 800d140:	d056      	beq.n	800d1f0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d142:	e099      	b.n	800d278 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d144:	4b88      	ldr	r3, [pc, #544]	; (800d368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	f003 0320 	and.w	r3, r3, #32
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d02d      	beq.n	800d1ac <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d150:	4b85      	ldr	r3, [pc, #532]	; (800d368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	08db      	lsrs	r3, r3, #3
 800d156:	f003 0303 	and.w	r3, r3, #3
 800d15a:	4a84      	ldr	r2, [pc, #528]	; (800d36c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d15c:	fa22 f303 	lsr.w	r3, r2, r3
 800d160:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d162:	68bb      	ldr	r3, [r7, #8]
 800d164:	ee07 3a90 	vmov	s15, r3
 800d168:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d16c:	697b      	ldr	r3, [r7, #20]
 800d16e:	ee07 3a90 	vmov	s15, r3
 800d172:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d176:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d17a:	4b7b      	ldr	r3, [pc, #492]	; (800d368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d17c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d17e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d182:	ee07 3a90 	vmov	s15, r3
 800d186:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d18a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d18e:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d192:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d196:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d19a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d19e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d1a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1a6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d1aa:	e087      	b.n	800d2bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d1ac:	697b      	ldr	r3, [r7, #20]
 800d1ae:	ee07 3a90 	vmov	s15, r3
 800d1b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1b6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d374 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800d1ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d1be:	4b6a      	ldr	r3, [pc, #424]	; (800d368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d1c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d1c6:	ee07 3a90 	vmov	s15, r3
 800d1ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d1ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800d1d2:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d1d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d1da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d1de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d1e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d1e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d1ee:	e065      	b.n	800d2bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d1f0:	697b      	ldr	r3, [r7, #20]
 800d1f2:	ee07 3a90 	vmov	s15, r3
 800d1f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1fa:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d378 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d1fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d202:	4b59      	ldr	r3, [pc, #356]	; (800d368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d206:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d20a:	ee07 3a90 	vmov	s15, r3
 800d20e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d212:	ed97 6a03 	vldr	s12, [r7, #12]
 800d216:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d21a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d21e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d222:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d226:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d22a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d22e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d232:	e043      	b.n	800d2bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d234:	697b      	ldr	r3, [r7, #20]
 800d236:	ee07 3a90 	vmov	s15, r3
 800d23a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d23e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d37c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d242:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d246:	4b48      	ldr	r3, [pc, #288]	; (800d368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d24a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d24e:	ee07 3a90 	vmov	s15, r3
 800d252:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d256:	ed97 6a03 	vldr	s12, [r7, #12]
 800d25a:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d25e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d262:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d266:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d26a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d26e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d272:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d276:	e021      	b.n	800d2bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d278:	697b      	ldr	r3, [r7, #20]
 800d27a:	ee07 3a90 	vmov	s15, r3
 800d27e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d282:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d378 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d286:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d28a:	4b37      	ldr	r3, [pc, #220]	; (800d368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d28c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d28e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d292:	ee07 3a90 	vmov	s15, r3
 800d296:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d29a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d29e:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d2a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d2a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d2aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d2ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d2b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d2b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d2ba:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800d2bc:	4b2a      	ldr	r3, [pc, #168]	; (800d368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d2be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d2c0:	0a5b      	lsrs	r3, r3, #9
 800d2c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d2c6:	ee07 3a90 	vmov	s15, r3
 800d2ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2ce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d2d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d2d6:	edd7 6a07 	vldr	s13, [r7, #28]
 800d2da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d2de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d2e2:	ee17 2a90 	vmov	r2, s15
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800d2ea:	4b1f      	ldr	r3, [pc, #124]	; (800d368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d2ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d2ee:	0c1b      	lsrs	r3, r3, #16
 800d2f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d2f4:	ee07 3a90 	vmov	s15, r3
 800d2f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2fc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d300:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d304:	edd7 6a07 	vldr	s13, [r7, #28]
 800d308:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d30c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d310:	ee17 2a90 	vmov	r2, s15
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800d318:	4b13      	ldr	r3, [pc, #76]	; (800d368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d31a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d31c:	0e1b      	lsrs	r3, r3, #24
 800d31e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d322:	ee07 3a90 	vmov	s15, r3
 800d326:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d32a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d32e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d332:	edd7 6a07 	vldr	s13, [r7, #28]
 800d336:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d33a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d33e:	ee17 2a90 	vmov	r2, s15
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800d346:	e008      	b.n	800d35a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	2200      	movs	r2, #0
 800d34c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	2200      	movs	r2, #0
 800d352:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	2200      	movs	r2, #0
 800d358:	609a      	str	r2, [r3, #8]
}
 800d35a:	bf00      	nop
 800d35c:	3724      	adds	r7, #36	; 0x24
 800d35e:	46bd      	mov	sp, r7
 800d360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d364:	4770      	bx	lr
 800d366:	bf00      	nop
 800d368:	58024400 	.word	0x58024400
 800d36c:	03d09000 	.word	0x03d09000
 800d370:	46000000 	.word	0x46000000
 800d374:	4c742400 	.word	0x4c742400
 800d378:	4a742400 	.word	0x4a742400
 800d37c:	4b189680 	.word	0x4b189680

0800d380 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800d380:	b480      	push	{r7}
 800d382:	b089      	sub	sp, #36	; 0x24
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d388:	4ba0      	ldr	r3, [pc, #640]	; (800d60c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d38a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d38c:	f003 0303 	and.w	r3, r3, #3
 800d390:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800d392:	4b9e      	ldr	r3, [pc, #632]	; (800d60c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d396:	091b      	lsrs	r3, r3, #4
 800d398:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d39c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800d39e:	4b9b      	ldr	r3, [pc, #620]	; (800d60c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d3a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3a2:	f003 0301 	and.w	r3, r3, #1
 800d3a6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d3a8:	4b98      	ldr	r3, [pc, #608]	; (800d60c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d3aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d3ac:	08db      	lsrs	r3, r3, #3
 800d3ae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d3b2:	693a      	ldr	r2, [r7, #16]
 800d3b4:	fb02 f303 	mul.w	r3, r2, r3
 800d3b8:	ee07 3a90 	vmov	s15, r3
 800d3bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d3c0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800d3c4:	697b      	ldr	r3, [r7, #20]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	f000 8111 	beq.w	800d5ee <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800d3cc:	69bb      	ldr	r3, [r7, #24]
 800d3ce:	2b02      	cmp	r3, #2
 800d3d0:	f000 8083 	beq.w	800d4da <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800d3d4:	69bb      	ldr	r3, [r7, #24]
 800d3d6:	2b02      	cmp	r3, #2
 800d3d8:	f200 80a1 	bhi.w	800d51e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800d3dc:	69bb      	ldr	r3, [r7, #24]
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d003      	beq.n	800d3ea <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800d3e2:	69bb      	ldr	r3, [r7, #24]
 800d3e4:	2b01      	cmp	r3, #1
 800d3e6:	d056      	beq.n	800d496 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800d3e8:	e099      	b.n	800d51e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d3ea:	4b88      	ldr	r3, [pc, #544]	; (800d60c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	f003 0320 	and.w	r3, r3, #32
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d02d      	beq.n	800d452 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d3f6:	4b85      	ldr	r3, [pc, #532]	; (800d60c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	08db      	lsrs	r3, r3, #3
 800d3fc:	f003 0303 	and.w	r3, r3, #3
 800d400:	4a83      	ldr	r2, [pc, #524]	; (800d610 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800d402:	fa22 f303 	lsr.w	r3, r2, r3
 800d406:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d408:	68bb      	ldr	r3, [r7, #8]
 800d40a:	ee07 3a90 	vmov	s15, r3
 800d40e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d412:	697b      	ldr	r3, [r7, #20]
 800d414:	ee07 3a90 	vmov	s15, r3
 800d418:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d41c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d420:	4b7a      	ldr	r3, [pc, #488]	; (800d60c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d424:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d428:	ee07 3a90 	vmov	s15, r3
 800d42c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d430:	ed97 6a03 	vldr	s12, [r7, #12]
 800d434:	eddf 5a77 	vldr	s11, [pc, #476]	; 800d614 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d438:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d43c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d440:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d444:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d448:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d44c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d450:	e087      	b.n	800d562 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d452:	697b      	ldr	r3, [r7, #20]
 800d454:	ee07 3a90 	vmov	s15, r3
 800d458:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d45c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800d618 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d460:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d464:	4b69      	ldr	r3, [pc, #420]	; (800d60c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d468:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d46c:	ee07 3a90 	vmov	s15, r3
 800d470:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d474:	ed97 6a03 	vldr	s12, [r7, #12]
 800d478:	eddf 5a66 	vldr	s11, [pc, #408]	; 800d614 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d47c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d480:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d484:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d488:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d48c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d490:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d494:	e065      	b.n	800d562 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d496:	697b      	ldr	r3, [r7, #20]
 800d498:	ee07 3a90 	vmov	s15, r3
 800d49c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4a0:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800d61c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800d4a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d4a8:	4b58      	ldr	r3, [pc, #352]	; (800d60c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d4aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4b0:	ee07 3a90 	vmov	s15, r3
 800d4b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d4b8:	ed97 6a03 	vldr	s12, [r7, #12]
 800d4bc:	eddf 5a55 	vldr	s11, [pc, #340]	; 800d614 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d4c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d4c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d4c8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d4cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d4d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d4d8:	e043      	b.n	800d562 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d4da:	697b      	ldr	r3, [r7, #20]
 800d4dc:	ee07 3a90 	vmov	s15, r3
 800d4e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4e4:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800d620 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800d4e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d4ec:	4b47      	ldr	r3, [pc, #284]	; (800d60c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d4ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4f4:	ee07 3a90 	vmov	s15, r3
 800d4f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d4fc:	ed97 6a03 	vldr	s12, [r7, #12]
 800d500:	eddf 5a44 	vldr	s11, [pc, #272]	; 800d614 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d504:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d508:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d50c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d510:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d514:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d518:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d51c:	e021      	b.n	800d562 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d51e:	697b      	ldr	r3, [r7, #20]
 800d520:	ee07 3a90 	vmov	s15, r3
 800d524:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d528:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800d618 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d52c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d530:	4b36      	ldr	r3, [pc, #216]	; (800d60c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d534:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d538:	ee07 3a90 	vmov	s15, r3
 800d53c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d540:	ed97 6a03 	vldr	s12, [r7, #12]
 800d544:	eddf 5a33 	vldr	s11, [pc, #204]	; 800d614 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d548:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d54c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d550:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d554:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d558:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d55c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d560:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800d562:	4b2a      	ldr	r3, [pc, #168]	; (800d60c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d566:	0a5b      	lsrs	r3, r3, #9
 800d568:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d56c:	ee07 3a90 	vmov	s15, r3
 800d570:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d574:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d578:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d57c:	edd7 6a07 	vldr	s13, [r7, #28]
 800d580:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d584:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d588:	ee17 2a90 	vmov	r2, s15
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800d590:	4b1e      	ldr	r3, [pc, #120]	; (800d60c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d594:	0c1b      	lsrs	r3, r3, #16
 800d596:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d59a:	ee07 3a90 	vmov	s15, r3
 800d59e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5a2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d5a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d5aa:	edd7 6a07 	vldr	s13, [r7, #28]
 800d5ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d5b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d5b6:	ee17 2a90 	vmov	r2, s15
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800d5be:	4b13      	ldr	r3, [pc, #76]	; (800d60c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d5c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d5c2:	0e1b      	lsrs	r3, r3, #24
 800d5c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d5c8:	ee07 3a90 	vmov	s15, r3
 800d5cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5d0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d5d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d5d8:	edd7 6a07 	vldr	s13, [r7, #28]
 800d5dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d5e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d5e4:	ee17 2a90 	vmov	r2, s15
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800d5ec:	e008      	b.n	800d600 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	2200      	movs	r2, #0
 800d5f2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	2200      	movs	r2, #0
 800d5f8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	2200      	movs	r2, #0
 800d5fe:	609a      	str	r2, [r3, #8]
}
 800d600:	bf00      	nop
 800d602:	3724      	adds	r7, #36	; 0x24
 800d604:	46bd      	mov	sp, r7
 800d606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60a:	4770      	bx	lr
 800d60c:	58024400 	.word	0x58024400
 800d610:	03d09000 	.word	0x03d09000
 800d614:	46000000 	.word	0x46000000
 800d618:	4c742400 	.word	0x4c742400
 800d61c:	4a742400 	.word	0x4a742400
 800d620:	4b189680 	.word	0x4b189680

0800d624 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
{
 800d624:	b580      	push	{r7, lr}
 800d626:	b084      	sub	sp, #16
 800d628:	af00      	add	r7, sp, #0
 800d62a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 800d62c:	4b26      	ldr	r3, [pc, #152]	; (800d6c8 <HAL_RCCEx_CRSConfig+0xa4>)
 800d62e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d632:	4a25      	ldr	r2, [pc, #148]	; (800d6c8 <HAL_RCCEx_CRSConfig+0xa4>)
 800d634:	f043 0302 	orr.w	r3, r3, #2
 800d638:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  __HAL_RCC_CRS_RELEASE_RESET();
 800d63c:	4b22      	ldr	r3, [pc, #136]	; (800d6c8 <HAL_RCCEx_CRSConfig+0xa4>)
 800d63e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d642:	4a21      	ldr	r2, [pc, #132]	; (800d6c8 <HAL_RCCEx_CRSConfig+0xa4>)
 800d644:	f023 0302 	bic.w	r3, r3, #2
 800d648:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /* Set the SYNCDIV[2:0] bits according to Pre-scaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  if ((HAL_GetREVID() <= REV_ID_Y) && (pInit->Source == RCC_CRS_SYNC_SOURCE_USB2))
 800d64c:	f7f6 fe12 	bl	8004274 <HAL_GetREVID>
 800d650:	4603      	mov	r3, r0
 800d652:	f241 0203 	movw	r2, #4099	; 0x1003
 800d656:	4293      	cmp	r3, r2
 800d658:	d80b      	bhi.n	800d672 <HAL_RCCEx_CRSConfig+0x4e>
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	685b      	ldr	r3, [r3, #4]
 800d65e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800d662:	d106      	bne.n	800d672 <HAL_RCCEx_CRSConfig+0x4e>
  {
    /* Use Rev.Y value of USB2 */
    value = (pInit->Prescaler | RCC_CRS_SYNC_SOURCE_PIN | pInit->Polarity);
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	681a      	ldr	r2, [r3, #0]
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	689b      	ldr	r3, [r3, #8]
 800d66c:	4313      	orrs	r3, r2
 800d66e:	60fb      	str	r3, [r7, #12]
 800d670:	e008      	b.n	800d684 <HAL_RCCEx_CRSConfig+0x60>
  }
  else
  {
    value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	681a      	ldr	r2, [r3, #0]
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	685b      	ldr	r3, [r3, #4]
 800d67a:	431a      	orrs	r2, r3
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	689b      	ldr	r3, [r3, #8]
 800d680:	4313      	orrs	r3, r2
 800d682:	60fb      	str	r3, [r7, #12]
  }
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	68db      	ldr	r3, [r3, #12]
 800d688:	68fa      	ldr	r2, [r7, #12]
 800d68a:	4313      	orrs	r3, r2
 800d68c:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	691b      	ldr	r3, [r3, #16]
 800d692:	041b      	lsls	r3, r3, #16
 800d694:	68fa      	ldr	r2, [r7, #12]
 800d696:	4313      	orrs	r3, r2
 800d698:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 800d69a:	4a0c      	ldr	r2, [pc, #48]	; (800d6cc <HAL_RCCEx_CRSConfig+0xa8>)
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	6053      	str	r3, [r2, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 800d6a0:	4b0a      	ldr	r3, [pc, #40]	; (800d6cc <HAL_RCCEx_CRSConfig+0xa8>)
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	695b      	ldr	r3, [r3, #20]
 800d6ac:	021b      	lsls	r3, r3, #8
 800d6ae:	4907      	ldr	r1, [pc, #28]	; (800d6cc <HAL_RCCEx_CRSConfig+0xa8>)
 800d6b0:	4313      	orrs	r3, r2
 800d6b2:	600b      	str	r3, [r1, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 800d6b4:	4b05      	ldr	r3, [pc, #20]	; (800d6cc <HAL_RCCEx_CRSConfig+0xa8>)
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	4a04      	ldr	r2, [pc, #16]	; (800d6cc <HAL_RCCEx_CRSConfig+0xa8>)
 800d6ba:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800d6be:	6013      	str	r3, [r2, #0]
}
 800d6c0:	bf00      	nop
 800d6c2:	3710      	adds	r7, #16
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	bd80      	pop	{r7, pc}
 800d6c8:	58024400 	.word	0x58024400
 800d6cc:	40008400 	.word	0x40008400

0800d6d0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b084      	sub	sp, #16
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	6078      	str	r0, [r7, #4]
 800d6d8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d6da:	2300      	movs	r3, #0
 800d6dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d6de:	4b53      	ldr	r3, [pc, #332]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d6e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d6e2:	f003 0303 	and.w	r3, r3, #3
 800d6e6:	2b03      	cmp	r3, #3
 800d6e8:	d101      	bne.n	800d6ee <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800d6ea:	2301      	movs	r3, #1
 800d6ec:	e099      	b.n	800d822 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800d6ee:	4b4f      	ldr	r3, [pc, #316]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	4a4e      	ldr	r2, [pc, #312]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d6f4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d6f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d6fa:	f7f6 fd8b 	bl	8004214 <HAL_GetTick>
 800d6fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d700:	e008      	b.n	800d714 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d702:	f7f6 fd87 	bl	8004214 <HAL_GetTick>
 800d706:	4602      	mov	r2, r0
 800d708:	68bb      	ldr	r3, [r7, #8]
 800d70a:	1ad3      	subs	r3, r2, r3
 800d70c:	2b02      	cmp	r3, #2
 800d70e:	d901      	bls.n	800d714 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d710:	2303      	movs	r3, #3
 800d712:	e086      	b.n	800d822 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d714:	4b45      	ldr	r3, [pc, #276]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d1f0      	bne.n	800d702 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800d720:	4b42      	ldr	r3, [pc, #264]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d724:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	031b      	lsls	r3, r3, #12
 800d72e:	493f      	ldr	r1, [pc, #252]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d730:	4313      	orrs	r3, r2
 800d732:	628b      	str	r3, [r1, #40]	; 0x28
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	685b      	ldr	r3, [r3, #4]
 800d738:	3b01      	subs	r3, #1
 800d73a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	689b      	ldr	r3, [r3, #8]
 800d742:	3b01      	subs	r3, #1
 800d744:	025b      	lsls	r3, r3, #9
 800d746:	b29b      	uxth	r3, r3
 800d748:	431a      	orrs	r2, r3
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	68db      	ldr	r3, [r3, #12]
 800d74e:	3b01      	subs	r3, #1
 800d750:	041b      	lsls	r3, r3, #16
 800d752:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d756:	431a      	orrs	r2, r3
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	691b      	ldr	r3, [r3, #16]
 800d75c:	3b01      	subs	r3, #1
 800d75e:	061b      	lsls	r3, r3, #24
 800d760:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d764:	4931      	ldr	r1, [pc, #196]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d766:	4313      	orrs	r3, r2
 800d768:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800d76a:	4b30      	ldr	r3, [pc, #192]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d76c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d76e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	695b      	ldr	r3, [r3, #20]
 800d776:	492d      	ldr	r1, [pc, #180]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d778:	4313      	orrs	r3, r2
 800d77a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800d77c:	4b2b      	ldr	r3, [pc, #172]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d77e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d780:	f023 0220 	bic.w	r2, r3, #32
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	699b      	ldr	r3, [r3, #24]
 800d788:	4928      	ldr	r1, [pc, #160]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d78a:	4313      	orrs	r3, r2
 800d78c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800d78e:	4b27      	ldr	r3, [pc, #156]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d792:	4a26      	ldr	r2, [pc, #152]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d794:	f023 0310 	bic.w	r3, r3, #16
 800d798:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800d79a:	4b24      	ldr	r3, [pc, #144]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d79c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d79e:	4b24      	ldr	r3, [pc, #144]	; (800d830 <RCCEx_PLL2_Config+0x160>)
 800d7a0:	4013      	ands	r3, r2
 800d7a2:	687a      	ldr	r2, [r7, #4]
 800d7a4:	69d2      	ldr	r2, [r2, #28]
 800d7a6:	00d2      	lsls	r2, r2, #3
 800d7a8:	4920      	ldr	r1, [pc, #128]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d7aa:	4313      	orrs	r3, r2
 800d7ac:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800d7ae:	4b1f      	ldr	r3, [pc, #124]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d7b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7b2:	4a1e      	ldr	r2, [pc, #120]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d7b4:	f043 0310 	orr.w	r3, r3, #16
 800d7b8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d7ba:	683b      	ldr	r3, [r7, #0]
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d106      	bne.n	800d7ce <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800d7c0:	4b1a      	ldr	r3, [pc, #104]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d7c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7c4:	4a19      	ldr	r2, [pc, #100]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d7c6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d7ca:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d7cc:	e00f      	b.n	800d7ee <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d7ce:	683b      	ldr	r3, [r7, #0]
 800d7d0:	2b01      	cmp	r3, #1
 800d7d2:	d106      	bne.n	800d7e2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800d7d4:	4b15      	ldr	r3, [pc, #84]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d7d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7d8:	4a14      	ldr	r2, [pc, #80]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d7da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d7de:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d7e0:	e005      	b.n	800d7ee <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800d7e2:	4b12      	ldr	r3, [pc, #72]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d7e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7e6:	4a11      	ldr	r2, [pc, #68]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d7e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d7ec:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800d7ee:	4b0f      	ldr	r3, [pc, #60]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	4a0e      	ldr	r2, [pc, #56]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d7f4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d7f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d7fa:	f7f6 fd0b 	bl	8004214 <HAL_GetTick>
 800d7fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d800:	e008      	b.n	800d814 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d802:	f7f6 fd07 	bl	8004214 <HAL_GetTick>
 800d806:	4602      	mov	r2, r0
 800d808:	68bb      	ldr	r3, [r7, #8]
 800d80a:	1ad3      	subs	r3, r2, r3
 800d80c:	2b02      	cmp	r3, #2
 800d80e:	d901      	bls.n	800d814 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d810:	2303      	movs	r3, #3
 800d812:	e006      	b.n	800d822 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d814:	4b05      	ldr	r3, [pc, #20]	; (800d82c <RCCEx_PLL2_Config+0x15c>)
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d0f0      	beq.n	800d802 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800d820:	7bfb      	ldrb	r3, [r7, #15]
}
 800d822:	4618      	mov	r0, r3
 800d824:	3710      	adds	r7, #16
 800d826:	46bd      	mov	sp, r7
 800d828:	bd80      	pop	{r7, pc}
 800d82a:	bf00      	nop
 800d82c:	58024400 	.word	0x58024400
 800d830:	ffff0007 	.word	0xffff0007

0800d834 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800d834:	b580      	push	{r7, lr}
 800d836:	b084      	sub	sp, #16
 800d838:	af00      	add	r7, sp, #0
 800d83a:	6078      	str	r0, [r7, #4]
 800d83c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d83e:	2300      	movs	r3, #0
 800d840:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d842:	4b53      	ldr	r3, [pc, #332]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d846:	f003 0303 	and.w	r3, r3, #3
 800d84a:	2b03      	cmp	r3, #3
 800d84c:	d101      	bne.n	800d852 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800d84e:	2301      	movs	r3, #1
 800d850:	e099      	b.n	800d986 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800d852:	4b4f      	ldr	r3, [pc, #316]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	4a4e      	ldr	r2, [pc, #312]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d858:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d85c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d85e:	f7f6 fcd9 	bl	8004214 <HAL_GetTick>
 800d862:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d864:	e008      	b.n	800d878 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d866:	f7f6 fcd5 	bl	8004214 <HAL_GetTick>
 800d86a:	4602      	mov	r2, r0
 800d86c:	68bb      	ldr	r3, [r7, #8]
 800d86e:	1ad3      	subs	r3, r2, r3
 800d870:	2b02      	cmp	r3, #2
 800d872:	d901      	bls.n	800d878 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d874:	2303      	movs	r3, #3
 800d876:	e086      	b.n	800d986 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d878:	4b45      	ldr	r3, [pc, #276]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d880:	2b00      	cmp	r3, #0
 800d882:	d1f0      	bne.n	800d866 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800d884:	4b42      	ldr	r3, [pc, #264]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d888:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	051b      	lsls	r3, r3, #20
 800d892:	493f      	ldr	r1, [pc, #252]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d894:	4313      	orrs	r3, r2
 800d896:	628b      	str	r3, [r1, #40]	; 0x28
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	685b      	ldr	r3, [r3, #4]
 800d89c:	3b01      	subs	r3, #1
 800d89e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	689b      	ldr	r3, [r3, #8]
 800d8a6:	3b01      	subs	r3, #1
 800d8a8:	025b      	lsls	r3, r3, #9
 800d8aa:	b29b      	uxth	r3, r3
 800d8ac:	431a      	orrs	r2, r3
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	68db      	ldr	r3, [r3, #12]
 800d8b2:	3b01      	subs	r3, #1
 800d8b4:	041b      	lsls	r3, r3, #16
 800d8b6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d8ba:	431a      	orrs	r2, r3
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	691b      	ldr	r3, [r3, #16]
 800d8c0:	3b01      	subs	r3, #1
 800d8c2:	061b      	lsls	r3, r3, #24
 800d8c4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d8c8:	4931      	ldr	r1, [pc, #196]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d8ca:	4313      	orrs	r3, r2
 800d8cc:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d8ce:	4b30      	ldr	r3, [pc, #192]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d8d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8d2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	695b      	ldr	r3, [r3, #20]
 800d8da:	492d      	ldr	r1, [pc, #180]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d8dc:	4313      	orrs	r3, r2
 800d8de:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800d8e0:	4b2b      	ldr	r3, [pc, #172]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d8e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8e4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	699b      	ldr	r3, [r3, #24]
 800d8ec:	4928      	ldr	r1, [pc, #160]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d8ee:	4313      	orrs	r3, r2
 800d8f0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800d8f2:	4b27      	ldr	r3, [pc, #156]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d8f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8f6:	4a26      	ldr	r2, [pc, #152]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d8f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d8fc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d8fe:	4b24      	ldr	r3, [pc, #144]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d900:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d902:	4b24      	ldr	r3, [pc, #144]	; (800d994 <RCCEx_PLL3_Config+0x160>)
 800d904:	4013      	ands	r3, r2
 800d906:	687a      	ldr	r2, [r7, #4]
 800d908:	69d2      	ldr	r2, [r2, #28]
 800d90a:	00d2      	lsls	r2, r2, #3
 800d90c:	4920      	ldr	r1, [pc, #128]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d90e:	4313      	orrs	r3, r2
 800d910:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800d912:	4b1f      	ldr	r3, [pc, #124]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d916:	4a1e      	ldr	r2, [pc, #120]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d918:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d91c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d91e:	683b      	ldr	r3, [r7, #0]
 800d920:	2b00      	cmp	r3, #0
 800d922:	d106      	bne.n	800d932 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800d924:	4b1a      	ldr	r3, [pc, #104]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d928:	4a19      	ldr	r2, [pc, #100]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d92a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d92e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d930:	e00f      	b.n	800d952 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d932:	683b      	ldr	r3, [r7, #0]
 800d934:	2b01      	cmp	r3, #1
 800d936:	d106      	bne.n	800d946 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800d938:	4b15      	ldr	r3, [pc, #84]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d93a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d93c:	4a14      	ldr	r2, [pc, #80]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d93e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d942:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d944:	e005      	b.n	800d952 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800d946:	4b12      	ldr	r3, [pc, #72]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d94a:	4a11      	ldr	r2, [pc, #68]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d94c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d950:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800d952:	4b0f      	ldr	r3, [pc, #60]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	4a0e      	ldr	r2, [pc, #56]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d958:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d95c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d95e:	f7f6 fc59 	bl	8004214 <HAL_GetTick>
 800d962:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d964:	e008      	b.n	800d978 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d966:	f7f6 fc55 	bl	8004214 <HAL_GetTick>
 800d96a:	4602      	mov	r2, r0
 800d96c:	68bb      	ldr	r3, [r7, #8]
 800d96e:	1ad3      	subs	r3, r2, r3
 800d970:	2b02      	cmp	r3, #2
 800d972:	d901      	bls.n	800d978 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d974:	2303      	movs	r3, #3
 800d976:	e006      	b.n	800d986 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d978:	4b05      	ldr	r3, [pc, #20]	; (800d990 <RCCEx_PLL3_Config+0x15c>)
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d980:	2b00      	cmp	r3, #0
 800d982:	d0f0      	beq.n	800d966 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800d984:	7bfb      	ldrb	r3, [r7, #15]
}
 800d986:	4618      	mov	r0, r3
 800d988:	3710      	adds	r7, #16
 800d98a:	46bd      	mov	sp, r7
 800d98c:	bd80      	pop	{r7, pc}
 800d98e:	bf00      	nop
 800d990:	58024400 	.word	0x58024400
 800d994:	ffff0007 	.word	0xffff0007

0800d998 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d998:	b580      	push	{r7, lr}
 800d99a:	b082      	sub	sp, #8
 800d99c:	af00      	add	r7, sp, #0
 800d99e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d101      	bne.n	800d9aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d9a6:	2301      	movs	r3, #1
 800d9a8:	e049      	b.n	800da3e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d9b0:	b2db      	uxtb	r3, r3
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d106      	bne.n	800d9c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d9be:	6878      	ldr	r0, [r7, #4]
 800d9c0:	f7f5 fecc 	bl	800375c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	2202      	movs	r2, #2
 800d9c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	681a      	ldr	r2, [r3, #0]
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	3304      	adds	r3, #4
 800d9d4:	4619      	mov	r1, r3
 800d9d6:	4610      	mov	r0, r2
 800d9d8:	f000 f92e 	bl	800dc38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	2201      	movs	r2, #1
 800d9e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	2201      	movs	r2, #1
 800d9e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	2201      	movs	r2, #1
 800d9f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	2201      	movs	r2, #1
 800d9f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	2201      	movs	r2, #1
 800da00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	2201      	movs	r2, #1
 800da08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2201      	movs	r2, #1
 800da10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	2201      	movs	r2, #1
 800da18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	2201      	movs	r2, #1
 800da20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	2201      	movs	r2, #1
 800da28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	2201      	movs	r2, #1
 800da30:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	2201      	movs	r2, #1
 800da38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800da3c:	2300      	movs	r3, #0
}
 800da3e:	4618      	mov	r0, r3
 800da40:	3708      	adds	r7, #8
 800da42:	46bd      	mov	sp, r7
 800da44:	bd80      	pop	{r7, pc}
	...

0800da48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800da48:	b580      	push	{r7, lr}
 800da4a:	b084      	sub	sp, #16
 800da4c:	af00      	add	r7, sp, #0
 800da4e:	6078      	str	r0, [r7, #4]
 800da50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800da52:	2300      	movs	r3, #0
 800da54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800da5c:	2b01      	cmp	r3, #1
 800da5e:	d101      	bne.n	800da64 <HAL_TIM_ConfigClockSource+0x1c>
 800da60:	2302      	movs	r3, #2
 800da62:	e0dc      	b.n	800dc1e <HAL_TIM_ConfigClockSource+0x1d6>
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	2201      	movs	r2, #1
 800da68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	2202      	movs	r2, #2
 800da70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	689b      	ldr	r3, [r3, #8]
 800da7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800da7c:	68ba      	ldr	r2, [r7, #8]
 800da7e:	4b6a      	ldr	r3, [pc, #424]	; (800dc28 <HAL_TIM_ConfigClockSource+0x1e0>)
 800da80:	4013      	ands	r3, r2
 800da82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800da84:	68bb      	ldr	r3, [r7, #8]
 800da86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800da8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	68ba      	ldr	r2, [r7, #8]
 800da92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800da94:	683b      	ldr	r3, [r7, #0]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	4a64      	ldr	r2, [pc, #400]	; (800dc2c <HAL_TIM_ConfigClockSource+0x1e4>)
 800da9a:	4293      	cmp	r3, r2
 800da9c:	f000 80a9 	beq.w	800dbf2 <HAL_TIM_ConfigClockSource+0x1aa>
 800daa0:	4a62      	ldr	r2, [pc, #392]	; (800dc2c <HAL_TIM_ConfigClockSource+0x1e4>)
 800daa2:	4293      	cmp	r3, r2
 800daa4:	f200 80ae 	bhi.w	800dc04 <HAL_TIM_ConfigClockSource+0x1bc>
 800daa8:	4a61      	ldr	r2, [pc, #388]	; (800dc30 <HAL_TIM_ConfigClockSource+0x1e8>)
 800daaa:	4293      	cmp	r3, r2
 800daac:	f000 80a1 	beq.w	800dbf2 <HAL_TIM_ConfigClockSource+0x1aa>
 800dab0:	4a5f      	ldr	r2, [pc, #380]	; (800dc30 <HAL_TIM_ConfigClockSource+0x1e8>)
 800dab2:	4293      	cmp	r3, r2
 800dab4:	f200 80a6 	bhi.w	800dc04 <HAL_TIM_ConfigClockSource+0x1bc>
 800dab8:	4a5e      	ldr	r2, [pc, #376]	; (800dc34 <HAL_TIM_ConfigClockSource+0x1ec>)
 800daba:	4293      	cmp	r3, r2
 800dabc:	f000 8099 	beq.w	800dbf2 <HAL_TIM_ConfigClockSource+0x1aa>
 800dac0:	4a5c      	ldr	r2, [pc, #368]	; (800dc34 <HAL_TIM_ConfigClockSource+0x1ec>)
 800dac2:	4293      	cmp	r3, r2
 800dac4:	f200 809e 	bhi.w	800dc04 <HAL_TIM_ConfigClockSource+0x1bc>
 800dac8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800dacc:	f000 8091 	beq.w	800dbf2 <HAL_TIM_ConfigClockSource+0x1aa>
 800dad0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800dad4:	f200 8096 	bhi.w	800dc04 <HAL_TIM_ConfigClockSource+0x1bc>
 800dad8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dadc:	f000 8089 	beq.w	800dbf2 <HAL_TIM_ConfigClockSource+0x1aa>
 800dae0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dae4:	f200 808e 	bhi.w	800dc04 <HAL_TIM_ConfigClockSource+0x1bc>
 800dae8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800daec:	d03e      	beq.n	800db6c <HAL_TIM_ConfigClockSource+0x124>
 800daee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800daf2:	f200 8087 	bhi.w	800dc04 <HAL_TIM_ConfigClockSource+0x1bc>
 800daf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dafa:	f000 8086 	beq.w	800dc0a <HAL_TIM_ConfigClockSource+0x1c2>
 800dafe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800db02:	d87f      	bhi.n	800dc04 <HAL_TIM_ConfigClockSource+0x1bc>
 800db04:	2b70      	cmp	r3, #112	; 0x70
 800db06:	d01a      	beq.n	800db3e <HAL_TIM_ConfigClockSource+0xf6>
 800db08:	2b70      	cmp	r3, #112	; 0x70
 800db0a:	d87b      	bhi.n	800dc04 <HAL_TIM_ConfigClockSource+0x1bc>
 800db0c:	2b60      	cmp	r3, #96	; 0x60
 800db0e:	d050      	beq.n	800dbb2 <HAL_TIM_ConfigClockSource+0x16a>
 800db10:	2b60      	cmp	r3, #96	; 0x60
 800db12:	d877      	bhi.n	800dc04 <HAL_TIM_ConfigClockSource+0x1bc>
 800db14:	2b50      	cmp	r3, #80	; 0x50
 800db16:	d03c      	beq.n	800db92 <HAL_TIM_ConfigClockSource+0x14a>
 800db18:	2b50      	cmp	r3, #80	; 0x50
 800db1a:	d873      	bhi.n	800dc04 <HAL_TIM_ConfigClockSource+0x1bc>
 800db1c:	2b40      	cmp	r3, #64	; 0x40
 800db1e:	d058      	beq.n	800dbd2 <HAL_TIM_ConfigClockSource+0x18a>
 800db20:	2b40      	cmp	r3, #64	; 0x40
 800db22:	d86f      	bhi.n	800dc04 <HAL_TIM_ConfigClockSource+0x1bc>
 800db24:	2b30      	cmp	r3, #48	; 0x30
 800db26:	d064      	beq.n	800dbf2 <HAL_TIM_ConfigClockSource+0x1aa>
 800db28:	2b30      	cmp	r3, #48	; 0x30
 800db2a:	d86b      	bhi.n	800dc04 <HAL_TIM_ConfigClockSource+0x1bc>
 800db2c:	2b20      	cmp	r3, #32
 800db2e:	d060      	beq.n	800dbf2 <HAL_TIM_ConfigClockSource+0x1aa>
 800db30:	2b20      	cmp	r3, #32
 800db32:	d867      	bhi.n	800dc04 <HAL_TIM_ConfigClockSource+0x1bc>
 800db34:	2b00      	cmp	r3, #0
 800db36:	d05c      	beq.n	800dbf2 <HAL_TIM_ConfigClockSource+0x1aa>
 800db38:	2b10      	cmp	r3, #16
 800db3a:	d05a      	beq.n	800dbf2 <HAL_TIM_ConfigClockSource+0x1aa>
 800db3c:	e062      	b.n	800dc04 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800db42:	683b      	ldr	r3, [r7, #0]
 800db44:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800db46:	683b      	ldr	r3, [r7, #0]
 800db48:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800db4a:	683b      	ldr	r3, [r7, #0]
 800db4c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800db4e:	f000 f98b 	bl	800de68 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	689b      	ldr	r3, [r3, #8]
 800db58:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800db5a:	68bb      	ldr	r3, [r7, #8]
 800db5c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800db60:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	68ba      	ldr	r2, [r7, #8]
 800db68:	609a      	str	r2, [r3, #8]
      break;
 800db6a:	e04f      	b.n	800dc0c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800db70:	683b      	ldr	r3, [r7, #0]
 800db72:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800db74:	683b      	ldr	r3, [r7, #0]
 800db76:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800db78:	683b      	ldr	r3, [r7, #0]
 800db7a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800db7c:	f000 f974 	bl	800de68 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	689a      	ldr	r2, [r3, #8]
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800db8e:	609a      	str	r2, [r3, #8]
      break;
 800db90:	e03c      	b.n	800dc0c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800db96:	683b      	ldr	r3, [r7, #0]
 800db98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800db9a:	683b      	ldr	r3, [r7, #0]
 800db9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800db9e:	461a      	mov	r2, r3
 800dba0:	f000 f8e4 	bl	800dd6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	2150      	movs	r1, #80	; 0x50
 800dbaa:	4618      	mov	r0, r3
 800dbac:	f000 f93e 	bl	800de2c <TIM_ITRx_SetConfig>
      break;
 800dbb0:	e02c      	b.n	800dc0c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dbb6:	683b      	ldr	r3, [r7, #0]
 800dbb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dbba:	683b      	ldr	r3, [r7, #0]
 800dbbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800dbbe:	461a      	mov	r2, r3
 800dbc0:	f000 f903 	bl	800ddca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	2160      	movs	r1, #96	; 0x60
 800dbca:	4618      	mov	r0, r3
 800dbcc:	f000 f92e 	bl	800de2c <TIM_ITRx_SetConfig>
      break;
 800dbd0:	e01c      	b.n	800dc0c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dbd6:	683b      	ldr	r3, [r7, #0]
 800dbd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800dbde:	461a      	mov	r2, r3
 800dbe0:	f000 f8c4 	bl	800dd6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	2140      	movs	r1, #64	; 0x40
 800dbea:	4618      	mov	r0, r3
 800dbec:	f000 f91e 	bl	800de2c <TIM_ITRx_SetConfig>
      break;
 800dbf0:	e00c      	b.n	800dc0c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	681a      	ldr	r2, [r3, #0]
 800dbf6:	683b      	ldr	r3, [r7, #0]
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	4619      	mov	r1, r3
 800dbfc:	4610      	mov	r0, r2
 800dbfe:	f000 f915 	bl	800de2c <TIM_ITRx_SetConfig>
      break;
 800dc02:	e003      	b.n	800dc0c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800dc04:	2301      	movs	r3, #1
 800dc06:	73fb      	strb	r3, [r7, #15]
      break;
 800dc08:	e000      	b.n	800dc0c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800dc0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	2201      	movs	r2, #1
 800dc10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	2200      	movs	r2, #0
 800dc18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800dc1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc1e:	4618      	mov	r0, r3
 800dc20:	3710      	adds	r7, #16
 800dc22:	46bd      	mov	sp, r7
 800dc24:	bd80      	pop	{r7, pc}
 800dc26:	bf00      	nop
 800dc28:	ffceff88 	.word	0xffceff88
 800dc2c:	00100040 	.word	0x00100040
 800dc30:	00100030 	.word	0x00100030
 800dc34:	00100020 	.word	0x00100020

0800dc38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800dc38:	b480      	push	{r7}
 800dc3a:	b085      	sub	sp, #20
 800dc3c:	af00      	add	r7, sp, #0
 800dc3e:	6078      	str	r0, [r7, #4]
 800dc40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	4a40      	ldr	r2, [pc, #256]	; (800dd4c <TIM_Base_SetConfig+0x114>)
 800dc4c:	4293      	cmp	r3, r2
 800dc4e:	d013      	beq.n	800dc78 <TIM_Base_SetConfig+0x40>
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dc56:	d00f      	beq.n	800dc78 <TIM_Base_SetConfig+0x40>
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	4a3d      	ldr	r2, [pc, #244]	; (800dd50 <TIM_Base_SetConfig+0x118>)
 800dc5c:	4293      	cmp	r3, r2
 800dc5e:	d00b      	beq.n	800dc78 <TIM_Base_SetConfig+0x40>
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	4a3c      	ldr	r2, [pc, #240]	; (800dd54 <TIM_Base_SetConfig+0x11c>)
 800dc64:	4293      	cmp	r3, r2
 800dc66:	d007      	beq.n	800dc78 <TIM_Base_SetConfig+0x40>
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	4a3b      	ldr	r2, [pc, #236]	; (800dd58 <TIM_Base_SetConfig+0x120>)
 800dc6c:	4293      	cmp	r3, r2
 800dc6e:	d003      	beq.n	800dc78 <TIM_Base_SetConfig+0x40>
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	4a3a      	ldr	r2, [pc, #232]	; (800dd5c <TIM_Base_SetConfig+0x124>)
 800dc74:	4293      	cmp	r3, r2
 800dc76:	d108      	bne.n	800dc8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dc7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800dc80:	683b      	ldr	r3, [r7, #0]
 800dc82:	685b      	ldr	r3, [r3, #4]
 800dc84:	68fa      	ldr	r2, [r7, #12]
 800dc86:	4313      	orrs	r3, r2
 800dc88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	4a2f      	ldr	r2, [pc, #188]	; (800dd4c <TIM_Base_SetConfig+0x114>)
 800dc8e:	4293      	cmp	r3, r2
 800dc90:	d01f      	beq.n	800dcd2 <TIM_Base_SetConfig+0x9a>
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dc98:	d01b      	beq.n	800dcd2 <TIM_Base_SetConfig+0x9a>
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	4a2c      	ldr	r2, [pc, #176]	; (800dd50 <TIM_Base_SetConfig+0x118>)
 800dc9e:	4293      	cmp	r3, r2
 800dca0:	d017      	beq.n	800dcd2 <TIM_Base_SetConfig+0x9a>
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	4a2b      	ldr	r2, [pc, #172]	; (800dd54 <TIM_Base_SetConfig+0x11c>)
 800dca6:	4293      	cmp	r3, r2
 800dca8:	d013      	beq.n	800dcd2 <TIM_Base_SetConfig+0x9a>
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	4a2a      	ldr	r2, [pc, #168]	; (800dd58 <TIM_Base_SetConfig+0x120>)
 800dcae:	4293      	cmp	r3, r2
 800dcb0:	d00f      	beq.n	800dcd2 <TIM_Base_SetConfig+0x9a>
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	4a29      	ldr	r2, [pc, #164]	; (800dd5c <TIM_Base_SetConfig+0x124>)
 800dcb6:	4293      	cmp	r3, r2
 800dcb8:	d00b      	beq.n	800dcd2 <TIM_Base_SetConfig+0x9a>
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	4a28      	ldr	r2, [pc, #160]	; (800dd60 <TIM_Base_SetConfig+0x128>)
 800dcbe:	4293      	cmp	r3, r2
 800dcc0:	d007      	beq.n	800dcd2 <TIM_Base_SetConfig+0x9a>
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	4a27      	ldr	r2, [pc, #156]	; (800dd64 <TIM_Base_SetConfig+0x12c>)
 800dcc6:	4293      	cmp	r3, r2
 800dcc8:	d003      	beq.n	800dcd2 <TIM_Base_SetConfig+0x9a>
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	4a26      	ldr	r2, [pc, #152]	; (800dd68 <TIM_Base_SetConfig+0x130>)
 800dcce:	4293      	cmp	r3, r2
 800dcd0:	d108      	bne.n	800dce4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800dcd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800dcda:	683b      	ldr	r3, [r7, #0]
 800dcdc:	68db      	ldr	r3, [r3, #12]
 800dcde:	68fa      	ldr	r2, [r7, #12]
 800dce0:	4313      	orrs	r3, r2
 800dce2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800dcea:	683b      	ldr	r3, [r7, #0]
 800dcec:	695b      	ldr	r3, [r3, #20]
 800dcee:	4313      	orrs	r3, r2
 800dcf0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	68fa      	ldr	r2, [r7, #12]
 800dcf6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800dcf8:	683b      	ldr	r3, [r7, #0]
 800dcfa:	689a      	ldr	r2, [r3, #8]
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800dd00:	683b      	ldr	r3, [r7, #0]
 800dd02:	681a      	ldr	r2, [r3, #0]
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	4a10      	ldr	r2, [pc, #64]	; (800dd4c <TIM_Base_SetConfig+0x114>)
 800dd0c:	4293      	cmp	r3, r2
 800dd0e:	d00f      	beq.n	800dd30 <TIM_Base_SetConfig+0xf8>
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	4a12      	ldr	r2, [pc, #72]	; (800dd5c <TIM_Base_SetConfig+0x124>)
 800dd14:	4293      	cmp	r3, r2
 800dd16:	d00b      	beq.n	800dd30 <TIM_Base_SetConfig+0xf8>
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	4a11      	ldr	r2, [pc, #68]	; (800dd60 <TIM_Base_SetConfig+0x128>)
 800dd1c:	4293      	cmp	r3, r2
 800dd1e:	d007      	beq.n	800dd30 <TIM_Base_SetConfig+0xf8>
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	4a10      	ldr	r2, [pc, #64]	; (800dd64 <TIM_Base_SetConfig+0x12c>)
 800dd24:	4293      	cmp	r3, r2
 800dd26:	d003      	beq.n	800dd30 <TIM_Base_SetConfig+0xf8>
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	4a0f      	ldr	r2, [pc, #60]	; (800dd68 <TIM_Base_SetConfig+0x130>)
 800dd2c:	4293      	cmp	r3, r2
 800dd2e:	d103      	bne.n	800dd38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800dd30:	683b      	ldr	r3, [r7, #0]
 800dd32:	691a      	ldr	r2, [r3, #16]
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	2201      	movs	r2, #1
 800dd3c:	615a      	str	r2, [r3, #20]
}
 800dd3e:	bf00      	nop
 800dd40:	3714      	adds	r7, #20
 800dd42:	46bd      	mov	sp, r7
 800dd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd48:	4770      	bx	lr
 800dd4a:	bf00      	nop
 800dd4c:	40010000 	.word	0x40010000
 800dd50:	40000400 	.word	0x40000400
 800dd54:	40000800 	.word	0x40000800
 800dd58:	40000c00 	.word	0x40000c00
 800dd5c:	40010400 	.word	0x40010400
 800dd60:	40014000 	.word	0x40014000
 800dd64:	40014400 	.word	0x40014400
 800dd68:	40014800 	.word	0x40014800

0800dd6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800dd6c:	b480      	push	{r7}
 800dd6e:	b087      	sub	sp, #28
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	60f8      	str	r0, [r7, #12]
 800dd74:	60b9      	str	r1, [r7, #8]
 800dd76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	6a1b      	ldr	r3, [r3, #32]
 800dd7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	6a1b      	ldr	r3, [r3, #32]
 800dd82:	f023 0201 	bic.w	r2, r3, #1
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	699b      	ldr	r3, [r3, #24]
 800dd8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800dd90:	693b      	ldr	r3, [r7, #16]
 800dd92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800dd96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	011b      	lsls	r3, r3, #4
 800dd9c:	693a      	ldr	r2, [r7, #16]
 800dd9e:	4313      	orrs	r3, r2
 800dda0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800dda2:	697b      	ldr	r3, [r7, #20]
 800dda4:	f023 030a 	bic.w	r3, r3, #10
 800dda8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ddaa:	697a      	ldr	r2, [r7, #20]
 800ddac:	68bb      	ldr	r3, [r7, #8]
 800ddae:	4313      	orrs	r3, r2
 800ddb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	693a      	ldr	r2, [r7, #16]
 800ddb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	697a      	ldr	r2, [r7, #20]
 800ddbc:	621a      	str	r2, [r3, #32]
}
 800ddbe:	bf00      	nop
 800ddc0:	371c      	adds	r7, #28
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc8:	4770      	bx	lr

0800ddca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ddca:	b480      	push	{r7}
 800ddcc:	b087      	sub	sp, #28
 800ddce:	af00      	add	r7, sp, #0
 800ddd0:	60f8      	str	r0, [r7, #12]
 800ddd2:	60b9      	str	r1, [r7, #8]
 800ddd4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	6a1b      	ldr	r3, [r3, #32]
 800ddda:	f023 0210 	bic.w	r2, r3, #16
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	699b      	ldr	r3, [r3, #24]
 800dde6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	6a1b      	ldr	r3, [r3, #32]
 800ddec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ddee:	697b      	ldr	r3, [r7, #20]
 800ddf0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ddf4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	031b      	lsls	r3, r3, #12
 800ddfa:	697a      	ldr	r2, [r7, #20]
 800ddfc:	4313      	orrs	r3, r2
 800ddfe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800de00:	693b      	ldr	r3, [r7, #16]
 800de02:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800de06:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800de08:	68bb      	ldr	r3, [r7, #8]
 800de0a:	011b      	lsls	r3, r3, #4
 800de0c:	693a      	ldr	r2, [r7, #16]
 800de0e:	4313      	orrs	r3, r2
 800de10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	697a      	ldr	r2, [r7, #20]
 800de16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	693a      	ldr	r2, [r7, #16]
 800de1c:	621a      	str	r2, [r3, #32]
}
 800de1e:	bf00      	nop
 800de20:	371c      	adds	r7, #28
 800de22:	46bd      	mov	sp, r7
 800de24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de28:	4770      	bx	lr
	...

0800de2c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800de2c:	b480      	push	{r7}
 800de2e:	b085      	sub	sp, #20
 800de30:	af00      	add	r7, sp, #0
 800de32:	6078      	str	r0, [r7, #4]
 800de34:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	689b      	ldr	r3, [r3, #8]
 800de3a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800de3c:	68fa      	ldr	r2, [r7, #12]
 800de3e:	4b09      	ldr	r3, [pc, #36]	; (800de64 <TIM_ITRx_SetConfig+0x38>)
 800de40:	4013      	ands	r3, r2
 800de42:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800de44:	683a      	ldr	r2, [r7, #0]
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	4313      	orrs	r3, r2
 800de4a:	f043 0307 	orr.w	r3, r3, #7
 800de4e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	68fa      	ldr	r2, [r7, #12]
 800de54:	609a      	str	r2, [r3, #8]
}
 800de56:	bf00      	nop
 800de58:	3714      	adds	r7, #20
 800de5a:	46bd      	mov	sp, r7
 800de5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de60:	4770      	bx	lr
 800de62:	bf00      	nop
 800de64:	ffcfff8f 	.word	0xffcfff8f

0800de68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800de68:	b480      	push	{r7}
 800de6a:	b087      	sub	sp, #28
 800de6c:	af00      	add	r7, sp, #0
 800de6e:	60f8      	str	r0, [r7, #12]
 800de70:	60b9      	str	r1, [r7, #8]
 800de72:	607a      	str	r2, [r7, #4]
 800de74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	689b      	ldr	r3, [r3, #8]
 800de7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800de7c:	697b      	ldr	r3, [r7, #20]
 800de7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800de82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800de84:	683b      	ldr	r3, [r7, #0]
 800de86:	021a      	lsls	r2, r3, #8
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	431a      	orrs	r2, r3
 800de8c:	68bb      	ldr	r3, [r7, #8]
 800de8e:	4313      	orrs	r3, r2
 800de90:	697a      	ldr	r2, [r7, #20]
 800de92:	4313      	orrs	r3, r2
 800de94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	697a      	ldr	r2, [r7, #20]
 800de9a:	609a      	str	r2, [r3, #8]
}
 800de9c:	bf00      	nop
 800de9e:	371c      	adds	r7, #28
 800dea0:	46bd      	mov	sp, r7
 800dea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dea6:	4770      	bx	lr

0800dea8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dea8:	b480      	push	{r7}
 800deaa:	b085      	sub	sp, #20
 800deac:	af00      	add	r7, sp, #0
 800deae:	6078      	str	r0, [r7, #4]
 800deb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800deb8:	2b01      	cmp	r3, #1
 800deba:	d101      	bne.n	800dec0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800debc:	2302      	movs	r3, #2
 800debe:	e06d      	b.n	800df9c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	2201      	movs	r2, #1
 800dec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	2202      	movs	r2, #2
 800decc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	685b      	ldr	r3, [r3, #4]
 800ded6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	689b      	ldr	r3, [r3, #8]
 800dede:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	4a30      	ldr	r2, [pc, #192]	; (800dfa8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800dee6:	4293      	cmp	r3, r2
 800dee8:	d004      	beq.n	800def4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	4a2f      	ldr	r2, [pc, #188]	; (800dfac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800def0:	4293      	cmp	r3, r2
 800def2:	d108      	bne.n	800df06 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800defa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800defc:	683b      	ldr	r3, [r7, #0]
 800defe:	685b      	ldr	r3, [r3, #4]
 800df00:	68fa      	ldr	r2, [r7, #12]
 800df02:	4313      	orrs	r3, r2
 800df04:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800df0c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800df0e:	683b      	ldr	r3, [r7, #0]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	68fa      	ldr	r2, [r7, #12]
 800df14:	4313      	orrs	r3, r2
 800df16:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	68fa      	ldr	r2, [r7, #12]
 800df1e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	4a20      	ldr	r2, [pc, #128]	; (800dfa8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800df26:	4293      	cmp	r3, r2
 800df28:	d022      	beq.n	800df70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800df32:	d01d      	beq.n	800df70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	4a1d      	ldr	r2, [pc, #116]	; (800dfb0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800df3a:	4293      	cmp	r3, r2
 800df3c:	d018      	beq.n	800df70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	4a1c      	ldr	r2, [pc, #112]	; (800dfb4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800df44:	4293      	cmp	r3, r2
 800df46:	d013      	beq.n	800df70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	4a1a      	ldr	r2, [pc, #104]	; (800dfb8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800df4e:	4293      	cmp	r3, r2
 800df50:	d00e      	beq.n	800df70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	4a15      	ldr	r2, [pc, #84]	; (800dfac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800df58:	4293      	cmp	r3, r2
 800df5a:	d009      	beq.n	800df70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	4a16      	ldr	r2, [pc, #88]	; (800dfbc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800df62:	4293      	cmp	r3, r2
 800df64:	d004      	beq.n	800df70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	4a15      	ldr	r2, [pc, #84]	; (800dfc0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800df6c:	4293      	cmp	r3, r2
 800df6e:	d10c      	bne.n	800df8a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800df70:	68bb      	ldr	r3, [r7, #8]
 800df72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800df76:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800df78:	683b      	ldr	r3, [r7, #0]
 800df7a:	689b      	ldr	r3, [r3, #8]
 800df7c:	68ba      	ldr	r2, [r7, #8]
 800df7e:	4313      	orrs	r3, r2
 800df80:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	68ba      	ldr	r2, [r7, #8]
 800df88:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	2201      	movs	r2, #1
 800df8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	2200      	movs	r2, #0
 800df96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800df9a:	2300      	movs	r3, #0
}
 800df9c:	4618      	mov	r0, r3
 800df9e:	3714      	adds	r7, #20
 800dfa0:	46bd      	mov	sp, r7
 800dfa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa6:	4770      	bx	lr
 800dfa8:	40010000 	.word	0x40010000
 800dfac:	40010400 	.word	0x40010400
 800dfb0:	40000400 	.word	0x40000400
 800dfb4:	40000800 	.word	0x40000800
 800dfb8:	40000c00 	.word	0x40000c00
 800dfbc:	40001800 	.word	0x40001800
 800dfc0:	40014000 	.word	0x40014000

0800dfc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800dfc4:	b580      	push	{r7, lr}
 800dfc6:	b082      	sub	sp, #8
 800dfc8:	af00      	add	r7, sp, #0
 800dfca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d101      	bne.n	800dfd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800dfd2:	2301      	movs	r3, #1
 800dfd4:	e042      	b.n	800e05c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d106      	bne.n	800dfee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	2200      	movs	r2, #0
 800dfe4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800dfe8:	6878      	ldr	r0, [r7, #4]
 800dfea:	f7f5 fc33 	bl	8003854 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	2224      	movs	r2, #36	; 0x24
 800dff2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	681a      	ldr	r2, [r3, #0]
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	f022 0201 	bic.w	r2, r2, #1
 800e004:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e006:	6878      	ldr	r0, [r7, #4]
 800e008:	f000 f8ba 	bl	800e180 <UART_SetConfig>
 800e00c:	4603      	mov	r3, r0
 800e00e:	2b01      	cmp	r3, #1
 800e010:	d101      	bne.n	800e016 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800e012:	2301      	movs	r3, #1
 800e014:	e022      	b.n	800e05c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d002      	beq.n	800e024 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800e01e:	6878      	ldr	r0, [r7, #4]
 800e020:	f000 fe16 	bl	800ec50 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	685a      	ldr	r2, [r3, #4]
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e032:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	689a      	ldr	r2, [r3, #8]
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e042:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	681a      	ldr	r2, [r3, #0]
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	f042 0201 	orr.w	r2, r2, #1
 800e052:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e054:	6878      	ldr	r0, [r7, #4]
 800e056:	f000 fe9d 	bl	800ed94 <UART_CheckIdleState>
 800e05a:	4603      	mov	r3, r0
}
 800e05c:	4618      	mov	r0, r3
 800e05e:	3708      	adds	r7, #8
 800e060:	46bd      	mov	sp, r7
 800e062:	bd80      	pop	{r7, pc}

0800e064 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e064:	b580      	push	{r7, lr}
 800e066:	b08a      	sub	sp, #40	; 0x28
 800e068:	af02      	add	r7, sp, #8
 800e06a:	60f8      	str	r0, [r7, #12]
 800e06c:	60b9      	str	r1, [r7, #8]
 800e06e:	603b      	str	r3, [r7, #0]
 800e070:	4613      	mov	r3, r2
 800e072:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e07a:	2b20      	cmp	r3, #32
 800e07c:	d17b      	bne.n	800e176 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800e07e:	68bb      	ldr	r3, [r7, #8]
 800e080:	2b00      	cmp	r3, #0
 800e082:	d002      	beq.n	800e08a <HAL_UART_Transmit+0x26>
 800e084:	88fb      	ldrh	r3, [r7, #6]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d101      	bne.n	800e08e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800e08a:	2301      	movs	r3, #1
 800e08c:	e074      	b.n	800e178 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	2200      	movs	r2, #0
 800e092:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	2221      	movs	r2, #33	; 0x21
 800e09a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e09e:	f7f6 f8b9 	bl	8004214 <HAL_GetTick>
 800e0a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	88fa      	ldrh	r2, [r7, #6]
 800e0a8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	88fa      	ldrh	r2, [r7, #6]
 800e0b0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	689b      	ldr	r3, [r3, #8]
 800e0b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e0bc:	d108      	bne.n	800e0d0 <HAL_UART_Transmit+0x6c>
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	691b      	ldr	r3, [r3, #16]
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d104      	bne.n	800e0d0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800e0c6:	2300      	movs	r3, #0
 800e0c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800e0ca:	68bb      	ldr	r3, [r7, #8]
 800e0cc:	61bb      	str	r3, [r7, #24]
 800e0ce:	e003      	b.n	800e0d8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800e0d0:	68bb      	ldr	r3, [r7, #8]
 800e0d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e0d4:	2300      	movs	r3, #0
 800e0d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800e0d8:	e030      	b.n	800e13c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e0da:	683b      	ldr	r3, [r7, #0]
 800e0dc:	9300      	str	r3, [sp, #0]
 800e0de:	697b      	ldr	r3, [r7, #20]
 800e0e0:	2200      	movs	r2, #0
 800e0e2:	2180      	movs	r1, #128	; 0x80
 800e0e4:	68f8      	ldr	r0, [r7, #12]
 800e0e6:	f000 feff 	bl	800eee8 <UART_WaitOnFlagUntilTimeout>
 800e0ea:	4603      	mov	r3, r0
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d005      	beq.n	800e0fc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	2220      	movs	r2, #32
 800e0f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800e0f8:	2303      	movs	r3, #3
 800e0fa:	e03d      	b.n	800e178 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800e0fc:	69fb      	ldr	r3, [r7, #28]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d10b      	bne.n	800e11a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e102:	69bb      	ldr	r3, [r7, #24]
 800e104:	881b      	ldrh	r3, [r3, #0]
 800e106:	461a      	mov	r2, r3
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e110:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800e112:	69bb      	ldr	r3, [r7, #24]
 800e114:	3302      	adds	r3, #2
 800e116:	61bb      	str	r3, [r7, #24]
 800e118:	e007      	b.n	800e12a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800e11a:	69fb      	ldr	r3, [r7, #28]
 800e11c:	781a      	ldrb	r2, [r3, #0]
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800e124:	69fb      	ldr	r3, [r7, #28]
 800e126:	3301      	adds	r3, #1
 800e128:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800e130:	b29b      	uxth	r3, r3
 800e132:	3b01      	subs	r3, #1
 800e134:	b29a      	uxth	r2, r3
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800e142:	b29b      	uxth	r3, r3
 800e144:	2b00      	cmp	r3, #0
 800e146:	d1c8      	bne.n	800e0da <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e148:	683b      	ldr	r3, [r7, #0]
 800e14a:	9300      	str	r3, [sp, #0]
 800e14c:	697b      	ldr	r3, [r7, #20]
 800e14e:	2200      	movs	r2, #0
 800e150:	2140      	movs	r1, #64	; 0x40
 800e152:	68f8      	ldr	r0, [r7, #12]
 800e154:	f000 fec8 	bl	800eee8 <UART_WaitOnFlagUntilTimeout>
 800e158:	4603      	mov	r3, r0
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d005      	beq.n	800e16a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	2220      	movs	r2, #32
 800e162:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800e166:	2303      	movs	r3, #3
 800e168:	e006      	b.n	800e178 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	2220      	movs	r2, #32
 800e16e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800e172:	2300      	movs	r3, #0
 800e174:	e000      	b.n	800e178 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800e176:	2302      	movs	r3, #2
  }
}
 800e178:	4618      	mov	r0, r3
 800e17a:	3720      	adds	r7, #32
 800e17c:	46bd      	mov	sp, r7
 800e17e:	bd80      	pop	{r7, pc}

0800e180 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e180:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e184:	b092      	sub	sp, #72	; 0x48
 800e186:	af00      	add	r7, sp, #0
 800e188:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e18a:	2300      	movs	r3, #0
 800e18c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e190:	697b      	ldr	r3, [r7, #20]
 800e192:	689a      	ldr	r2, [r3, #8]
 800e194:	697b      	ldr	r3, [r7, #20]
 800e196:	691b      	ldr	r3, [r3, #16]
 800e198:	431a      	orrs	r2, r3
 800e19a:	697b      	ldr	r3, [r7, #20]
 800e19c:	695b      	ldr	r3, [r3, #20]
 800e19e:	431a      	orrs	r2, r3
 800e1a0:	697b      	ldr	r3, [r7, #20]
 800e1a2:	69db      	ldr	r3, [r3, #28]
 800e1a4:	4313      	orrs	r3, r2
 800e1a6:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e1a8:	697b      	ldr	r3, [r7, #20]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	681a      	ldr	r2, [r3, #0]
 800e1ae:	4bbe      	ldr	r3, [pc, #760]	; (800e4a8 <UART_SetConfig+0x328>)
 800e1b0:	4013      	ands	r3, r2
 800e1b2:	697a      	ldr	r2, [r7, #20]
 800e1b4:	6812      	ldr	r2, [r2, #0]
 800e1b6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e1b8:	430b      	orrs	r3, r1
 800e1ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e1bc:	697b      	ldr	r3, [r7, #20]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	685b      	ldr	r3, [r3, #4]
 800e1c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e1c6:	697b      	ldr	r3, [r7, #20]
 800e1c8:	68da      	ldr	r2, [r3, #12]
 800e1ca:	697b      	ldr	r3, [r7, #20]
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	430a      	orrs	r2, r1
 800e1d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e1d2:	697b      	ldr	r3, [r7, #20]
 800e1d4:	699b      	ldr	r3, [r3, #24]
 800e1d6:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e1d8:	697b      	ldr	r3, [r7, #20]
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	4ab3      	ldr	r2, [pc, #716]	; (800e4ac <UART_SetConfig+0x32c>)
 800e1de:	4293      	cmp	r3, r2
 800e1e0:	d004      	beq.n	800e1ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e1e2:	697b      	ldr	r3, [r7, #20]
 800e1e4:	6a1b      	ldr	r3, [r3, #32]
 800e1e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e1e8:	4313      	orrs	r3, r2
 800e1ea:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e1ec:	697b      	ldr	r3, [r7, #20]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	689a      	ldr	r2, [r3, #8]
 800e1f2:	4baf      	ldr	r3, [pc, #700]	; (800e4b0 <UART_SetConfig+0x330>)
 800e1f4:	4013      	ands	r3, r2
 800e1f6:	697a      	ldr	r2, [r7, #20]
 800e1f8:	6812      	ldr	r2, [r2, #0]
 800e1fa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e1fc:	430b      	orrs	r3, r1
 800e1fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e200:	697b      	ldr	r3, [r7, #20]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e206:	f023 010f 	bic.w	r1, r3, #15
 800e20a:	697b      	ldr	r3, [r7, #20]
 800e20c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e20e:	697b      	ldr	r3, [r7, #20]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	430a      	orrs	r2, r1
 800e214:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e216:	697b      	ldr	r3, [r7, #20]
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	4aa6      	ldr	r2, [pc, #664]	; (800e4b4 <UART_SetConfig+0x334>)
 800e21c:	4293      	cmp	r3, r2
 800e21e:	d177      	bne.n	800e310 <UART_SetConfig+0x190>
 800e220:	4ba5      	ldr	r3, [pc, #660]	; (800e4b8 <UART_SetConfig+0x338>)
 800e222:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e224:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e228:	2b28      	cmp	r3, #40	; 0x28
 800e22a:	d86d      	bhi.n	800e308 <UART_SetConfig+0x188>
 800e22c:	a201      	add	r2, pc, #4	; (adr r2, 800e234 <UART_SetConfig+0xb4>)
 800e22e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e232:	bf00      	nop
 800e234:	0800e2d9 	.word	0x0800e2d9
 800e238:	0800e309 	.word	0x0800e309
 800e23c:	0800e309 	.word	0x0800e309
 800e240:	0800e309 	.word	0x0800e309
 800e244:	0800e309 	.word	0x0800e309
 800e248:	0800e309 	.word	0x0800e309
 800e24c:	0800e309 	.word	0x0800e309
 800e250:	0800e309 	.word	0x0800e309
 800e254:	0800e2e1 	.word	0x0800e2e1
 800e258:	0800e309 	.word	0x0800e309
 800e25c:	0800e309 	.word	0x0800e309
 800e260:	0800e309 	.word	0x0800e309
 800e264:	0800e309 	.word	0x0800e309
 800e268:	0800e309 	.word	0x0800e309
 800e26c:	0800e309 	.word	0x0800e309
 800e270:	0800e309 	.word	0x0800e309
 800e274:	0800e2e9 	.word	0x0800e2e9
 800e278:	0800e309 	.word	0x0800e309
 800e27c:	0800e309 	.word	0x0800e309
 800e280:	0800e309 	.word	0x0800e309
 800e284:	0800e309 	.word	0x0800e309
 800e288:	0800e309 	.word	0x0800e309
 800e28c:	0800e309 	.word	0x0800e309
 800e290:	0800e309 	.word	0x0800e309
 800e294:	0800e2f1 	.word	0x0800e2f1
 800e298:	0800e309 	.word	0x0800e309
 800e29c:	0800e309 	.word	0x0800e309
 800e2a0:	0800e309 	.word	0x0800e309
 800e2a4:	0800e309 	.word	0x0800e309
 800e2a8:	0800e309 	.word	0x0800e309
 800e2ac:	0800e309 	.word	0x0800e309
 800e2b0:	0800e309 	.word	0x0800e309
 800e2b4:	0800e2f9 	.word	0x0800e2f9
 800e2b8:	0800e309 	.word	0x0800e309
 800e2bc:	0800e309 	.word	0x0800e309
 800e2c0:	0800e309 	.word	0x0800e309
 800e2c4:	0800e309 	.word	0x0800e309
 800e2c8:	0800e309 	.word	0x0800e309
 800e2cc:	0800e309 	.word	0x0800e309
 800e2d0:	0800e309 	.word	0x0800e309
 800e2d4:	0800e301 	.word	0x0800e301
 800e2d8:	2301      	movs	r3, #1
 800e2da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e2de:	e222      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e2e0:	2304      	movs	r3, #4
 800e2e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e2e6:	e21e      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e2e8:	2308      	movs	r3, #8
 800e2ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e2ee:	e21a      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e2f0:	2310      	movs	r3, #16
 800e2f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e2f6:	e216      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e2f8:	2320      	movs	r3, #32
 800e2fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e2fe:	e212      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e300:	2340      	movs	r3, #64	; 0x40
 800e302:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e306:	e20e      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e308:	2380      	movs	r3, #128	; 0x80
 800e30a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e30e:	e20a      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e310:	697b      	ldr	r3, [r7, #20]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	4a69      	ldr	r2, [pc, #420]	; (800e4bc <UART_SetConfig+0x33c>)
 800e316:	4293      	cmp	r3, r2
 800e318:	d130      	bne.n	800e37c <UART_SetConfig+0x1fc>
 800e31a:	4b67      	ldr	r3, [pc, #412]	; (800e4b8 <UART_SetConfig+0x338>)
 800e31c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e31e:	f003 0307 	and.w	r3, r3, #7
 800e322:	2b05      	cmp	r3, #5
 800e324:	d826      	bhi.n	800e374 <UART_SetConfig+0x1f4>
 800e326:	a201      	add	r2, pc, #4	; (adr r2, 800e32c <UART_SetConfig+0x1ac>)
 800e328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e32c:	0800e345 	.word	0x0800e345
 800e330:	0800e34d 	.word	0x0800e34d
 800e334:	0800e355 	.word	0x0800e355
 800e338:	0800e35d 	.word	0x0800e35d
 800e33c:	0800e365 	.word	0x0800e365
 800e340:	0800e36d 	.word	0x0800e36d
 800e344:	2300      	movs	r3, #0
 800e346:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e34a:	e1ec      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e34c:	2304      	movs	r3, #4
 800e34e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e352:	e1e8      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e354:	2308      	movs	r3, #8
 800e356:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e35a:	e1e4      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e35c:	2310      	movs	r3, #16
 800e35e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e362:	e1e0      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e364:	2320      	movs	r3, #32
 800e366:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e36a:	e1dc      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e36c:	2340      	movs	r3, #64	; 0x40
 800e36e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e372:	e1d8      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e374:	2380      	movs	r3, #128	; 0x80
 800e376:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e37a:	e1d4      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e37c:	697b      	ldr	r3, [r7, #20]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	4a4f      	ldr	r2, [pc, #316]	; (800e4c0 <UART_SetConfig+0x340>)
 800e382:	4293      	cmp	r3, r2
 800e384:	d130      	bne.n	800e3e8 <UART_SetConfig+0x268>
 800e386:	4b4c      	ldr	r3, [pc, #304]	; (800e4b8 <UART_SetConfig+0x338>)
 800e388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e38a:	f003 0307 	and.w	r3, r3, #7
 800e38e:	2b05      	cmp	r3, #5
 800e390:	d826      	bhi.n	800e3e0 <UART_SetConfig+0x260>
 800e392:	a201      	add	r2, pc, #4	; (adr r2, 800e398 <UART_SetConfig+0x218>)
 800e394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e398:	0800e3b1 	.word	0x0800e3b1
 800e39c:	0800e3b9 	.word	0x0800e3b9
 800e3a0:	0800e3c1 	.word	0x0800e3c1
 800e3a4:	0800e3c9 	.word	0x0800e3c9
 800e3a8:	0800e3d1 	.word	0x0800e3d1
 800e3ac:	0800e3d9 	.word	0x0800e3d9
 800e3b0:	2300      	movs	r3, #0
 800e3b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3b6:	e1b6      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e3b8:	2304      	movs	r3, #4
 800e3ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3be:	e1b2      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e3c0:	2308      	movs	r3, #8
 800e3c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3c6:	e1ae      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e3c8:	2310      	movs	r3, #16
 800e3ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3ce:	e1aa      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e3d0:	2320      	movs	r3, #32
 800e3d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3d6:	e1a6      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e3d8:	2340      	movs	r3, #64	; 0x40
 800e3da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3de:	e1a2      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e3e0:	2380      	movs	r3, #128	; 0x80
 800e3e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3e6:	e19e      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e3e8:	697b      	ldr	r3, [r7, #20]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	4a35      	ldr	r2, [pc, #212]	; (800e4c4 <UART_SetConfig+0x344>)
 800e3ee:	4293      	cmp	r3, r2
 800e3f0:	d130      	bne.n	800e454 <UART_SetConfig+0x2d4>
 800e3f2:	4b31      	ldr	r3, [pc, #196]	; (800e4b8 <UART_SetConfig+0x338>)
 800e3f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e3f6:	f003 0307 	and.w	r3, r3, #7
 800e3fa:	2b05      	cmp	r3, #5
 800e3fc:	d826      	bhi.n	800e44c <UART_SetConfig+0x2cc>
 800e3fe:	a201      	add	r2, pc, #4	; (adr r2, 800e404 <UART_SetConfig+0x284>)
 800e400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e404:	0800e41d 	.word	0x0800e41d
 800e408:	0800e425 	.word	0x0800e425
 800e40c:	0800e42d 	.word	0x0800e42d
 800e410:	0800e435 	.word	0x0800e435
 800e414:	0800e43d 	.word	0x0800e43d
 800e418:	0800e445 	.word	0x0800e445
 800e41c:	2300      	movs	r3, #0
 800e41e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e422:	e180      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e424:	2304      	movs	r3, #4
 800e426:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e42a:	e17c      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e42c:	2308      	movs	r3, #8
 800e42e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e432:	e178      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e434:	2310      	movs	r3, #16
 800e436:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e43a:	e174      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e43c:	2320      	movs	r3, #32
 800e43e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e442:	e170      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e444:	2340      	movs	r3, #64	; 0x40
 800e446:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e44a:	e16c      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e44c:	2380      	movs	r3, #128	; 0x80
 800e44e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e452:	e168      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e454:	697b      	ldr	r3, [r7, #20]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	4a1b      	ldr	r2, [pc, #108]	; (800e4c8 <UART_SetConfig+0x348>)
 800e45a:	4293      	cmp	r3, r2
 800e45c:	d142      	bne.n	800e4e4 <UART_SetConfig+0x364>
 800e45e:	4b16      	ldr	r3, [pc, #88]	; (800e4b8 <UART_SetConfig+0x338>)
 800e460:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e462:	f003 0307 	and.w	r3, r3, #7
 800e466:	2b05      	cmp	r3, #5
 800e468:	d838      	bhi.n	800e4dc <UART_SetConfig+0x35c>
 800e46a:	a201      	add	r2, pc, #4	; (adr r2, 800e470 <UART_SetConfig+0x2f0>)
 800e46c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e470:	0800e489 	.word	0x0800e489
 800e474:	0800e491 	.word	0x0800e491
 800e478:	0800e499 	.word	0x0800e499
 800e47c:	0800e4a1 	.word	0x0800e4a1
 800e480:	0800e4cd 	.word	0x0800e4cd
 800e484:	0800e4d5 	.word	0x0800e4d5
 800e488:	2300      	movs	r3, #0
 800e48a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e48e:	e14a      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e490:	2304      	movs	r3, #4
 800e492:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e496:	e146      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e498:	2308      	movs	r3, #8
 800e49a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e49e:	e142      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e4a0:	2310      	movs	r3, #16
 800e4a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4a6:	e13e      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e4a8:	cfff69f3 	.word	0xcfff69f3
 800e4ac:	58000c00 	.word	0x58000c00
 800e4b0:	11fff4ff 	.word	0x11fff4ff
 800e4b4:	40011000 	.word	0x40011000
 800e4b8:	58024400 	.word	0x58024400
 800e4bc:	40004400 	.word	0x40004400
 800e4c0:	40004800 	.word	0x40004800
 800e4c4:	40004c00 	.word	0x40004c00
 800e4c8:	40005000 	.word	0x40005000
 800e4cc:	2320      	movs	r3, #32
 800e4ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4d2:	e128      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e4d4:	2340      	movs	r3, #64	; 0x40
 800e4d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4da:	e124      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e4dc:	2380      	movs	r3, #128	; 0x80
 800e4de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4e2:	e120      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e4e4:	697b      	ldr	r3, [r7, #20]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	4acb      	ldr	r2, [pc, #812]	; (800e818 <UART_SetConfig+0x698>)
 800e4ea:	4293      	cmp	r3, r2
 800e4ec:	d176      	bne.n	800e5dc <UART_SetConfig+0x45c>
 800e4ee:	4bcb      	ldr	r3, [pc, #812]	; (800e81c <UART_SetConfig+0x69c>)
 800e4f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e4f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e4f6:	2b28      	cmp	r3, #40	; 0x28
 800e4f8:	d86c      	bhi.n	800e5d4 <UART_SetConfig+0x454>
 800e4fa:	a201      	add	r2, pc, #4	; (adr r2, 800e500 <UART_SetConfig+0x380>)
 800e4fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e500:	0800e5a5 	.word	0x0800e5a5
 800e504:	0800e5d5 	.word	0x0800e5d5
 800e508:	0800e5d5 	.word	0x0800e5d5
 800e50c:	0800e5d5 	.word	0x0800e5d5
 800e510:	0800e5d5 	.word	0x0800e5d5
 800e514:	0800e5d5 	.word	0x0800e5d5
 800e518:	0800e5d5 	.word	0x0800e5d5
 800e51c:	0800e5d5 	.word	0x0800e5d5
 800e520:	0800e5ad 	.word	0x0800e5ad
 800e524:	0800e5d5 	.word	0x0800e5d5
 800e528:	0800e5d5 	.word	0x0800e5d5
 800e52c:	0800e5d5 	.word	0x0800e5d5
 800e530:	0800e5d5 	.word	0x0800e5d5
 800e534:	0800e5d5 	.word	0x0800e5d5
 800e538:	0800e5d5 	.word	0x0800e5d5
 800e53c:	0800e5d5 	.word	0x0800e5d5
 800e540:	0800e5b5 	.word	0x0800e5b5
 800e544:	0800e5d5 	.word	0x0800e5d5
 800e548:	0800e5d5 	.word	0x0800e5d5
 800e54c:	0800e5d5 	.word	0x0800e5d5
 800e550:	0800e5d5 	.word	0x0800e5d5
 800e554:	0800e5d5 	.word	0x0800e5d5
 800e558:	0800e5d5 	.word	0x0800e5d5
 800e55c:	0800e5d5 	.word	0x0800e5d5
 800e560:	0800e5bd 	.word	0x0800e5bd
 800e564:	0800e5d5 	.word	0x0800e5d5
 800e568:	0800e5d5 	.word	0x0800e5d5
 800e56c:	0800e5d5 	.word	0x0800e5d5
 800e570:	0800e5d5 	.word	0x0800e5d5
 800e574:	0800e5d5 	.word	0x0800e5d5
 800e578:	0800e5d5 	.word	0x0800e5d5
 800e57c:	0800e5d5 	.word	0x0800e5d5
 800e580:	0800e5c5 	.word	0x0800e5c5
 800e584:	0800e5d5 	.word	0x0800e5d5
 800e588:	0800e5d5 	.word	0x0800e5d5
 800e58c:	0800e5d5 	.word	0x0800e5d5
 800e590:	0800e5d5 	.word	0x0800e5d5
 800e594:	0800e5d5 	.word	0x0800e5d5
 800e598:	0800e5d5 	.word	0x0800e5d5
 800e59c:	0800e5d5 	.word	0x0800e5d5
 800e5a0:	0800e5cd 	.word	0x0800e5cd
 800e5a4:	2301      	movs	r3, #1
 800e5a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5aa:	e0bc      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e5ac:	2304      	movs	r3, #4
 800e5ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5b2:	e0b8      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e5b4:	2308      	movs	r3, #8
 800e5b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5ba:	e0b4      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e5bc:	2310      	movs	r3, #16
 800e5be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5c2:	e0b0      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e5c4:	2320      	movs	r3, #32
 800e5c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5ca:	e0ac      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e5cc:	2340      	movs	r3, #64	; 0x40
 800e5ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5d2:	e0a8      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e5d4:	2380      	movs	r3, #128	; 0x80
 800e5d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5da:	e0a4      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e5dc:	697b      	ldr	r3, [r7, #20]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	4a8f      	ldr	r2, [pc, #572]	; (800e820 <UART_SetConfig+0x6a0>)
 800e5e2:	4293      	cmp	r3, r2
 800e5e4:	d130      	bne.n	800e648 <UART_SetConfig+0x4c8>
 800e5e6:	4b8d      	ldr	r3, [pc, #564]	; (800e81c <UART_SetConfig+0x69c>)
 800e5e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e5ea:	f003 0307 	and.w	r3, r3, #7
 800e5ee:	2b05      	cmp	r3, #5
 800e5f0:	d826      	bhi.n	800e640 <UART_SetConfig+0x4c0>
 800e5f2:	a201      	add	r2, pc, #4	; (adr r2, 800e5f8 <UART_SetConfig+0x478>)
 800e5f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5f8:	0800e611 	.word	0x0800e611
 800e5fc:	0800e619 	.word	0x0800e619
 800e600:	0800e621 	.word	0x0800e621
 800e604:	0800e629 	.word	0x0800e629
 800e608:	0800e631 	.word	0x0800e631
 800e60c:	0800e639 	.word	0x0800e639
 800e610:	2300      	movs	r3, #0
 800e612:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e616:	e086      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e618:	2304      	movs	r3, #4
 800e61a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e61e:	e082      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e620:	2308      	movs	r3, #8
 800e622:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e626:	e07e      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e628:	2310      	movs	r3, #16
 800e62a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e62e:	e07a      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e630:	2320      	movs	r3, #32
 800e632:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e636:	e076      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e638:	2340      	movs	r3, #64	; 0x40
 800e63a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e63e:	e072      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e640:	2380      	movs	r3, #128	; 0x80
 800e642:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e646:	e06e      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e648:	697b      	ldr	r3, [r7, #20]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	4a75      	ldr	r2, [pc, #468]	; (800e824 <UART_SetConfig+0x6a4>)
 800e64e:	4293      	cmp	r3, r2
 800e650:	d130      	bne.n	800e6b4 <UART_SetConfig+0x534>
 800e652:	4b72      	ldr	r3, [pc, #456]	; (800e81c <UART_SetConfig+0x69c>)
 800e654:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e656:	f003 0307 	and.w	r3, r3, #7
 800e65a:	2b05      	cmp	r3, #5
 800e65c:	d826      	bhi.n	800e6ac <UART_SetConfig+0x52c>
 800e65e:	a201      	add	r2, pc, #4	; (adr r2, 800e664 <UART_SetConfig+0x4e4>)
 800e660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e664:	0800e67d 	.word	0x0800e67d
 800e668:	0800e685 	.word	0x0800e685
 800e66c:	0800e68d 	.word	0x0800e68d
 800e670:	0800e695 	.word	0x0800e695
 800e674:	0800e69d 	.word	0x0800e69d
 800e678:	0800e6a5 	.word	0x0800e6a5
 800e67c:	2300      	movs	r3, #0
 800e67e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e682:	e050      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e684:	2304      	movs	r3, #4
 800e686:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e68a:	e04c      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e68c:	2308      	movs	r3, #8
 800e68e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e692:	e048      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e694:	2310      	movs	r3, #16
 800e696:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e69a:	e044      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e69c:	2320      	movs	r3, #32
 800e69e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6a2:	e040      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e6a4:	2340      	movs	r3, #64	; 0x40
 800e6a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6aa:	e03c      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e6ac:	2380      	movs	r3, #128	; 0x80
 800e6ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6b2:	e038      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e6b4:	697b      	ldr	r3, [r7, #20]
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	4a5b      	ldr	r2, [pc, #364]	; (800e828 <UART_SetConfig+0x6a8>)
 800e6ba:	4293      	cmp	r3, r2
 800e6bc:	d130      	bne.n	800e720 <UART_SetConfig+0x5a0>
 800e6be:	4b57      	ldr	r3, [pc, #348]	; (800e81c <UART_SetConfig+0x69c>)
 800e6c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e6c2:	f003 0307 	and.w	r3, r3, #7
 800e6c6:	2b05      	cmp	r3, #5
 800e6c8:	d826      	bhi.n	800e718 <UART_SetConfig+0x598>
 800e6ca:	a201      	add	r2, pc, #4	; (adr r2, 800e6d0 <UART_SetConfig+0x550>)
 800e6cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6d0:	0800e6e9 	.word	0x0800e6e9
 800e6d4:	0800e6f1 	.word	0x0800e6f1
 800e6d8:	0800e6f9 	.word	0x0800e6f9
 800e6dc:	0800e701 	.word	0x0800e701
 800e6e0:	0800e709 	.word	0x0800e709
 800e6e4:	0800e711 	.word	0x0800e711
 800e6e8:	2302      	movs	r3, #2
 800e6ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6ee:	e01a      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e6f0:	2304      	movs	r3, #4
 800e6f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6f6:	e016      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e6f8:	2308      	movs	r3, #8
 800e6fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6fe:	e012      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e700:	2310      	movs	r3, #16
 800e702:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e706:	e00e      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e708:	2320      	movs	r3, #32
 800e70a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e70e:	e00a      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e710:	2340      	movs	r3, #64	; 0x40
 800e712:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e716:	e006      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e718:	2380      	movs	r3, #128	; 0x80
 800e71a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e71e:	e002      	b.n	800e726 <UART_SetConfig+0x5a6>
 800e720:	2380      	movs	r3, #128	; 0x80
 800e722:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e726:	697b      	ldr	r3, [r7, #20]
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	4a3f      	ldr	r2, [pc, #252]	; (800e828 <UART_SetConfig+0x6a8>)
 800e72c:	4293      	cmp	r3, r2
 800e72e:	f040 80f8 	bne.w	800e922 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e732:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e736:	2b20      	cmp	r3, #32
 800e738:	dc46      	bgt.n	800e7c8 <UART_SetConfig+0x648>
 800e73a:	2b02      	cmp	r3, #2
 800e73c:	f2c0 8082 	blt.w	800e844 <UART_SetConfig+0x6c4>
 800e740:	3b02      	subs	r3, #2
 800e742:	2b1e      	cmp	r3, #30
 800e744:	d87e      	bhi.n	800e844 <UART_SetConfig+0x6c4>
 800e746:	a201      	add	r2, pc, #4	; (adr r2, 800e74c <UART_SetConfig+0x5cc>)
 800e748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e74c:	0800e7cf 	.word	0x0800e7cf
 800e750:	0800e845 	.word	0x0800e845
 800e754:	0800e7d7 	.word	0x0800e7d7
 800e758:	0800e845 	.word	0x0800e845
 800e75c:	0800e845 	.word	0x0800e845
 800e760:	0800e845 	.word	0x0800e845
 800e764:	0800e7e7 	.word	0x0800e7e7
 800e768:	0800e845 	.word	0x0800e845
 800e76c:	0800e845 	.word	0x0800e845
 800e770:	0800e845 	.word	0x0800e845
 800e774:	0800e845 	.word	0x0800e845
 800e778:	0800e845 	.word	0x0800e845
 800e77c:	0800e845 	.word	0x0800e845
 800e780:	0800e845 	.word	0x0800e845
 800e784:	0800e7f7 	.word	0x0800e7f7
 800e788:	0800e845 	.word	0x0800e845
 800e78c:	0800e845 	.word	0x0800e845
 800e790:	0800e845 	.word	0x0800e845
 800e794:	0800e845 	.word	0x0800e845
 800e798:	0800e845 	.word	0x0800e845
 800e79c:	0800e845 	.word	0x0800e845
 800e7a0:	0800e845 	.word	0x0800e845
 800e7a4:	0800e845 	.word	0x0800e845
 800e7a8:	0800e845 	.word	0x0800e845
 800e7ac:	0800e845 	.word	0x0800e845
 800e7b0:	0800e845 	.word	0x0800e845
 800e7b4:	0800e845 	.word	0x0800e845
 800e7b8:	0800e845 	.word	0x0800e845
 800e7bc:	0800e845 	.word	0x0800e845
 800e7c0:	0800e845 	.word	0x0800e845
 800e7c4:	0800e837 	.word	0x0800e837
 800e7c8:	2b40      	cmp	r3, #64	; 0x40
 800e7ca:	d037      	beq.n	800e83c <UART_SetConfig+0x6bc>
 800e7cc:	e03a      	b.n	800e844 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800e7ce:	f7fe fb19 	bl	800ce04 <HAL_RCCEx_GetD3PCLK1Freq>
 800e7d2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e7d4:	e03c      	b.n	800e850 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e7d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e7da:	4618      	mov	r0, r3
 800e7dc:	f7fe fb28 	bl	800ce30 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e7e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e7e4:	e034      	b.n	800e850 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e7e6:	f107 0318 	add.w	r3, r7, #24
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	f7fe fc74 	bl	800d0d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e7f0:	69fb      	ldr	r3, [r7, #28]
 800e7f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e7f4:	e02c      	b.n	800e850 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e7f6:	4b09      	ldr	r3, [pc, #36]	; (800e81c <UART_SetConfig+0x69c>)
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	f003 0320 	and.w	r3, r3, #32
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d016      	beq.n	800e830 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e802:	4b06      	ldr	r3, [pc, #24]	; (800e81c <UART_SetConfig+0x69c>)
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	08db      	lsrs	r3, r3, #3
 800e808:	f003 0303 	and.w	r3, r3, #3
 800e80c:	4a07      	ldr	r2, [pc, #28]	; (800e82c <UART_SetConfig+0x6ac>)
 800e80e:	fa22 f303 	lsr.w	r3, r2, r3
 800e812:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e814:	e01c      	b.n	800e850 <UART_SetConfig+0x6d0>
 800e816:	bf00      	nop
 800e818:	40011400 	.word	0x40011400
 800e81c:	58024400 	.word	0x58024400
 800e820:	40007800 	.word	0x40007800
 800e824:	40007c00 	.word	0x40007c00
 800e828:	58000c00 	.word	0x58000c00
 800e82c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800e830:	4b9d      	ldr	r3, [pc, #628]	; (800eaa8 <UART_SetConfig+0x928>)
 800e832:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e834:	e00c      	b.n	800e850 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e836:	4b9d      	ldr	r3, [pc, #628]	; (800eaac <UART_SetConfig+0x92c>)
 800e838:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e83a:	e009      	b.n	800e850 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e83c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e840:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e842:	e005      	b.n	800e850 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800e844:	2300      	movs	r3, #0
 800e846:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800e848:	2301      	movs	r3, #1
 800e84a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800e84e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e850:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e852:	2b00      	cmp	r3, #0
 800e854:	f000 81de 	beq.w	800ec14 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e858:	697b      	ldr	r3, [r7, #20]
 800e85a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e85c:	4a94      	ldr	r2, [pc, #592]	; (800eab0 <UART_SetConfig+0x930>)
 800e85e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e862:	461a      	mov	r2, r3
 800e864:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e866:	fbb3 f3f2 	udiv	r3, r3, r2
 800e86a:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e86c:	697b      	ldr	r3, [r7, #20]
 800e86e:	685a      	ldr	r2, [r3, #4]
 800e870:	4613      	mov	r3, r2
 800e872:	005b      	lsls	r3, r3, #1
 800e874:	4413      	add	r3, r2
 800e876:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e878:	429a      	cmp	r2, r3
 800e87a:	d305      	bcc.n	800e888 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e87c:	697b      	ldr	r3, [r7, #20]
 800e87e:	685b      	ldr	r3, [r3, #4]
 800e880:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e882:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e884:	429a      	cmp	r2, r3
 800e886:	d903      	bls.n	800e890 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800e888:	2301      	movs	r3, #1
 800e88a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800e88e:	e1c1      	b.n	800ec14 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e890:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e892:	2200      	movs	r2, #0
 800e894:	60bb      	str	r3, [r7, #8]
 800e896:	60fa      	str	r2, [r7, #12]
 800e898:	697b      	ldr	r3, [r7, #20]
 800e89a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e89c:	4a84      	ldr	r2, [pc, #528]	; (800eab0 <UART_SetConfig+0x930>)
 800e89e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e8a2:	b29b      	uxth	r3, r3
 800e8a4:	2200      	movs	r2, #0
 800e8a6:	603b      	str	r3, [r7, #0]
 800e8a8:	607a      	str	r2, [r7, #4]
 800e8aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e8ae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e8b2:	f7f3 fb7d 	bl	8001fb0 <__aeabi_uldivmod>
 800e8b6:	4602      	mov	r2, r0
 800e8b8:	460b      	mov	r3, r1
 800e8ba:	4610      	mov	r0, r2
 800e8bc:	4619      	mov	r1, r3
 800e8be:	f04f 0200 	mov.w	r2, #0
 800e8c2:	f04f 0300 	mov.w	r3, #0
 800e8c6:	020b      	lsls	r3, r1, #8
 800e8c8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e8cc:	0202      	lsls	r2, r0, #8
 800e8ce:	6979      	ldr	r1, [r7, #20]
 800e8d0:	6849      	ldr	r1, [r1, #4]
 800e8d2:	0849      	lsrs	r1, r1, #1
 800e8d4:	2000      	movs	r0, #0
 800e8d6:	460c      	mov	r4, r1
 800e8d8:	4605      	mov	r5, r0
 800e8da:	eb12 0804 	adds.w	r8, r2, r4
 800e8de:	eb43 0905 	adc.w	r9, r3, r5
 800e8e2:	697b      	ldr	r3, [r7, #20]
 800e8e4:	685b      	ldr	r3, [r3, #4]
 800e8e6:	2200      	movs	r2, #0
 800e8e8:	469a      	mov	sl, r3
 800e8ea:	4693      	mov	fp, r2
 800e8ec:	4652      	mov	r2, sl
 800e8ee:	465b      	mov	r3, fp
 800e8f0:	4640      	mov	r0, r8
 800e8f2:	4649      	mov	r1, r9
 800e8f4:	f7f3 fb5c 	bl	8001fb0 <__aeabi_uldivmod>
 800e8f8:	4602      	mov	r2, r0
 800e8fa:	460b      	mov	r3, r1
 800e8fc:	4613      	mov	r3, r2
 800e8fe:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e902:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e906:	d308      	bcc.n	800e91a <UART_SetConfig+0x79a>
 800e908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e90a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e90e:	d204      	bcs.n	800e91a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800e910:	697b      	ldr	r3, [r7, #20]
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e916:	60da      	str	r2, [r3, #12]
 800e918:	e17c      	b.n	800ec14 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800e91a:	2301      	movs	r3, #1
 800e91c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800e920:	e178      	b.n	800ec14 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e922:	697b      	ldr	r3, [r7, #20]
 800e924:	69db      	ldr	r3, [r3, #28]
 800e926:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e92a:	f040 80c5 	bne.w	800eab8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800e92e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e932:	2b20      	cmp	r3, #32
 800e934:	dc48      	bgt.n	800e9c8 <UART_SetConfig+0x848>
 800e936:	2b00      	cmp	r3, #0
 800e938:	db7b      	blt.n	800ea32 <UART_SetConfig+0x8b2>
 800e93a:	2b20      	cmp	r3, #32
 800e93c:	d879      	bhi.n	800ea32 <UART_SetConfig+0x8b2>
 800e93e:	a201      	add	r2, pc, #4	; (adr r2, 800e944 <UART_SetConfig+0x7c4>)
 800e940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e944:	0800e9cf 	.word	0x0800e9cf
 800e948:	0800e9d7 	.word	0x0800e9d7
 800e94c:	0800ea33 	.word	0x0800ea33
 800e950:	0800ea33 	.word	0x0800ea33
 800e954:	0800e9df 	.word	0x0800e9df
 800e958:	0800ea33 	.word	0x0800ea33
 800e95c:	0800ea33 	.word	0x0800ea33
 800e960:	0800ea33 	.word	0x0800ea33
 800e964:	0800e9ef 	.word	0x0800e9ef
 800e968:	0800ea33 	.word	0x0800ea33
 800e96c:	0800ea33 	.word	0x0800ea33
 800e970:	0800ea33 	.word	0x0800ea33
 800e974:	0800ea33 	.word	0x0800ea33
 800e978:	0800ea33 	.word	0x0800ea33
 800e97c:	0800ea33 	.word	0x0800ea33
 800e980:	0800ea33 	.word	0x0800ea33
 800e984:	0800e9ff 	.word	0x0800e9ff
 800e988:	0800ea33 	.word	0x0800ea33
 800e98c:	0800ea33 	.word	0x0800ea33
 800e990:	0800ea33 	.word	0x0800ea33
 800e994:	0800ea33 	.word	0x0800ea33
 800e998:	0800ea33 	.word	0x0800ea33
 800e99c:	0800ea33 	.word	0x0800ea33
 800e9a0:	0800ea33 	.word	0x0800ea33
 800e9a4:	0800ea33 	.word	0x0800ea33
 800e9a8:	0800ea33 	.word	0x0800ea33
 800e9ac:	0800ea33 	.word	0x0800ea33
 800e9b0:	0800ea33 	.word	0x0800ea33
 800e9b4:	0800ea33 	.word	0x0800ea33
 800e9b8:	0800ea33 	.word	0x0800ea33
 800e9bc:	0800ea33 	.word	0x0800ea33
 800e9c0:	0800ea33 	.word	0x0800ea33
 800e9c4:	0800ea25 	.word	0x0800ea25
 800e9c8:	2b40      	cmp	r3, #64	; 0x40
 800e9ca:	d02e      	beq.n	800ea2a <UART_SetConfig+0x8aa>
 800e9cc:	e031      	b.n	800ea32 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e9ce:	f7fc fa47 	bl	800ae60 <HAL_RCC_GetPCLK1Freq>
 800e9d2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e9d4:	e033      	b.n	800ea3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e9d6:	f7fc fa59 	bl	800ae8c <HAL_RCC_GetPCLK2Freq>
 800e9da:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e9dc:	e02f      	b.n	800ea3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e9de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e9e2:	4618      	mov	r0, r3
 800e9e4:	f7fe fa24 	bl	800ce30 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e9e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e9ec:	e027      	b.n	800ea3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e9ee:	f107 0318 	add.w	r3, r7, #24
 800e9f2:	4618      	mov	r0, r3
 800e9f4:	f7fe fb70 	bl	800d0d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e9f8:	69fb      	ldr	r3, [r7, #28]
 800e9fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e9fc:	e01f      	b.n	800ea3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e9fe:	4b2d      	ldr	r3, [pc, #180]	; (800eab4 <UART_SetConfig+0x934>)
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	f003 0320 	and.w	r3, r3, #32
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d009      	beq.n	800ea1e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ea0a:	4b2a      	ldr	r3, [pc, #168]	; (800eab4 <UART_SetConfig+0x934>)
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	08db      	lsrs	r3, r3, #3
 800ea10:	f003 0303 	and.w	r3, r3, #3
 800ea14:	4a24      	ldr	r2, [pc, #144]	; (800eaa8 <UART_SetConfig+0x928>)
 800ea16:	fa22 f303 	lsr.w	r3, r2, r3
 800ea1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ea1c:	e00f      	b.n	800ea3e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800ea1e:	4b22      	ldr	r3, [pc, #136]	; (800eaa8 <UART_SetConfig+0x928>)
 800ea20:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ea22:	e00c      	b.n	800ea3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ea24:	4b21      	ldr	r3, [pc, #132]	; (800eaac <UART_SetConfig+0x92c>)
 800ea26:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ea28:	e009      	b.n	800ea3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ea2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ea2e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ea30:	e005      	b.n	800ea3e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800ea32:	2300      	movs	r3, #0
 800ea34:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800ea36:	2301      	movs	r3, #1
 800ea38:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800ea3c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ea3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	f000 80e7 	beq.w	800ec14 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ea46:	697b      	ldr	r3, [r7, #20]
 800ea48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea4a:	4a19      	ldr	r2, [pc, #100]	; (800eab0 <UART_SetConfig+0x930>)
 800ea4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ea50:	461a      	mov	r2, r3
 800ea52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ea54:	fbb3 f3f2 	udiv	r3, r3, r2
 800ea58:	005a      	lsls	r2, r3, #1
 800ea5a:	697b      	ldr	r3, [r7, #20]
 800ea5c:	685b      	ldr	r3, [r3, #4]
 800ea5e:	085b      	lsrs	r3, r3, #1
 800ea60:	441a      	add	r2, r3
 800ea62:	697b      	ldr	r3, [r7, #20]
 800ea64:	685b      	ldr	r3, [r3, #4]
 800ea66:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea6a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ea6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea6e:	2b0f      	cmp	r3, #15
 800ea70:	d916      	bls.n	800eaa0 <UART_SetConfig+0x920>
 800ea72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ea78:	d212      	bcs.n	800eaa0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ea7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea7c:	b29b      	uxth	r3, r3
 800ea7e:	f023 030f 	bic.w	r3, r3, #15
 800ea82:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ea84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea86:	085b      	lsrs	r3, r3, #1
 800ea88:	b29b      	uxth	r3, r3
 800ea8a:	f003 0307 	and.w	r3, r3, #7
 800ea8e:	b29a      	uxth	r2, r3
 800ea90:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ea92:	4313      	orrs	r3, r2
 800ea94:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800ea96:	697b      	ldr	r3, [r7, #20]
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800ea9c:	60da      	str	r2, [r3, #12]
 800ea9e:	e0b9      	b.n	800ec14 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800eaa0:	2301      	movs	r3, #1
 800eaa2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800eaa6:	e0b5      	b.n	800ec14 <UART_SetConfig+0xa94>
 800eaa8:	03d09000 	.word	0x03d09000
 800eaac:	003d0900 	.word	0x003d0900
 800eab0:	080209a0 	.word	0x080209a0
 800eab4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800eab8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800eabc:	2b20      	cmp	r3, #32
 800eabe:	dc49      	bgt.n	800eb54 <UART_SetConfig+0x9d4>
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	db7c      	blt.n	800ebbe <UART_SetConfig+0xa3e>
 800eac4:	2b20      	cmp	r3, #32
 800eac6:	d87a      	bhi.n	800ebbe <UART_SetConfig+0xa3e>
 800eac8:	a201      	add	r2, pc, #4	; (adr r2, 800ead0 <UART_SetConfig+0x950>)
 800eaca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eace:	bf00      	nop
 800ead0:	0800eb5b 	.word	0x0800eb5b
 800ead4:	0800eb63 	.word	0x0800eb63
 800ead8:	0800ebbf 	.word	0x0800ebbf
 800eadc:	0800ebbf 	.word	0x0800ebbf
 800eae0:	0800eb6b 	.word	0x0800eb6b
 800eae4:	0800ebbf 	.word	0x0800ebbf
 800eae8:	0800ebbf 	.word	0x0800ebbf
 800eaec:	0800ebbf 	.word	0x0800ebbf
 800eaf0:	0800eb7b 	.word	0x0800eb7b
 800eaf4:	0800ebbf 	.word	0x0800ebbf
 800eaf8:	0800ebbf 	.word	0x0800ebbf
 800eafc:	0800ebbf 	.word	0x0800ebbf
 800eb00:	0800ebbf 	.word	0x0800ebbf
 800eb04:	0800ebbf 	.word	0x0800ebbf
 800eb08:	0800ebbf 	.word	0x0800ebbf
 800eb0c:	0800ebbf 	.word	0x0800ebbf
 800eb10:	0800eb8b 	.word	0x0800eb8b
 800eb14:	0800ebbf 	.word	0x0800ebbf
 800eb18:	0800ebbf 	.word	0x0800ebbf
 800eb1c:	0800ebbf 	.word	0x0800ebbf
 800eb20:	0800ebbf 	.word	0x0800ebbf
 800eb24:	0800ebbf 	.word	0x0800ebbf
 800eb28:	0800ebbf 	.word	0x0800ebbf
 800eb2c:	0800ebbf 	.word	0x0800ebbf
 800eb30:	0800ebbf 	.word	0x0800ebbf
 800eb34:	0800ebbf 	.word	0x0800ebbf
 800eb38:	0800ebbf 	.word	0x0800ebbf
 800eb3c:	0800ebbf 	.word	0x0800ebbf
 800eb40:	0800ebbf 	.word	0x0800ebbf
 800eb44:	0800ebbf 	.word	0x0800ebbf
 800eb48:	0800ebbf 	.word	0x0800ebbf
 800eb4c:	0800ebbf 	.word	0x0800ebbf
 800eb50:	0800ebb1 	.word	0x0800ebb1
 800eb54:	2b40      	cmp	r3, #64	; 0x40
 800eb56:	d02e      	beq.n	800ebb6 <UART_SetConfig+0xa36>
 800eb58:	e031      	b.n	800ebbe <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eb5a:	f7fc f981 	bl	800ae60 <HAL_RCC_GetPCLK1Freq>
 800eb5e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800eb60:	e033      	b.n	800ebca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eb62:	f7fc f993 	bl	800ae8c <HAL_RCC_GetPCLK2Freq>
 800eb66:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800eb68:	e02f      	b.n	800ebca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eb6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800eb6e:	4618      	mov	r0, r3
 800eb70:	f7fe f95e 	bl	800ce30 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800eb74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb76:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb78:	e027      	b.n	800ebca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eb7a:	f107 0318 	add.w	r3, r7, #24
 800eb7e:	4618      	mov	r0, r3
 800eb80:	f7fe faaa 	bl	800d0d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800eb84:	69fb      	ldr	r3, [r7, #28]
 800eb86:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb88:	e01f      	b.n	800ebca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eb8a:	4b2d      	ldr	r3, [pc, #180]	; (800ec40 <UART_SetConfig+0xac0>)
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	f003 0320 	and.w	r3, r3, #32
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d009      	beq.n	800ebaa <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800eb96:	4b2a      	ldr	r3, [pc, #168]	; (800ec40 <UART_SetConfig+0xac0>)
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	08db      	lsrs	r3, r3, #3
 800eb9c:	f003 0303 	and.w	r3, r3, #3
 800eba0:	4a28      	ldr	r2, [pc, #160]	; (800ec44 <UART_SetConfig+0xac4>)
 800eba2:	fa22 f303 	lsr.w	r3, r2, r3
 800eba6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800eba8:	e00f      	b.n	800ebca <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800ebaa:	4b26      	ldr	r3, [pc, #152]	; (800ec44 <UART_SetConfig+0xac4>)
 800ebac:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ebae:	e00c      	b.n	800ebca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ebb0:	4b25      	ldr	r3, [pc, #148]	; (800ec48 <UART_SetConfig+0xac8>)
 800ebb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ebb4:	e009      	b.n	800ebca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ebb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ebba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ebbc:	e005      	b.n	800ebca <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800ebbe:	2300      	movs	r3, #0
 800ebc0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800ebc2:	2301      	movs	r3, #1
 800ebc4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800ebc8:	bf00      	nop
    }

    if (pclk != 0U)
 800ebca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d021      	beq.n	800ec14 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ebd0:	697b      	ldr	r3, [r7, #20]
 800ebd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ebd4:	4a1d      	ldr	r2, [pc, #116]	; (800ec4c <UART_SetConfig+0xacc>)
 800ebd6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ebda:	461a      	mov	r2, r3
 800ebdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ebde:	fbb3 f2f2 	udiv	r2, r3, r2
 800ebe2:	697b      	ldr	r3, [r7, #20]
 800ebe4:	685b      	ldr	r3, [r3, #4]
 800ebe6:	085b      	lsrs	r3, r3, #1
 800ebe8:	441a      	add	r2, r3
 800ebea:	697b      	ldr	r3, [r7, #20]
 800ebec:	685b      	ldr	r3, [r3, #4]
 800ebee:	fbb2 f3f3 	udiv	r3, r2, r3
 800ebf2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ebf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebf6:	2b0f      	cmp	r3, #15
 800ebf8:	d909      	bls.n	800ec0e <UART_SetConfig+0xa8e>
 800ebfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ec00:	d205      	bcs.n	800ec0e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ec02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec04:	b29a      	uxth	r2, r3
 800ec06:	697b      	ldr	r3, [r7, #20]
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	60da      	str	r2, [r3, #12]
 800ec0c:	e002      	b.n	800ec14 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ec0e:	2301      	movs	r3, #1
 800ec10:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ec14:	697b      	ldr	r3, [r7, #20]
 800ec16:	2201      	movs	r2, #1
 800ec18:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ec1c:	697b      	ldr	r3, [r7, #20]
 800ec1e:	2201      	movs	r2, #1
 800ec20:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ec24:	697b      	ldr	r3, [r7, #20]
 800ec26:	2200      	movs	r2, #0
 800ec28:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800ec2a:	697b      	ldr	r3, [r7, #20]
 800ec2c:	2200      	movs	r2, #0
 800ec2e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800ec30:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800ec34:	4618      	mov	r0, r3
 800ec36:	3748      	adds	r7, #72	; 0x48
 800ec38:	46bd      	mov	sp, r7
 800ec3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ec3e:	bf00      	nop
 800ec40:	58024400 	.word	0x58024400
 800ec44:	03d09000 	.word	0x03d09000
 800ec48:	003d0900 	.word	0x003d0900
 800ec4c:	080209a0 	.word	0x080209a0

0800ec50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ec50:	b480      	push	{r7}
 800ec52:	b083      	sub	sp, #12
 800ec54:	af00      	add	r7, sp, #0
 800ec56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec5c:	f003 0301 	and.w	r3, r3, #1
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d00a      	beq.n	800ec7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	685b      	ldr	r3, [r3, #4]
 800ec6a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	430a      	orrs	r2, r1
 800ec78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec7e:	f003 0302 	and.w	r3, r3, #2
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d00a      	beq.n	800ec9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	685b      	ldr	r3, [r3, #4]
 800ec8c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	430a      	orrs	r2, r1
 800ec9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eca0:	f003 0304 	and.w	r3, r3, #4
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	d00a      	beq.n	800ecbe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	681b      	ldr	r3, [r3, #0]
 800ecac:	685b      	ldr	r3, [r3, #4]
 800ecae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	430a      	orrs	r2, r1
 800ecbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ecc2:	f003 0308 	and.w	r3, r3, #8
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d00a      	beq.n	800ece0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	685b      	ldr	r3, [r3, #4]
 800ecd0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	430a      	orrs	r2, r1
 800ecde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ece4:	f003 0310 	and.w	r3, r3, #16
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	d00a      	beq.n	800ed02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	689b      	ldr	r3, [r3, #8]
 800ecf2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	430a      	orrs	r2, r1
 800ed00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed06:	f003 0320 	and.w	r3, r3, #32
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d00a      	beq.n	800ed24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	689b      	ldr	r3, [r3, #8]
 800ed14:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	430a      	orrs	r2, r1
 800ed22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d01a      	beq.n	800ed66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	685b      	ldr	r3, [r3, #4]
 800ed36:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	430a      	orrs	r2, r1
 800ed44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ed4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ed4e:	d10a      	bne.n	800ed66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	685b      	ldr	r3, [r3, #4]
 800ed56:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	430a      	orrs	r2, r1
 800ed64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	d00a      	beq.n	800ed88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	685b      	ldr	r3, [r3, #4]
 800ed78:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	430a      	orrs	r2, r1
 800ed86:	605a      	str	r2, [r3, #4]
  }
}
 800ed88:	bf00      	nop
 800ed8a:	370c      	adds	r7, #12
 800ed8c:	46bd      	mov	sp, r7
 800ed8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed92:	4770      	bx	lr

0800ed94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ed94:	b580      	push	{r7, lr}
 800ed96:	b098      	sub	sp, #96	; 0x60
 800ed98:	af02      	add	r7, sp, #8
 800ed9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	2200      	movs	r2, #0
 800eda0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800eda4:	f7f5 fa36 	bl	8004214 <HAL_GetTick>
 800eda8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	f003 0308 	and.w	r3, r3, #8
 800edb4:	2b08      	cmp	r3, #8
 800edb6:	d12f      	bne.n	800ee18 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800edb8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800edbc:	9300      	str	r3, [sp, #0]
 800edbe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800edc0:	2200      	movs	r2, #0
 800edc2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800edc6:	6878      	ldr	r0, [r7, #4]
 800edc8:	f000 f88e 	bl	800eee8 <UART_WaitOnFlagUntilTimeout>
 800edcc:	4603      	mov	r3, r0
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d022      	beq.n	800ee18 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800edda:	e853 3f00 	ldrex	r3, [r3]
 800edde:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ede0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ede2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ede6:	653b      	str	r3, [r7, #80]	; 0x50
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	461a      	mov	r2, r3
 800edee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800edf0:	647b      	str	r3, [r7, #68]	; 0x44
 800edf2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edf4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800edf6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800edf8:	e841 2300 	strex	r3, r2, [r1]
 800edfc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800edfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d1e6      	bne.n	800edd2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	2220      	movs	r2, #32
 800ee08:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	2200      	movs	r2, #0
 800ee10:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ee14:	2303      	movs	r3, #3
 800ee16:	e063      	b.n	800eee0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	f003 0304 	and.w	r3, r3, #4
 800ee22:	2b04      	cmp	r3, #4
 800ee24:	d149      	bne.n	800eeba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ee26:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ee2a:	9300      	str	r3, [sp, #0]
 800ee2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ee2e:	2200      	movs	r2, #0
 800ee30:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ee34:	6878      	ldr	r0, [r7, #4]
 800ee36:	f000 f857 	bl	800eee8 <UART_WaitOnFlagUntilTimeout>
 800ee3a:	4603      	mov	r3, r0
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d03c      	beq.n	800eeba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	681b      	ldr	r3, [r3, #0]
 800ee44:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee48:	e853 3f00 	ldrex	r3, [r3]
 800ee4c:	623b      	str	r3, [r7, #32]
   return(result);
 800ee4e:	6a3b      	ldr	r3, [r7, #32]
 800ee50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ee54:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	461a      	mov	r2, r3
 800ee5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ee5e:	633b      	str	r3, [r7, #48]	; 0x30
 800ee60:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ee64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ee66:	e841 2300 	strex	r3, r2, [r1]
 800ee6a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ee6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d1e6      	bne.n	800ee40 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	3308      	adds	r3, #8
 800ee78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee7a:	693b      	ldr	r3, [r7, #16]
 800ee7c:	e853 3f00 	ldrex	r3, [r3]
 800ee80:	60fb      	str	r3, [r7, #12]
   return(result);
 800ee82:	68fb      	ldr	r3, [r7, #12]
 800ee84:	f023 0301 	bic.w	r3, r3, #1
 800ee88:	64bb      	str	r3, [r7, #72]	; 0x48
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	3308      	adds	r3, #8
 800ee90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ee92:	61fa      	str	r2, [r7, #28]
 800ee94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee96:	69b9      	ldr	r1, [r7, #24]
 800ee98:	69fa      	ldr	r2, [r7, #28]
 800ee9a:	e841 2300 	strex	r3, r2, [r1]
 800ee9e:	617b      	str	r3, [r7, #20]
   return(result);
 800eea0:	697b      	ldr	r3, [r7, #20]
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d1e5      	bne.n	800ee72 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	2220      	movs	r2, #32
 800eeaa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	2200      	movs	r2, #0
 800eeb2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800eeb6:	2303      	movs	r3, #3
 800eeb8:	e012      	b.n	800eee0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	2220      	movs	r2, #32
 800eebe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	2220      	movs	r2, #32
 800eec6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	2200      	movs	r2, #0
 800eece:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	2200      	movs	r2, #0
 800eed4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	2200      	movs	r2, #0
 800eeda:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800eede:	2300      	movs	r3, #0
}
 800eee0:	4618      	mov	r0, r3
 800eee2:	3758      	adds	r7, #88	; 0x58
 800eee4:	46bd      	mov	sp, r7
 800eee6:	bd80      	pop	{r7, pc}

0800eee8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800eee8:	b580      	push	{r7, lr}
 800eeea:	b084      	sub	sp, #16
 800eeec:	af00      	add	r7, sp, #0
 800eeee:	60f8      	str	r0, [r7, #12]
 800eef0:	60b9      	str	r1, [r7, #8]
 800eef2:	603b      	str	r3, [r7, #0]
 800eef4:	4613      	mov	r3, r2
 800eef6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800eef8:	e049      	b.n	800ef8e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800eefa:	69bb      	ldr	r3, [r7, #24]
 800eefc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef00:	d045      	beq.n	800ef8e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ef02:	f7f5 f987 	bl	8004214 <HAL_GetTick>
 800ef06:	4602      	mov	r2, r0
 800ef08:	683b      	ldr	r3, [r7, #0]
 800ef0a:	1ad3      	subs	r3, r2, r3
 800ef0c:	69ba      	ldr	r2, [r7, #24]
 800ef0e:	429a      	cmp	r2, r3
 800ef10:	d302      	bcc.n	800ef18 <UART_WaitOnFlagUntilTimeout+0x30>
 800ef12:	69bb      	ldr	r3, [r7, #24]
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d101      	bne.n	800ef1c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ef18:	2303      	movs	r3, #3
 800ef1a:	e048      	b.n	800efae <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	f003 0304 	and.w	r3, r3, #4
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d031      	beq.n	800ef8e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	69db      	ldr	r3, [r3, #28]
 800ef30:	f003 0308 	and.w	r3, r3, #8
 800ef34:	2b08      	cmp	r3, #8
 800ef36:	d110      	bne.n	800ef5a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	2208      	movs	r2, #8
 800ef3e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800ef40:	68f8      	ldr	r0, [r7, #12]
 800ef42:	f000 f839 	bl	800efb8 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	2208      	movs	r2, #8
 800ef4a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	2200      	movs	r2, #0
 800ef52:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 800ef56:	2301      	movs	r3, #1
 800ef58:	e029      	b.n	800efae <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ef5a:	68fb      	ldr	r3, [r7, #12]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	69db      	ldr	r3, [r3, #28]
 800ef60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ef64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ef68:	d111      	bne.n	800ef8e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ef72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ef74:	68f8      	ldr	r0, [r7, #12]
 800ef76:	f000 f81f 	bl	800efb8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	2220      	movs	r2, #32
 800ef7e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ef82:	68fb      	ldr	r3, [r7, #12]
 800ef84:	2200      	movs	r2, #0
 800ef86:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800ef8a:	2303      	movs	r3, #3
 800ef8c:	e00f      	b.n	800efae <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	69da      	ldr	r2, [r3, #28]
 800ef94:	68bb      	ldr	r3, [r7, #8]
 800ef96:	4013      	ands	r3, r2
 800ef98:	68ba      	ldr	r2, [r7, #8]
 800ef9a:	429a      	cmp	r2, r3
 800ef9c:	bf0c      	ite	eq
 800ef9e:	2301      	moveq	r3, #1
 800efa0:	2300      	movne	r3, #0
 800efa2:	b2db      	uxtb	r3, r3
 800efa4:	461a      	mov	r2, r3
 800efa6:	79fb      	ldrb	r3, [r7, #7]
 800efa8:	429a      	cmp	r2, r3
 800efaa:	d0a6      	beq.n	800eefa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800efac:	2300      	movs	r3, #0
}
 800efae:	4618      	mov	r0, r3
 800efb0:	3710      	adds	r7, #16
 800efb2:	46bd      	mov	sp, r7
 800efb4:	bd80      	pop	{r7, pc}
	...

0800efb8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800efb8:	b480      	push	{r7}
 800efba:	b095      	sub	sp, #84	; 0x54
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800efc8:	e853 3f00 	ldrex	r3, [r3]
 800efcc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800efce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800efd0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800efd4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	461a      	mov	r2, r3
 800efdc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800efde:	643b      	str	r3, [r7, #64]	; 0x40
 800efe0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efe2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800efe4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800efe6:	e841 2300 	strex	r3, r2, [r1]
 800efea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800efec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d1e6      	bne.n	800efc0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	3308      	adds	r3, #8
 800eff8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800effa:	6a3b      	ldr	r3, [r7, #32]
 800effc:	e853 3f00 	ldrex	r3, [r3]
 800f000:	61fb      	str	r3, [r7, #28]
   return(result);
 800f002:	69fa      	ldr	r2, [r7, #28]
 800f004:	4b1e      	ldr	r3, [pc, #120]	; (800f080 <UART_EndRxTransfer+0xc8>)
 800f006:	4013      	ands	r3, r2
 800f008:	64bb      	str	r3, [r7, #72]	; 0x48
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	3308      	adds	r3, #8
 800f010:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f012:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f014:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f016:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f018:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f01a:	e841 2300 	strex	r3, r2, [r1]
 800f01e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f022:	2b00      	cmp	r3, #0
 800f024:	d1e5      	bne.n	800eff2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f02a:	2b01      	cmp	r3, #1
 800f02c:	d118      	bne.n	800f060 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	681b      	ldr	r3, [r3, #0]
 800f032:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	e853 3f00 	ldrex	r3, [r3]
 800f03a:	60bb      	str	r3, [r7, #8]
   return(result);
 800f03c:	68bb      	ldr	r3, [r7, #8]
 800f03e:	f023 0310 	bic.w	r3, r3, #16
 800f042:	647b      	str	r3, [r7, #68]	; 0x44
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	461a      	mov	r2, r3
 800f04a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f04c:	61bb      	str	r3, [r7, #24]
 800f04e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f050:	6979      	ldr	r1, [r7, #20]
 800f052:	69ba      	ldr	r2, [r7, #24]
 800f054:	e841 2300 	strex	r3, r2, [r1]
 800f058:	613b      	str	r3, [r7, #16]
   return(result);
 800f05a:	693b      	ldr	r3, [r7, #16]
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d1e6      	bne.n	800f02e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	2220      	movs	r2, #32
 800f064:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	2200      	movs	r2, #0
 800f06c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	2200      	movs	r2, #0
 800f072:	675a      	str	r2, [r3, #116]	; 0x74
}
 800f074:	bf00      	nop
 800f076:	3754      	adds	r7, #84	; 0x54
 800f078:	46bd      	mov	sp, r7
 800f07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f07e:	4770      	bx	lr
 800f080:	effffffe 	.word	0xeffffffe

0800f084 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f084:	b480      	push	{r7}
 800f086:	b085      	sub	sp, #20
 800f088:	af00      	add	r7, sp, #0
 800f08a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f092:	2b01      	cmp	r3, #1
 800f094:	d101      	bne.n	800f09a <HAL_UARTEx_DisableFifoMode+0x16>
 800f096:	2302      	movs	r3, #2
 800f098:	e027      	b.n	800f0ea <HAL_UARTEx_DisableFifoMode+0x66>
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	2201      	movs	r2, #1
 800f09e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	2224      	movs	r2, #36	; 0x24
 800f0a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	681b      	ldr	r3, [r3, #0]
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	681a      	ldr	r2, [r3, #0]
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	f022 0201 	bic.w	r2, r2, #1
 800f0c0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800f0c8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	2200      	movs	r2, #0
 800f0ce:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	68fa      	ldr	r2, [r7, #12]
 800f0d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	2220      	movs	r2, #32
 800f0dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	2200      	movs	r2, #0
 800f0e4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f0e8:	2300      	movs	r3, #0
}
 800f0ea:	4618      	mov	r0, r3
 800f0ec:	3714      	adds	r7, #20
 800f0ee:	46bd      	mov	sp, r7
 800f0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0f4:	4770      	bx	lr

0800f0f6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f0f6:	b580      	push	{r7, lr}
 800f0f8:	b084      	sub	sp, #16
 800f0fa:	af00      	add	r7, sp, #0
 800f0fc:	6078      	str	r0, [r7, #4]
 800f0fe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f106:	2b01      	cmp	r3, #1
 800f108:	d101      	bne.n	800f10e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f10a:	2302      	movs	r3, #2
 800f10c:	e02d      	b.n	800f16a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	2201      	movs	r2, #1
 800f112:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	2224      	movs	r2, #36	; 0x24
 800f11a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	681b      	ldr	r3, [r3, #0]
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	681a      	ldr	r2, [r3, #0]
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	f022 0201 	bic.w	r2, r2, #1
 800f134:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	689b      	ldr	r3, [r3, #8]
 800f13c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	683a      	ldr	r2, [r7, #0]
 800f146:	430a      	orrs	r2, r1
 800f148:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f14a:	6878      	ldr	r0, [r7, #4]
 800f14c:	f000 f850 	bl	800f1f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	681b      	ldr	r3, [r3, #0]
 800f154:	68fa      	ldr	r2, [r7, #12]
 800f156:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	2220      	movs	r2, #32
 800f15c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	2200      	movs	r2, #0
 800f164:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f168:	2300      	movs	r3, #0
}
 800f16a:	4618      	mov	r0, r3
 800f16c:	3710      	adds	r7, #16
 800f16e:	46bd      	mov	sp, r7
 800f170:	bd80      	pop	{r7, pc}

0800f172 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f172:	b580      	push	{r7, lr}
 800f174:	b084      	sub	sp, #16
 800f176:	af00      	add	r7, sp, #0
 800f178:	6078      	str	r0, [r7, #4]
 800f17a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f182:	2b01      	cmp	r3, #1
 800f184:	d101      	bne.n	800f18a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f186:	2302      	movs	r3, #2
 800f188:	e02d      	b.n	800f1e6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	2201      	movs	r2, #1
 800f18e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	2224      	movs	r2, #36	; 0x24
 800f196:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	681a      	ldr	r2, [r3, #0]
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	f022 0201 	bic.w	r2, r2, #1
 800f1b0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	681b      	ldr	r3, [r3, #0]
 800f1b6:	689b      	ldr	r3, [r3, #8]
 800f1b8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	683a      	ldr	r2, [r7, #0]
 800f1c2:	430a      	orrs	r2, r1
 800f1c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f1c6:	6878      	ldr	r0, [r7, #4]
 800f1c8:	f000 f812 	bl	800f1f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	68fa      	ldr	r2, [r7, #12]
 800f1d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	2220      	movs	r2, #32
 800f1d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	2200      	movs	r2, #0
 800f1e0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f1e4:	2300      	movs	r3, #0
}
 800f1e6:	4618      	mov	r0, r3
 800f1e8:	3710      	adds	r7, #16
 800f1ea:	46bd      	mov	sp, r7
 800f1ec:	bd80      	pop	{r7, pc}
	...

0800f1f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f1f0:	b480      	push	{r7}
 800f1f2:	b085      	sub	sp, #20
 800f1f4:	af00      	add	r7, sp, #0
 800f1f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d108      	bne.n	800f212 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	2201      	movs	r2, #1
 800f204:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	2201      	movs	r2, #1
 800f20c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f210:	e031      	b.n	800f276 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f212:	2310      	movs	r3, #16
 800f214:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f216:	2310      	movs	r3, #16
 800f218:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	689b      	ldr	r3, [r3, #8]
 800f220:	0e5b      	lsrs	r3, r3, #25
 800f222:	b2db      	uxtb	r3, r3
 800f224:	f003 0307 	and.w	r3, r3, #7
 800f228:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	689b      	ldr	r3, [r3, #8]
 800f230:	0f5b      	lsrs	r3, r3, #29
 800f232:	b2db      	uxtb	r3, r3
 800f234:	f003 0307 	and.w	r3, r3, #7
 800f238:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f23a:	7bbb      	ldrb	r3, [r7, #14]
 800f23c:	7b3a      	ldrb	r2, [r7, #12]
 800f23e:	4911      	ldr	r1, [pc, #68]	; (800f284 <UARTEx_SetNbDataToProcess+0x94>)
 800f240:	5c8a      	ldrb	r2, [r1, r2]
 800f242:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f246:	7b3a      	ldrb	r2, [r7, #12]
 800f248:	490f      	ldr	r1, [pc, #60]	; (800f288 <UARTEx_SetNbDataToProcess+0x98>)
 800f24a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f24c:	fb93 f3f2 	sdiv	r3, r3, r2
 800f250:	b29a      	uxth	r2, r3
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f258:	7bfb      	ldrb	r3, [r7, #15]
 800f25a:	7b7a      	ldrb	r2, [r7, #13]
 800f25c:	4909      	ldr	r1, [pc, #36]	; (800f284 <UARTEx_SetNbDataToProcess+0x94>)
 800f25e:	5c8a      	ldrb	r2, [r1, r2]
 800f260:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f264:	7b7a      	ldrb	r2, [r7, #13]
 800f266:	4908      	ldr	r1, [pc, #32]	; (800f288 <UARTEx_SetNbDataToProcess+0x98>)
 800f268:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f26a:	fb93 f3f2 	sdiv	r3, r3, r2
 800f26e:	b29a      	uxth	r2, r3
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800f276:	bf00      	nop
 800f278:	3714      	adds	r7, #20
 800f27a:	46bd      	mov	sp, r7
 800f27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f280:	4770      	bx	lr
 800f282:	bf00      	nop
 800f284:	080209b8 	.word	0x080209b8
 800f288:	080209c0 	.word	0x080209c0

0800f28c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800f28c:	b580      	push	{r7, lr}
 800f28e:	b084      	sub	sp, #16
 800f290:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800f292:	4b8d      	ldr	r3, [pc, #564]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f294:	22c0      	movs	r2, #192	; 0xc0
 800f296:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800f298:	4b8b      	ldr	r3, [pc, #556]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f29a:	22a8      	movs	r2, #168	; 0xa8
 800f29c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800f29e:	4b8a      	ldr	r3, [pc, #552]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f2a0:	2201      	movs	r2, #1
 800f2a2:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 10;
 800f2a4:	4b88      	ldr	r3, [pc, #544]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f2a6:	220a      	movs	r2, #10
 800f2a8:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800f2aa:	4b88      	ldr	r3, [pc, #544]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f2ac:	22ff      	movs	r2, #255	; 0xff
 800f2ae:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800f2b0:	4b86      	ldr	r3, [pc, #536]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f2b2:	22ff      	movs	r2, #255	; 0xff
 800f2b4:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 0;
 800f2b6:	4b85      	ldr	r3, [pc, #532]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f2b8:	2200      	movs	r2, #0
 800f2ba:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800f2bc:	4b83      	ldr	r3, [pc, #524]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f2be:	2200      	movs	r2, #0
 800f2c0:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800f2c2:	4b83      	ldr	r3, [pc, #524]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f2c4:	22c0      	movs	r2, #192	; 0xc0
 800f2c6:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800f2c8:	4b81      	ldr	r3, [pc, #516]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f2ca:	22a8      	movs	r2, #168	; 0xa8
 800f2cc:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800f2ce:	4b80      	ldr	r3, [pc, #512]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f2d0:	2201      	movs	r2, #1
 800f2d2:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800f2d4:	4b7e      	ldr	r3, [pc, #504]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f2d6:	2201      	movs	r2, #1
 800f2d8:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800f2da:	f000 fddf 	bl	800fe9c <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800f2de:	4b7a      	ldr	r3, [pc, #488]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f2e0:	781b      	ldrb	r3, [r3, #0]
 800f2e2:	061a      	lsls	r2, r3, #24
 800f2e4:	4b78      	ldr	r3, [pc, #480]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f2e6:	785b      	ldrb	r3, [r3, #1]
 800f2e8:	041b      	lsls	r3, r3, #16
 800f2ea:	431a      	orrs	r2, r3
 800f2ec:	4b76      	ldr	r3, [pc, #472]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f2ee:	789b      	ldrb	r3, [r3, #2]
 800f2f0:	021b      	lsls	r3, r3, #8
 800f2f2:	4313      	orrs	r3, r2
 800f2f4:	4a74      	ldr	r2, [pc, #464]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f2f6:	78d2      	ldrb	r2, [r2, #3]
 800f2f8:	4313      	orrs	r3, r2
 800f2fa:	061a      	lsls	r2, r3, #24
 800f2fc:	4b72      	ldr	r3, [pc, #456]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f2fe:	781b      	ldrb	r3, [r3, #0]
 800f300:	0619      	lsls	r1, r3, #24
 800f302:	4b71      	ldr	r3, [pc, #452]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f304:	785b      	ldrb	r3, [r3, #1]
 800f306:	041b      	lsls	r3, r3, #16
 800f308:	4319      	orrs	r1, r3
 800f30a:	4b6f      	ldr	r3, [pc, #444]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f30c:	789b      	ldrb	r3, [r3, #2]
 800f30e:	021b      	lsls	r3, r3, #8
 800f310:	430b      	orrs	r3, r1
 800f312:	496d      	ldr	r1, [pc, #436]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f314:	78c9      	ldrb	r1, [r1, #3]
 800f316:	430b      	orrs	r3, r1
 800f318:	021b      	lsls	r3, r3, #8
 800f31a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f31e:	431a      	orrs	r2, r3
 800f320:	4b69      	ldr	r3, [pc, #420]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f322:	781b      	ldrb	r3, [r3, #0]
 800f324:	0619      	lsls	r1, r3, #24
 800f326:	4b68      	ldr	r3, [pc, #416]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f328:	785b      	ldrb	r3, [r3, #1]
 800f32a:	041b      	lsls	r3, r3, #16
 800f32c:	4319      	orrs	r1, r3
 800f32e:	4b66      	ldr	r3, [pc, #408]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f330:	789b      	ldrb	r3, [r3, #2]
 800f332:	021b      	lsls	r3, r3, #8
 800f334:	430b      	orrs	r3, r1
 800f336:	4964      	ldr	r1, [pc, #400]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f338:	78c9      	ldrb	r1, [r1, #3]
 800f33a:	430b      	orrs	r3, r1
 800f33c:	0a1b      	lsrs	r3, r3, #8
 800f33e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f342:	431a      	orrs	r2, r3
 800f344:	4b60      	ldr	r3, [pc, #384]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f346:	781b      	ldrb	r3, [r3, #0]
 800f348:	0619      	lsls	r1, r3, #24
 800f34a:	4b5f      	ldr	r3, [pc, #380]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f34c:	785b      	ldrb	r3, [r3, #1]
 800f34e:	041b      	lsls	r3, r3, #16
 800f350:	4319      	orrs	r1, r3
 800f352:	4b5d      	ldr	r3, [pc, #372]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f354:	789b      	ldrb	r3, [r3, #2]
 800f356:	021b      	lsls	r3, r3, #8
 800f358:	430b      	orrs	r3, r1
 800f35a:	495b      	ldr	r1, [pc, #364]	; (800f4c8 <MX_LWIP_Init+0x23c>)
 800f35c:	78c9      	ldrb	r1, [r1, #3]
 800f35e:	430b      	orrs	r3, r1
 800f360:	0e1b      	lsrs	r3, r3, #24
 800f362:	4313      	orrs	r3, r2
 800f364:	4a5b      	ldr	r2, [pc, #364]	; (800f4d4 <MX_LWIP_Init+0x248>)
 800f366:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800f368:	4b58      	ldr	r3, [pc, #352]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f36a:	781b      	ldrb	r3, [r3, #0]
 800f36c:	061a      	lsls	r2, r3, #24
 800f36e:	4b57      	ldr	r3, [pc, #348]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f370:	785b      	ldrb	r3, [r3, #1]
 800f372:	041b      	lsls	r3, r3, #16
 800f374:	431a      	orrs	r2, r3
 800f376:	4b55      	ldr	r3, [pc, #340]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f378:	789b      	ldrb	r3, [r3, #2]
 800f37a:	021b      	lsls	r3, r3, #8
 800f37c:	4313      	orrs	r3, r2
 800f37e:	4a53      	ldr	r2, [pc, #332]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f380:	78d2      	ldrb	r2, [r2, #3]
 800f382:	4313      	orrs	r3, r2
 800f384:	061a      	lsls	r2, r3, #24
 800f386:	4b51      	ldr	r3, [pc, #324]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f388:	781b      	ldrb	r3, [r3, #0]
 800f38a:	0619      	lsls	r1, r3, #24
 800f38c:	4b4f      	ldr	r3, [pc, #316]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f38e:	785b      	ldrb	r3, [r3, #1]
 800f390:	041b      	lsls	r3, r3, #16
 800f392:	4319      	orrs	r1, r3
 800f394:	4b4d      	ldr	r3, [pc, #308]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f396:	789b      	ldrb	r3, [r3, #2]
 800f398:	021b      	lsls	r3, r3, #8
 800f39a:	430b      	orrs	r3, r1
 800f39c:	494b      	ldr	r1, [pc, #300]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f39e:	78c9      	ldrb	r1, [r1, #3]
 800f3a0:	430b      	orrs	r3, r1
 800f3a2:	021b      	lsls	r3, r3, #8
 800f3a4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f3a8:	431a      	orrs	r2, r3
 800f3aa:	4b48      	ldr	r3, [pc, #288]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f3ac:	781b      	ldrb	r3, [r3, #0]
 800f3ae:	0619      	lsls	r1, r3, #24
 800f3b0:	4b46      	ldr	r3, [pc, #280]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f3b2:	785b      	ldrb	r3, [r3, #1]
 800f3b4:	041b      	lsls	r3, r3, #16
 800f3b6:	4319      	orrs	r1, r3
 800f3b8:	4b44      	ldr	r3, [pc, #272]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f3ba:	789b      	ldrb	r3, [r3, #2]
 800f3bc:	021b      	lsls	r3, r3, #8
 800f3be:	430b      	orrs	r3, r1
 800f3c0:	4942      	ldr	r1, [pc, #264]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f3c2:	78c9      	ldrb	r1, [r1, #3]
 800f3c4:	430b      	orrs	r3, r1
 800f3c6:	0a1b      	lsrs	r3, r3, #8
 800f3c8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f3cc:	431a      	orrs	r2, r3
 800f3ce:	4b3f      	ldr	r3, [pc, #252]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f3d0:	781b      	ldrb	r3, [r3, #0]
 800f3d2:	0619      	lsls	r1, r3, #24
 800f3d4:	4b3d      	ldr	r3, [pc, #244]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f3d6:	785b      	ldrb	r3, [r3, #1]
 800f3d8:	041b      	lsls	r3, r3, #16
 800f3da:	4319      	orrs	r1, r3
 800f3dc:	4b3b      	ldr	r3, [pc, #236]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f3de:	789b      	ldrb	r3, [r3, #2]
 800f3e0:	021b      	lsls	r3, r3, #8
 800f3e2:	430b      	orrs	r3, r1
 800f3e4:	4939      	ldr	r1, [pc, #228]	; (800f4cc <MX_LWIP_Init+0x240>)
 800f3e6:	78c9      	ldrb	r1, [r1, #3]
 800f3e8:	430b      	orrs	r3, r1
 800f3ea:	0e1b      	lsrs	r3, r3, #24
 800f3ec:	4313      	orrs	r3, r2
 800f3ee:	4a3a      	ldr	r2, [pc, #232]	; (800f4d8 <MX_LWIP_Init+0x24c>)
 800f3f0:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800f3f2:	4b37      	ldr	r3, [pc, #220]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f3f4:	781b      	ldrb	r3, [r3, #0]
 800f3f6:	061a      	lsls	r2, r3, #24
 800f3f8:	4b35      	ldr	r3, [pc, #212]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f3fa:	785b      	ldrb	r3, [r3, #1]
 800f3fc:	041b      	lsls	r3, r3, #16
 800f3fe:	431a      	orrs	r2, r3
 800f400:	4b33      	ldr	r3, [pc, #204]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f402:	789b      	ldrb	r3, [r3, #2]
 800f404:	021b      	lsls	r3, r3, #8
 800f406:	4313      	orrs	r3, r2
 800f408:	4a31      	ldr	r2, [pc, #196]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f40a:	78d2      	ldrb	r2, [r2, #3]
 800f40c:	4313      	orrs	r3, r2
 800f40e:	061a      	lsls	r2, r3, #24
 800f410:	4b2f      	ldr	r3, [pc, #188]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f412:	781b      	ldrb	r3, [r3, #0]
 800f414:	0619      	lsls	r1, r3, #24
 800f416:	4b2e      	ldr	r3, [pc, #184]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f418:	785b      	ldrb	r3, [r3, #1]
 800f41a:	041b      	lsls	r3, r3, #16
 800f41c:	4319      	orrs	r1, r3
 800f41e:	4b2c      	ldr	r3, [pc, #176]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f420:	789b      	ldrb	r3, [r3, #2]
 800f422:	021b      	lsls	r3, r3, #8
 800f424:	430b      	orrs	r3, r1
 800f426:	492a      	ldr	r1, [pc, #168]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f428:	78c9      	ldrb	r1, [r1, #3]
 800f42a:	430b      	orrs	r3, r1
 800f42c:	021b      	lsls	r3, r3, #8
 800f42e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f432:	431a      	orrs	r2, r3
 800f434:	4b26      	ldr	r3, [pc, #152]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f436:	781b      	ldrb	r3, [r3, #0]
 800f438:	0619      	lsls	r1, r3, #24
 800f43a:	4b25      	ldr	r3, [pc, #148]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f43c:	785b      	ldrb	r3, [r3, #1]
 800f43e:	041b      	lsls	r3, r3, #16
 800f440:	4319      	orrs	r1, r3
 800f442:	4b23      	ldr	r3, [pc, #140]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f444:	789b      	ldrb	r3, [r3, #2]
 800f446:	021b      	lsls	r3, r3, #8
 800f448:	430b      	orrs	r3, r1
 800f44a:	4921      	ldr	r1, [pc, #132]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f44c:	78c9      	ldrb	r1, [r1, #3]
 800f44e:	430b      	orrs	r3, r1
 800f450:	0a1b      	lsrs	r3, r3, #8
 800f452:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f456:	431a      	orrs	r2, r3
 800f458:	4b1d      	ldr	r3, [pc, #116]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f45a:	781b      	ldrb	r3, [r3, #0]
 800f45c:	0619      	lsls	r1, r3, #24
 800f45e:	4b1c      	ldr	r3, [pc, #112]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f460:	785b      	ldrb	r3, [r3, #1]
 800f462:	041b      	lsls	r3, r3, #16
 800f464:	4319      	orrs	r1, r3
 800f466:	4b1a      	ldr	r3, [pc, #104]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f468:	789b      	ldrb	r3, [r3, #2]
 800f46a:	021b      	lsls	r3, r3, #8
 800f46c:	430b      	orrs	r3, r1
 800f46e:	4918      	ldr	r1, [pc, #96]	; (800f4d0 <MX_LWIP_Init+0x244>)
 800f470:	78c9      	ldrb	r1, [r1, #3]
 800f472:	430b      	orrs	r3, r1
 800f474:	0e1b      	lsrs	r3, r3, #24
 800f476:	4313      	orrs	r3, r2
 800f478:	4a18      	ldr	r2, [pc, #96]	; (800f4dc <MX_LWIP_Init+0x250>)
 800f47a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800f47c:	4b18      	ldr	r3, [pc, #96]	; (800f4e0 <MX_LWIP_Init+0x254>)
 800f47e:	9302      	str	r3, [sp, #8]
 800f480:	4b18      	ldr	r3, [pc, #96]	; (800f4e4 <MX_LWIP_Init+0x258>)
 800f482:	9301      	str	r3, [sp, #4]
 800f484:	2300      	movs	r3, #0
 800f486:	9300      	str	r3, [sp, #0]
 800f488:	4b14      	ldr	r3, [pc, #80]	; (800f4dc <MX_LWIP_Init+0x250>)
 800f48a:	4a13      	ldr	r2, [pc, #76]	; (800f4d8 <MX_LWIP_Init+0x24c>)
 800f48c:	4911      	ldr	r1, [pc, #68]	; (800f4d4 <MX_LWIP_Init+0x248>)
 800f48e:	4816      	ldr	r0, [pc, #88]	; (800f4e8 <MX_LWIP_Init+0x25c>)
 800f490:	f001 f9da 	bl	8010848 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800f494:	4814      	ldr	r0, [pc, #80]	; (800f4e8 <MX_LWIP_Init+0x25c>)
 800f496:	f001 fb89 	bl	8010bac <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800f49a:	4b13      	ldr	r3, [pc, #76]	; (800f4e8 <MX_LWIP_Init+0x25c>)
 800f49c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f4a0:	089b      	lsrs	r3, r3, #2
 800f4a2:	f003 0301 	and.w	r3, r3, #1
 800f4a6:	b2db      	uxtb	r3, r3
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d003      	beq.n	800f4b4 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800f4ac:	480e      	ldr	r0, [pc, #56]	; (800f4e8 <MX_LWIP_Init+0x25c>)
 800f4ae:	f001 fb8d 	bl	8010bcc <netif_set_up>
 800f4b2:	e002      	b.n	800f4ba <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800f4b4:	480c      	ldr	r0, [pc, #48]	; (800f4e8 <MX_LWIP_Init+0x25c>)
 800f4b6:	f001 fbf5 	bl	8010ca4 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800f4ba:	490c      	ldr	r1, [pc, #48]	; (800f4ec <MX_LWIP_Init+0x260>)
 800f4bc:	480a      	ldr	r0, [pc, #40]	; (800f4e8 <MX_LWIP_Init+0x25c>)
 800f4be:	f001 fc87 	bl	8010dd0 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800f4c2:	bf00      	nop
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	bd80      	pop	{r7, pc}
 800f4c8:	200007ac 	.word	0x200007ac
 800f4cc:	200007b0 	.word	0x200007b0
 800f4d0:	200007b4 	.word	0x200007b4
 800f4d4:	200007a0 	.word	0x200007a0
 800f4d8:	200007a4 	.word	0x200007a4
 800f4dc:	200007a8 	.word	0x200007a8
 800f4e0:	0801a5f1 	.word	0x0801a5f1
 800f4e4:	0800f7a9 	.word	0x0800f7a9
 800f4e8:	2000076c 	.word	0x2000076c
 800f4ec:	0800f4f1 	.word	0x0800f4f1

0800f4f0 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800f4f0:	b480      	push	{r7}
 800f4f2:	b083      	sub	sp, #12
 800f4f4:	af00      	add	r7, sp, #0
 800f4f6:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800f4f8:	bf00      	nop
 800f4fa:	370c      	adds	r7, #12
 800f4fc:	46bd      	mov	sp, r7
 800f4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f502:	4770      	bx	lr

0800f504 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800f504:	b580      	push	{r7, lr}
 800f506:	b084      	sub	sp, #16
 800f508:	af00      	add	r7, sp, #0
 800f50a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800f50c:	2300      	movs	r3, #0
 800f50e:	73fb      	strb	r3, [r7, #15]
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800f510:	4b3f      	ldr	r3, [pc, #252]	; (800f610 <low_level_init+0x10c>)
 800f512:	4a40      	ldr	r2, [pc, #256]	; (800f614 <low_level_init+0x110>)
 800f514:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800f516:	2300      	movs	r3, #0
 800f518:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800f51a:	2380      	movs	r3, #128	; 0x80
 800f51c:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800f51e:	23e1      	movs	r3, #225	; 0xe1
 800f520:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800f522:	2300      	movs	r3, #0
 800f524:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800f526:	2300      	movs	r3, #0
 800f528:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800f52a:	2300      	movs	r3, #0
 800f52c:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800f52e:	4a38      	ldr	r2, [pc, #224]	; (800f610 <low_level_init+0x10c>)
 800f530:	f107 0308 	add.w	r3, r7, #8
 800f534:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800f536:	4b36      	ldr	r3, [pc, #216]	; (800f610 <low_level_init+0x10c>)
 800f538:	2201      	movs	r2, #1
 800f53a:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800f53c:	4b34      	ldr	r3, [pc, #208]	; (800f610 <low_level_init+0x10c>)
 800f53e:	4a36      	ldr	r2, [pc, #216]	; (800f618 <low_level_init+0x114>)
 800f540:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800f542:	4b33      	ldr	r3, [pc, #204]	; (800f610 <low_level_init+0x10c>)
 800f544:	4a35      	ldr	r2, [pc, #212]	; (800f61c <low_level_init+0x118>)
 800f546:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800f548:	4b31      	ldr	r3, [pc, #196]	; (800f610 <low_level_init+0x10c>)
 800f54a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800f54e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800f550:	482f      	ldr	r0, [pc, #188]	; (800f610 <low_level_init+0x10c>)
 800f552:	f7f6 ff8f 	bl	8006474 <HAL_ETH_Init>
 800f556:	4603      	mov	r3, r0
 800f558:	73fb      	strb	r3, [r7, #15]

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800f55a:	2238      	movs	r2, #56	; 0x38
 800f55c:	2100      	movs	r1, #0
 800f55e:	4830      	ldr	r0, [pc, #192]	; (800f620 <low_level_init+0x11c>)
 800f560:	f00b ffac 	bl	801b4bc <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800f564:	4b2e      	ldr	r3, [pc, #184]	; (800f620 <low_level_init+0x11c>)
 800f566:	2221      	movs	r2, #33	; 0x21
 800f568:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800f56a:	4b2d      	ldr	r3, [pc, #180]	; (800f620 <low_level_init+0x11c>)
 800f56c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800f570:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800f572:	4b2b      	ldr	r3, [pc, #172]	; (800f620 <low_level_init+0x11c>)
 800f574:	2200      	movs	r2, #0
 800f576:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800f578:	482a      	ldr	r0, [pc, #168]	; (800f624 <low_level_init+0x120>)
 800f57a:	f001 f82d 	bl	80105d8 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	2206      	movs	r2, #6
 800f582:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800f586:	4b22      	ldr	r3, [pc, #136]	; (800f610 <low_level_init+0x10c>)
 800f588:	685b      	ldr	r3, [r3, #4]
 800f58a:	781a      	ldrb	r2, [r3, #0]
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800f592:	4b1f      	ldr	r3, [pc, #124]	; (800f610 <low_level_init+0x10c>)
 800f594:	685b      	ldr	r3, [r3, #4]
 800f596:	785a      	ldrb	r2, [r3, #1]
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800f59e:	4b1c      	ldr	r3, [pc, #112]	; (800f610 <low_level_init+0x10c>)
 800f5a0:	685b      	ldr	r3, [r3, #4]
 800f5a2:	789a      	ldrb	r2, [r3, #2]
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800f5aa:	4b19      	ldr	r3, [pc, #100]	; (800f610 <low_level_init+0x10c>)
 800f5ac:	685b      	ldr	r3, [r3, #4]
 800f5ae:	78da      	ldrb	r2, [r3, #3]
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800f5b6:	4b16      	ldr	r3, [pc, #88]	; (800f610 <low_level_init+0x10c>)
 800f5b8:	685b      	ldr	r3, [r3, #4]
 800f5ba:	791a      	ldrb	r2, [r3, #4]
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800f5c2:	4b13      	ldr	r3, [pc, #76]	; (800f610 <low_level_init+0x10c>)
 800f5c4:	685b      	ldr	r3, [r3, #4]
 800f5c6:	795a      	ldrb	r2, [r3, #5]
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800f5d4:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f5dc:	f043 030a 	orr.w	r3, r3, #10
 800f5e0:	b2da      	uxtb	r2, r3
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800f5e8:	490f      	ldr	r1, [pc, #60]	; (800f628 <low_level_init+0x124>)
 800f5ea:	4810      	ldr	r0, [pc, #64]	; (800f62c <low_level_init+0x128>)
 800f5ec:	f7f4 fc2b 	bl	8003e46 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 800f5f0:	480e      	ldr	r0, [pc, #56]	; (800f62c <low_level_init+0x128>)
 800f5f2:	f7f4 fc5a 	bl	8003eaa <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 800f5f6:	7bfb      	ldrb	r3, [r7, #15]
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d103      	bne.n	800f604 <low_level_init+0x100>
  {
  /* Get link state */
  ethernet_link_check_state(netif);
 800f5fc:	6878      	ldr	r0, [r7, #4]
 800f5fe:	f000 fa3f 	bl	800fa80 <ethernet_link_check_state>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800f602:	e001      	b.n	800f608 <low_level_init+0x104>
    Error_Handler();
 800f604:	f7f3 fec8 	bl	8003398 <Error_Handler>
}
 800f608:	bf00      	nop
 800f60a:	3710      	adds	r7, #16
 800f60c:	46bd      	mov	sp, r7
 800f60e:	bd80      	pop	{r7, pc}
 800f610:	200007c0 	.word	0x200007c0
 800f614:	40028000 	.word	0x40028000
 800f618:	30040060 	.word	0x30040060
 800f61c:	30040000 	.word	0x30040000
 800f620:	20000870 	.word	0x20000870
 800f624:	080209c8 	.word	0x080209c8
 800f628:	20000044 	.word	0x20000044
 800f62c:	200008a8 	.word	0x200008a8

0800f630 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800f630:	b580      	push	{r7, lr}
 800f632:	b092      	sub	sp, #72	; 0x48
 800f634:	af00      	add	r7, sp, #0
 800f636:	6078      	str	r0, [r7, #4]
 800f638:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800f63a:	2300      	movs	r3, #0
 800f63c:	647b      	str	r3, [r7, #68]	; 0x44
  struct pbuf *q = NULL;
 800f63e:	2300      	movs	r3, #0
 800f640:	643b      	str	r3, [r7, #64]	; 0x40
  err_t errval = ERR_OK;
 800f642:	2300      	movs	r3, #0
 800f644:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800f648:	f107 030c 	add.w	r3, r7, #12
 800f64c:	2230      	movs	r2, #48	; 0x30
 800f64e:	2100      	movs	r1, #0
 800f650:	4618      	mov	r0, r3
 800f652:	f00b ff33 	bl	801b4bc <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800f656:	f107 030c 	add.w	r3, r7, #12
 800f65a:	2230      	movs	r2, #48	; 0x30
 800f65c:	2100      	movs	r1, #0
 800f65e:	4618      	mov	r0, r3
 800f660:	f00b ff2c 	bl	801b4bc <memset>

  for(q = p; q != NULL; q = q->next)
 800f664:	683b      	ldr	r3, [r7, #0]
 800f666:	643b      	str	r3, [r7, #64]	; 0x40
 800f668:	e045      	b.n	800f6f6 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800f66a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f66c:	2b03      	cmp	r3, #3
 800f66e:	d902      	bls.n	800f676 <low_level_output+0x46>
      return ERR_IF;
 800f670:	f06f 030b 	mvn.w	r3, #11
 800f674:	e055      	b.n	800f722 <low_level_output+0xf2>

    Txbuffer[i].buffer = q->payload;
 800f676:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f678:	6859      	ldr	r1, [r3, #4]
 800f67a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f67c:	4613      	mov	r3, r2
 800f67e:	005b      	lsls	r3, r3, #1
 800f680:	4413      	add	r3, r2
 800f682:	009b      	lsls	r3, r3, #2
 800f684:	3348      	adds	r3, #72	; 0x48
 800f686:	443b      	add	r3, r7
 800f688:	3b3c      	subs	r3, #60	; 0x3c
 800f68a:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800f68c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f68e:	895b      	ldrh	r3, [r3, #10]
 800f690:	4619      	mov	r1, r3
 800f692:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f694:	4613      	mov	r3, r2
 800f696:	005b      	lsls	r3, r3, #1
 800f698:	4413      	add	r3, r2
 800f69a:	009b      	lsls	r3, r3, #2
 800f69c:	3348      	adds	r3, #72	; 0x48
 800f69e:	443b      	add	r3, r7
 800f6a0:	3b38      	subs	r3, #56	; 0x38
 800f6a2:	6019      	str	r1, [r3, #0]

    if(i>0)
 800f6a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d011      	beq.n	800f6ce <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800f6aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f6ac:	1e5a      	subs	r2, r3, #1
 800f6ae:	f107 000c 	add.w	r0, r7, #12
 800f6b2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f6b4:	460b      	mov	r3, r1
 800f6b6:	005b      	lsls	r3, r3, #1
 800f6b8:	440b      	add	r3, r1
 800f6ba:	009b      	lsls	r3, r3, #2
 800f6bc:	18c1      	adds	r1, r0, r3
 800f6be:	4613      	mov	r3, r2
 800f6c0:	005b      	lsls	r3, r3, #1
 800f6c2:	4413      	add	r3, r2
 800f6c4:	009b      	lsls	r3, r3, #2
 800f6c6:	3348      	adds	r3, #72	; 0x48
 800f6c8:	443b      	add	r3, r7
 800f6ca:	3b34      	subs	r3, #52	; 0x34
 800f6cc:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800f6ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f6d0:	681b      	ldr	r3, [r3, #0]
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d109      	bne.n	800f6ea <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800f6d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f6d8:	4613      	mov	r3, r2
 800f6da:	005b      	lsls	r3, r3, #1
 800f6dc:	4413      	add	r3, r2
 800f6de:	009b      	lsls	r3, r3, #2
 800f6e0:	3348      	adds	r3, #72	; 0x48
 800f6e2:	443b      	add	r3, r7
 800f6e4:	3b34      	subs	r3, #52	; 0x34
 800f6e6:	2200      	movs	r2, #0
 800f6e8:	601a      	str	r2, [r3, #0]
    }

    i++;
 800f6ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f6ec:	3301      	adds	r3, #1
 800f6ee:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 800f6f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	643b      	str	r3, [r7, #64]	; 0x40
 800f6f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d1b6      	bne.n	800f66a <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800f6fc:	683b      	ldr	r3, [r7, #0]
 800f6fe:	891b      	ldrh	r3, [r3, #8]
 800f700:	461a      	mov	r2, r3
 800f702:	4b0a      	ldr	r3, [pc, #40]	; (800f72c <low_level_output+0xfc>)
 800f704:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800f706:	4a09      	ldr	r2, [pc, #36]	; (800f72c <low_level_output+0xfc>)
 800f708:	f107 030c 	add.w	r3, r7, #12
 800f70c:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800f70e:	4a07      	ldr	r2, [pc, #28]	; (800f72c <low_level_output+0xfc>)
 800f710:	683b      	ldr	r3, [r7, #0]
 800f712:	6353      	str	r3, [r2, #52]	; 0x34

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 800f714:	2214      	movs	r2, #20
 800f716:	4905      	ldr	r1, [pc, #20]	; (800f72c <low_level_output+0xfc>)
 800f718:	4805      	ldr	r0, [pc, #20]	; (800f730 <low_level_output+0x100>)
 800f71a:	f7f7 f843 	bl	80067a4 <HAL_ETH_Transmit>

  return errval;
 800f71e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800f722:	4618      	mov	r0, r3
 800f724:	3748      	adds	r7, #72	; 0x48
 800f726:	46bd      	mov	sp, r7
 800f728:	bd80      	pop	{r7, pc}
 800f72a:	bf00      	nop
 800f72c:	20000870 	.word	0x20000870
 800f730:	200007c0 	.word	0x200007c0

0800f734 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800f734:	b580      	push	{r7, lr}
 800f736:	b084      	sub	sp, #16
 800f738:	af00      	add	r7, sp, #0
 800f73a:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800f73c:	2300      	movs	r3, #0
 800f73e:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800f740:	4b07      	ldr	r3, [pc, #28]	; (800f760 <low_level_input+0x2c>)
 800f742:	781b      	ldrb	r3, [r3, #0]
 800f744:	2b00      	cmp	r3, #0
 800f746:	d105      	bne.n	800f754 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800f748:	f107 030c 	add.w	r3, r7, #12
 800f74c:	4619      	mov	r1, r3
 800f74e:	4805      	ldr	r0, [pc, #20]	; (800f764 <low_level_input+0x30>)
 800f750:	f7f7 f8bf 	bl	80068d2 <HAL_ETH_ReadData>
  }

  return p;
 800f754:	68fb      	ldr	r3, [r7, #12]
}
 800f756:	4618      	mov	r0, r3
 800f758:	3710      	adds	r7, #16
 800f75a:	46bd      	mov	sp, r7
 800f75c:	bd80      	pop	{r7, pc}
 800f75e:	bf00      	nop
 800f760:	200007bc 	.word	0x200007bc
 800f764:	200007c0 	.word	0x200007c0

0800f768 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800f768:	b580      	push	{r7, lr}
 800f76a:	b084      	sub	sp, #16
 800f76c:	af00      	add	r7, sp, #0
 800f76e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800f770:	2300      	movs	r3, #0
 800f772:	60fb      	str	r3, [r7, #12]

  do
  {
    p = low_level_input( netif );
 800f774:	6878      	ldr	r0, [r7, #4]
 800f776:	f7ff ffdd 	bl	800f734 <low_level_input>
 800f77a:	60f8      	str	r0, [r7, #12]
    if (p != NULL)
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d00a      	beq.n	800f798 <ethernetif_input+0x30>
    {
      if (netif->input( p, netif) != ERR_OK )
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	691b      	ldr	r3, [r3, #16]
 800f786:	6879      	ldr	r1, [r7, #4]
 800f788:	68f8      	ldr	r0, [r7, #12]
 800f78a:	4798      	blx	r3
 800f78c:	4603      	mov	r3, r0
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d002      	beq.n	800f798 <ethernetif_input+0x30>
      {
        pbuf_free(p);
 800f792:	68f8      	ldr	r0, [r7, #12]
 800f794:	f001 fe9c 	bl	80114d0 <pbuf_free>
      }
    }
  } while(p!=NULL);
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d1ea      	bne.n	800f774 <ethernetif_input+0xc>
}
 800f79e:	bf00      	nop
 800f7a0:	bf00      	nop
 800f7a2:	3710      	adds	r7, #16
 800f7a4:	46bd      	mov	sp, r7
 800f7a6:	bd80      	pop	{r7, pc}

0800f7a8 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800f7a8:	b580      	push	{r7, lr}
 800f7aa:	b082      	sub	sp, #8
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d106      	bne.n	800f7c4 <ethernetif_init+0x1c>
 800f7b6:	4b0e      	ldr	r3, [pc, #56]	; (800f7f0 <ethernetif_init+0x48>)
 800f7b8:	f240 1285 	movw	r2, #389	; 0x185
 800f7bc:	490d      	ldr	r1, [pc, #52]	; (800f7f4 <ethernetif_init+0x4c>)
 800f7be:	480e      	ldr	r0, [pc, #56]	; (800f7f8 <ethernetif_init+0x50>)
 800f7c0:	f00b fd26 	bl	801b210 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	2273      	movs	r2, #115	; 0x73
 800f7c8:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	2274      	movs	r2, #116	; 0x74
 800f7d0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	4a09      	ldr	r2, [pc, #36]	; (800f7fc <ethernetif_init+0x54>)
 800f7d8:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	4a08      	ldr	r2, [pc, #32]	; (800f800 <ethernetif_init+0x58>)
 800f7de:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800f7e0:	6878      	ldr	r0, [r7, #4]
 800f7e2:	f7ff fe8f 	bl	800f504 <low_level_init>

  return ERR_OK;
 800f7e6:	2300      	movs	r3, #0
}
 800f7e8:	4618      	mov	r0, r3
 800f7ea:	3708      	adds	r7, #8
 800f7ec:	46bd      	mov	sp, r7
 800f7ee:	bd80      	pop	{r7, pc}
 800f7f0:	0801df8c 	.word	0x0801df8c
 800f7f4:	0801dfa8 	.word	0x0801dfa8
 800f7f8:	0801dfb8 	.word	0x0801dfb8
 800f7fc:	0801893d 	.word	0x0801893d
 800f800:	0800f631 	.word	0x0800f631

0800f804 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800f804:	b580      	push	{r7, lr}
 800f806:	b084      	sub	sp, #16
 800f808:	af00      	add	r7, sp, #0
 800f80a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800f810:	68f9      	ldr	r1, [r7, #12]
 800f812:	4807      	ldr	r0, [pc, #28]	; (800f830 <pbuf_free_custom+0x2c>)
 800f814:	f000 ffc2 	bl	801079c <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800f818:	4b06      	ldr	r3, [pc, #24]	; (800f834 <pbuf_free_custom+0x30>)
 800f81a:	781b      	ldrb	r3, [r3, #0]
 800f81c:	2b01      	cmp	r3, #1
 800f81e:	d102      	bne.n	800f826 <pbuf_free_custom+0x22>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800f820:	4b04      	ldr	r3, [pc, #16]	; (800f834 <pbuf_free_custom+0x30>)
 800f822:	2200      	movs	r2, #0
 800f824:	701a      	strb	r2, [r3, #0]
  }
}
 800f826:	bf00      	nop
 800f828:	3710      	adds	r7, #16
 800f82a:	46bd      	mov	sp, r7
 800f82c:	bd80      	pop	{r7, pc}
 800f82e:	bf00      	nop
 800f830:	080209c8 	.word	0x080209c8
 800f834:	200007bc 	.word	0x200007bc

0800f838 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800f838:	b580      	push	{r7, lr}
 800f83a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800f83c:	f7f4 fcea 	bl	8004214 <HAL_GetTick>
 800f840:	4603      	mov	r3, r0
}
 800f842:	4618      	mov	r0, r3
 800f844:	bd80      	pop	{r7, pc}
	...

0800f848 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800f848:	b580      	push	{r7, lr}
 800f84a:	b08e      	sub	sp, #56	; 0x38
 800f84c:	af00      	add	r7, sp, #0
 800f84e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f850:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f854:	2200      	movs	r2, #0
 800f856:	601a      	str	r2, [r3, #0]
 800f858:	605a      	str	r2, [r3, #4]
 800f85a:	609a      	str	r2, [r3, #8]
 800f85c:	60da      	str	r2, [r3, #12]
 800f85e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	681b      	ldr	r3, [r3, #0]
 800f864:	4a59      	ldr	r2, [pc, #356]	; (800f9cc <HAL_ETH_MspInit+0x184>)
 800f866:	4293      	cmp	r3, r2
 800f868:	f040 80ab 	bne.w	800f9c2 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800f86c:	4b58      	ldr	r3, [pc, #352]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f86e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f872:	4a57      	ldr	r2, [pc, #348]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f874:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f878:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800f87c:	4b54      	ldr	r3, [pc, #336]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f87e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f882:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f886:	623b      	str	r3, [r7, #32]
 800f888:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800f88a:	4b51      	ldr	r3, [pc, #324]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f88c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f890:	4a4f      	ldr	r2, [pc, #316]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f892:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f896:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800f89a:	4b4d      	ldr	r3, [pc, #308]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f89c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f8a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f8a4:	61fb      	str	r3, [r7, #28]
 800f8a6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800f8a8:	4b49      	ldr	r3, [pc, #292]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f8aa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f8ae:	4a48      	ldr	r2, [pc, #288]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f8b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f8b4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800f8b8:	4b45      	ldr	r3, [pc, #276]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f8ba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f8be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f8c2:	61bb      	str	r3, [r7, #24]
 800f8c4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800f8c6:	4b42      	ldr	r3, [pc, #264]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f8c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f8cc:	4a40      	ldr	r2, [pc, #256]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f8ce:	f043 0304 	orr.w	r3, r3, #4
 800f8d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f8d6:	4b3e      	ldr	r3, [pc, #248]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f8d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f8dc:	f003 0304 	and.w	r3, r3, #4
 800f8e0:	617b      	str	r3, [r7, #20]
 800f8e2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f8e4:	4b3a      	ldr	r3, [pc, #232]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f8e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f8ea:	4a39      	ldr	r2, [pc, #228]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f8ec:	f043 0301 	orr.w	r3, r3, #1
 800f8f0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f8f4:	4b36      	ldr	r3, [pc, #216]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f8f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f8fa:	f003 0301 	and.w	r3, r3, #1
 800f8fe:	613b      	str	r3, [r7, #16]
 800f900:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f902:	4b33      	ldr	r3, [pc, #204]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f904:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f908:	4a31      	ldr	r2, [pc, #196]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f90a:	f043 0302 	orr.w	r3, r3, #2
 800f90e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f912:	4b2f      	ldr	r3, [pc, #188]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f914:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f918:	f003 0302 	and.w	r3, r3, #2
 800f91c:	60fb      	str	r3, [r7, #12]
 800f91e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800f920:	4b2b      	ldr	r3, [pc, #172]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f922:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f926:	4a2a      	ldr	r2, [pc, #168]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f928:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f92c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f930:	4b27      	ldr	r3, [pc, #156]	; (800f9d0 <HAL_ETH_MspInit+0x188>)
 800f932:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f93a:	60bb      	str	r3, [r7, #8]
 800f93c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800f93e:	2332      	movs	r3, #50	; 0x32
 800f940:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f942:	2302      	movs	r3, #2
 800f944:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f946:	2300      	movs	r3, #0
 800f948:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f94a:	2300      	movs	r3, #0
 800f94c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f94e:	230b      	movs	r3, #11
 800f950:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f952:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f956:	4619      	mov	r1, r3
 800f958:	481e      	ldr	r0, [pc, #120]	; (800f9d4 <HAL_ETH_MspInit+0x18c>)
 800f95a:	f7f8 f94b 	bl	8007bf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800f95e:	2386      	movs	r3, #134	; 0x86
 800f960:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f962:	2302      	movs	r3, #2
 800f964:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f966:	2300      	movs	r3, #0
 800f968:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f96a:	2300      	movs	r3, #0
 800f96c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f96e:	230b      	movs	r3, #11
 800f970:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f972:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f976:	4619      	mov	r1, r3
 800f978:	4817      	ldr	r0, [pc, #92]	; (800f9d8 <HAL_ETH_MspInit+0x190>)
 800f97a:	f7f8 f93b 	bl	8007bf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800f97e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f982:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f984:	2302      	movs	r3, #2
 800f986:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f988:	2300      	movs	r3, #0
 800f98a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f98c:	2300      	movs	r3, #0
 800f98e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f990:	230b      	movs	r3, #11
 800f992:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f994:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f998:	4619      	mov	r1, r3
 800f99a:	4810      	ldr	r0, [pc, #64]	; (800f9dc <HAL_ETH_MspInit+0x194>)
 800f99c:	f7f8 f92a 	bl	8007bf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800f9a0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800f9a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f9a6:	2302      	movs	r3, #2
 800f9a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f9aa:	2300      	movs	r3, #0
 800f9ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f9ae:	2300      	movs	r3, #0
 800f9b0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f9b2:	230b      	movs	r3, #11
 800f9b4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800f9b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f9ba:	4619      	mov	r1, r3
 800f9bc:	4808      	ldr	r0, [pc, #32]	; (800f9e0 <HAL_ETH_MspInit+0x198>)
 800f9be:	f7f8 f919 	bl	8007bf4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800f9c2:	bf00      	nop
 800f9c4:	3738      	adds	r7, #56	; 0x38
 800f9c6:	46bd      	mov	sp, r7
 800f9c8:	bd80      	pop	{r7, pc}
 800f9ca:	bf00      	nop
 800f9cc:	40028000 	.word	0x40028000
 800f9d0:	58024400 	.word	0x58024400
 800f9d4:	58020800 	.word	0x58020800
 800f9d8:	58020000 	.word	0x58020000
 800f9dc:	58020400 	.word	0x58020400
 800f9e0:	58021800 	.word	0x58021800

0800f9e4 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800f9e4:	b580      	push	{r7, lr}
 800f9e6:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800f9e8:	4802      	ldr	r0, [pc, #8]	; (800f9f4 <ETH_PHY_IO_Init+0x10>)
 800f9ea:	f7f7 fb37 	bl	800705c <HAL_ETH_SetMDIOClockRange>

  return 0;
 800f9ee:	2300      	movs	r3, #0
}
 800f9f0:	4618      	mov	r0, r3
 800f9f2:	bd80      	pop	{r7, pc}
 800f9f4:	200007c0 	.word	0x200007c0

0800f9f8 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800f9f8:	b480      	push	{r7}
 800f9fa:	af00      	add	r7, sp, #0
  return 0;
 800f9fc:	2300      	movs	r3, #0
}
 800f9fe:	4618      	mov	r0, r3
 800fa00:	46bd      	mov	sp, r7
 800fa02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa06:	4770      	bx	lr

0800fa08 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800fa08:	b580      	push	{r7, lr}
 800fa0a:	b084      	sub	sp, #16
 800fa0c:	af00      	add	r7, sp, #0
 800fa0e:	60f8      	str	r0, [r7, #12]
 800fa10:	60b9      	str	r1, [r7, #8]
 800fa12:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	68ba      	ldr	r2, [r7, #8]
 800fa18:	68f9      	ldr	r1, [r7, #12]
 800fa1a:	4807      	ldr	r0, [pc, #28]	; (800fa38 <ETH_PHY_IO_ReadReg+0x30>)
 800fa1c:	f7f7 f887 	bl	8006b2e <HAL_ETH_ReadPHYRegister>
 800fa20:	4603      	mov	r3, r0
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d002      	beq.n	800fa2c <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800fa26:	f04f 33ff 	mov.w	r3, #4294967295
 800fa2a:	e000      	b.n	800fa2e <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800fa2c:	2300      	movs	r3, #0
}
 800fa2e:	4618      	mov	r0, r3
 800fa30:	3710      	adds	r7, #16
 800fa32:	46bd      	mov	sp, r7
 800fa34:	bd80      	pop	{r7, pc}
 800fa36:	bf00      	nop
 800fa38:	200007c0 	.word	0x200007c0

0800fa3c <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800fa3c:	b580      	push	{r7, lr}
 800fa3e:	b084      	sub	sp, #16
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	60f8      	str	r0, [r7, #12]
 800fa44:	60b9      	str	r1, [r7, #8]
 800fa46:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	68ba      	ldr	r2, [r7, #8]
 800fa4c:	68f9      	ldr	r1, [r7, #12]
 800fa4e:	4807      	ldr	r0, [pc, #28]	; (800fa6c <ETH_PHY_IO_WriteReg+0x30>)
 800fa50:	f7f7 f8c2 	bl	8006bd8 <HAL_ETH_WritePHYRegister>
 800fa54:	4603      	mov	r3, r0
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d002      	beq.n	800fa60 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800fa5a:	f04f 33ff 	mov.w	r3, #4294967295
 800fa5e:	e000      	b.n	800fa62 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800fa60:	2300      	movs	r3, #0
}
 800fa62:	4618      	mov	r0, r3
 800fa64:	3710      	adds	r7, #16
 800fa66:	46bd      	mov	sp, r7
 800fa68:	bd80      	pop	{r7, pc}
 800fa6a:	bf00      	nop
 800fa6c:	200007c0 	.word	0x200007c0

0800fa70 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800fa70:	b580      	push	{r7, lr}
 800fa72:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800fa74:	f7f4 fbce 	bl	8004214 <HAL_GetTick>
 800fa78:	4603      	mov	r3, r0
}
 800fa7a:	4618      	mov	r0, r3
 800fa7c:	bd80      	pop	{r7, pc}
	...

0800fa80 <ethernet_link_check_state>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 800fa80:	b580      	push	{r7, lr}
 800fa82:	b0a0      	sub	sp, #128	; 0x80
 800fa84:	af00      	add	r7, sp, #0
 800fa86:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800fa88:	f107 030c 	add.w	r3, r7, #12
 800fa8c:	2264      	movs	r2, #100	; 0x64
 800fa8e:	2100      	movs	r1, #0
 800fa90:	4618      	mov	r0, r3
 800fa92:	f00b fd13 	bl	801b4bc <memset>
  int32_t PHYLinkState = 0;
 800fa96:	2300      	movs	r3, #0
 800fa98:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800fa9a:	2300      	movs	r3, #0
 800fa9c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800fa9e:	2300      	movs	r3, #0
 800faa0:	67bb      	str	r3, [r7, #120]	; 0x78
 800faa2:	2300      	movs	r3, #0
 800faa4:	677b      	str	r3, [r7, #116]	; 0x74

  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800faa6:	483a      	ldr	r0, [pc, #232]	; (800fb90 <ethernet_link_check_state+0x110>)
 800faa8:	f7f4 faa7 	bl	8003ffa <LAN8742_GetLinkState>
 800faac:	6738      	str	r0, [r7, #112]	; 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800fab4:	089b      	lsrs	r3, r3, #2
 800fab6:	f003 0301 	and.w	r3, r3, #1
 800faba:	b2db      	uxtb	r3, r3
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d00c      	beq.n	800fada <ethernet_link_check_state+0x5a>
 800fac0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800fac2:	2b01      	cmp	r3, #1
 800fac4:	dc09      	bgt.n	800fada <ethernet_link_check_state+0x5a>
  {
    HAL_ETH_Stop(&heth);
 800fac6:	4833      	ldr	r0, [pc, #204]	; (800fb94 <ethernet_link_check_state+0x114>)
 800fac8:	f7f6 fe1c 	bl	8006704 <HAL_ETH_Stop>
    netif_set_down(netif);
 800facc:	6878      	ldr	r0, [r7, #4]
 800face:	f001 f8e9 	bl	8010ca4 <netif_set_down>
    netif_set_link_down(netif);
 800fad2:	6878      	ldr	r0, [r7, #4]
 800fad4:	f001 f94c 	bl	8010d70 <netif_set_link_down>
      netif_set_up(netif);
      netif_set_link_up(netif);
    }
  }

}
 800fad8:	e055      	b.n	800fb86 <ethernet_link_check_state+0x106>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800fae0:	f003 0304 	and.w	r3, r3, #4
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d14e      	bne.n	800fb86 <ethernet_link_check_state+0x106>
 800fae8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800faea:	2b01      	cmp	r3, #1
 800faec:	dd4b      	ble.n	800fb86 <ethernet_link_check_state+0x106>
    switch (PHYLinkState)
 800faee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800faf0:	3b02      	subs	r3, #2
 800faf2:	2b03      	cmp	r3, #3
 800faf4:	d82a      	bhi.n	800fb4c <ethernet_link_check_state+0xcc>
 800faf6:	a201      	add	r2, pc, #4	; (adr r2, 800fafc <ethernet_link_check_state+0x7c>)
 800faf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fafc:	0800fb0d 	.word	0x0800fb0d
 800fb00:	0800fb1f 	.word	0x0800fb1f
 800fb04:	0800fb2f 	.word	0x0800fb2f
 800fb08:	0800fb3f 	.word	0x0800fb3f
      duplex = ETH_FULLDUPLEX_MODE;
 800fb0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800fb10:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800fb12:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800fb16:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800fb18:	2301      	movs	r3, #1
 800fb1a:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800fb1c:	e017      	b.n	800fb4e <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800fb1e:	2300      	movs	r3, #0
 800fb20:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800fb22:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800fb26:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800fb28:	2301      	movs	r3, #1
 800fb2a:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800fb2c:	e00f      	b.n	800fb4e <ethernet_link_check_state+0xce>
      duplex = ETH_FULLDUPLEX_MODE;
 800fb2e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800fb32:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800fb34:	2300      	movs	r3, #0
 800fb36:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800fb38:	2301      	movs	r3, #1
 800fb3a:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800fb3c:	e007      	b.n	800fb4e <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800fb3e:	2300      	movs	r3, #0
 800fb40:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800fb42:	2300      	movs	r3, #0
 800fb44:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800fb46:	2301      	movs	r3, #1
 800fb48:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800fb4a:	e000      	b.n	800fb4e <ethernet_link_check_state+0xce>
      break;
 800fb4c:	bf00      	nop
    if(linkchanged)
 800fb4e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d018      	beq.n	800fb86 <ethernet_link_check_state+0x106>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800fb54:	f107 030c 	add.w	r3, r7, #12
 800fb58:	4619      	mov	r1, r3
 800fb5a:	480e      	ldr	r0, [pc, #56]	; (800fb94 <ethernet_link_check_state+0x114>)
 800fb5c:	f7f7 f890 	bl	8006c80 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800fb60:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800fb62:	627b      	str	r3, [r7, #36]	; 0x24
      MACConf.Speed = speed;
 800fb64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fb66:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800fb68:	f107 030c 	add.w	r3, r7, #12
 800fb6c:	4619      	mov	r1, r3
 800fb6e:	4809      	ldr	r0, [pc, #36]	; (800fb94 <ethernet_link_check_state+0x114>)
 800fb70:	f7f7 fa5a 	bl	8007028 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start(&heth);
 800fb74:	4807      	ldr	r0, [pc, #28]	; (800fb94 <ethernet_link_check_state+0x114>)
 800fb76:	f7f6 fd63 	bl	8006640 <HAL_ETH_Start>
      netif_set_up(netif);
 800fb7a:	6878      	ldr	r0, [r7, #4]
 800fb7c:	f001 f826 	bl	8010bcc <netif_set_up>
      netif_set_link_up(netif);
 800fb80:	6878      	ldr	r0, [r7, #4]
 800fb82:	f001 f8c1 	bl	8010d08 <netif_set_link_up>
}
 800fb86:	bf00      	nop
 800fb88:	3780      	adds	r7, #128	; 0x80
 800fb8a:	46bd      	mov	sp, r7
 800fb8c:	bd80      	pop	{r7, pc}
 800fb8e:	bf00      	nop
 800fb90:	200008a8 	.word	0x200008a8
 800fb94:	200007c0 	.word	0x200007c0

0800fb98 <HAL_ETH_RxAllocateCallback>:

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800fb98:	b580      	push	{r7, lr}
 800fb9a:	b086      	sub	sp, #24
 800fb9c:	af02      	add	r7, sp, #8
 800fb9e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800fba0:	4812      	ldr	r0, [pc, #72]	; (800fbec <HAL_ETH_RxAllocateCallback+0x54>)
 800fba2:	f000 fd8d 	bl	80106c0 <memp_malloc_pool>
 800fba6:	60f8      	str	r0, [r7, #12]
  if (p)
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	d014      	beq.n	800fbd8 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800fbae:	68fb      	ldr	r3, [r7, #12]
 800fbb0:	f103 0220 	add.w	r2, r3, #32
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800fbb8:	68fb      	ldr	r3, [r7, #12]
 800fbba:	4a0d      	ldr	r2, [pc, #52]	; (800fbf0 <HAL_ETH_RxAllocateCallback+0x58>)
 800fbbc:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800fbc6:	9201      	str	r2, [sp, #4]
 800fbc8:	9300      	str	r3, [sp, #0]
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	2241      	movs	r2, #65	; 0x41
 800fbce:	2100      	movs	r1, #0
 800fbd0:	2000      	movs	r0, #0
 800fbd2:	f001 fac5 	bl	8011160 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800fbd6:	e005      	b.n	800fbe4 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800fbd8:	4b06      	ldr	r3, [pc, #24]	; (800fbf4 <HAL_ETH_RxAllocateCallback+0x5c>)
 800fbda:	2201      	movs	r2, #1
 800fbdc:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	2200      	movs	r2, #0
 800fbe2:	601a      	str	r2, [r3, #0]
}
 800fbe4:	bf00      	nop
 800fbe6:	3710      	adds	r7, #16
 800fbe8:	46bd      	mov	sp, r7
 800fbea:	bd80      	pop	{r7, pc}
 800fbec:	080209c8 	.word	0x080209c8
 800fbf0:	0800f805 	.word	0x0800f805
 800fbf4:	200007bc 	.word	0x200007bc

0800fbf8 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800fbf8:	b480      	push	{r7}
 800fbfa:	b08d      	sub	sp, #52	; 0x34
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	60f8      	str	r0, [r7, #12]
 800fc00:	60b9      	str	r1, [r7, #8]
 800fc02:	607a      	str	r2, [r7, #4]
 800fc04:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800fc0a:	68bb      	ldr	r3, [r7, #8]
 800fc0c:	627b      	str	r3, [r7, #36]	; 0x24
  struct pbuf *p = NULL;
 800fc0e:	2300      	movs	r3, #0
 800fc10:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	3b20      	subs	r3, #32
 800fc16:	62fb      	str	r3, [r7, #44]	; 0x2c
  p->next = NULL;
 800fc18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc1a:	2200      	movs	r2, #0
 800fc1c:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800fc1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc20:	2200      	movs	r2, #0
 800fc22:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800fc24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc26:	887a      	ldrh	r2, [r7, #2]
 800fc28:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800fc2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc2c:	681b      	ldr	r3, [r3, #0]
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	d103      	bne.n	800fc3a <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800fc32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fc36:	601a      	str	r2, [r3, #0]
 800fc38:	e003      	b.n	800fc42 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800fc3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc3c:	681b      	ldr	r3, [r3, #0]
 800fc3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fc40:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800fc42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fc46:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800fc48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fc4e:	e009      	b.n	800fc64 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800fc50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc52:	891a      	ldrh	r2, [r3, #8]
 800fc54:	887b      	ldrh	r3, [r7, #2]
 800fc56:	4413      	add	r3, r2
 800fc58:	b29a      	uxth	r2, r3
 800fc5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc5c:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800fc5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc60:	681b      	ldr	r3, [r3, #0]
 800fc62:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fc64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d1f2      	bne.n	800fc50 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800fc6a:	887b      	ldrh	r3, [r7, #2]
 800fc6c:	687a      	ldr	r2, [r7, #4]
 800fc6e:	623a      	str	r2, [r7, #32]
 800fc70:	61fb      	str	r3, [r7, #28]
    if ( dsize > 0 ) { 
 800fc72:	69fb      	ldr	r3, [r7, #28]
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	dd1d      	ble.n	800fcb4 <HAL_ETH_RxLinkCallback+0xbc>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800fc78:	6a3b      	ldr	r3, [r7, #32]
 800fc7a:	f003 021f 	and.w	r2, r3, #31
 800fc7e:	69fb      	ldr	r3, [r7, #28]
 800fc80:	4413      	add	r3, r2
 800fc82:	61bb      	str	r3, [r7, #24]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 800fc84:	6a3b      	ldr	r3, [r7, #32]
 800fc86:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800fc88:	f3bf 8f4f 	dsb	sy
}
 800fc8c:	bf00      	nop
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800fc8e:	4a0d      	ldr	r2, [pc, #52]	; (800fcc4 <HAL_ETH_RxLinkCallback+0xcc>)
 800fc90:	697b      	ldr	r3, [r7, #20]
 800fc92:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800fc96:	697b      	ldr	r3, [r7, #20]
 800fc98:	3320      	adds	r3, #32
 800fc9a:	617b      	str	r3, [r7, #20]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 800fc9c:	69bb      	ldr	r3, [r7, #24]
 800fc9e:	3b20      	subs	r3, #32
 800fca0:	61bb      	str	r3, [r7, #24]
      } while ( op_size > 0 );
 800fca2:	69bb      	ldr	r3, [r7, #24]
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	dcf2      	bgt.n	800fc8e <HAL_ETH_RxLinkCallback+0x96>
  __ASM volatile ("dsb 0xF":::"memory");
 800fca8:	f3bf 8f4f 	dsb	sy
}
 800fcac:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800fcae:	f3bf 8f6f 	isb	sy
}
 800fcb2:	bf00      	nop
}
 800fcb4:	bf00      	nop

/* USER CODE END HAL ETH RxLinkCallback */
}
 800fcb6:	bf00      	nop
 800fcb8:	3734      	adds	r7, #52	; 0x34
 800fcba:	46bd      	mov	sp, r7
 800fcbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcc0:	4770      	bx	lr
 800fcc2:	bf00      	nop
 800fcc4:	e000ed00 	.word	0xe000ed00

0800fcc8 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800fcc8:	b480      	push	{r7}
 800fcca:	b083      	sub	sp, #12
 800fccc:	af00      	add	r7, sp, #0
 800fcce:	4603      	mov	r3, r0
 800fcd0:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800fcd2:	88fb      	ldrh	r3, [r7, #6]
 800fcd4:	021b      	lsls	r3, r3, #8
 800fcd6:	b21a      	sxth	r2, r3
 800fcd8:	88fb      	ldrh	r3, [r7, #6]
 800fcda:	0a1b      	lsrs	r3, r3, #8
 800fcdc:	b29b      	uxth	r3, r3
 800fcde:	b21b      	sxth	r3, r3
 800fce0:	4313      	orrs	r3, r2
 800fce2:	b21b      	sxth	r3, r3
 800fce4:	b29b      	uxth	r3, r3
}
 800fce6:	4618      	mov	r0, r3
 800fce8:	370c      	adds	r7, #12
 800fcea:	46bd      	mov	sp, r7
 800fcec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcf0:	4770      	bx	lr

0800fcf2 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800fcf2:	b480      	push	{r7}
 800fcf4:	b083      	sub	sp, #12
 800fcf6:	af00      	add	r7, sp, #0
 800fcf8:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	061a      	lsls	r2, r3, #24
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	021b      	lsls	r3, r3, #8
 800fd02:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800fd06:	431a      	orrs	r2, r3
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	0a1b      	lsrs	r3, r3, #8
 800fd0c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800fd10:	431a      	orrs	r2, r3
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	0e1b      	lsrs	r3, r3, #24
 800fd16:	4313      	orrs	r3, r2
}
 800fd18:	4618      	mov	r0, r3
 800fd1a:	370c      	adds	r7, #12
 800fd1c:	46bd      	mov	sp, r7
 800fd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd22:	4770      	bx	lr

0800fd24 <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800fd24:	b480      	push	{r7}
 800fd26:	b089      	sub	sp, #36	; 0x24
 800fd28:	af00      	add	r7, sp, #0
 800fd2a:	6078      	str	r0, [r7, #4]
 800fd2c:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 800fd32:	2300      	movs	r3, #0
 800fd34:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 800fd36:	2300      	movs	r3, #0
 800fd38:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 800fd3a:	69fb      	ldr	r3, [r7, #28]
 800fd3c:	f003 0301 	and.w	r3, r3, #1
 800fd40:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800fd42:	693b      	ldr	r3, [r7, #16]
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d00d      	beq.n	800fd64 <lwip_standard_chksum+0x40>
 800fd48:	683b      	ldr	r3, [r7, #0]
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	dd0a      	ble.n	800fd64 <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 800fd4e:	69fa      	ldr	r2, [r7, #28]
 800fd50:	1c53      	adds	r3, r2, #1
 800fd52:	61fb      	str	r3, [r7, #28]
 800fd54:	f107 030e 	add.w	r3, r7, #14
 800fd58:	3301      	adds	r3, #1
 800fd5a:	7812      	ldrb	r2, [r2, #0]
 800fd5c:	701a      	strb	r2, [r3, #0]
    len--;
 800fd5e:	683b      	ldr	r3, [r7, #0]
 800fd60:	3b01      	subs	r3, #1
 800fd62:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 800fd64:	69fb      	ldr	r3, [r7, #28]
 800fd66:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 800fd68:	e00a      	b.n	800fd80 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 800fd6a:	69bb      	ldr	r3, [r7, #24]
 800fd6c:	1c9a      	adds	r2, r3, #2
 800fd6e:	61ba      	str	r2, [r7, #24]
 800fd70:	881b      	ldrh	r3, [r3, #0]
 800fd72:	461a      	mov	r2, r3
 800fd74:	697b      	ldr	r3, [r7, #20]
 800fd76:	4413      	add	r3, r2
 800fd78:	617b      	str	r3, [r7, #20]
    len -= 2;
 800fd7a:	683b      	ldr	r3, [r7, #0]
 800fd7c:	3b02      	subs	r3, #2
 800fd7e:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 800fd80:	683b      	ldr	r3, [r7, #0]
 800fd82:	2b01      	cmp	r3, #1
 800fd84:	dcf1      	bgt.n	800fd6a <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800fd86:	683b      	ldr	r3, [r7, #0]
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	dd04      	ble.n	800fd96 <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800fd8c:	f107 030e 	add.w	r3, r7, #14
 800fd90:	69ba      	ldr	r2, [r7, #24]
 800fd92:	7812      	ldrb	r2, [r2, #0]
 800fd94:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 800fd96:	89fb      	ldrh	r3, [r7, #14]
 800fd98:	461a      	mov	r2, r3
 800fd9a:	697b      	ldr	r3, [r7, #20]
 800fd9c:	4413      	add	r3, r2
 800fd9e:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800fda0:	697b      	ldr	r3, [r7, #20]
 800fda2:	0c1a      	lsrs	r2, r3, #16
 800fda4:	697b      	ldr	r3, [r7, #20]
 800fda6:	b29b      	uxth	r3, r3
 800fda8:	4413      	add	r3, r2
 800fdaa:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 800fdac:	697b      	ldr	r3, [r7, #20]
 800fdae:	0c1a      	lsrs	r2, r3, #16
 800fdb0:	697b      	ldr	r3, [r7, #20]
 800fdb2:	b29b      	uxth	r3, r3
 800fdb4:	4413      	add	r3, r2
 800fdb6:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 800fdb8:	693b      	ldr	r3, [r7, #16]
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d007      	beq.n	800fdce <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 800fdbe:	697b      	ldr	r3, [r7, #20]
 800fdc0:	021b      	lsls	r3, r3, #8
 800fdc2:	b29a      	uxth	r2, r3
 800fdc4:	697b      	ldr	r3, [r7, #20]
 800fdc6:	0a1b      	lsrs	r3, r3, #8
 800fdc8:	b2db      	uxtb	r3, r3
 800fdca:	4313      	orrs	r3, r2
 800fdcc:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 800fdce:	697b      	ldr	r3, [r7, #20]
 800fdd0:	b29b      	uxth	r3, r3
}
 800fdd2:	4618      	mov	r0, r3
 800fdd4:	3724      	adds	r7, #36	; 0x24
 800fdd6:	46bd      	mov	sp, r7
 800fdd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fddc:	4770      	bx	lr

0800fdde <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800fdde:	b580      	push	{r7, lr}
 800fde0:	b082      	sub	sp, #8
 800fde2:	af00      	add	r7, sp, #0
 800fde4:	6078      	str	r0, [r7, #4]
 800fde6:	460b      	mov	r3, r1
 800fde8:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800fdea:	887b      	ldrh	r3, [r7, #2]
 800fdec:	4619      	mov	r1, r3
 800fdee:	6878      	ldr	r0, [r7, #4]
 800fdf0:	f7ff ff98 	bl	800fd24 <lwip_standard_chksum>
 800fdf4:	4603      	mov	r3, r0
 800fdf6:	43db      	mvns	r3, r3
 800fdf8:	b29b      	uxth	r3, r3
}
 800fdfa:	4618      	mov	r0, r3
 800fdfc:	3708      	adds	r7, #8
 800fdfe:	46bd      	mov	sp, r7
 800fe00:	bd80      	pop	{r7, pc}

0800fe02 <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 800fe02:	b580      	push	{r7, lr}
 800fe04:	b086      	sub	sp, #24
 800fe06:	af00      	add	r7, sp, #0
 800fe08:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 800fe0a:	2300      	movs	r3, #0
 800fe0c:	60fb      	str	r3, [r7, #12]

  acc = 0;
 800fe0e:	2300      	movs	r3, #0
 800fe10:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	613b      	str	r3, [r7, #16]
 800fe16:	e02b      	b.n	800fe70 <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 800fe18:	693b      	ldr	r3, [r7, #16]
 800fe1a:	685a      	ldr	r2, [r3, #4]
 800fe1c:	693b      	ldr	r3, [r7, #16]
 800fe1e:	895b      	ldrh	r3, [r3, #10]
 800fe20:	4619      	mov	r1, r3
 800fe22:	4610      	mov	r0, r2
 800fe24:	f7ff ff7e 	bl	800fd24 <lwip_standard_chksum>
 800fe28:	4603      	mov	r3, r0
 800fe2a:	461a      	mov	r2, r3
 800fe2c:	697b      	ldr	r3, [r7, #20]
 800fe2e:	4413      	add	r3, r2
 800fe30:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 800fe32:	697b      	ldr	r3, [r7, #20]
 800fe34:	0c1a      	lsrs	r2, r3, #16
 800fe36:	697b      	ldr	r3, [r7, #20]
 800fe38:	b29b      	uxth	r3, r3
 800fe3a:	4413      	add	r3, r2
 800fe3c:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 800fe3e:	693b      	ldr	r3, [r7, #16]
 800fe40:	895b      	ldrh	r3, [r3, #10]
 800fe42:	f003 0301 	and.w	r3, r3, #1
 800fe46:	b29b      	uxth	r3, r3
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d00e      	beq.n	800fe6a <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	bf0c      	ite	eq
 800fe52:	2301      	moveq	r3, #1
 800fe54:	2300      	movne	r3, #0
 800fe56:	b2db      	uxtb	r3, r3
 800fe58:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 800fe5a:	697b      	ldr	r3, [r7, #20]
 800fe5c:	021b      	lsls	r3, r3, #8
 800fe5e:	b29a      	uxth	r2, r3
 800fe60:	697b      	ldr	r3, [r7, #20]
 800fe62:	0a1b      	lsrs	r3, r3, #8
 800fe64:	b2db      	uxtb	r3, r3
 800fe66:	4313      	orrs	r3, r2
 800fe68:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800fe6a:	693b      	ldr	r3, [r7, #16]
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	613b      	str	r3, [r7, #16]
 800fe70:	693b      	ldr	r3, [r7, #16]
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d1d0      	bne.n	800fe18 <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 800fe76:	68fb      	ldr	r3, [r7, #12]
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d007      	beq.n	800fe8c <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 800fe7c:	697b      	ldr	r3, [r7, #20]
 800fe7e:	021b      	lsls	r3, r3, #8
 800fe80:	b29a      	uxth	r2, r3
 800fe82:	697b      	ldr	r3, [r7, #20]
 800fe84:	0a1b      	lsrs	r3, r3, #8
 800fe86:	b2db      	uxtb	r3, r3
 800fe88:	4313      	orrs	r3, r2
 800fe8a:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 800fe8c:	697b      	ldr	r3, [r7, #20]
 800fe8e:	b29b      	uxth	r3, r3
 800fe90:	43db      	mvns	r3, r3
 800fe92:	b29b      	uxth	r3, r3
}
 800fe94:	4618      	mov	r0, r3
 800fe96:	3718      	adds	r7, #24
 800fe98:	46bd      	mov	sp, r7
 800fe9a:	bd80      	pop	{r7, pc}

0800fe9c <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800fe9c:	b580      	push	{r7, lr}
 800fe9e:	b082      	sub	sp, #8
 800fea0:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800fea2:	2300      	movs	r3, #0
 800fea4:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800fea6:	f000 f8d3 	bl	8010050 <mem_init>
  memp_init();
 800feaa:	f000 fbc5 	bl	8010638 <memp_init>
  pbuf_init();
  netif_init();
 800feae:	f000 fcc3 	bl	8010838 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800feb2:	f007 ff3d 	bl	8017d30 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800feb6:	f001 fe2b 	bl	8011b10 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800feba:	f007 feaf 	bl	8017c1c <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800febe:	bf00      	nop
 800fec0:	3708      	adds	r7, #8
 800fec2:	46bd      	mov	sp, r7
 800fec4:	bd80      	pop	{r7, pc}
	...

0800fec8 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800fec8:	b480      	push	{r7}
 800feca:	b083      	sub	sp, #12
 800fecc:	af00      	add	r7, sp, #0
 800fece:	6078      	str	r0, [r7, #4]
  return (struct mem *)(void *)&ram[ptr];
 800fed0:	4b04      	ldr	r3, [pc, #16]	; (800fee4 <ptr_to_mem+0x1c>)
 800fed2:	681a      	ldr	r2, [r3, #0]
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	4413      	add	r3, r2
}
 800fed8:	4618      	mov	r0, r3
 800feda:	370c      	adds	r7, #12
 800fedc:	46bd      	mov	sp, r7
 800fede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fee2:	4770      	bx	lr
 800fee4:	200008e0 	.word	0x200008e0

0800fee8 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800fee8:	b480      	push	{r7}
 800feea:	b083      	sub	sp, #12
 800feec:	af00      	add	r7, sp, #0
 800feee:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800fef0:	4b04      	ldr	r3, [pc, #16]	; (800ff04 <mem_to_ptr+0x1c>)
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	687a      	ldr	r2, [r7, #4]
 800fef6:	1ad3      	subs	r3, r2, r3
}
 800fef8:	4618      	mov	r0, r3
 800fefa:	370c      	adds	r7, #12
 800fefc:	46bd      	mov	sp, r7
 800fefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff02:	4770      	bx	lr
 800ff04:	200008e0 	.word	0x200008e0

0800ff08 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800ff08:	b590      	push	{r4, r7, lr}
 800ff0a:	b085      	sub	sp, #20
 800ff0c:	af00      	add	r7, sp, #0
 800ff0e:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800ff10:	4b45      	ldr	r3, [pc, #276]	; (8010028 <plug_holes+0x120>)
 800ff12:	681b      	ldr	r3, [r3, #0]
 800ff14:	687a      	ldr	r2, [r7, #4]
 800ff16:	429a      	cmp	r2, r3
 800ff18:	d206      	bcs.n	800ff28 <plug_holes+0x20>
 800ff1a:	4b44      	ldr	r3, [pc, #272]	; (801002c <plug_holes+0x124>)
 800ff1c:	f240 12df 	movw	r2, #479	; 0x1df
 800ff20:	4943      	ldr	r1, [pc, #268]	; (8010030 <plug_holes+0x128>)
 800ff22:	4844      	ldr	r0, [pc, #272]	; (8010034 <plug_holes+0x12c>)
 800ff24:	f00b f974 	bl	801b210 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800ff28:	4b43      	ldr	r3, [pc, #268]	; (8010038 <plug_holes+0x130>)
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	687a      	ldr	r2, [r7, #4]
 800ff2e:	429a      	cmp	r2, r3
 800ff30:	d306      	bcc.n	800ff40 <plug_holes+0x38>
 800ff32:	4b3e      	ldr	r3, [pc, #248]	; (801002c <plug_holes+0x124>)
 800ff34:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800ff38:	4940      	ldr	r1, [pc, #256]	; (801003c <plug_holes+0x134>)
 800ff3a:	483e      	ldr	r0, [pc, #248]	; (8010034 <plug_holes+0x12c>)
 800ff3c:	f00b f968 	bl	801b210 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	7a1b      	ldrb	r3, [r3, #8]
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d006      	beq.n	800ff56 <plug_holes+0x4e>
 800ff48:	4b38      	ldr	r3, [pc, #224]	; (801002c <plug_holes+0x124>)
 800ff4a:	f240 12e1 	movw	r2, #481	; 0x1e1
 800ff4e:	493c      	ldr	r1, [pc, #240]	; (8010040 <plug_holes+0x138>)
 800ff50:	4838      	ldr	r0, [pc, #224]	; (8010034 <plug_holes+0x12c>)
 800ff52:	f00b f95d 	bl	801b210 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	4a3a      	ldr	r2, [pc, #232]	; (8010044 <plug_holes+0x13c>)
 800ff5c:	4293      	cmp	r3, r2
 800ff5e:	d906      	bls.n	800ff6e <plug_holes+0x66>
 800ff60:	4b32      	ldr	r3, [pc, #200]	; (801002c <plug_holes+0x124>)
 800ff62:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800ff66:	4938      	ldr	r1, [pc, #224]	; (8010048 <plug_holes+0x140>)
 800ff68:	4832      	ldr	r0, [pc, #200]	; (8010034 <plug_holes+0x12c>)
 800ff6a:	f00b f951 	bl	801b210 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	4618      	mov	r0, r3
 800ff74:	f7ff ffa8 	bl	800fec8 <ptr_to_mem>
 800ff78:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800ff7a:	687a      	ldr	r2, [r7, #4]
 800ff7c:	68fb      	ldr	r3, [r7, #12]
 800ff7e:	429a      	cmp	r2, r3
 800ff80:	d024      	beq.n	800ffcc <plug_holes+0xc4>
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	7a1b      	ldrb	r3, [r3, #8]
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	d120      	bne.n	800ffcc <plug_holes+0xc4>
 800ff8a:	4b2b      	ldr	r3, [pc, #172]	; (8010038 <plug_holes+0x130>)
 800ff8c:	681b      	ldr	r3, [r3, #0]
 800ff8e:	68fa      	ldr	r2, [r7, #12]
 800ff90:	429a      	cmp	r2, r3
 800ff92:	d01b      	beq.n	800ffcc <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800ff94:	4b2d      	ldr	r3, [pc, #180]	; (801004c <plug_holes+0x144>)
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	68fa      	ldr	r2, [r7, #12]
 800ff9a:	429a      	cmp	r2, r3
 800ff9c:	d102      	bne.n	800ffa4 <plug_holes+0x9c>
      lfree = mem;
 800ff9e:	4a2b      	ldr	r2, [pc, #172]	; (801004c <plug_holes+0x144>)
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	681a      	ldr	r2, [r3, #0]
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	601a      	str	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800ffac:	68fb      	ldr	r3, [r7, #12]
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	4a24      	ldr	r2, [pc, #144]	; (8010044 <plug_holes+0x13c>)
 800ffb2:	4293      	cmp	r3, r2
 800ffb4:	d00a      	beq.n	800ffcc <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	4618      	mov	r0, r3
 800ffbc:	f7ff ff84 	bl	800fec8 <ptr_to_mem>
 800ffc0:	4604      	mov	r4, r0
 800ffc2:	6878      	ldr	r0, [r7, #4]
 800ffc4:	f7ff ff90 	bl	800fee8 <mem_to_ptr>
 800ffc8:	4603      	mov	r3, r0
 800ffca:	6063      	str	r3, [r4, #4]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	685b      	ldr	r3, [r3, #4]
 800ffd0:	4618      	mov	r0, r3
 800ffd2:	f7ff ff79 	bl	800fec8 <ptr_to_mem>
 800ffd6:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800ffd8:	68ba      	ldr	r2, [r7, #8]
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	429a      	cmp	r2, r3
 800ffde:	d01f      	beq.n	8010020 <plug_holes+0x118>
 800ffe0:	68bb      	ldr	r3, [r7, #8]
 800ffe2:	7a1b      	ldrb	r3, [r3, #8]
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d11b      	bne.n	8010020 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800ffe8:	4b18      	ldr	r3, [pc, #96]	; (801004c <plug_holes+0x144>)
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	687a      	ldr	r2, [r7, #4]
 800ffee:	429a      	cmp	r2, r3
 800fff0:	d102      	bne.n	800fff8 <plug_holes+0xf0>
      lfree = pmem;
 800fff2:	4a16      	ldr	r2, [pc, #88]	; (801004c <plug_holes+0x144>)
 800fff4:	68bb      	ldr	r3, [r7, #8]
 800fff6:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	681a      	ldr	r2, [r3, #0]
 800fffc:	68bb      	ldr	r3, [r7, #8]
 800fffe:	601a      	str	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	681b      	ldr	r3, [r3, #0]
 8010004:	4a0f      	ldr	r2, [pc, #60]	; (8010044 <plug_holes+0x13c>)
 8010006:	4293      	cmp	r3, r2
 8010008:	d00a      	beq.n	8010020 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	4618      	mov	r0, r3
 8010010:	f7ff ff5a 	bl	800fec8 <ptr_to_mem>
 8010014:	4604      	mov	r4, r0
 8010016:	68b8      	ldr	r0, [r7, #8]
 8010018:	f7ff ff66 	bl	800fee8 <mem_to_ptr>
 801001c:	4603      	mov	r3, r0
 801001e:	6063      	str	r3, [r4, #4]
    }
  }
}
 8010020:	bf00      	nop
 8010022:	3714      	adds	r7, #20
 8010024:	46bd      	mov	sp, r7
 8010026:	bd90      	pop	{r4, r7, pc}
 8010028:	200008e0 	.word	0x200008e0
 801002c:	0801dfe0 	.word	0x0801dfe0
 8010030:	0801e010 	.word	0x0801e010
 8010034:	0801e028 	.word	0x0801e028
 8010038:	200008e4 	.word	0x200008e4
 801003c:	0801e050 	.word	0x0801e050
 8010040:	0801e06c 	.word	0x0801e06c
 8010044:	0001ffe8 	.word	0x0001ffe8
 8010048:	0801e088 	.word	0x0801e088
 801004c:	200008e8 	.word	0x200008e8

08010050 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8010050:	b580      	push	{r7, lr}
 8010052:	b082      	sub	sp, #8
 8010054:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8010056:	4b14      	ldr	r3, [pc, #80]	; (80100a8 <mem_init+0x58>)
 8010058:	4a14      	ldr	r2, [pc, #80]	; (80100ac <mem_init+0x5c>)
 801005a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 801005c:	4b12      	ldr	r3, [pc, #72]	; (80100a8 <mem_init+0x58>)
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	4a12      	ldr	r2, [pc, #72]	; (80100b0 <mem_init+0x60>)
 8010066:	601a      	str	r2, [r3, #0]
  mem->prev = 0;
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	2200      	movs	r2, #0
 801006c:	605a      	str	r2, [r3, #4]
  mem->used = 0;
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	2200      	movs	r2, #0
 8010072:	721a      	strb	r2, [r3, #8]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8010074:	480e      	ldr	r0, [pc, #56]	; (80100b0 <mem_init+0x60>)
 8010076:	f7ff ff27 	bl	800fec8 <ptr_to_mem>
 801007a:	4603      	mov	r3, r0
 801007c:	4a0d      	ldr	r2, [pc, #52]	; (80100b4 <mem_init+0x64>)
 801007e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8010080:	4b0c      	ldr	r3, [pc, #48]	; (80100b4 <mem_init+0x64>)
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	2201      	movs	r2, #1
 8010086:	721a      	strb	r2, [r3, #8]
  ram_end->next = MEM_SIZE_ALIGNED;
 8010088:	4b0a      	ldr	r3, [pc, #40]	; (80100b4 <mem_init+0x64>)
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	4a08      	ldr	r2, [pc, #32]	; (80100b0 <mem_init+0x60>)
 801008e:	601a      	str	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8010090:	4b08      	ldr	r3, [pc, #32]	; (80100b4 <mem_init+0x64>)
 8010092:	681b      	ldr	r3, [r3, #0]
 8010094:	4a06      	ldr	r2, [pc, #24]	; (80100b0 <mem_init+0x60>)
 8010096:	605a      	str	r2, [r3, #4]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8010098:	4b03      	ldr	r3, [pc, #12]	; (80100a8 <mem_init+0x58>)
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	4a06      	ldr	r2, [pc, #24]	; (80100b8 <mem_init+0x68>)
 801009e:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 80100a0:	bf00      	nop
 80100a2:	3708      	adds	r7, #8
 80100a4:	46bd      	mov	sp, r7
 80100a6:	bd80      	pop	{r7, pc}
 80100a8:	200008e0 	.word	0x200008e0
 80100ac:	30020000 	.word	0x30020000
 80100b0:	0001ffe8 	.word	0x0001ffe8
 80100b4:	200008e4 	.word	0x200008e4
 80100b8:	200008e8 	.word	0x200008e8

080100bc <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 80100bc:	b580      	push	{r7, lr}
 80100be:	b086      	sub	sp, #24
 80100c0:	af00      	add	r7, sp, #0
 80100c2:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 80100c4:	6878      	ldr	r0, [r7, #4]
 80100c6:	f7ff ff0f 	bl	800fee8 <mem_to_ptr>
 80100ca:	6178      	str	r0, [r7, #20]
  nmem = ptr_to_mem(mem->next);
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	4618      	mov	r0, r3
 80100d2:	f7ff fef9 	bl	800fec8 <ptr_to_mem>
 80100d6:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	685b      	ldr	r3, [r3, #4]
 80100dc:	4618      	mov	r0, r3
 80100de:	f7ff fef3 	bl	800fec8 <ptr_to_mem>
 80100e2:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	681b      	ldr	r3, [r3, #0]
 80100e8:	4a11      	ldr	r2, [pc, #68]	; (8010130 <mem_link_valid+0x74>)
 80100ea:	4293      	cmp	r3, r2
 80100ec:	d818      	bhi.n	8010120 <mem_link_valid+0x64>
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	685b      	ldr	r3, [r3, #4]
 80100f2:	4a0f      	ldr	r2, [pc, #60]	; (8010130 <mem_link_valid+0x74>)
 80100f4:	4293      	cmp	r3, r2
 80100f6:	d813      	bhi.n	8010120 <mem_link_valid+0x64>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	685b      	ldr	r3, [r3, #4]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80100fc:	697a      	ldr	r2, [r7, #20]
 80100fe:	429a      	cmp	r2, r3
 8010100:	d004      	beq.n	801010c <mem_link_valid+0x50>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	681b      	ldr	r3, [r3, #0]
 8010106:	697a      	ldr	r2, [r7, #20]
 8010108:	429a      	cmp	r2, r3
 801010a:	d109      	bne.n	8010120 <mem_link_valid+0x64>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 801010c:	4b09      	ldr	r3, [pc, #36]	; (8010134 <mem_link_valid+0x78>)
 801010e:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8010110:	693a      	ldr	r2, [r7, #16]
 8010112:	429a      	cmp	r2, r3
 8010114:	d006      	beq.n	8010124 <mem_link_valid+0x68>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8010116:	693b      	ldr	r3, [r7, #16]
 8010118:	685b      	ldr	r3, [r3, #4]
 801011a:	697a      	ldr	r2, [r7, #20]
 801011c:	429a      	cmp	r2, r3
 801011e:	d001      	beq.n	8010124 <mem_link_valid+0x68>
    return 0;
 8010120:	2300      	movs	r3, #0
 8010122:	e000      	b.n	8010126 <mem_link_valid+0x6a>
  }
  return 1;
 8010124:	2301      	movs	r3, #1
}
 8010126:	4618      	mov	r0, r3
 8010128:	3718      	adds	r7, #24
 801012a:	46bd      	mov	sp, r7
 801012c:	bd80      	pop	{r7, pc}
 801012e:	bf00      	nop
 8010130:	0001ffe8 	.word	0x0001ffe8
 8010134:	200008e4 	.word	0x200008e4

08010138 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8010138:	b580      	push	{r7, lr}
 801013a:	b084      	sub	sp, #16
 801013c:	af00      	add	r7, sp, #0
 801013e:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	2b00      	cmp	r3, #0
 8010144:	d04c      	beq.n	80101e0 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	f003 0303 	and.w	r3, r3, #3
 801014c:	2b00      	cmp	r3, #0
 801014e:	d007      	beq.n	8010160 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8010150:	4b25      	ldr	r3, [pc, #148]	; (80101e8 <mem_free+0xb0>)
 8010152:	f240 2273 	movw	r2, #627	; 0x273
 8010156:	4925      	ldr	r1, [pc, #148]	; (80101ec <mem_free+0xb4>)
 8010158:	4825      	ldr	r0, [pc, #148]	; (80101f0 <mem_free+0xb8>)
 801015a:	f00b f859 	bl	801b210 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 801015e:	e040      	b.n	80101e2 <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	3b0c      	subs	r3, #12
 8010164:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8010166:	4b23      	ldr	r3, [pc, #140]	; (80101f4 <mem_free+0xbc>)
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	68fa      	ldr	r2, [r7, #12]
 801016c:	429a      	cmp	r2, r3
 801016e:	d306      	bcc.n	801017e <mem_free+0x46>
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	f103 020c 	add.w	r2, r3, #12
 8010176:	4b20      	ldr	r3, [pc, #128]	; (80101f8 <mem_free+0xc0>)
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	429a      	cmp	r2, r3
 801017c:	d907      	bls.n	801018e <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 801017e:	4b1a      	ldr	r3, [pc, #104]	; (80101e8 <mem_free+0xb0>)
 8010180:	f240 227f 	movw	r2, #639	; 0x27f
 8010184:	491d      	ldr	r1, [pc, #116]	; (80101fc <mem_free+0xc4>)
 8010186:	481a      	ldr	r0, [pc, #104]	; (80101f0 <mem_free+0xb8>)
 8010188:	f00b f842 	bl	801b210 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 801018c:	e029      	b.n	80101e2 <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	7a1b      	ldrb	r3, [r3, #8]
 8010192:	2b00      	cmp	r3, #0
 8010194:	d107      	bne.n	80101a6 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8010196:	4b14      	ldr	r3, [pc, #80]	; (80101e8 <mem_free+0xb0>)
 8010198:	f44f 7223 	mov.w	r2, #652	; 0x28c
 801019c:	4918      	ldr	r1, [pc, #96]	; (8010200 <mem_free+0xc8>)
 801019e:	4814      	ldr	r0, [pc, #80]	; (80101f0 <mem_free+0xb8>)
 80101a0:	f00b f836 	bl	801b210 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 80101a4:	e01d      	b.n	80101e2 <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 80101a6:	68f8      	ldr	r0, [r7, #12]
 80101a8:	f7ff ff88 	bl	80100bc <mem_link_valid>
 80101ac:	4603      	mov	r3, r0
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	d107      	bne.n	80101c2 <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 80101b2:	4b0d      	ldr	r3, [pc, #52]	; (80101e8 <mem_free+0xb0>)
 80101b4:	f240 2295 	movw	r2, #661	; 0x295
 80101b8:	4912      	ldr	r1, [pc, #72]	; (8010204 <mem_free+0xcc>)
 80101ba:	480d      	ldr	r0, [pc, #52]	; (80101f0 <mem_free+0xb8>)
 80101bc:	f00b f828 	bl	801b210 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 80101c0:	e00f      	b.n	80101e2 <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 80101c2:	68fb      	ldr	r3, [r7, #12]
 80101c4:	2200      	movs	r2, #0
 80101c6:	721a      	strb	r2, [r3, #8]

  if (mem < lfree) {
 80101c8:	4b0f      	ldr	r3, [pc, #60]	; (8010208 <mem_free+0xd0>)
 80101ca:	681b      	ldr	r3, [r3, #0]
 80101cc:	68fa      	ldr	r2, [r7, #12]
 80101ce:	429a      	cmp	r2, r3
 80101d0:	d202      	bcs.n	80101d8 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 80101d2:	4a0d      	ldr	r2, [pc, #52]	; (8010208 <mem_free+0xd0>)
 80101d4:	68fb      	ldr	r3, [r7, #12]
 80101d6:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 80101d8:	68f8      	ldr	r0, [r7, #12]
 80101da:	f7ff fe95 	bl	800ff08 <plug_holes>
 80101de:	e000      	b.n	80101e2 <mem_free+0xaa>
    return;
 80101e0:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 80101e2:	3710      	adds	r7, #16
 80101e4:	46bd      	mov	sp, r7
 80101e6:	bd80      	pop	{r7, pc}
 80101e8:	0801dfe0 	.word	0x0801dfe0
 80101ec:	0801e0b4 	.word	0x0801e0b4
 80101f0:	0801e028 	.word	0x0801e028
 80101f4:	200008e0 	.word	0x200008e0
 80101f8:	200008e4 	.word	0x200008e4
 80101fc:	0801e0d8 	.word	0x0801e0d8
 8010200:	0801e0f4 	.word	0x0801e0f4
 8010204:	0801e11c 	.word	0x0801e11c
 8010208:	200008e8 	.word	0x200008e8

0801020c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 801020c:	b580      	push	{r7, lr}
 801020e:	b08a      	sub	sp, #40	; 0x28
 8010210:	af00      	add	r7, sp, #0
 8010212:	6078      	str	r0, [r7, #4]
 8010214:	6039      	str	r1, [r7, #0]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8010216:	683b      	ldr	r3, [r7, #0]
 8010218:	3303      	adds	r3, #3
 801021a:	f023 0303 	bic.w	r3, r3, #3
 801021e:	627b      	str	r3, [r7, #36]	; 0x24
  if (newsize < MIN_SIZE_ALIGNED) {
 8010220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010222:	2b0b      	cmp	r3, #11
 8010224:	d801      	bhi.n	801022a <mem_trim+0x1e>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8010226:	230c      	movs	r3, #12
 8010228:	627b      	str	r3, [r7, #36]	; 0x24
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 801022a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801022c:	4a68      	ldr	r2, [pc, #416]	; (80103d0 <mem_trim+0x1c4>)
 801022e:	4293      	cmp	r3, r2
 8010230:	d803      	bhi.n	801023a <mem_trim+0x2e>
 8010232:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010234:	683b      	ldr	r3, [r7, #0]
 8010236:	429a      	cmp	r2, r3
 8010238:	d201      	bcs.n	801023e <mem_trim+0x32>
    return NULL;
 801023a:	2300      	movs	r3, #0
 801023c:	e0c4      	b.n	80103c8 <mem_trim+0x1bc>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801023e:	4b65      	ldr	r3, [pc, #404]	; (80103d4 <mem_trim+0x1c8>)
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	687a      	ldr	r2, [r7, #4]
 8010244:	429a      	cmp	r2, r3
 8010246:	d304      	bcc.n	8010252 <mem_trim+0x46>
 8010248:	4b63      	ldr	r3, [pc, #396]	; (80103d8 <mem_trim+0x1cc>)
 801024a:	681b      	ldr	r3, [r3, #0]
 801024c:	687a      	ldr	r2, [r7, #4]
 801024e:	429a      	cmp	r2, r3
 8010250:	d306      	bcc.n	8010260 <mem_trim+0x54>
 8010252:	4b62      	ldr	r3, [pc, #392]	; (80103dc <mem_trim+0x1d0>)
 8010254:	f240 22d1 	movw	r2, #721	; 0x2d1
 8010258:	4961      	ldr	r1, [pc, #388]	; (80103e0 <mem_trim+0x1d4>)
 801025a:	4862      	ldr	r0, [pc, #392]	; (80103e4 <mem_trim+0x1d8>)
 801025c:	f00a ffd8 	bl	801b210 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8010260:	4b5c      	ldr	r3, [pc, #368]	; (80103d4 <mem_trim+0x1c8>)
 8010262:	681b      	ldr	r3, [r3, #0]
 8010264:	687a      	ldr	r2, [r7, #4]
 8010266:	429a      	cmp	r2, r3
 8010268:	d304      	bcc.n	8010274 <mem_trim+0x68>
 801026a:	4b5b      	ldr	r3, [pc, #364]	; (80103d8 <mem_trim+0x1cc>)
 801026c:	681b      	ldr	r3, [r3, #0]
 801026e:	687a      	ldr	r2, [r7, #4]
 8010270:	429a      	cmp	r2, r3
 8010272:	d301      	bcc.n	8010278 <mem_trim+0x6c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	e0a7      	b.n	80103c8 <mem_trim+0x1bc>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	3b0c      	subs	r3, #12
 801027c:	623b      	str	r3, [r7, #32]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 801027e:	6a38      	ldr	r0, [r7, #32]
 8010280:	f7ff fe32 	bl	800fee8 <mem_to_ptr>
 8010284:	61f8      	str	r0, [r7, #28]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8010286:	6a3b      	ldr	r3, [r7, #32]
 8010288:	681a      	ldr	r2, [r3, #0]
 801028a:	69fb      	ldr	r3, [r7, #28]
 801028c:	1ad3      	subs	r3, r2, r3
 801028e:	3b0c      	subs	r3, #12
 8010290:	61bb      	str	r3, [r7, #24]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8010292:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010294:	69bb      	ldr	r3, [r7, #24]
 8010296:	429a      	cmp	r2, r3
 8010298:	d906      	bls.n	80102a8 <mem_trim+0x9c>
 801029a:	4b50      	ldr	r3, [pc, #320]	; (80103dc <mem_trim+0x1d0>)
 801029c:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 80102a0:	4951      	ldr	r1, [pc, #324]	; (80103e8 <mem_trim+0x1dc>)
 80102a2:	4850      	ldr	r0, [pc, #320]	; (80103e4 <mem_trim+0x1d8>)
 80102a4:	f00a ffb4 	bl	801b210 <iprintf>
  if (newsize > size) {
 80102a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80102aa:	69bb      	ldr	r3, [r7, #24]
 80102ac:	429a      	cmp	r2, r3
 80102ae:	d901      	bls.n	80102b4 <mem_trim+0xa8>
    /* not supported */
    return NULL;
 80102b0:	2300      	movs	r3, #0
 80102b2:	e089      	b.n	80103c8 <mem_trim+0x1bc>
  }
  if (newsize == size) {
 80102b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80102b6:	69bb      	ldr	r3, [r7, #24]
 80102b8:	429a      	cmp	r2, r3
 80102ba:	d101      	bne.n	80102c0 <mem_trim+0xb4>
    /* No change in size, simply return */
    return rmem;
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	e083      	b.n	80103c8 <mem_trim+0x1bc>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 80102c0:	6a3b      	ldr	r3, [r7, #32]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	4618      	mov	r0, r3
 80102c6:	f7ff fdff 	bl	800fec8 <ptr_to_mem>
 80102ca:	6178      	str	r0, [r7, #20]
  if (mem2->used == 0) {
 80102cc:	697b      	ldr	r3, [r7, #20]
 80102ce:	7a1b      	ldrb	r3, [r3, #8]
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d13c      	bne.n	801034e <mem_trim+0x142>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80102d4:	6a3b      	ldr	r3, [r7, #32]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	4a3d      	ldr	r2, [pc, #244]	; (80103d0 <mem_trim+0x1c4>)
 80102da:	4293      	cmp	r3, r2
 80102dc:	d106      	bne.n	80102ec <mem_trim+0xe0>
 80102de:	4b3f      	ldr	r3, [pc, #252]	; (80103dc <mem_trim+0x1d0>)
 80102e0:	f240 22f5 	movw	r2, #757	; 0x2f5
 80102e4:	4941      	ldr	r1, [pc, #260]	; (80103ec <mem_trim+0x1e0>)
 80102e6:	483f      	ldr	r0, [pc, #252]	; (80103e4 <mem_trim+0x1d8>)
 80102e8:	f00a ff92 	bl	801b210 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 80102ec:	697b      	ldr	r3, [r7, #20]
 80102ee:	681b      	ldr	r3, [r3, #0]
 80102f0:	60fb      	str	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80102f2:	69fa      	ldr	r2, [r7, #28]
 80102f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102f6:	4413      	add	r3, r2
 80102f8:	330c      	adds	r3, #12
 80102fa:	613b      	str	r3, [r7, #16]
    if (lfree == mem2) {
 80102fc:	4b3c      	ldr	r3, [pc, #240]	; (80103f0 <mem_trim+0x1e4>)
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	697a      	ldr	r2, [r7, #20]
 8010302:	429a      	cmp	r2, r3
 8010304:	d105      	bne.n	8010312 <mem_trim+0x106>
      lfree = ptr_to_mem(ptr2);
 8010306:	6938      	ldr	r0, [r7, #16]
 8010308:	f7ff fdde 	bl	800fec8 <ptr_to_mem>
 801030c:	4603      	mov	r3, r0
 801030e:	4a38      	ldr	r2, [pc, #224]	; (80103f0 <mem_trim+0x1e4>)
 8010310:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8010312:	6938      	ldr	r0, [r7, #16]
 8010314:	f7ff fdd8 	bl	800fec8 <ptr_to_mem>
 8010318:	6178      	str	r0, [r7, #20]
    mem2->used = 0;
 801031a:	697b      	ldr	r3, [r7, #20]
 801031c:	2200      	movs	r2, #0
 801031e:	721a      	strb	r2, [r3, #8]
    /* restore the next pointer */
    mem2->next = next;
 8010320:	697b      	ldr	r3, [r7, #20]
 8010322:	68fa      	ldr	r2, [r7, #12]
 8010324:	601a      	str	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8010326:	697b      	ldr	r3, [r7, #20]
 8010328:	69fa      	ldr	r2, [r7, #28]
 801032a:	605a      	str	r2, [r3, #4]
    /* link mem to it */
    mem->next = ptr2;
 801032c:	6a3b      	ldr	r3, [r7, #32]
 801032e:	693a      	ldr	r2, [r7, #16]
 8010330:	601a      	str	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8010332:	697b      	ldr	r3, [r7, #20]
 8010334:	681b      	ldr	r3, [r3, #0]
 8010336:	4a26      	ldr	r2, [pc, #152]	; (80103d0 <mem_trim+0x1c4>)
 8010338:	4293      	cmp	r3, r2
 801033a:	d044      	beq.n	80103c6 <mem_trim+0x1ba>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801033c:	697b      	ldr	r3, [r7, #20]
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	4618      	mov	r0, r3
 8010342:	f7ff fdc1 	bl	800fec8 <ptr_to_mem>
 8010346:	4602      	mov	r2, r0
 8010348:	693b      	ldr	r3, [r7, #16]
 801034a:	6053      	str	r3, [r2, #4]
 801034c:	e03b      	b.n	80103c6 <mem_trim+0x1ba>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 801034e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010350:	3318      	adds	r3, #24
 8010352:	69ba      	ldr	r2, [r7, #24]
 8010354:	429a      	cmp	r2, r3
 8010356:	d336      	bcc.n	80103c6 <mem_trim+0x1ba>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8010358:	69fa      	ldr	r2, [r7, #28]
 801035a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801035c:	4413      	add	r3, r2
 801035e:	330c      	adds	r3, #12
 8010360:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8010362:	6a3b      	ldr	r3, [r7, #32]
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	4a1a      	ldr	r2, [pc, #104]	; (80103d0 <mem_trim+0x1c4>)
 8010368:	4293      	cmp	r3, r2
 801036a:	d106      	bne.n	801037a <mem_trim+0x16e>
 801036c:	4b1b      	ldr	r3, [pc, #108]	; (80103dc <mem_trim+0x1d0>)
 801036e:	f240 3216 	movw	r2, #790	; 0x316
 8010372:	491e      	ldr	r1, [pc, #120]	; (80103ec <mem_trim+0x1e0>)
 8010374:	481b      	ldr	r0, [pc, #108]	; (80103e4 <mem_trim+0x1d8>)
 8010376:	f00a ff4b 	bl	801b210 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 801037a:	6938      	ldr	r0, [r7, #16]
 801037c:	f7ff fda4 	bl	800fec8 <ptr_to_mem>
 8010380:	6178      	str	r0, [r7, #20]
    if (mem2 < lfree) {
 8010382:	4b1b      	ldr	r3, [pc, #108]	; (80103f0 <mem_trim+0x1e4>)
 8010384:	681b      	ldr	r3, [r3, #0]
 8010386:	697a      	ldr	r2, [r7, #20]
 8010388:	429a      	cmp	r2, r3
 801038a:	d202      	bcs.n	8010392 <mem_trim+0x186>
      lfree = mem2;
 801038c:	4a18      	ldr	r2, [pc, #96]	; (80103f0 <mem_trim+0x1e4>)
 801038e:	697b      	ldr	r3, [r7, #20]
 8010390:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8010392:	697b      	ldr	r3, [r7, #20]
 8010394:	2200      	movs	r2, #0
 8010396:	721a      	strb	r2, [r3, #8]
    mem2->next = mem->next;
 8010398:	6a3b      	ldr	r3, [r7, #32]
 801039a:	681a      	ldr	r2, [r3, #0]
 801039c:	697b      	ldr	r3, [r7, #20]
 801039e:	601a      	str	r2, [r3, #0]
    mem2->prev = ptr;
 80103a0:	697b      	ldr	r3, [r7, #20]
 80103a2:	69fa      	ldr	r2, [r7, #28]
 80103a4:	605a      	str	r2, [r3, #4]
    mem->next = ptr2;
 80103a6:	6a3b      	ldr	r3, [r7, #32]
 80103a8:	693a      	ldr	r2, [r7, #16]
 80103aa:	601a      	str	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80103ac:	697b      	ldr	r3, [r7, #20]
 80103ae:	681b      	ldr	r3, [r3, #0]
 80103b0:	4a07      	ldr	r2, [pc, #28]	; (80103d0 <mem_trim+0x1c4>)
 80103b2:	4293      	cmp	r3, r2
 80103b4:	d007      	beq.n	80103c6 <mem_trim+0x1ba>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80103b6:	697b      	ldr	r3, [r7, #20]
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	4618      	mov	r0, r3
 80103bc:	f7ff fd84 	bl	800fec8 <ptr_to_mem>
 80103c0:	4602      	mov	r2, r0
 80103c2:	693b      	ldr	r3, [r7, #16]
 80103c4:	6053      	str	r3, [r2, #4]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 80103c6:	687b      	ldr	r3, [r7, #4]
}
 80103c8:	4618      	mov	r0, r3
 80103ca:	3728      	adds	r7, #40	; 0x28
 80103cc:	46bd      	mov	sp, r7
 80103ce:	bd80      	pop	{r7, pc}
 80103d0:	0001ffe8 	.word	0x0001ffe8
 80103d4:	200008e0 	.word	0x200008e0
 80103d8:	200008e4 	.word	0x200008e4
 80103dc:	0801dfe0 	.word	0x0801dfe0
 80103e0:	0801e150 	.word	0x0801e150
 80103e4:	0801e028 	.word	0x0801e028
 80103e8:	0801e168 	.word	0x0801e168
 80103ec:	0801e188 	.word	0x0801e188
 80103f0:	200008e8 	.word	0x200008e8

080103f4 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 80103f4:	b580      	push	{r7, lr}
 80103f6:	b088      	sub	sp, #32
 80103f8:	af00      	add	r7, sp, #0
 80103fa:	6078      	str	r0, [r7, #4]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	2b00      	cmp	r3, #0
 8010400:	d101      	bne.n	8010406 <mem_malloc+0x12>
    return NULL;
 8010402:	2300      	movs	r3, #0
 8010404:	e0d0      	b.n	80105a8 <mem_malloc+0x1b4>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	3303      	adds	r3, #3
 801040a:	f023 0303 	bic.w	r3, r3, #3
 801040e:	61bb      	str	r3, [r7, #24]
  if (size < MIN_SIZE_ALIGNED) {
 8010410:	69bb      	ldr	r3, [r7, #24]
 8010412:	2b0b      	cmp	r3, #11
 8010414:	d801      	bhi.n	801041a <mem_malloc+0x26>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8010416:	230c      	movs	r3, #12
 8010418:	61bb      	str	r3, [r7, #24]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 801041a:	69bb      	ldr	r3, [r7, #24]
 801041c:	4a64      	ldr	r2, [pc, #400]	; (80105b0 <mem_malloc+0x1bc>)
 801041e:	4293      	cmp	r3, r2
 8010420:	d803      	bhi.n	801042a <mem_malloc+0x36>
 8010422:	69ba      	ldr	r2, [r7, #24]
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	429a      	cmp	r2, r3
 8010428:	d201      	bcs.n	801042e <mem_malloc+0x3a>
    return NULL;
 801042a:	2300      	movs	r3, #0
 801042c:	e0bc      	b.n	80105a8 <mem_malloc+0x1b4>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801042e:	4b61      	ldr	r3, [pc, #388]	; (80105b4 <mem_malloc+0x1c0>)
 8010430:	681b      	ldr	r3, [r3, #0]
 8010432:	4618      	mov	r0, r3
 8010434:	f7ff fd58 	bl	800fee8 <mem_to_ptr>
 8010438:	61f8      	str	r0, [r7, #28]
 801043a:	e0ad      	b.n	8010598 <mem_malloc+0x1a4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 801043c:	69f8      	ldr	r0, [r7, #28]
 801043e:	f7ff fd43 	bl	800fec8 <ptr_to_mem>
 8010442:	6138      	str	r0, [r7, #16]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8010444:	693b      	ldr	r3, [r7, #16]
 8010446:	7a1b      	ldrb	r3, [r3, #8]
 8010448:	2b00      	cmp	r3, #0
 801044a:	f040 809f 	bne.w	801058c <mem_malloc+0x198>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 801044e:	693b      	ldr	r3, [r7, #16]
 8010450:	681a      	ldr	r2, [r3, #0]
 8010452:	69fb      	ldr	r3, [r7, #28]
 8010454:	1ad3      	subs	r3, r2, r3
 8010456:	3b0c      	subs	r3, #12
      if ((!mem->used) &&
 8010458:	69ba      	ldr	r2, [r7, #24]
 801045a:	429a      	cmp	r2, r3
 801045c:	f200 8096 	bhi.w	801058c <mem_malloc+0x198>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8010460:	693b      	ldr	r3, [r7, #16]
 8010462:	681a      	ldr	r2, [r3, #0]
 8010464:	69fb      	ldr	r3, [r7, #28]
 8010466:	1ad3      	subs	r3, r2, r3
 8010468:	f1a3 020c 	sub.w	r2, r3, #12
 801046c:	69bb      	ldr	r3, [r7, #24]
 801046e:	3318      	adds	r3, #24
 8010470:	429a      	cmp	r2, r3
 8010472:	d331      	bcc.n	80104d8 <mem_malloc+0xe4>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8010474:	69fa      	ldr	r2, [r7, #28]
 8010476:	69bb      	ldr	r3, [r7, #24]
 8010478:	4413      	add	r3, r2
 801047a:	330c      	adds	r3, #12
 801047c:	60fb      	str	r3, [r7, #12]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 801047e:	68fb      	ldr	r3, [r7, #12]
 8010480:	4a4b      	ldr	r2, [pc, #300]	; (80105b0 <mem_malloc+0x1bc>)
 8010482:	4293      	cmp	r3, r2
 8010484:	d106      	bne.n	8010494 <mem_malloc+0xa0>
 8010486:	4b4c      	ldr	r3, [pc, #304]	; (80105b8 <mem_malloc+0x1c4>)
 8010488:	f240 3287 	movw	r2, #903	; 0x387
 801048c:	494b      	ldr	r1, [pc, #300]	; (80105bc <mem_malloc+0x1c8>)
 801048e:	484c      	ldr	r0, [pc, #304]	; (80105c0 <mem_malloc+0x1cc>)
 8010490:	f00a febe 	bl	801b210 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8010494:	68f8      	ldr	r0, [r7, #12]
 8010496:	f7ff fd17 	bl	800fec8 <ptr_to_mem>
 801049a:	60b8      	str	r0, [r7, #8]
          mem2->used = 0;
 801049c:	68bb      	ldr	r3, [r7, #8]
 801049e:	2200      	movs	r2, #0
 80104a0:	721a      	strb	r2, [r3, #8]
          mem2->next = mem->next;
 80104a2:	693b      	ldr	r3, [r7, #16]
 80104a4:	681a      	ldr	r2, [r3, #0]
 80104a6:	68bb      	ldr	r3, [r7, #8]
 80104a8:	601a      	str	r2, [r3, #0]
          mem2->prev = ptr;
 80104aa:	68bb      	ldr	r3, [r7, #8]
 80104ac:	69fa      	ldr	r2, [r7, #28]
 80104ae:	605a      	str	r2, [r3, #4]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 80104b0:	693b      	ldr	r3, [r7, #16]
 80104b2:	68fa      	ldr	r2, [r7, #12]
 80104b4:	601a      	str	r2, [r3, #0]
          mem->used = 1;
 80104b6:	693b      	ldr	r3, [r7, #16]
 80104b8:	2201      	movs	r2, #1
 80104ba:	721a      	strb	r2, [r3, #8]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 80104bc:	68bb      	ldr	r3, [r7, #8]
 80104be:	681b      	ldr	r3, [r3, #0]
 80104c0:	4a3b      	ldr	r2, [pc, #236]	; (80105b0 <mem_malloc+0x1bc>)
 80104c2:	4293      	cmp	r3, r2
 80104c4:	d00b      	beq.n	80104de <mem_malloc+0xea>
            ptr_to_mem(mem2->next)->prev = ptr2;
 80104c6:	68bb      	ldr	r3, [r7, #8]
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	4618      	mov	r0, r3
 80104cc:	f7ff fcfc 	bl	800fec8 <ptr_to_mem>
 80104d0:	4602      	mov	r2, r0
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	6053      	str	r3, [r2, #4]
 80104d6:	e002      	b.n	80104de <mem_malloc+0xea>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 80104d8:	693b      	ldr	r3, [r7, #16]
 80104da:	2201      	movs	r2, #1
 80104dc:	721a      	strb	r2, [r3, #8]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 80104de:	4b35      	ldr	r3, [pc, #212]	; (80105b4 <mem_malloc+0x1c0>)
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	693a      	ldr	r2, [r7, #16]
 80104e4:	429a      	cmp	r2, r3
 80104e6:	d127      	bne.n	8010538 <mem_malloc+0x144>
          struct mem *cur = lfree;
 80104e8:	4b32      	ldr	r3, [pc, #200]	; (80105b4 <mem_malloc+0x1c0>)
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	617b      	str	r3, [r7, #20]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 80104ee:	e005      	b.n	80104fc <mem_malloc+0x108>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 80104f0:	697b      	ldr	r3, [r7, #20]
 80104f2:	681b      	ldr	r3, [r3, #0]
 80104f4:	4618      	mov	r0, r3
 80104f6:	f7ff fce7 	bl	800fec8 <ptr_to_mem>
 80104fa:	6178      	str	r0, [r7, #20]
          while (cur->used && cur != ram_end) {
 80104fc:	697b      	ldr	r3, [r7, #20]
 80104fe:	7a1b      	ldrb	r3, [r3, #8]
 8010500:	2b00      	cmp	r3, #0
 8010502:	d004      	beq.n	801050e <mem_malloc+0x11a>
 8010504:	4b2f      	ldr	r3, [pc, #188]	; (80105c4 <mem_malloc+0x1d0>)
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	697a      	ldr	r2, [r7, #20]
 801050a:	429a      	cmp	r2, r3
 801050c:	d1f0      	bne.n	80104f0 <mem_malloc+0xfc>
          }
          lfree = cur;
 801050e:	4a29      	ldr	r2, [pc, #164]	; (80105b4 <mem_malloc+0x1c0>)
 8010510:	697b      	ldr	r3, [r7, #20]
 8010512:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8010514:	4b27      	ldr	r3, [pc, #156]	; (80105b4 <mem_malloc+0x1c0>)
 8010516:	681a      	ldr	r2, [r3, #0]
 8010518:	4b2a      	ldr	r3, [pc, #168]	; (80105c4 <mem_malloc+0x1d0>)
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	429a      	cmp	r2, r3
 801051e:	d00b      	beq.n	8010538 <mem_malloc+0x144>
 8010520:	4b24      	ldr	r3, [pc, #144]	; (80105b4 <mem_malloc+0x1c0>)
 8010522:	681b      	ldr	r3, [r3, #0]
 8010524:	7a1b      	ldrb	r3, [r3, #8]
 8010526:	2b00      	cmp	r3, #0
 8010528:	d006      	beq.n	8010538 <mem_malloc+0x144>
 801052a:	4b23      	ldr	r3, [pc, #140]	; (80105b8 <mem_malloc+0x1c4>)
 801052c:	f240 32b5 	movw	r2, #949	; 0x3b5
 8010530:	4925      	ldr	r1, [pc, #148]	; (80105c8 <mem_malloc+0x1d4>)
 8010532:	4823      	ldr	r0, [pc, #140]	; (80105c0 <mem_malloc+0x1cc>)
 8010534:	f00a fe6c 	bl	801b210 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8010538:	693a      	ldr	r2, [r7, #16]
 801053a:	69bb      	ldr	r3, [r7, #24]
 801053c:	4413      	add	r3, r2
 801053e:	330c      	adds	r3, #12
 8010540:	4a20      	ldr	r2, [pc, #128]	; (80105c4 <mem_malloc+0x1d0>)
 8010542:	6812      	ldr	r2, [r2, #0]
 8010544:	4293      	cmp	r3, r2
 8010546:	d906      	bls.n	8010556 <mem_malloc+0x162>
 8010548:	4b1b      	ldr	r3, [pc, #108]	; (80105b8 <mem_malloc+0x1c4>)
 801054a:	f240 32b9 	movw	r2, #953	; 0x3b9
 801054e:	491f      	ldr	r1, [pc, #124]	; (80105cc <mem_malloc+0x1d8>)
 8010550:	481b      	ldr	r0, [pc, #108]	; (80105c0 <mem_malloc+0x1cc>)
 8010552:	f00a fe5d 	bl	801b210 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8010556:	693b      	ldr	r3, [r7, #16]
 8010558:	f003 0303 	and.w	r3, r3, #3
 801055c:	2b00      	cmp	r3, #0
 801055e:	d006      	beq.n	801056e <mem_malloc+0x17a>
 8010560:	4b15      	ldr	r3, [pc, #84]	; (80105b8 <mem_malloc+0x1c4>)
 8010562:	f240 32bb 	movw	r2, #955	; 0x3bb
 8010566:	491a      	ldr	r1, [pc, #104]	; (80105d0 <mem_malloc+0x1dc>)
 8010568:	4815      	ldr	r0, [pc, #84]	; (80105c0 <mem_malloc+0x1cc>)
 801056a:	f00a fe51 	bl	801b210 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 801056e:	693b      	ldr	r3, [r7, #16]
 8010570:	f003 0303 	and.w	r3, r3, #3
 8010574:	2b00      	cmp	r3, #0
 8010576:	d006      	beq.n	8010586 <mem_malloc+0x192>
 8010578:	4b0f      	ldr	r3, [pc, #60]	; (80105b8 <mem_malloc+0x1c4>)
 801057a:	f240 32bd 	movw	r2, #957	; 0x3bd
 801057e:	4915      	ldr	r1, [pc, #84]	; (80105d4 <mem_malloc+0x1e0>)
 8010580:	480f      	ldr	r0, [pc, #60]	; (80105c0 <mem_malloc+0x1cc>)
 8010582:	f00a fe45 	bl	801b210 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8010586:	693b      	ldr	r3, [r7, #16]
 8010588:	330c      	adds	r3, #12
 801058a:	e00d      	b.n	80105a8 <mem_malloc+0x1b4>
         ptr = ptr_to_mem(ptr)->next) {
 801058c:	69f8      	ldr	r0, [r7, #28]
 801058e:	f7ff fc9b 	bl	800fec8 <ptr_to_mem>
 8010592:	4603      	mov	r3, r0
 8010594:	681b      	ldr	r3, [r3, #0]
 8010596:	61fb      	str	r3, [r7, #28]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8010598:	69ba      	ldr	r2, [r7, #24]
 801059a:	4b05      	ldr	r3, [pc, #20]	; (80105b0 <mem_malloc+0x1bc>)
 801059c:	1a9b      	subs	r3, r3, r2
 801059e:	69fa      	ldr	r2, [r7, #28]
 80105a0:	429a      	cmp	r2, r3
 80105a2:	f4ff af4b 	bcc.w	801043c <mem_malloc+0x48>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 80105a6:	2300      	movs	r3, #0
}
 80105a8:	4618      	mov	r0, r3
 80105aa:	3720      	adds	r7, #32
 80105ac:	46bd      	mov	sp, r7
 80105ae:	bd80      	pop	{r7, pc}
 80105b0:	0001ffe8 	.word	0x0001ffe8
 80105b4:	200008e8 	.word	0x200008e8
 80105b8:	0801dfe0 	.word	0x0801dfe0
 80105bc:	0801e188 	.word	0x0801e188
 80105c0:	0801e028 	.word	0x0801e028
 80105c4:	200008e4 	.word	0x200008e4
 80105c8:	0801e19c 	.word	0x0801e19c
 80105cc:	0801e1b8 	.word	0x0801e1b8
 80105d0:	0801e1e8 	.word	0x0801e1e8
 80105d4:	0801e218 	.word	0x0801e218

080105d8 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 80105d8:	b480      	push	{r7}
 80105da:	b085      	sub	sp, #20
 80105dc:	af00      	add	r7, sp, #0
 80105de:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	689b      	ldr	r3, [r3, #8]
 80105e4:	2200      	movs	r2, #0
 80105e6:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	685b      	ldr	r3, [r3, #4]
 80105ec:	3303      	adds	r3, #3
 80105ee:	f023 0303 	bic.w	r3, r3, #3
 80105f2:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 80105f4:	2300      	movs	r3, #0
 80105f6:	60fb      	str	r3, [r7, #12]
 80105f8:	e011      	b.n	801061e <memp_init_pool+0x46>
    memp->next = *desc->tab;
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	689b      	ldr	r3, [r3, #8]
 80105fe:	681a      	ldr	r2, [r3, #0]
 8010600:	68bb      	ldr	r3, [r7, #8]
 8010602:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	689b      	ldr	r3, [r3, #8]
 8010608:	68ba      	ldr	r2, [r7, #8]
 801060a:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	881b      	ldrh	r3, [r3, #0]
 8010610:	461a      	mov	r2, r3
 8010612:	68bb      	ldr	r3, [r7, #8]
 8010614:	4413      	add	r3, r2
 8010616:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8010618:	68fb      	ldr	r3, [r7, #12]
 801061a:	3301      	adds	r3, #1
 801061c:	60fb      	str	r3, [r7, #12]
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	885b      	ldrh	r3, [r3, #2]
 8010622:	461a      	mov	r2, r3
 8010624:	68fb      	ldr	r3, [r7, #12]
 8010626:	4293      	cmp	r3, r2
 8010628:	dbe7      	blt.n	80105fa <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 801062a:	bf00      	nop
 801062c:	bf00      	nop
 801062e:	3714      	adds	r7, #20
 8010630:	46bd      	mov	sp, r7
 8010632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010636:	4770      	bx	lr

08010638 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8010638:	b580      	push	{r7, lr}
 801063a:	b082      	sub	sp, #8
 801063c:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801063e:	2300      	movs	r3, #0
 8010640:	80fb      	strh	r3, [r7, #6]
 8010642:	e009      	b.n	8010658 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8010644:	88fb      	ldrh	r3, [r7, #6]
 8010646:	4a08      	ldr	r2, [pc, #32]	; (8010668 <memp_init+0x30>)
 8010648:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801064c:	4618      	mov	r0, r3
 801064e:	f7ff ffc3 	bl	80105d8 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8010652:	88fb      	ldrh	r3, [r7, #6]
 8010654:	3301      	adds	r3, #1
 8010656:	80fb      	strh	r3, [r7, #6]
 8010658:	88fb      	ldrh	r3, [r7, #6]
 801065a:	2b08      	cmp	r3, #8
 801065c:	d9f2      	bls.n	8010644 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 801065e:	bf00      	nop
 8010660:	bf00      	nop
 8010662:	3708      	adds	r7, #8
 8010664:	46bd      	mov	sp, r7
 8010666:	bd80      	pop	{r7, pc}
 8010668:	08020a40 	.word	0x08020a40

0801066c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 801066c:	b580      	push	{r7, lr}
 801066e:	b084      	sub	sp, #16
 8010670:	af00      	add	r7, sp, #0
 8010672:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	689b      	ldr	r3, [r3, #8]
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 801067c:	68fb      	ldr	r3, [r7, #12]
 801067e:	2b00      	cmp	r3, #0
 8010680:	d012      	beq.n	80106a8 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	689b      	ldr	r3, [r3, #8]
 8010686:	68fa      	ldr	r2, [r7, #12]
 8010688:	6812      	ldr	r2, [r2, #0]
 801068a:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	f003 0303 	and.w	r3, r3, #3
 8010692:	2b00      	cmp	r3, #0
 8010694:	d006      	beq.n	80106a4 <do_memp_malloc_pool+0x38>
 8010696:	4b07      	ldr	r3, [pc, #28]	; (80106b4 <do_memp_malloc_pool+0x48>)
 8010698:	f44f 728c 	mov.w	r2, #280	; 0x118
 801069c:	4906      	ldr	r1, [pc, #24]	; (80106b8 <do_memp_malloc_pool+0x4c>)
 801069e:	4807      	ldr	r0, [pc, #28]	; (80106bc <do_memp_malloc_pool+0x50>)
 80106a0:	f00a fdb6 	bl	801b210 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 80106a4:	68fb      	ldr	r3, [r7, #12]
 80106a6:	e000      	b.n	80106aa <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 80106a8:	2300      	movs	r3, #0
}
 80106aa:	4618      	mov	r0, r3
 80106ac:	3710      	adds	r7, #16
 80106ae:	46bd      	mov	sp, r7
 80106b0:	bd80      	pop	{r7, pc}
 80106b2:	bf00      	nop
 80106b4:	0801e23c 	.word	0x0801e23c
 80106b8:	0801e26c 	.word	0x0801e26c
 80106bc:	0801e290 	.word	0x0801e290

080106c0 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80106c0:	b580      	push	{r7, lr}
 80106c2:	b082      	sub	sp, #8
 80106c4:	af00      	add	r7, sp, #0
 80106c6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	d106      	bne.n	80106dc <memp_malloc_pool+0x1c>
 80106ce:	4b0a      	ldr	r3, [pc, #40]	; (80106f8 <memp_malloc_pool+0x38>)
 80106d0:	f44f 729e 	mov.w	r2, #316	; 0x13c
 80106d4:	4909      	ldr	r1, [pc, #36]	; (80106fc <memp_malloc_pool+0x3c>)
 80106d6:	480a      	ldr	r0, [pc, #40]	; (8010700 <memp_malloc_pool+0x40>)
 80106d8:	f00a fd9a 	bl	801b210 <iprintf>
  if (desc == NULL) {
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d101      	bne.n	80106e6 <memp_malloc_pool+0x26>
    return NULL;
 80106e2:	2300      	movs	r3, #0
 80106e4:	e003      	b.n	80106ee <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 80106e6:	6878      	ldr	r0, [r7, #4]
 80106e8:	f7ff ffc0 	bl	801066c <do_memp_malloc_pool>
 80106ec:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 80106ee:	4618      	mov	r0, r3
 80106f0:	3708      	adds	r7, #8
 80106f2:	46bd      	mov	sp, r7
 80106f4:	bd80      	pop	{r7, pc}
 80106f6:	bf00      	nop
 80106f8:	0801e23c 	.word	0x0801e23c
 80106fc:	0801e2b8 	.word	0x0801e2b8
 8010700:	0801e290 	.word	0x0801e290

08010704 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8010704:	b580      	push	{r7, lr}
 8010706:	b084      	sub	sp, #16
 8010708:	af00      	add	r7, sp, #0
 801070a:	4603      	mov	r3, r0
 801070c:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801070e:	79fb      	ldrb	r3, [r7, #7]
 8010710:	2b08      	cmp	r3, #8
 8010712:	d908      	bls.n	8010726 <memp_malloc+0x22>
 8010714:	4b0a      	ldr	r3, [pc, #40]	; (8010740 <memp_malloc+0x3c>)
 8010716:	f240 1257 	movw	r2, #343	; 0x157
 801071a:	490a      	ldr	r1, [pc, #40]	; (8010744 <memp_malloc+0x40>)
 801071c:	480a      	ldr	r0, [pc, #40]	; (8010748 <memp_malloc+0x44>)
 801071e:	f00a fd77 	bl	801b210 <iprintf>
 8010722:	2300      	movs	r3, #0
 8010724:	e008      	b.n	8010738 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8010726:	79fb      	ldrb	r3, [r7, #7]
 8010728:	4a08      	ldr	r2, [pc, #32]	; (801074c <memp_malloc+0x48>)
 801072a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801072e:	4618      	mov	r0, r3
 8010730:	f7ff ff9c 	bl	801066c <do_memp_malloc_pool>
 8010734:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8010736:	68fb      	ldr	r3, [r7, #12]
}
 8010738:	4618      	mov	r0, r3
 801073a:	3710      	adds	r7, #16
 801073c:	46bd      	mov	sp, r7
 801073e:	bd80      	pop	{r7, pc}
 8010740:	0801e23c 	.word	0x0801e23c
 8010744:	0801e2cc 	.word	0x0801e2cc
 8010748:	0801e290 	.word	0x0801e290
 801074c:	08020a40 	.word	0x08020a40

08010750 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8010750:	b580      	push	{r7, lr}
 8010752:	b084      	sub	sp, #16
 8010754:	af00      	add	r7, sp, #0
 8010756:	6078      	str	r0, [r7, #4]
 8010758:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 801075a:	683b      	ldr	r3, [r7, #0]
 801075c:	f003 0303 	and.w	r3, r3, #3
 8010760:	2b00      	cmp	r3, #0
 8010762:	d006      	beq.n	8010772 <do_memp_free_pool+0x22>
 8010764:	4b0a      	ldr	r3, [pc, #40]	; (8010790 <do_memp_free_pool+0x40>)
 8010766:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 801076a:	490a      	ldr	r1, [pc, #40]	; (8010794 <do_memp_free_pool+0x44>)
 801076c:	480a      	ldr	r0, [pc, #40]	; (8010798 <do_memp_free_pool+0x48>)
 801076e:	f00a fd4f 	bl	801b210 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8010772:	683b      	ldr	r3, [r7, #0]
 8010774:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	689b      	ldr	r3, [r3, #8]
 801077a:	681a      	ldr	r2, [r3, #0]
 801077c:	68fb      	ldr	r3, [r7, #12]
 801077e:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	689b      	ldr	r3, [r3, #8]
 8010784:	68fa      	ldr	r2, [r7, #12]
 8010786:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 8010788:	bf00      	nop
 801078a:	3710      	adds	r7, #16
 801078c:	46bd      	mov	sp, r7
 801078e:	bd80      	pop	{r7, pc}
 8010790:	0801e23c 	.word	0x0801e23c
 8010794:	0801e2ec 	.word	0x0801e2ec
 8010798:	0801e290 	.word	0x0801e290

0801079c <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 801079c:	b580      	push	{r7, lr}
 801079e:	b082      	sub	sp, #8
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	6078      	str	r0, [r7, #4]
 80107a4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d106      	bne.n	80107ba <memp_free_pool+0x1e>
 80107ac:	4b0a      	ldr	r3, [pc, #40]	; (80107d8 <memp_free_pool+0x3c>)
 80107ae:	f240 1295 	movw	r2, #405	; 0x195
 80107b2:	490a      	ldr	r1, [pc, #40]	; (80107dc <memp_free_pool+0x40>)
 80107b4:	480a      	ldr	r0, [pc, #40]	; (80107e0 <memp_free_pool+0x44>)
 80107b6:	f00a fd2b 	bl	801b210 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d007      	beq.n	80107d0 <memp_free_pool+0x34>
 80107c0:	683b      	ldr	r3, [r7, #0]
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	d004      	beq.n	80107d0 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 80107c6:	6839      	ldr	r1, [r7, #0]
 80107c8:	6878      	ldr	r0, [r7, #4]
 80107ca:	f7ff ffc1 	bl	8010750 <do_memp_free_pool>
 80107ce:	e000      	b.n	80107d2 <memp_free_pool+0x36>
    return;
 80107d0:	bf00      	nop
}
 80107d2:	3708      	adds	r7, #8
 80107d4:	46bd      	mov	sp, r7
 80107d6:	bd80      	pop	{r7, pc}
 80107d8:	0801e23c 	.word	0x0801e23c
 80107dc:	0801e2b8 	.word	0x0801e2b8
 80107e0:	0801e290 	.word	0x0801e290

080107e4 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 80107e4:	b580      	push	{r7, lr}
 80107e6:	b082      	sub	sp, #8
 80107e8:	af00      	add	r7, sp, #0
 80107ea:	4603      	mov	r3, r0
 80107ec:	6039      	str	r1, [r7, #0]
 80107ee:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 80107f0:	79fb      	ldrb	r3, [r7, #7]
 80107f2:	2b08      	cmp	r3, #8
 80107f4:	d907      	bls.n	8010806 <memp_free+0x22>
 80107f6:	4b0c      	ldr	r3, [pc, #48]	; (8010828 <memp_free+0x44>)
 80107f8:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 80107fc:	490b      	ldr	r1, [pc, #44]	; (801082c <memp_free+0x48>)
 80107fe:	480c      	ldr	r0, [pc, #48]	; (8010830 <memp_free+0x4c>)
 8010800:	f00a fd06 	bl	801b210 <iprintf>
 8010804:	e00c      	b.n	8010820 <memp_free+0x3c>

  if (mem == NULL) {
 8010806:	683b      	ldr	r3, [r7, #0]
 8010808:	2b00      	cmp	r3, #0
 801080a:	d008      	beq.n	801081e <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 801080c:	79fb      	ldrb	r3, [r7, #7]
 801080e:	4a09      	ldr	r2, [pc, #36]	; (8010834 <memp_free+0x50>)
 8010810:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010814:	6839      	ldr	r1, [r7, #0]
 8010816:	4618      	mov	r0, r3
 8010818:	f7ff ff9a 	bl	8010750 <do_memp_free_pool>
 801081c:	e000      	b.n	8010820 <memp_free+0x3c>
    return;
 801081e:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8010820:	3708      	adds	r7, #8
 8010822:	46bd      	mov	sp, r7
 8010824:	bd80      	pop	{r7, pc}
 8010826:	bf00      	nop
 8010828:	0801e23c 	.word	0x0801e23c
 801082c:	0801e30c 	.word	0x0801e30c
 8010830:	0801e290 	.word	0x0801e290
 8010834:	08020a40 	.word	0x08020a40

08010838 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8010838:	b480      	push	{r7}
 801083a:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 801083c:	bf00      	nop
 801083e:	46bd      	mov	sp, r7
 8010840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010844:	4770      	bx	lr
	...

08010848 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8010848:	b580      	push	{r7, lr}
 801084a:	b086      	sub	sp, #24
 801084c:	af00      	add	r7, sp, #0
 801084e:	60f8      	str	r0, [r7, #12]
 8010850:	60b9      	str	r1, [r7, #8]
 8010852:	607a      	str	r2, [r7, #4]
 8010854:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	2b00      	cmp	r3, #0
 801085a:	d108      	bne.n	801086e <netif_add+0x26>
 801085c:	4b57      	ldr	r3, [pc, #348]	; (80109bc <netif_add+0x174>)
 801085e:	f240 1227 	movw	r2, #295	; 0x127
 8010862:	4957      	ldr	r1, [pc, #348]	; (80109c0 <netif_add+0x178>)
 8010864:	4857      	ldr	r0, [pc, #348]	; (80109c4 <netif_add+0x17c>)
 8010866:	f00a fcd3 	bl	801b210 <iprintf>
 801086a:	2300      	movs	r3, #0
 801086c:	e0a2      	b.n	80109b4 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 801086e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010870:	2b00      	cmp	r3, #0
 8010872:	d108      	bne.n	8010886 <netif_add+0x3e>
 8010874:	4b51      	ldr	r3, [pc, #324]	; (80109bc <netif_add+0x174>)
 8010876:	f44f 7294 	mov.w	r2, #296	; 0x128
 801087a:	4953      	ldr	r1, [pc, #332]	; (80109c8 <netif_add+0x180>)
 801087c:	4851      	ldr	r0, [pc, #324]	; (80109c4 <netif_add+0x17c>)
 801087e:	f00a fcc7 	bl	801b210 <iprintf>
 8010882:	2300      	movs	r3, #0
 8010884:	e096      	b.n	80109b4 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8010886:	68bb      	ldr	r3, [r7, #8]
 8010888:	2b00      	cmp	r3, #0
 801088a:	d101      	bne.n	8010890 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 801088c:	4b4f      	ldr	r3, [pc, #316]	; (80109cc <netif_add+0x184>)
 801088e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	2b00      	cmp	r3, #0
 8010894:	d101      	bne.n	801089a <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8010896:	4b4d      	ldr	r3, [pc, #308]	; (80109cc <netif_add+0x184>)
 8010898:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801089a:	683b      	ldr	r3, [r7, #0]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d101      	bne.n	80108a4 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 80108a0:	4b4a      	ldr	r3, [pc, #296]	; (80109cc <netif_add+0x184>)
 80108a2:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	2200      	movs	r2, #0
 80108a8:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	2200      	movs	r2, #0
 80108ae:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	2200      	movs	r2, #0
 80108b4:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 80108b6:	68fb      	ldr	r3, [r7, #12]
 80108b8:	4a45      	ldr	r2, [pc, #276]	; (80109d0 <netif_add+0x188>)
 80108ba:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	2200      	movs	r2, #0
 80108c0:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 80108c2:	68fb      	ldr	r3, [r7, #12]
 80108c4:	2200      	movs	r2, #0
 80108c6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 80108ca:	68fb      	ldr	r3, [r7, #12]
 80108cc:	2200      	movs	r2, #0
 80108ce:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 80108d0:	68fb      	ldr	r3, [r7, #12]
 80108d2:	6a3a      	ldr	r2, [r7, #32]
 80108d4:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 80108d6:	4b3f      	ldr	r3, [pc, #252]	; (80109d4 <netif_add+0x18c>)
 80108d8:	781a      	ldrb	r2, [r3, #0]
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80108e4:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 80108e6:	683b      	ldr	r3, [r7, #0]
 80108e8:	687a      	ldr	r2, [r7, #4]
 80108ea:	68b9      	ldr	r1, [r7, #8]
 80108ec:	68f8      	ldr	r0, [r7, #12]
 80108ee:	f000 f913 	bl	8010b18 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 80108f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80108f4:	68f8      	ldr	r0, [r7, #12]
 80108f6:	4798      	blx	r3
 80108f8:	4603      	mov	r3, r0
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d001      	beq.n	8010902 <netif_add+0xba>
    return NULL;
 80108fe:	2300      	movs	r3, #0
 8010900:	e058      	b.n	80109b4 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010908:	2bff      	cmp	r3, #255	; 0xff
 801090a:	d103      	bne.n	8010914 <netif_add+0xcc>
        netif->num = 0;
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	2200      	movs	r2, #0
 8010910:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 8010914:	2300      	movs	r3, #0
 8010916:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8010918:	4b2f      	ldr	r3, [pc, #188]	; (80109d8 <netif_add+0x190>)
 801091a:	681b      	ldr	r3, [r3, #0]
 801091c:	617b      	str	r3, [r7, #20]
 801091e:	e02b      	b.n	8010978 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8010920:	697a      	ldr	r2, [r7, #20]
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	429a      	cmp	r2, r3
 8010926:	d106      	bne.n	8010936 <netif_add+0xee>
 8010928:	4b24      	ldr	r3, [pc, #144]	; (80109bc <netif_add+0x174>)
 801092a:	f240 128b 	movw	r2, #395	; 0x18b
 801092e:	492b      	ldr	r1, [pc, #172]	; (80109dc <netif_add+0x194>)
 8010930:	4824      	ldr	r0, [pc, #144]	; (80109c4 <netif_add+0x17c>)
 8010932:	f00a fc6d 	bl	801b210 <iprintf>
        num_netifs++;
 8010936:	693b      	ldr	r3, [r7, #16]
 8010938:	3301      	adds	r3, #1
 801093a:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 801093c:	693b      	ldr	r3, [r7, #16]
 801093e:	2bff      	cmp	r3, #255	; 0xff
 8010940:	dd06      	ble.n	8010950 <netif_add+0x108>
 8010942:	4b1e      	ldr	r3, [pc, #120]	; (80109bc <netif_add+0x174>)
 8010944:	f240 128d 	movw	r2, #397	; 0x18d
 8010948:	4925      	ldr	r1, [pc, #148]	; (80109e0 <netif_add+0x198>)
 801094a:	481e      	ldr	r0, [pc, #120]	; (80109c4 <netif_add+0x17c>)
 801094c:	f00a fc60 	bl	801b210 <iprintf>
        if (netif2->num == netif->num) {
 8010950:	697b      	ldr	r3, [r7, #20]
 8010952:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8010956:	68fb      	ldr	r3, [r7, #12]
 8010958:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801095c:	429a      	cmp	r2, r3
 801095e:	d108      	bne.n	8010972 <netif_add+0x12a>
          netif->num++;
 8010960:	68fb      	ldr	r3, [r7, #12]
 8010962:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010966:	3301      	adds	r3, #1
 8010968:	b2da      	uxtb	r2, r3
 801096a:	68fb      	ldr	r3, [r7, #12]
 801096c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 8010970:	e005      	b.n	801097e <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8010972:	697b      	ldr	r3, [r7, #20]
 8010974:	681b      	ldr	r3, [r3, #0]
 8010976:	617b      	str	r3, [r7, #20]
 8010978:	697b      	ldr	r3, [r7, #20]
 801097a:	2b00      	cmp	r3, #0
 801097c:	d1d0      	bne.n	8010920 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 801097e:	697b      	ldr	r3, [r7, #20]
 8010980:	2b00      	cmp	r3, #0
 8010982:	d1be      	bne.n	8010902 <netif_add+0xba>
  }
  if (netif->num == 254) {
 8010984:	68fb      	ldr	r3, [r7, #12]
 8010986:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801098a:	2bfe      	cmp	r3, #254	; 0xfe
 801098c:	d103      	bne.n	8010996 <netif_add+0x14e>
    netif_num = 0;
 801098e:	4b11      	ldr	r3, [pc, #68]	; (80109d4 <netif_add+0x18c>)
 8010990:	2200      	movs	r2, #0
 8010992:	701a      	strb	r2, [r3, #0]
 8010994:	e006      	b.n	80109a4 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8010996:	68fb      	ldr	r3, [r7, #12]
 8010998:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801099c:	3301      	adds	r3, #1
 801099e:	b2da      	uxtb	r2, r3
 80109a0:	4b0c      	ldr	r3, [pc, #48]	; (80109d4 <netif_add+0x18c>)
 80109a2:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 80109a4:	4b0c      	ldr	r3, [pc, #48]	; (80109d8 <netif_add+0x190>)
 80109a6:	681a      	ldr	r2, [r3, #0]
 80109a8:	68fb      	ldr	r3, [r7, #12]
 80109aa:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 80109ac:	4a0a      	ldr	r2, [pc, #40]	; (80109d8 <netif_add+0x190>)
 80109ae:	68fb      	ldr	r3, [r7, #12]
 80109b0:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 80109b2:	68fb      	ldr	r3, [r7, #12]
}
 80109b4:	4618      	mov	r0, r3
 80109b6:	3718      	adds	r7, #24
 80109b8:	46bd      	mov	sp, r7
 80109ba:	bd80      	pop	{r7, pc}
 80109bc:	0801e328 	.word	0x0801e328
 80109c0:	0801e3bc 	.word	0x0801e3bc
 80109c4:	0801e378 	.word	0x0801e378
 80109c8:	0801e3d8 	.word	0x0801e3d8
 80109cc:	08020aa4 	.word	0x08020aa4
 80109d0:	08010df3 	.word	0x08010df3
 80109d4:	200071a0 	.word	0x200071a0
 80109d8:	20007198 	.word	0x20007198
 80109dc:	0801e3fc 	.word	0x0801e3fc
 80109e0:	0801e410 	.word	0x0801e410

080109e4 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80109e4:	b580      	push	{r7, lr}
 80109e6:	b082      	sub	sp, #8
 80109e8:	af00      	add	r7, sp, #0
 80109ea:	6078      	str	r0, [r7, #4]
 80109ec:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 80109ee:	6839      	ldr	r1, [r7, #0]
 80109f0:	6878      	ldr	r0, [r7, #4]
 80109f2:	f002 fde7 	bl	80135c4 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 80109f6:	6839      	ldr	r1, [r7, #0]
 80109f8:	6878      	ldr	r0, [r7, #4]
 80109fa:	f007 fb23 	bl	8018044 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 80109fe:	bf00      	nop
 8010a00:	3708      	adds	r7, #8
 8010a02:	46bd      	mov	sp, r7
 8010a04:	bd80      	pop	{r7, pc}
	...

08010a08 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8010a08:	b580      	push	{r7, lr}
 8010a0a:	b086      	sub	sp, #24
 8010a0c:	af00      	add	r7, sp, #0
 8010a0e:	60f8      	str	r0, [r7, #12]
 8010a10:	60b9      	str	r1, [r7, #8]
 8010a12:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8010a14:	68bb      	ldr	r3, [r7, #8]
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d106      	bne.n	8010a28 <netif_do_set_ipaddr+0x20>
 8010a1a:	4b1d      	ldr	r3, [pc, #116]	; (8010a90 <netif_do_set_ipaddr+0x88>)
 8010a1c:	f240 12cb 	movw	r2, #459	; 0x1cb
 8010a20:	491c      	ldr	r1, [pc, #112]	; (8010a94 <netif_do_set_ipaddr+0x8c>)
 8010a22:	481d      	ldr	r0, [pc, #116]	; (8010a98 <netif_do_set_ipaddr+0x90>)
 8010a24:	f00a fbf4 	bl	801b210 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d106      	bne.n	8010a3c <netif_do_set_ipaddr+0x34>
 8010a2e:	4b18      	ldr	r3, [pc, #96]	; (8010a90 <netif_do_set_ipaddr+0x88>)
 8010a30:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8010a34:	4917      	ldr	r1, [pc, #92]	; (8010a94 <netif_do_set_ipaddr+0x8c>)
 8010a36:	4818      	ldr	r0, [pc, #96]	; (8010a98 <netif_do_set_ipaddr+0x90>)
 8010a38:	f00a fbea 	bl	801b210 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8010a3c:	68bb      	ldr	r3, [r7, #8]
 8010a3e:	681a      	ldr	r2, [r3, #0]
 8010a40:	68fb      	ldr	r3, [r7, #12]
 8010a42:	3304      	adds	r3, #4
 8010a44:	681b      	ldr	r3, [r3, #0]
 8010a46:	429a      	cmp	r2, r3
 8010a48:	d01c      	beq.n	8010a84 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8010a4a:	68bb      	ldr	r3, [r7, #8]
 8010a4c:	681b      	ldr	r3, [r3, #0]
 8010a4e:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	3304      	adds	r3, #4
 8010a54:	681a      	ldr	r2, [r3, #0]
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8010a5a:	f107 0314 	add.w	r3, r7, #20
 8010a5e:	4619      	mov	r1, r3
 8010a60:	6878      	ldr	r0, [r7, #4]
 8010a62:	f7ff ffbf 	bl	80109e4 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8010a66:	68bb      	ldr	r3, [r7, #8]
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	d002      	beq.n	8010a72 <netif_do_set_ipaddr+0x6a>
 8010a6c:	68bb      	ldr	r3, [r7, #8]
 8010a6e:	681b      	ldr	r3, [r3, #0]
 8010a70:	e000      	b.n	8010a74 <netif_do_set_ipaddr+0x6c>
 8010a72:	2300      	movs	r3, #0
 8010a74:	68fa      	ldr	r2, [r7, #12]
 8010a76:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8010a78:	2101      	movs	r1, #1
 8010a7a:	68f8      	ldr	r0, [r7, #12]
 8010a7c:	f000 f8d2 	bl	8010c24 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8010a80:	2301      	movs	r3, #1
 8010a82:	e000      	b.n	8010a86 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8010a84:	2300      	movs	r3, #0
}
 8010a86:	4618      	mov	r0, r3
 8010a88:	3718      	adds	r7, #24
 8010a8a:	46bd      	mov	sp, r7
 8010a8c:	bd80      	pop	{r7, pc}
 8010a8e:	bf00      	nop
 8010a90:	0801e328 	.word	0x0801e328
 8010a94:	0801e440 	.word	0x0801e440
 8010a98:	0801e378 	.word	0x0801e378

08010a9c <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8010a9c:	b480      	push	{r7}
 8010a9e:	b085      	sub	sp, #20
 8010aa0:	af00      	add	r7, sp, #0
 8010aa2:	60f8      	str	r0, [r7, #12]
 8010aa4:	60b9      	str	r1, [r7, #8]
 8010aa6:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8010aa8:	68bb      	ldr	r3, [r7, #8]
 8010aaa:	681a      	ldr	r2, [r3, #0]
 8010aac:	68fb      	ldr	r3, [r7, #12]
 8010aae:	3308      	adds	r3, #8
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	429a      	cmp	r2, r3
 8010ab4:	d00a      	beq.n	8010acc <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8010ab6:	68bb      	ldr	r3, [r7, #8]
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d002      	beq.n	8010ac2 <netif_do_set_netmask+0x26>
 8010abc:	68bb      	ldr	r3, [r7, #8]
 8010abe:	681b      	ldr	r3, [r3, #0]
 8010ac0:	e000      	b.n	8010ac4 <netif_do_set_netmask+0x28>
 8010ac2:	2300      	movs	r3, #0
 8010ac4:	68fa      	ldr	r2, [r7, #12]
 8010ac6:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8010ac8:	2301      	movs	r3, #1
 8010aca:	e000      	b.n	8010ace <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8010acc:	2300      	movs	r3, #0
}
 8010ace:	4618      	mov	r0, r3
 8010ad0:	3714      	adds	r7, #20
 8010ad2:	46bd      	mov	sp, r7
 8010ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ad8:	4770      	bx	lr

08010ada <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8010ada:	b480      	push	{r7}
 8010adc:	b085      	sub	sp, #20
 8010ade:	af00      	add	r7, sp, #0
 8010ae0:	60f8      	str	r0, [r7, #12]
 8010ae2:	60b9      	str	r1, [r7, #8]
 8010ae4:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8010ae6:	68bb      	ldr	r3, [r7, #8]
 8010ae8:	681a      	ldr	r2, [r3, #0]
 8010aea:	68fb      	ldr	r3, [r7, #12]
 8010aec:	330c      	adds	r3, #12
 8010aee:	681b      	ldr	r3, [r3, #0]
 8010af0:	429a      	cmp	r2, r3
 8010af2:	d00a      	beq.n	8010b0a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8010af4:	68bb      	ldr	r3, [r7, #8]
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d002      	beq.n	8010b00 <netif_do_set_gw+0x26>
 8010afa:	68bb      	ldr	r3, [r7, #8]
 8010afc:	681b      	ldr	r3, [r3, #0]
 8010afe:	e000      	b.n	8010b02 <netif_do_set_gw+0x28>
 8010b00:	2300      	movs	r3, #0
 8010b02:	68fa      	ldr	r2, [r7, #12]
 8010b04:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8010b06:	2301      	movs	r3, #1
 8010b08:	e000      	b.n	8010b0c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8010b0a:	2300      	movs	r3, #0
}
 8010b0c:	4618      	mov	r0, r3
 8010b0e:	3714      	adds	r7, #20
 8010b10:	46bd      	mov	sp, r7
 8010b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b16:	4770      	bx	lr

08010b18 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8010b18:	b580      	push	{r7, lr}
 8010b1a:	b088      	sub	sp, #32
 8010b1c:	af00      	add	r7, sp, #0
 8010b1e:	60f8      	str	r0, [r7, #12]
 8010b20:	60b9      	str	r1, [r7, #8]
 8010b22:	607a      	str	r2, [r7, #4]
 8010b24:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8010b26:	2300      	movs	r3, #0
 8010b28:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8010b2a:	2300      	movs	r3, #0
 8010b2c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8010b2e:	68bb      	ldr	r3, [r7, #8]
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	d101      	bne.n	8010b38 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8010b34:	4b1c      	ldr	r3, [pc, #112]	; (8010ba8 <netif_set_addr+0x90>)
 8010b36:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d101      	bne.n	8010b42 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8010b3e:	4b1a      	ldr	r3, [pc, #104]	; (8010ba8 <netif_set_addr+0x90>)
 8010b40:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8010b42:	683b      	ldr	r3, [r7, #0]
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d101      	bne.n	8010b4c <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8010b48:	4b17      	ldr	r3, [pc, #92]	; (8010ba8 <netif_set_addr+0x90>)
 8010b4a:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8010b4c:	68bb      	ldr	r3, [r7, #8]
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d003      	beq.n	8010b5a <netif_set_addr+0x42>
 8010b52:	68bb      	ldr	r3, [r7, #8]
 8010b54:	681b      	ldr	r3, [r3, #0]
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d101      	bne.n	8010b5e <netif_set_addr+0x46>
 8010b5a:	2301      	movs	r3, #1
 8010b5c:	e000      	b.n	8010b60 <netif_set_addr+0x48>
 8010b5e:	2300      	movs	r3, #0
 8010b60:	617b      	str	r3, [r7, #20]
  if (remove) {
 8010b62:	697b      	ldr	r3, [r7, #20]
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d006      	beq.n	8010b76 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8010b68:	f107 0310 	add.w	r3, r7, #16
 8010b6c:	461a      	mov	r2, r3
 8010b6e:	68b9      	ldr	r1, [r7, #8]
 8010b70:	68f8      	ldr	r0, [r7, #12]
 8010b72:	f7ff ff49 	bl	8010a08 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8010b76:	69fa      	ldr	r2, [r7, #28]
 8010b78:	6879      	ldr	r1, [r7, #4]
 8010b7a:	68f8      	ldr	r0, [r7, #12]
 8010b7c:	f7ff ff8e 	bl	8010a9c <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8010b80:	69ba      	ldr	r2, [r7, #24]
 8010b82:	6839      	ldr	r1, [r7, #0]
 8010b84:	68f8      	ldr	r0, [r7, #12]
 8010b86:	f7ff ffa8 	bl	8010ada <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8010b8a:	697b      	ldr	r3, [r7, #20]
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d106      	bne.n	8010b9e <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8010b90:	f107 0310 	add.w	r3, r7, #16
 8010b94:	461a      	mov	r2, r3
 8010b96:	68b9      	ldr	r1, [r7, #8]
 8010b98:	68f8      	ldr	r0, [r7, #12]
 8010b9a:	f7ff ff35 	bl	8010a08 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8010b9e:	bf00      	nop
 8010ba0:	3720      	adds	r7, #32
 8010ba2:	46bd      	mov	sp, r7
 8010ba4:	bd80      	pop	{r7, pc}
 8010ba6:	bf00      	nop
 8010ba8:	08020aa4 	.word	0x08020aa4

08010bac <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8010bac:	b480      	push	{r7}
 8010bae:	b083      	sub	sp, #12
 8010bb0:	af00      	add	r7, sp, #0
 8010bb2:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8010bb4:	4a04      	ldr	r2, [pc, #16]	; (8010bc8 <netif_set_default+0x1c>)
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8010bba:	bf00      	nop
 8010bbc:	370c      	adds	r7, #12
 8010bbe:	46bd      	mov	sp, r7
 8010bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bc4:	4770      	bx	lr
 8010bc6:	bf00      	nop
 8010bc8:	2000719c 	.word	0x2000719c

08010bcc <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8010bcc:	b580      	push	{r7, lr}
 8010bce:	b082      	sub	sp, #8
 8010bd0:	af00      	add	r7, sp, #0
 8010bd2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d107      	bne.n	8010bea <netif_set_up+0x1e>
 8010bda:	4b0f      	ldr	r3, [pc, #60]	; (8010c18 <netif_set_up+0x4c>)
 8010bdc:	f44f 7254 	mov.w	r2, #848	; 0x350
 8010be0:	490e      	ldr	r1, [pc, #56]	; (8010c1c <netif_set_up+0x50>)
 8010be2:	480f      	ldr	r0, [pc, #60]	; (8010c20 <netif_set_up+0x54>)
 8010be4:	f00a fb14 	bl	801b210 <iprintf>
 8010be8:	e013      	b.n	8010c12 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010bf0:	f003 0301 	and.w	r3, r3, #1
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d10c      	bne.n	8010c12 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010bfe:	f043 0301 	orr.w	r3, r3, #1
 8010c02:	b2da      	uxtb	r2, r3
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8010c0a:	2103      	movs	r1, #3
 8010c0c:	6878      	ldr	r0, [r7, #4]
 8010c0e:	f000 f809 	bl	8010c24 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8010c12:	3708      	adds	r7, #8
 8010c14:	46bd      	mov	sp, r7
 8010c16:	bd80      	pop	{r7, pc}
 8010c18:	0801e328 	.word	0x0801e328
 8010c1c:	0801e4b0 	.word	0x0801e4b0
 8010c20:	0801e378 	.word	0x0801e378

08010c24 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b082      	sub	sp, #8
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	6078      	str	r0, [r7, #4]
 8010c2c:	460b      	mov	r3, r1
 8010c2e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	2b00      	cmp	r3, #0
 8010c34:	d106      	bne.n	8010c44 <netif_issue_reports+0x20>
 8010c36:	4b18      	ldr	r3, [pc, #96]	; (8010c98 <netif_issue_reports+0x74>)
 8010c38:	f240 326d 	movw	r2, #877	; 0x36d
 8010c3c:	4917      	ldr	r1, [pc, #92]	; (8010c9c <netif_issue_reports+0x78>)
 8010c3e:	4818      	ldr	r0, [pc, #96]	; (8010ca0 <netif_issue_reports+0x7c>)
 8010c40:	f00a fae6 	bl	801b210 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8010c44:	687b      	ldr	r3, [r7, #4]
 8010c46:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010c4a:	f003 0304 	and.w	r3, r3, #4
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	d01e      	beq.n	8010c90 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010c58:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d017      	beq.n	8010c90 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8010c60:	78fb      	ldrb	r3, [r7, #3]
 8010c62:	f003 0301 	and.w	r3, r3, #1
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d013      	beq.n	8010c92 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	3304      	adds	r3, #4
 8010c6e:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d00e      	beq.n	8010c92 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010c7a:	f003 0308 	and.w	r3, r3, #8
 8010c7e:	2b00      	cmp	r3, #0
 8010c80:	d007      	beq.n	8010c92 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	3304      	adds	r3, #4
 8010c86:	4619      	mov	r1, r3
 8010c88:	6878      	ldr	r0, [r7, #4]
 8010c8a:	f008 f945 	bl	8018f18 <etharp_request>
 8010c8e:	e000      	b.n	8010c92 <netif_issue_reports+0x6e>
    return;
 8010c90:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8010c92:	3708      	adds	r7, #8
 8010c94:	46bd      	mov	sp, r7
 8010c96:	bd80      	pop	{r7, pc}
 8010c98:	0801e328 	.word	0x0801e328
 8010c9c:	0801e4cc 	.word	0x0801e4cc
 8010ca0:	0801e378 	.word	0x0801e378

08010ca4 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8010ca4:	b580      	push	{r7, lr}
 8010ca6:	b082      	sub	sp, #8
 8010ca8:	af00      	add	r7, sp, #0
 8010caa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	2b00      	cmp	r3, #0
 8010cb0:	d107      	bne.n	8010cc2 <netif_set_down+0x1e>
 8010cb2:	4b12      	ldr	r3, [pc, #72]	; (8010cfc <netif_set_down+0x58>)
 8010cb4:	f240 329b 	movw	r2, #923	; 0x39b
 8010cb8:	4911      	ldr	r1, [pc, #68]	; (8010d00 <netif_set_down+0x5c>)
 8010cba:	4812      	ldr	r0, [pc, #72]	; (8010d04 <netif_set_down+0x60>)
 8010cbc:	f00a faa8 	bl	801b210 <iprintf>
 8010cc0:	e019      	b.n	8010cf6 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010cc8:	f003 0301 	and.w	r3, r3, #1
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	d012      	beq.n	8010cf6 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010cd6:	f023 0301 	bic.w	r3, r3, #1
 8010cda:	b2da      	uxtb	r2, r3
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010ce8:	f003 0308 	and.w	r3, r3, #8
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d002      	beq.n	8010cf6 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8010cf0:	6878      	ldr	r0, [r7, #4]
 8010cf2:	f007 fccf 	bl	8018694 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8010cf6:	3708      	adds	r7, #8
 8010cf8:	46bd      	mov	sp, r7
 8010cfa:	bd80      	pop	{r7, pc}
 8010cfc:	0801e328 	.word	0x0801e328
 8010d00:	0801e4f0 	.word	0x0801e4f0
 8010d04:	0801e378 	.word	0x0801e378

08010d08 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8010d08:	b580      	push	{r7, lr}
 8010d0a:	b082      	sub	sp, #8
 8010d0c:	af00      	add	r7, sp, #0
 8010d0e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	2b00      	cmp	r3, #0
 8010d14:	d107      	bne.n	8010d26 <netif_set_link_up+0x1e>
 8010d16:	4b13      	ldr	r3, [pc, #76]	; (8010d64 <netif_set_link_up+0x5c>)
 8010d18:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8010d1c:	4912      	ldr	r1, [pc, #72]	; (8010d68 <netif_set_link_up+0x60>)
 8010d1e:	4813      	ldr	r0, [pc, #76]	; (8010d6c <netif_set_link_up+0x64>)
 8010d20:	f00a fa76 	bl	801b210 <iprintf>
 8010d24:	e01b      	b.n	8010d5e <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010d2c:	f003 0304 	and.w	r3, r3, #4
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	d114      	bne.n	8010d5e <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010d3a:	f043 0304 	orr.w	r3, r3, #4
 8010d3e:	b2da      	uxtb	r2, r3
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8010d46:	2103      	movs	r1, #3
 8010d48:	6878      	ldr	r0, [r7, #4]
 8010d4a:	f7ff ff6b 	bl	8010c24 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	69db      	ldr	r3, [r3, #28]
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	d003      	beq.n	8010d5e <netif_set_link_up+0x56>
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	69db      	ldr	r3, [r3, #28]
 8010d5a:	6878      	ldr	r0, [r7, #4]
 8010d5c:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8010d5e:	3708      	adds	r7, #8
 8010d60:	46bd      	mov	sp, r7
 8010d62:	bd80      	pop	{r7, pc}
 8010d64:	0801e328 	.word	0x0801e328
 8010d68:	0801e510 	.word	0x0801e510
 8010d6c:	0801e378 	.word	0x0801e378

08010d70 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8010d70:	b580      	push	{r7, lr}
 8010d72:	b082      	sub	sp, #8
 8010d74:	af00      	add	r7, sp, #0
 8010d76:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d107      	bne.n	8010d8e <netif_set_link_down+0x1e>
 8010d7e:	4b11      	ldr	r3, [pc, #68]	; (8010dc4 <netif_set_link_down+0x54>)
 8010d80:	f240 4206 	movw	r2, #1030	; 0x406
 8010d84:	4910      	ldr	r1, [pc, #64]	; (8010dc8 <netif_set_link_down+0x58>)
 8010d86:	4811      	ldr	r0, [pc, #68]	; (8010dcc <netif_set_link_down+0x5c>)
 8010d88:	f00a fa42 	bl	801b210 <iprintf>
 8010d8c:	e017      	b.n	8010dbe <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010d94:	f003 0304 	and.w	r3, r3, #4
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d010      	beq.n	8010dbe <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010da2:	f023 0304 	bic.w	r3, r3, #4
 8010da6:	b2da      	uxtb	r2, r3
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	69db      	ldr	r3, [r3, #28]
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d003      	beq.n	8010dbe <netif_set_link_down+0x4e>
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	69db      	ldr	r3, [r3, #28]
 8010dba:	6878      	ldr	r0, [r7, #4]
 8010dbc:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8010dbe:	3708      	adds	r7, #8
 8010dc0:	46bd      	mov	sp, r7
 8010dc2:	bd80      	pop	{r7, pc}
 8010dc4:	0801e328 	.word	0x0801e328
 8010dc8:	0801e534 	.word	0x0801e534
 8010dcc:	0801e378 	.word	0x0801e378

08010dd0 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8010dd0:	b480      	push	{r7}
 8010dd2:	b083      	sub	sp, #12
 8010dd4:	af00      	add	r7, sp, #0
 8010dd6:	6078      	str	r0, [r7, #4]
 8010dd8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	d002      	beq.n	8010de6 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	683a      	ldr	r2, [r7, #0]
 8010de4:	61da      	str	r2, [r3, #28]
  }
}
 8010de6:	bf00      	nop
 8010de8:	370c      	adds	r7, #12
 8010dea:	46bd      	mov	sp, r7
 8010dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010df0:	4770      	bx	lr

08010df2 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8010df2:	b480      	push	{r7}
 8010df4:	b085      	sub	sp, #20
 8010df6:	af00      	add	r7, sp, #0
 8010df8:	60f8      	str	r0, [r7, #12]
 8010dfa:	60b9      	str	r1, [r7, #8]
 8010dfc:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8010dfe:	f06f 030b 	mvn.w	r3, #11
}
 8010e02:	4618      	mov	r0, r3
 8010e04:	3714      	adds	r7, #20
 8010e06:	46bd      	mov	sp, r7
 8010e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e0c:	4770      	bx	lr
	...

08010e10 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8010e10:	b480      	push	{r7}
 8010e12:	b085      	sub	sp, #20
 8010e14:	af00      	add	r7, sp, #0
 8010e16:	4603      	mov	r3, r0
 8010e18:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8010e1a:	79fb      	ldrb	r3, [r7, #7]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d013      	beq.n	8010e48 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8010e20:	4b0d      	ldr	r3, [pc, #52]	; (8010e58 <netif_get_by_index+0x48>)
 8010e22:	681b      	ldr	r3, [r3, #0]
 8010e24:	60fb      	str	r3, [r7, #12]
 8010e26:	e00c      	b.n	8010e42 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8010e28:	68fb      	ldr	r3, [r7, #12]
 8010e2a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010e2e:	3301      	adds	r3, #1
 8010e30:	b2db      	uxtb	r3, r3
 8010e32:	79fa      	ldrb	r2, [r7, #7]
 8010e34:	429a      	cmp	r2, r3
 8010e36:	d101      	bne.n	8010e3c <netif_get_by_index+0x2c>
        return netif; /* found! */
 8010e38:	68fb      	ldr	r3, [r7, #12]
 8010e3a:	e006      	b.n	8010e4a <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8010e3c:	68fb      	ldr	r3, [r7, #12]
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	60fb      	str	r3, [r7, #12]
 8010e42:	68fb      	ldr	r3, [r7, #12]
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d1ef      	bne.n	8010e28 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8010e48:	2300      	movs	r3, #0
}
 8010e4a:	4618      	mov	r0, r3
 8010e4c:	3714      	adds	r7, #20
 8010e4e:	46bd      	mov	sp, r7
 8010e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e54:	4770      	bx	lr
 8010e56:	bf00      	nop
 8010e58:	20007198 	.word	0x20007198

08010e5c <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8010e5c:	b580      	push	{r7, lr}
 8010e5e:	b082      	sub	sp, #8
 8010e60:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8010e62:	4b0c      	ldr	r3, [pc, #48]	; (8010e94 <pbuf_free_ooseq+0x38>)
 8010e64:	2200      	movs	r2, #0
 8010e66:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8010e68:	4b0b      	ldr	r3, [pc, #44]	; (8010e98 <pbuf_free_ooseq+0x3c>)
 8010e6a:	681b      	ldr	r3, [r3, #0]
 8010e6c:	607b      	str	r3, [r7, #4]
 8010e6e:	e00a      	b.n	8010e86 <pbuf_free_ooseq+0x2a>
    if (pcb->ooseq != NULL) {
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d003      	beq.n	8010e80 <pbuf_free_ooseq+0x24>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8010e78:	6878      	ldr	r0, [r7, #4]
 8010e7a:	f002 fbe1 	bl	8013640 <tcp_free_ooseq>
      return;
 8010e7e:	e005      	b.n	8010e8c <pbuf_free_ooseq+0x30>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	68db      	ldr	r3, [r3, #12]
 8010e84:	607b      	str	r3, [r7, #4]
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d1f1      	bne.n	8010e70 <pbuf_free_ooseq+0x14>
    }
  }
}
 8010e8c:	3708      	adds	r7, #8
 8010e8e:	46bd      	mov	sp, r7
 8010e90:	bd80      	pop	{r7, pc}
 8010e92:	bf00      	nop
 8010e94:	200071a1 	.word	0x200071a1
 8010e98:	200071b0 	.word	0x200071b0

08010e9c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8010e9c:	b480      	push	{r7}
 8010e9e:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 8010ea0:	4b03      	ldr	r3, [pc, #12]	; (8010eb0 <pbuf_pool_is_empty+0x14>)
 8010ea2:	2201      	movs	r2, #1
 8010ea4:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8010ea6:	bf00      	nop
 8010ea8:	46bd      	mov	sp, r7
 8010eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eae:	4770      	bx	lr
 8010eb0:	200071a1 	.word	0x200071a1

08010eb4 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8010eb4:	b480      	push	{r7}
 8010eb6:	b085      	sub	sp, #20
 8010eb8:	af00      	add	r7, sp, #0
 8010eba:	60f8      	str	r0, [r7, #12]
 8010ebc:	60b9      	str	r1, [r7, #8]
 8010ebe:	4611      	mov	r1, r2
 8010ec0:	461a      	mov	r2, r3
 8010ec2:	460b      	mov	r3, r1
 8010ec4:	80fb      	strh	r3, [r7, #6]
 8010ec6:	4613      	mov	r3, r2
 8010ec8:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8010eca:	68fb      	ldr	r3, [r7, #12]
 8010ecc:	2200      	movs	r2, #0
 8010ece:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8010ed0:	68fb      	ldr	r3, [r7, #12]
 8010ed2:	68ba      	ldr	r2, [r7, #8]
 8010ed4:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8010ed6:	68fb      	ldr	r3, [r7, #12]
 8010ed8:	88fa      	ldrh	r2, [r7, #6]
 8010eda:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8010edc:	68fb      	ldr	r3, [r7, #12]
 8010ede:	88ba      	ldrh	r2, [r7, #4]
 8010ee0:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8010ee2:	8b3b      	ldrh	r3, [r7, #24]
 8010ee4:	b2da      	uxtb	r2, r3
 8010ee6:	68fb      	ldr	r3, [r7, #12]
 8010ee8:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8010eea:	68fb      	ldr	r3, [r7, #12]
 8010eec:	7f3a      	ldrb	r2, [r7, #28]
 8010eee:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	2201      	movs	r2, #1
 8010ef4:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8010ef6:	68fb      	ldr	r3, [r7, #12]
 8010ef8:	2200      	movs	r2, #0
 8010efa:	73da      	strb	r2, [r3, #15]
}
 8010efc:	bf00      	nop
 8010efe:	3714      	adds	r7, #20
 8010f00:	46bd      	mov	sp, r7
 8010f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f06:	4770      	bx	lr

08010f08 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8010f08:	b580      	push	{r7, lr}
 8010f0a:	b08c      	sub	sp, #48	; 0x30
 8010f0c:	af02      	add	r7, sp, #8
 8010f0e:	4603      	mov	r3, r0
 8010f10:	71fb      	strb	r3, [r7, #7]
 8010f12:	460b      	mov	r3, r1
 8010f14:	80bb      	strh	r3, [r7, #4]
 8010f16:	4613      	mov	r3, r2
 8010f18:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8010f1a:	79fb      	ldrb	r3, [r7, #7]
 8010f1c:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8010f1e:	887b      	ldrh	r3, [r7, #2]
 8010f20:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8010f24:	f000 8082 	beq.w	801102c <pbuf_alloc+0x124>
 8010f28:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8010f2c:	f300 80c9 	bgt.w	80110c2 <pbuf_alloc+0x1ba>
 8010f30:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8010f34:	d010      	beq.n	8010f58 <pbuf_alloc+0x50>
 8010f36:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8010f3a:	f300 80c2 	bgt.w	80110c2 <pbuf_alloc+0x1ba>
 8010f3e:	2b01      	cmp	r3, #1
 8010f40:	d002      	beq.n	8010f48 <pbuf_alloc+0x40>
 8010f42:	2b41      	cmp	r3, #65	; 0x41
 8010f44:	f040 80bd 	bne.w	80110c2 <pbuf_alloc+0x1ba>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8010f48:	887a      	ldrh	r2, [r7, #2]
 8010f4a:	88bb      	ldrh	r3, [r7, #4]
 8010f4c:	4619      	mov	r1, r3
 8010f4e:	2000      	movs	r0, #0
 8010f50:	f000 f8d2 	bl	80110f8 <pbuf_alloc_reference>
 8010f54:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8010f56:	e0be      	b.n	80110d6 <pbuf_alloc+0x1ce>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8010f58:	2300      	movs	r3, #0
 8010f5a:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8010f5c:	2300      	movs	r3, #0
 8010f5e:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8010f60:	88bb      	ldrh	r3, [r7, #4]
 8010f62:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8010f64:	2008      	movs	r0, #8
 8010f66:	f7ff fbcd 	bl	8010704 <memp_malloc>
 8010f6a:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8010f6c:	693b      	ldr	r3, [r7, #16]
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d109      	bne.n	8010f86 <pbuf_alloc+0x7e>
          PBUF_POOL_IS_EMPTY();
 8010f72:	f7ff ff93 	bl	8010e9c <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8010f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d002      	beq.n	8010f82 <pbuf_alloc+0x7a>
            pbuf_free(p);
 8010f7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010f7e:	f000 faa7 	bl	80114d0 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8010f82:	2300      	movs	r3, #0
 8010f84:	e0a8      	b.n	80110d8 <pbuf_alloc+0x1d0>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8010f86:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010f88:	3303      	adds	r3, #3
 8010f8a:	b29b      	uxth	r3, r3
 8010f8c:	f023 0303 	bic.w	r3, r3, #3
 8010f90:	b29a      	uxth	r2, r3
 8010f92:	f240 53ec 	movw	r3, #1516	; 0x5ec
 8010f96:	1a9b      	subs	r3, r3, r2
 8010f98:	b29b      	uxth	r3, r3
 8010f9a:	8b7a      	ldrh	r2, [r7, #26]
 8010f9c:	4293      	cmp	r3, r2
 8010f9e:	bf28      	it	cs
 8010fa0:	4613      	movcs	r3, r2
 8010fa2:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8010fa4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010fa6:	3310      	adds	r3, #16
 8010fa8:	693a      	ldr	r2, [r7, #16]
 8010faa:	4413      	add	r3, r2
 8010fac:	3303      	adds	r3, #3
 8010fae:	f023 0303 	bic.w	r3, r3, #3
 8010fb2:	4618      	mov	r0, r3
 8010fb4:	89f9      	ldrh	r1, [r7, #14]
 8010fb6:	8b7a      	ldrh	r2, [r7, #26]
 8010fb8:	2300      	movs	r3, #0
 8010fba:	9301      	str	r3, [sp, #4]
 8010fbc:	887b      	ldrh	r3, [r7, #2]
 8010fbe:	9300      	str	r3, [sp, #0]
 8010fc0:	460b      	mov	r3, r1
 8010fc2:	4601      	mov	r1, r0
 8010fc4:	6938      	ldr	r0, [r7, #16]
 8010fc6:	f7ff ff75 	bl	8010eb4 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8010fca:	693b      	ldr	r3, [r7, #16]
 8010fcc:	685b      	ldr	r3, [r3, #4]
 8010fce:	f003 0303 	and.w	r3, r3, #3
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	d006      	beq.n	8010fe4 <pbuf_alloc+0xdc>
 8010fd6:	4b42      	ldr	r3, [pc, #264]	; (80110e0 <pbuf_alloc+0x1d8>)
 8010fd8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010fdc:	4941      	ldr	r1, [pc, #260]	; (80110e4 <pbuf_alloc+0x1dc>)
 8010fde:	4842      	ldr	r0, [pc, #264]	; (80110e8 <pbuf_alloc+0x1e0>)
 8010fe0:	f00a f916 	bl	801b210 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8010fe4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010fe6:	3303      	adds	r3, #3
 8010fe8:	f023 0303 	bic.w	r3, r3, #3
 8010fec:	f240 52ec 	movw	r2, #1516	; 0x5ec
 8010ff0:	4293      	cmp	r3, r2
 8010ff2:	d106      	bne.n	8011002 <pbuf_alloc+0xfa>
 8010ff4:	4b3a      	ldr	r3, [pc, #232]	; (80110e0 <pbuf_alloc+0x1d8>)
 8010ff6:	f44f 7281 	mov.w	r2, #258	; 0x102
 8010ffa:	493c      	ldr	r1, [pc, #240]	; (80110ec <pbuf_alloc+0x1e4>)
 8010ffc:	483a      	ldr	r0, [pc, #232]	; (80110e8 <pbuf_alloc+0x1e0>)
 8010ffe:	f00a f907 	bl	801b210 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8011002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011004:	2b00      	cmp	r3, #0
 8011006:	d102      	bne.n	801100e <pbuf_alloc+0x106>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8011008:	693b      	ldr	r3, [r7, #16]
 801100a:	627b      	str	r3, [r7, #36]	; 0x24
 801100c:	e002      	b.n	8011014 <pbuf_alloc+0x10c>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 801100e:	69fb      	ldr	r3, [r7, #28]
 8011010:	693a      	ldr	r2, [r7, #16]
 8011012:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8011014:	693b      	ldr	r3, [r7, #16]
 8011016:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8011018:	8b7a      	ldrh	r2, [r7, #26]
 801101a:	89fb      	ldrh	r3, [r7, #14]
 801101c:	1ad3      	subs	r3, r2, r3
 801101e:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8011020:	2300      	movs	r3, #0
 8011022:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8011024:	8b7b      	ldrh	r3, [r7, #26]
 8011026:	2b00      	cmp	r3, #0
 8011028:	d19c      	bne.n	8010f64 <pbuf_alloc+0x5c>
      break;
 801102a:	e054      	b.n	80110d6 <pbuf_alloc+0x1ce>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 801102c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801102e:	3303      	adds	r3, #3
 8011030:	b29b      	uxth	r3, r3
 8011032:	f023 0303 	bic.w	r3, r3, #3
 8011036:	b29a      	uxth	r2, r3
 8011038:	88bb      	ldrh	r3, [r7, #4]
 801103a:	3303      	adds	r3, #3
 801103c:	b29b      	uxth	r3, r3
 801103e:	f023 0303 	bic.w	r3, r3, #3
 8011042:	b29b      	uxth	r3, r3
 8011044:	4413      	add	r3, r2
 8011046:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8011048:	8b3b      	ldrh	r3, [r7, #24]
 801104a:	3310      	adds	r3, #16
 801104c:	617b      	str	r3, [r7, #20]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801104e:	8b3a      	ldrh	r2, [r7, #24]
 8011050:	88bb      	ldrh	r3, [r7, #4]
 8011052:	3303      	adds	r3, #3
 8011054:	f023 0303 	bic.w	r3, r3, #3
 8011058:	429a      	cmp	r2, r3
 801105a:	d306      	bcc.n	801106a <pbuf_alloc+0x162>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 801105c:	88bb      	ldrh	r3, [r7, #4]
 801105e:	3303      	adds	r3, #3
 8011060:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8011064:	697a      	ldr	r2, [r7, #20]
 8011066:	429a      	cmp	r2, r3
 8011068:	d201      	bcs.n	801106e <pbuf_alloc+0x166>
        return NULL;
 801106a:	2300      	movs	r3, #0
 801106c:	e034      	b.n	80110d8 <pbuf_alloc+0x1d0>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 801106e:	6978      	ldr	r0, [r7, #20]
 8011070:	f7ff f9c0 	bl	80103f4 <mem_malloc>
 8011074:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8011076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011078:	2b00      	cmp	r3, #0
 801107a:	d101      	bne.n	8011080 <pbuf_alloc+0x178>
        return NULL;
 801107c:	2300      	movs	r3, #0
 801107e:	e02b      	b.n	80110d8 <pbuf_alloc+0x1d0>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8011080:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011082:	3310      	adds	r3, #16
 8011084:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011086:	4413      	add	r3, r2
 8011088:	3303      	adds	r3, #3
 801108a:	f023 0303 	bic.w	r3, r3, #3
 801108e:	4618      	mov	r0, r3
 8011090:	88b9      	ldrh	r1, [r7, #4]
 8011092:	88ba      	ldrh	r2, [r7, #4]
 8011094:	2300      	movs	r3, #0
 8011096:	9301      	str	r3, [sp, #4]
 8011098:	887b      	ldrh	r3, [r7, #2]
 801109a:	9300      	str	r3, [sp, #0]
 801109c:	460b      	mov	r3, r1
 801109e:	4601      	mov	r1, r0
 80110a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80110a2:	f7ff ff07 	bl	8010eb4 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80110a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110a8:	685b      	ldr	r3, [r3, #4]
 80110aa:	f003 0303 	and.w	r3, r3, #3
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d010      	beq.n	80110d4 <pbuf_alloc+0x1cc>
 80110b2:	4b0b      	ldr	r3, [pc, #44]	; (80110e0 <pbuf_alloc+0x1d8>)
 80110b4:	f44f 7291 	mov.w	r2, #290	; 0x122
 80110b8:	490d      	ldr	r1, [pc, #52]	; (80110f0 <pbuf_alloc+0x1e8>)
 80110ba:	480b      	ldr	r0, [pc, #44]	; (80110e8 <pbuf_alloc+0x1e0>)
 80110bc:	f00a f8a8 	bl	801b210 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80110c0:	e008      	b.n	80110d4 <pbuf_alloc+0x1cc>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80110c2:	4b07      	ldr	r3, [pc, #28]	; (80110e0 <pbuf_alloc+0x1d8>)
 80110c4:	f240 1227 	movw	r2, #295	; 0x127
 80110c8:	490a      	ldr	r1, [pc, #40]	; (80110f4 <pbuf_alloc+0x1ec>)
 80110ca:	4807      	ldr	r0, [pc, #28]	; (80110e8 <pbuf_alloc+0x1e0>)
 80110cc:	f00a f8a0 	bl	801b210 <iprintf>
      return NULL;
 80110d0:	2300      	movs	r3, #0
 80110d2:	e001      	b.n	80110d8 <pbuf_alloc+0x1d0>
      break;
 80110d4:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 80110d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80110d8:	4618      	mov	r0, r3
 80110da:	3728      	adds	r7, #40	; 0x28
 80110dc:	46bd      	mov	sp, r7
 80110de:	bd80      	pop	{r7, pc}
 80110e0:	0801e558 	.word	0x0801e558
 80110e4:	0801e588 	.word	0x0801e588
 80110e8:	0801e5b8 	.word	0x0801e5b8
 80110ec:	0801e5e0 	.word	0x0801e5e0
 80110f0:	0801e614 	.word	0x0801e614
 80110f4:	0801e640 	.word	0x0801e640

080110f8 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 80110f8:	b580      	push	{r7, lr}
 80110fa:	b086      	sub	sp, #24
 80110fc:	af02      	add	r7, sp, #8
 80110fe:	6078      	str	r0, [r7, #4]
 8011100:	460b      	mov	r3, r1
 8011102:	807b      	strh	r3, [r7, #2]
 8011104:	4613      	mov	r3, r2
 8011106:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8011108:	883b      	ldrh	r3, [r7, #0]
 801110a:	2b41      	cmp	r3, #65	; 0x41
 801110c:	d009      	beq.n	8011122 <pbuf_alloc_reference+0x2a>
 801110e:	883b      	ldrh	r3, [r7, #0]
 8011110:	2b01      	cmp	r3, #1
 8011112:	d006      	beq.n	8011122 <pbuf_alloc_reference+0x2a>
 8011114:	4b0f      	ldr	r3, [pc, #60]	; (8011154 <pbuf_alloc_reference+0x5c>)
 8011116:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 801111a:	490f      	ldr	r1, [pc, #60]	; (8011158 <pbuf_alloc_reference+0x60>)
 801111c:	480f      	ldr	r0, [pc, #60]	; (801115c <pbuf_alloc_reference+0x64>)
 801111e:	f00a f877 	bl	801b210 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8011122:	2007      	movs	r0, #7
 8011124:	f7ff faee 	bl	8010704 <memp_malloc>
 8011128:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	2b00      	cmp	r3, #0
 801112e:	d101      	bne.n	8011134 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8011130:	2300      	movs	r3, #0
 8011132:	e00b      	b.n	801114c <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8011134:	8879      	ldrh	r1, [r7, #2]
 8011136:	887a      	ldrh	r2, [r7, #2]
 8011138:	2300      	movs	r3, #0
 801113a:	9301      	str	r3, [sp, #4]
 801113c:	883b      	ldrh	r3, [r7, #0]
 801113e:	9300      	str	r3, [sp, #0]
 8011140:	460b      	mov	r3, r1
 8011142:	6879      	ldr	r1, [r7, #4]
 8011144:	68f8      	ldr	r0, [r7, #12]
 8011146:	f7ff feb5 	bl	8010eb4 <pbuf_init_alloced_pbuf>
  return p;
 801114a:	68fb      	ldr	r3, [r7, #12]
}
 801114c:	4618      	mov	r0, r3
 801114e:	3710      	adds	r7, #16
 8011150:	46bd      	mov	sp, r7
 8011152:	bd80      	pop	{r7, pc}
 8011154:	0801e558 	.word	0x0801e558
 8011158:	0801e65c 	.word	0x0801e65c
 801115c:	0801e5b8 	.word	0x0801e5b8

08011160 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8011160:	b580      	push	{r7, lr}
 8011162:	b088      	sub	sp, #32
 8011164:	af02      	add	r7, sp, #8
 8011166:	607b      	str	r3, [r7, #4]
 8011168:	4603      	mov	r3, r0
 801116a:	73fb      	strb	r3, [r7, #15]
 801116c:	460b      	mov	r3, r1
 801116e:	81bb      	strh	r3, [r7, #12]
 8011170:	4613      	mov	r3, r2
 8011172:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8011174:	7bfb      	ldrb	r3, [r7, #15]
 8011176:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8011178:	8a7b      	ldrh	r3, [r7, #18]
 801117a:	3303      	adds	r3, #3
 801117c:	f023 0203 	bic.w	r2, r3, #3
 8011180:	89bb      	ldrh	r3, [r7, #12]
 8011182:	441a      	add	r2, r3
 8011184:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011186:	429a      	cmp	r2, r3
 8011188:	d901      	bls.n	801118e <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 801118a:	2300      	movs	r3, #0
 801118c:	e018      	b.n	80111c0 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 801118e:	6a3b      	ldr	r3, [r7, #32]
 8011190:	2b00      	cmp	r3, #0
 8011192:	d007      	beq.n	80111a4 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8011194:	8a7b      	ldrh	r3, [r7, #18]
 8011196:	3303      	adds	r3, #3
 8011198:	f023 0303 	bic.w	r3, r3, #3
 801119c:	6a3a      	ldr	r2, [r7, #32]
 801119e:	4413      	add	r3, r2
 80111a0:	617b      	str	r3, [r7, #20]
 80111a2:	e001      	b.n	80111a8 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 80111a4:	2300      	movs	r3, #0
 80111a6:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80111a8:	6878      	ldr	r0, [r7, #4]
 80111aa:	89b9      	ldrh	r1, [r7, #12]
 80111ac:	89ba      	ldrh	r2, [r7, #12]
 80111ae:	2302      	movs	r3, #2
 80111b0:	9301      	str	r3, [sp, #4]
 80111b2:	897b      	ldrh	r3, [r7, #10]
 80111b4:	9300      	str	r3, [sp, #0]
 80111b6:	460b      	mov	r3, r1
 80111b8:	6979      	ldr	r1, [r7, #20]
 80111ba:	f7ff fe7b 	bl	8010eb4 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80111be:	687b      	ldr	r3, [r7, #4]
}
 80111c0:	4618      	mov	r0, r3
 80111c2:	3718      	adds	r7, #24
 80111c4:	46bd      	mov	sp, r7
 80111c6:	bd80      	pop	{r7, pc}

080111c8 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80111c8:	b580      	push	{r7, lr}
 80111ca:	b084      	sub	sp, #16
 80111cc:	af00      	add	r7, sp, #0
 80111ce:	6078      	str	r0, [r7, #4]
 80111d0:	460b      	mov	r3, r1
 80111d2:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d106      	bne.n	80111e8 <pbuf_realloc+0x20>
 80111da:	4b39      	ldr	r3, [pc, #228]	; (80112c0 <pbuf_realloc+0xf8>)
 80111dc:	f44f 72cc 	mov.w	r2, #408	; 0x198
 80111e0:	4938      	ldr	r1, [pc, #224]	; (80112c4 <pbuf_realloc+0xfc>)
 80111e2:	4839      	ldr	r0, [pc, #228]	; (80112c8 <pbuf_realloc+0x100>)
 80111e4:	f00a f814 	bl	801b210 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	891b      	ldrh	r3, [r3, #8]
 80111ec:	887a      	ldrh	r2, [r7, #2]
 80111ee:	429a      	cmp	r2, r3
 80111f0:	d261      	bcs.n	80112b6 <pbuf_realloc+0xee>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	891a      	ldrh	r2, [r3, #8]
 80111f6:	887b      	ldrh	r3, [r7, #2]
 80111f8:	1ad3      	subs	r3, r2, r3
 80111fa:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80111fc:	887b      	ldrh	r3, [r7, #2]
 80111fe:	817b      	strh	r3, [r7, #10]
  q = p;
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8011204:	e018      	b.n	8011238 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8011206:	68fb      	ldr	r3, [r7, #12]
 8011208:	895b      	ldrh	r3, [r3, #10]
 801120a:	897a      	ldrh	r2, [r7, #10]
 801120c:	1ad3      	subs	r3, r2, r3
 801120e:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8011210:	68fb      	ldr	r3, [r7, #12]
 8011212:	891a      	ldrh	r2, [r3, #8]
 8011214:	893b      	ldrh	r3, [r7, #8]
 8011216:	1ad3      	subs	r3, r2, r3
 8011218:	b29a      	uxth	r2, r3
 801121a:	68fb      	ldr	r3, [r7, #12]
 801121c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 801121e:	68fb      	ldr	r3, [r7, #12]
 8011220:	681b      	ldr	r3, [r3, #0]
 8011222:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8011224:	68fb      	ldr	r3, [r7, #12]
 8011226:	2b00      	cmp	r3, #0
 8011228:	d106      	bne.n	8011238 <pbuf_realloc+0x70>
 801122a:	4b25      	ldr	r3, [pc, #148]	; (80112c0 <pbuf_realloc+0xf8>)
 801122c:	f240 12af 	movw	r2, #431	; 0x1af
 8011230:	4926      	ldr	r1, [pc, #152]	; (80112cc <pbuf_realloc+0x104>)
 8011232:	4825      	ldr	r0, [pc, #148]	; (80112c8 <pbuf_realloc+0x100>)
 8011234:	f009 ffec 	bl	801b210 <iprintf>
  while (rem_len > q->len) {
 8011238:	68fb      	ldr	r3, [r7, #12]
 801123a:	895b      	ldrh	r3, [r3, #10]
 801123c:	897a      	ldrh	r2, [r7, #10]
 801123e:	429a      	cmp	r2, r3
 8011240:	d8e1      	bhi.n	8011206 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8011242:	68fb      	ldr	r3, [r7, #12]
 8011244:	7b1b      	ldrb	r3, [r3, #12]
 8011246:	f003 030f 	and.w	r3, r3, #15
 801124a:	2b00      	cmp	r3, #0
 801124c:	d11f      	bne.n	801128e <pbuf_realloc+0xc6>
 801124e:	68fb      	ldr	r3, [r7, #12]
 8011250:	895b      	ldrh	r3, [r3, #10]
 8011252:	897a      	ldrh	r2, [r7, #10]
 8011254:	429a      	cmp	r2, r3
 8011256:	d01a      	beq.n	801128e <pbuf_realloc+0xc6>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8011258:	68fb      	ldr	r3, [r7, #12]
 801125a:	7b5b      	ldrb	r3, [r3, #13]
 801125c:	f003 0302 	and.w	r3, r3, #2
 8011260:	2b00      	cmp	r3, #0
 8011262:	d114      	bne.n	801128e <pbuf_realloc+0xc6>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	685a      	ldr	r2, [r3, #4]
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	1ad2      	subs	r2, r2, r3
 801126c:	897b      	ldrh	r3, [r7, #10]
 801126e:	4413      	add	r3, r2
 8011270:	4619      	mov	r1, r3
 8011272:	68f8      	ldr	r0, [r7, #12]
 8011274:	f7fe ffca 	bl	801020c <mem_trim>
 8011278:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	2b00      	cmp	r3, #0
 801127e:	d106      	bne.n	801128e <pbuf_realloc+0xc6>
 8011280:	4b0f      	ldr	r3, [pc, #60]	; (80112c0 <pbuf_realloc+0xf8>)
 8011282:	f240 12bd 	movw	r2, #445	; 0x1bd
 8011286:	4912      	ldr	r1, [pc, #72]	; (80112d0 <pbuf_realloc+0x108>)
 8011288:	480f      	ldr	r0, [pc, #60]	; (80112c8 <pbuf_realloc+0x100>)
 801128a:	f009 ffc1 	bl	801b210 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 801128e:	68fb      	ldr	r3, [r7, #12]
 8011290:	897a      	ldrh	r2, [r7, #10]
 8011292:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	895a      	ldrh	r2, [r3, #10]
 8011298:	68fb      	ldr	r3, [r7, #12]
 801129a:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 801129c:	68fb      	ldr	r3, [r7, #12]
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d004      	beq.n	80112ae <pbuf_realloc+0xe6>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80112a4:	68fb      	ldr	r3, [r7, #12]
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	4618      	mov	r0, r3
 80112aa:	f000 f911 	bl	80114d0 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80112ae:	68fb      	ldr	r3, [r7, #12]
 80112b0:	2200      	movs	r2, #0
 80112b2:	601a      	str	r2, [r3, #0]
 80112b4:	e000      	b.n	80112b8 <pbuf_realloc+0xf0>
    return;
 80112b6:	bf00      	nop

}
 80112b8:	3710      	adds	r7, #16
 80112ba:	46bd      	mov	sp, r7
 80112bc:	bd80      	pop	{r7, pc}
 80112be:	bf00      	nop
 80112c0:	0801e558 	.word	0x0801e558
 80112c4:	0801e670 	.word	0x0801e670
 80112c8:	0801e5b8 	.word	0x0801e5b8
 80112cc:	0801e688 	.word	0x0801e688
 80112d0:	0801e6a0 	.word	0x0801e6a0

080112d4 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80112d4:	b580      	push	{r7, lr}
 80112d6:	b086      	sub	sp, #24
 80112d8:	af00      	add	r7, sp, #0
 80112da:	60f8      	str	r0, [r7, #12]
 80112dc:	60b9      	str	r1, [r7, #8]
 80112de:	4613      	mov	r3, r2
 80112e0:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80112e2:	68fb      	ldr	r3, [r7, #12]
 80112e4:	2b00      	cmp	r3, #0
 80112e6:	d106      	bne.n	80112f6 <pbuf_add_header_impl+0x22>
 80112e8:	4b2b      	ldr	r3, [pc, #172]	; (8011398 <pbuf_add_header_impl+0xc4>)
 80112ea:	f240 12df 	movw	r2, #479	; 0x1df
 80112ee:	492b      	ldr	r1, [pc, #172]	; (801139c <pbuf_add_header_impl+0xc8>)
 80112f0:	482b      	ldr	r0, [pc, #172]	; (80113a0 <pbuf_add_header_impl+0xcc>)
 80112f2:	f009 ff8d 	bl	801b210 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	d003      	beq.n	8011304 <pbuf_add_header_impl+0x30>
 80112fc:	68bb      	ldr	r3, [r7, #8]
 80112fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011302:	d301      	bcc.n	8011308 <pbuf_add_header_impl+0x34>
    return 1;
 8011304:	2301      	movs	r3, #1
 8011306:	e043      	b.n	8011390 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8011308:	68bb      	ldr	r3, [r7, #8]
 801130a:	2b00      	cmp	r3, #0
 801130c:	d101      	bne.n	8011312 <pbuf_add_header_impl+0x3e>
    return 0;
 801130e:	2300      	movs	r3, #0
 8011310:	e03e      	b.n	8011390 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8011312:	68bb      	ldr	r3, [r7, #8]
 8011314:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8011316:	68fb      	ldr	r3, [r7, #12]
 8011318:	891a      	ldrh	r2, [r3, #8]
 801131a:	8a7b      	ldrh	r3, [r7, #18]
 801131c:	4413      	add	r3, r2
 801131e:	b29b      	uxth	r3, r3
 8011320:	8a7a      	ldrh	r2, [r7, #18]
 8011322:	429a      	cmp	r2, r3
 8011324:	d901      	bls.n	801132a <pbuf_add_header_impl+0x56>
    return 1;
 8011326:	2301      	movs	r3, #1
 8011328:	e032      	b.n	8011390 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 801132a:	68fb      	ldr	r3, [r7, #12]
 801132c:	7b1b      	ldrb	r3, [r3, #12]
 801132e:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8011330:	8a3b      	ldrh	r3, [r7, #16]
 8011332:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011336:	2b00      	cmp	r3, #0
 8011338:	d00c      	beq.n	8011354 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 801133a:	68fb      	ldr	r3, [r7, #12]
 801133c:	685a      	ldr	r2, [r3, #4]
 801133e:	68bb      	ldr	r3, [r7, #8]
 8011340:	425b      	negs	r3, r3
 8011342:	4413      	add	r3, r2
 8011344:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8011346:	68fb      	ldr	r3, [r7, #12]
 8011348:	3310      	adds	r3, #16
 801134a:	697a      	ldr	r2, [r7, #20]
 801134c:	429a      	cmp	r2, r3
 801134e:	d20d      	bcs.n	801136c <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8011350:	2301      	movs	r3, #1
 8011352:	e01d      	b.n	8011390 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8011354:	79fb      	ldrb	r3, [r7, #7]
 8011356:	2b00      	cmp	r3, #0
 8011358:	d006      	beq.n	8011368 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 801135a:	68fb      	ldr	r3, [r7, #12]
 801135c:	685a      	ldr	r2, [r3, #4]
 801135e:	68bb      	ldr	r3, [r7, #8]
 8011360:	425b      	negs	r3, r3
 8011362:	4413      	add	r3, r2
 8011364:	617b      	str	r3, [r7, #20]
 8011366:	e001      	b.n	801136c <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8011368:	2301      	movs	r3, #1
 801136a:	e011      	b.n	8011390 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 801136c:	68fb      	ldr	r3, [r7, #12]
 801136e:	697a      	ldr	r2, [r7, #20]
 8011370:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8011372:	68fb      	ldr	r3, [r7, #12]
 8011374:	895a      	ldrh	r2, [r3, #10]
 8011376:	8a7b      	ldrh	r3, [r7, #18]
 8011378:	4413      	add	r3, r2
 801137a:	b29a      	uxth	r2, r3
 801137c:	68fb      	ldr	r3, [r7, #12]
 801137e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	891a      	ldrh	r2, [r3, #8]
 8011384:	8a7b      	ldrh	r3, [r7, #18]
 8011386:	4413      	add	r3, r2
 8011388:	b29a      	uxth	r2, r3
 801138a:	68fb      	ldr	r3, [r7, #12]
 801138c:	811a      	strh	r2, [r3, #8]


  return 0;
 801138e:	2300      	movs	r3, #0
}
 8011390:	4618      	mov	r0, r3
 8011392:	3718      	adds	r7, #24
 8011394:	46bd      	mov	sp, r7
 8011396:	bd80      	pop	{r7, pc}
 8011398:	0801e558 	.word	0x0801e558
 801139c:	0801e6bc 	.word	0x0801e6bc
 80113a0:	0801e5b8 	.word	0x0801e5b8

080113a4 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80113a4:	b580      	push	{r7, lr}
 80113a6:	b082      	sub	sp, #8
 80113a8:	af00      	add	r7, sp, #0
 80113aa:	6078      	str	r0, [r7, #4]
 80113ac:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80113ae:	2200      	movs	r2, #0
 80113b0:	6839      	ldr	r1, [r7, #0]
 80113b2:	6878      	ldr	r0, [r7, #4]
 80113b4:	f7ff ff8e 	bl	80112d4 <pbuf_add_header_impl>
 80113b8:	4603      	mov	r3, r0
}
 80113ba:	4618      	mov	r0, r3
 80113bc:	3708      	adds	r7, #8
 80113be:	46bd      	mov	sp, r7
 80113c0:	bd80      	pop	{r7, pc}
	...

080113c4 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80113c4:	b580      	push	{r7, lr}
 80113c6:	b084      	sub	sp, #16
 80113c8:	af00      	add	r7, sp, #0
 80113ca:	6078      	str	r0, [r7, #4]
 80113cc:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d106      	bne.n	80113e2 <pbuf_remove_header+0x1e>
 80113d4:	4b20      	ldr	r3, [pc, #128]	; (8011458 <pbuf_remove_header+0x94>)
 80113d6:	f240 224b 	movw	r2, #587	; 0x24b
 80113da:	4920      	ldr	r1, [pc, #128]	; (801145c <pbuf_remove_header+0x98>)
 80113dc:	4820      	ldr	r0, [pc, #128]	; (8011460 <pbuf_remove_header+0x9c>)
 80113de:	f009 ff17 	bl	801b210 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	2b00      	cmp	r3, #0
 80113e6:	d003      	beq.n	80113f0 <pbuf_remove_header+0x2c>
 80113e8:	683b      	ldr	r3, [r7, #0]
 80113ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80113ee:	d301      	bcc.n	80113f4 <pbuf_remove_header+0x30>
    return 1;
 80113f0:	2301      	movs	r3, #1
 80113f2:	e02c      	b.n	801144e <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 80113f4:	683b      	ldr	r3, [r7, #0]
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d101      	bne.n	80113fe <pbuf_remove_header+0x3a>
    return 0;
 80113fa:	2300      	movs	r3, #0
 80113fc:	e027      	b.n	801144e <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80113fe:	683b      	ldr	r3, [r7, #0]
 8011400:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	895b      	ldrh	r3, [r3, #10]
 8011406:	89fa      	ldrh	r2, [r7, #14]
 8011408:	429a      	cmp	r2, r3
 801140a:	d908      	bls.n	801141e <pbuf_remove_header+0x5a>
 801140c:	4b12      	ldr	r3, [pc, #72]	; (8011458 <pbuf_remove_header+0x94>)
 801140e:	f240 2255 	movw	r2, #597	; 0x255
 8011412:	4914      	ldr	r1, [pc, #80]	; (8011464 <pbuf_remove_header+0xa0>)
 8011414:	4812      	ldr	r0, [pc, #72]	; (8011460 <pbuf_remove_header+0x9c>)
 8011416:	f009 fefb 	bl	801b210 <iprintf>
 801141a:	2301      	movs	r3, #1
 801141c:	e017      	b.n	801144e <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	685b      	ldr	r3, [r3, #4]
 8011422:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	685a      	ldr	r2, [r3, #4]
 8011428:	683b      	ldr	r3, [r7, #0]
 801142a:	441a      	add	r2, r3
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	895a      	ldrh	r2, [r3, #10]
 8011434:	89fb      	ldrh	r3, [r7, #14]
 8011436:	1ad3      	subs	r3, r2, r3
 8011438:	b29a      	uxth	r2, r3
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	891a      	ldrh	r2, [r3, #8]
 8011442:	89fb      	ldrh	r3, [r7, #14]
 8011444:	1ad3      	subs	r3, r2, r3
 8011446:	b29a      	uxth	r2, r3
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 801144c:	2300      	movs	r3, #0
}
 801144e:	4618      	mov	r0, r3
 8011450:	3710      	adds	r7, #16
 8011452:	46bd      	mov	sp, r7
 8011454:	bd80      	pop	{r7, pc}
 8011456:	bf00      	nop
 8011458:	0801e558 	.word	0x0801e558
 801145c:	0801e6bc 	.word	0x0801e6bc
 8011460:	0801e5b8 	.word	0x0801e5b8
 8011464:	0801e6c8 	.word	0x0801e6c8

08011468 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8011468:	b580      	push	{r7, lr}
 801146a:	b082      	sub	sp, #8
 801146c:	af00      	add	r7, sp, #0
 801146e:	6078      	str	r0, [r7, #4]
 8011470:	460b      	mov	r3, r1
 8011472:	807b      	strh	r3, [r7, #2]
 8011474:	4613      	mov	r3, r2
 8011476:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8011478:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801147c:	2b00      	cmp	r3, #0
 801147e:	da08      	bge.n	8011492 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8011480:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011484:	425b      	negs	r3, r3
 8011486:	4619      	mov	r1, r3
 8011488:	6878      	ldr	r0, [r7, #4]
 801148a:	f7ff ff9b 	bl	80113c4 <pbuf_remove_header>
 801148e:	4603      	mov	r3, r0
 8011490:	e007      	b.n	80114a2 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8011492:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011496:	787a      	ldrb	r2, [r7, #1]
 8011498:	4619      	mov	r1, r3
 801149a:	6878      	ldr	r0, [r7, #4]
 801149c:	f7ff ff1a 	bl	80112d4 <pbuf_add_header_impl>
 80114a0:	4603      	mov	r3, r0
  }
}
 80114a2:	4618      	mov	r0, r3
 80114a4:	3708      	adds	r7, #8
 80114a6:	46bd      	mov	sp, r7
 80114a8:	bd80      	pop	{r7, pc}

080114aa <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80114aa:	b580      	push	{r7, lr}
 80114ac:	b082      	sub	sp, #8
 80114ae:	af00      	add	r7, sp, #0
 80114b0:	6078      	str	r0, [r7, #4]
 80114b2:	460b      	mov	r3, r1
 80114b4:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80114b6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80114ba:	2201      	movs	r2, #1
 80114bc:	4619      	mov	r1, r3
 80114be:	6878      	ldr	r0, [r7, #4]
 80114c0:	f7ff ffd2 	bl	8011468 <pbuf_header_impl>
 80114c4:	4603      	mov	r3, r0
}
 80114c6:	4618      	mov	r0, r3
 80114c8:	3708      	adds	r7, #8
 80114ca:	46bd      	mov	sp, r7
 80114cc:	bd80      	pop	{r7, pc}
	...

080114d0 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80114d0:	b580      	push	{r7, lr}
 80114d2:	b086      	sub	sp, #24
 80114d4:	af00      	add	r7, sp, #0
 80114d6:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	2b00      	cmp	r3, #0
 80114dc:	d10b      	bne.n	80114f6 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80114de:	687b      	ldr	r3, [r7, #4]
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d106      	bne.n	80114f2 <pbuf_free+0x22>
 80114e4:	4b38      	ldr	r3, [pc, #224]	; (80115c8 <pbuf_free+0xf8>)
 80114e6:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 80114ea:	4938      	ldr	r1, [pc, #224]	; (80115cc <pbuf_free+0xfc>)
 80114ec:	4838      	ldr	r0, [pc, #224]	; (80115d0 <pbuf_free+0x100>)
 80114ee:	f009 fe8f 	bl	801b210 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80114f2:	2300      	movs	r3, #0
 80114f4:	e063      	b.n	80115be <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80114f6:	2300      	movs	r3, #0
 80114f8:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80114fa:	e05c      	b.n	80115b6 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	7b9b      	ldrb	r3, [r3, #14]
 8011500:	2b00      	cmp	r3, #0
 8011502:	d106      	bne.n	8011512 <pbuf_free+0x42>
 8011504:	4b30      	ldr	r3, [pc, #192]	; (80115c8 <pbuf_free+0xf8>)
 8011506:	f240 22f1 	movw	r2, #753	; 0x2f1
 801150a:	4932      	ldr	r1, [pc, #200]	; (80115d4 <pbuf_free+0x104>)
 801150c:	4830      	ldr	r0, [pc, #192]	; (80115d0 <pbuf_free+0x100>)
 801150e:	f009 fe7f 	bl	801b210 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	7b9b      	ldrb	r3, [r3, #14]
 8011516:	3b01      	subs	r3, #1
 8011518:	b2da      	uxtb	r2, r3
 801151a:	687b      	ldr	r3, [r7, #4]
 801151c:	739a      	strb	r2, [r3, #14]
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	7b9b      	ldrb	r3, [r3, #14]
 8011522:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8011524:	7dbb      	ldrb	r3, [r7, #22]
 8011526:	2b00      	cmp	r3, #0
 8011528:	d143      	bne.n	80115b2 <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	681b      	ldr	r3, [r3, #0]
 801152e:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	7b1b      	ldrb	r3, [r3, #12]
 8011534:	f003 030f 	and.w	r3, r3, #15
 8011538:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	7b5b      	ldrb	r3, [r3, #13]
 801153e:	f003 0302 	and.w	r3, r3, #2
 8011542:	2b00      	cmp	r3, #0
 8011544:	d011      	beq.n	801156a <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801154a:	68bb      	ldr	r3, [r7, #8]
 801154c:	691b      	ldr	r3, [r3, #16]
 801154e:	2b00      	cmp	r3, #0
 8011550:	d106      	bne.n	8011560 <pbuf_free+0x90>
 8011552:	4b1d      	ldr	r3, [pc, #116]	; (80115c8 <pbuf_free+0xf8>)
 8011554:	f240 22ff 	movw	r2, #767	; 0x2ff
 8011558:	491f      	ldr	r1, [pc, #124]	; (80115d8 <pbuf_free+0x108>)
 801155a:	481d      	ldr	r0, [pc, #116]	; (80115d0 <pbuf_free+0x100>)
 801155c:	f009 fe58 	bl	801b210 <iprintf>
        pc->custom_free_function(p);
 8011560:	68bb      	ldr	r3, [r7, #8]
 8011562:	691b      	ldr	r3, [r3, #16]
 8011564:	6878      	ldr	r0, [r7, #4]
 8011566:	4798      	blx	r3
 8011568:	e01d      	b.n	80115a6 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801156a:	7bfb      	ldrb	r3, [r7, #15]
 801156c:	2b02      	cmp	r3, #2
 801156e:	d104      	bne.n	801157a <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 8011570:	6879      	ldr	r1, [r7, #4]
 8011572:	2008      	movs	r0, #8
 8011574:	f7ff f936 	bl	80107e4 <memp_free>
 8011578:	e015      	b.n	80115a6 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 801157a:	7bfb      	ldrb	r3, [r7, #15]
 801157c:	2b01      	cmp	r3, #1
 801157e:	d104      	bne.n	801158a <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 8011580:	6879      	ldr	r1, [r7, #4]
 8011582:	2007      	movs	r0, #7
 8011584:	f7ff f92e 	bl	80107e4 <memp_free>
 8011588:	e00d      	b.n	80115a6 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 801158a:	7bfb      	ldrb	r3, [r7, #15]
 801158c:	2b00      	cmp	r3, #0
 801158e:	d103      	bne.n	8011598 <pbuf_free+0xc8>
          mem_free(p);
 8011590:	6878      	ldr	r0, [r7, #4]
 8011592:	f7fe fdd1 	bl	8010138 <mem_free>
 8011596:	e006      	b.n	80115a6 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8011598:	4b0b      	ldr	r3, [pc, #44]	; (80115c8 <pbuf_free+0xf8>)
 801159a:	f240 320f 	movw	r2, #783	; 0x30f
 801159e:	490f      	ldr	r1, [pc, #60]	; (80115dc <pbuf_free+0x10c>)
 80115a0:	480b      	ldr	r0, [pc, #44]	; (80115d0 <pbuf_free+0x100>)
 80115a2:	f009 fe35 	bl	801b210 <iprintf>
        }
      }
      count++;
 80115a6:	7dfb      	ldrb	r3, [r7, #23]
 80115a8:	3301      	adds	r3, #1
 80115aa:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 80115ac:	693b      	ldr	r3, [r7, #16]
 80115ae:	607b      	str	r3, [r7, #4]
 80115b0:	e001      	b.n	80115b6 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80115b2:	2300      	movs	r3, #0
 80115b4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	2b00      	cmp	r3, #0
 80115ba:	d19f      	bne.n	80114fc <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80115bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80115be:	4618      	mov	r0, r3
 80115c0:	3718      	adds	r7, #24
 80115c2:	46bd      	mov	sp, r7
 80115c4:	bd80      	pop	{r7, pc}
 80115c6:	bf00      	nop
 80115c8:	0801e558 	.word	0x0801e558
 80115cc:	0801e6bc 	.word	0x0801e6bc
 80115d0:	0801e5b8 	.word	0x0801e5b8
 80115d4:	0801e6e8 	.word	0x0801e6e8
 80115d8:	0801e700 	.word	0x0801e700
 80115dc:	0801e724 	.word	0x0801e724

080115e0 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80115e0:	b480      	push	{r7}
 80115e2:	b085      	sub	sp, #20
 80115e4:	af00      	add	r7, sp, #0
 80115e6:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 80115e8:	2300      	movs	r3, #0
 80115ea:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 80115ec:	e005      	b.n	80115fa <pbuf_clen+0x1a>
    ++len;
 80115ee:	89fb      	ldrh	r3, [r7, #14]
 80115f0:	3301      	adds	r3, #1
 80115f2:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	681b      	ldr	r3, [r3, #0]
 80115f8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d1f6      	bne.n	80115ee <pbuf_clen+0xe>
  }
  return len;
 8011600:	89fb      	ldrh	r3, [r7, #14]
}
 8011602:	4618      	mov	r0, r3
 8011604:	3714      	adds	r7, #20
 8011606:	46bd      	mov	sp, r7
 8011608:	f85d 7b04 	ldr.w	r7, [sp], #4
 801160c:	4770      	bx	lr
	...

08011610 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8011610:	b580      	push	{r7, lr}
 8011612:	b082      	sub	sp, #8
 8011614:	af00      	add	r7, sp, #0
 8011616:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	2b00      	cmp	r3, #0
 801161c:	d010      	beq.n	8011640 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	7b9b      	ldrb	r3, [r3, #14]
 8011622:	3301      	adds	r3, #1
 8011624:	b2da      	uxtb	r2, r3
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	7b9b      	ldrb	r3, [r3, #14]
 801162e:	2b00      	cmp	r3, #0
 8011630:	d106      	bne.n	8011640 <pbuf_ref+0x30>
 8011632:	4b05      	ldr	r3, [pc, #20]	; (8011648 <pbuf_ref+0x38>)
 8011634:	f240 3242 	movw	r2, #834	; 0x342
 8011638:	4904      	ldr	r1, [pc, #16]	; (801164c <pbuf_ref+0x3c>)
 801163a:	4805      	ldr	r0, [pc, #20]	; (8011650 <pbuf_ref+0x40>)
 801163c:	f009 fde8 	bl	801b210 <iprintf>
  }
}
 8011640:	bf00      	nop
 8011642:	3708      	adds	r7, #8
 8011644:	46bd      	mov	sp, r7
 8011646:	bd80      	pop	{r7, pc}
 8011648:	0801e558 	.word	0x0801e558
 801164c:	0801e738 	.word	0x0801e738
 8011650:	0801e5b8 	.word	0x0801e5b8

08011654 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8011654:	b580      	push	{r7, lr}
 8011656:	b084      	sub	sp, #16
 8011658:	af00      	add	r7, sp, #0
 801165a:	6078      	str	r0, [r7, #4]
 801165c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801165e:	687b      	ldr	r3, [r7, #4]
 8011660:	2b00      	cmp	r3, #0
 8011662:	d002      	beq.n	801166a <pbuf_cat+0x16>
 8011664:	683b      	ldr	r3, [r7, #0]
 8011666:	2b00      	cmp	r3, #0
 8011668:	d107      	bne.n	801167a <pbuf_cat+0x26>
 801166a:	4b20      	ldr	r3, [pc, #128]	; (80116ec <pbuf_cat+0x98>)
 801166c:	f240 3259 	movw	r2, #857	; 0x359
 8011670:	491f      	ldr	r1, [pc, #124]	; (80116f0 <pbuf_cat+0x9c>)
 8011672:	4820      	ldr	r0, [pc, #128]	; (80116f4 <pbuf_cat+0xa0>)
 8011674:	f009 fdcc 	bl	801b210 <iprintf>
 8011678:	e034      	b.n	80116e4 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	60fb      	str	r3, [r7, #12]
 801167e:	e00a      	b.n	8011696 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8011680:	68fb      	ldr	r3, [r7, #12]
 8011682:	891a      	ldrh	r2, [r3, #8]
 8011684:	683b      	ldr	r3, [r7, #0]
 8011686:	891b      	ldrh	r3, [r3, #8]
 8011688:	4413      	add	r3, r2
 801168a:	b29a      	uxth	r2, r3
 801168c:	68fb      	ldr	r3, [r7, #12]
 801168e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8011690:	68fb      	ldr	r3, [r7, #12]
 8011692:	681b      	ldr	r3, [r3, #0]
 8011694:	60fb      	str	r3, [r7, #12]
 8011696:	68fb      	ldr	r3, [r7, #12]
 8011698:	681b      	ldr	r3, [r3, #0]
 801169a:	2b00      	cmp	r3, #0
 801169c:	d1f0      	bne.n	8011680 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 801169e:	68fb      	ldr	r3, [r7, #12]
 80116a0:	891a      	ldrh	r2, [r3, #8]
 80116a2:	68fb      	ldr	r3, [r7, #12]
 80116a4:	895b      	ldrh	r3, [r3, #10]
 80116a6:	429a      	cmp	r2, r3
 80116a8:	d006      	beq.n	80116b8 <pbuf_cat+0x64>
 80116aa:	4b10      	ldr	r3, [pc, #64]	; (80116ec <pbuf_cat+0x98>)
 80116ac:	f240 3262 	movw	r2, #866	; 0x362
 80116b0:	4911      	ldr	r1, [pc, #68]	; (80116f8 <pbuf_cat+0xa4>)
 80116b2:	4810      	ldr	r0, [pc, #64]	; (80116f4 <pbuf_cat+0xa0>)
 80116b4:	f009 fdac 	bl	801b210 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80116b8:	68fb      	ldr	r3, [r7, #12]
 80116ba:	681b      	ldr	r3, [r3, #0]
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d006      	beq.n	80116ce <pbuf_cat+0x7a>
 80116c0:	4b0a      	ldr	r3, [pc, #40]	; (80116ec <pbuf_cat+0x98>)
 80116c2:	f240 3263 	movw	r2, #867	; 0x363
 80116c6:	490d      	ldr	r1, [pc, #52]	; (80116fc <pbuf_cat+0xa8>)
 80116c8:	480a      	ldr	r0, [pc, #40]	; (80116f4 <pbuf_cat+0xa0>)
 80116ca:	f009 fda1 	bl	801b210 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80116ce:	68fb      	ldr	r3, [r7, #12]
 80116d0:	891a      	ldrh	r2, [r3, #8]
 80116d2:	683b      	ldr	r3, [r7, #0]
 80116d4:	891b      	ldrh	r3, [r3, #8]
 80116d6:	4413      	add	r3, r2
 80116d8:	b29a      	uxth	r2, r3
 80116da:	68fb      	ldr	r3, [r7, #12]
 80116dc:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	683a      	ldr	r2, [r7, #0]
 80116e2:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80116e4:	3710      	adds	r7, #16
 80116e6:	46bd      	mov	sp, r7
 80116e8:	bd80      	pop	{r7, pc}
 80116ea:	bf00      	nop
 80116ec:	0801e558 	.word	0x0801e558
 80116f0:	0801e74c 	.word	0x0801e74c
 80116f4:	0801e5b8 	.word	0x0801e5b8
 80116f8:	0801e784 	.word	0x0801e784
 80116fc:	0801e7b4 	.word	0x0801e7b4

08011700 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8011700:	b580      	push	{r7, lr}
 8011702:	b086      	sub	sp, #24
 8011704:	af00      	add	r7, sp, #0
 8011706:	6078      	str	r0, [r7, #4]
 8011708:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 801170a:	2300      	movs	r3, #0
 801170c:	617b      	str	r3, [r7, #20]
 801170e:	2300      	movs	r3, #0
 8011710:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	2b00      	cmp	r3, #0
 8011716:	d008      	beq.n	801172a <pbuf_copy+0x2a>
 8011718:	683b      	ldr	r3, [r7, #0]
 801171a:	2b00      	cmp	r3, #0
 801171c:	d005      	beq.n	801172a <pbuf_copy+0x2a>
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	891a      	ldrh	r2, [r3, #8]
 8011722:	683b      	ldr	r3, [r7, #0]
 8011724:	891b      	ldrh	r3, [r3, #8]
 8011726:	429a      	cmp	r2, r3
 8011728:	d209      	bcs.n	801173e <pbuf_copy+0x3e>
 801172a:	4b57      	ldr	r3, [pc, #348]	; (8011888 <pbuf_copy+0x188>)
 801172c:	f240 32c9 	movw	r2, #969	; 0x3c9
 8011730:	4956      	ldr	r1, [pc, #344]	; (801188c <pbuf_copy+0x18c>)
 8011732:	4857      	ldr	r0, [pc, #348]	; (8011890 <pbuf_copy+0x190>)
 8011734:	f009 fd6c 	bl	801b210 <iprintf>
 8011738:	f06f 030f 	mvn.w	r3, #15
 801173c:	e09f      	b.n	801187e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	895b      	ldrh	r3, [r3, #10]
 8011742:	461a      	mov	r2, r3
 8011744:	697b      	ldr	r3, [r7, #20]
 8011746:	1ad2      	subs	r2, r2, r3
 8011748:	683b      	ldr	r3, [r7, #0]
 801174a:	895b      	ldrh	r3, [r3, #10]
 801174c:	4619      	mov	r1, r3
 801174e:	693b      	ldr	r3, [r7, #16]
 8011750:	1acb      	subs	r3, r1, r3
 8011752:	429a      	cmp	r2, r3
 8011754:	d306      	bcc.n	8011764 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8011756:	683b      	ldr	r3, [r7, #0]
 8011758:	895b      	ldrh	r3, [r3, #10]
 801175a:	461a      	mov	r2, r3
 801175c:	693b      	ldr	r3, [r7, #16]
 801175e:	1ad3      	subs	r3, r2, r3
 8011760:	60fb      	str	r3, [r7, #12]
 8011762:	e005      	b.n	8011770 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	895b      	ldrh	r3, [r3, #10]
 8011768:	461a      	mov	r2, r3
 801176a:	697b      	ldr	r3, [r7, #20]
 801176c:	1ad3      	subs	r3, r2, r3
 801176e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	685a      	ldr	r2, [r3, #4]
 8011774:	697b      	ldr	r3, [r7, #20]
 8011776:	18d0      	adds	r0, r2, r3
 8011778:	683b      	ldr	r3, [r7, #0]
 801177a:	685a      	ldr	r2, [r3, #4]
 801177c:	693b      	ldr	r3, [r7, #16]
 801177e:	4413      	add	r3, r2
 8011780:	68fa      	ldr	r2, [r7, #12]
 8011782:	4619      	mov	r1, r3
 8011784:	f009 ff25 	bl	801b5d2 <memcpy>
    offset_to += len;
 8011788:	697a      	ldr	r2, [r7, #20]
 801178a:	68fb      	ldr	r3, [r7, #12]
 801178c:	4413      	add	r3, r2
 801178e:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8011790:	693a      	ldr	r2, [r7, #16]
 8011792:	68fb      	ldr	r3, [r7, #12]
 8011794:	4413      	add	r3, r2
 8011796:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	895b      	ldrh	r3, [r3, #10]
 801179c:	461a      	mov	r2, r3
 801179e:	697b      	ldr	r3, [r7, #20]
 80117a0:	4293      	cmp	r3, r2
 80117a2:	d906      	bls.n	80117b2 <pbuf_copy+0xb2>
 80117a4:	4b38      	ldr	r3, [pc, #224]	; (8011888 <pbuf_copy+0x188>)
 80117a6:	f240 32d9 	movw	r2, #985	; 0x3d9
 80117aa:	493a      	ldr	r1, [pc, #232]	; (8011894 <pbuf_copy+0x194>)
 80117ac:	4838      	ldr	r0, [pc, #224]	; (8011890 <pbuf_copy+0x190>)
 80117ae:	f009 fd2f 	bl	801b210 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80117b2:	683b      	ldr	r3, [r7, #0]
 80117b4:	895b      	ldrh	r3, [r3, #10]
 80117b6:	461a      	mov	r2, r3
 80117b8:	693b      	ldr	r3, [r7, #16]
 80117ba:	4293      	cmp	r3, r2
 80117bc:	d906      	bls.n	80117cc <pbuf_copy+0xcc>
 80117be:	4b32      	ldr	r3, [pc, #200]	; (8011888 <pbuf_copy+0x188>)
 80117c0:	f240 32da 	movw	r2, #986	; 0x3da
 80117c4:	4934      	ldr	r1, [pc, #208]	; (8011898 <pbuf_copy+0x198>)
 80117c6:	4832      	ldr	r0, [pc, #200]	; (8011890 <pbuf_copy+0x190>)
 80117c8:	f009 fd22 	bl	801b210 <iprintf>
    if (offset_from >= p_from->len) {
 80117cc:	683b      	ldr	r3, [r7, #0]
 80117ce:	895b      	ldrh	r3, [r3, #10]
 80117d0:	461a      	mov	r2, r3
 80117d2:	693b      	ldr	r3, [r7, #16]
 80117d4:	4293      	cmp	r3, r2
 80117d6:	d304      	bcc.n	80117e2 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 80117d8:	2300      	movs	r3, #0
 80117da:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 80117dc:	683b      	ldr	r3, [r7, #0]
 80117de:	681b      	ldr	r3, [r3, #0]
 80117e0:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	895b      	ldrh	r3, [r3, #10]
 80117e6:	461a      	mov	r2, r3
 80117e8:	697b      	ldr	r3, [r7, #20]
 80117ea:	4293      	cmp	r3, r2
 80117ec:	d114      	bne.n	8011818 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 80117ee:	2300      	movs	r3, #0
 80117f0:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	d10c      	bne.n	8011818 <pbuf_copy+0x118>
 80117fe:	683b      	ldr	r3, [r7, #0]
 8011800:	2b00      	cmp	r3, #0
 8011802:	d009      	beq.n	8011818 <pbuf_copy+0x118>
 8011804:	4b20      	ldr	r3, [pc, #128]	; (8011888 <pbuf_copy+0x188>)
 8011806:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 801180a:	4924      	ldr	r1, [pc, #144]	; (801189c <pbuf_copy+0x19c>)
 801180c:	4820      	ldr	r0, [pc, #128]	; (8011890 <pbuf_copy+0x190>)
 801180e:	f009 fcff 	bl	801b210 <iprintf>
 8011812:	f06f 030f 	mvn.w	r3, #15
 8011816:	e032      	b.n	801187e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8011818:	683b      	ldr	r3, [r7, #0]
 801181a:	2b00      	cmp	r3, #0
 801181c:	d013      	beq.n	8011846 <pbuf_copy+0x146>
 801181e:	683b      	ldr	r3, [r7, #0]
 8011820:	895a      	ldrh	r2, [r3, #10]
 8011822:	683b      	ldr	r3, [r7, #0]
 8011824:	891b      	ldrh	r3, [r3, #8]
 8011826:	429a      	cmp	r2, r3
 8011828:	d10d      	bne.n	8011846 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801182a:	683b      	ldr	r3, [r7, #0]
 801182c:	681b      	ldr	r3, [r3, #0]
 801182e:	2b00      	cmp	r3, #0
 8011830:	d009      	beq.n	8011846 <pbuf_copy+0x146>
 8011832:	4b15      	ldr	r3, [pc, #84]	; (8011888 <pbuf_copy+0x188>)
 8011834:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8011838:	4919      	ldr	r1, [pc, #100]	; (80118a0 <pbuf_copy+0x1a0>)
 801183a:	4815      	ldr	r0, [pc, #84]	; (8011890 <pbuf_copy+0x190>)
 801183c:	f009 fce8 	bl	801b210 <iprintf>
 8011840:	f06f 0305 	mvn.w	r3, #5
 8011844:	e01b      	b.n	801187e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	2b00      	cmp	r3, #0
 801184a:	d013      	beq.n	8011874 <pbuf_copy+0x174>
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	895a      	ldrh	r2, [r3, #10]
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	891b      	ldrh	r3, [r3, #8]
 8011854:	429a      	cmp	r2, r3
 8011856:	d10d      	bne.n	8011874 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	2b00      	cmp	r3, #0
 801185e:	d009      	beq.n	8011874 <pbuf_copy+0x174>
 8011860:	4b09      	ldr	r3, [pc, #36]	; (8011888 <pbuf_copy+0x188>)
 8011862:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8011866:	490e      	ldr	r1, [pc, #56]	; (80118a0 <pbuf_copy+0x1a0>)
 8011868:	4809      	ldr	r0, [pc, #36]	; (8011890 <pbuf_copy+0x190>)
 801186a:	f009 fcd1 	bl	801b210 <iprintf>
 801186e:	f06f 0305 	mvn.w	r3, #5
 8011872:	e004      	b.n	801187e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8011874:	683b      	ldr	r3, [r7, #0]
 8011876:	2b00      	cmp	r3, #0
 8011878:	f47f af61 	bne.w	801173e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 801187c:	2300      	movs	r3, #0
}
 801187e:	4618      	mov	r0, r3
 8011880:	3718      	adds	r7, #24
 8011882:	46bd      	mov	sp, r7
 8011884:	bd80      	pop	{r7, pc}
 8011886:	bf00      	nop
 8011888:	0801e558 	.word	0x0801e558
 801188c:	0801e800 	.word	0x0801e800
 8011890:	0801e5b8 	.word	0x0801e5b8
 8011894:	0801e830 	.word	0x0801e830
 8011898:	0801e848 	.word	0x0801e848
 801189c:	0801e864 	.word	0x0801e864
 80118a0:	0801e874 	.word	0x0801e874

080118a4 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 80118a4:	b580      	push	{r7, lr}
 80118a6:	b088      	sub	sp, #32
 80118a8:	af00      	add	r7, sp, #0
 80118aa:	60f8      	str	r0, [r7, #12]
 80118ac:	60b9      	str	r1, [r7, #8]
 80118ae:	4611      	mov	r1, r2
 80118b0:	461a      	mov	r2, r3
 80118b2:	460b      	mov	r3, r1
 80118b4:	80fb      	strh	r3, [r7, #6]
 80118b6:	4613      	mov	r3, r2
 80118b8:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 80118ba:	2300      	movs	r3, #0
 80118bc:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 80118be:	2300      	movs	r3, #0
 80118c0:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 80118c2:	68fb      	ldr	r3, [r7, #12]
 80118c4:	2b00      	cmp	r3, #0
 80118c6:	d108      	bne.n	80118da <pbuf_copy_partial+0x36>
 80118c8:	4b2b      	ldr	r3, [pc, #172]	; (8011978 <pbuf_copy_partial+0xd4>)
 80118ca:	f240 420a 	movw	r2, #1034	; 0x40a
 80118ce:	492b      	ldr	r1, [pc, #172]	; (801197c <pbuf_copy_partial+0xd8>)
 80118d0:	482b      	ldr	r0, [pc, #172]	; (8011980 <pbuf_copy_partial+0xdc>)
 80118d2:	f009 fc9d 	bl	801b210 <iprintf>
 80118d6:	2300      	movs	r3, #0
 80118d8:	e04a      	b.n	8011970 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80118da:	68bb      	ldr	r3, [r7, #8]
 80118dc:	2b00      	cmp	r3, #0
 80118de:	d108      	bne.n	80118f2 <pbuf_copy_partial+0x4e>
 80118e0:	4b25      	ldr	r3, [pc, #148]	; (8011978 <pbuf_copy_partial+0xd4>)
 80118e2:	f240 420b 	movw	r2, #1035	; 0x40b
 80118e6:	4927      	ldr	r1, [pc, #156]	; (8011984 <pbuf_copy_partial+0xe0>)
 80118e8:	4825      	ldr	r0, [pc, #148]	; (8011980 <pbuf_copy_partial+0xdc>)
 80118ea:	f009 fc91 	bl	801b210 <iprintf>
 80118ee:	2300      	movs	r3, #0
 80118f0:	e03e      	b.n	8011970 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80118f2:	68fb      	ldr	r3, [r7, #12]
 80118f4:	61fb      	str	r3, [r7, #28]
 80118f6:	e034      	b.n	8011962 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 80118f8:	88bb      	ldrh	r3, [r7, #4]
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d00a      	beq.n	8011914 <pbuf_copy_partial+0x70>
 80118fe:	69fb      	ldr	r3, [r7, #28]
 8011900:	895b      	ldrh	r3, [r3, #10]
 8011902:	88ba      	ldrh	r2, [r7, #4]
 8011904:	429a      	cmp	r2, r3
 8011906:	d305      	bcc.n	8011914 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8011908:	69fb      	ldr	r3, [r7, #28]
 801190a:	895b      	ldrh	r3, [r3, #10]
 801190c:	88ba      	ldrh	r2, [r7, #4]
 801190e:	1ad3      	subs	r3, r2, r3
 8011910:	80bb      	strh	r3, [r7, #4]
 8011912:	e023      	b.n	801195c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8011914:	69fb      	ldr	r3, [r7, #28]
 8011916:	895a      	ldrh	r2, [r3, #10]
 8011918:	88bb      	ldrh	r3, [r7, #4]
 801191a:	1ad3      	subs	r3, r2, r3
 801191c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 801191e:	8b3a      	ldrh	r2, [r7, #24]
 8011920:	88fb      	ldrh	r3, [r7, #6]
 8011922:	429a      	cmp	r2, r3
 8011924:	d901      	bls.n	801192a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8011926:	88fb      	ldrh	r3, [r7, #6]
 8011928:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801192a:	8b7b      	ldrh	r3, [r7, #26]
 801192c:	68ba      	ldr	r2, [r7, #8]
 801192e:	18d0      	adds	r0, r2, r3
 8011930:	69fb      	ldr	r3, [r7, #28]
 8011932:	685a      	ldr	r2, [r3, #4]
 8011934:	88bb      	ldrh	r3, [r7, #4]
 8011936:	4413      	add	r3, r2
 8011938:	8b3a      	ldrh	r2, [r7, #24]
 801193a:	4619      	mov	r1, r3
 801193c:	f009 fe49 	bl	801b5d2 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8011940:	8afa      	ldrh	r2, [r7, #22]
 8011942:	8b3b      	ldrh	r3, [r7, #24]
 8011944:	4413      	add	r3, r2
 8011946:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8011948:	8b7a      	ldrh	r2, [r7, #26]
 801194a:	8b3b      	ldrh	r3, [r7, #24]
 801194c:	4413      	add	r3, r2
 801194e:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8011950:	88fa      	ldrh	r2, [r7, #6]
 8011952:	8b3b      	ldrh	r3, [r7, #24]
 8011954:	1ad3      	subs	r3, r2, r3
 8011956:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8011958:	2300      	movs	r3, #0
 801195a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801195c:	69fb      	ldr	r3, [r7, #28]
 801195e:	681b      	ldr	r3, [r3, #0]
 8011960:	61fb      	str	r3, [r7, #28]
 8011962:	88fb      	ldrh	r3, [r7, #6]
 8011964:	2b00      	cmp	r3, #0
 8011966:	d002      	beq.n	801196e <pbuf_copy_partial+0xca>
 8011968:	69fb      	ldr	r3, [r7, #28]
 801196a:	2b00      	cmp	r3, #0
 801196c:	d1c4      	bne.n	80118f8 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 801196e:	8afb      	ldrh	r3, [r7, #22]
}
 8011970:	4618      	mov	r0, r3
 8011972:	3720      	adds	r7, #32
 8011974:	46bd      	mov	sp, r7
 8011976:	bd80      	pop	{r7, pc}
 8011978:	0801e558 	.word	0x0801e558
 801197c:	0801e8a0 	.word	0x0801e8a0
 8011980:	0801e5b8 	.word	0x0801e5b8
 8011984:	0801e8c0 	.word	0x0801e8c0

08011988 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 8011988:	b580      	push	{r7, lr}
 801198a:	b088      	sub	sp, #32
 801198c:	af00      	add	r7, sp, #0
 801198e:	60f8      	str	r0, [r7, #12]
 8011990:	60b9      	str	r1, [r7, #8]
 8011992:	4613      	mov	r3, r2
 8011994:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 8011996:	88fb      	ldrh	r3, [r7, #6]
 8011998:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 801199a:	2300      	movs	r3, #0
 801199c:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 801199e:	68fb      	ldr	r3, [r7, #12]
 80119a0:	2b00      	cmp	r3, #0
 80119a2:	d109      	bne.n	80119b8 <pbuf_take+0x30>
 80119a4:	4b3a      	ldr	r3, [pc, #232]	; (8011a90 <pbuf_take+0x108>)
 80119a6:	f240 42b3 	movw	r2, #1203	; 0x4b3
 80119aa:	493a      	ldr	r1, [pc, #232]	; (8011a94 <pbuf_take+0x10c>)
 80119ac:	483a      	ldr	r0, [pc, #232]	; (8011a98 <pbuf_take+0x110>)
 80119ae:	f009 fc2f 	bl	801b210 <iprintf>
 80119b2:	f06f 030f 	mvn.w	r3, #15
 80119b6:	e067      	b.n	8011a88 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 80119b8:	68bb      	ldr	r3, [r7, #8]
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	d109      	bne.n	80119d2 <pbuf_take+0x4a>
 80119be:	4b34      	ldr	r3, [pc, #208]	; (8011a90 <pbuf_take+0x108>)
 80119c0:	f240 42b4 	movw	r2, #1204	; 0x4b4
 80119c4:	4935      	ldr	r1, [pc, #212]	; (8011a9c <pbuf_take+0x114>)
 80119c6:	4834      	ldr	r0, [pc, #208]	; (8011a98 <pbuf_take+0x110>)
 80119c8:	f009 fc22 	bl	801b210 <iprintf>
 80119cc:	f06f 030f 	mvn.w	r3, #15
 80119d0:	e05a      	b.n	8011a88 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 80119d2:	68fb      	ldr	r3, [r7, #12]
 80119d4:	891b      	ldrh	r3, [r3, #8]
 80119d6:	88fa      	ldrh	r2, [r7, #6]
 80119d8:	429a      	cmp	r2, r3
 80119da:	d909      	bls.n	80119f0 <pbuf_take+0x68>
 80119dc:	4b2c      	ldr	r3, [pc, #176]	; (8011a90 <pbuf_take+0x108>)
 80119de:	f240 42b5 	movw	r2, #1205	; 0x4b5
 80119e2:	492f      	ldr	r1, [pc, #188]	; (8011aa0 <pbuf_take+0x118>)
 80119e4:	482c      	ldr	r0, [pc, #176]	; (8011a98 <pbuf_take+0x110>)
 80119e6:	f009 fc13 	bl	801b210 <iprintf>
 80119ea:	f04f 33ff 	mov.w	r3, #4294967295
 80119ee:	e04b      	b.n	8011a88 <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 80119f0:	68fb      	ldr	r3, [r7, #12]
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d007      	beq.n	8011a06 <pbuf_take+0x7e>
 80119f6:	68bb      	ldr	r3, [r7, #8]
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d004      	beq.n	8011a06 <pbuf_take+0x7e>
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	891b      	ldrh	r3, [r3, #8]
 8011a00:	88fa      	ldrh	r2, [r7, #6]
 8011a02:	429a      	cmp	r2, r3
 8011a04:	d902      	bls.n	8011a0c <pbuf_take+0x84>
    return ERR_ARG;
 8011a06:	f06f 030f 	mvn.w	r3, #15
 8011a0a:	e03d      	b.n	8011a88 <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 8011a0c:	68fb      	ldr	r3, [r7, #12]
 8011a0e:	61fb      	str	r3, [r7, #28]
 8011a10:	e028      	b.n	8011a64 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 8011a12:	69fb      	ldr	r3, [r7, #28]
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	d106      	bne.n	8011a26 <pbuf_take+0x9e>
 8011a18:	4b1d      	ldr	r3, [pc, #116]	; (8011a90 <pbuf_take+0x108>)
 8011a1a:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8011a1e:	4921      	ldr	r1, [pc, #132]	; (8011aa4 <pbuf_take+0x11c>)
 8011a20:	481d      	ldr	r0, [pc, #116]	; (8011a98 <pbuf_take+0x110>)
 8011a22:	f009 fbf5 	bl	801b210 <iprintf>
    buf_copy_len = total_copy_len;
 8011a26:	697b      	ldr	r3, [r7, #20]
 8011a28:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 8011a2a:	69fb      	ldr	r3, [r7, #28]
 8011a2c:	895b      	ldrh	r3, [r3, #10]
 8011a2e:	461a      	mov	r2, r3
 8011a30:	69bb      	ldr	r3, [r7, #24]
 8011a32:	4293      	cmp	r3, r2
 8011a34:	d902      	bls.n	8011a3c <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 8011a36:	69fb      	ldr	r3, [r7, #28]
 8011a38:	895b      	ldrh	r3, [r3, #10]
 8011a3a:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8011a3c:	69fb      	ldr	r3, [r7, #28]
 8011a3e:	6858      	ldr	r0, [r3, #4]
 8011a40:	68ba      	ldr	r2, [r7, #8]
 8011a42:	693b      	ldr	r3, [r7, #16]
 8011a44:	4413      	add	r3, r2
 8011a46:	69ba      	ldr	r2, [r7, #24]
 8011a48:	4619      	mov	r1, r3
 8011a4a:	f009 fdc2 	bl	801b5d2 <memcpy>
    total_copy_len -= buf_copy_len;
 8011a4e:	697a      	ldr	r2, [r7, #20]
 8011a50:	69bb      	ldr	r3, [r7, #24]
 8011a52:	1ad3      	subs	r3, r2, r3
 8011a54:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 8011a56:	693a      	ldr	r2, [r7, #16]
 8011a58:	69bb      	ldr	r3, [r7, #24]
 8011a5a:	4413      	add	r3, r2
 8011a5c:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 8011a5e:	69fb      	ldr	r3, [r7, #28]
 8011a60:	681b      	ldr	r3, [r3, #0]
 8011a62:	61fb      	str	r3, [r7, #28]
 8011a64:	697b      	ldr	r3, [r7, #20]
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	d1d3      	bne.n	8011a12 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 8011a6a:	697b      	ldr	r3, [r7, #20]
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d103      	bne.n	8011a78 <pbuf_take+0xf0>
 8011a70:	88fb      	ldrh	r3, [r7, #6]
 8011a72:	693a      	ldr	r2, [r7, #16]
 8011a74:	429a      	cmp	r2, r3
 8011a76:	d006      	beq.n	8011a86 <pbuf_take+0xfe>
 8011a78:	4b05      	ldr	r3, [pc, #20]	; (8011a90 <pbuf_take+0x108>)
 8011a7a:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 8011a7e:	490a      	ldr	r1, [pc, #40]	; (8011aa8 <pbuf_take+0x120>)
 8011a80:	4805      	ldr	r0, [pc, #20]	; (8011a98 <pbuf_take+0x110>)
 8011a82:	f009 fbc5 	bl	801b210 <iprintf>
  return ERR_OK;
 8011a86:	2300      	movs	r3, #0
}
 8011a88:	4618      	mov	r0, r3
 8011a8a:	3720      	adds	r7, #32
 8011a8c:	46bd      	mov	sp, r7
 8011a8e:	bd80      	pop	{r7, pc}
 8011a90:	0801e558 	.word	0x0801e558
 8011a94:	0801e930 	.word	0x0801e930
 8011a98:	0801e5b8 	.word	0x0801e5b8
 8011a9c:	0801e948 	.word	0x0801e948
 8011aa0:	0801e964 	.word	0x0801e964
 8011aa4:	0801e984 	.word	0x0801e984
 8011aa8:	0801e99c 	.word	0x0801e99c

08011aac <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8011aac:	b580      	push	{r7, lr}
 8011aae:	b084      	sub	sp, #16
 8011ab0:	af00      	add	r7, sp, #0
 8011ab2:	4603      	mov	r3, r0
 8011ab4:	603a      	str	r2, [r7, #0]
 8011ab6:	71fb      	strb	r3, [r7, #7]
 8011ab8:	460b      	mov	r3, r1
 8011aba:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8011abc:	683b      	ldr	r3, [r7, #0]
 8011abe:	8919      	ldrh	r1, [r3, #8]
 8011ac0:	88ba      	ldrh	r2, [r7, #4]
 8011ac2:	79fb      	ldrb	r3, [r7, #7]
 8011ac4:	4618      	mov	r0, r3
 8011ac6:	f7ff fa1f 	bl	8010f08 <pbuf_alloc>
 8011aca:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	2b00      	cmp	r3, #0
 8011ad0:	d101      	bne.n	8011ad6 <pbuf_clone+0x2a>
    return NULL;
 8011ad2:	2300      	movs	r3, #0
 8011ad4:	e011      	b.n	8011afa <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8011ad6:	6839      	ldr	r1, [r7, #0]
 8011ad8:	68f8      	ldr	r0, [r7, #12]
 8011ada:	f7ff fe11 	bl	8011700 <pbuf_copy>
 8011ade:	4603      	mov	r3, r0
 8011ae0:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8011ae2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d006      	beq.n	8011af8 <pbuf_clone+0x4c>
 8011aea:	4b06      	ldr	r3, [pc, #24]	; (8011b04 <pbuf_clone+0x58>)
 8011aec:	f240 5224 	movw	r2, #1316	; 0x524
 8011af0:	4905      	ldr	r1, [pc, #20]	; (8011b08 <pbuf_clone+0x5c>)
 8011af2:	4806      	ldr	r0, [pc, #24]	; (8011b0c <pbuf_clone+0x60>)
 8011af4:	f009 fb8c 	bl	801b210 <iprintf>
  return q;
 8011af8:	68fb      	ldr	r3, [r7, #12]
}
 8011afa:	4618      	mov	r0, r3
 8011afc:	3710      	adds	r7, #16
 8011afe:	46bd      	mov	sp, r7
 8011b00:	bd80      	pop	{r7, pc}
 8011b02:	bf00      	nop
 8011b04:	0801e558 	.word	0x0801e558
 8011b08:	0801e9cc 	.word	0x0801e9cc
 8011b0c:	0801e5b8 	.word	0x0801e5b8

08011b10 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8011b10:	b580      	push	{r7, lr}
 8011b12:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8011b14:	f008 fe42 	bl	801a79c <rand>
 8011b18:	4603      	mov	r3, r0
 8011b1a:	b29b      	uxth	r3, r3
 8011b1c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8011b20:	b29b      	uxth	r3, r3
 8011b22:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8011b26:	b29a      	uxth	r2, r3
 8011b28:	4b01      	ldr	r3, [pc, #4]	; (8011b30 <tcp_init+0x20>)
 8011b2a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8011b2c:	bf00      	nop
 8011b2e:	bd80      	pop	{r7, pc}
 8011b30:	20000058 	.word	0x20000058

08011b34 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8011b34:	b580      	push	{r7, lr}
 8011b36:	b082      	sub	sp, #8
 8011b38:	af00      	add	r7, sp, #0
 8011b3a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	7d1b      	ldrb	r3, [r3, #20]
 8011b40:	2b01      	cmp	r3, #1
 8011b42:	d105      	bne.n	8011b50 <tcp_free+0x1c>
 8011b44:	4b06      	ldr	r3, [pc, #24]	; (8011b60 <tcp_free+0x2c>)
 8011b46:	22d4      	movs	r2, #212	; 0xd4
 8011b48:	4906      	ldr	r1, [pc, #24]	; (8011b64 <tcp_free+0x30>)
 8011b4a:	4807      	ldr	r0, [pc, #28]	; (8011b68 <tcp_free+0x34>)
 8011b4c:	f009 fb60 	bl	801b210 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8011b50:	6879      	ldr	r1, [r7, #4]
 8011b52:	2001      	movs	r0, #1
 8011b54:	f7fe fe46 	bl	80107e4 <memp_free>
}
 8011b58:	bf00      	nop
 8011b5a:	3708      	adds	r7, #8
 8011b5c:	46bd      	mov	sp, r7
 8011b5e:	bd80      	pop	{r7, pc}
 8011b60:	0801ea58 	.word	0x0801ea58
 8011b64:	0801ea88 	.word	0x0801ea88
 8011b68:	0801ea9c 	.word	0x0801ea9c

08011b6c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8011b6c:	b580      	push	{r7, lr}
 8011b6e:	b082      	sub	sp, #8
 8011b70:	af00      	add	r7, sp, #0
 8011b72:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	7d1b      	ldrb	r3, [r3, #20]
 8011b78:	2b01      	cmp	r3, #1
 8011b7a:	d105      	bne.n	8011b88 <tcp_free_listen+0x1c>
 8011b7c:	4b06      	ldr	r3, [pc, #24]	; (8011b98 <tcp_free_listen+0x2c>)
 8011b7e:	22df      	movs	r2, #223	; 0xdf
 8011b80:	4906      	ldr	r1, [pc, #24]	; (8011b9c <tcp_free_listen+0x30>)
 8011b82:	4807      	ldr	r0, [pc, #28]	; (8011ba0 <tcp_free_listen+0x34>)
 8011b84:	f009 fb44 	bl	801b210 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8011b88:	6879      	ldr	r1, [r7, #4]
 8011b8a:	2002      	movs	r0, #2
 8011b8c:	f7fe fe2a 	bl	80107e4 <memp_free>
}
 8011b90:	bf00      	nop
 8011b92:	3708      	adds	r7, #8
 8011b94:	46bd      	mov	sp, r7
 8011b96:	bd80      	pop	{r7, pc}
 8011b98:	0801ea58 	.word	0x0801ea58
 8011b9c:	0801eac4 	.word	0x0801eac4
 8011ba0:	0801ea9c 	.word	0x0801ea9c

08011ba4 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8011ba4:	b580      	push	{r7, lr}
 8011ba6:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8011ba8:	f001 f802 	bl	8012bb0 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8011bac:	4b07      	ldr	r3, [pc, #28]	; (8011bcc <tcp_tmr+0x28>)
 8011bae:	781b      	ldrb	r3, [r3, #0]
 8011bb0:	3301      	adds	r3, #1
 8011bb2:	b2da      	uxtb	r2, r3
 8011bb4:	4b05      	ldr	r3, [pc, #20]	; (8011bcc <tcp_tmr+0x28>)
 8011bb6:	701a      	strb	r2, [r3, #0]
 8011bb8:	4b04      	ldr	r3, [pc, #16]	; (8011bcc <tcp_tmr+0x28>)
 8011bba:	781b      	ldrb	r3, [r3, #0]
 8011bbc:	f003 0301 	and.w	r3, r3, #1
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	d001      	beq.n	8011bc8 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8011bc4:	f000 fcb4 	bl	8012530 <tcp_slowtmr>
  }
}
 8011bc8:	bf00      	nop
 8011bca:	bd80      	pop	{r7, pc}
 8011bcc:	200071b9 	.word	0x200071b9

08011bd0 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8011bd0:	b580      	push	{r7, lr}
 8011bd2:	b084      	sub	sp, #16
 8011bd4:	af00      	add	r7, sp, #0
 8011bd6:	6078      	str	r0, [r7, #4]
 8011bd8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8011bda:	683b      	ldr	r3, [r7, #0]
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	d105      	bne.n	8011bec <tcp_remove_listener+0x1c>
 8011be0:	4b0d      	ldr	r3, [pc, #52]	; (8011c18 <tcp_remove_listener+0x48>)
 8011be2:	22ff      	movs	r2, #255	; 0xff
 8011be4:	490d      	ldr	r1, [pc, #52]	; (8011c1c <tcp_remove_listener+0x4c>)
 8011be6:	480e      	ldr	r0, [pc, #56]	; (8011c20 <tcp_remove_listener+0x50>)
 8011be8:	f009 fb12 	bl	801b210 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	60fb      	str	r3, [r7, #12]
 8011bf0:	e00a      	b.n	8011c08 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8011bf2:	68fb      	ldr	r3, [r7, #12]
 8011bf4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011bf6:	683a      	ldr	r2, [r7, #0]
 8011bf8:	429a      	cmp	r2, r3
 8011bfa:	d102      	bne.n	8011c02 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8011bfc:	68fb      	ldr	r3, [r7, #12]
 8011bfe:	2200      	movs	r2, #0
 8011c00:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8011c02:	68fb      	ldr	r3, [r7, #12]
 8011c04:	68db      	ldr	r3, [r3, #12]
 8011c06:	60fb      	str	r3, [r7, #12]
 8011c08:	68fb      	ldr	r3, [r7, #12]
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d1f1      	bne.n	8011bf2 <tcp_remove_listener+0x22>
    }
  }
}
 8011c0e:	bf00      	nop
 8011c10:	bf00      	nop
 8011c12:	3710      	adds	r7, #16
 8011c14:	46bd      	mov	sp, r7
 8011c16:	bd80      	pop	{r7, pc}
 8011c18:	0801ea58 	.word	0x0801ea58
 8011c1c:	0801eae0 	.word	0x0801eae0
 8011c20:	0801ea9c 	.word	0x0801ea9c

08011c24 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8011c24:	b580      	push	{r7, lr}
 8011c26:	b084      	sub	sp, #16
 8011c28:	af00      	add	r7, sp, #0
 8011c2a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	d106      	bne.n	8011c40 <tcp_listen_closed+0x1c>
 8011c32:	4b14      	ldr	r3, [pc, #80]	; (8011c84 <tcp_listen_closed+0x60>)
 8011c34:	f240 1211 	movw	r2, #273	; 0x111
 8011c38:	4913      	ldr	r1, [pc, #76]	; (8011c88 <tcp_listen_closed+0x64>)
 8011c3a:	4814      	ldr	r0, [pc, #80]	; (8011c8c <tcp_listen_closed+0x68>)
 8011c3c:	f009 fae8 	bl	801b210 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	7d1b      	ldrb	r3, [r3, #20]
 8011c44:	2b01      	cmp	r3, #1
 8011c46:	d006      	beq.n	8011c56 <tcp_listen_closed+0x32>
 8011c48:	4b0e      	ldr	r3, [pc, #56]	; (8011c84 <tcp_listen_closed+0x60>)
 8011c4a:	f44f 7289 	mov.w	r2, #274	; 0x112
 8011c4e:	4910      	ldr	r1, [pc, #64]	; (8011c90 <tcp_listen_closed+0x6c>)
 8011c50:	480e      	ldr	r0, [pc, #56]	; (8011c8c <tcp_listen_closed+0x68>)
 8011c52:	f009 fadd 	bl	801b210 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8011c56:	2301      	movs	r3, #1
 8011c58:	60fb      	str	r3, [r7, #12]
 8011c5a:	e00b      	b.n	8011c74 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8011c5c:	4a0d      	ldr	r2, [pc, #52]	; (8011c94 <tcp_listen_closed+0x70>)
 8011c5e:	68fb      	ldr	r3, [r7, #12]
 8011c60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011c64:	681b      	ldr	r3, [r3, #0]
 8011c66:	6879      	ldr	r1, [r7, #4]
 8011c68:	4618      	mov	r0, r3
 8011c6a:	f7ff ffb1 	bl	8011bd0 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8011c6e:	68fb      	ldr	r3, [r7, #12]
 8011c70:	3301      	adds	r3, #1
 8011c72:	60fb      	str	r3, [r7, #12]
 8011c74:	68fb      	ldr	r3, [r7, #12]
 8011c76:	2b03      	cmp	r3, #3
 8011c78:	d9f0      	bls.n	8011c5c <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8011c7a:	bf00      	nop
 8011c7c:	bf00      	nop
 8011c7e:	3710      	adds	r7, #16
 8011c80:	46bd      	mov	sp, r7
 8011c82:	bd80      	pop	{r7, pc}
 8011c84:	0801ea58 	.word	0x0801ea58
 8011c88:	0801eb08 	.word	0x0801eb08
 8011c8c:	0801ea9c 	.word	0x0801ea9c
 8011c90:	0801eb14 	.word	0x0801eb14
 8011c94:	08020a7c 	.word	0x08020a7c

08011c98 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8011c98:	b5b0      	push	{r4, r5, r7, lr}
 8011c9a:	b088      	sub	sp, #32
 8011c9c:	af04      	add	r7, sp, #16
 8011c9e:	6078      	str	r0, [r7, #4]
 8011ca0:	460b      	mov	r3, r1
 8011ca2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8011ca4:	687b      	ldr	r3, [r7, #4]
 8011ca6:	2b00      	cmp	r3, #0
 8011ca8:	d106      	bne.n	8011cb8 <tcp_close_shutdown+0x20>
 8011caa:	4b63      	ldr	r3, [pc, #396]	; (8011e38 <tcp_close_shutdown+0x1a0>)
 8011cac:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8011cb0:	4962      	ldr	r1, [pc, #392]	; (8011e3c <tcp_close_shutdown+0x1a4>)
 8011cb2:	4863      	ldr	r0, [pc, #396]	; (8011e40 <tcp_close_shutdown+0x1a8>)
 8011cb4:	f009 faac 	bl	801b210 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8011cb8:	78fb      	ldrb	r3, [r7, #3]
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	d067      	beq.n	8011d8e <tcp_close_shutdown+0xf6>
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	7d1b      	ldrb	r3, [r3, #20]
 8011cc2:	2b04      	cmp	r3, #4
 8011cc4:	d003      	beq.n	8011cce <tcp_close_shutdown+0x36>
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	7d1b      	ldrb	r3, [r3, #20]
 8011cca:	2b07      	cmp	r3, #7
 8011ccc:	d15f      	bne.n	8011d8e <tcp_close_shutdown+0xf6>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d105      	bne.n	8011ce2 <tcp_close_shutdown+0x4a>
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011cda:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8011cde:	4293      	cmp	r3, r2
 8011ce0:	d055      	beq.n	8011d8e <tcp_close_shutdown+0xf6>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	8b5b      	ldrh	r3, [r3, #26]
 8011ce6:	f003 0310 	and.w	r3, r3, #16
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	d106      	bne.n	8011cfc <tcp_close_shutdown+0x64>
 8011cee:	4b52      	ldr	r3, [pc, #328]	; (8011e38 <tcp_close_shutdown+0x1a0>)
 8011cf0:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8011cf4:	4953      	ldr	r1, [pc, #332]	; (8011e44 <tcp_close_shutdown+0x1ac>)
 8011cf6:	4852      	ldr	r0, [pc, #328]	; (8011e40 <tcp_close_shutdown+0x1a8>)
 8011cf8:	f009 fa8a 	bl	801b210 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8011d04:	687d      	ldr	r5, [r7, #4]
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	3304      	adds	r3, #4
 8011d0a:	687a      	ldr	r2, [r7, #4]
 8011d0c:	8ad2      	ldrh	r2, [r2, #22]
 8011d0e:	6879      	ldr	r1, [r7, #4]
 8011d10:	8b09      	ldrh	r1, [r1, #24]
 8011d12:	9102      	str	r1, [sp, #8]
 8011d14:	9201      	str	r2, [sp, #4]
 8011d16:	9300      	str	r3, [sp, #0]
 8011d18:	462b      	mov	r3, r5
 8011d1a:	4622      	mov	r2, r4
 8011d1c:	4601      	mov	r1, r0
 8011d1e:	6878      	ldr	r0, [r7, #4]
 8011d20:	f005 fcfa 	bl	8017718 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8011d24:	6878      	ldr	r0, [r7, #4]
 8011d26:	f001 fad7 	bl	80132d8 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8011d2a:	4b47      	ldr	r3, [pc, #284]	; (8011e48 <tcp_close_shutdown+0x1b0>)
 8011d2c:	681b      	ldr	r3, [r3, #0]
 8011d2e:	687a      	ldr	r2, [r7, #4]
 8011d30:	429a      	cmp	r2, r3
 8011d32:	d105      	bne.n	8011d40 <tcp_close_shutdown+0xa8>
 8011d34:	4b44      	ldr	r3, [pc, #272]	; (8011e48 <tcp_close_shutdown+0x1b0>)
 8011d36:	681b      	ldr	r3, [r3, #0]
 8011d38:	68db      	ldr	r3, [r3, #12]
 8011d3a:	4a43      	ldr	r2, [pc, #268]	; (8011e48 <tcp_close_shutdown+0x1b0>)
 8011d3c:	6013      	str	r3, [r2, #0]
 8011d3e:	e013      	b.n	8011d68 <tcp_close_shutdown+0xd0>
 8011d40:	4b41      	ldr	r3, [pc, #260]	; (8011e48 <tcp_close_shutdown+0x1b0>)
 8011d42:	681b      	ldr	r3, [r3, #0]
 8011d44:	60fb      	str	r3, [r7, #12]
 8011d46:	e00c      	b.n	8011d62 <tcp_close_shutdown+0xca>
 8011d48:	68fb      	ldr	r3, [r7, #12]
 8011d4a:	68db      	ldr	r3, [r3, #12]
 8011d4c:	687a      	ldr	r2, [r7, #4]
 8011d4e:	429a      	cmp	r2, r3
 8011d50:	d104      	bne.n	8011d5c <tcp_close_shutdown+0xc4>
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	68da      	ldr	r2, [r3, #12]
 8011d56:	68fb      	ldr	r3, [r7, #12]
 8011d58:	60da      	str	r2, [r3, #12]
 8011d5a:	e005      	b.n	8011d68 <tcp_close_shutdown+0xd0>
 8011d5c:	68fb      	ldr	r3, [r7, #12]
 8011d5e:	68db      	ldr	r3, [r3, #12]
 8011d60:	60fb      	str	r3, [r7, #12]
 8011d62:	68fb      	ldr	r3, [r7, #12]
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	d1ef      	bne.n	8011d48 <tcp_close_shutdown+0xb0>
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	2200      	movs	r2, #0
 8011d6c:	60da      	str	r2, [r3, #12]
 8011d6e:	4b37      	ldr	r3, [pc, #220]	; (8011e4c <tcp_close_shutdown+0x1b4>)
 8011d70:	2201      	movs	r2, #1
 8011d72:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8011d74:	4b36      	ldr	r3, [pc, #216]	; (8011e50 <tcp_close_shutdown+0x1b8>)
 8011d76:	681b      	ldr	r3, [r3, #0]
 8011d78:	687a      	ldr	r2, [r7, #4]
 8011d7a:	429a      	cmp	r2, r3
 8011d7c:	d102      	bne.n	8011d84 <tcp_close_shutdown+0xec>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8011d7e:	f003 ff6f 	bl	8015c60 <tcp_trigger_input_pcb_close>
 8011d82:	e002      	b.n	8011d8a <tcp_close_shutdown+0xf2>
      } else {
        tcp_free(pcb);
 8011d84:	6878      	ldr	r0, [r7, #4]
 8011d86:	f7ff fed5 	bl	8011b34 <tcp_free>
      }
      return ERR_OK;
 8011d8a:	2300      	movs	r3, #0
 8011d8c:	e050      	b.n	8011e30 <tcp_close_shutdown+0x198>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	7d1b      	ldrb	r3, [r3, #20]
 8011d92:	2b02      	cmp	r3, #2
 8011d94:	d03b      	beq.n	8011e0e <tcp_close_shutdown+0x176>
 8011d96:	2b02      	cmp	r3, #2
 8011d98:	dc44      	bgt.n	8011e24 <tcp_close_shutdown+0x18c>
 8011d9a:	2b00      	cmp	r3, #0
 8011d9c:	d002      	beq.n	8011da4 <tcp_close_shutdown+0x10c>
 8011d9e:	2b01      	cmp	r3, #1
 8011da0:	d02a      	beq.n	8011df8 <tcp_close_shutdown+0x160>
 8011da2:	e03f      	b.n	8011e24 <tcp_close_shutdown+0x18c>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	8adb      	ldrh	r3, [r3, #22]
 8011da8:	2b00      	cmp	r3, #0
 8011daa:	d021      	beq.n	8011df0 <tcp_close_shutdown+0x158>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8011dac:	4b29      	ldr	r3, [pc, #164]	; (8011e54 <tcp_close_shutdown+0x1bc>)
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	687a      	ldr	r2, [r7, #4]
 8011db2:	429a      	cmp	r2, r3
 8011db4:	d105      	bne.n	8011dc2 <tcp_close_shutdown+0x12a>
 8011db6:	4b27      	ldr	r3, [pc, #156]	; (8011e54 <tcp_close_shutdown+0x1bc>)
 8011db8:	681b      	ldr	r3, [r3, #0]
 8011dba:	68db      	ldr	r3, [r3, #12]
 8011dbc:	4a25      	ldr	r2, [pc, #148]	; (8011e54 <tcp_close_shutdown+0x1bc>)
 8011dbe:	6013      	str	r3, [r2, #0]
 8011dc0:	e013      	b.n	8011dea <tcp_close_shutdown+0x152>
 8011dc2:	4b24      	ldr	r3, [pc, #144]	; (8011e54 <tcp_close_shutdown+0x1bc>)
 8011dc4:	681b      	ldr	r3, [r3, #0]
 8011dc6:	60bb      	str	r3, [r7, #8]
 8011dc8:	e00c      	b.n	8011de4 <tcp_close_shutdown+0x14c>
 8011dca:	68bb      	ldr	r3, [r7, #8]
 8011dcc:	68db      	ldr	r3, [r3, #12]
 8011dce:	687a      	ldr	r2, [r7, #4]
 8011dd0:	429a      	cmp	r2, r3
 8011dd2:	d104      	bne.n	8011dde <tcp_close_shutdown+0x146>
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	68da      	ldr	r2, [r3, #12]
 8011dd8:	68bb      	ldr	r3, [r7, #8]
 8011dda:	60da      	str	r2, [r3, #12]
 8011ddc:	e005      	b.n	8011dea <tcp_close_shutdown+0x152>
 8011dde:	68bb      	ldr	r3, [r7, #8]
 8011de0:	68db      	ldr	r3, [r3, #12]
 8011de2:	60bb      	str	r3, [r7, #8]
 8011de4:	68bb      	ldr	r3, [r7, #8]
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	d1ef      	bne.n	8011dca <tcp_close_shutdown+0x132>
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	2200      	movs	r2, #0
 8011dee:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8011df0:	6878      	ldr	r0, [r7, #4]
 8011df2:	f7ff fe9f 	bl	8011b34 <tcp_free>
      break;
 8011df6:	e01a      	b.n	8011e2e <tcp_close_shutdown+0x196>
    case LISTEN:
      tcp_listen_closed(pcb);
 8011df8:	6878      	ldr	r0, [r7, #4]
 8011dfa:	f7ff ff13 	bl	8011c24 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8011dfe:	6879      	ldr	r1, [r7, #4]
 8011e00:	4815      	ldr	r0, [pc, #84]	; (8011e58 <tcp_close_shutdown+0x1c0>)
 8011e02:	f001 fab9 	bl	8013378 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8011e06:	6878      	ldr	r0, [r7, #4]
 8011e08:	f7ff feb0 	bl	8011b6c <tcp_free_listen>
      break;
 8011e0c:	e00f      	b.n	8011e2e <tcp_close_shutdown+0x196>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8011e0e:	6879      	ldr	r1, [r7, #4]
 8011e10:	480d      	ldr	r0, [pc, #52]	; (8011e48 <tcp_close_shutdown+0x1b0>)
 8011e12:	f001 fab1 	bl	8013378 <tcp_pcb_remove>
 8011e16:	4b0d      	ldr	r3, [pc, #52]	; (8011e4c <tcp_close_shutdown+0x1b4>)
 8011e18:	2201      	movs	r2, #1
 8011e1a:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8011e1c:	6878      	ldr	r0, [r7, #4]
 8011e1e:	f7ff fe89 	bl	8011b34 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8011e22:	e004      	b.n	8011e2e <tcp_close_shutdown+0x196>
    default:
      return tcp_close_shutdown_fin(pcb);
 8011e24:	6878      	ldr	r0, [r7, #4]
 8011e26:	f000 f819 	bl	8011e5c <tcp_close_shutdown_fin>
 8011e2a:	4603      	mov	r3, r0
 8011e2c:	e000      	b.n	8011e30 <tcp_close_shutdown+0x198>
  }
  return ERR_OK;
 8011e2e:	2300      	movs	r3, #0
}
 8011e30:	4618      	mov	r0, r3
 8011e32:	3710      	adds	r7, #16
 8011e34:	46bd      	mov	sp, r7
 8011e36:	bdb0      	pop	{r4, r5, r7, pc}
 8011e38:	0801ea58 	.word	0x0801ea58
 8011e3c:	0801eb2c 	.word	0x0801eb2c
 8011e40:	0801ea9c 	.word	0x0801ea9c
 8011e44:	0801eb4c 	.word	0x0801eb4c
 8011e48:	200071b0 	.word	0x200071b0
 8011e4c:	200071b8 	.word	0x200071b8
 8011e50:	200071f0 	.word	0x200071f0
 8011e54:	200071a8 	.word	0x200071a8
 8011e58:	200071ac 	.word	0x200071ac

08011e5c <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8011e5c:	b580      	push	{r7, lr}
 8011e5e:	b084      	sub	sp, #16
 8011e60:	af00      	add	r7, sp, #0
 8011e62:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d106      	bne.n	8011e78 <tcp_close_shutdown_fin+0x1c>
 8011e6a:	4b2e      	ldr	r3, [pc, #184]	; (8011f24 <tcp_close_shutdown_fin+0xc8>)
 8011e6c:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8011e70:	492d      	ldr	r1, [pc, #180]	; (8011f28 <tcp_close_shutdown_fin+0xcc>)
 8011e72:	482e      	ldr	r0, [pc, #184]	; (8011f2c <tcp_close_shutdown_fin+0xd0>)
 8011e74:	f009 f9cc 	bl	801b210 <iprintf>

  switch (pcb->state) {
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	7d1b      	ldrb	r3, [r3, #20]
 8011e7c:	2b07      	cmp	r3, #7
 8011e7e:	d020      	beq.n	8011ec2 <tcp_close_shutdown_fin+0x66>
 8011e80:	2b07      	cmp	r3, #7
 8011e82:	dc2b      	bgt.n	8011edc <tcp_close_shutdown_fin+0x80>
 8011e84:	2b03      	cmp	r3, #3
 8011e86:	d002      	beq.n	8011e8e <tcp_close_shutdown_fin+0x32>
 8011e88:	2b04      	cmp	r3, #4
 8011e8a:	d00d      	beq.n	8011ea8 <tcp_close_shutdown_fin+0x4c>
 8011e8c:	e026      	b.n	8011edc <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8011e8e:	6878      	ldr	r0, [r7, #4]
 8011e90:	f004 fd50 	bl	8016934 <tcp_send_fin>
 8011e94:	4603      	mov	r3, r0
 8011e96:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011e98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011e9c:	2b00      	cmp	r3, #0
 8011e9e:	d11f      	bne.n	8011ee0 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8011ea0:	687b      	ldr	r3, [r7, #4]
 8011ea2:	2205      	movs	r2, #5
 8011ea4:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011ea6:	e01b      	b.n	8011ee0 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8011ea8:	6878      	ldr	r0, [r7, #4]
 8011eaa:	f004 fd43 	bl	8016934 <tcp_send_fin>
 8011eae:	4603      	mov	r3, r0
 8011eb0:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011eb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d114      	bne.n	8011ee4 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8011eba:	687b      	ldr	r3, [r7, #4]
 8011ebc:	2205      	movs	r2, #5
 8011ebe:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011ec0:	e010      	b.n	8011ee4 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8011ec2:	6878      	ldr	r0, [r7, #4]
 8011ec4:	f004 fd36 	bl	8016934 <tcp_send_fin>
 8011ec8:	4603      	mov	r3, r0
 8011eca:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011ecc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011ed0:	2b00      	cmp	r3, #0
 8011ed2:	d109      	bne.n	8011ee8 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	2209      	movs	r2, #9
 8011ed8:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011eda:	e005      	b.n	8011ee8 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8011edc:	2300      	movs	r3, #0
 8011ede:	e01c      	b.n	8011f1a <tcp_close_shutdown_fin+0xbe>
      break;
 8011ee0:	bf00      	nop
 8011ee2:	e002      	b.n	8011eea <tcp_close_shutdown_fin+0x8e>
      break;
 8011ee4:	bf00      	nop
 8011ee6:	e000      	b.n	8011eea <tcp_close_shutdown_fin+0x8e>
      break;
 8011ee8:	bf00      	nop
  }

  if (err == ERR_OK) {
 8011eea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d103      	bne.n	8011efa <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8011ef2:	6878      	ldr	r0, [r7, #4]
 8011ef4:	f004 fe5c 	bl	8016bb0 <tcp_output>
 8011ef8:	e00d      	b.n	8011f16 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8011efa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f02:	d108      	bne.n	8011f16 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	8b5b      	ldrh	r3, [r3, #26]
 8011f08:	f043 0308 	orr.w	r3, r3, #8
 8011f0c:	b29a      	uxth	r2, r3
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8011f12:	2300      	movs	r3, #0
 8011f14:	e001      	b.n	8011f1a <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8011f16:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011f1a:	4618      	mov	r0, r3
 8011f1c:	3710      	adds	r7, #16
 8011f1e:	46bd      	mov	sp, r7
 8011f20:	bd80      	pop	{r7, pc}
 8011f22:	bf00      	nop
 8011f24:	0801ea58 	.word	0x0801ea58
 8011f28:	0801eb08 	.word	0x0801eb08
 8011f2c:	0801ea9c 	.word	0x0801ea9c

08011f30 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8011f30:	b580      	push	{r7, lr}
 8011f32:	b082      	sub	sp, #8
 8011f34:	af00      	add	r7, sp, #0
 8011f36:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	2b00      	cmp	r3, #0
 8011f3c:	d109      	bne.n	8011f52 <tcp_close+0x22>
 8011f3e:	4b0f      	ldr	r3, [pc, #60]	; (8011f7c <tcp_close+0x4c>)
 8011f40:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8011f44:	490e      	ldr	r1, [pc, #56]	; (8011f80 <tcp_close+0x50>)
 8011f46:	480f      	ldr	r0, [pc, #60]	; (8011f84 <tcp_close+0x54>)
 8011f48:	f009 f962 	bl	801b210 <iprintf>
 8011f4c:	f06f 030f 	mvn.w	r3, #15
 8011f50:	e00f      	b.n	8011f72 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	7d1b      	ldrb	r3, [r3, #20]
 8011f56:	2b01      	cmp	r3, #1
 8011f58:	d006      	beq.n	8011f68 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8011f5a:	687b      	ldr	r3, [r7, #4]
 8011f5c:	8b5b      	ldrh	r3, [r3, #26]
 8011f5e:	f043 0310 	orr.w	r3, r3, #16
 8011f62:	b29a      	uxth	r2, r3
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8011f68:	2101      	movs	r1, #1
 8011f6a:	6878      	ldr	r0, [r7, #4]
 8011f6c:	f7ff fe94 	bl	8011c98 <tcp_close_shutdown>
 8011f70:	4603      	mov	r3, r0
}
 8011f72:	4618      	mov	r0, r3
 8011f74:	3708      	adds	r7, #8
 8011f76:	46bd      	mov	sp, r7
 8011f78:	bd80      	pop	{r7, pc}
 8011f7a:	bf00      	nop
 8011f7c:	0801ea58 	.word	0x0801ea58
 8011f80:	0801eb68 	.word	0x0801eb68
 8011f84:	0801ea9c 	.word	0x0801ea9c

08011f88 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8011f88:	b580      	push	{r7, lr}
 8011f8a:	b08e      	sub	sp, #56	; 0x38
 8011f8c:	af04      	add	r7, sp, #16
 8011f8e:	6078      	str	r0, [r7, #4]
 8011f90:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	2b00      	cmp	r3, #0
 8011f96:	d107      	bne.n	8011fa8 <tcp_abandon+0x20>
 8011f98:	4b52      	ldr	r3, [pc, #328]	; (80120e4 <tcp_abandon+0x15c>)
 8011f9a:	f240 223d 	movw	r2, #573	; 0x23d
 8011f9e:	4952      	ldr	r1, [pc, #328]	; (80120e8 <tcp_abandon+0x160>)
 8011fa0:	4852      	ldr	r0, [pc, #328]	; (80120ec <tcp_abandon+0x164>)
 8011fa2:	f009 f935 	bl	801b210 <iprintf>
 8011fa6:	e099      	b.n	80120dc <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	7d1b      	ldrb	r3, [r3, #20]
 8011fac:	2b01      	cmp	r3, #1
 8011fae:	d106      	bne.n	8011fbe <tcp_abandon+0x36>
 8011fb0:	4b4c      	ldr	r3, [pc, #304]	; (80120e4 <tcp_abandon+0x15c>)
 8011fb2:	f44f 7210 	mov.w	r2, #576	; 0x240
 8011fb6:	494e      	ldr	r1, [pc, #312]	; (80120f0 <tcp_abandon+0x168>)
 8011fb8:	484c      	ldr	r0, [pc, #304]	; (80120ec <tcp_abandon+0x164>)
 8011fba:	f009 f929 	bl	801b210 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	7d1b      	ldrb	r3, [r3, #20]
 8011fc2:	2b0a      	cmp	r3, #10
 8011fc4:	d107      	bne.n	8011fd6 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8011fc6:	6879      	ldr	r1, [r7, #4]
 8011fc8:	484a      	ldr	r0, [pc, #296]	; (80120f4 <tcp_abandon+0x16c>)
 8011fca:	f001 f9d5 	bl	8013378 <tcp_pcb_remove>
    tcp_free(pcb);
 8011fce:	6878      	ldr	r0, [r7, #4]
 8011fd0:	f7ff fdb0 	bl	8011b34 <tcp_free>
 8011fd4:	e082      	b.n	80120dc <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8011fd6:	2300      	movs	r3, #0
 8011fd8:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8011fda:	2300      	movs	r3, #0
 8011fdc:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011fe2:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011fe8:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011ff0:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	691b      	ldr	r3, [r3, #16]
 8011ff6:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8011ff8:	687b      	ldr	r3, [r7, #4]
 8011ffa:	7d1b      	ldrb	r3, [r3, #20]
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d126      	bne.n	801204e <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8012000:	687b      	ldr	r3, [r7, #4]
 8012002:	8adb      	ldrh	r3, [r3, #22]
 8012004:	2b00      	cmp	r3, #0
 8012006:	d02e      	beq.n	8012066 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8012008:	4b3b      	ldr	r3, [pc, #236]	; (80120f8 <tcp_abandon+0x170>)
 801200a:	681b      	ldr	r3, [r3, #0]
 801200c:	687a      	ldr	r2, [r7, #4]
 801200e:	429a      	cmp	r2, r3
 8012010:	d105      	bne.n	801201e <tcp_abandon+0x96>
 8012012:	4b39      	ldr	r3, [pc, #228]	; (80120f8 <tcp_abandon+0x170>)
 8012014:	681b      	ldr	r3, [r3, #0]
 8012016:	68db      	ldr	r3, [r3, #12]
 8012018:	4a37      	ldr	r2, [pc, #220]	; (80120f8 <tcp_abandon+0x170>)
 801201a:	6013      	str	r3, [r2, #0]
 801201c:	e013      	b.n	8012046 <tcp_abandon+0xbe>
 801201e:	4b36      	ldr	r3, [pc, #216]	; (80120f8 <tcp_abandon+0x170>)
 8012020:	681b      	ldr	r3, [r3, #0]
 8012022:	61fb      	str	r3, [r7, #28]
 8012024:	e00c      	b.n	8012040 <tcp_abandon+0xb8>
 8012026:	69fb      	ldr	r3, [r7, #28]
 8012028:	68db      	ldr	r3, [r3, #12]
 801202a:	687a      	ldr	r2, [r7, #4]
 801202c:	429a      	cmp	r2, r3
 801202e:	d104      	bne.n	801203a <tcp_abandon+0xb2>
 8012030:	687b      	ldr	r3, [r7, #4]
 8012032:	68da      	ldr	r2, [r3, #12]
 8012034:	69fb      	ldr	r3, [r7, #28]
 8012036:	60da      	str	r2, [r3, #12]
 8012038:	e005      	b.n	8012046 <tcp_abandon+0xbe>
 801203a:	69fb      	ldr	r3, [r7, #28]
 801203c:	68db      	ldr	r3, [r3, #12]
 801203e:	61fb      	str	r3, [r7, #28]
 8012040:	69fb      	ldr	r3, [r7, #28]
 8012042:	2b00      	cmp	r3, #0
 8012044:	d1ef      	bne.n	8012026 <tcp_abandon+0x9e>
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	2200      	movs	r2, #0
 801204a:	60da      	str	r2, [r3, #12]
 801204c:	e00b      	b.n	8012066 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 801204e:	683b      	ldr	r3, [r7, #0]
 8012050:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	8adb      	ldrh	r3, [r3, #22]
 8012056:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8012058:	6879      	ldr	r1, [r7, #4]
 801205a:	4828      	ldr	r0, [pc, #160]	; (80120fc <tcp_abandon+0x174>)
 801205c:	f001 f98c 	bl	8013378 <tcp_pcb_remove>
 8012060:	4b27      	ldr	r3, [pc, #156]	; (8012100 <tcp_abandon+0x178>)
 8012062:	2201      	movs	r2, #1
 8012064:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801206a:	2b00      	cmp	r3, #0
 801206c:	d004      	beq.n	8012078 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012072:	4618      	mov	r0, r3
 8012074:	f000 fe7e 	bl	8012d74 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801207c:	2b00      	cmp	r3, #0
 801207e:	d004      	beq.n	801208a <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012084:	4618      	mov	r0, r3
 8012086:	f000 fe75 	bl	8012d74 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801208e:	2b00      	cmp	r3, #0
 8012090:	d004      	beq.n	801209c <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012096:	4618      	mov	r0, r3
 8012098:	f000 fe6c 	bl	8012d74 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 801209c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801209e:	2b00      	cmp	r3, #0
 80120a0:	d00e      	beq.n	80120c0 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80120a2:	6879      	ldr	r1, [r7, #4]
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	3304      	adds	r3, #4
 80120a8:	687a      	ldr	r2, [r7, #4]
 80120aa:	8b12      	ldrh	r2, [r2, #24]
 80120ac:	9202      	str	r2, [sp, #8]
 80120ae:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80120b0:	9201      	str	r2, [sp, #4]
 80120b2:	9300      	str	r3, [sp, #0]
 80120b4:	460b      	mov	r3, r1
 80120b6:	697a      	ldr	r2, [r7, #20]
 80120b8:	69b9      	ldr	r1, [r7, #24]
 80120ba:	6878      	ldr	r0, [r7, #4]
 80120bc:	f005 fb2c 	bl	8017718 <tcp_rst>
    }
    last_state = pcb->state;
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	7d1b      	ldrb	r3, [r3, #20]
 80120c4:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 80120c6:	6878      	ldr	r0, [r7, #4]
 80120c8:	f7ff fd34 	bl	8011b34 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 80120cc:	693b      	ldr	r3, [r7, #16]
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d004      	beq.n	80120dc <tcp_abandon+0x154>
 80120d2:	693b      	ldr	r3, [r7, #16]
 80120d4:	f06f 010c 	mvn.w	r1, #12
 80120d8:	68f8      	ldr	r0, [r7, #12]
 80120da:	4798      	blx	r3
  }
}
 80120dc:	3728      	adds	r7, #40	; 0x28
 80120de:	46bd      	mov	sp, r7
 80120e0:	bd80      	pop	{r7, pc}
 80120e2:	bf00      	nop
 80120e4:	0801ea58 	.word	0x0801ea58
 80120e8:	0801eb9c 	.word	0x0801eb9c
 80120ec:	0801ea9c 	.word	0x0801ea9c
 80120f0:	0801ebb8 	.word	0x0801ebb8
 80120f4:	200071b4 	.word	0x200071b4
 80120f8:	200071a8 	.word	0x200071a8
 80120fc:	200071b0 	.word	0x200071b0
 8012100:	200071b8 	.word	0x200071b8

08012104 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8012104:	b580      	push	{r7, lr}
 8012106:	b082      	sub	sp, #8
 8012108:	af00      	add	r7, sp, #0
 801210a:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 801210c:	2101      	movs	r1, #1
 801210e:	6878      	ldr	r0, [r7, #4]
 8012110:	f7ff ff3a 	bl	8011f88 <tcp_abandon>
}
 8012114:	bf00      	nop
 8012116:	3708      	adds	r7, #8
 8012118:	46bd      	mov	sp, r7
 801211a:	bd80      	pop	{r7, pc}

0801211c <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 801211c:	b580      	push	{r7, lr}
 801211e:	b084      	sub	sp, #16
 8012120:	af00      	add	r7, sp, #0
 8012122:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	2b00      	cmp	r3, #0
 8012128:	d106      	bne.n	8012138 <tcp_update_rcv_ann_wnd+0x1c>
 801212a:	4b25      	ldr	r3, [pc, #148]	; (80121c0 <tcp_update_rcv_ann_wnd+0xa4>)
 801212c:	f240 32a6 	movw	r2, #934	; 0x3a6
 8012130:	4924      	ldr	r1, [pc, #144]	; (80121c4 <tcp_update_rcv_ann_wnd+0xa8>)
 8012132:	4825      	ldr	r0, [pc, #148]	; (80121c8 <tcp_update_rcv_ann_wnd+0xac>)
 8012134:	f009 f86c 	bl	801b210 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801213c:	687a      	ldr	r2, [r7, #4]
 801213e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8012140:	4413      	add	r3, r2
 8012142:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012148:	687a      	ldr	r2, [r7, #4]
 801214a:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 801214c:	f640 3168 	movw	r1, #2920	; 0xb68
 8012150:	428a      	cmp	r2, r1
 8012152:	bf28      	it	cs
 8012154:	460a      	movcs	r2, r1
 8012156:	b292      	uxth	r2, r2
 8012158:	4413      	add	r3, r2
 801215a:	68fa      	ldr	r2, [r7, #12]
 801215c:	1ad3      	subs	r3, r2, r3
 801215e:	2b00      	cmp	r3, #0
 8012160:	db08      	blt.n	8012174 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8012162:	687b      	ldr	r3, [r7, #4]
 8012164:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801216e:	68fa      	ldr	r2, [r7, #12]
 8012170:	1ad3      	subs	r3, r2, r3
 8012172:	e020      	b.n	80121b6 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801217c:	1ad3      	subs	r3, r2, r3
 801217e:	2b00      	cmp	r3, #0
 8012180:	dd03      	ble.n	801218a <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	2200      	movs	r2, #0
 8012186:	855a      	strh	r2, [r3, #42]	; 0x2a
 8012188:	e014      	b.n	80121b4 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801218e:	687b      	ldr	r3, [r7, #4]
 8012190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012192:	1ad3      	subs	r3, r2, r3
 8012194:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8012196:	68bb      	ldr	r3, [r7, #8]
 8012198:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801219c:	d306      	bcc.n	80121ac <tcp_update_rcv_ann_wnd+0x90>
 801219e:	4b08      	ldr	r3, [pc, #32]	; (80121c0 <tcp_update_rcv_ann_wnd+0xa4>)
 80121a0:	f240 32b6 	movw	r2, #950	; 0x3b6
 80121a4:	4909      	ldr	r1, [pc, #36]	; (80121cc <tcp_update_rcv_ann_wnd+0xb0>)
 80121a6:	4808      	ldr	r0, [pc, #32]	; (80121c8 <tcp_update_rcv_ann_wnd+0xac>)
 80121a8:	f009 f832 	bl	801b210 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 80121ac:	68bb      	ldr	r3, [r7, #8]
 80121ae:	b29a      	uxth	r2, r3
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 80121b4:	2300      	movs	r3, #0
  }
}
 80121b6:	4618      	mov	r0, r3
 80121b8:	3710      	adds	r7, #16
 80121ba:	46bd      	mov	sp, r7
 80121bc:	bd80      	pop	{r7, pc}
 80121be:	bf00      	nop
 80121c0:	0801ea58 	.word	0x0801ea58
 80121c4:	0801ecb4 	.word	0x0801ecb4
 80121c8:	0801ea9c 	.word	0x0801ea9c
 80121cc:	0801ecd8 	.word	0x0801ecd8

080121d0 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80121d0:	b580      	push	{r7, lr}
 80121d2:	b084      	sub	sp, #16
 80121d4:	af00      	add	r7, sp, #0
 80121d6:	6078      	str	r0, [r7, #4]
 80121d8:	460b      	mov	r3, r1
 80121da:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	2b00      	cmp	r3, #0
 80121e0:	d107      	bne.n	80121f2 <tcp_recved+0x22>
 80121e2:	4b20      	ldr	r3, [pc, #128]	; (8012264 <tcp_recved+0x94>)
 80121e4:	f240 32cf 	movw	r2, #975	; 0x3cf
 80121e8:	491f      	ldr	r1, [pc, #124]	; (8012268 <tcp_recved+0x98>)
 80121ea:	4820      	ldr	r0, [pc, #128]	; (801226c <tcp_recved+0x9c>)
 80121ec:	f009 f810 	bl	801b210 <iprintf>
 80121f0:	e034      	b.n	801225c <tcp_recved+0x8c>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	7d1b      	ldrb	r3, [r3, #20]
 80121f6:	2b01      	cmp	r3, #1
 80121f8:	d106      	bne.n	8012208 <tcp_recved+0x38>
 80121fa:	4b1a      	ldr	r3, [pc, #104]	; (8012264 <tcp_recved+0x94>)
 80121fc:	f240 32d2 	movw	r2, #978	; 0x3d2
 8012200:	491b      	ldr	r1, [pc, #108]	; (8012270 <tcp_recved+0xa0>)
 8012202:	481a      	ldr	r0, [pc, #104]	; (801226c <tcp_recved+0x9c>)
 8012204:	f009 f804 	bl	801b210 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801220c:	887b      	ldrh	r3, [r7, #2]
 801220e:	4413      	add	r3, r2
 8012210:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8012212:	89fb      	ldrh	r3, [r7, #14]
 8012214:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8012218:	4293      	cmp	r3, r2
 801221a:	d804      	bhi.n	8012226 <tcp_recved+0x56>
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012220:	89fa      	ldrh	r2, [r7, #14]
 8012222:	429a      	cmp	r2, r3
 8012224:	d204      	bcs.n	8012230 <tcp_recved+0x60>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	f241 62d0 	movw	r2, #5840	; 0x16d0
 801222c:	851a      	strh	r2, [r3, #40]	; 0x28
 801222e:	e002      	b.n	8012236 <tcp_recved+0x66>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	89fa      	ldrh	r2, [r7, #14]
 8012234:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8012236:	6878      	ldr	r0, [r7, #4]
 8012238:	f7ff ff70 	bl	801211c <tcp_update_rcv_ann_wnd>
 801223c:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801223e:	68bb      	ldr	r3, [r7, #8]
 8012240:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8012244:	4293      	cmp	r3, r2
 8012246:	d909      	bls.n	801225c <tcp_recved+0x8c>
    tcp_ack_now(pcb);
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	8b5b      	ldrh	r3, [r3, #26]
 801224c:	f043 0302 	orr.w	r3, r3, #2
 8012250:	b29a      	uxth	r2, r3
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012256:	6878      	ldr	r0, [r7, #4]
 8012258:	f004 fcaa 	bl	8016bb0 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 801225c:	3710      	adds	r7, #16
 801225e:	46bd      	mov	sp, r7
 8012260:	bd80      	pop	{r7, pc}
 8012262:	bf00      	nop
 8012264:	0801ea58 	.word	0x0801ea58
 8012268:	0801ecf4 	.word	0x0801ecf4
 801226c:	0801ea9c 	.word	0x0801ea9c
 8012270:	0801ed0c 	.word	0x0801ed0c

08012274 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8012274:	b480      	push	{r7}
 8012276:	b083      	sub	sp, #12
 8012278:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 801227a:	2300      	movs	r3, #0
 801227c:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 801227e:	4b1e      	ldr	r3, [pc, #120]	; (80122f8 <tcp_new_port+0x84>)
 8012280:	881b      	ldrh	r3, [r3, #0]
 8012282:	3301      	adds	r3, #1
 8012284:	b29a      	uxth	r2, r3
 8012286:	4b1c      	ldr	r3, [pc, #112]	; (80122f8 <tcp_new_port+0x84>)
 8012288:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 801228a:	4b1b      	ldr	r3, [pc, #108]	; (80122f8 <tcp_new_port+0x84>)
 801228c:	881b      	ldrh	r3, [r3, #0]
 801228e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012292:	4293      	cmp	r3, r2
 8012294:	d103      	bne.n	801229e <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8012296:	4b18      	ldr	r3, [pc, #96]	; (80122f8 <tcp_new_port+0x84>)
 8012298:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 801229c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801229e:	2300      	movs	r3, #0
 80122a0:	71fb      	strb	r3, [r7, #7]
 80122a2:	e01e      	b.n	80122e2 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 80122a4:	79fb      	ldrb	r3, [r7, #7]
 80122a6:	4a15      	ldr	r2, [pc, #84]	; (80122fc <tcp_new_port+0x88>)
 80122a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80122ac:	681b      	ldr	r3, [r3, #0]
 80122ae:	603b      	str	r3, [r7, #0]
 80122b0:	e011      	b.n	80122d6 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 80122b2:	683b      	ldr	r3, [r7, #0]
 80122b4:	8ada      	ldrh	r2, [r3, #22]
 80122b6:	4b10      	ldr	r3, [pc, #64]	; (80122f8 <tcp_new_port+0x84>)
 80122b8:	881b      	ldrh	r3, [r3, #0]
 80122ba:	429a      	cmp	r2, r3
 80122bc:	d108      	bne.n	80122d0 <tcp_new_port+0x5c>
        n++;
 80122be:	88bb      	ldrh	r3, [r7, #4]
 80122c0:	3301      	adds	r3, #1
 80122c2:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 80122c4:	88bb      	ldrh	r3, [r7, #4]
 80122c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80122ca:	d3d8      	bcc.n	801227e <tcp_new_port+0xa>
          return 0;
 80122cc:	2300      	movs	r3, #0
 80122ce:	e00d      	b.n	80122ec <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 80122d0:	683b      	ldr	r3, [r7, #0]
 80122d2:	68db      	ldr	r3, [r3, #12]
 80122d4:	603b      	str	r3, [r7, #0]
 80122d6:	683b      	ldr	r3, [r7, #0]
 80122d8:	2b00      	cmp	r3, #0
 80122da:	d1ea      	bne.n	80122b2 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 80122dc:	79fb      	ldrb	r3, [r7, #7]
 80122de:	3301      	adds	r3, #1
 80122e0:	71fb      	strb	r3, [r7, #7]
 80122e2:	79fb      	ldrb	r3, [r7, #7]
 80122e4:	2b03      	cmp	r3, #3
 80122e6:	d9dd      	bls.n	80122a4 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 80122e8:	4b03      	ldr	r3, [pc, #12]	; (80122f8 <tcp_new_port+0x84>)
 80122ea:	881b      	ldrh	r3, [r3, #0]
}
 80122ec:	4618      	mov	r0, r3
 80122ee:	370c      	adds	r7, #12
 80122f0:	46bd      	mov	sp, r7
 80122f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122f6:	4770      	bx	lr
 80122f8:	20000058 	.word	0x20000058
 80122fc:	08020a7c 	.word	0x08020a7c

08012300 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 8012300:	b580      	push	{r7, lr}
 8012302:	b08a      	sub	sp, #40	; 0x28
 8012304:	af00      	add	r7, sp, #0
 8012306:	60f8      	str	r0, [r7, #12]
 8012308:	60b9      	str	r1, [r7, #8]
 801230a:	603b      	str	r3, [r7, #0]
 801230c:	4613      	mov	r3, r2
 801230e:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 8012310:	2300      	movs	r3, #0
 8012312:	627b      	str	r3, [r7, #36]	; 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8012314:	68fb      	ldr	r3, [r7, #12]
 8012316:	2b00      	cmp	r3, #0
 8012318:	d109      	bne.n	801232e <tcp_connect+0x2e>
 801231a:	4b7d      	ldr	r3, [pc, #500]	; (8012510 <tcp_connect+0x210>)
 801231c:	f240 4235 	movw	r2, #1077	; 0x435
 8012320:	497c      	ldr	r1, [pc, #496]	; (8012514 <tcp_connect+0x214>)
 8012322:	487d      	ldr	r0, [pc, #500]	; (8012518 <tcp_connect+0x218>)
 8012324:	f008 ff74 	bl	801b210 <iprintf>
 8012328:	f06f 030f 	mvn.w	r3, #15
 801232c:	e0ec      	b.n	8012508 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801232e:	68bb      	ldr	r3, [r7, #8]
 8012330:	2b00      	cmp	r3, #0
 8012332:	d109      	bne.n	8012348 <tcp_connect+0x48>
 8012334:	4b76      	ldr	r3, [pc, #472]	; (8012510 <tcp_connect+0x210>)
 8012336:	f240 4236 	movw	r2, #1078	; 0x436
 801233a:	4978      	ldr	r1, [pc, #480]	; (801251c <tcp_connect+0x21c>)
 801233c:	4876      	ldr	r0, [pc, #472]	; (8012518 <tcp_connect+0x218>)
 801233e:	f008 ff67 	bl	801b210 <iprintf>
 8012342:	f06f 030f 	mvn.w	r3, #15
 8012346:	e0df      	b.n	8012508 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8012348:	68fb      	ldr	r3, [r7, #12]
 801234a:	7d1b      	ldrb	r3, [r3, #20]
 801234c:	2b00      	cmp	r3, #0
 801234e:	d009      	beq.n	8012364 <tcp_connect+0x64>
 8012350:	4b6f      	ldr	r3, [pc, #444]	; (8012510 <tcp_connect+0x210>)
 8012352:	f44f 6287 	mov.w	r2, #1080	; 0x438
 8012356:	4972      	ldr	r1, [pc, #456]	; (8012520 <tcp_connect+0x220>)
 8012358:	486f      	ldr	r0, [pc, #444]	; (8012518 <tcp_connect+0x218>)
 801235a:	f008 ff59 	bl	801b210 <iprintf>
 801235e:	f06f 0309 	mvn.w	r3, #9
 8012362:	e0d1      	b.n	8012508 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 8012364:	68bb      	ldr	r3, [r7, #8]
 8012366:	2b00      	cmp	r3, #0
 8012368:	d002      	beq.n	8012370 <tcp_connect+0x70>
 801236a:	68bb      	ldr	r3, [r7, #8]
 801236c:	681b      	ldr	r3, [r3, #0]
 801236e:	e000      	b.n	8012372 <tcp_connect+0x72>
 8012370:	2300      	movs	r3, #0
 8012372:	68fa      	ldr	r2, [r7, #12]
 8012374:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 8012376:	68fb      	ldr	r3, [r7, #12]
 8012378:	88fa      	ldrh	r2, [r7, #6]
 801237a:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801237c:	68fb      	ldr	r3, [r7, #12]
 801237e:	7a1b      	ldrb	r3, [r3, #8]
 8012380:	2b00      	cmp	r3, #0
 8012382:	d006      	beq.n	8012392 <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 8012384:	68fb      	ldr	r3, [r7, #12]
 8012386:	7a1b      	ldrb	r3, [r3, #8]
 8012388:	4618      	mov	r0, r3
 801238a:	f7fe fd41 	bl	8010e10 <netif_get_by_index>
 801238e:	6278      	str	r0, [r7, #36]	; 0x24
 8012390:	e005      	b.n	801239e <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8012392:	68fb      	ldr	r3, [r7, #12]
 8012394:	3304      	adds	r3, #4
 8012396:	4618      	mov	r0, r3
 8012398:	f006 ff84 	bl	80192a4 <ip4_route>
 801239c:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if (netif == NULL) {
 801239e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123a0:	2b00      	cmp	r3, #0
 80123a2:	d102      	bne.n	80123aa <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 80123a4:	f06f 0303 	mvn.w	r3, #3
 80123a8:	e0ae      	b.n	8012508 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 80123aa:	68fb      	ldr	r3, [r7, #12]
 80123ac:	2b00      	cmp	r3, #0
 80123ae:	d003      	beq.n	80123b8 <tcp_connect+0xb8>
 80123b0:	68fb      	ldr	r3, [r7, #12]
 80123b2:	681b      	ldr	r3, [r3, #0]
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	d111      	bne.n	80123dc <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 80123b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d002      	beq.n	80123c4 <tcp_connect+0xc4>
 80123be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123c0:	3304      	adds	r3, #4
 80123c2:	e000      	b.n	80123c6 <tcp_connect+0xc6>
 80123c4:	2300      	movs	r3, #0
 80123c6:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 80123c8:	69fb      	ldr	r3, [r7, #28]
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	d102      	bne.n	80123d4 <tcp_connect+0xd4>
      return ERR_RTE;
 80123ce:	f06f 0303 	mvn.w	r3, #3
 80123d2:	e099      	b.n	8012508 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80123d4:	69fb      	ldr	r3, [r7, #28]
 80123d6:	681a      	ldr	r2, [r3, #0]
 80123d8:	68fb      	ldr	r3, [r7, #12]
 80123da:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 80123dc:	68fb      	ldr	r3, [r7, #12]
 80123de:	8adb      	ldrh	r3, [r3, #22]
 80123e0:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 80123e2:	68fb      	ldr	r3, [r7, #12]
 80123e4:	8adb      	ldrh	r3, [r3, #22]
 80123e6:	2b00      	cmp	r3, #0
 80123e8:	d10c      	bne.n	8012404 <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 80123ea:	f7ff ff43 	bl	8012274 <tcp_new_port>
 80123ee:	4603      	mov	r3, r0
 80123f0:	461a      	mov	r2, r3
 80123f2:	68fb      	ldr	r3, [r7, #12]
 80123f4:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 80123f6:	68fb      	ldr	r3, [r7, #12]
 80123f8:	8adb      	ldrh	r3, [r3, #22]
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	d102      	bne.n	8012404 <tcp_connect+0x104>
      return ERR_BUF;
 80123fe:	f06f 0301 	mvn.w	r3, #1
 8012402:	e081      	b.n	8012508 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 8012404:	68f8      	ldr	r0, [r7, #12]
 8012406:	f001 f84b 	bl	80134a0 <tcp_next_iss>
 801240a:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 801240c:	68fb      	ldr	r3, [r7, #12]
 801240e:	2200      	movs	r2, #0
 8012410:	625a      	str	r2, [r3, #36]	; 0x24
  pcb->snd_nxt = iss;
 8012412:	68fb      	ldr	r3, [r7, #12]
 8012414:	697a      	ldr	r2, [r7, #20]
 8012416:	651a      	str	r2, [r3, #80]	; 0x50
  pcb->lastack = iss - 1;
 8012418:	697b      	ldr	r3, [r7, #20]
 801241a:	1e5a      	subs	r2, r3, #1
 801241c:	68fb      	ldr	r3, [r7, #12]
 801241e:	645a      	str	r2, [r3, #68]	; 0x44
  pcb->snd_wl2 = iss - 1;
 8012420:	697b      	ldr	r3, [r7, #20]
 8012422:	1e5a      	subs	r2, r3, #1
 8012424:	68fb      	ldr	r3, [r7, #12]
 8012426:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 8012428:	697b      	ldr	r3, [r7, #20]
 801242a:	1e5a      	subs	r2, r3, #1
 801242c:	68fb      	ldr	r3, [r7, #12]
 801242e:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8012430:	68fb      	ldr	r3, [r7, #12]
 8012432:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8012436:	855a      	strh	r2, [r3, #42]	; 0x2a
 8012438:	68fb      	ldr	r3, [r7, #12]
 801243a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801243c:	68fb      	ldr	r3, [r7, #12]
 801243e:	851a      	strh	r2, [r3, #40]	; 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8012440:	68fb      	ldr	r3, [r7, #12]
 8012442:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012444:	68fb      	ldr	r3, [r7, #12]
 8012446:	62da      	str	r2, [r3, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 8012448:	68fb      	ldr	r3, [r7, #12]
 801244a:	f241 62d0 	movw	r2, #5840	; 0x16d0
 801244e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 8012452:	68fb      	ldr	r3, [r7, #12]
 8012454:	f44f 7206 	mov.w	r2, #536	; 0x218
 8012458:	865a      	strh	r2, [r3, #50]	; 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 801245a:	68fb      	ldr	r3, [r7, #12]
 801245c:	8e58      	ldrh	r0, [r3, #50]	; 0x32
 801245e:	68fb      	ldr	r3, [r7, #12]
 8012460:	3304      	adds	r3, #4
 8012462:	461a      	mov	r2, r3
 8012464:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012466:	f001 f841 	bl	80134ec <tcp_eff_send_mss_netif>
 801246a:	4603      	mov	r3, r0
 801246c:	461a      	mov	r2, r3
 801246e:	68fb      	ldr	r3, [r7, #12]
 8012470:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 8012472:	68fb      	ldr	r3, [r7, #12]
 8012474:	2201      	movs	r2, #1
 8012476:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 801247a:	68fb      	ldr	r3, [r7, #12]
 801247c:	683a      	ldr	r2, [r7, #0]
 801247e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 8012482:	2102      	movs	r1, #2
 8012484:	68f8      	ldr	r0, [r7, #12]
 8012486:	f004 faa5 	bl	80169d4 <tcp_enqueue_flags>
 801248a:	4603      	mov	r3, r0
 801248c:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 801248e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012492:	2b00      	cmp	r3, #0
 8012494:	d136      	bne.n	8012504 <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 8012496:	68fb      	ldr	r3, [r7, #12]
 8012498:	2202      	movs	r2, #2
 801249a:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 801249c:	8b7b      	ldrh	r3, [r7, #26]
 801249e:	2b00      	cmp	r3, #0
 80124a0:	d021      	beq.n	80124e6 <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 80124a2:	4b20      	ldr	r3, [pc, #128]	; (8012524 <tcp_connect+0x224>)
 80124a4:	681b      	ldr	r3, [r3, #0]
 80124a6:	68fa      	ldr	r2, [r7, #12]
 80124a8:	429a      	cmp	r2, r3
 80124aa:	d105      	bne.n	80124b8 <tcp_connect+0x1b8>
 80124ac:	4b1d      	ldr	r3, [pc, #116]	; (8012524 <tcp_connect+0x224>)
 80124ae:	681b      	ldr	r3, [r3, #0]
 80124b0:	68db      	ldr	r3, [r3, #12]
 80124b2:	4a1c      	ldr	r2, [pc, #112]	; (8012524 <tcp_connect+0x224>)
 80124b4:	6013      	str	r3, [r2, #0]
 80124b6:	e013      	b.n	80124e0 <tcp_connect+0x1e0>
 80124b8:	4b1a      	ldr	r3, [pc, #104]	; (8012524 <tcp_connect+0x224>)
 80124ba:	681b      	ldr	r3, [r3, #0]
 80124bc:	623b      	str	r3, [r7, #32]
 80124be:	e00c      	b.n	80124da <tcp_connect+0x1da>
 80124c0:	6a3b      	ldr	r3, [r7, #32]
 80124c2:	68db      	ldr	r3, [r3, #12]
 80124c4:	68fa      	ldr	r2, [r7, #12]
 80124c6:	429a      	cmp	r2, r3
 80124c8:	d104      	bne.n	80124d4 <tcp_connect+0x1d4>
 80124ca:	68fb      	ldr	r3, [r7, #12]
 80124cc:	68da      	ldr	r2, [r3, #12]
 80124ce:	6a3b      	ldr	r3, [r7, #32]
 80124d0:	60da      	str	r2, [r3, #12]
 80124d2:	e005      	b.n	80124e0 <tcp_connect+0x1e0>
 80124d4:	6a3b      	ldr	r3, [r7, #32]
 80124d6:	68db      	ldr	r3, [r3, #12]
 80124d8:	623b      	str	r3, [r7, #32]
 80124da:	6a3b      	ldr	r3, [r7, #32]
 80124dc:	2b00      	cmp	r3, #0
 80124de:	d1ef      	bne.n	80124c0 <tcp_connect+0x1c0>
 80124e0:	68fb      	ldr	r3, [r7, #12]
 80124e2:	2200      	movs	r2, #0
 80124e4:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 80124e6:	4b10      	ldr	r3, [pc, #64]	; (8012528 <tcp_connect+0x228>)
 80124e8:	681a      	ldr	r2, [r3, #0]
 80124ea:	68fb      	ldr	r3, [r7, #12]
 80124ec:	60da      	str	r2, [r3, #12]
 80124ee:	4a0e      	ldr	r2, [pc, #56]	; (8012528 <tcp_connect+0x228>)
 80124f0:	68fb      	ldr	r3, [r7, #12]
 80124f2:	6013      	str	r3, [r2, #0]
 80124f4:	f005 fad2 	bl	8017a9c <tcp_timer_needed>
 80124f8:	4b0c      	ldr	r3, [pc, #48]	; (801252c <tcp_connect+0x22c>)
 80124fa:	2201      	movs	r2, #1
 80124fc:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 80124fe:	68f8      	ldr	r0, [r7, #12]
 8012500:	f004 fb56 	bl	8016bb0 <tcp_output>
  }
  return ret;
 8012504:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8012508:	4618      	mov	r0, r3
 801250a:	3728      	adds	r7, #40	; 0x28
 801250c:	46bd      	mov	sp, r7
 801250e:	bd80      	pop	{r7, pc}
 8012510:	0801ea58 	.word	0x0801ea58
 8012514:	0801ed34 	.word	0x0801ed34
 8012518:	0801ea9c 	.word	0x0801ea9c
 801251c:	0801ed50 	.word	0x0801ed50
 8012520:	0801ed6c 	.word	0x0801ed6c
 8012524:	200071a8 	.word	0x200071a8
 8012528:	200071b0 	.word	0x200071b0
 801252c:	200071b8 	.word	0x200071b8

08012530 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8012530:	b5b0      	push	{r4, r5, r7, lr}
 8012532:	b090      	sub	sp, #64	; 0x40
 8012534:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8012536:	2300      	movs	r3, #0
 8012538:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 801253c:	4b94      	ldr	r3, [pc, #592]	; (8012790 <tcp_slowtmr+0x260>)
 801253e:	681b      	ldr	r3, [r3, #0]
 8012540:	3301      	adds	r3, #1
 8012542:	4a93      	ldr	r2, [pc, #588]	; (8012790 <tcp_slowtmr+0x260>)
 8012544:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8012546:	4b93      	ldr	r3, [pc, #588]	; (8012794 <tcp_slowtmr+0x264>)
 8012548:	781b      	ldrb	r3, [r3, #0]
 801254a:	3301      	adds	r3, #1
 801254c:	b2da      	uxtb	r2, r3
 801254e:	4b91      	ldr	r3, [pc, #580]	; (8012794 <tcp_slowtmr+0x264>)
 8012550:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8012552:	2300      	movs	r3, #0
 8012554:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 8012556:	4b90      	ldr	r3, [pc, #576]	; (8012798 <tcp_slowtmr+0x268>)
 8012558:	681b      	ldr	r3, [r3, #0]
 801255a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 801255c:	e29d      	b.n	8012a9a <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801255e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012560:	7d1b      	ldrb	r3, [r3, #20]
 8012562:	2b00      	cmp	r3, #0
 8012564:	d106      	bne.n	8012574 <tcp_slowtmr+0x44>
 8012566:	4b8d      	ldr	r3, [pc, #564]	; (801279c <tcp_slowtmr+0x26c>)
 8012568:	f240 42be 	movw	r2, #1214	; 0x4be
 801256c:	498c      	ldr	r1, [pc, #560]	; (80127a0 <tcp_slowtmr+0x270>)
 801256e:	488d      	ldr	r0, [pc, #564]	; (80127a4 <tcp_slowtmr+0x274>)
 8012570:	f008 fe4e 	bl	801b210 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8012574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012576:	7d1b      	ldrb	r3, [r3, #20]
 8012578:	2b01      	cmp	r3, #1
 801257a:	d106      	bne.n	801258a <tcp_slowtmr+0x5a>
 801257c:	4b87      	ldr	r3, [pc, #540]	; (801279c <tcp_slowtmr+0x26c>)
 801257e:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8012582:	4989      	ldr	r1, [pc, #548]	; (80127a8 <tcp_slowtmr+0x278>)
 8012584:	4887      	ldr	r0, [pc, #540]	; (80127a4 <tcp_slowtmr+0x274>)
 8012586:	f008 fe43 	bl	801b210 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801258a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801258c:	7d1b      	ldrb	r3, [r3, #20]
 801258e:	2b0a      	cmp	r3, #10
 8012590:	d106      	bne.n	80125a0 <tcp_slowtmr+0x70>
 8012592:	4b82      	ldr	r3, [pc, #520]	; (801279c <tcp_slowtmr+0x26c>)
 8012594:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8012598:	4984      	ldr	r1, [pc, #528]	; (80127ac <tcp_slowtmr+0x27c>)
 801259a:	4882      	ldr	r0, [pc, #520]	; (80127a4 <tcp_slowtmr+0x274>)
 801259c:	f008 fe38 	bl	801b210 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80125a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125a2:	7f9a      	ldrb	r2, [r3, #30]
 80125a4:	4b7b      	ldr	r3, [pc, #492]	; (8012794 <tcp_slowtmr+0x264>)
 80125a6:	781b      	ldrb	r3, [r3, #0]
 80125a8:	429a      	cmp	r2, r3
 80125aa:	d105      	bne.n	80125b8 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 80125ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125ae:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80125b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125b2:	68db      	ldr	r3, [r3, #12]
 80125b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 80125b6:	e270      	b.n	8012a9a <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 80125b8:	4b76      	ldr	r3, [pc, #472]	; (8012794 <tcp_slowtmr+0x264>)
 80125ba:	781a      	ldrb	r2, [r3, #0]
 80125bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125be:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 80125c0:	2300      	movs	r3, #0
 80125c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 80125c6:	2300      	movs	r3, #0
 80125c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80125cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125ce:	7d1b      	ldrb	r3, [r3, #20]
 80125d0:	2b02      	cmp	r3, #2
 80125d2:	d10a      	bne.n	80125ea <tcp_slowtmr+0xba>
 80125d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125d6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80125da:	2b05      	cmp	r3, #5
 80125dc:	d905      	bls.n	80125ea <tcp_slowtmr+0xba>
      ++pcb_remove;
 80125de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80125e2:	3301      	adds	r3, #1
 80125e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80125e8:	e11e      	b.n	8012828 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 80125ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125ec:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80125f0:	2b0b      	cmp	r3, #11
 80125f2:	d905      	bls.n	8012600 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 80125f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80125f8:	3301      	adds	r3, #1
 80125fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80125fe:	e113      	b.n	8012828 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8012600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012602:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8012606:	2b00      	cmp	r3, #0
 8012608:	d075      	beq.n	80126f6 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801260a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801260c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801260e:	2b00      	cmp	r3, #0
 8012610:	d006      	beq.n	8012620 <tcp_slowtmr+0xf0>
 8012612:	4b62      	ldr	r3, [pc, #392]	; (801279c <tcp_slowtmr+0x26c>)
 8012614:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8012618:	4965      	ldr	r1, [pc, #404]	; (80127b0 <tcp_slowtmr+0x280>)
 801261a:	4862      	ldr	r0, [pc, #392]	; (80127a4 <tcp_slowtmr+0x274>)
 801261c:	f008 fdf8 	bl	801b210 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8012620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012622:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012624:	2b00      	cmp	r3, #0
 8012626:	d106      	bne.n	8012636 <tcp_slowtmr+0x106>
 8012628:	4b5c      	ldr	r3, [pc, #368]	; (801279c <tcp_slowtmr+0x26c>)
 801262a:	f240 42d5 	movw	r2, #1237	; 0x4d5
 801262e:	4961      	ldr	r1, [pc, #388]	; (80127b4 <tcp_slowtmr+0x284>)
 8012630:	485c      	ldr	r0, [pc, #368]	; (80127a4 <tcp_slowtmr+0x274>)
 8012632:	f008 fded 	bl	801b210 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8012636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012638:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801263c:	2b0b      	cmp	r3, #11
 801263e:	d905      	bls.n	801264c <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8012640:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012644:	3301      	adds	r3, #1
 8012646:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801264a:	e0ed      	b.n	8012828 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 801264c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801264e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8012652:	3b01      	subs	r3, #1
 8012654:	4a58      	ldr	r2, [pc, #352]	; (80127b8 <tcp_slowtmr+0x288>)
 8012656:	5cd3      	ldrb	r3, [r2, r3]
 8012658:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 801265a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801265c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8012660:	7c7a      	ldrb	r2, [r7, #17]
 8012662:	429a      	cmp	r2, r3
 8012664:	d907      	bls.n	8012676 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 8012666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012668:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 801266c:	3301      	adds	r3, #1
 801266e:	b2da      	uxtb	r2, r3
 8012670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012672:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 8012676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012678:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 801267c:	7c7a      	ldrb	r2, [r7, #17]
 801267e:	429a      	cmp	r2, r3
 8012680:	f200 80d2 	bhi.w	8012828 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8012684:	2301      	movs	r3, #1
 8012686:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8012688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801268a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801268e:	2b00      	cmp	r3, #0
 8012690:	d108      	bne.n	80126a4 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8012692:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012694:	f005 f934 	bl	8017900 <tcp_zero_window_probe>
 8012698:	4603      	mov	r3, r0
 801269a:	2b00      	cmp	r3, #0
 801269c:	d014      	beq.n	80126c8 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 801269e:	2300      	movs	r3, #0
 80126a0:	623b      	str	r3, [r7, #32]
 80126a2:	e011      	b.n	80126c8 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80126a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80126aa:	4619      	mov	r1, r3
 80126ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80126ae:	f003 fff9 	bl	80166a4 <tcp_split_unsent_seg>
 80126b2:	4603      	mov	r3, r0
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d107      	bne.n	80126c8 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 80126b8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80126ba:	f004 fa79 	bl	8016bb0 <tcp_output>
 80126be:	4603      	mov	r3, r0
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	d101      	bne.n	80126c8 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 80126c4:	2300      	movs	r3, #0
 80126c6:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 80126c8:	6a3b      	ldr	r3, [r7, #32]
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	f000 80ac 	beq.w	8012828 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 80126d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126d2:	2200      	movs	r2, #0
 80126d4:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80126d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126da:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80126de:	2b06      	cmp	r3, #6
 80126e0:	f200 80a2 	bhi.w	8012828 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 80126e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126e6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80126ea:	3301      	adds	r3, #1
 80126ec:	b2da      	uxtb	r2, r3
 80126ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126f0:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 80126f4:	e098      	b.n	8012828 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 80126f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80126f8:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80126fc:	2b00      	cmp	r3, #0
 80126fe:	db0f      	blt.n	8012720 <tcp_slowtmr+0x1f0>
 8012700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012702:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012706:	f647 72ff 	movw	r2, #32767	; 0x7fff
 801270a:	4293      	cmp	r3, r2
 801270c:	d008      	beq.n	8012720 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 801270e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012710:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012714:	b29b      	uxth	r3, r3
 8012716:	3301      	adds	r3, #1
 8012718:	b29b      	uxth	r3, r3
 801271a:	b21a      	sxth	r2, r3
 801271c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801271e:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8012720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012722:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8012726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012728:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801272c:	429a      	cmp	r2, r3
 801272e:	db7b      	blt.n	8012828 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8012730:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012732:	f004 fd31 	bl	8017198 <tcp_rexmit_rto_prepare>
 8012736:	4603      	mov	r3, r0
 8012738:	2b00      	cmp	r3, #0
 801273a:	d007      	beq.n	801274c <tcp_slowtmr+0x21c>
 801273c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801273e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012740:	2b00      	cmp	r3, #0
 8012742:	d171      	bne.n	8012828 <tcp_slowtmr+0x2f8>
 8012744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012746:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012748:	2b00      	cmp	r3, #0
 801274a:	d06d      	beq.n	8012828 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 801274c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801274e:	7d1b      	ldrb	r3, [r3, #20]
 8012750:	2b02      	cmp	r3, #2
 8012752:	d03a      	beq.n	80127ca <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8012754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012756:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801275a:	2b0c      	cmp	r3, #12
 801275c:	bf28      	it	cs
 801275e:	230c      	movcs	r3, #12
 8012760:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8012762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012764:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8012768:	10db      	asrs	r3, r3, #3
 801276a:	b21b      	sxth	r3, r3
 801276c:	461a      	mov	r2, r3
 801276e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012770:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8012774:	4413      	add	r3, r2
 8012776:	7efa      	ldrb	r2, [r7, #27]
 8012778:	4910      	ldr	r1, [pc, #64]	; (80127bc <tcp_slowtmr+0x28c>)
 801277a:	5c8a      	ldrb	r2, [r1, r2]
 801277c:	4093      	lsls	r3, r2
 801277e:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8012780:	697b      	ldr	r3, [r7, #20]
 8012782:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8012786:	4293      	cmp	r3, r2
 8012788:	dc1a      	bgt.n	80127c0 <tcp_slowtmr+0x290>
 801278a:	697b      	ldr	r3, [r7, #20]
 801278c:	b21a      	sxth	r2, r3
 801278e:	e019      	b.n	80127c4 <tcp_slowtmr+0x294>
 8012790:	200071a4 	.word	0x200071a4
 8012794:	200071ba 	.word	0x200071ba
 8012798:	200071b0 	.word	0x200071b0
 801279c:	0801ea58 	.word	0x0801ea58
 80127a0:	0801ed9c 	.word	0x0801ed9c
 80127a4:	0801ea9c 	.word	0x0801ea9c
 80127a8:	0801edc8 	.word	0x0801edc8
 80127ac:	0801edf4 	.word	0x0801edf4
 80127b0:	0801ee24 	.word	0x0801ee24
 80127b4:	0801ee58 	.word	0x0801ee58
 80127b8:	08020a74 	.word	0x08020a74
 80127bc:	08020a64 	.word	0x08020a64
 80127c0:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80127c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127c6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 80127ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127cc:	2200      	movs	r2, #0
 80127ce:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80127d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127d2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80127d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127d8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80127dc:	4293      	cmp	r3, r2
 80127de:	bf28      	it	cs
 80127e0:	4613      	movcs	r3, r2
 80127e2:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 80127e4:	8a7b      	ldrh	r3, [r7, #18]
 80127e6:	085b      	lsrs	r3, r3, #1
 80127e8:	b29a      	uxth	r2, r3
 80127ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127ec:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80127f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127f2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80127f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127f8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80127fa:	005b      	lsls	r3, r3, #1
 80127fc:	b29b      	uxth	r3, r3
 80127fe:	429a      	cmp	r2, r3
 8012800:	d206      	bcs.n	8012810 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8012802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012804:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012806:	005b      	lsls	r3, r3, #1
 8012808:	b29a      	uxth	r2, r3
 801280a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801280c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8012810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012812:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8012814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012816:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 801281a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801281c:	2200      	movs	r2, #0
 801281e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8012822:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012824:	f004 fd28 	bl	8017278 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8012828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801282a:	7d1b      	ldrb	r3, [r3, #20]
 801282c:	2b06      	cmp	r3, #6
 801282e:	d111      	bne.n	8012854 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8012830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012832:	8b5b      	ldrh	r3, [r3, #26]
 8012834:	f003 0310 	and.w	r3, r3, #16
 8012838:	2b00      	cmp	r3, #0
 801283a:	d00b      	beq.n	8012854 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 801283c:	4b9c      	ldr	r3, [pc, #624]	; (8012ab0 <tcp_slowtmr+0x580>)
 801283e:	681a      	ldr	r2, [r3, #0]
 8012840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012842:	6a1b      	ldr	r3, [r3, #32]
 8012844:	1ad3      	subs	r3, r2, r3
 8012846:	2b28      	cmp	r3, #40	; 0x28
 8012848:	d904      	bls.n	8012854 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 801284a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801284e:	3301      	adds	r3, #1
 8012850:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8012854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012856:	7a5b      	ldrb	r3, [r3, #9]
 8012858:	f003 0308 	and.w	r3, r3, #8
 801285c:	2b00      	cmp	r3, #0
 801285e:	d04a      	beq.n	80128f6 <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 8012860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012862:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8012864:	2b04      	cmp	r3, #4
 8012866:	d003      	beq.n	8012870 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8012868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801286a:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 801286c:	2b07      	cmp	r3, #7
 801286e:	d142      	bne.n	80128f6 <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012870:	4b8f      	ldr	r3, [pc, #572]	; (8012ab0 <tcp_slowtmr+0x580>)
 8012872:	681a      	ldr	r2, [r3, #0]
 8012874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012876:	6a1b      	ldr	r3, [r3, #32]
 8012878:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801287a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801287c:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8012880:	4b8c      	ldr	r3, [pc, #560]	; (8012ab4 <tcp_slowtmr+0x584>)
 8012882:	440b      	add	r3, r1
 8012884:	498c      	ldr	r1, [pc, #560]	; (8012ab8 <tcp_slowtmr+0x588>)
 8012886:	fba1 1303 	umull	r1, r3, r1, r3
 801288a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801288c:	429a      	cmp	r2, r3
 801288e:	d90a      	bls.n	80128a6 <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8012890:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012894:	3301      	adds	r3, #1
 8012896:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 801289a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801289e:	3301      	adds	r3, #1
 80128a0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80128a4:	e027      	b.n	80128f6 <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80128a6:	4b82      	ldr	r3, [pc, #520]	; (8012ab0 <tcp_slowtmr+0x580>)
 80128a8:	681a      	ldr	r2, [r3, #0]
 80128aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128ac:	6a1b      	ldr	r3, [r3, #32]
 80128ae:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 80128b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128b2:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 80128b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128b8:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 80128bc:	4618      	mov	r0, r3
 80128be:	4b7f      	ldr	r3, [pc, #508]	; (8012abc <tcp_slowtmr+0x58c>)
 80128c0:	fb00 f303 	mul.w	r3, r0, r3
 80128c4:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 80128c6:	497c      	ldr	r1, [pc, #496]	; (8012ab8 <tcp_slowtmr+0x588>)
 80128c8:	fba1 1303 	umull	r1, r3, r1, r3
 80128cc:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80128ce:	429a      	cmp	r2, r3
 80128d0:	d911      	bls.n	80128f6 <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 80128d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80128d4:	f004 ffd4 	bl	8017880 <tcp_keepalive>
 80128d8:	4603      	mov	r3, r0
 80128da:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 80128de:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d107      	bne.n	80128f6 <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 80128e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128e8:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 80128ec:	3301      	adds	r3, #1
 80128ee:	b2da      	uxtb	r2, r3
 80128f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128f2:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 80128f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80128fa:	2b00      	cmp	r3, #0
 80128fc:	d011      	beq.n	8012922 <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 80128fe:	4b6c      	ldr	r3, [pc, #432]	; (8012ab0 <tcp_slowtmr+0x580>)
 8012900:	681a      	ldr	r2, [r3, #0]
 8012902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012904:	6a1b      	ldr	r3, [r3, #32]
 8012906:	1ad2      	subs	r2, r2, r3
 8012908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801290a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801290e:	4619      	mov	r1, r3
 8012910:	460b      	mov	r3, r1
 8012912:	005b      	lsls	r3, r3, #1
 8012914:	440b      	add	r3, r1
 8012916:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8012918:	429a      	cmp	r2, r3
 801291a:	d302      	bcc.n	8012922 <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 801291c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801291e:	f000 fe8f 	bl	8013640 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8012922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012924:	7d1b      	ldrb	r3, [r3, #20]
 8012926:	2b03      	cmp	r3, #3
 8012928:	d10b      	bne.n	8012942 <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801292a:	4b61      	ldr	r3, [pc, #388]	; (8012ab0 <tcp_slowtmr+0x580>)
 801292c:	681a      	ldr	r2, [r3, #0]
 801292e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012930:	6a1b      	ldr	r3, [r3, #32]
 8012932:	1ad3      	subs	r3, r2, r3
 8012934:	2b28      	cmp	r3, #40	; 0x28
 8012936:	d904      	bls.n	8012942 <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8012938:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801293c:	3301      	adds	r3, #1
 801293e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8012942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012944:	7d1b      	ldrb	r3, [r3, #20]
 8012946:	2b09      	cmp	r3, #9
 8012948:	d10b      	bne.n	8012962 <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801294a:	4b59      	ldr	r3, [pc, #356]	; (8012ab0 <tcp_slowtmr+0x580>)
 801294c:	681a      	ldr	r2, [r3, #0]
 801294e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012950:	6a1b      	ldr	r3, [r3, #32]
 8012952:	1ad3      	subs	r3, r2, r3
 8012954:	2bf0      	cmp	r3, #240	; 0xf0
 8012956:	d904      	bls.n	8012962 <tcp_slowtmr+0x432>
        ++pcb_remove;
 8012958:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801295c:	3301      	adds	r3, #1
 801295e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8012962:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012966:	2b00      	cmp	r3, #0
 8012968:	d060      	beq.n	8012a2c <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 801296a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801296c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012970:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8012972:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012974:	f000 fcb0 	bl	80132d8 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8012978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801297a:	2b00      	cmp	r3, #0
 801297c:	d010      	beq.n	80129a0 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801297e:	4b50      	ldr	r3, [pc, #320]	; (8012ac0 <tcp_slowtmr+0x590>)
 8012980:	681b      	ldr	r3, [r3, #0]
 8012982:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012984:	429a      	cmp	r2, r3
 8012986:	d106      	bne.n	8012996 <tcp_slowtmr+0x466>
 8012988:	4b4e      	ldr	r3, [pc, #312]	; (8012ac4 <tcp_slowtmr+0x594>)
 801298a:	f240 526d 	movw	r2, #1389	; 0x56d
 801298e:	494e      	ldr	r1, [pc, #312]	; (8012ac8 <tcp_slowtmr+0x598>)
 8012990:	484e      	ldr	r0, [pc, #312]	; (8012acc <tcp_slowtmr+0x59c>)
 8012992:	f008 fc3d 	bl	801b210 <iprintf>
        prev->next = pcb->next;
 8012996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012998:	68da      	ldr	r2, [r3, #12]
 801299a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801299c:	60da      	str	r2, [r3, #12]
 801299e:	e00f      	b.n	80129c0 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80129a0:	4b47      	ldr	r3, [pc, #284]	; (8012ac0 <tcp_slowtmr+0x590>)
 80129a2:	681b      	ldr	r3, [r3, #0]
 80129a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80129a6:	429a      	cmp	r2, r3
 80129a8:	d006      	beq.n	80129b8 <tcp_slowtmr+0x488>
 80129aa:	4b46      	ldr	r3, [pc, #280]	; (8012ac4 <tcp_slowtmr+0x594>)
 80129ac:	f240 5271 	movw	r2, #1393	; 0x571
 80129b0:	4947      	ldr	r1, [pc, #284]	; (8012ad0 <tcp_slowtmr+0x5a0>)
 80129b2:	4846      	ldr	r0, [pc, #280]	; (8012acc <tcp_slowtmr+0x59c>)
 80129b4:	f008 fc2c 	bl	801b210 <iprintf>
        tcp_active_pcbs = pcb->next;
 80129b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129ba:	68db      	ldr	r3, [r3, #12]
 80129bc:	4a40      	ldr	r2, [pc, #256]	; (8012ac0 <tcp_slowtmr+0x590>)
 80129be:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 80129c0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80129c4:	2b00      	cmp	r3, #0
 80129c6:	d013      	beq.n	80129f0 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80129c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129ca:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80129cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129ce:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80129d0:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 80129d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129d4:	3304      	adds	r3, #4
 80129d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80129d8:	8ad2      	ldrh	r2, [r2, #22]
 80129da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80129dc:	8b09      	ldrh	r1, [r1, #24]
 80129de:	9102      	str	r1, [sp, #8]
 80129e0:	9201      	str	r2, [sp, #4]
 80129e2:	9300      	str	r3, [sp, #0]
 80129e4:	462b      	mov	r3, r5
 80129e6:	4622      	mov	r2, r4
 80129e8:	4601      	mov	r1, r0
 80129ea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80129ec:	f004 fe94 	bl	8017718 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 80129f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129f2:	691b      	ldr	r3, [r3, #16]
 80129f4:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 80129f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129f8:	7d1b      	ldrb	r3, [r3, #20]
 80129fa:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 80129fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129fe:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8012a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a02:	68db      	ldr	r3, [r3, #12]
 8012a04:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8012a06:	6838      	ldr	r0, [r7, #0]
 8012a08:	f7ff f894 	bl	8011b34 <tcp_free>

      tcp_active_pcbs_changed = 0;
 8012a0c:	4b31      	ldr	r3, [pc, #196]	; (8012ad4 <tcp_slowtmr+0x5a4>)
 8012a0e:	2200      	movs	r2, #0
 8012a10:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8012a12:	68fb      	ldr	r3, [r7, #12]
 8012a14:	2b00      	cmp	r3, #0
 8012a16:	d004      	beq.n	8012a22 <tcp_slowtmr+0x4f2>
 8012a18:	68fb      	ldr	r3, [r7, #12]
 8012a1a:	f06f 010c 	mvn.w	r1, #12
 8012a1e:	68b8      	ldr	r0, [r7, #8]
 8012a20:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8012a22:	4b2c      	ldr	r3, [pc, #176]	; (8012ad4 <tcp_slowtmr+0x5a4>)
 8012a24:	781b      	ldrb	r3, [r3, #0]
 8012a26:	2b00      	cmp	r3, #0
 8012a28:	d037      	beq.n	8012a9a <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 8012a2a:	e592      	b.n	8012552 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8012a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a2e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8012a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a32:	68db      	ldr	r3, [r3, #12]
 8012a34:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8012a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a38:	7f1b      	ldrb	r3, [r3, #28]
 8012a3a:	3301      	adds	r3, #1
 8012a3c:	b2da      	uxtb	r2, r3
 8012a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a40:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8012a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a44:	7f1a      	ldrb	r2, [r3, #28]
 8012a46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a48:	7f5b      	ldrb	r3, [r3, #29]
 8012a4a:	429a      	cmp	r2, r3
 8012a4c:	d325      	bcc.n	8012a9a <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 8012a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a50:	2200      	movs	r2, #0
 8012a52:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8012a54:	4b1f      	ldr	r3, [pc, #124]	; (8012ad4 <tcp_slowtmr+0x5a4>)
 8012a56:	2200      	movs	r2, #0
 8012a58:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8012a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	d00b      	beq.n	8012a7c <tcp_slowtmr+0x54c>
 8012a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012a6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012a6c:	6912      	ldr	r2, [r2, #16]
 8012a6e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8012a70:	4610      	mov	r0, r2
 8012a72:	4798      	blx	r3
 8012a74:	4603      	mov	r3, r0
 8012a76:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8012a7a:	e002      	b.n	8012a82 <tcp_slowtmr+0x552>
 8012a7c:	2300      	movs	r3, #0
 8012a7e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8012a82:	4b14      	ldr	r3, [pc, #80]	; (8012ad4 <tcp_slowtmr+0x5a4>)
 8012a84:	781b      	ldrb	r3, [r3, #0]
 8012a86:	2b00      	cmp	r3, #0
 8012a88:	d000      	beq.n	8012a8c <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 8012a8a:	e562      	b.n	8012552 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8012a8c:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8012a90:	2b00      	cmp	r3, #0
 8012a92:	d102      	bne.n	8012a9a <tcp_slowtmr+0x56a>
          tcp_output(prev);
 8012a94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012a96:	f004 f88b 	bl	8016bb0 <tcp_output>
  while (pcb != NULL) {
 8012a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a9c:	2b00      	cmp	r3, #0
 8012a9e:	f47f ad5e 	bne.w	801255e <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8012aa2:	2300      	movs	r3, #0
 8012aa4:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8012aa6:	4b0c      	ldr	r3, [pc, #48]	; (8012ad8 <tcp_slowtmr+0x5a8>)
 8012aa8:	681b      	ldr	r3, [r3, #0]
 8012aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8012aac:	e069      	b.n	8012b82 <tcp_slowtmr+0x652>
 8012aae:	bf00      	nop
 8012ab0:	200071a4 	.word	0x200071a4
 8012ab4:	000a4cb8 	.word	0x000a4cb8
 8012ab8:	10624dd3 	.word	0x10624dd3
 8012abc:	000124f8 	.word	0x000124f8
 8012ac0:	200071b0 	.word	0x200071b0
 8012ac4:	0801ea58 	.word	0x0801ea58
 8012ac8:	0801ee90 	.word	0x0801ee90
 8012acc:	0801ea9c 	.word	0x0801ea9c
 8012ad0:	0801eebc 	.word	0x0801eebc
 8012ad4:	200071b8 	.word	0x200071b8
 8012ad8:	200071b4 	.word	0x200071b4
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8012adc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ade:	7d1b      	ldrb	r3, [r3, #20]
 8012ae0:	2b0a      	cmp	r3, #10
 8012ae2:	d006      	beq.n	8012af2 <tcp_slowtmr+0x5c2>
 8012ae4:	4b2b      	ldr	r3, [pc, #172]	; (8012b94 <tcp_slowtmr+0x664>)
 8012ae6:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8012aea:	492b      	ldr	r1, [pc, #172]	; (8012b98 <tcp_slowtmr+0x668>)
 8012aec:	482b      	ldr	r0, [pc, #172]	; (8012b9c <tcp_slowtmr+0x66c>)
 8012aee:	f008 fb8f 	bl	801b210 <iprintf>
    pcb_remove = 0;
 8012af2:	2300      	movs	r3, #0
 8012af4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8012af8:	4b29      	ldr	r3, [pc, #164]	; (8012ba0 <tcp_slowtmr+0x670>)
 8012afa:	681a      	ldr	r2, [r3, #0]
 8012afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012afe:	6a1b      	ldr	r3, [r3, #32]
 8012b00:	1ad3      	subs	r3, r2, r3
 8012b02:	2bf0      	cmp	r3, #240	; 0xf0
 8012b04:	d904      	bls.n	8012b10 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8012b06:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012b0a:	3301      	adds	r3, #1
 8012b0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8012b10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012b14:	2b00      	cmp	r3, #0
 8012b16:	d02f      	beq.n	8012b78 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8012b18:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012b1a:	f000 fbdd 	bl	80132d8 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8012b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b20:	2b00      	cmp	r3, #0
 8012b22:	d010      	beq.n	8012b46 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8012b24:	4b1f      	ldr	r3, [pc, #124]	; (8012ba4 <tcp_slowtmr+0x674>)
 8012b26:	681b      	ldr	r3, [r3, #0]
 8012b28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012b2a:	429a      	cmp	r2, r3
 8012b2c:	d106      	bne.n	8012b3c <tcp_slowtmr+0x60c>
 8012b2e:	4b19      	ldr	r3, [pc, #100]	; (8012b94 <tcp_slowtmr+0x664>)
 8012b30:	f240 52af 	movw	r2, #1455	; 0x5af
 8012b34:	491c      	ldr	r1, [pc, #112]	; (8012ba8 <tcp_slowtmr+0x678>)
 8012b36:	4819      	ldr	r0, [pc, #100]	; (8012b9c <tcp_slowtmr+0x66c>)
 8012b38:	f008 fb6a 	bl	801b210 <iprintf>
        prev->next = pcb->next;
 8012b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b3e:	68da      	ldr	r2, [r3, #12]
 8012b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b42:	60da      	str	r2, [r3, #12]
 8012b44:	e00f      	b.n	8012b66 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8012b46:	4b17      	ldr	r3, [pc, #92]	; (8012ba4 <tcp_slowtmr+0x674>)
 8012b48:	681b      	ldr	r3, [r3, #0]
 8012b4a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012b4c:	429a      	cmp	r2, r3
 8012b4e:	d006      	beq.n	8012b5e <tcp_slowtmr+0x62e>
 8012b50:	4b10      	ldr	r3, [pc, #64]	; (8012b94 <tcp_slowtmr+0x664>)
 8012b52:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8012b56:	4915      	ldr	r1, [pc, #84]	; (8012bac <tcp_slowtmr+0x67c>)
 8012b58:	4810      	ldr	r0, [pc, #64]	; (8012b9c <tcp_slowtmr+0x66c>)
 8012b5a:	f008 fb59 	bl	801b210 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8012b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b60:	68db      	ldr	r3, [r3, #12]
 8012b62:	4a10      	ldr	r2, [pc, #64]	; (8012ba4 <tcp_slowtmr+0x674>)
 8012b64:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8012b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b68:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8012b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b6c:	68db      	ldr	r3, [r3, #12]
 8012b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8012b70:	69f8      	ldr	r0, [r7, #28]
 8012b72:	f7fe ffdf 	bl	8011b34 <tcp_free>
 8012b76:	e004      	b.n	8012b82 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8012b78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b7a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8012b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b7e:	68db      	ldr	r3, [r3, #12]
 8012b80:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8012b82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b84:	2b00      	cmp	r3, #0
 8012b86:	d1a9      	bne.n	8012adc <tcp_slowtmr+0x5ac>
    }
  }
}
 8012b88:	bf00      	nop
 8012b8a:	bf00      	nop
 8012b8c:	3730      	adds	r7, #48	; 0x30
 8012b8e:	46bd      	mov	sp, r7
 8012b90:	bdb0      	pop	{r4, r5, r7, pc}
 8012b92:	bf00      	nop
 8012b94:	0801ea58 	.word	0x0801ea58
 8012b98:	0801eee8 	.word	0x0801eee8
 8012b9c:	0801ea9c 	.word	0x0801ea9c
 8012ba0:	200071a4 	.word	0x200071a4
 8012ba4:	200071b4 	.word	0x200071b4
 8012ba8:	0801ef18 	.word	0x0801ef18
 8012bac:	0801ef40 	.word	0x0801ef40

08012bb0 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8012bb0:	b580      	push	{r7, lr}
 8012bb2:	b082      	sub	sp, #8
 8012bb4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8012bb6:	4b2d      	ldr	r3, [pc, #180]	; (8012c6c <tcp_fasttmr+0xbc>)
 8012bb8:	781b      	ldrb	r3, [r3, #0]
 8012bba:	3301      	adds	r3, #1
 8012bbc:	b2da      	uxtb	r2, r3
 8012bbe:	4b2b      	ldr	r3, [pc, #172]	; (8012c6c <tcp_fasttmr+0xbc>)
 8012bc0:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8012bc2:	4b2b      	ldr	r3, [pc, #172]	; (8012c70 <tcp_fasttmr+0xc0>)
 8012bc4:	681b      	ldr	r3, [r3, #0]
 8012bc6:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8012bc8:	e048      	b.n	8012c5c <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	7f9a      	ldrb	r2, [r3, #30]
 8012bce:	4b27      	ldr	r3, [pc, #156]	; (8012c6c <tcp_fasttmr+0xbc>)
 8012bd0:	781b      	ldrb	r3, [r3, #0]
 8012bd2:	429a      	cmp	r2, r3
 8012bd4:	d03f      	beq.n	8012c56 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8012bd6:	4b25      	ldr	r3, [pc, #148]	; (8012c6c <tcp_fasttmr+0xbc>)
 8012bd8:	781a      	ldrb	r2, [r3, #0]
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	8b5b      	ldrh	r3, [r3, #26]
 8012be2:	f003 0301 	and.w	r3, r3, #1
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	d010      	beq.n	8012c0c <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	8b5b      	ldrh	r3, [r3, #26]
 8012bee:	f043 0302 	orr.w	r3, r3, #2
 8012bf2:	b29a      	uxth	r2, r3
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8012bf8:	6878      	ldr	r0, [r7, #4]
 8012bfa:	f003 ffd9 	bl	8016bb0 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	8b5b      	ldrh	r3, [r3, #26]
 8012c02:	f023 0303 	bic.w	r3, r3, #3
 8012c06:	b29a      	uxth	r2, r3
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	8b5b      	ldrh	r3, [r3, #26]
 8012c10:	f003 0308 	and.w	r3, r3, #8
 8012c14:	2b00      	cmp	r3, #0
 8012c16:	d009      	beq.n	8012c2c <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8012c18:	687b      	ldr	r3, [r7, #4]
 8012c1a:	8b5b      	ldrh	r3, [r3, #26]
 8012c1c:	f023 0308 	bic.w	r3, r3, #8
 8012c20:	b29a      	uxth	r2, r3
 8012c22:	687b      	ldr	r3, [r7, #4]
 8012c24:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8012c26:	6878      	ldr	r0, [r7, #4]
 8012c28:	f7ff f918 	bl	8011e5c <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8012c2c:	687b      	ldr	r3, [r7, #4]
 8012c2e:	68db      	ldr	r3, [r3, #12]
 8012c30:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	d00a      	beq.n	8012c50 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8012c3a:	4b0e      	ldr	r3, [pc, #56]	; (8012c74 <tcp_fasttmr+0xc4>)
 8012c3c:	2200      	movs	r2, #0
 8012c3e:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8012c40:	6878      	ldr	r0, [r7, #4]
 8012c42:	f000 f819 	bl	8012c78 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8012c46:	4b0b      	ldr	r3, [pc, #44]	; (8012c74 <tcp_fasttmr+0xc4>)
 8012c48:	781b      	ldrb	r3, [r3, #0]
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	d000      	beq.n	8012c50 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8012c4e:	e7b8      	b.n	8012bc2 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8012c50:	683b      	ldr	r3, [r7, #0]
 8012c52:	607b      	str	r3, [r7, #4]
 8012c54:	e002      	b.n	8012c5c <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	68db      	ldr	r3, [r3, #12]
 8012c5a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	d1b3      	bne.n	8012bca <tcp_fasttmr+0x1a>
    }
  }
}
 8012c62:	bf00      	nop
 8012c64:	bf00      	nop
 8012c66:	3708      	adds	r7, #8
 8012c68:	46bd      	mov	sp, r7
 8012c6a:	bd80      	pop	{r7, pc}
 8012c6c:	200071ba 	.word	0x200071ba
 8012c70:	200071b0 	.word	0x200071b0
 8012c74:	200071b8 	.word	0x200071b8

08012c78 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8012c78:	b590      	push	{r4, r7, lr}
 8012c7a:	b085      	sub	sp, #20
 8012c7c:	af00      	add	r7, sp, #0
 8012c7e:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8012c80:	687b      	ldr	r3, [r7, #4]
 8012c82:	2b00      	cmp	r3, #0
 8012c84:	d109      	bne.n	8012c9a <tcp_process_refused_data+0x22>
 8012c86:	4b38      	ldr	r3, [pc, #224]	; (8012d68 <tcp_process_refused_data+0xf0>)
 8012c88:	f240 6209 	movw	r2, #1545	; 0x609
 8012c8c:	4937      	ldr	r1, [pc, #220]	; (8012d6c <tcp_process_refused_data+0xf4>)
 8012c8e:	4838      	ldr	r0, [pc, #224]	; (8012d70 <tcp_process_refused_data+0xf8>)
 8012c90:	f008 fabe 	bl	801b210 <iprintf>
 8012c94:	f06f 030f 	mvn.w	r3, #15
 8012c98:	e061      	b.n	8012d5e <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8012c9a:	687b      	ldr	r3, [r7, #4]
 8012c9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012c9e:	7b5b      	ldrb	r3, [r3, #13]
 8012ca0:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012ca6:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	2200      	movs	r2, #0
 8012cac:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	d00b      	beq.n	8012cd0 <tcp_process_refused_data+0x58>
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012cbe:	687b      	ldr	r3, [r7, #4]
 8012cc0:	6918      	ldr	r0, [r3, #16]
 8012cc2:	2300      	movs	r3, #0
 8012cc4:	68ba      	ldr	r2, [r7, #8]
 8012cc6:	6879      	ldr	r1, [r7, #4]
 8012cc8:	47a0      	blx	r4
 8012cca:	4603      	mov	r3, r0
 8012ccc:	73fb      	strb	r3, [r7, #15]
 8012cce:	e007      	b.n	8012ce0 <tcp_process_refused_data+0x68>
 8012cd0:	2300      	movs	r3, #0
 8012cd2:	68ba      	ldr	r2, [r7, #8]
 8012cd4:	6879      	ldr	r1, [r7, #4]
 8012cd6:	2000      	movs	r0, #0
 8012cd8:	f000 f8a6 	bl	8012e28 <tcp_recv_null>
 8012cdc:	4603      	mov	r3, r0
 8012cde:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8012ce0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	d12b      	bne.n	8012d40 <tcp_process_refused_data+0xc8>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8012ce8:	7bbb      	ldrb	r3, [r7, #14]
 8012cea:	f003 0320 	and.w	r3, r3, #32
 8012cee:	2b00      	cmp	r3, #0
 8012cf0:	d034      	beq.n	8012d5c <tcp_process_refused_data+0xe4>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012cf6:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8012cfa:	4293      	cmp	r3, r2
 8012cfc:	d005      	beq.n	8012d0a <tcp_process_refused_data+0x92>
          pcb->rcv_wnd++;
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012d02:	3301      	adds	r3, #1
 8012d04:	b29a      	uxth	r2, r3
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012d10:	2b00      	cmp	r3, #0
 8012d12:	d00b      	beq.n	8012d2c <tcp_process_refused_data+0xb4>
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012d1a:	687b      	ldr	r3, [r7, #4]
 8012d1c:	6918      	ldr	r0, [r3, #16]
 8012d1e:	2300      	movs	r3, #0
 8012d20:	2200      	movs	r2, #0
 8012d22:	6879      	ldr	r1, [r7, #4]
 8012d24:	47a0      	blx	r4
 8012d26:	4603      	mov	r3, r0
 8012d28:	73fb      	strb	r3, [r7, #15]
 8012d2a:	e001      	b.n	8012d30 <tcp_process_refused_data+0xb8>
 8012d2c:	2300      	movs	r3, #0
 8012d2e:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8012d30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d34:	f113 0f0d 	cmn.w	r3, #13
 8012d38:	d110      	bne.n	8012d5c <tcp_process_refused_data+0xe4>
          return ERR_ABRT;
 8012d3a:	f06f 030c 	mvn.w	r3, #12
 8012d3e:	e00e      	b.n	8012d5e <tcp_process_refused_data+0xe6>
        }
      }
    } else if (err == ERR_ABRT) {
 8012d40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012d44:	f113 0f0d 	cmn.w	r3, #13
 8012d48:	d102      	bne.n	8012d50 <tcp_process_refused_data+0xd8>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8012d4a:	f06f 030c 	mvn.w	r3, #12
 8012d4e:	e006      	b.n	8012d5e <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	68ba      	ldr	r2, [r7, #8]
 8012d54:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8012d56:	f06f 0304 	mvn.w	r3, #4
 8012d5a:	e000      	b.n	8012d5e <tcp_process_refused_data+0xe6>
    }
  }
  return ERR_OK;
 8012d5c:	2300      	movs	r3, #0
}
 8012d5e:	4618      	mov	r0, r3
 8012d60:	3714      	adds	r7, #20
 8012d62:	46bd      	mov	sp, r7
 8012d64:	bd90      	pop	{r4, r7, pc}
 8012d66:	bf00      	nop
 8012d68:	0801ea58 	.word	0x0801ea58
 8012d6c:	0801ef68 	.word	0x0801ef68
 8012d70:	0801ea9c 	.word	0x0801ea9c

08012d74 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8012d74:	b580      	push	{r7, lr}
 8012d76:	b084      	sub	sp, #16
 8012d78:	af00      	add	r7, sp, #0
 8012d7a:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8012d7c:	e007      	b.n	8012d8e <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8012d7e:	687b      	ldr	r3, [r7, #4]
 8012d80:	681b      	ldr	r3, [r3, #0]
 8012d82:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8012d84:	6878      	ldr	r0, [r7, #4]
 8012d86:	f000 f80a 	bl	8012d9e <tcp_seg_free>
    seg = next;
 8012d8a:	68fb      	ldr	r3, [r7, #12]
 8012d8c:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d1f4      	bne.n	8012d7e <tcp_segs_free+0xa>
  }
}
 8012d94:	bf00      	nop
 8012d96:	bf00      	nop
 8012d98:	3710      	adds	r7, #16
 8012d9a:	46bd      	mov	sp, r7
 8012d9c:	bd80      	pop	{r7, pc}

08012d9e <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8012d9e:	b580      	push	{r7, lr}
 8012da0:	b082      	sub	sp, #8
 8012da2:	af00      	add	r7, sp, #0
 8012da4:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	d00c      	beq.n	8012dc6 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	685b      	ldr	r3, [r3, #4]
 8012db0:	2b00      	cmp	r3, #0
 8012db2:	d004      	beq.n	8012dbe <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	685b      	ldr	r3, [r3, #4]
 8012db8:	4618      	mov	r0, r3
 8012dba:	f7fe fb89 	bl	80114d0 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8012dbe:	6879      	ldr	r1, [r7, #4]
 8012dc0:	2003      	movs	r0, #3
 8012dc2:	f7fd fd0f 	bl	80107e4 <memp_free>
  }
}
 8012dc6:	bf00      	nop
 8012dc8:	3708      	adds	r7, #8
 8012dca:	46bd      	mov	sp, r7
 8012dcc:	bd80      	pop	{r7, pc}
	...

08012dd0 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8012dd0:	b580      	push	{r7, lr}
 8012dd2:	b084      	sub	sp, #16
 8012dd4:	af00      	add	r7, sp, #0
 8012dd6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d106      	bne.n	8012dec <tcp_seg_copy+0x1c>
 8012dde:	4b0f      	ldr	r3, [pc, #60]	; (8012e1c <tcp_seg_copy+0x4c>)
 8012de0:	f240 6282 	movw	r2, #1666	; 0x682
 8012de4:	490e      	ldr	r1, [pc, #56]	; (8012e20 <tcp_seg_copy+0x50>)
 8012de6:	480f      	ldr	r0, [pc, #60]	; (8012e24 <tcp_seg_copy+0x54>)
 8012de8:	f008 fa12 	bl	801b210 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8012dec:	2003      	movs	r0, #3
 8012dee:	f7fd fc89 	bl	8010704 <memp_malloc>
 8012df2:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8012df4:	68fb      	ldr	r3, [r7, #12]
 8012df6:	2b00      	cmp	r3, #0
 8012df8:	d101      	bne.n	8012dfe <tcp_seg_copy+0x2e>
    return NULL;
 8012dfa:	2300      	movs	r3, #0
 8012dfc:	e00a      	b.n	8012e14 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8012dfe:	2210      	movs	r2, #16
 8012e00:	6879      	ldr	r1, [r7, #4]
 8012e02:	68f8      	ldr	r0, [r7, #12]
 8012e04:	f008 fbe5 	bl	801b5d2 <memcpy>
  pbuf_ref(cseg->p);
 8012e08:	68fb      	ldr	r3, [r7, #12]
 8012e0a:	685b      	ldr	r3, [r3, #4]
 8012e0c:	4618      	mov	r0, r3
 8012e0e:	f7fe fbff 	bl	8011610 <pbuf_ref>
  return cseg;
 8012e12:	68fb      	ldr	r3, [r7, #12]
}
 8012e14:	4618      	mov	r0, r3
 8012e16:	3710      	adds	r7, #16
 8012e18:	46bd      	mov	sp, r7
 8012e1a:	bd80      	pop	{r7, pc}
 8012e1c:	0801ea58 	.word	0x0801ea58
 8012e20:	0801efac 	.word	0x0801efac
 8012e24:	0801ea9c 	.word	0x0801ea9c

08012e28 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8012e28:	b580      	push	{r7, lr}
 8012e2a:	b084      	sub	sp, #16
 8012e2c:	af00      	add	r7, sp, #0
 8012e2e:	60f8      	str	r0, [r7, #12]
 8012e30:	60b9      	str	r1, [r7, #8]
 8012e32:	607a      	str	r2, [r7, #4]
 8012e34:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8012e36:	68bb      	ldr	r3, [r7, #8]
 8012e38:	2b00      	cmp	r3, #0
 8012e3a:	d109      	bne.n	8012e50 <tcp_recv_null+0x28>
 8012e3c:	4b12      	ldr	r3, [pc, #72]	; (8012e88 <tcp_recv_null+0x60>)
 8012e3e:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8012e42:	4912      	ldr	r1, [pc, #72]	; (8012e8c <tcp_recv_null+0x64>)
 8012e44:	4812      	ldr	r0, [pc, #72]	; (8012e90 <tcp_recv_null+0x68>)
 8012e46:	f008 f9e3 	bl	801b210 <iprintf>
 8012e4a:	f06f 030f 	mvn.w	r3, #15
 8012e4e:	e016      	b.n	8012e7e <tcp_recv_null+0x56>

  if (p != NULL) {
 8012e50:	687b      	ldr	r3, [r7, #4]
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	d009      	beq.n	8012e6a <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	891b      	ldrh	r3, [r3, #8]
 8012e5a:	4619      	mov	r1, r3
 8012e5c:	68b8      	ldr	r0, [r7, #8]
 8012e5e:	f7ff f9b7 	bl	80121d0 <tcp_recved>
    pbuf_free(p);
 8012e62:	6878      	ldr	r0, [r7, #4]
 8012e64:	f7fe fb34 	bl	80114d0 <pbuf_free>
 8012e68:	e008      	b.n	8012e7c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8012e6a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012e6e:	2b00      	cmp	r3, #0
 8012e70:	d104      	bne.n	8012e7c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8012e72:	68b8      	ldr	r0, [r7, #8]
 8012e74:	f7ff f85c 	bl	8011f30 <tcp_close>
 8012e78:	4603      	mov	r3, r0
 8012e7a:	e000      	b.n	8012e7e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8012e7c:	2300      	movs	r3, #0
}
 8012e7e:	4618      	mov	r0, r3
 8012e80:	3710      	adds	r7, #16
 8012e82:	46bd      	mov	sp, r7
 8012e84:	bd80      	pop	{r7, pc}
 8012e86:	bf00      	nop
 8012e88:	0801ea58 	.word	0x0801ea58
 8012e8c:	0801efc8 	.word	0x0801efc8
 8012e90:	0801ea9c 	.word	0x0801ea9c

08012e94 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8012e94:	b580      	push	{r7, lr}
 8012e96:	b086      	sub	sp, #24
 8012e98:	af00      	add	r7, sp, #0
 8012e9a:	4603      	mov	r3, r0
 8012e9c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8012e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012ea2:	2b00      	cmp	r3, #0
 8012ea4:	db01      	blt.n	8012eaa <tcp_kill_prio+0x16>
 8012ea6:	79fb      	ldrb	r3, [r7, #7]
 8012ea8:	e000      	b.n	8012eac <tcp_kill_prio+0x18>
 8012eaa:	237f      	movs	r3, #127	; 0x7f
 8012eac:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8012eae:	7afb      	ldrb	r3, [r7, #11]
 8012eb0:	2b00      	cmp	r3, #0
 8012eb2:	d034      	beq.n	8012f1e <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8012eb4:	7afb      	ldrb	r3, [r7, #11]
 8012eb6:	3b01      	subs	r3, #1
 8012eb8:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8012eba:	2300      	movs	r3, #0
 8012ebc:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8012ebe:	2300      	movs	r3, #0
 8012ec0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012ec2:	4b19      	ldr	r3, [pc, #100]	; (8012f28 <tcp_kill_prio+0x94>)
 8012ec4:	681b      	ldr	r3, [r3, #0]
 8012ec6:	617b      	str	r3, [r7, #20]
 8012ec8:	e01f      	b.n	8012f0a <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8012eca:	697b      	ldr	r3, [r7, #20]
 8012ecc:	7d5b      	ldrb	r3, [r3, #21]
 8012ece:	7afa      	ldrb	r2, [r7, #11]
 8012ed0:	429a      	cmp	r2, r3
 8012ed2:	d80c      	bhi.n	8012eee <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8012ed4:	697b      	ldr	r3, [r7, #20]
 8012ed6:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8012ed8:	7afa      	ldrb	r2, [r7, #11]
 8012eda:	429a      	cmp	r2, r3
 8012edc:	d112      	bne.n	8012f04 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8012ede:	4b13      	ldr	r3, [pc, #76]	; (8012f2c <tcp_kill_prio+0x98>)
 8012ee0:	681a      	ldr	r2, [r3, #0]
 8012ee2:	697b      	ldr	r3, [r7, #20]
 8012ee4:	6a1b      	ldr	r3, [r3, #32]
 8012ee6:	1ad3      	subs	r3, r2, r3
 8012ee8:	68fa      	ldr	r2, [r7, #12]
 8012eea:	429a      	cmp	r2, r3
 8012eec:	d80a      	bhi.n	8012f04 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8012eee:	4b0f      	ldr	r3, [pc, #60]	; (8012f2c <tcp_kill_prio+0x98>)
 8012ef0:	681a      	ldr	r2, [r3, #0]
 8012ef2:	697b      	ldr	r3, [r7, #20]
 8012ef4:	6a1b      	ldr	r3, [r3, #32]
 8012ef6:	1ad3      	subs	r3, r2, r3
 8012ef8:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8012efa:	697b      	ldr	r3, [r7, #20]
 8012efc:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8012efe:	697b      	ldr	r3, [r7, #20]
 8012f00:	7d5b      	ldrb	r3, [r3, #21]
 8012f02:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012f04:	697b      	ldr	r3, [r7, #20]
 8012f06:	68db      	ldr	r3, [r3, #12]
 8012f08:	617b      	str	r3, [r7, #20]
 8012f0a:	697b      	ldr	r3, [r7, #20]
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	d1dc      	bne.n	8012eca <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8012f10:	693b      	ldr	r3, [r7, #16]
 8012f12:	2b00      	cmp	r3, #0
 8012f14:	d004      	beq.n	8012f20 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8012f16:	6938      	ldr	r0, [r7, #16]
 8012f18:	f7ff f8f4 	bl	8012104 <tcp_abort>
 8012f1c:	e000      	b.n	8012f20 <tcp_kill_prio+0x8c>
    return;
 8012f1e:	bf00      	nop
  }
}
 8012f20:	3718      	adds	r7, #24
 8012f22:	46bd      	mov	sp, r7
 8012f24:	bd80      	pop	{r7, pc}
 8012f26:	bf00      	nop
 8012f28:	200071b0 	.word	0x200071b0
 8012f2c:	200071a4 	.word	0x200071a4

08012f30 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8012f30:	b580      	push	{r7, lr}
 8012f32:	b086      	sub	sp, #24
 8012f34:	af00      	add	r7, sp, #0
 8012f36:	4603      	mov	r3, r0
 8012f38:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8012f3a:	79fb      	ldrb	r3, [r7, #7]
 8012f3c:	2b08      	cmp	r3, #8
 8012f3e:	d009      	beq.n	8012f54 <tcp_kill_state+0x24>
 8012f40:	79fb      	ldrb	r3, [r7, #7]
 8012f42:	2b09      	cmp	r3, #9
 8012f44:	d006      	beq.n	8012f54 <tcp_kill_state+0x24>
 8012f46:	4b1a      	ldr	r3, [pc, #104]	; (8012fb0 <tcp_kill_state+0x80>)
 8012f48:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8012f4c:	4919      	ldr	r1, [pc, #100]	; (8012fb4 <tcp_kill_state+0x84>)
 8012f4e:	481a      	ldr	r0, [pc, #104]	; (8012fb8 <tcp_kill_state+0x88>)
 8012f50:	f008 f95e 	bl	801b210 <iprintf>

  inactivity = 0;
 8012f54:	2300      	movs	r3, #0
 8012f56:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8012f58:	2300      	movs	r3, #0
 8012f5a:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012f5c:	4b17      	ldr	r3, [pc, #92]	; (8012fbc <tcp_kill_state+0x8c>)
 8012f5e:	681b      	ldr	r3, [r3, #0]
 8012f60:	617b      	str	r3, [r7, #20]
 8012f62:	e017      	b.n	8012f94 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8012f64:	697b      	ldr	r3, [r7, #20]
 8012f66:	7d1b      	ldrb	r3, [r3, #20]
 8012f68:	79fa      	ldrb	r2, [r7, #7]
 8012f6a:	429a      	cmp	r2, r3
 8012f6c:	d10f      	bne.n	8012f8e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8012f6e:	4b14      	ldr	r3, [pc, #80]	; (8012fc0 <tcp_kill_state+0x90>)
 8012f70:	681a      	ldr	r2, [r3, #0]
 8012f72:	697b      	ldr	r3, [r7, #20]
 8012f74:	6a1b      	ldr	r3, [r3, #32]
 8012f76:	1ad3      	subs	r3, r2, r3
 8012f78:	68fa      	ldr	r2, [r7, #12]
 8012f7a:	429a      	cmp	r2, r3
 8012f7c:	d807      	bhi.n	8012f8e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8012f7e:	4b10      	ldr	r3, [pc, #64]	; (8012fc0 <tcp_kill_state+0x90>)
 8012f80:	681a      	ldr	r2, [r3, #0]
 8012f82:	697b      	ldr	r3, [r7, #20]
 8012f84:	6a1b      	ldr	r3, [r3, #32]
 8012f86:	1ad3      	subs	r3, r2, r3
 8012f88:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8012f8a:	697b      	ldr	r3, [r7, #20]
 8012f8c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012f8e:	697b      	ldr	r3, [r7, #20]
 8012f90:	68db      	ldr	r3, [r3, #12]
 8012f92:	617b      	str	r3, [r7, #20]
 8012f94:	697b      	ldr	r3, [r7, #20]
 8012f96:	2b00      	cmp	r3, #0
 8012f98:	d1e4      	bne.n	8012f64 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8012f9a:	693b      	ldr	r3, [r7, #16]
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d003      	beq.n	8012fa8 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8012fa0:	2100      	movs	r1, #0
 8012fa2:	6938      	ldr	r0, [r7, #16]
 8012fa4:	f7fe fff0 	bl	8011f88 <tcp_abandon>
  }
}
 8012fa8:	bf00      	nop
 8012faa:	3718      	adds	r7, #24
 8012fac:	46bd      	mov	sp, r7
 8012fae:	bd80      	pop	{r7, pc}
 8012fb0:	0801ea58 	.word	0x0801ea58
 8012fb4:	0801efe4 	.word	0x0801efe4
 8012fb8:	0801ea9c 	.word	0x0801ea9c
 8012fbc:	200071b0 	.word	0x200071b0
 8012fc0:	200071a4 	.word	0x200071a4

08012fc4 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8012fc4:	b580      	push	{r7, lr}
 8012fc6:	b084      	sub	sp, #16
 8012fc8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8012fca:	2300      	movs	r3, #0
 8012fcc:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8012fce:	2300      	movs	r3, #0
 8012fd0:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012fd2:	4b12      	ldr	r3, [pc, #72]	; (801301c <tcp_kill_timewait+0x58>)
 8012fd4:	681b      	ldr	r3, [r3, #0]
 8012fd6:	60fb      	str	r3, [r7, #12]
 8012fd8:	e012      	b.n	8013000 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8012fda:	4b11      	ldr	r3, [pc, #68]	; (8013020 <tcp_kill_timewait+0x5c>)
 8012fdc:	681a      	ldr	r2, [r3, #0]
 8012fde:	68fb      	ldr	r3, [r7, #12]
 8012fe0:	6a1b      	ldr	r3, [r3, #32]
 8012fe2:	1ad3      	subs	r3, r2, r3
 8012fe4:	687a      	ldr	r2, [r7, #4]
 8012fe6:	429a      	cmp	r2, r3
 8012fe8:	d807      	bhi.n	8012ffa <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8012fea:	4b0d      	ldr	r3, [pc, #52]	; (8013020 <tcp_kill_timewait+0x5c>)
 8012fec:	681a      	ldr	r2, [r3, #0]
 8012fee:	68fb      	ldr	r3, [r7, #12]
 8012ff0:	6a1b      	ldr	r3, [r3, #32]
 8012ff2:	1ad3      	subs	r3, r2, r3
 8012ff4:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8012ff6:	68fb      	ldr	r3, [r7, #12]
 8012ff8:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012ffa:	68fb      	ldr	r3, [r7, #12]
 8012ffc:	68db      	ldr	r3, [r3, #12]
 8012ffe:	60fb      	str	r3, [r7, #12]
 8013000:	68fb      	ldr	r3, [r7, #12]
 8013002:	2b00      	cmp	r3, #0
 8013004:	d1e9      	bne.n	8012fda <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8013006:	68bb      	ldr	r3, [r7, #8]
 8013008:	2b00      	cmp	r3, #0
 801300a:	d002      	beq.n	8013012 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801300c:	68b8      	ldr	r0, [r7, #8]
 801300e:	f7ff f879 	bl	8012104 <tcp_abort>
  }
}
 8013012:	bf00      	nop
 8013014:	3710      	adds	r7, #16
 8013016:	46bd      	mov	sp, r7
 8013018:	bd80      	pop	{r7, pc}
 801301a:	bf00      	nop
 801301c:	200071b4 	.word	0x200071b4
 8013020:	200071a4 	.word	0x200071a4

08013024 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8013024:	b580      	push	{r7, lr}
 8013026:	b082      	sub	sp, #8
 8013028:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 801302a:	4b10      	ldr	r3, [pc, #64]	; (801306c <tcp_handle_closepend+0x48>)
 801302c:	681b      	ldr	r3, [r3, #0]
 801302e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8013030:	e014      	b.n	801305c <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8013032:	687b      	ldr	r3, [r7, #4]
 8013034:	68db      	ldr	r3, [r3, #12]
 8013036:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8013038:	687b      	ldr	r3, [r7, #4]
 801303a:	8b5b      	ldrh	r3, [r3, #26]
 801303c:	f003 0308 	and.w	r3, r3, #8
 8013040:	2b00      	cmp	r3, #0
 8013042:	d009      	beq.n	8013058 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8013044:	687b      	ldr	r3, [r7, #4]
 8013046:	8b5b      	ldrh	r3, [r3, #26]
 8013048:	f023 0308 	bic.w	r3, r3, #8
 801304c:	b29a      	uxth	r2, r3
 801304e:	687b      	ldr	r3, [r7, #4]
 8013050:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8013052:	6878      	ldr	r0, [r7, #4]
 8013054:	f7fe ff02 	bl	8011e5c <tcp_close_shutdown_fin>
    }
    pcb = next;
 8013058:	683b      	ldr	r3, [r7, #0]
 801305a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	2b00      	cmp	r3, #0
 8013060:	d1e7      	bne.n	8013032 <tcp_handle_closepend+0xe>
  }
}
 8013062:	bf00      	nop
 8013064:	bf00      	nop
 8013066:	3708      	adds	r7, #8
 8013068:	46bd      	mov	sp, r7
 801306a:	bd80      	pop	{r7, pc}
 801306c:	200071b0 	.word	0x200071b0

08013070 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8013070:	b580      	push	{r7, lr}
 8013072:	b084      	sub	sp, #16
 8013074:	af00      	add	r7, sp, #0
 8013076:	4603      	mov	r3, r0
 8013078:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801307a:	2001      	movs	r0, #1
 801307c:	f7fd fb42 	bl	8010704 <memp_malloc>
 8013080:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8013082:	68fb      	ldr	r3, [r7, #12]
 8013084:	2b00      	cmp	r3, #0
 8013086:	d126      	bne.n	80130d6 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8013088:	f7ff ffcc 	bl	8013024 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 801308c:	f7ff ff9a 	bl	8012fc4 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8013090:	2001      	movs	r0, #1
 8013092:	f7fd fb37 	bl	8010704 <memp_malloc>
 8013096:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8013098:	68fb      	ldr	r3, [r7, #12]
 801309a:	2b00      	cmp	r3, #0
 801309c:	d11b      	bne.n	80130d6 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 801309e:	2009      	movs	r0, #9
 80130a0:	f7ff ff46 	bl	8012f30 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80130a4:	2001      	movs	r0, #1
 80130a6:	f7fd fb2d 	bl	8010704 <memp_malloc>
 80130aa:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 80130ac:	68fb      	ldr	r3, [r7, #12]
 80130ae:	2b00      	cmp	r3, #0
 80130b0:	d111      	bne.n	80130d6 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 80130b2:	2008      	movs	r0, #8
 80130b4:	f7ff ff3c 	bl	8012f30 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80130b8:	2001      	movs	r0, #1
 80130ba:	f7fd fb23 	bl	8010704 <memp_malloc>
 80130be:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 80130c0:	68fb      	ldr	r3, [r7, #12]
 80130c2:	2b00      	cmp	r3, #0
 80130c4:	d107      	bne.n	80130d6 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 80130c6:	79fb      	ldrb	r3, [r7, #7]
 80130c8:	4618      	mov	r0, r3
 80130ca:	f7ff fee3 	bl	8012e94 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80130ce:	2001      	movs	r0, #1
 80130d0:	f7fd fb18 	bl	8010704 <memp_malloc>
 80130d4:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 80130d6:	68fb      	ldr	r3, [r7, #12]
 80130d8:	2b00      	cmp	r3, #0
 80130da:	d03f      	beq.n	801315c <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 80130dc:	229c      	movs	r2, #156	; 0x9c
 80130de:	2100      	movs	r1, #0
 80130e0:	68f8      	ldr	r0, [r7, #12]
 80130e2:	f008 f9eb 	bl	801b4bc <memset>
    pcb->prio = prio;
 80130e6:	68fb      	ldr	r3, [r7, #12]
 80130e8:	79fa      	ldrb	r2, [r7, #7]
 80130ea:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 80130ec:	68fb      	ldr	r3, [r7, #12]
 80130ee:	f241 62d0 	movw	r2, #5840	; 0x16d0
 80130f2:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	f241 62d0 	movw	r2, #5840	; 0x16d0
 80130fc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80130fe:	68fb      	ldr	r3, [r7, #12]
 8013100:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8013102:	68fb      	ldr	r3, [r7, #12]
 8013104:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8013106:	68fb      	ldr	r3, [r7, #12]
 8013108:	22ff      	movs	r2, #255	; 0xff
 801310a:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 801310c:	68fb      	ldr	r3, [r7, #12]
 801310e:	f44f 7206 	mov.w	r2, #536	; 0x218
 8013112:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8013114:	68fb      	ldr	r3, [r7, #12]
 8013116:	2206      	movs	r2, #6
 8013118:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 801311c:	68fb      	ldr	r3, [r7, #12]
 801311e:	2206      	movs	r2, #6
 8013120:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8013122:	68fb      	ldr	r3, [r7, #12]
 8013124:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013128:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 801312a:	68fb      	ldr	r3, [r7, #12]
 801312c:	2201      	movs	r2, #1
 801312e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8013132:	4b0d      	ldr	r3, [pc, #52]	; (8013168 <tcp_alloc+0xf8>)
 8013134:	681a      	ldr	r2, [r3, #0]
 8013136:	68fb      	ldr	r3, [r7, #12]
 8013138:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 801313a:	4b0c      	ldr	r3, [pc, #48]	; (801316c <tcp_alloc+0xfc>)
 801313c:	781a      	ldrb	r2, [r3, #0]
 801313e:	68fb      	ldr	r3, [r7, #12]
 8013140:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8013142:	68fb      	ldr	r3, [r7, #12]
 8013144:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8013148:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 801314c:	68fb      	ldr	r3, [r7, #12]
 801314e:	4a08      	ldr	r2, [pc, #32]	; (8013170 <tcp_alloc+0x100>)
 8013150:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8013154:	68fb      	ldr	r3, [r7, #12]
 8013156:	4a07      	ldr	r2, [pc, #28]	; (8013174 <tcp_alloc+0x104>)
 8013158:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 801315c:	68fb      	ldr	r3, [r7, #12]
}
 801315e:	4618      	mov	r0, r3
 8013160:	3710      	adds	r7, #16
 8013162:	46bd      	mov	sp, r7
 8013164:	bd80      	pop	{r7, pc}
 8013166:	bf00      	nop
 8013168:	200071a4 	.word	0x200071a4
 801316c:	200071ba 	.word	0x200071ba
 8013170:	08012e29 	.word	0x08012e29
 8013174:	006ddd00 	.word	0x006ddd00

08013178 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 8013178:	b580      	push	{r7, lr}
 801317a:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 801317c:	2040      	movs	r0, #64	; 0x40
 801317e:	f7ff ff77 	bl	8013070 <tcp_alloc>
 8013182:	4603      	mov	r3, r0
}
 8013184:	4618      	mov	r0, r3
 8013186:	bd80      	pop	{r7, pc}

08013188 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8013188:	b480      	push	{r7}
 801318a:	b083      	sub	sp, #12
 801318c:	af00      	add	r7, sp, #0
 801318e:	6078      	str	r0, [r7, #4]
 8013190:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	2b00      	cmp	r3, #0
 8013196:	d002      	beq.n	801319e <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8013198:	687b      	ldr	r3, [r7, #4]
 801319a:	683a      	ldr	r2, [r7, #0]
 801319c:	611a      	str	r2, [r3, #16]
  }
}
 801319e:	bf00      	nop
 80131a0:	370c      	adds	r7, #12
 80131a2:	46bd      	mov	sp, r7
 80131a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131a8:	4770      	bx	lr
	...

080131ac <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 80131ac:	b580      	push	{r7, lr}
 80131ae:	b082      	sub	sp, #8
 80131b0:	af00      	add	r7, sp, #0
 80131b2:	6078      	str	r0, [r7, #4]
 80131b4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	2b00      	cmp	r3, #0
 80131ba:	d00e      	beq.n	80131da <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	7d1b      	ldrb	r3, [r3, #20]
 80131c0:	2b01      	cmp	r3, #1
 80131c2:	d106      	bne.n	80131d2 <tcp_recv+0x26>
 80131c4:	4b07      	ldr	r3, [pc, #28]	; (80131e4 <tcp_recv+0x38>)
 80131c6:	f240 72df 	movw	r2, #2015	; 0x7df
 80131ca:	4907      	ldr	r1, [pc, #28]	; (80131e8 <tcp_recv+0x3c>)
 80131cc:	4807      	ldr	r0, [pc, #28]	; (80131ec <tcp_recv+0x40>)
 80131ce:	f008 f81f 	bl	801b210 <iprintf>
    pcb->recv = recv;
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	683a      	ldr	r2, [r7, #0]
 80131d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 80131da:	bf00      	nop
 80131dc:	3708      	adds	r7, #8
 80131de:	46bd      	mov	sp, r7
 80131e0:	bd80      	pop	{r7, pc}
 80131e2:	bf00      	nop
 80131e4:	0801ea58 	.word	0x0801ea58
 80131e8:	0801eff4 	.word	0x0801eff4
 80131ec:	0801ea9c 	.word	0x0801ea9c

080131f0 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 80131f0:	b580      	push	{r7, lr}
 80131f2:	b082      	sub	sp, #8
 80131f4:	af00      	add	r7, sp, #0
 80131f6:	6078      	str	r0, [r7, #4]
 80131f8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d00e      	beq.n	801321e <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	7d1b      	ldrb	r3, [r3, #20]
 8013204:	2b01      	cmp	r3, #1
 8013206:	d106      	bne.n	8013216 <tcp_sent+0x26>
 8013208:	4b07      	ldr	r3, [pc, #28]	; (8013228 <tcp_sent+0x38>)
 801320a:	f240 72f3 	movw	r2, #2035	; 0x7f3
 801320e:	4907      	ldr	r1, [pc, #28]	; (801322c <tcp_sent+0x3c>)
 8013210:	4807      	ldr	r0, [pc, #28]	; (8013230 <tcp_sent+0x40>)
 8013212:	f007 fffd 	bl	801b210 <iprintf>
    pcb->sent = sent;
 8013216:	687b      	ldr	r3, [r7, #4]
 8013218:	683a      	ldr	r2, [r7, #0]
 801321a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 801321e:	bf00      	nop
 8013220:	3708      	adds	r7, #8
 8013222:	46bd      	mov	sp, r7
 8013224:	bd80      	pop	{r7, pc}
 8013226:	bf00      	nop
 8013228:	0801ea58 	.word	0x0801ea58
 801322c:	0801f01c 	.word	0x0801f01c
 8013230:	0801ea9c 	.word	0x0801ea9c

08013234 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8013234:	b580      	push	{r7, lr}
 8013236:	b082      	sub	sp, #8
 8013238:	af00      	add	r7, sp, #0
 801323a:	6078      	str	r0, [r7, #4]
 801323c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	2b00      	cmp	r3, #0
 8013242:	d00e      	beq.n	8013262 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	7d1b      	ldrb	r3, [r3, #20]
 8013248:	2b01      	cmp	r3, #1
 801324a:	d106      	bne.n	801325a <tcp_err+0x26>
 801324c:	4b07      	ldr	r3, [pc, #28]	; (801326c <tcp_err+0x38>)
 801324e:	f640 020d 	movw	r2, #2061	; 0x80d
 8013252:	4907      	ldr	r1, [pc, #28]	; (8013270 <tcp_err+0x3c>)
 8013254:	4807      	ldr	r0, [pc, #28]	; (8013274 <tcp_err+0x40>)
 8013256:	f007 ffdb 	bl	801b210 <iprintf>
    pcb->errf = err;
 801325a:	687b      	ldr	r3, [r7, #4]
 801325c:	683a      	ldr	r2, [r7, #0]
 801325e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 8013262:	bf00      	nop
 8013264:	3708      	adds	r7, #8
 8013266:	46bd      	mov	sp, r7
 8013268:	bd80      	pop	{r7, pc}
 801326a:	bf00      	nop
 801326c:	0801ea58 	.word	0x0801ea58
 8013270:	0801f044 	.word	0x0801f044
 8013274:	0801ea9c 	.word	0x0801ea9c

08013278 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8013278:	b580      	push	{r7, lr}
 801327a:	b084      	sub	sp, #16
 801327c:	af00      	add	r7, sp, #0
 801327e:	60f8      	str	r0, [r7, #12]
 8013280:	60b9      	str	r1, [r7, #8]
 8013282:	4613      	mov	r3, r2
 8013284:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8013286:	68fb      	ldr	r3, [r7, #12]
 8013288:	2b00      	cmp	r3, #0
 801328a:	d107      	bne.n	801329c <tcp_poll+0x24>
 801328c:	4b0e      	ldr	r3, [pc, #56]	; (80132c8 <tcp_poll+0x50>)
 801328e:	f640 023d 	movw	r2, #2109	; 0x83d
 8013292:	490e      	ldr	r1, [pc, #56]	; (80132cc <tcp_poll+0x54>)
 8013294:	480e      	ldr	r0, [pc, #56]	; (80132d0 <tcp_poll+0x58>)
 8013296:	f007 ffbb 	bl	801b210 <iprintf>
 801329a:	e011      	b.n	80132c0 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 801329c:	68fb      	ldr	r3, [r7, #12]
 801329e:	7d1b      	ldrb	r3, [r3, #20]
 80132a0:	2b01      	cmp	r3, #1
 80132a2:	d106      	bne.n	80132b2 <tcp_poll+0x3a>
 80132a4:	4b08      	ldr	r3, [pc, #32]	; (80132c8 <tcp_poll+0x50>)
 80132a6:	f640 023e 	movw	r2, #2110	; 0x83e
 80132aa:	490a      	ldr	r1, [pc, #40]	; (80132d4 <tcp_poll+0x5c>)
 80132ac:	4808      	ldr	r0, [pc, #32]	; (80132d0 <tcp_poll+0x58>)
 80132ae:	f007 ffaf 	bl	801b210 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 80132b2:	68fb      	ldr	r3, [r7, #12]
 80132b4:	68ba      	ldr	r2, [r7, #8]
 80132b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 80132ba:	68fb      	ldr	r3, [r7, #12]
 80132bc:	79fa      	ldrb	r2, [r7, #7]
 80132be:	775a      	strb	r2, [r3, #29]
}
 80132c0:	3710      	adds	r7, #16
 80132c2:	46bd      	mov	sp, r7
 80132c4:	bd80      	pop	{r7, pc}
 80132c6:	bf00      	nop
 80132c8:	0801ea58 	.word	0x0801ea58
 80132cc:	0801f06c 	.word	0x0801f06c
 80132d0:	0801ea9c 	.word	0x0801ea9c
 80132d4:	0801f084 	.word	0x0801f084

080132d8 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 80132d8:	b580      	push	{r7, lr}
 80132da:	b082      	sub	sp, #8
 80132dc:	af00      	add	r7, sp, #0
 80132de:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	d107      	bne.n	80132f6 <tcp_pcb_purge+0x1e>
 80132e6:	4b21      	ldr	r3, [pc, #132]	; (801336c <tcp_pcb_purge+0x94>)
 80132e8:	f640 0251 	movw	r2, #2129	; 0x851
 80132ec:	4920      	ldr	r1, [pc, #128]	; (8013370 <tcp_pcb_purge+0x98>)
 80132ee:	4821      	ldr	r0, [pc, #132]	; (8013374 <tcp_pcb_purge+0x9c>)
 80132f0:	f007 ff8e 	bl	801b210 <iprintf>
 80132f4:	e037      	b.n	8013366 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	7d1b      	ldrb	r3, [r3, #20]
 80132fa:	2b00      	cmp	r3, #0
 80132fc:	d033      	beq.n	8013366 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 80132fe:	687b      	ldr	r3, [r7, #4]
 8013300:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8013302:	2b0a      	cmp	r3, #10
 8013304:	d02f      	beq.n	8013366 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 801330a:	2b01      	cmp	r3, #1
 801330c:	d02b      	beq.n	8013366 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013312:	2b00      	cmp	r3, #0
 8013314:	d007      	beq.n	8013326 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8013316:	687b      	ldr	r3, [r7, #4]
 8013318:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801331a:	4618      	mov	r0, r3
 801331c:	f7fe f8d8 	bl	80114d0 <pbuf_free>
      pcb->refused_data = NULL;
 8013320:	687b      	ldr	r3, [r7, #4]
 8013322:	2200      	movs	r2, #0
 8013324:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801332a:	2b00      	cmp	r3, #0
 801332c:	d002      	beq.n	8013334 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 801332e:	6878      	ldr	r0, [r7, #4]
 8013330:	f000 f986 	bl	8013640 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8013334:	687b      	ldr	r3, [r7, #4]
 8013336:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801333a:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013340:	4618      	mov	r0, r3
 8013342:	f7ff fd17 	bl	8012d74 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8013346:	687b      	ldr	r3, [r7, #4]
 8013348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801334a:	4618      	mov	r0, r3
 801334c:	f7ff fd12 	bl	8012d74 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	2200      	movs	r2, #0
 8013354:	66da      	str	r2, [r3, #108]	; 0x6c
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801335a:	687b      	ldr	r3, [r7, #4]
 801335c:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	2200      	movs	r2, #0
 8013362:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8013366:	3708      	adds	r7, #8
 8013368:	46bd      	mov	sp, r7
 801336a:	bd80      	pop	{r7, pc}
 801336c:	0801ea58 	.word	0x0801ea58
 8013370:	0801f0a4 	.word	0x0801f0a4
 8013374:	0801ea9c 	.word	0x0801ea9c

08013378 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8013378:	b580      	push	{r7, lr}
 801337a:	b084      	sub	sp, #16
 801337c:	af00      	add	r7, sp, #0
 801337e:	6078      	str	r0, [r7, #4]
 8013380:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8013382:	683b      	ldr	r3, [r7, #0]
 8013384:	2b00      	cmp	r3, #0
 8013386:	d106      	bne.n	8013396 <tcp_pcb_remove+0x1e>
 8013388:	4b3e      	ldr	r3, [pc, #248]	; (8013484 <tcp_pcb_remove+0x10c>)
 801338a:	f640 0283 	movw	r2, #2179	; 0x883
 801338e:	493e      	ldr	r1, [pc, #248]	; (8013488 <tcp_pcb_remove+0x110>)
 8013390:	483e      	ldr	r0, [pc, #248]	; (801348c <tcp_pcb_remove+0x114>)
 8013392:	f007 ff3d 	bl	801b210 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8013396:	687b      	ldr	r3, [r7, #4]
 8013398:	2b00      	cmp	r3, #0
 801339a:	d106      	bne.n	80133aa <tcp_pcb_remove+0x32>
 801339c:	4b39      	ldr	r3, [pc, #228]	; (8013484 <tcp_pcb_remove+0x10c>)
 801339e:	f640 0284 	movw	r2, #2180	; 0x884
 80133a2:	493b      	ldr	r1, [pc, #236]	; (8013490 <tcp_pcb_remove+0x118>)
 80133a4:	4839      	ldr	r0, [pc, #228]	; (801348c <tcp_pcb_remove+0x114>)
 80133a6:	f007 ff33 	bl	801b210 <iprintf>

  TCP_RMV(pcblist, pcb);
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	681b      	ldr	r3, [r3, #0]
 80133ae:	683a      	ldr	r2, [r7, #0]
 80133b0:	429a      	cmp	r2, r3
 80133b2:	d105      	bne.n	80133c0 <tcp_pcb_remove+0x48>
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	681b      	ldr	r3, [r3, #0]
 80133b8:	68da      	ldr	r2, [r3, #12]
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	601a      	str	r2, [r3, #0]
 80133be:	e013      	b.n	80133e8 <tcp_pcb_remove+0x70>
 80133c0:	687b      	ldr	r3, [r7, #4]
 80133c2:	681b      	ldr	r3, [r3, #0]
 80133c4:	60fb      	str	r3, [r7, #12]
 80133c6:	e00c      	b.n	80133e2 <tcp_pcb_remove+0x6a>
 80133c8:	68fb      	ldr	r3, [r7, #12]
 80133ca:	68db      	ldr	r3, [r3, #12]
 80133cc:	683a      	ldr	r2, [r7, #0]
 80133ce:	429a      	cmp	r2, r3
 80133d0:	d104      	bne.n	80133dc <tcp_pcb_remove+0x64>
 80133d2:	683b      	ldr	r3, [r7, #0]
 80133d4:	68da      	ldr	r2, [r3, #12]
 80133d6:	68fb      	ldr	r3, [r7, #12]
 80133d8:	60da      	str	r2, [r3, #12]
 80133da:	e005      	b.n	80133e8 <tcp_pcb_remove+0x70>
 80133dc:	68fb      	ldr	r3, [r7, #12]
 80133de:	68db      	ldr	r3, [r3, #12]
 80133e0:	60fb      	str	r3, [r7, #12]
 80133e2:	68fb      	ldr	r3, [r7, #12]
 80133e4:	2b00      	cmp	r3, #0
 80133e6:	d1ef      	bne.n	80133c8 <tcp_pcb_remove+0x50>
 80133e8:	683b      	ldr	r3, [r7, #0]
 80133ea:	2200      	movs	r2, #0
 80133ec:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 80133ee:	6838      	ldr	r0, [r7, #0]
 80133f0:	f7ff ff72 	bl	80132d8 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 80133f4:	683b      	ldr	r3, [r7, #0]
 80133f6:	7d1b      	ldrb	r3, [r3, #20]
 80133f8:	2b0a      	cmp	r3, #10
 80133fa:	d013      	beq.n	8013424 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 80133fc:	683b      	ldr	r3, [r7, #0]
 80133fe:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8013400:	2b01      	cmp	r3, #1
 8013402:	d00f      	beq.n	8013424 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8013404:	683b      	ldr	r3, [r7, #0]
 8013406:	8b5b      	ldrh	r3, [r3, #26]
 8013408:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 801340c:	2b00      	cmp	r3, #0
 801340e:	d009      	beq.n	8013424 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8013410:	683b      	ldr	r3, [r7, #0]
 8013412:	8b5b      	ldrh	r3, [r3, #26]
 8013414:	f043 0302 	orr.w	r3, r3, #2
 8013418:	b29a      	uxth	r2, r3
 801341a:	683b      	ldr	r3, [r7, #0]
 801341c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801341e:	6838      	ldr	r0, [r7, #0]
 8013420:	f003 fbc6 	bl	8016bb0 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8013424:	683b      	ldr	r3, [r7, #0]
 8013426:	7d1b      	ldrb	r3, [r3, #20]
 8013428:	2b01      	cmp	r3, #1
 801342a:	d020      	beq.n	801346e <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 801342c:	683b      	ldr	r3, [r7, #0]
 801342e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013430:	2b00      	cmp	r3, #0
 8013432:	d006      	beq.n	8013442 <tcp_pcb_remove+0xca>
 8013434:	4b13      	ldr	r3, [pc, #76]	; (8013484 <tcp_pcb_remove+0x10c>)
 8013436:	f640 0293 	movw	r2, #2195	; 0x893
 801343a:	4916      	ldr	r1, [pc, #88]	; (8013494 <tcp_pcb_remove+0x11c>)
 801343c:	4813      	ldr	r0, [pc, #76]	; (801348c <tcp_pcb_remove+0x114>)
 801343e:	f007 fee7 	bl	801b210 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8013442:	683b      	ldr	r3, [r7, #0]
 8013444:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013446:	2b00      	cmp	r3, #0
 8013448:	d006      	beq.n	8013458 <tcp_pcb_remove+0xe0>
 801344a:	4b0e      	ldr	r3, [pc, #56]	; (8013484 <tcp_pcb_remove+0x10c>)
 801344c:	f640 0294 	movw	r2, #2196	; 0x894
 8013450:	4911      	ldr	r1, [pc, #68]	; (8013498 <tcp_pcb_remove+0x120>)
 8013452:	480e      	ldr	r0, [pc, #56]	; (801348c <tcp_pcb_remove+0x114>)
 8013454:	f007 fedc 	bl	801b210 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8013458:	683b      	ldr	r3, [r7, #0]
 801345a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801345c:	2b00      	cmp	r3, #0
 801345e:	d006      	beq.n	801346e <tcp_pcb_remove+0xf6>
 8013460:	4b08      	ldr	r3, [pc, #32]	; (8013484 <tcp_pcb_remove+0x10c>)
 8013462:	f640 0296 	movw	r2, #2198	; 0x896
 8013466:	490d      	ldr	r1, [pc, #52]	; (801349c <tcp_pcb_remove+0x124>)
 8013468:	4808      	ldr	r0, [pc, #32]	; (801348c <tcp_pcb_remove+0x114>)
 801346a:	f007 fed1 	bl	801b210 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 801346e:	683b      	ldr	r3, [r7, #0]
 8013470:	2200      	movs	r2, #0
 8013472:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8013474:	683b      	ldr	r3, [r7, #0]
 8013476:	2200      	movs	r2, #0
 8013478:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 801347a:	bf00      	nop
 801347c:	3710      	adds	r7, #16
 801347e:	46bd      	mov	sp, r7
 8013480:	bd80      	pop	{r7, pc}
 8013482:	bf00      	nop
 8013484:	0801ea58 	.word	0x0801ea58
 8013488:	0801f0c0 	.word	0x0801f0c0
 801348c:	0801ea9c 	.word	0x0801ea9c
 8013490:	0801f0dc 	.word	0x0801f0dc
 8013494:	0801f0fc 	.word	0x0801f0fc
 8013498:	0801f114 	.word	0x0801f114
 801349c:	0801f130 	.word	0x0801f130

080134a0 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 80134a0:	b580      	push	{r7, lr}
 80134a2:	b082      	sub	sp, #8
 80134a4:	af00      	add	r7, sp, #0
 80134a6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80134a8:	687b      	ldr	r3, [r7, #4]
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d106      	bne.n	80134bc <tcp_next_iss+0x1c>
 80134ae:	4b0a      	ldr	r3, [pc, #40]	; (80134d8 <tcp_next_iss+0x38>)
 80134b0:	f640 02af 	movw	r2, #2223	; 0x8af
 80134b4:	4909      	ldr	r1, [pc, #36]	; (80134dc <tcp_next_iss+0x3c>)
 80134b6:	480a      	ldr	r0, [pc, #40]	; (80134e0 <tcp_next_iss+0x40>)
 80134b8:	f007 feaa 	bl	801b210 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80134bc:	4b09      	ldr	r3, [pc, #36]	; (80134e4 <tcp_next_iss+0x44>)
 80134be:	681a      	ldr	r2, [r3, #0]
 80134c0:	4b09      	ldr	r3, [pc, #36]	; (80134e8 <tcp_next_iss+0x48>)
 80134c2:	681b      	ldr	r3, [r3, #0]
 80134c4:	4413      	add	r3, r2
 80134c6:	4a07      	ldr	r2, [pc, #28]	; (80134e4 <tcp_next_iss+0x44>)
 80134c8:	6013      	str	r3, [r2, #0]
  return iss;
 80134ca:	4b06      	ldr	r3, [pc, #24]	; (80134e4 <tcp_next_iss+0x44>)
 80134cc:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80134ce:	4618      	mov	r0, r3
 80134d0:	3708      	adds	r7, #8
 80134d2:	46bd      	mov	sp, r7
 80134d4:	bd80      	pop	{r7, pc}
 80134d6:	bf00      	nop
 80134d8:	0801ea58 	.word	0x0801ea58
 80134dc:	0801f148 	.word	0x0801f148
 80134e0:	0801ea9c 	.word	0x0801ea9c
 80134e4:	2000005c 	.word	0x2000005c
 80134e8:	200071a4 	.word	0x200071a4

080134ec <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 80134ec:	b580      	push	{r7, lr}
 80134ee:	b086      	sub	sp, #24
 80134f0:	af00      	add	r7, sp, #0
 80134f2:	4603      	mov	r3, r0
 80134f4:	60b9      	str	r1, [r7, #8]
 80134f6:	607a      	str	r2, [r7, #4]
 80134f8:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 80134fa:	687b      	ldr	r3, [r7, #4]
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d106      	bne.n	801350e <tcp_eff_send_mss_netif+0x22>
 8013500:	4b14      	ldr	r3, [pc, #80]	; (8013554 <tcp_eff_send_mss_netif+0x68>)
 8013502:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8013506:	4914      	ldr	r1, [pc, #80]	; (8013558 <tcp_eff_send_mss_netif+0x6c>)
 8013508:	4814      	ldr	r0, [pc, #80]	; (801355c <tcp_eff_send_mss_netif+0x70>)
 801350a:	f007 fe81 	bl	801b210 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801350e:	68bb      	ldr	r3, [r7, #8]
 8013510:	2b00      	cmp	r3, #0
 8013512:	d101      	bne.n	8013518 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8013514:	89fb      	ldrh	r3, [r7, #14]
 8013516:	e019      	b.n	801354c <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8013518:	68bb      	ldr	r3, [r7, #8]
 801351a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801351c:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801351e:	8afb      	ldrh	r3, [r7, #22]
 8013520:	2b00      	cmp	r3, #0
 8013522:	d012      	beq.n	801354a <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8013524:	2328      	movs	r3, #40	; 0x28
 8013526:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8013528:	8afa      	ldrh	r2, [r7, #22]
 801352a:	8abb      	ldrh	r3, [r7, #20]
 801352c:	429a      	cmp	r2, r3
 801352e:	d904      	bls.n	801353a <tcp_eff_send_mss_netif+0x4e>
 8013530:	8afa      	ldrh	r2, [r7, #22]
 8013532:	8abb      	ldrh	r3, [r7, #20]
 8013534:	1ad3      	subs	r3, r2, r3
 8013536:	b29b      	uxth	r3, r3
 8013538:	e000      	b.n	801353c <tcp_eff_send_mss_netif+0x50>
 801353a:	2300      	movs	r3, #0
 801353c:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 801353e:	8a7a      	ldrh	r2, [r7, #18]
 8013540:	89fb      	ldrh	r3, [r7, #14]
 8013542:	4293      	cmp	r3, r2
 8013544:	bf28      	it	cs
 8013546:	4613      	movcs	r3, r2
 8013548:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801354a:	89fb      	ldrh	r3, [r7, #14]
}
 801354c:	4618      	mov	r0, r3
 801354e:	3718      	adds	r7, #24
 8013550:	46bd      	mov	sp, r7
 8013552:	bd80      	pop	{r7, pc}
 8013554:	0801ea58 	.word	0x0801ea58
 8013558:	0801f164 	.word	0x0801f164
 801355c:	0801ea9c 	.word	0x0801ea9c

08013560 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8013560:	b580      	push	{r7, lr}
 8013562:	b084      	sub	sp, #16
 8013564:	af00      	add	r7, sp, #0
 8013566:	6078      	str	r0, [r7, #4]
 8013568:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801356a:	683b      	ldr	r3, [r7, #0]
 801356c:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801356e:	687b      	ldr	r3, [r7, #4]
 8013570:	2b00      	cmp	r3, #0
 8013572:	d119      	bne.n	80135a8 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8013574:	4b10      	ldr	r3, [pc, #64]	; (80135b8 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8013576:	f44f 6210 	mov.w	r2, #2304	; 0x900
 801357a:	4910      	ldr	r1, [pc, #64]	; (80135bc <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 801357c:	4810      	ldr	r0, [pc, #64]	; (80135c0 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 801357e:	f007 fe47 	bl	801b210 <iprintf>

  while (pcb != NULL) {
 8013582:	e011      	b.n	80135a8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8013584:	68fb      	ldr	r3, [r7, #12]
 8013586:	681a      	ldr	r2, [r3, #0]
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	681b      	ldr	r3, [r3, #0]
 801358c:	429a      	cmp	r2, r3
 801358e:	d108      	bne.n	80135a2 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8013590:	68fb      	ldr	r3, [r7, #12]
 8013592:	68db      	ldr	r3, [r3, #12]
 8013594:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8013596:	68f8      	ldr	r0, [r7, #12]
 8013598:	f7fe fdb4 	bl	8012104 <tcp_abort>
      pcb = next;
 801359c:	68bb      	ldr	r3, [r7, #8]
 801359e:	60fb      	str	r3, [r7, #12]
 80135a0:	e002      	b.n	80135a8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 80135a2:	68fb      	ldr	r3, [r7, #12]
 80135a4:	68db      	ldr	r3, [r3, #12]
 80135a6:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80135a8:	68fb      	ldr	r3, [r7, #12]
 80135aa:	2b00      	cmp	r3, #0
 80135ac:	d1ea      	bne.n	8013584 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80135ae:	bf00      	nop
 80135b0:	bf00      	nop
 80135b2:	3710      	adds	r7, #16
 80135b4:	46bd      	mov	sp, r7
 80135b6:	bd80      	pop	{r7, pc}
 80135b8:	0801ea58 	.word	0x0801ea58
 80135bc:	0801f18c 	.word	0x0801f18c
 80135c0:	0801ea9c 	.word	0x0801ea9c

080135c4 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80135c4:	b580      	push	{r7, lr}
 80135c6:	b084      	sub	sp, #16
 80135c8:	af00      	add	r7, sp, #0
 80135ca:	6078      	str	r0, [r7, #4]
 80135cc:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	2b00      	cmp	r3, #0
 80135d2:	d02a      	beq.n	801362a <tcp_netif_ip_addr_changed+0x66>
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	681b      	ldr	r3, [r3, #0]
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d026      	beq.n	801362a <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80135dc:	4b15      	ldr	r3, [pc, #84]	; (8013634 <tcp_netif_ip_addr_changed+0x70>)
 80135de:	681b      	ldr	r3, [r3, #0]
 80135e0:	4619      	mov	r1, r3
 80135e2:	6878      	ldr	r0, [r7, #4]
 80135e4:	f7ff ffbc 	bl	8013560 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80135e8:	4b13      	ldr	r3, [pc, #76]	; (8013638 <tcp_netif_ip_addr_changed+0x74>)
 80135ea:	681b      	ldr	r3, [r3, #0]
 80135ec:	4619      	mov	r1, r3
 80135ee:	6878      	ldr	r0, [r7, #4]
 80135f0:	f7ff ffb6 	bl	8013560 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80135f4:	683b      	ldr	r3, [r7, #0]
 80135f6:	2b00      	cmp	r3, #0
 80135f8:	d017      	beq.n	801362a <tcp_netif_ip_addr_changed+0x66>
 80135fa:	683b      	ldr	r3, [r7, #0]
 80135fc:	681b      	ldr	r3, [r3, #0]
 80135fe:	2b00      	cmp	r3, #0
 8013600:	d013      	beq.n	801362a <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013602:	4b0e      	ldr	r3, [pc, #56]	; (801363c <tcp_netif_ip_addr_changed+0x78>)
 8013604:	681b      	ldr	r3, [r3, #0]
 8013606:	60fb      	str	r3, [r7, #12]
 8013608:	e00c      	b.n	8013624 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801360a:	68fb      	ldr	r3, [r7, #12]
 801360c:	681a      	ldr	r2, [r3, #0]
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	681b      	ldr	r3, [r3, #0]
 8013612:	429a      	cmp	r2, r3
 8013614:	d103      	bne.n	801361e <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8013616:	683b      	ldr	r3, [r7, #0]
 8013618:	681a      	ldr	r2, [r3, #0]
 801361a:	68fb      	ldr	r3, [r7, #12]
 801361c:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801361e:	68fb      	ldr	r3, [r7, #12]
 8013620:	68db      	ldr	r3, [r3, #12]
 8013622:	60fb      	str	r3, [r7, #12]
 8013624:	68fb      	ldr	r3, [r7, #12]
 8013626:	2b00      	cmp	r3, #0
 8013628:	d1ef      	bne.n	801360a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801362a:	bf00      	nop
 801362c:	3710      	adds	r7, #16
 801362e:	46bd      	mov	sp, r7
 8013630:	bd80      	pop	{r7, pc}
 8013632:	bf00      	nop
 8013634:	200071b0 	.word	0x200071b0
 8013638:	200071a8 	.word	0x200071a8
 801363c:	200071ac 	.word	0x200071ac

08013640 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8013640:	b580      	push	{r7, lr}
 8013642:	b082      	sub	sp, #8
 8013644:	af00      	add	r7, sp, #0
 8013646:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801364c:	2b00      	cmp	r3, #0
 801364e:	d007      	beq.n	8013660 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013654:	4618      	mov	r0, r3
 8013656:	f7ff fb8d 	bl	8012d74 <tcp_segs_free>
    pcb->ooseq = NULL;
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	2200      	movs	r2, #0
 801365e:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8013660:	bf00      	nop
 8013662:	3708      	adds	r7, #8
 8013664:	46bd      	mov	sp, r7
 8013666:	bd80      	pop	{r7, pc}

08013668 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8013668:	b590      	push	{r4, r7, lr}
 801366a:	b08d      	sub	sp, #52	; 0x34
 801366c:	af04      	add	r7, sp, #16
 801366e:	6078      	str	r0, [r7, #4]
 8013670:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	2b00      	cmp	r3, #0
 8013676:	d105      	bne.n	8013684 <tcp_input+0x1c>
 8013678:	4b9b      	ldr	r3, [pc, #620]	; (80138e8 <tcp_input+0x280>)
 801367a:	2283      	movs	r2, #131	; 0x83
 801367c:	499b      	ldr	r1, [pc, #620]	; (80138ec <tcp_input+0x284>)
 801367e:	489c      	ldr	r0, [pc, #624]	; (80138f0 <tcp_input+0x288>)
 8013680:	f007 fdc6 	bl	801b210 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	685b      	ldr	r3, [r3, #4]
 8013688:	4a9a      	ldr	r2, [pc, #616]	; (80138f4 <tcp_input+0x28c>)
 801368a:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	895b      	ldrh	r3, [r3, #10]
 8013690:	2b13      	cmp	r3, #19
 8013692:	f240 83d1 	bls.w	8013e38 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8013696:	4b98      	ldr	r3, [pc, #608]	; (80138f8 <tcp_input+0x290>)
 8013698:	695b      	ldr	r3, [r3, #20]
 801369a:	4a97      	ldr	r2, [pc, #604]	; (80138f8 <tcp_input+0x290>)
 801369c:	6812      	ldr	r2, [r2, #0]
 801369e:	4611      	mov	r1, r2
 80136a0:	4618      	mov	r0, r3
 80136a2:	f006 f895 	bl	80197d0 <ip4_addr_isbroadcast_u32>
 80136a6:	4603      	mov	r3, r0
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	f040 83c7 	bne.w	8013e3c <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80136ae:	4b92      	ldr	r3, [pc, #584]	; (80138f8 <tcp_input+0x290>)
 80136b0:	695b      	ldr	r3, [r3, #20]
 80136b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80136b6:	2be0      	cmp	r3, #224	; 0xe0
 80136b8:	f000 83c0 	beq.w	8013e3c <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80136bc:	4b8d      	ldr	r3, [pc, #564]	; (80138f4 <tcp_input+0x28c>)
 80136be:	681b      	ldr	r3, [r3, #0]
 80136c0:	899b      	ldrh	r3, [r3, #12]
 80136c2:	b29b      	uxth	r3, r3
 80136c4:	4618      	mov	r0, r3
 80136c6:	f7fc faff 	bl	800fcc8 <lwip_htons>
 80136ca:	4603      	mov	r3, r0
 80136cc:	0b1b      	lsrs	r3, r3, #12
 80136ce:	b29b      	uxth	r3, r3
 80136d0:	b2db      	uxtb	r3, r3
 80136d2:	009b      	lsls	r3, r3, #2
 80136d4:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80136d6:	7cbb      	ldrb	r3, [r7, #18]
 80136d8:	2b13      	cmp	r3, #19
 80136da:	f240 83b1 	bls.w	8013e40 <tcp_input+0x7d8>
 80136de:	7cbb      	ldrb	r3, [r7, #18]
 80136e0:	b29a      	uxth	r2, r3
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	891b      	ldrh	r3, [r3, #8]
 80136e6:	429a      	cmp	r2, r3
 80136e8:	f200 83aa 	bhi.w	8013e40 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 80136ec:	7cbb      	ldrb	r3, [r7, #18]
 80136ee:	b29b      	uxth	r3, r3
 80136f0:	3b14      	subs	r3, #20
 80136f2:	b29a      	uxth	r2, r3
 80136f4:	4b81      	ldr	r3, [pc, #516]	; (80138fc <tcp_input+0x294>)
 80136f6:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 80136f8:	4b81      	ldr	r3, [pc, #516]	; (8013900 <tcp_input+0x298>)
 80136fa:	2200      	movs	r2, #0
 80136fc:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	895a      	ldrh	r2, [r3, #10]
 8013702:	7cbb      	ldrb	r3, [r7, #18]
 8013704:	b29b      	uxth	r3, r3
 8013706:	429a      	cmp	r2, r3
 8013708:	d309      	bcc.n	801371e <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801370a:	4b7c      	ldr	r3, [pc, #496]	; (80138fc <tcp_input+0x294>)
 801370c:	881a      	ldrh	r2, [r3, #0]
 801370e:	4b7d      	ldr	r3, [pc, #500]	; (8013904 <tcp_input+0x29c>)
 8013710:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8013712:	7cbb      	ldrb	r3, [r7, #18]
 8013714:	4619      	mov	r1, r3
 8013716:	6878      	ldr	r0, [r7, #4]
 8013718:	f7fd fe54 	bl	80113c4 <pbuf_remove_header>
 801371c:	e04e      	b.n	80137bc <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801371e:	687b      	ldr	r3, [r7, #4]
 8013720:	681b      	ldr	r3, [r3, #0]
 8013722:	2b00      	cmp	r3, #0
 8013724:	d105      	bne.n	8013732 <tcp_input+0xca>
 8013726:	4b70      	ldr	r3, [pc, #448]	; (80138e8 <tcp_input+0x280>)
 8013728:	22c2      	movs	r2, #194	; 0xc2
 801372a:	4977      	ldr	r1, [pc, #476]	; (8013908 <tcp_input+0x2a0>)
 801372c:	4870      	ldr	r0, [pc, #448]	; (80138f0 <tcp_input+0x288>)
 801372e:	f007 fd6f 	bl	801b210 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8013732:	2114      	movs	r1, #20
 8013734:	6878      	ldr	r0, [r7, #4]
 8013736:	f7fd fe45 	bl	80113c4 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	895a      	ldrh	r2, [r3, #10]
 801373e:	4b71      	ldr	r3, [pc, #452]	; (8013904 <tcp_input+0x29c>)
 8013740:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8013742:	4b6e      	ldr	r3, [pc, #440]	; (80138fc <tcp_input+0x294>)
 8013744:	881a      	ldrh	r2, [r3, #0]
 8013746:	4b6f      	ldr	r3, [pc, #444]	; (8013904 <tcp_input+0x29c>)
 8013748:	881b      	ldrh	r3, [r3, #0]
 801374a:	1ad3      	subs	r3, r2, r3
 801374c:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 801374e:	4b6d      	ldr	r3, [pc, #436]	; (8013904 <tcp_input+0x29c>)
 8013750:	881b      	ldrh	r3, [r3, #0]
 8013752:	4619      	mov	r1, r3
 8013754:	6878      	ldr	r0, [r7, #4]
 8013756:	f7fd fe35 	bl	80113c4 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	681b      	ldr	r3, [r3, #0]
 801375e:	895b      	ldrh	r3, [r3, #10]
 8013760:	8a3a      	ldrh	r2, [r7, #16]
 8013762:	429a      	cmp	r2, r3
 8013764:	f200 836e 	bhi.w	8013e44 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	681b      	ldr	r3, [r3, #0]
 801376c:	685b      	ldr	r3, [r3, #4]
 801376e:	4a64      	ldr	r2, [pc, #400]	; (8013900 <tcp_input+0x298>)
 8013770:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	681b      	ldr	r3, [r3, #0]
 8013776:	8a3a      	ldrh	r2, [r7, #16]
 8013778:	4611      	mov	r1, r2
 801377a:	4618      	mov	r0, r3
 801377c:	f7fd fe22 	bl	80113c4 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8013780:	687b      	ldr	r3, [r7, #4]
 8013782:	891a      	ldrh	r2, [r3, #8]
 8013784:	8a3b      	ldrh	r3, [r7, #16]
 8013786:	1ad3      	subs	r3, r2, r3
 8013788:	b29a      	uxth	r2, r3
 801378a:	687b      	ldr	r3, [r7, #4]
 801378c:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	895b      	ldrh	r3, [r3, #10]
 8013792:	2b00      	cmp	r3, #0
 8013794:	d005      	beq.n	80137a2 <tcp_input+0x13a>
 8013796:	4b54      	ldr	r3, [pc, #336]	; (80138e8 <tcp_input+0x280>)
 8013798:	22df      	movs	r2, #223	; 0xdf
 801379a:	495c      	ldr	r1, [pc, #368]	; (801390c <tcp_input+0x2a4>)
 801379c:	4854      	ldr	r0, [pc, #336]	; (80138f0 <tcp_input+0x288>)
 801379e:	f007 fd37 	bl	801b210 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80137a2:	687b      	ldr	r3, [r7, #4]
 80137a4:	891a      	ldrh	r2, [r3, #8]
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	681b      	ldr	r3, [r3, #0]
 80137aa:	891b      	ldrh	r3, [r3, #8]
 80137ac:	429a      	cmp	r2, r3
 80137ae:	d005      	beq.n	80137bc <tcp_input+0x154>
 80137b0:	4b4d      	ldr	r3, [pc, #308]	; (80138e8 <tcp_input+0x280>)
 80137b2:	22e0      	movs	r2, #224	; 0xe0
 80137b4:	4956      	ldr	r1, [pc, #344]	; (8013910 <tcp_input+0x2a8>)
 80137b6:	484e      	ldr	r0, [pc, #312]	; (80138f0 <tcp_input+0x288>)
 80137b8:	f007 fd2a 	bl	801b210 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80137bc:	4b4d      	ldr	r3, [pc, #308]	; (80138f4 <tcp_input+0x28c>)
 80137be:	681b      	ldr	r3, [r3, #0]
 80137c0:	881b      	ldrh	r3, [r3, #0]
 80137c2:	b29b      	uxth	r3, r3
 80137c4:	4a4b      	ldr	r2, [pc, #300]	; (80138f4 <tcp_input+0x28c>)
 80137c6:	6814      	ldr	r4, [r2, #0]
 80137c8:	4618      	mov	r0, r3
 80137ca:	f7fc fa7d 	bl	800fcc8 <lwip_htons>
 80137ce:	4603      	mov	r3, r0
 80137d0:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80137d2:	4b48      	ldr	r3, [pc, #288]	; (80138f4 <tcp_input+0x28c>)
 80137d4:	681b      	ldr	r3, [r3, #0]
 80137d6:	885b      	ldrh	r3, [r3, #2]
 80137d8:	b29b      	uxth	r3, r3
 80137da:	4a46      	ldr	r2, [pc, #280]	; (80138f4 <tcp_input+0x28c>)
 80137dc:	6814      	ldr	r4, [r2, #0]
 80137de:	4618      	mov	r0, r3
 80137e0:	f7fc fa72 	bl	800fcc8 <lwip_htons>
 80137e4:	4603      	mov	r3, r0
 80137e6:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80137e8:	4b42      	ldr	r3, [pc, #264]	; (80138f4 <tcp_input+0x28c>)
 80137ea:	681b      	ldr	r3, [r3, #0]
 80137ec:	685b      	ldr	r3, [r3, #4]
 80137ee:	4a41      	ldr	r2, [pc, #260]	; (80138f4 <tcp_input+0x28c>)
 80137f0:	6814      	ldr	r4, [r2, #0]
 80137f2:	4618      	mov	r0, r3
 80137f4:	f7fc fa7d 	bl	800fcf2 <lwip_htonl>
 80137f8:	4603      	mov	r3, r0
 80137fa:	6063      	str	r3, [r4, #4]
 80137fc:	6863      	ldr	r3, [r4, #4]
 80137fe:	4a45      	ldr	r2, [pc, #276]	; (8013914 <tcp_input+0x2ac>)
 8013800:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8013802:	4b3c      	ldr	r3, [pc, #240]	; (80138f4 <tcp_input+0x28c>)
 8013804:	681b      	ldr	r3, [r3, #0]
 8013806:	689b      	ldr	r3, [r3, #8]
 8013808:	4a3a      	ldr	r2, [pc, #232]	; (80138f4 <tcp_input+0x28c>)
 801380a:	6814      	ldr	r4, [r2, #0]
 801380c:	4618      	mov	r0, r3
 801380e:	f7fc fa70 	bl	800fcf2 <lwip_htonl>
 8013812:	4603      	mov	r3, r0
 8013814:	60a3      	str	r3, [r4, #8]
 8013816:	68a3      	ldr	r3, [r4, #8]
 8013818:	4a3f      	ldr	r2, [pc, #252]	; (8013918 <tcp_input+0x2b0>)
 801381a:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801381c:	4b35      	ldr	r3, [pc, #212]	; (80138f4 <tcp_input+0x28c>)
 801381e:	681b      	ldr	r3, [r3, #0]
 8013820:	89db      	ldrh	r3, [r3, #14]
 8013822:	b29b      	uxth	r3, r3
 8013824:	4a33      	ldr	r2, [pc, #204]	; (80138f4 <tcp_input+0x28c>)
 8013826:	6814      	ldr	r4, [r2, #0]
 8013828:	4618      	mov	r0, r3
 801382a:	f7fc fa4d 	bl	800fcc8 <lwip_htons>
 801382e:	4603      	mov	r3, r0
 8013830:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8013832:	4b30      	ldr	r3, [pc, #192]	; (80138f4 <tcp_input+0x28c>)
 8013834:	681b      	ldr	r3, [r3, #0]
 8013836:	899b      	ldrh	r3, [r3, #12]
 8013838:	b29b      	uxth	r3, r3
 801383a:	4618      	mov	r0, r3
 801383c:	f7fc fa44 	bl	800fcc8 <lwip_htons>
 8013840:	4603      	mov	r3, r0
 8013842:	b2db      	uxtb	r3, r3
 8013844:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8013848:	b2da      	uxtb	r2, r3
 801384a:	4b34      	ldr	r3, [pc, #208]	; (801391c <tcp_input+0x2b4>)
 801384c:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	891a      	ldrh	r2, [r3, #8]
 8013852:	4b33      	ldr	r3, [pc, #204]	; (8013920 <tcp_input+0x2b8>)
 8013854:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8013856:	4b31      	ldr	r3, [pc, #196]	; (801391c <tcp_input+0x2b4>)
 8013858:	781b      	ldrb	r3, [r3, #0]
 801385a:	f003 0303 	and.w	r3, r3, #3
 801385e:	2b00      	cmp	r3, #0
 8013860:	d00c      	beq.n	801387c <tcp_input+0x214>
    tcplen++;
 8013862:	4b2f      	ldr	r3, [pc, #188]	; (8013920 <tcp_input+0x2b8>)
 8013864:	881b      	ldrh	r3, [r3, #0]
 8013866:	3301      	adds	r3, #1
 8013868:	b29a      	uxth	r2, r3
 801386a:	4b2d      	ldr	r3, [pc, #180]	; (8013920 <tcp_input+0x2b8>)
 801386c:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	891a      	ldrh	r2, [r3, #8]
 8013872:	4b2b      	ldr	r3, [pc, #172]	; (8013920 <tcp_input+0x2b8>)
 8013874:	881b      	ldrh	r3, [r3, #0]
 8013876:	429a      	cmp	r2, r3
 8013878:	f200 82e6 	bhi.w	8013e48 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 801387c:	2300      	movs	r3, #0
 801387e:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013880:	4b28      	ldr	r3, [pc, #160]	; (8013924 <tcp_input+0x2bc>)
 8013882:	681b      	ldr	r3, [r3, #0]
 8013884:	61fb      	str	r3, [r7, #28]
 8013886:	e09d      	b.n	80139c4 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8013888:	69fb      	ldr	r3, [r7, #28]
 801388a:	7d1b      	ldrb	r3, [r3, #20]
 801388c:	2b00      	cmp	r3, #0
 801388e:	d105      	bne.n	801389c <tcp_input+0x234>
 8013890:	4b15      	ldr	r3, [pc, #84]	; (80138e8 <tcp_input+0x280>)
 8013892:	22fb      	movs	r2, #251	; 0xfb
 8013894:	4924      	ldr	r1, [pc, #144]	; (8013928 <tcp_input+0x2c0>)
 8013896:	4816      	ldr	r0, [pc, #88]	; (80138f0 <tcp_input+0x288>)
 8013898:	f007 fcba 	bl	801b210 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801389c:	69fb      	ldr	r3, [r7, #28]
 801389e:	7d1b      	ldrb	r3, [r3, #20]
 80138a0:	2b0a      	cmp	r3, #10
 80138a2:	d105      	bne.n	80138b0 <tcp_input+0x248>
 80138a4:	4b10      	ldr	r3, [pc, #64]	; (80138e8 <tcp_input+0x280>)
 80138a6:	22fc      	movs	r2, #252	; 0xfc
 80138a8:	4920      	ldr	r1, [pc, #128]	; (801392c <tcp_input+0x2c4>)
 80138aa:	4811      	ldr	r0, [pc, #68]	; (80138f0 <tcp_input+0x288>)
 80138ac:	f007 fcb0 	bl	801b210 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80138b0:	69fb      	ldr	r3, [r7, #28]
 80138b2:	7d1b      	ldrb	r3, [r3, #20]
 80138b4:	2b01      	cmp	r3, #1
 80138b6:	d105      	bne.n	80138c4 <tcp_input+0x25c>
 80138b8:	4b0b      	ldr	r3, [pc, #44]	; (80138e8 <tcp_input+0x280>)
 80138ba:	22fd      	movs	r2, #253	; 0xfd
 80138bc:	491c      	ldr	r1, [pc, #112]	; (8013930 <tcp_input+0x2c8>)
 80138be:	480c      	ldr	r0, [pc, #48]	; (80138f0 <tcp_input+0x288>)
 80138c0:	f007 fca6 	bl	801b210 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80138c4:	69fb      	ldr	r3, [r7, #28]
 80138c6:	7a1b      	ldrb	r3, [r3, #8]
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	d033      	beq.n	8013934 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80138cc:	69fb      	ldr	r3, [r7, #28]
 80138ce:	7a1a      	ldrb	r2, [r3, #8]
 80138d0:	4b09      	ldr	r3, [pc, #36]	; (80138f8 <tcp_input+0x290>)
 80138d2:	685b      	ldr	r3, [r3, #4]
 80138d4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80138d8:	3301      	adds	r3, #1
 80138da:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80138dc:	429a      	cmp	r2, r3
 80138de:	d029      	beq.n	8013934 <tcp_input+0x2cc>
      prev = pcb;
 80138e0:	69fb      	ldr	r3, [r7, #28]
 80138e2:	61bb      	str	r3, [r7, #24]
      continue;
 80138e4:	e06b      	b.n	80139be <tcp_input+0x356>
 80138e6:	bf00      	nop
 80138e8:	0801f1c0 	.word	0x0801f1c0
 80138ec:	0801f1f4 	.word	0x0801f1f4
 80138f0:	0801f20c 	.word	0x0801f20c
 80138f4:	200071cc 	.word	0x200071cc
 80138f8:	200008c8 	.word	0x200008c8
 80138fc:	200071d0 	.word	0x200071d0
 8013900:	200071d4 	.word	0x200071d4
 8013904:	200071d2 	.word	0x200071d2
 8013908:	0801f234 	.word	0x0801f234
 801390c:	0801f244 	.word	0x0801f244
 8013910:	0801f250 	.word	0x0801f250
 8013914:	200071dc 	.word	0x200071dc
 8013918:	200071e0 	.word	0x200071e0
 801391c:	200071e8 	.word	0x200071e8
 8013920:	200071e6 	.word	0x200071e6
 8013924:	200071b0 	.word	0x200071b0
 8013928:	0801f270 	.word	0x0801f270
 801392c:	0801f298 	.word	0x0801f298
 8013930:	0801f2c4 	.word	0x0801f2c4
    }

    if (pcb->remote_port == tcphdr->src &&
 8013934:	69fb      	ldr	r3, [r7, #28]
 8013936:	8b1a      	ldrh	r2, [r3, #24]
 8013938:	4b72      	ldr	r3, [pc, #456]	; (8013b04 <tcp_input+0x49c>)
 801393a:	681b      	ldr	r3, [r3, #0]
 801393c:	881b      	ldrh	r3, [r3, #0]
 801393e:	b29b      	uxth	r3, r3
 8013940:	429a      	cmp	r2, r3
 8013942:	d13a      	bne.n	80139ba <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8013944:	69fb      	ldr	r3, [r7, #28]
 8013946:	8ada      	ldrh	r2, [r3, #22]
 8013948:	4b6e      	ldr	r3, [pc, #440]	; (8013b04 <tcp_input+0x49c>)
 801394a:	681b      	ldr	r3, [r3, #0]
 801394c:	885b      	ldrh	r3, [r3, #2]
 801394e:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8013950:	429a      	cmp	r2, r3
 8013952:	d132      	bne.n	80139ba <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013954:	69fb      	ldr	r3, [r7, #28]
 8013956:	685a      	ldr	r2, [r3, #4]
 8013958:	4b6b      	ldr	r3, [pc, #428]	; (8013b08 <tcp_input+0x4a0>)
 801395a:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 801395c:	429a      	cmp	r2, r3
 801395e:	d12c      	bne.n	80139ba <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8013960:	69fb      	ldr	r3, [r7, #28]
 8013962:	681a      	ldr	r2, [r3, #0]
 8013964:	4b68      	ldr	r3, [pc, #416]	; (8013b08 <tcp_input+0x4a0>)
 8013966:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013968:	429a      	cmp	r2, r3
 801396a:	d126      	bne.n	80139ba <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801396c:	69fb      	ldr	r3, [r7, #28]
 801396e:	68db      	ldr	r3, [r3, #12]
 8013970:	69fa      	ldr	r2, [r7, #28]
 8013972:	429a      	cmp	r2, r3
 8013974:	d106      	bne.n	8013984 <tcp_input+0x31c>
 8013976:	4b65      	ldr	r3, [pc, #404]	; (8013b0c <tcp_input+0x4a4>)
 8013978:	f240 120d 	movw	r2, #269	; 0x10d
 801397c:	4964      	ldr	r1, [pc, #400]	; (8013b10 <tcp_input+0x4a8>)
 801397e:	4865      	ldr	r0, [pc, #404]	; (8013b14 <tcp_input+0x4ac>)
 8013980:	f007 fc46 	bl	801b210 <iprintf>
      if (prev != NULL) {
 8013984:	69bb      	ldr	r3, [r7, #24]
 8013986:	2b00      	cmp	r3, #0
 8013988:	d00a      	beq.n	80139a0 <tcp_input+0x338>
        prev->next = pcb->next;
 801398a:	69fb      	ldr	r3, [r7, #28]
 801398c:	68da      	ldr	r2, [r3, #12]
 801398e:	69bb      	ldr	r3, [r7, #24]
 8013990:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8013992:	4b61      	ldr	r3, [pc, #388]	; (8013b18 <tcp_input+0x4b0>)
 8013994:	681a      	ldr	r2, [r3, #0]
 8013996:	69fb      	ldr	r3, [r7, #28]
 8013998:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 801399a:	4a5f      	ldr	r2, [pc, #380]	; (8013b18 <tcp_input+0x4b0>)
 801399c:	69fb      	ldr	r3, [r7, #28]
 801399e:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80139a0:	69fb      	ldr	r3, [r7, #28]
 80139a2:	68db      	ldr	r3, [r3, #12]
 80139a4:	69fa      	ldr	r2, [r7, #28]
 80139a6:	429a      	cmp	r2, r3
 80139a8:	d111      	bne.n	80139ce <tcp_input+0x366>
 80139aa:	4b58      	ldr	r3, [pc, #352]	; (8013b0c <tcp_input+0x4a4>)
 80139ac:	f240 1215 	movw	r2, #277	; 0x115
 80139b0:	495a      	ldr	r1, [pc, #360]	; (8013b1c <tcp_input+0x4b4>)
 80139b2:	4858      	ldr	r0, [pc, #352]	; (8013b14 <tcp_input+0x4ac>)
 80139b4:	f007 fc2c 	bl	801b210 <iprintf>
      break;
 80139b8:	e009      	b.n	80139ce <tcp_input+0x366>
    }
    prev = pcb;
 80139ba:	69fb      	ldr	r3, [r7, #28]
 80139bc:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80139be:	69fb      	ldr	r3, [r7, #28]
 80139c0:	68db      	ldr	r3, [r3, #12]
 80139c2:	61fb      	str	r3, [r7, #28]
 80139c4:	69fb      	ldr	r3, [r7, #28]
 80139c6:	2b00      	cmp	r3, #0
 80139c8:	f47f af5e 	bne.w	8013888 <tcp_input+0x220>
 80139cc:	e000      	b.n	80139d0 <tcp_input+0x368>
      break;
 80139ce:	bf00      	nop
  }

  if (pcb == NULL) {
 80139d0:	69fb      	ldr	r3, [r7, #28]
 80139d2:	2b00      	cmp	r3, #0
 80139d4:	f040 80aa 	bne.w	8013b2c <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80139d8:	4b51      	ldr	r3, [pc, #324]	; (8013b20 <tcp_input+0x4b8>)
 80139da:	681b      	ldr	r3, [r3, #0]
 80139dc:	61fb      	str	r3, [r7, #28]
 80139de:	e03f      	b.n	8013a60 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80139e0:	69fb      	ldr	r3, [r7, #28]
 80139e2:	7d1b      	ldrb	r3, [r3, #20]
 80139e4:	2b0a      	cmp	r3, #10
 80139e6:	d006      	beq.n	80139f6 <tcp_input+0x38e>
 80139e8:	4b48      	ldr	r3, [pc, #288]	; (8013b0c <tcp_input+0x4a4>)
 80139ea:	f240 121f 	movw	r2, #287	; 0x11f
 80139ee:	494d      	ldr	r1, [pc, #308]	; (8013b24 <tcp_input+0x4bc>)
 80139f0:	4848      	ldr	r0, [pc, #288]	; (8013b14 <tcp_input+0x4ac>)
 80139f2:	f007 fc0d 	bl	801b210 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80139f6:	69fb      	ldr	r3, [r7, #28]
 80139f8:	7a1b      	ldrb	r3, [r3, #8]
 80139fa:	2b00      	cmp	r3, #0
 80139fc:	d009      	beq.n	8013a12 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80139fe:	69fb      	ldr	r3, [r7, #28]
 8013a00:	7a1a      	ldrb	r2, [r3, #8]
 8013a02:	4b41      	ldr	r3, [pc, #260]	; (8013b08 <tcp_input+0x4a0>)
 8013a04:	685b      	ldr	r3, [r3, #4]
 8013a06:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013a0a:	3301      	adds	r3, #1
 8013a0c:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013a0e:	429a      	cmp	r2, r3
 8013a10:	d122      	bne.n	8013a58 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8013a12:	69fb      	ldr	r3, [r7, #28]
 8013a14:	8b1a      	ldrh	r2, [r3, #24]
 8013a16:	4b3b      	ldr	r3, [pc, #236]	; (8013b04 <tcp_input+0x49c>)
 8013a18:	681b      	ldr	r3, [r3, #0]
 8013a1a:	881b      	ldrh	r3, [r3, #0]
 8013a1c:	b29b      	uxth	r3, r3
 8013a1e:	429a      	cmp	r2, r3
 8013a20:	d11b      	bne.n	8013a5a <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8013a22:	69fb      	ldr	r3, [r7, #28]
 8013a24:	8ada      	ldrh	r2, [r3, #22]
 8013a26:	4b37      	ldr	r3, [pc, #220]	; (8013b04 <tcp_input+0x49c>)
 8013a28:	681b      	ldr	r3, [r3, #0]
 8013a2a:	885b      	ldrh	r3, [r3, #2]
 8013a2c:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8013a2e:	429a      	cmp	r2, r3
 8013a30:	d113      	bne.n	8013a5a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013a32:	69fb      	ldr	r3, [r7, #28]
 8013a34:	685a      	ldr	r2, [r3, #4]
 8013a36:	4b34      	ldr	r3, [pc, #208]	; (8013b08 <tcp_input+0x4a0>)
 8013a38:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8013a3a:	429a      	cmp	r2, r3
 8013a3c:	d10d      	bne.n	8013a5a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8013a3e:	69fb      	ldr	r3, [r7, #28]
 8013a40:	681a      	ldr	r2, [r3, #0]
 8013a42:	4b31      	ldr	r3, [pc, #196]	; (8013b08 <tcp_input+0x4a0>)
 8013a44:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013a46:	429a      	cmp	r2, r3
 8013a48:	d107      	bne.n	8013a5a <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8013a4a:	69f8      	ldr	r0, [r7, #28]
 8013a4c:	f000 fb56 	bl	80140fc <tcp_timewait_input>
        }
        pbuf_free(p);
 8013a50:	6878      	ldr	r0, [r7, #4]
 8013a52:	f7fd fd3d 	bl	80114d0 <pbuf_free>
        return;
 8013a56:	e1fd      	b.n	8013e54 <tcp_input+0x7ec>
        continue;
 8013a58:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013a5a:	69fb      	ldr	r3, [r7, #28]
 8013a5c:	68db      	ldr	r3, [r3, #12]
 8013a5e:	61fb      	str	r3, [r7, #28]
 8013a60:	69fb      	ldr	r3, [r7, #28]
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	d1bc      	bne.n	80139e0 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8013a66:	2300      	movs	r3, #0
 8013a68:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013a6a:	4b2f      	ldr	r3, [pc, #188]	; (8013b28 <tcp_input+0x4c0>)
 8013a6c:	681b      	ldr	r3, [r3, #0]
 8013a6e:	617b      	str	r3, [r7, #20]
 8013a70:	e02a      	b.n	8013ac8 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8013a72:	697b      	ldr	r3, [r7, #20]
 8013a74:	7a1b      	ldrb	r3, [r3, #8]
 8013a76:	2b00      	cmp	r3, #0
 8013a78:	d00c      	beq.n	8013a94 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013a7a:	697b      	ldr	r3, [r7, #20]
 8013a7c:	7a1a      	ldrb	r2, [r3, #8]
 8013a7e:	4b22      	ldr	r3, [pc, #136]	; (8013b08 <tcp_input+0x4a0>)
 8013a80:	685b      	ldr	r3, [r3, #4]
 8013a82:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013a86:	3301      	adds	r3, #1
 8013a88:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8013a8a:	429a      	cmp	r2, r3
 8013a8c:	d002      	beq.n	8013a94 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8013a8e:	697b      	ldr	r3, [r7, #20]
 8013a90:	61bb      	str	r3, [r7, #24]
        continue;
 8013a92:	e016      	b.n	8013ac2 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8013a94:	697b      	ldr	r3, [r7, #20]
 8013a96:	8ada      	ldrh	r2, [r3, #22]
 8013a98:	4b1a      	ldr	r3, [pc, #104]	; (8013b04 <tcp_input+0x49c>)
 8013a9a:	681b      	ldr	r3, [r3, #0]
 8013a9c:	885b      	ldrh	r3, [r3, #2]
 8013a9e:	b29b      	uxth	r3, r3
 8013aa0:	429a      	cmp	r2, r3
 8013aa2:	d10c      	bne.n	8013abe <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8013aa4:	697b      	ldr	r3, [r7, #20]
 8013aa6:	681a      	ldr	r2, [r3, #0]
 8013aa8:	4b17      	ldr	r3, [pc, #92]	; (8013b08 <tcp_input+0x4a0>)
 8013aaa:	695b      	ldr	r3, [r3, #20]
 8013aac:	429a      	cmp	r2, r3
 8013aae:	d00f      	beq.n	8013ad0 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8013ab0:	697b      	ldr	r3, [r7, #20]
 8013ab2:	2b00      	cmp	r3, #0
 8013ab4:	d00d      	beq.n	8013ad2 <tcp_input+0x46a>
 8013ab6:	697b      	ldr	r3, [r7, #20]
 8013ab8:	681b      	ldr	r3, [r3, #0]
 8013aba:	2b00      	cmp	r3, #0
 8013abc:	d009      	beq.n	8013ad2 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8013abe:	697b      	ldr	r3, [r7, #20]
 8013ac0:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013ac2:	697b      	ldr	r3, [r7, #20]
 8013ac4:	68db      	ldr	r3, [r3, #12]
 8013ac6:	617b      	str	r3, [r7, #20]
 8013ac8:	697b      	ldr	r3, [r7, #20]
 8013aca:	2b00      	cmp	r3, #0
 8013acc:	d1d1      	bne.n	8013a72 <tcp_input+0x40a>
 8013ace:	e000      	b.n	8013ad2 <tcp_input+0x46a>
            break;
 8013ad0:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8013ad2:	697b      	ldr	r3, [r7, #20]
 8013ad4:	2b00      	cmp	r3, #0
 8013ad6:	d029      	beq.n	8013b2c <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8013ad8:	69bb      	ldr	r3, [r7, #24]
 8013ada:	2b00      	cmp	r3, #0
 8013adc:	d00a      	beq.n	8013af4 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8013ade:	697b      	ldr	r3, [r7, #20]
 8013ae0:	68da      	ldr	r2, [r3, #12]
 8013ae2:	69bb      	ldr	r3, [r7, #24]
 8013ae4:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8013ae6:	4b10      	ldr	r3, [pc, #64]	; (8013b28 <tcp_input+0x4c0>)
 8013ae8:	681a      	ldr	r2, [r3, #0]
 8013aea:	697b      	ldr	r3, [r7, #20]
 8013aec:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8013aee:	4a0e      	ldr	r2, [pc, #56]	; (8013b28 <tcp_input+0x4c0>)
 8013af0:	697b      	ldr	r3, [r7, #20]
 8013af2:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8013af4:	6978      	ldr	r0, [r7, #20]
 8013af6:	f000 fa03 	bl	8013f00 <tcp_listen_input>
      }
      pbuf_free(p);
 8013afa:	6878      	ldr	r0, [r7, #4]
 8013afc:	f7fd fce8 	bl	80114d0 <pbuf_free>
      return;
 8013b00:	e1a8      	b.n	8013e54 <tcp_input+0x7ec>
 8013b02:	bf00      	nop
 8013b04:	200071cc 	.word	0x200071cc
 8013b08:	200008c8 	.word	0x200008c8
 8013b0c:	0801f1c0 	.word	0x0801f1c0
 8013b10:	0801f2ec 	.word	0x0801f2ec
 8013b14:	0801f20c 	.word	0x0801f20c
 8013b18:	200071b0 	.word	0x200071b0
 8013b1c:	0801f318 	.word	0x0801f318
 8013b20:	200071b4 	.word	0x200071b4
 8013b24:	0801f344 	.word	0x0801f344
 8013b28:	200071ac 	.word	0x200071ac
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8013b2c:	69fb      	ldr	r3, [r7, #28]
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	f000 8158 	beq.w	8013de4 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8013b34:	4b95      	ldr	r3, [pc, #596]	; (8013d8c <tcp_input+0x724>)
 8013b36:	2200      	movs	r2, #0
 8013b38:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8013b3a:	687b      	ldr	r3, [r7, #4]
 8013b3c:	891a      	ldrh	r2, [r3, #8]
 8013b3e:	4b93      	ldr	r3, [pc, #588]	; (8013d8c <tcp_input+0x724>)
 8013b40:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8013b42:	4a92      	ldr	r2, [pc, #584]	; (8013d8c <tcp_input+0x724>)
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8013b48:	4b91      	ldr	r3, [pc, #580]	; (8013d90 <tcp_input+0x728>)
 8013b4a:	681b      	ldr	r3, [r3, #0]
 8013b4c:	4a8f      	ldr	r2, [pc, #572]	; (8013d8c <tcp_input+0x724>)
 8013b4e:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8013b50:	4b90      	ldr	r3, [pc, #576]	; (8013d94 <tcp_input+0x72c>)
 8013b52:	2200      	movs	r2, #0
 8013b54:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8013b56:	4b90      	ldr	r3, [pc, #576]	; (8013d98 <tcp_input+0x730>)
 8013b58:	2200      	movs	r2, #0
 8013b5a:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8013b5c:	4b8f      	ldr	r3, [pc, #572]	; (8013d9c <tcp_input+0x734>)
 8013b5e:	2200      	movs	r2, #0
 8013b60:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8013b62:	4b8f      	ldr	r3, [pc, #572]	; (8013da0 <tcp_input+0x738>)
 8013b64:	781b      	ldrb	r3, [r3, #0]
 8013b66:	f003 0308 	and.w	r3, r3, #8
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d006      	beq.n	8013b7c <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	7b5b      	ldrb	r3, [r3, #13]
 8013b72:	f043 0301 	orr.w	r3, r3, #1
 8013b76:	b2da      	uxtb	r2, r3
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8013b7c:	69fb      	ldr	r3, [r7, #28]
 8013b7e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013b80:	2b00      	cmp	r3, #0
 8013b82:	d017      	beq.n	8013bb4 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8013b84:	69f8      	ldr	r0, [r7, #28]
 8013b86:	f7ff f877 	bl	8012c78 <tcp_process_refused_data>
 8013b8a:	4603      	mov	r3, r0
 8013b8c:	f113 0f0d 	cmn.w	r3, #13
 8013b90:	d007      	beq.n	8013ba2 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8013b92:	69fb      	ldr	r3, [r7, #28]
 8013b94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8013b96:	2b00      	cmp	r3, #0
 8013b98:	d00c      	beq.n	8013bb4 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8013b9a:	4b82      	ldr	r3, [pc, #520]	; (8013da4 <tcp_input+0x73c>)
 8013b9c:	881b      	ldrh	r3, [r3, #0]
 8013b9e:	2b00      	cmp	r3, #0
 8013ba0:	d008      	beq.n	8013bb4 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8013ba2:	69fb      	ldr	r3, [r7, #28]
 8013ba4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8013ba6:	2b00      	cmp	r3, #0
 8013ba8:	f040 80e4 	bne.w	8013d74 <tcp_input+0x70c>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8013bac:	69f8      	ldr	r0, [r7, #28]
 8013bae:	f003 fe05 	bl	80177bc <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8013bb2:	e0df      	b.n	8013d74 <tcp_input+0x70c>
      }
    }
    tcp_input_pcb = pcb;
 8013bb4:	4a7c      	ldr	r2, [pc, #496]	; (8013da8 <tcp_input+0x740>)
 8013bb6:	69fb      	ldr	r3, [r7, #28]
 8013bb8:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8013bba:	69f8      	ldr	r0, [r7, #28]
 8013bbc:	f000 fb18 	bl	80141f0 <tcp_process>
 8013bc0:	4603      	mov	r3, r0
 8013bc2:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8013bc4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013bc8:	f113 0f0d 	cmn.w	r3, #13
 8013bcc:	f000 80d4 	beq.w	8013d78 <tcp_input+0x710>
      if (recv_flags & TF_RESET) {
 8013bd0:	4b71      	ldr	r3, [pc, #452]	; (8013d98 <tcp_input+0x730>)
 8013bd2:	781b      	ldrb	r3, [r3, #0]
 8013bd4:	f003 0308 	and.w	r3, r3, #8
 8013bd8:	2b00      	cmp	r3, #0
 8013bda:	d015      	beq.n	8013c08 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8013bdc:	69fb      	ldr	r3, [r7, #28]
 8013bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d008      	beq.n	8013bf8 <tcp_input+0x590>
 8013be6:	69fb      	ldr	r3, [r7, #28]
 8013be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013bec:	69fa      	ldr	r2, [r7, #28]
 8013bee:	6912      	ldr	r2, [r2, #16]
 8013bf0:	f06f 010d 	mvn.w	r1, #13
 8013bf4:	4610      	mov	r0, r2
 8013bf6:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8013bf8:	69f9      	ldr	r1, [r7, #28]
 8013bfa:	486c      	ldr	r0, [pc, #432]	; (8013dac <tcp_input+0x744>)
 8013bfc:	f7ff fbbc 	bl	8013378 <tcp_pcb_remove>
        tcp_free(pcb);
 8013c00:	69f8      	ldr	r0, [r7, #28]
 8013c02:	f7fd ff97 	bl	8011b34 <tcp_free>
 8013c06:	e0da      	b.n	8013dbe <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8013c08:	2300      	movs	r3, #0
 8013c0a:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8013c0c:	4b63      	ldr	r3, [pc, #396]	; (8013d9c <tcp_input+0x734>)
 8013c0e:	881b      	ldrh	r3, [r3, #0]
 8013c10:	2b00      	cmp	r3, #0
 8013c12:	d01d      	beq.n	8013c50 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8013c14:	4b61      	ldr	r3, [pc, #388]	; (8013d9c <tcp_input+0x734>)
 8013c16:	881b      	ldrh	r3, [r3, #0]
 8013c18:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8013c1a:	69fb      	ldr	r3, [r7, #28]
 8013c1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8013c20:	2b00      	cmp	r3, #0
 8013c22:	d00a      	beq.n	8013c3a <tcp_input+0x5d2>
 8013c24:	69fb      	ldr	r3, [r7, #28]
 8013c26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8013c2a:	69fa      	ldr	r2, [r7, #28]
 8013c2c:	6910      	ldr	r0, [r2, #16]
 8013c2e:	89fa      	ldrh	r2, [r7, #14]
 8013c30:	69f9      	ldr	r1, [r7, #28]
 8013c32:	4798      	blx	r3
 8013c34:	4603      	mov	r3, r0
 8013c36:	74fb      	strb	r3, [r7, #19]
 8013c38:	e001      	b.n	8013c3e <tcp_input+0x5d6>
 8013c3a:	2300      	movs	r3, #0
 8013c3c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8013c3e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013c42:	f113 0f0d 	cmn.w	r3, #13
 8013c46:	f000 8099 	beq.w	8013d7c <tcp_input+0x714>
              goto aborted;
            }
          }
          recv_acked = 0;
 8013c4a:	4b54      	ldr	r3, [pc, #336]	; (8013d9c <tcp_input+0x734>)
 8013c4c:	2200      	movs	r2, #0
 8013c4e:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8013c50:	69f8      	ldr	r0, [r7, #28]
 8013c52:	f000 f915 	bl	8013e80 <tcp_input_delayed_close>
 8013c56:	4603      	mov	r3, r0
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	f040 8091 	bne.w	8013d80 <tcp_input+0x718>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8013c5e:	4b4d      	ldr	r3, [pc, #308]	; (8013d94 <tcp_input+0x72c>)
 8013c60:	681b      	ldr	r3, [r3, #0]
 8013c62:	2b00      	cmp	r3, #0
 8013c64:	d041      	beq.n	8013cea <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8013c66:	69fb      	ldr	r3, [r7, #28]
 8013c68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	d006      	beq.n	8013c7c <tcp_input+0x614>
 8013c6e:	4b50      	ldr	r3, [pc, #320]	; (8013db0 <tcp_input+0x748>)
 8013c70:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8013c74:	494f      	ldr	r1, [pc, #316]	; (8013db4 <tcp_input+0x74c>)
 8013c76:	4850      	ldr	r0, [pc, #320]	; (8013db8 <tcp_input+0x750>)
 8013c78:	f007 faca 	bl	801b210 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8013c7c:	69fb      	ldr	r3, [r7, #28]
 8013c7e:	8b5b      	ldrh	r3, [r3, #26]
 8013c80:	f003 0310 	and.w	r3, r3, #16
 8013c84:	2b00      	cmp	r3, #0
 8013c86:	d008      	beq.n	8013c9a <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8013c88:	4b42      	ldr	r3, [pc, #264]	; (8013d94 <tcp_input+0x72c>)
 8013c8a:	681b      	ldr	r3, [r3, #0]
 8013c8c:	4618      	mov	r0, r3
 8013c8e:	f7fd fc1f 	bl	80114d0 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8013c92:	69f8      	ldr	r0, [r7, #28]
 8013c94:	f7fe fa36 	bl	8012104 <tcp_abort>
            goto aborted;
 8013c98:	e091      	b.n	8013dbe <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8013c9a:	69fb      	ldr	r3, [r7, #28]
 8013c9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013ca0:	2b00      	cmp	r3, #0
 8013ca2:	d00c      	beq.n	8013cbe <tcp_input+0x656>
 8013ca4:	69fb      	ldr	r3, [r7, #28]
 8013ca6:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8013caa:	69fb      	ldr	r3, [r7, #28]
 8013cac:	6918      	ldr	r0, [r3, #16]
 8013cae:	4b39      	ldr	r3, [pc, #228]	; (8013d94 <tcp_input+0x72c>)
 8013cb0:	681a      	ldr	r2, [r3, #0]
 8013cb2:	2300      	movs	r3, #0
 8013cb4:	69f9      	ldr	r1, [r7, #28]
 8013cb6:	47a0      	blx	r4
 8013cb8:	4603      	mov	r3, r0
 8013cba:	74fb      	strb	r3, [r7, #19]
 8013cbc:	e008      	b.n	8013cd0 <tcp_input+0x668>
 8013cbe:	4b35      	ldr	r3, [pc, #212]	; (8013d94 <tcp_input+0x72c>)
 8013cc0:	681a      	ldr	r2, [r3, #0]
 8013cc2:	2300      	movs	r3, #0
 8013cc4:	69f9      	ldr	r1, [r7, #28]
 8013cc6:	2000      	movs	r0, #0
 8013cc8:	f7ff f8ae 	bl	8012e28 <tcp_recv_null>
 8013ccc:	4603      	mov	r3, r0
 8013cce:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8013cd0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013cd4:	f113 0f0d 	cmn.w	r3, #13
 8013cd8:	d054      	beq.n	8013d84 <tcp_input+0x71c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8013cda:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013cde:	2b00      	cmp	r3, #0
 8013ce0:	d003      	beq.n	8013cea <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8013ce2:	4b2c      	ldr	r3, [pc, #176]	; (8013d94 <tcp_input+0x72c>)
 8013ce4:	681a      	ldr	r2, [r3, #0]
 8013ce6:	69fb      	ldr	r3, [r7, #28]
 8013ce8:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8013cea:	4b2b      	ldr	r3, [pc, #172]	; (8013d98 <tcp_input+0x730>)
 8013cec:	781b      	ldrb	r3, [r3, #0]
 8013cee:	f003 0320 	and.w	r3, r3, #32
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d031      	beq.n	8013d5a <tcp_input+0x6f2>
          if (pcb->refused_data != NULL) {
 8013cf6:	69fb      	ldr	r3, [r7, #28]
 8013cf8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013cfa:	2b00      	cmp	r3, #0
 8013cfc:	d009      	beq.n	8013d12 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8013cfe:	69fb      	ldr	r3, [r7, #28]
 8013d00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013d02:	7b5a      	ldrb	r2, [r3, #13]
 8013d04:	69fb      	ldr	r3, [r7, #28]
 8013d06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013d08:	f042 0220 	orr.w	r2, r2, #32
 8013d0c:	b2d2      	uxtb	r2, r2
 8013d0e:	735a      	strb	r2, [r3, #13]
 8013d10:	e023      	b.n	8013d5a <tcp_input+0x6f2>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8013d12:	69fb      	ldr	r3, [r7, #28]
 8013d14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013d16:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8013d1a:	4293      	cmp	r3, r2
 8013d1c:	d005      	beq.n	8013d2a <tcp_input+0x6c2>
              pcb->rcv_wnd++;
 8013d1e:	69fb      	ldr	r3, [r7, #28]
 8013d20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013d22:	3301      	adds	r3, #1
 8013d24:	b29a      	uxth	r2, r3
 8013d26:	69fb      	ldr	r3, [r7, #28]
 8013d28:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8013d2a:	69fb      	ldr	r3, [r7, #28]
 8013d2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013d30:	2b00      	cmp	r3, #0
 8013d32:	d00b      	beq.n	8013d4c <tcp_input+0x6e4>
 8013d34:	69fb      	ldr	r3, [r7, #28]
 8013d36:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8013d3a:	69fb      	ldr	r3, [r7, #28]
 8013d3c:	6918      	ldr	r0, [r3, #16]
 8013d3e:	2300      	movs	r3, #0
 8013d40:	2200      	movs	r2, #0
 8013d42:	69f9      	ldr	r1, [r7, #28]
 8013d44:	47a0      	blx	r4
 8013d46:	4603      	mov	r3, r0
 8013d48:	74fb      	strb	r3, [r7, #19]
 8013d4a:	e001      	b.n	8013d50 <tcp_input+0x6e8>
 8013d4c:	2300      	movs	r3, #0
 8013d4e:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8013d50:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013d54:	f113 0f0d 	cmn.w	r3, #13
 8013d58:	d016      	beq.n	8013d88 <tcp_input+0x720>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8013d5a:	4b13      	ldr	r3, [pc, #76]	; (8013da8 <tcp_input+0x740>)
 8013d5c:	2200      	movs	r2, #0
 8013d5e:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8013d60:	69f8      	ldr	r0, [r7, #28]
 8013d62:	f000 f88d 	bl	8013e80 <tcp_input_delayed_close>
 8013d66:	4603      	mov	r3, r0
 8013d68:	2b00      	cmp	r3, #0
 8013d6a:	d127      	bne.n	8013dbc <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8013d6c:	69f8      	ldr	r0, [r7, #28]
 8013d6e:	f002 ff1f 	bl	8016bb0 <tcp_output>
 8013d72:	e024      	b.n	8013dbe <tcp_input+0x756>
        goto aborted;
 8013d74:	bf00      	nop
 8013d76:	e022      	b.n	8013dbe <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8013d78:	bf00      	nop
 8013d7a:	e020      	b.n	8013dbe <tcp_input+0x756>
              goto aborted;
 8013d7c:	bf00      	nop
 8013d7e:	e01e      	b.n	8013dbe <tcp_input+0x756>
          goto aborted;
 8013d80:	bf00      	nop
 8013d82:	e01c      	b.n	8013dbe <tcp_input+0x756>
            goto aborted;
 8013d84:	bf00      	nop
 8013d86:	e01a      	b.n	8013dbe <tcp_input+0x756>
              goto aborted;
 8013d88:	bf00      	nop
 8013d8a:	e018      	b.n	8013dbe <tcp_input+0x756>
 8013d8c:	200071bc 	.word	0x200071bc
 8013d90:	200071cc 	.word	0x200071cc
 8013d94:	200071ec 	.word	0x200071ec
 8013d98:	200071e9 	.word	0x200071e9
 8013d9c:	200071e4 	.word	0x200071e4
 8013da0:	200071e8 	.word	0x200071e8
 8013da4:	200071e6 	.word	0x200071e6
 8013da8:	200071f0 	.word	0x200071f0
 8013dac:	200071b0 	.word	0x200071b0
 8013db0:	0801f1c0 	.word	0x0801f1c0
 8013db4:	0801f374 	.word	0x0801f374
 8013db8:	0801f20c 	.word	0x0801f20c
          goto aborted;
 8013dbc:	bf00      	nop
    tcp_input_pcb = NULL;
 8013dbe:	4b27      	ldr	r3, [pc, #156]	; (8013e5c <tcp_input+0x7f4>)
 8013dc0:	2200      	movs	r2, #0
 8013dc2:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8013dc4:	4b26      	ldr	r3, [pc, #152]	; (8013e60 <tcp_input+0x7f8>)
 8013dc6:	2200      	movs	r2, #0
 8013dc8:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8013dca:	4b26      	ldr	r3, [pc, #152]	; (8013e64 <tcp_input+0x7fc>)
 8013dcc:	685b      	ldr	r3, [r3, #4]
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d03f      	beq.n	8013e52 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8013dd2:	4b24      	ldr	r3, [pc, #144]	; (8013e64 <tcp_input+0x7fc>)
 8013dd4:	685b      	ldr	r3, [r3, #4]
 8013dd6:	4618      	mov	r0, r3
 8013dd8:	f7fd fb7a 	bl	80114d0 <pbuf_free>
      inseg.p = NULL;
 8013ddc:	4b21      	ldr	r3, [pc, #132]	; (8013e64 <tcp_input+0x7fc>)
 8013dde:	2200      	movs	r2, #0
 8013de0:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8013de2:	e036      	b.n	8013e52 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8013de4:	4b20      	ldr	r3, [pc, #128]	; (8013e68 <tcp_input+0x800>)
 8013de6:	681b      	ldr	r3, [r3, #0]
 8013de8:	899b      	ldrh	r3, [r3, #12]
 8013dea:	b29b      	uxth	r3, r3
 8013dec:	4618      	mov	r0, r3
 8013dee:	f7fb ff6b 	bl	800fcc8 <lwip_htons>
 8013df2:	4603      	mov	r3, r0
 8013df4:	b2db      	uxtb	r3, r3
 8013df6:	f003 0304 	and.w	r3, r3, #4
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	d118      	bne.n	8013e30 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013dfe:	4b1b      	ldr	r3, [pc, #108]	; (8013e6c <tcp_input+0x804>)
 8013e00:	6819      	ldr	r1, [r3, #0]
 8013e02:	4b1b      	ldr	r3, [pc, #108]	; (8013e70 <tcp_input+0x808>)
 8013e04:	881b      	ldrh	r3, [r3, #0]
 8013e06:	461a      	mov	r2, r3
 8013e08:	4b1a      	ldr	r3, [pc, #104]	; (8013e74 <tcp_input+0x80c>)
 8013e0a:	681b      	ldr	r3, [r3, #0]
 8013e0c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013e0e:	4b16      	ldr	r3, [pc, #88]	; (8013e68 <tcp_input+0x800>)
 8013e10:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013e12:	885b      	ldrh	r3, [r3, #2]
 8013e14:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013e16:	4a14      	ldr	r2, [pc, #80]	; (8013e68 <tcp_input+0x800>)
 8013e18:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013e1a:	8812      	ldrh	r2, [r2, #0]
 8013e1c:	b292      	uxth	r2, r2
 8013e1e:	9202      	str	r2, [sp, #8]
 8013e20:	9301      	str	r3, [sp, #4]
 8013e22:	4b15      	ldr	r3, [pc, #84]	; (8013e78 <tcp_input+0x810>)
 8013e24:	9300      	str	r3, [sp, #0]
 8013e26:	4b15      	ldr	r3, [pc, #84]	; (8013e7c <tcp_input+0x814>)
 8013e28:	4602      	mov	r2, r0
 8013e2a:	2000      	movs	r0, #0
 8013e2c:	f003 fc74 	bl	8017718 <tcp_rst>
    pbuf_free(p);
 8013e30:	6878      	ldr	r0, [r7, #4]
 8013e32:	f7fd fb4d 	bl	80114d0 <pbuf_free>
  return;
 8013e36:	e00c      	b.n	8013e52 <tcp_input+0x7ea>
    goto dropped;
 8013e38:	bf00      	nop
 8013e3a:	e006      	b.n	8013e4a <tcp_input+0x7e2>
    goto dropped;
 8013e3c:	bf00      	nop
 8013e3e:	e004      	b.n	8013e4a <tcp_input+0x7e2>
    goto dropped;
 8013e40:	bf00      	nop
 8013e42:	e002      	b.n	8013e4a <tcp_input+0x7e2>
      goto dropped;
 8013e44:	bf00      	nop
 8013e46:	e000      	b.n	8013e4a <tcp_input+0x7e2>
      goto dropped;
 8013e48:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8013e4a:	6878      	ldr	r0, [r7, #4]
 8013e4c:	f7fd fb40 	bl	80114d0 <pbuf_free>
 8013e50:	e000      	b.n	8013e54 <tcp_input+0x7ec>
  return;
 8013e52:	bf00      	nop
}
 8013e54:	3724      	adds	r7, #36	; 0x24
 8013e56:	46bd      	mov	sp, r7
 8013e58:	bd90      	pop	{r4, r7, pc}
 8013e5a:	bf00      	nop
 8013e5c:	200071f0 	.word	0x200071f0
 8013e60:	200071ec 	.word	0x200071ec
 8013e64:	200071bc 	.word	0x200071bc
 8013e68:	200071cc 	.word	0x200071cc
 8013e6c:	200071e0 	.word	0x200071e0
 8013e70:	200071e6 	.word	0x200071e6
 8013e74:	200071dc 	.word	0x200071dc
 8013e78:	200008d8 	.word	0x200008d8
 8013e7c:	200008dc 	.word	0x200008dc

08013e80 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8013e80:	b580      	push	{r7, lr}
 8013e82:	b082      	sub	sp, #8
 8013e84:	af00      	add	r7, sp, #0
 8013e86:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	2b00      	cmp	r3, #0
 8013e8c:	d106      	bne.n	8013e9c <tcp_input_delayed_close+0x1c>
 8013e8e:	4b17      	ldr	r3, [pc, #92]	; (8013eec <tcp_input_delayed_close+0x6c>)
 8013e90:	f240 225a 	movw	r2, #602	; 0x25a
 8013e94:	4916      	ldr	r1, [pc, #88]	; (8013ef0 <tcp_input_delayed_close+0x70>)
 8013e96:	4817      	ldr	r0, [pc, #92]	; (8013ef4 <tcp_input_delayed_close+0x74>)
 8013e98:	f007 f9ba 	bl	801b210 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8013e9c:	4b16      	ldr	r3, [pc, #88]	; (8013ef8 <tcp_input_delayed_close+0x78>)
 8013e9e:	781b      	ldrb	r3, [r3, #0]
 8013ea0:	f003 0310 	and.w	r3, r3, #16
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	d01c      	beq.n	8013ee2 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	8b5b      	ldrh	r3, [r3, #26]
 8013eac:	f003 0310 	and.w	r3, r3, #16
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d10d      	bne.n	8013ed0 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8013eb4:	687b      	ldr	r3, [r7, #4]
 8013eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013eba:	2b00      	cmp	r3, #0
 8013ebc:	d008      	beq.n	8013ed0 <tcp_input_delayed_close+0x50>
 8013ebe:	687b      	ldr	r3, [r7, #4]
 8013ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013ec4:	687a      	ldr	r2, [r7, #4]
 8013ec6:	6912      	ldr	r2, [r2, #16]
 8013ec8:	f06f 010e 	mvn.w	r1, #14
 8013ecc:	4610      	mov	r0, r2
 8013ece:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8013ed0:	6879      	ldr	r1, [r7, #4]
 8013ed2:	480a      	ldr	r0, [pc, #40]	; (8013efc <tcp_input_delayed_close+0x7c>)
 8013ed4:	f7ff fa50 	bl	8013378 <tcp_pcb_remove>
    tcp_free(pcb);
 8013ed8:	6878      	ldr	r0, [r7, #4]
 8013eda:	f7fd fe2b 	bl	8011b34 <tcp_free>
    return 1;
 8013ede:	2301      	movs	r3, #1
 8013ee0:	e000      	b.n	8013ee4 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8013ee2:	2300      	movs	r3, #0
}
 8013ee4:	4618      	mov	r0, r3
 8013ee6:	3708      	adds	r7, #8
 8013ee8:	46bd      	mov	sp, r7
 8013eea:	bd80      	pop	{r7, pc}
 8013eec:	0801f1c0 	.word	0x0801f1c0
 8013ef0:	0801f390 	.word	0x0801f390
 8013ef4:	0801f20c 	.word	0x0801f20c
 8013ef8:	200071e9 	.word	0x200071e9
 8013efc:	200071b0 	.word	0x200071b0

08013f00 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8013f00:	b590      	push	{r4, r7, lr}
 8013f02:	b08b      	sub	sp, #44	; 0x2c
 8013f04:	af04      	add	r7, sp, #16
 8013f06:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8013f08:	4b6f      	ldr	r3, [pc, #444]	; (80140c8 <tcp_listen_input+0x1c8>)
 8013f0a:	781b      	ldrb	r3, [r3, #0]
 8013f0c:	f003 0304 	and.w	r3, r3, #4
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	f040 80d2 	bne.w	80140ba <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8013f16:	687b      	ldr	r3, [r7, #4]
 8013f18:	2b00      	cmp	r3, #0
 8013f1a:	d106      	bne.n	8013f2a <tcp_listen_input+0x2a>
 8013f1c:	4b6b      	ldr	r3, [pc, #428]	; (80140cc <tcp_listen_input+0x1cc>)
 8013f1e:	f240 2281 	movw	r2, #641	; 0x281
 8013f22:	496b      	ldr	r1, [pc, #428]	; (80140d0 <tcp_listen_input+0x1d0>)
 8013f24:	486b      	ldr	r0, [pc, #428]	; (80140d4 <tcp_listen_input+0x1d4>)
 8013f26:	f007 f973 	bl	801b210 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8013f2a:	4b67      	ldr	r3, [pc, #412]	; (80140c8 <tcp_listen_input+0x1c8>)
 8013f2c:	781b      	ldrb	r3, [r3, #0]
 8013f2e:	f003 0310 	and.w	r3, r3, #16
 8013f32:	2b00      	cmp	r3, #0
 8013f34:	d019      	beq.n	8013f6a <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013f36:	4b68      	ldr	r3, [pc, #416]	; (80140d8 <tcp_listen_input+0x1d8>)
 8013f38:	6819      	ldr	r1, [r3, #0]
 8013f3a:	4b68      	ldr	r3, [pc, #416]	; (80140dc <tcp_listen_input+0x1dc>)
 8013f3c:	881b      	ldrh	r3, [r3, #0]
 8013f3e:	461a      	mov	r2, r3
 8013f40:	4b67      	ldr	r3, [pc, #412]	; (80140e0 <tcp_listen_input+0x1e0>)
 8013f42:	681b      	ldr	r3, [r3, #0]
 8013f44:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013f46:	4b67      	ldr	r3, [pc, #412]	; (80140e4 <tcp_listen_input+0x1e4>)
 8013f48:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013f4a:	885b      	ldrh	r3, [r3, #2]
 8013f4c:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013f4e:	4a65      	ldr	r2, [pc, #404]	; (80140e4 <tcp_listen_input+0x1e4>)
 8013f50:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013f52:	8812      	ldrh	r2, [r2, #0]
 8013f54:	b292      	uxth	r2, r2
 8013f56:	9202      	str	r2, [sp, #8]
 8013f58:	9301      	str	r3, [sp, #4]
 8013f5a:	4b63      	ldr	r3, [pc, #396]	; (80140e8 <tcp_listen_input+0x1e8>)
 8013f5c:	9300      	str	r3, [sp, #0]
 8013f5e:	4b63      	ldr	r3, [pc, #396]	; (80140ec <tcp_listen_input+0x1ec>)
 8013f60:	4602      	mov	r2, r0
 8013f62:	6878      	ldr	r0, [r7, #4]
 8013f64:	f003 fbd8 	bl	8017718 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8013f68:	e0a9      	b.n	80140be <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8013f6a:	4b57      	ldr	r3, [pc, #348]	; (80140c8 <tcp_listen_input+0x1c8>)
 8013f6c:	781b      	ldrb	r3, [r3, #0]
 8013f6e:	f003 0302 	and.w	r3, r3, #2
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	f000 80a3 	beq.w	80140be <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8013f78:	687b      	ldr	r3, [r7, #4]
 8013f7a:	7d5b      	ldrb	r3, [r3, #21]
 8013f7c:	4618      	mov	r0, r3
 8013f7e:	f7ff f877 	bl	8013070 <tcp_alloc>
 8013f82:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8013f84:	697b      	ldr	r3, [r7, #20]
 8013f86:	2b00      	cmp	r3, #0
 8013f88:	d111      	bne.n	8013fae <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8013f8a:	687b      	ldr	r3, [r7, #4]
 8013f8c:	699b      	ldr	r3, [r3, #24]
 8013f8e:	2b00      	cmp	r3, #0
 8013f90:	d00a      	beq.n	8013fa8 <tcp_listen_input+0xa8>
 8013f92:	687b      	ldr	r3, [r7, #4]
 8013f94:	699b      	ldr	r3, [r3, #24]
 8013f96:	687a      	ldr	r2, [r7, #4]
 8013f98:	6910      	ldr	r0, [r2, #16]
 8013f9a:	f04f 32ff 	mov.w	r2, #4294967295
 8013f9e:	2100      	movs	r1, #0
 8013fa0:	4798      	blx	r3
 8013fa2:	4603      	mov	r3, r0
 8013fa4:	73bb      	strb	r3, [r7, #14]
      return;
 8013fa6:	e08b      	b.n	80140c0 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8013fa8:	23f0      	movs	r3, #240	; 0xf0
 8013faa:	73bb      	strb	r3, [r7, #14]
      return;
 8013fac:	e088      	b.n	80140c0 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8013fae:	4b50      	ldr	r3, [pc, #320]	; (80140f0 <tcp_listen_input+0x1f0>)
 8013fb0:	695a      	ldr	r2, [r3, #20]
 8013fb2:	697b      	ldr	r3, [r7, #20]
 8013fb4:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8013fb6:	4b4e      	ldr	r3, [pc, #312]	; (80140f0 <tcp_listen_input+0x1f0>)
 8013fb8:	691a      	ldr	r2, [r3, #16]
 8013fba:	697b      	ldr	r3, [r7, #20]
 8013fbc:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8013fbe:	687b      	ldr	r3, [r7, #4]
 8013fc0:	8ada      	ldrh	r2, [r3, #22]
 8013fc2:	697b      	ldr	r3, [r7, #20]
 8013fc4:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8013fc6:	4b47      	ldr	r3, [pc, #284]	; (80140e4 <tcp_listen_input+0x1e4>)
 8013fc8:	681b      	ldr	r3, [r3, #0]
 8013fca:	881b      	ldrh	r3, [r3, #0]
 8013fcc:	b29a      	uxth	r2, r3
 8013fce:	697b      	ldr	r3, [r7, #20]
 8013fd0:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8013fd2:	697b      	ldr	r3, [r7, #20]
 8013fd4:	2203      	movs	r2, #3
 8013fd6:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8013fd8:	4b41      	ldr	r3, [pc, #260]	; (80140e0 <tcp_listen_input+0x1e0>)
 8013fda:	681b      	ldr	r3, [r3, #0]
 8013fdc:	1c5a      	adds	r2, r3, #1
 8013fde:	697b      	ldr	r3, [r7, #20]
 8013fe0:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8013fe2:	697b      	ldr	r3, [r7, #20]
 8013fe4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013fe6:	697b      	ldr	r3, [r7, #20]
 8013fe8:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8013fea:	6978      	ldr	r0, [r7, #20]
 8013fec:	f7ff fa58 	bl	80134a0 <tcp_next_iss>
 8013ff0:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8013ff2:	697b      	ldr	r3, [r7, #20]
 8013ff4:	693a      	ldr	r2, [r7, #16]
 8013ff6:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8013ff8:	697b      	ldr	r3, [r7, #20]
 8013ffa:	693a      	ldr	r2, [r7, #16]
 8013ffc:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8013ffe:	697b      	ldr	r3, [r7, #20]
 8014000:	693a      	ldr	r2, [r7, #16]
 8014002:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8014004:	697b      	ldr	r3, [r7, #20]
 8014006:	693a      	ldr	r2, [r7, #16]
 8014008:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801400a:	4b35      	ldr	r3, [pc, #212]	; (80140e0 <tcp_listen_input+0x1e0>)
 801400c:	681b      	ldr	r3, [r3, #0]
 801400e:	1e5a      	subs	r2, r3, #1
 8014010:	697b      	ldr	r3, [r7, #20]
 8014012:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8014014:	687b      	ldr	r3, [r7, #4]
 8014016:	691a      	ldr	r2, [r3, #16]
 8014018:	697b      	ldr	r3, [r7, #20]
 801401a:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 801401c:	697b      	ldr	r3, [r7, #20]
 801401e:	687a      	ldr	r2, [r7, #4]
 8014020:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	7a5b      	ldrb	r3, [r3, #9]
 8014026:	f003 030c 	and.w	r3, r3, #12
 801402a:	b2da      	uxtb	r2, r3
 801402c:	697b      	ldr	r3, [r7, #20]
 801402e:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8014030:	687b      	ldr	r3, [r7, #4]
 8014032:	7a1a      	ldrb	r2, [r3, #8]
 8014034:	697b      	ldr	r3, [r7, #20]
 8014036:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8014038:	4b2e      	ldr	r3, [pc, #184]	; (80140f4 <tcp_listen_input+0x1f4>)
 801403a:	681a      	ldr	r2, [r3, #0]
 801403c:	697b      	ldr	r3, [r7, #20]
 801403e:	60da      	str	r2, [r3, #12]
 8014040:	4a2c      	ldr	r2, [pc, #176]	; (80140f4 <tcp_listen_input+0x1f4>)
 8014042:	697b      	ldr	r3, [r7, #20]
 8014044:	6013      	str	r3, [r2, #0]
 8014046:	f003 fd29 	bl	8017a9c <tcp_timer_needed>
 801404a:	4b2b      	ldr	r3, [pc, #172]	; (80140f8 <tcp_listen_input+0x1f8>)
 801404c:	2201      	movs	r2, #1
 801404e:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8014050:	6978      	ldr	r0, [r7, #20]
 8014052:	f001 fd8f 	bl	8015b74 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8014056:	4b23      	ldr	r3, [pc, #140]	; (80140e4 <tcp_listen_input+0x1e4>)
 8014058:	681b      	ldr	r3, [r3, #0]
 801405a:	89db      	ldrh	r3, [r3, #14]
 801405c:	b29a      	uxth	r2, r3
 801405e:	697b      	ldr	r3, [r7, #20]
 8014060:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8014064:	697b      	ldr	r3, [r7, #20]
 8014066:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801406a:	697b      	ldr	r3, [r7, #20]
 801406c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8014070:	697b      	ldr	r3, [r7, #20]
 8014072:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8014074:	697b      	ldr	r3, [r7, #20]
 8014076:	3304      	adds	r3, #4
 8014078:	4618      	mov	r0, r3
 801407a:	f005 f913 	bl	80192a4 <ip4_route>
 801407e:	4601      	mov	r1, r0
 8014080:	697b      	ldr	r3, [r7, #20]
 8014082:	3304      	adds	r3, #4
 8014084:	461a      	mov	r2, r3
 8014086:	4620      	mov	r0, r4
 8014088:	f7ff fa30 	bl	80134ec <tcp_eff_send_mss_netif>
 801408c:	4603      	mov	r3, r0
 801408e:	461a      	mov	r2, r3
 8014090:	697b      	ldr	r3, [r7, #20]
 8014092:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8014094:	2112      	movs	r1, #18
 8014096:	6978      	ldr	r0, [r7, #20]
 8014098:	f002 fc9c 	bl	80169d4 <tcp_enqueue_flags>
 801409c:	4603      	mov	r3, r0
 801409e:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 80140a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80140a4:	2b00      	cmp	r3, #0
 80140a6:	d004      	beq.n	80140b2 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 80140a8:	2100      	movs	r1, #0
 80140aa:	6978      	ldr	r0, [r7, #20]
 80140ac:	f7fd ff6c 	bl	8011f88 <tcp_abandon>
      return;
 80140b0:	e006      	b.n	80140c0 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 80140b2:	6978      	ldr	r0, [r7, #20]
 80140b4:	f002 fd7c 	bl	8016bb0 <tcp_output>
  return;
 80140b8:	e001      	b.n	80140be <tcp_listen_input+0x1be>
    return;
 80140ba:	bf00      	nop
 80140bc:	e000      	b.n	80140c0 <tcp_listen_input+0x1c0>
  return;
 80140be:	bf00      	nop
}
 80140c0:	371c      	adds	r7, #28
 80140c2:	46bd      	mov	sp, r7
 80140c4:	bd90      	pop	{r4, r7, pc}
 80140c6:	bf00      	nop
 80140c8:	200071e8 	.word	0x200071e8
 80140cc:	0801f1c0 	.word	0x0801f1c0
 80140d0:	0801f3b8 	.word	0x0801f3b8
 80140d4:	0801f20c 	.word	0x0801f20c
 80140d8:	200071e0 	.word	0x200071e0
 80140dc:	200071e6 	.word	0x200071e6
 80140e0:	200071dc 	.word	0x200071dc
 80140e4:	200071cc 	.word	0x200071cc
 80140e8:	200008d8 	.word	0x200008d8
 80140ec:	200008dc 	.word	0x200008dc
 80140f0:	200008c8 	.word	0x200008c8
 80140f4:	200071b0 	.word	0x200071b0
 80140f8:	200071b8 	.word	0x200071b8

080140fc <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 80140fc:	b580      	push	{r7, lr}
 80140fe:	b086      	sub	sp, #24
 8014100:	af04      	add	r7, sp, #16
 8014102:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8014104:	4b2f      	ldr	r3, [pc, #188]	; (80141c4 <tcp_timewait_input+0xc8>)
 8014106:	781b      	ldrb	r3, [r3, #0]
 8014108:	f003 0304 	and.w	r3, r3, #4
 801410c:	2b00      	cmp	r3, #0
 801410e:	d153      	bne.n	80141b8 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8014110:	687b      	ldr	r3, [r7, #4]
 8014112:	2b00      	cmp	r3, #0
 8014114:	d106      	bne.n	8014124 <tcp_timewait_input+0x28>
 8014116:	4b2c      	ldr	r3, [pc, #176]	; (80141c8 <tcp_timewait_input+0xcc>)
 8014118:	f240 22ee 	movw	r2, #750	; 0x2ee
 801411c:	492b      	ldr	r1, [pc, #172]	; (80141cc <tcp_timewait_input+0xd0>)
 801411e:	482c      	ldr	r0, [pc, #176]	; (80141d0 <tcp_timewait_input+0xd4>)
 8014120:	f007 f876 	bl	801b210 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8014124:	4b27      	ldr	r3, [pc, #156]	; (80141c4 <tcp_timewait_input+0xc8>)
 8014126:	781b      	ldrb	r3, [r3, #0]
 8014128:	f003 0302 	and.w	r3, r3, #2
 801412c:	2b00      	cmp	r3, #0
 801412e:	d02a      	beq.n	8014186 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8014130:	4b28      	ldr	r3, [pc, #160]	; (80141d4 <tcp_timewait_input+0xd8>)
 8014132:	681a      	ldr	r2, [r3, #0]
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014138:	1ad3      	subs	r3, r2, r3
 801413a:	2b00      	cmp	r3, #0
 801413c:	db2d      	blt.n	801419a <tcp_timewait_input+0x9e>
 801413e:	4b25      	ldr	r3, [pc, #148]	; (80141d4 <tcp_timewait_input+0xd8>)
 8014140:	681a      	ldr	r2, [r3, #0]
 8014142:	687b      	ldr	r3, [r7, #4]
 8014144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014146:	6879      	ldr	r1, [r7, #4]
 8014148:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801414a:	440b      	add	r3, r1
 801414c:	1ad3      	subs	r3, r2, r3
 801414e:	2b00      	cmp	r3, #0
 8014150:	dc23      	bgt.n	801419a <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014152:	4b21      	ldr	r3, [pc, #132]	; (80141d8 <tcp_timewait_input+0xdc>)
 8014154:	6819      	ldr	r1, [r3, #0]
 8014156:	4b21      	ldr	r3, [pc, #132]	; (80141dc <tcp_timewait_input+0xe0>)
 8014158:	881b      	ldrh	r3, [r3, #0]
 801415a:	461a      	mov	r2, r3
 801415c:	4b1d      	ldr	r3, [pc, #116]	; (80141d4 <tcp_timewait_input+0xd8>)
 801415e:	681b      	ldr	r3, [r3, #0]
 8014160:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014162:	4b1f      	ldr	r3, [pc, #124]	; (80141e0 <tcp_timewait_input+0xe4>)
 8014164:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014166:	885b      	ldrh	r3, [r3, #2]
 8014168:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801416a:	4a1d      	ldr	r2, [pc, #116]	; (80141e0 <tcp_timewait_input+0xe4>)
 801416c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801416e:	8812      	ldrh	r2, [r2, #0]
 8014170:	b292      	uxth	r2, r2
 8014172:	9202      	str	r2, [sp, #8]
 8014174:	9301      	str	r3, [sp, #4]
 8014176:	4b1b      	ldr	r3, [pc, #108]	; (80141e4 <tcp_timewait_input+0xe8>)
 8014178:	9300      	str	r3, [sp, #0]
 801417a:	4b1b      	ldr	r3, [pc, #108]	; (80141e8 <tcp_timewait_input+0xec>)
 801417c:	4602      	mov	r2, r0
 801417e:	6878      	ldr	r0, [r7, #4]
 8014180:	f003 faca 	bl	8017718 <tcp_rst>
      return;
 8014184:	e01b      	b.n	80141be <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8014186:	4b0f      	ldr	r3, [pc, #60]	; (80141c4 <tcp_timewait_input+0xc8>)
 8014188:	781b      	ldrb	r3, [r3, #0]
 801418a:	f003 0301 	and.w	r3, r3, #1
 801418e:	2b00      	cmp	r3, #0
 8014190:	d003      	beq.n	801419a <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8014192:	4b16      	ldr	r3, [pc, #88]	; (80141ec <tcp_timewait_input+0xf0>)
 8014194:	681a      	ldr	r2, [r3, #0]
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 801419a:	4b10      	ldr	r3, [pc, #64]	; (80141dc <tcp_timewait_input+0xe0>)
 801419c:	881b      	ldrh	r3, [r3, #0]
 801419e:	2b00      	cmp	r3, #0
 80141a0:	d00c      	beq.n	80141bc <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 80141a2:	687b      	ldr	r3, [r7, #4]
 80141a4:	8b5b      	ldrh	r3, [r3, #26]
 80141a6:	f043 0302 	orr.w	r3, r3, #2
 80141aa:	b29a      	uxth	r2, r3
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80141b0:	6878      	ldr	r0, [r7, #4]
 80141b2:	f002 fcfd 	bl	8016bb0 <tcp_output>
  }
  return;
 80141b6:	e001      	b.n	80141bc <tcp_timewait_input+0xc0>
    return;
 80141b8:	bf00      	nop
 80141ba:	e000      	b.n	80141be <tcp_timewait_input+0xc2>
  return;
 80141bc:	bf00      	nop
}
 80141be:	3708      	adds	r7, #8
 80141c0:	46bd      	mov	sp, r7
 80141c2:	bd80      	pop	{r7, pc}
 80141c4:	200071e8 	.word	0x200071e8
 80141c8:	0801f1c0 	.word	0x0801f1c0
 80141cc:	0801f3d8 	.word	0x0801f3d8
 80141d0:	0801f20c 	.word	0x0801f20c
 80141d4:	200071dc 	.word	0x200071dc
 80141d8:	200071e0 	.word	0x200071e0
 80141dc:	200071e6 	.word	0x200071e6
 80141e0:	200071cc 	.word	0x200071cc
 80141e4:	200008d8 	.word	0x200008d8
 80141e8:	200008dc 	.word	0x200008dc
 80141ec:	200071a4 	.word	0x200071a4

080141f0 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 80141f0:	b590      	push	{r4, r7, lr}
 80141f2:	b08d      	sub	sp, #52	; 0x34
 80141f4:	af04      	add	r7, sp, #16
 80141f6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 80141f8:	2300      	movs	r3, #0
 80141fa:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 80141fc:	2300      	movs	r3, #0
 80141fe:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8014200:	687b      	ldr	r3, [r7, #4]
 8014202:	2b00      	cmp	r3, #0
 8014204:	d106      	bne.n	8014214 <tcp_process+0x24>
 8014206:	4b9d      	ldr	r3, [pc, #628]	; (801447c <tcp_process+0x28c>)
 8014208:	f44f 7247 	mov.w	r2, #796	; 0x31c
 801420c:	499c      	ldr	r1, [pc, #624]	; (8014480 <tcp_process+0x290>)
 801420e:	489d      	ldr	r0, [pc, #628]	; (8014484 <tcp_process+0x294>)
 8014210:	f006 fffe 	bl	801b210 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8014214:	4b9c      	ldr	r3, [pc, #624]	; (8014488 <tcp_process+0x298>)
 8014216:	781b      	ldrb	r3, [r3, #0]
 8014218:	f003 0304 	and.w	r3, r3, #4
 801421c:	2b00      	cmp	r3, #0
 801421e:	d04e      	beq.n	80142be <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	7d1b      	ldrb	r3, [r3, #20]
 8014224:	2b02      	cmp	r3, #2
 8014226:	d108      	bne.n	801423a <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801422c:	4b97      	ldr	r3, [pc, #604]	; (801448c <tcp_process+0x29c>)
 801422e:	681b      	ldr	r3, [r3, #0]
 8014230:	429a      	cmp	r2, r3
 8014232:	d123      	bne.n	801427c <tcp_process+0x8c>
        acceptable = 1;
 8014234:	2301      	movs	r3, #1
 8014236:	76fb      	strb	r3, [r7, #27]
 8014238:	e020      	b.n	801427c <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 801423a:	687b      	ldr	r3, [r7, #4]
 801423c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801423e:	4b94      	ldr	r3, [pc, #592]	; (8014490 <tcp_process+0x2a0>)
 8014240:	681b      	ldr	r3, [r3, #0]
 8014242:	429a      	cmp	r2, r3
 8014244:	d102      	bne.n	801424c <tcp_process+0x5c>
        acceptable = 1;
 8014246:	2301      	movs	r3, #1
 8014248:	76fb      	strb	r3, [r7, #27]
 801424a:	e017      	b.n	801427c <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801424c:	4b90      	ldr	r3, [pc, #576]	; (8014490 <tcp_process+0x2a0>)
 801424e:	681a      	ldr	r2, [r3, #0]
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014254:	1ad3      	subs	r3, r2, r3
 8014256:	2b00      	cmp	r3, #0
 8014258:	db10      	blt.n	801427c <tcp_process+0x8c>
 801425a:	4b8d      	ldr	r3, [pc, #564]	; (8014490 <tcp_process+0x2a0>)
 801425c:	681a      	ldr	r2, [r3, #0]
 801425e:	687b      	ldr	r3, [r7, #4]
 8014260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014262:	6879      	ldr	r1, [r7, #4]
 8014264:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014266:	440b      	add	r3, r1
 8014268:	1ad3      	subs	r3, r2, r3
 801426a:	2b00      	cmp	r3, #0
 801426c:	dc06      	bgt.n	801427c <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 801426e:	687b      	ldr	r3, [r7, #4]
 8014270:	8b5b      	ldrh	r3, [r3, #26]
 8014272:	f043 0302 	orr.w	r3, r3, #2
 8014276:	b29a      	uxth	r2, r3
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 801427c:	7efb      	ldrb	r3, [r7, #27]
 801427e:	2b00      	cmp	r3, #0
 8014280:	d01b      	beq.n	80142ba <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	7d1b      	ldrb	r3, [r3, #20]
 8014286:	2b00      	cmp	r3, #0
 8014288:	d106      	bne.n	8014298 <tcp_process+0xa8>
 801428a:	4b7c      	ldr	r3, [pc, #496]	; (801447c <tcp_process+0x28c>)
 801428c:	f44f 724e 	mov.w	r2, #824	; 0x338
 8014290:	4980      	ldr	r1, [pc, #512]	; (8014494 <tcp_process+0x2a4>)
 8014292:	487c      	ldr	r0, [pc, #496]	; (8014484 <tcp_process+0x294>)
 8014294:	f006 ffbc 	bl	801b210 <iprintf>
      recv_flags |= TF_RESET;
 8014298:	4b7f      	ldr	r3, [pc, #508]	; (8014498 <tcp_process+0x2a8>)
 801429a:	781b      	ldrb	r3, [r3, #0]
 801429c:	f043 0308 	orr.w	r3, r3, #8
 80142a0:	b2da      	uxtb	r2, r3
 80142a2:	4b7d      	ldr	r3, [pc, #500]	; (8014498 <tcp_process+0x2a8>)
 80142a4:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	8b5b      	ldrh	r3, [r3, #26]
 80142aa:	f023 0301 	bic.w	r3, r3, #1
 80142ae:	b29a      	uxth	r2, r3
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 80142b4:	f06f 030d 	mvn.w	r3, #13
 80142b8:	e37a      	b.n	80149b0 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 80142ba:	2300      	movs	r3, #0
 80142bc:	e378      	b.n	80149b0 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80142be:	4b72      	ldr	r3, [pc, #456]	; (8014488 <tcp_process+0x298>)
 80142c0:	781b      	ldrb	r3, [r3, #0]
 80142c2:	f003 0302 	and.w	r3, r3, #2
 80142c6:	2b00      	cmp	r3, #0
 80142c8:	d010      	beq.n	80142ec <tcp_process+0xfc>
 80142ca:	687b      	ldr	r3, [r7, #4]
 80142cc:	7d1b      	ldrb	r3, [r3, #20]
 80142ce:	2b02      	cmp	r3, #2
 80142d0:	d00c      	beq.n	80142ec <tcp_process+0xfc>
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	7d1b      	ldrb	r3, [r3, #20]
 80142d6:	2b03      	cmp	r3, #3
 80142d8:	d008      	beq.n	80142ec <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	8b5b      	ldrh	r3, [r3, #26]
 80142de:	f043 0302 	orr.w	r3, r3, #2
 80142e2:	b29a      	uxth	r2, r3
 80142e4:	687b      	ldr	r3, [r7, #4]
 80142e6:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 80142e8:	2300      	movs	r3, #0
 80142ea:	e361      	b.n	80149b0 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80142ec:	687b      	ldr	r3, [r7, #4]
 80142ee:	8b5b      	ldrh	r3, [r3, #26]
 80142f0:	f003 0310 	and.w	r3, r3, #16
 80142f4:	2b00      	cmp	r3, #0
 80142f6:	d103      	bne.n	8014300 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 80142f8:	4b68      	ldr	r3, [pc, #416]	; (801449c <tcp_process+0x2ac>)
 80142fa:	681a      	ldr	r2, [r3, #0]
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	2200      	movs	r2, #0
 8014304:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8014308:	687b      	ldr	r3, [r7, #4]
 801430a:	2200      	movs	r2, #0
 801430c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8014310:	6878      	ldr	r0, [r7, #4]
 8014312:	f001 fc2f 	bl	8015b74 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8014316:	687b      	ldr	r3, [r7, #4]
 8014318:	7d1b      	ldrb	r3, [r3, #20]
 801431a:	3b02      	subs	r3, #2
 801431c:	2b07      	cmp	r3, #7
 801431e:	f200 8337 	bhi.w	8014990 <tcp_process+0x7a0>
 8014322:	a201      	add	r2, pc, #4	; (adr r2, 8014328 <tcp_process+0x138>)
 8014324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014328:	08014349 	.word	0x08014349
 801432c:	08014579 	.word	0x08014579
 8014330:	080146f1 	.word	0x080146f1
 8014334:	0801471b 	.word	0x0801471b
 8014338:	0801483f 	.word	0x0801483f
 801433c:	080146f1 	.word	0x080146f1
 8014340:	080148cb 	.word	0x080148cb
 8014344:	0801495b 	.word	0x0801495b
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8014348:	4b4f      	ldr	r3, [pc, #316]	; (8014488 <tcp_process+0x298>)
 801434a:	781b      	ldrb	r3, [r3, #0]
 801434c:	f003 0310 	and.w	r3, r3, #16
 8014350:	2b00      	cmp	r3, #0
 8014352:	f000 80e4 	beq.w	801451e <tcp_process+0x32e>
 8014356:	4b4c      	ldr	r3, [pc, #304]	; (8014488 <tcp_process+0x298>)
 8014358:	781b      	ldrb	r3, [r3, #0]
 801435a:	f003 0302 	and.w	r3, r3, #2
 801435e:	2b00      	cmp	r3, #0
 8014360:	f000 80dd 	beq.w	801451e <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014368:	1c5a      	adds	r2, r3, #1
 801436a:	4b48      	ldr	r3, [pc, #288]	; (801448c <tcp_process+0x29c>)
 801436c:	681b      	ldr	r3, [r3, #0]
 801436e:	429a      	cmp	r2, r3
 8014370:	f040 80d5 	bne.w	801451e <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8014374:	4b46      	ldr	r3, [pc, #280]	; (8014490 <tcp_process+0x2a0>)
 8014376:	681b      	ldr	r3, [r3, #0]
 8014378:	1c5a      	adds	r2, r3, #1
 801437a:	687b      	ldr	r3, [r7, #4]
 801437c:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801437e:	687b      	ldr	r3, [r7, #4]
 8014380:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014382:	687b      	ldr	r3, [r7, #4]
 8014384:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8014386:	4b41      	ldr	r3, [pc, #260]	; (801448c <tcp_process+0x29c>)
 8014388:	681a      	ldr	r2, [r3, #0]
 801438a:	687b      	ldr	r3, [r7, #4]
 801438c:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 801438e:	4b44      	ldr	r3, [pc, #272]	; (80144a0 <tcp_process+0x2b0>)
 8014390:	681b      	ldr	r3, [r3, #0]
 8014392:	89db      	ldrh	r3, [r3, #14]
 8014394:	b29a      	uxth	r2, r3
 8014396:	687b      	ldr	r3, [r7, #4]
 8014398:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 80143a8:	4b39      	ldr	r3, [pc, #228]	; (8014490 <tcp_process+0x2a0>)
 80143aa:	681b      	ldr	r3, [r3, #0]
 80143ac:	1e5a      	subs	r2, r3, #1
 80143ae:	687b      	ldr	r3, [r7, #4]
 80143b0:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	2204      	movs	r2, #4
 80143b6:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 80143bc:	687b      	ldr	r3, [r7, #4]
 80143be:	3304      	adds	r3, #4
 80143c0:	4618      	mov	r0, r3
 80143c2:	f004 ff6f 	bl	80192a4 <ip4_route>
 80143c6:	4601      	mov	r1, r0
 80143c8:	687b      	ldr	r3, [r7, #4]
 80143ca:	3304      	adds	r3, #4
 80143cc:	461a      	mov	r2, r3
 80143ce:	4620      	mov	r0, r4
 80143d0:	f7ff f88c 	bl	80134ec <tcp_eff_send_mss_netif>
 80143d4:	4603      	mov	r3, r0
 80143d6:	461a      	mov	r2, r3
 80143d8:	687b      	ldr	r3, [r7, #4]
 80143da:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80143dc:	687b      	ldr	r3, [r7, #4]
 80143de:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80143e0:	009a      	lsls	r2, r3, #2
 80143e2:	687b      	ldr	r3, [r7, #4]
 80143e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80143e6:	005b      	lsls	r3, r3, #1
 80143e8:	f241 111c 	movw	r1, #4380	; 0x111c
 80143ec:	428b      	cmp	r3, r1
 80143ee:	bf38      	it	cc
 80143f0:	460b      	movcc	r3, r1
 80143f2:	429a      	cmp	r2, r3
 80143f4:	d204      	bcs.n	8014400 <tcp_process+0x210>
 80143f6:	687b      	ldr	r3, [r7, #4]
 80143f8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80143fa:	009b      	lsls	r3, r3, #2
 80143fc:	b29b      	uxth	r3, r3
 80143fe:	e00d      	b.n	801441c <tcp_process+0x22c>
 8014400:	687b      	ldr	r3, [r7, #4]
 8014402:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014404:	005b      	lsls	r3, r3, #1
 8014406:	f241 121c 	movw	r2, #4380	; 0x111c
 801440a:	4293      	cmp	r3, r2
 801440c:	d904      	bls.n	8014418 <tcp_process+0x228>
 801440e:	687b      	ldr	r3, [r7, #4]
 8014410:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014412:	005b      	lsls	r3, r3, #1
 8014414:	b29b      	uxth	r3, r3
 8014416:	e001      	b.n	801441c <tcp_process+0x22c>
 8014418:	f241 131c 	movw	r3, #4380	; 0x111c
 801441c:	687a      	ldr	r2, [r7, #4]
 801441e:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8014422:	687b      	ldr	r3, [r7, #4]
 8014424:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014428:	2b00      	cmp	r3, #0
 801442a:	d106      	bne.n	801443a <tcp_process+0x24a>
 801442c:	4b13      	ldr	r3, [pc, #76]	; (801447c <tcp_process+0x28c>)
 801442e:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8014432:	491c      	ldr	r1, [pc, #112]	; (80144a4 <tcp_process+0x2b4>)
 8014434:	4813      	ldr	r0, [pc, #76]	; (8014484 <tcp_process+0x294>)
 8014436:	f006 feeb 	bl	801b210 <iprintf>
        --pcb->snd_queuelen;
 801443a:	687b      	ldr	r3, [r7, #4]
 801443c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014440:	3b01      	subs	r3, #1
 8014442:	b29a      	uxth	r2, r3
 8014444:	687b      	ldr	r3, [r7, #4]
 8014446:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801444a:	687b      	ldr	r3, [r7, #4]
 801444c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801444e:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8014450:	69fb      	ldr	r3, [r7, #28]
 8014452:	2b00      	cmp	r3, #0
 8014454:	d12a      	bne.n	80144ac <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8014456:	687b      	ldr	r3, [r7, #4]
 8014458:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801445a:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 801445c:	69fb      	ldr	r3, [r7, #28]
 801445e:	2b00      	cmp	r3, #0
 8014460:	d106      	bne.n	8014470 <tcp_process+0x280>
 8014462:	4b06      	ldr	r3, [pc, #24]	; (801447c <tcp_process+0x28c>)
 8014464:	f44f 725d 	mov.w	r2, #884	; 0x374
 8014468:	490f      	ldr	r1, [pc, #60]	; (80144a8 <tcp_process+0x2b8>)
 801446a:	4806      	ldr	r0, [pc, #24]	; (8014484 <tcp_process+0x294>)
 801446c:	f006 fed0 	bl	801b210 <iprintf>
          pcb->unsent = rseg->next;
 8014470:	69fb      	ldr	r3, [r7, #28]
 8014472:	681a      	ldr	r2, [r3, #0]
 8014474:	687b      	ldr	r3, [r7, #4]
 8014476:	66da      	str	r2, [r3, #108]	; 0x6c
 8014478:	e01c      	b.n	80144b4 <tcp_process+0x2c4>
 801447a:	bf00      	nop
 801447c:	0801f1c0 	.word	0x0801f1c0
 8014480:	0801f3f8 	.word	0x0801f3f8
 8014484:	0801f20c 	.word	0x0801f20c
 8014488:	200071e8 	.word	0x200071e8
 801448c:	200071e0 	.word	0x200071e0
 8014490:	200071dc 	.word	0x200071dc
 8014494:	0801f414 	.word	0x0801f414
 8014498:	200071e9 	.word	0x200071e9
 801449c:	200071a4 	.word	0x200071a4
 80144a0:	200071cc 	.word	0x200071cc
 80144a4:	0801f434 	.word	0x0801f434
 80144a8:	0801f44c 	.word	0x0801f44c
        } else {
          pcb->unacked = rseg->next;
 80144ac:	69fb      	ldr	r3, [r7, #28]
 80144ae:	681a      	ldr	r2, [r3, #0]
 80144b0:	687b      	ldr	r3, [r7, #4]
 80144b2:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 80144b4:	69f8      	ldr	r0, [r7, #28]
 80144b6:	f7fe fc72 	bl	8012d9e <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 80144ba:	687b      	ldr	r3, [r7, #4]
 80144bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80144be:	2b00      	cmp	r3, #0
 80144c0:	d104      	bne.n	80144cc <tcp_process+0x2dc>
          pcb->rtime = -1;
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80144c8:	861a      	strh	r2, [r3, #48]	; 0x30
 80144ca:	e006      	b.n	80144da <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 80144cc:	687b      	ldr	r3, [r7, #4]
 80144ce:	2200      	movs	r2, #0
 80144d0:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 80144d2:	687b      	ldr	r3, [r7, #4]
 80144d4:	2200      	movs	r2, #0
 80144d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 80144da:	687b      	ldr	r3, [r7, #4]
 80144dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80144e0:	2b00      	cmp	r3, #0
 80144e2:	d00a      	beq.n	80144fa <tcp_process+0x30a>
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80144ea:	687a      	ldr	r2, [r7, #4]
 80144ec:	6910      	ldr	r0, [r2, #16]
 80144ee:	2200      	movs	r2, #0
 80144f0:	6879      	ldr	r1, [r7, #4]
 80144f2:	4798      	blx	r3
 80144f4:	4603      	mov	r3, r0
 80144f6:	76bb      	strb	r3, [r7, #26]
 80144f8:	e001      	b.n	80144fe <tcp_process+0x30e>
 80144fa:	2300      	movs	r3, #0
 80144fc:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 80144fe:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8014502:	f113 0f0d 	cmn.w	r3, #13
 8014506:	d102      	bne.n	801450e <tcp_process+0x31e>
          return ERR_ABRT;
 8014508:	f06f 030c 	mvn.w	r3, #12
 801450c:	e250      	b.n	80149b0 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801450e:	687b      	ldr	r3, [r7, #4]
 8014510:	8b5b      	ldrh	r3, [r3, #26]
 8014512:	f043 0302 	orr.w	r3, r3, #2
 8014516:	b29a      	uxth	r2, r3
 8014518:	687b      	ldr	r3, [r7, #4]
 801451a:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 801451c:	e23a      	b.n	8014994 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801451e:	4b98      	ldr	r3, [pc, #608]	; (8014780 <tcp_process+0x590>)
 8014520:	781b      	ldrb	r3, [r3, #0]
 8014522:	f003 0310 	and.w	r3, r3, #16
 8014526:	2b00      	cmp	r3, #0
 8014528:	f000 8234 	beq.w	8014994 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801452c:	4b95      	ldr	r3, [pc, #596]	; (8014784 <tcp_process+0x594>)
 801452e:	6819      	ldr	r1, [r3, #0]
 8014530:	4b95      	ldr	r3, [pc, #596]	; (8014788 <tcp_process+0x598>)
 8014532:	881b      	ldrh	r3, [r3, #0]
 8014534:	461a      	mov	r2, r3
 8014536:	4b95      	ldr	r3, [pc, #596]	; (801478c <tcp_process+0x59c>)
 8014538:	681b      	ldr	r3, [r3, #0]
 801453a:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801453c:	4b94      	ldr	r3, [pc, #592]	; (8014790 <tcp_process+0x5a0>)
 801453e:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014540:	885b      	ldrh	r3, [r3, #2]
 8014542:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014544:	4a92      	ldr	r2, [pc, #584]	; (8014790 <tcp_process+0x5a0>)
 8014546:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014548:	8812      	ldrh	r2, [r2, #0]
 801454a:	b292      	uxth	r2, r2
 801454c:	9202      	str	r2, [sp, #8]
 801454e:	9301      	str	r3, [sp, #4]
 8014550:	4b90      	ldr	r3, [pc, #576]	; (8014794 <tcp_process+0x5a4>)
 8014552:	9300      	str	r3, [sp, #0]
 8014554:	4b90      	ldr	r3, [pc, #576]	; (8014798 <tcp_process+0x5a8>)
 8014556:	4602      	mov	r2, r0
 8014558:	6878      	ldr	r0, [r7, #4]
 801455a:	f003 f8dd 	bl	8017718 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801455e:	687b      	ldr	r3, [r7, #4]
 8014560:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8014564:	2b05      	cmp	r3, #5
 8014566:	f200 8215 	bhi.w	8014994 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801456a:	687b      	ldr	r3, [r7, #4]
 801456c:	2200      	movs	r2, #0
 801456e:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8014570:	6878      	ldr	r0, [r7, #4]
 8014572:	f002 fea9 	bl	80172c8 <tcp_rexmit_rto>
      break;
 8014576:	e20d      	b.n	8014994 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8014578:	4b81      	ldr	r3, [pc, #516]	; (8014780 <tcp_process+0x590>)
 801457a:	781b      	ldrb	r3, [r3, #0]
 801457c:	f003 0310 	and.w	r3, r3, #16
 8014580:	2b00      	cmp	r3, #0
 8014582:	f000 80a1 	beq.w	80146c8 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014586:	4b7f      	ldr	r3, [pc, #508]	; (8014784 <tcp_process+0x594>)
 8014588:	681a      	ldr	r2, [r3, #0]
 801458a:	687b      	ldr	r3, [r7, #4]
 801458c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801458e:	1ad3      	subs	r3, r2, r3
 8014590:	3b01      	subs	r3, #1
 8014592:	2b00      	cmp	r3, #0
 8014594:	db7e      	blt.n	8014694 <tcp_process+0x4a4>
 8014596:	4b7b      	ldr	r3, [pc, #492]	; (8014784 <tcp_process+0x594>)
 8014598:	681a      	ldr	r2, [r3, #0]
 801459a:	687b      	ldr	r3, [r7, #4]
 801459c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801459e:	1ad3      	subs	r3, r2, r3
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	dc77      	bgt.n	8014694 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80145a4:	687b      	ldr	r3, [r7, #4]
 80145a6:	2204      	movs	r2, #4
 80145a8:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80145aa:	687b      	ldr	r3, [r7, #4]
 80145ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80145ae:	2b00      	cmp	r3, #0
 80145b0:	d102      	bne.n	80145b8 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80145b2:	23fa      	movs	r3, #250	; 0xfa
 80145b4:	76bb      	strb	r3, [r7, #26]
 80145b6:	e01d      	b.n	80145f4 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80145b8:	687b      	ldr	r3, [r7, #4]
 80145ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80145bc:	699b      	ldr	r3, [r3, #24]
 80145be:	2b00      	cmp	r3, #0
 80145c0:	d106      	bne.n	80145d0 <tcp_process+0x3e0>
 80145c2:	4b76      	ldr	r3, [pc, #472]	; (801479c <tcp_process+0x5ac>)
 80145c4:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 80145c8:	4975      	ldr	r1, [pc, #468]	; (80147a0 <tcp_process+0x5b0>)
 80145ca:	4876      	ldr	r0, [pc, #472]	; (80147a4 <tcp_process+0x5b4>)
 80145cc:	f006 fe20 	bl	801b210 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80145d4:	699b      	ldr	r3, [r3, #24]
 80145d6:	2b00      	cmp	r3, #0
 80145d8:	d00a      	beq.n	80145f0 <tcp_process+0x400>
 80145da:	687b      	ldr	r3, [r7, #4]
 80145dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80145de:	699b      	ldr	r3, [r3, #24]
 80145e0:	687a      	ldr	r2, [r7, #4]
 80145e2:	6910      	ldr	r0, [r2, #16]
 80145e4:	2200      	movs	r2, #0
 80145e6:	6879      	ldr	r1, [r7, #4]
 80145e8:	4798      	blx	r3
 80145ea:	4603      	mov	r3, r0
 80145ec:	76bb      	strb	r3, [r7, #26]
 80145ee:	e001      	b.n	80145f4 <tcp_process+0x404>
 80145f0:	23f0      	movs	r3, #240	; 0xf0
 80145f2:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80145f4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80145f8:	2b00      	cmp	r3, #0
 80145fa:	d00a      	beq.n	8014612 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80145fc:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8014600:	f113 0f0d 	cmn.w	r3, #13
 8014604:	d002      	beq.n	801460c <tcp_process+0x41c>
              tcp_abort(pcb);
 8014606:	6878      	ldr	r0, [r7, #4]
 8014608:	f7fd fd7c 	bl	8012104 <tcp_abort>
            }
            return ERR_ABRT;
 801460c:	f06f 030c 	mvn.w	r3, #12
 8014610:	e1ce      	b.n	80149b0 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8014612:	6878      	ldr	r0, [r7, #4]
 8014614:	f000 fae0 	bl	8014bd8 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8014618:	4b63      	ldr	r3, [pc, #396]	; (80147a8 <tcp_process+0x5b8>)
 801461a:	881b      	ldrh	r3, [r3, #0]
 801461c:	2b00      	cmp	r3, #0
 801461e:	d005      	beq.n	801462c <tcp_process+0x43c>
            recv_acked--;
 8014620:	4b61      	ldr	r3, [pc, #388]	; (80147a8 <tcp_process+0x5b8>)
 8014622:	881b      	ldrh	r3, [r3, #0]
 8014624:	3b01      	subs	r3, #1
 8014626:	b29a      	uxth	r2, r3
 8014628:	4b5f      	ldr	r3, [pc, #380]	; (80147a8 <tcp_process+0x5b8>)
 801462a:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801462c:	687b      	ldr	r3, [r7, #4]
 801462e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014630:	009a      	lsls	r2, r3, #2
 8014632:	687b      	ldr	r3, [r7, #4]
 8014634:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014636:	005b      	lsls	r3, r3, #1
 8014638:	f241 111c 	movw	r1, #4380	; 0x111c
 801463c:	428b      	cmp	r3, r1
 801463e:	bf38      	it	cc
 8014640:	460b      	movcc	r3, r1
 8014642:	429a      	cmp	r2, r3
 8014644:	d204      	bcs.n	8014650 <tcp_process+0x460>
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801464a:	009b      	lsls	r3, r3, #2
 801464c:	b29b      	uxth	r3, r3
 801464e:	e00d      	b.n	801466c <tcp_process+0x47c>
 8014650:	687b      	ldr	r3, [r7, #4]
 8014652:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014654:	005b      	lsls	r3, r3, #1
 8014656:	f241 121c 	movw	r2, #4380	; 0x111c
 801465a:	4293      	cmp	r3, r2
 801465c:	d904      	bls.n	8014668 <tcp_process+0x478>
 801465e:	687b      	ldr	r3, [r7, #4]
 8014660:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014662:	005b      	lsls	r3, r3, #1
 8014664:	b29b      	uxth	r3, r3
 8014666:	e001      	b.n	801466c <tcp_process+0x47c>
 8014668:	f241 131c 	movw	r3, #4380	; 0x111c
 801466c:	687a      	ldr	r2, [r7, #4]
 801466e:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8014672:	4b4e      	ldr	r3, [pc, #312]	; (80147ac <tcp_process+0x5bc>)
 8014674:	781b      	ldrb	r3, [r3, #0]
 8014676:	f003 0320 	and.w	r3, r3, #32
 801467a:	2b00      	cmp	r3, #0
 801467c:	d037      	beq.n	80146ee <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 801467e:	687b      	ldr	r3, [r7, #4]
 8014680:	8b5b      	ldrh	r3, [r3, #26]
 8014682:	f043 0302 	orr.w	r3, r3, #2
 8014686:	b29a      	uxth	r2, r3
 8014688:	687b      	ldr	r3, [r7, #4]
 801468a:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 801468c:	687b      	ldr	r3, [r7, #4]
 801468e:	2207      	movs	r2, #7
 8014690:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8014692:	e02c      	b.n	80146ee <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014694:	4b3b      	ldr	r3, [pc, #236]	; (8014784 <tcp_process+0x594>)
 8014696:	6819      	ldr	r1, [r3, #0]
 8014698:	4b3b      	ldr	r3, [pc, #236]	; (8014788 <tcp_process+0x598>)
 801469a:	881b      	ldrh	r3, [r3, #0]
 801469c:	461a      	mov	r2, r3
 801469e:	4b3b      	ldr	r3, [pc, #236]	; (801478c <tcp_process+0x59c>)
 80146a0:	681b      	ldr	r3, [r3, #0]
 80146a2:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80146a4:	4b3a      	ldr	r3, [pc, #232]	; (8014790 <tcp_process+0x5a0>)
 80146a6:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80146a8:	885b      	ldrh	r3, [r3, #2]
 80146aa:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80146ac:	4a38      	ldr	r2, [pc, #224]	; (8014790 <tcp_process+0x5a0>)
 80146ae:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80146b0:	8812      	ldrh	r2, [r2, #0]
 80146b2:	b292      	uxth	r2, r2
 80146b4:	9202      	str	r2, [sp, #8]
 80146b6:	9301      	str	r3, [sp, #4]
 80146b8:	4b36      	ldr	r3, [pc, #216]	; (8014794 <tcp_process+0x5a4>)
 80146ba:	9300      	str	r3, [sp, #0]
 80146bc:	4b36      	ldr	r3, [pc, #216]	; (8014798 <tcp_process+0x5a8>)
 80146be:	4602      	mov	r2, r0
 80146c0:	6878      	ldr	r0, [r7, #4]
 80146c2:	f003 f829 	bl	8017718 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80146c6:	e167      	b.n	8014998 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80146c8:	4b2d      	ldr	r3, [pc, #180]	; (8014780 <tcp_process+0x590>)
 80146ca:	781b      	ldrb	r3, [r3, #0]
 80146cc:	f003 0302 	and.w	r3, r3, #2
 80146d0:	2b00      	cmp	r3, #0
 80146d2:	f000 8161 	beq.w	8014998 <tcp_process+0x7a8>
 80146d6:	687b      	ldr	r3, [r7, #4]
 80146d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80146da:	1e5a      	subs	r2, r3, #1
 80146dc:	4b2b      	ldr	r3, [pc, #172]	; (801478c <tcp_process+0x59c>)
 80146de:	681b      	ldr	r3, [r3, #0]
 80146e0:	429a      	cmp	r2, r3
 80146e2:	f040 8159 	bne.w	8014998 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80146e6:	6878      	ldr	r0, [r7, #4]
 80146e8:	f002 fe10 	bl	801730c <tcp_rexmit>
      break;
 80146ec:	e154      	b.n	8014998 <tcp_process+0x7a8>
 80146ee:	e153      	b.n	8014998 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 80146f0:	6878      	ldr	r0, [r7, #4]
 80146f2:	f000 fa71 	bl	8014bd8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 80146f6:	4b2d      	ldr	r3, [pc, #180]	; (80147ac <tcp_process+0x5bc>)
 80146f8:	781b      	ldrb	r3, [r3, #0]
 80146fa:	f003 0320 	and.w	r3, r3, #32
 80146fe:	2b00      	cmp	r3, #0
 8014700:	f000 814c 	beq.w	801499c <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8014704:	687b      	ldr	r3, [r7, #4]
 8014706:	8b5b      	ldrh	r3, [r3, #26]
 8014708:	f043 0302 	orr.w	r3, r3, #2
 801470c:	b29a      	uxth	r2, r3
 801470e:	687b      	ldr	r3, [r7, #4]
 8014710:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8014712:	687b      	ldr	r3, [r7, #4]
 8014714:	2207      	movs	r2, #7
 8014716:	751a      	strb	r2, [r3, #20]
      }
      break;
 8014718:	e140      	b.n	801499c <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801471a:	6878      	ldr	r0, [r7, #4]
 801471c:	f000 fa5c 	bl	8014bd8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8014720:	4b22      	ldr	r3, [pc, #136]	; (80147ac <tcp_process+0x5bc>)
 8014722:	781b      	ldrb	r3, [r3, #0]
 8014724:	f003 0320 	and.w	r3, r3, #32
 8014728:	2b00      	cmp	r3, #0
 801472a:	d071      	beq.n	8014810 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801472c:	4b14      	ldr	r3, [pc, #80]	; (8014780 <tcp_process+0x590>)
 801472e:	781b      	ldrb	r3, [r3, #0]
 8014730:	f003 0310 	and.w	r3, r3, #16
 8014734:	2b00      	cmp	r3, #0
 8014736:	d060      	beq.n	80147fa <tcp_process+0x60a>
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801473c:	4b11      	ldr	r3, [pc, #68]	; (8014784 <tcp_process+0x594>)
 801473e:	681b      	ldr	r3, [r3, #0]
 8014740:	429a      	cmp	r2, r3
 8014742:	d15a      	bne.n	80147fa <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8014744:	687b      	ldr	r3, [r7, #4]
 8014746:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014748:	2b00      	cmp	r3, #0
 801474a:	d156      	bne.n	80147fa <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	8b5b      	ldrh	r3, [r3, #26]
 8014750:	f043 0302 	orr.w	r3, r3, #2
 8014754:	b29a      	uxth	r2, r3
 8014756:	687b      	ldr	r3, [r7, #4]
 8014758:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801475a:	6878      	ldr	r0, [r7, #4]
 801475c:	f7fe fdbc 	bl	80132d8 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8014760:	4b13      	ldr	r3, [pc, #76]	; (80147b0 <tcp_process+0x5c0>)
 8014762:	681b      	ldr	r3, [r3, #0]
 8014764:	687a      	ldr	r2, [r7, #4]
 8014766:	429a      	cmp	r2, r3
 8014768:	d105      	bne.n	8014776 <tcp_process+0x586>
 801476a:	4b11      	ldr	r3, [pc, #68]	; (80147b0 <tcp_process+0x5c0>)
 801476c:	681b      	ldr	r3, [r3, #0]
 801476e:	68db      	ldr	r3, [r3, #12]
 8014770:	4a0f      	ldr	r2, [pc, #60]	; (80147b0 <tcp_process+0x5c0>)
 8014772:	6013      	str	r3, [r2, #0]
 8014774:	e02e      	b.n	80147d4 <tcp_process+0x5e4>
 8014776:	4b0e      	ldr	r3, [pc, #56]	; (80147b0 <tcp_process+0x5c0>)
 8014778:	681b      	ldr	r3, [r3, #0]
 801477a:	617b      	str	r3, [r7, #20]
 801477c:	e027      	b.n	80147ce <tcp_process+0x5de>
 801477e:	bf00      	nop
 8014780:	200071e8 	.word	0x200071e8
 8014784:	200071e0 	.word	0x200071e0
 8014788:	200071e6 	.word	0x200071e6
 801478c:	200071dc 	.word	0x200071dc
 8014790:	200071cc 	.word	0x200071cc
 8014794:	200008d8 	.word	0x200008d8
 8014798:	200008dc 	.word	0x200008dc
 801479c:	0801f1c0 	.word	0x0801f1c0
 80147a0:	0801f460 	.word	0x0801f460
 80147a4:	0801f20c 	.word	0x0801f20c
 80147a8:	200071e4 	.word	0x200071e4
 80147ac:	200071e9 	.word	0x200071e9
 80147b0:	200071b0 	.word	0x200071b0
 80147b4:	697b      	ldr	r3, [r7, #20]
 80147b6:	68db      	ldr	r3, [r3, #12]
 80147b8:	687a      	ldr	r2, [r7, #4]
 80147ba:	429a      	cmp	r2, r3
 80147bc:	d104      	bne.n	80147c8 <tcp_process+0x5d8>
 80147be:	687b      	ldr	r3, [r7, #4]
 80147c0:	68da      	ldr	r2, [r3, #12]
 80147c2:	697b      	ldr	r3, [r7, #20]
 80147c4:	60da      	str	r2, [r3, #12]
 80147c6:	e005      	b.n	80147d4 <tcp_process+0x5e4>
 80147c8:	697b      	ldr	r3, [r7, #20]
 80147ca:	68db      	ldr	r3, [r3, #12]
 80147cc:	617b      	str	r3, [r7, #20]
 80147ce:	697b      	ldr	r3, [r7, #20]
 80147d0:	2b00      	cmp	r3, #0
 80147d2:	d1ef      	bne.n	80147b4 <tcp_process+0x5c4>
 80147d4:	687b      	ldr	r3, [r7, #4]
 80147d6:	2200      	movs	r2, #0
 80147d8:	60da      	str	r2, [r3, #12]
 80147da:	4b77      	ldr	r3, [pc, #476]	; (80149b8 <tcp_process+0x7c8>)
 80147dc:	2201      	movs	r2, #1
 80147de:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80147e0:	687b      	ldr	r3, [r7, #4]
 80147e2:	220a      	movs	r2, #10
 80147e4:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80147e6:	4b75      	ldr	r3, [pc, #468]	; (80149bc <tcp_process+0x7cc>)
 80147e8:	681a      	ldr	r2, [r3, #0]
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	60da      	str	r2, [r3, #12]
 80147ee:	4a73      	ldr	r2, [pc, #460]	; (80149bc <tcp_process+0x7cc>)
 80147f0:	687b      	ldr	r3, [r7, #4]
 80147f2:	6013      	str	r3, [r2, #0]
 80147f4:	f003 f952 	bl	8017a9c <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 80147f8:	e0d2      	b.n	80149a0 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 80147fa:	687b      	ldr	r3, [r7, #4]
 80147fc:	8b5b      	ldrh	r3, [r3, #26]
 80147fe:	f043 0302 	orr.w	r3, r3, #2
 8014802:	b29a      	uxth	r2, r3
 8014804:	687b      	ldr	r3, [r7, #4]
 8014806:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8014808:	687b      	ldr	r3, [r7, #4]
 801480a:	2208      	movs	r2, #8
 801480c:	751a      	strb	r2, [r3, #20]
      break;
 801480e:	e0c7      	b.n	80149a0 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014810:	4b6b      	ldr	r3, [pc, #428]	; (80149c0 <tcp_process+0x7d0>)
 8014812:	781b      	ldrb	r3, [r3, #0]
 8014814:	f003 0310 	and.w	r3, r3, #16
 8014818:	2b00      	cmp	r3, #0
 801481a:	f000 80c1 	beq.w	80149a0 <tcp_process+0x7b0>
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014822:	4b68      	ldr	r3, [pc, #416]	; (80149c4 <tcp_process+0x7d4>)
 8014824:	681b      	ldr	r3, [r3, #0]
 8014826:	429a      	cmp	r2, r3
 8014828:	f040 80ba 	bne.w	80149a0 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 801482c:	687b      	ldr	r3, [r7, #4]
 801482e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014830:	2b00      	cmp	r3, #0
 8014832:	f040 80b5 	bne.w	80149a0 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8014836:	687b      	ldr	r3, [r7, #4]
 8014838:	2206      	movs	r2, #6
 801483a:	751a      	strb	r2, [r3, #20]
      break;
 801483c:	e0b0      	b.n	80149a0 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 801483e:	6878      	ldr	r0, [r7, #4]
 8014840:	f000 f9ca 	bl	8014bd8 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8014844:	4b60      	ldr	r3, [pc, #384]	; (80149c8 <tcp_process+0x7d8>)
 8014846:	781b      	ldrb	r3, [r3, #0]
 8014848:	f003 0320 	and.w	r3, r3, #32
 801484c:	2b00      	cmp	r3, #0
 801484e:	f000 80a9 	beq.w	80149a4 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8014852:	687b      	ldr	r3, [r7, #4]
 8014854:	8b5b      	ldrh	r3, [r3, #26]
 8014856:	f043 0302 	orr.w	r3, r3, #2
 801485a:	b29a      	uxth	r2, r3
 801485c:	687b      	ldr	r3, [r7, #4]
 801485e:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8014860:	6878      	ldr	r0, [r7, #4]
 8014862:	f7fe fd39 	bl	80132d8 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8014866:	4b59      	ldr	r3, [pc, #356]	; (80149cc <tcp_process+0x7dc>)
 8014868:	681b      	ldr	r3, [r3, #0]
 801486a:	687a      	ldr	r2, [r7, #4]
 801486c:	429a      	cmp	r2, r3
 801486e:	d105      	bne.n	801487c <tcp_process+0x68c>
 8014870:	4b56      	ldr	r3, [pc, #344]	; (80149cc <tcp_process+0x7dc>)
 8014872:	681b      	ldr	r3, [r3, #0]
 8014874:	68db      	ldr	r3, [r3, #12]
 8014876:	4a55      	ldr	r2, [pc, #340]	; (80149cc <tcp_process+0x7dc>)
 8014878:	6013      	str	r3, [r2, #0]
 801487a:	e013      	b.n	80148a4 <tcp_process+0x6b4>
 801487c:	4b53      	ldr	r3, [pc, #332]	; (80149cc <tcp_process+0x7dc>)
 801487e:	681b      	ldr	r3, [r3, #0]
 8014880:	613b      	str	r3, [r7, #16]
 8014882:	e00c      	b.n	801489e <tcp_process+0x6ae>
 8014884:	693b      	ldr	r3, [r7, #16]
 8014886:	68db      	ldr	r3, [r3, #12]
 8014888:	687a      	ldr	r2, [r7, #4]
 801488a:	429a      	cmp	r2, r3
 801488c:	d104      	bne.n	8014898 <tcp_process+0x6a8>
 801488e:	687b      	ldr	r3, [r7, #4]
 8014890:	68da      	ldr	r2, [r3, #12]
 8014892:	693b      	ldr	r3, [r7, #16]
 8014894:	60da      	str	r2, [r3, #12]
 8014896:	e005      	b.n	80148a4 <tcp_process+0x6b4>
 8014898:	693b      	ldr	r3, [r7, #16]
 801489a:	68db      	ldr	r3, [r3, #12]
 801489c:	613b      	str	r3, [r7, #16]
 801489e:	693b      	ldr	r3, [r7, #16]
 80148a0:	2b00      	cmp	r3, #0
 80148a2:	d1ef      	bne.n	8014884 <tcp_process+0x694>
 80148a4:	687b      	ldr	r3, [r7, #4]
 80148a6:	2200      	movs	r2, #0
 80148a8:	60da      	str	r2, [r3, #12]
 80148aa:	4b43      	ldr	r3, [pc, #268]	; (80149b8 <tcp_process+0x7c8>)
 80148ac:	2201      	movs	r2, #1
 80148ae:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80148b0:	687b      	ldr	r3, [r7, #4]
 80148b2:	220a      	movs	r2, #10
 80148b4:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80148b6:	4b41      	ldr	r3, [pc, #260]	; (80149bc <tcp_process+0x7cc>)
 80148b8:	681a      	ldr	r2, [r3, #0]
 80148ba:	687b      	ldr	r3, [r7, #4]
 80148bc:	60da      	str	r2, [r3, #12]
 80148be:	4a3f      	ldr	r2, [pc, #252]	; (80149bc <tcp_process+0x7cc>)
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	6013      	str	r3, [r2, #0]
 80148c4:	f003 f8ea 	bl	8017a9c <tcp_timer_needed>
      }
      break;
 80148c8:	e06c      	b.n	80149a4 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80148ca:	6878      	ldr	r0, [r7, #4]
 80148cc:	f000 f984 	bl	8014bd8 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80148d0:	4b3b      	ldr	r3, [pc, #236]	; (80149c0 <tcp_process+0x7d0>)
 80148d2:	781b      	ldrb	r3, [r3, #0]
 80148d4:	f003 0310 	and.w	r3, r3, #16
 80148d8:	2b00      	cmp	r3, #0
 80148da:	d065      	beq.n	80149a8 <tcp_process+0x7b8>
 80148dc:	687b      	ldr	r3, [r7, #4]
 80148de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80148e0:	4b38      	ldr	r3, [pc, #224]	; (80149c4 <tcp_process+0x7d4>)
 80148e2:	681b      	ldr	r3, [r3, #0]
 80148e4:	429a      	cmp	r2, r3
 80148e6:	d15f      	bne.n	80149a8 <tcp_process+0x7b8>
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	d15b      	bne.n	80149a8 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 80148f0:	6878      	ldr	r0, [r7, #4]
 80148f2:	f7fe fcf1 	bl	80132d8 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80148f6:	4b35      	ldr	r3, [pc, #212]	; (80149cc <tcp_process+0x7dc>)
 80148f8:	681b      	ldr	r3, [r3, #0]
 80148fa:	687a      	ldr	r2, [r7, #4]
 80148fc:	429a      	cmp	r2, r3
 80148fe:	d105      	bne.n	801490c <tcp_process+0x71c>
 8014900:	4b32      	ldr	r3, [pc, #200]	; (80149cc <tcp_process+0x7dc>)
 8014902:	681b      	ldr	r3, [r3, #0]
 8014904:	68db      	ldr	r3, [r3, #12]
 8014906:	4a31      	ldr	r2, [pc, #196]	; (80149cc <tcp_process+0x7dc>)
 8014908:	6013      	str	r3, [r2, #0]
 801490a:	e013      	b.n	8014934 <tcp_process+0x744>
 801490c:	4b2f      	ldr	r3, [pc, #188]	; (80149cc <tcp_process+0x7dc>)
 801490e:	681b      	ldr	r3, [r3, #0]
 8014910:	60fb      	str	r3, [r7, #12]
 8014912:	e00c      	b.n	801492e <tcp_process+0x73e>
 8014914:	68fb      	ldr	r3, [r7, #12]
 8014916:	68db      	ldr	r3, [r3, #12]
 8014918:	687a      	ldr	r2, [r7, #4]
 801491a:	429a      	cmp	r2, r3
 801491c:	d104      	bne.n	8014928 <tcp_process+0x738>
 801491e:	687b      	ldr	r3, [r7, #4]
 8014920:	68da      	ldr	r2, [r3, #12]
 8014922:	68fb      	ldr	r3, [r7, #12]
 8014924:	60da      	str	r2, [r3, #12]
 8014926:	e005      	b.n	8014934 <tcp_process+0x744>
 8014928:	68fb      	ldr	r3, [r7, #12]
 801492a:	68db      	ldr	r3, [r3, #12]
 801492c:	60fb      	str	r3, [r7, #12]
 801492e:	68fb      	ldr	r3, [r7, #12]
 8014930:	2b00      	cmp	r3, #0
 8014932:	d1ef      	bne.n	8014914 <tcp_process+0x724>
 8014934:	687b      	ldr	r3, [r7, #4]
 8014936:	2200      	movs	r2, #0
 8014938:	60da      	str	r2, [r3, #12]
 801493a:	4b1f      	ldr	r3, [pc, #124]	; (80149b8 <tcp_process+0x7c8>)
 801493c:	2201      	movs	r2, #1
 801493e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8014940:	687b      	ldr	r3, [r7, #4]
 8014942:	220a      	movs	r2, #10
 8014944:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8014946:	4b1d      	ldr	r3, [pc, #116]	; (80149bc <tcp_process+0x7cc>)
 8014948:	681a      	ldr	r2, [r3, #0]
 801494a:	687b      	ldr	r3, [r7, #4]
 801494c:	60da      	str	r2, [r3, #12]
 801494e:	4a1b      	ldr	r2, [pc, #108]	; (80149bc <tcp_process+0x7cc>)
 8014950:	687b      	ldr	r3, [r7, #4]
 8014952:	6013      	str	r3, [r2, #0]
 8014954:	f003 f8a2 	bl	8017a9c <tcp_timer_needed>
      }
      break;
 8014958:	e026      	b.n	80149a8 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801495a:	6878      	ldr	r0, [r7, #4]
 801495c:	f000 f93c 	bl	8014bd8 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8014960:	4b17      	ldr	r3, [pc, #92]	; (80149c0 <tcp_process+0x7d0>)
 8014962:	781b      	ldrb	r3, [r3, #0]
 8014964:	f003 0310 	and.w	r3, r3, #16
 8014968:	2b00      	cmp	r3, #0
 801496a:	d01f      	beq.n	80149ac <tcp_process+0x7bc>
 801496c:	687b      	ldr	r3, [r7, #4]
 801496e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014970:	4b14      	ldr	r3, [pc, #80]	; (80149c4 <tcp_process+0x7d4>)
 8014972:	681b      	ldr	r3, [r3, #0]
 8014974:	429a      	cmp	r2, r3
 8014976:	d119      	bne.n	80149ac <tcp_process+0x7bc>
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801497c:	2b00      	cmp	r3, #0
 801497e:	d115      	bne.n	80149ac <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8014980:	4b11      	ldr	r3, [pc, #68]	; (80149c8 <tcp_process+0x7d8>)
 8014982:	781b      	ldrb	r3, [r3, #0]
 8014984:	f043 0310 	orr.w	r3, r3, #16
 8014988:	b2da      	uxtb	r2, r3
 801498a:	4b0f      	ldr	r3, [pc, #60]	; (80149c8 <tcp_process+0x7d8>)
 801498c:	701a      	strb	r2, [r3, #0]
      }
      break;
 801498e:	e00d      	b.n	80149ac <tcp_process+0x7bc>
    default:
      break;
 8014990:	bf00      	nop
 8014992:	e00c      	b.n	80149ae <tcp_process+0x7be>
      break;
 8014994:	bf00      	nop
 8014996:	e00a      	b.n	80149ae <tcp_process+0x7be>
      break;
 8014998:	bf00      	nop
 801499a:	e008      	b.n	80149ae <tcp_process+0x7be>
      break;
 801499c:	bf00      	nop
 801499e:	e006      	b.n	80149ae <tcp_process+0x7be>
      break;
 80149a0:	bf00      	nop
 80149a2:	e004      	b.n	80149ae <tcp_process+0x7be>
      break;
 80149a4:	bf00      	nop
 80149a6:	e002      	b.n	80149ae <tcp_process+0x7be>
      break;
 80149a8:	bf00      	nop
 80149aa:	e000      	b.n	80149ae <tcp_process+0x7be>
      break;
 80149ac:	bf00      	nop
  }
  return ERR_OK;
 80149ae:	2300      	movs	r3, #0
}
 80149b0:	4618      	mov	r0, r3
 80149b2:	3724      	adds	r7, #36	; 0x24
 80149b4:	46bd      	mov	sp, r7
 80149b6:	bd90      	pop	{r4, r7, pc}
 80149b8:	200071b8 	.word	0x200071b8
 80149bc:	200071b4 	.word	0x200071b4
 80149c0:	200071e8 	.word	0x200071e8
 80149c4:	200071e0 	.word	0x200071e0
 80149c8:	200071e9 	.word	0x200071e9
 80149cc:	200071b0 	.word	0x200071b0

080149d0 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80149d0:	b590      	push	{r4, r7, lr}
 80149d2:	b085      	sub	sp, #20
 80149d4:	af00      	add	r7, sp, #0
 80149d6:	6078      	str	r0, [r7, #4]
 80149d8:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80149da:	687b      	ldr	r3, [r7, #4]
 80149dc:	2b00      	cmp	r3, #0
 80149de:	d106      	bne.n	80149ee <tcp_oos_insert_segment+0x1e>
 80149e0:	4b3b      	ldr	r3, [pc, #236]	; (8014ad0 <tcp_oos_insert_segment+0x100>)
 80149e2:	f240 421f 	movw	r2, #1055	; 0x41f
 80149e6:	493b      	ldr	r1, [pc, #236]	; (8014ad4 <tcp_oos_insert_segment+0x104>)
 80149e8:	483b      	ldr	r0, [pc, #236]	; (8014ad8 <tcp_oos_insert_segment+0x108>)
 80149ea:	f006 fc11 	bl	801b210 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	68db      	ldr	r3, [r3, #12]
 80149f2:	899b      	ldrh	r3, [r3, #12]
 80149f4:	b29b      	uxth	r3, r3
 80149f6:	4618      	mov	r0, r3
 80149f8:	f7fb f966 	bl	800fcc8 <lwip_htons>
 80149fc:	4603      	mov	r3, r0
 80149fe:	b2db      	uxtb	r3, r3
 8014a00:	f003 0301 	and.w	r3, r3, #1
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	d028      	beq.n	8014a5a <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8014a08:	6838      	ldr	r0, [r7, #0]
 8014a0a:	f7fe f9b3 	bl	8012d74 <tcp_segs_free>
    next = NULL;
 8014a0e:	2300      	movs	r3, #0
 8014a10:	603b      	str	r3, [r7, #0]
 8014a12:	e056      	b.n	8014ac2 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8014a14:	683b      	ldr	r3, [r7, #0]
 8014a16:	68db      	ldr	r3, [r3, #12]
 8014a18:	899b      	ldrh	r3, [r3, #12]
 8014a1a:	b29b      	uxth	r3, r3
 8014a1c:	4618      	mov	r0, r3
 8014a1e:	f7fb f953 	bl	800fcc8 <lwip_htons>
 8014a22:	4603      	mov	r3, r0
 8014a24:	b2db      	uxtb	r3, r3
 8014a26:	f003 0301 	and.w	r3, r3, #1
 8014a2a:	2b00      	cmp	r3, #0
 8014a2c:	d00d      	beq.n	8014a4a <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8014a2e:	687b      	ldr	r3, [r7, #4]
 8014a30:	68db      	ldr	r3, [r3, #12]
 8014a32:	899b      	ldrh	r3, [r3, #12]
 8014a34:	b29c      	uxth	r4, r3
 8014a36:	2001      	movs	r0, #1
 8014a38:	f7fb f946 	bl	800fcc8 <lwip_htons>
 8014a3c:	4603      	mov	r3, r0
 8014a3e:	461a      	mov	r2, r3
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	68db      	ldr	r3, [r3, #12]
 8014a44:	4322      	orrs	r2, r4
 8014a46:	b292      	uxth	r2, r2
 8014a48:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8014a4a:	683b      	ldr	r3, [r7, #0]
 8014a4c:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8014a4e:	683b      	ldr	r3, [r7, #0]
 8014a50:	681b      	ldr	r3, [r3, #0]
 8014a52:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8014a54:	68f8      	ldr	r0, [r7, #12]
 8014a56:	f7fe f9a2 	bl	8012d9e <tcp_seg_free>
    while (next &&
 8014a5a:	683b      	ldr	r3, [r7, #0]
 8014a5c:	2b00      	cmp	r3, #0
 8014a5e:	d00e      	beq.n	8014a7e <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8014a60:	687b      	ldr	r3, [r7, #4]
 8014a62:	891b      	ldrh	r3, [r3, #8]
 8014a64:	461a      	mov	r2, r3
 8014a66:	4b1d      	ldr	r3, [pc, #116]	; (8014adc <tcp_oos_insert_segment+0x10c>)
 8014a68:	681b      	ldr	r3, [r3, #0]
 8014a6a:	441a      	add	r2, r3
 8014a6c:	683b      	ldr	r3, [r7, #0]
 8014a6e:	68db      	ldr	r3, [r3, #12]
 8014a70:	685b      	ldr	r3, [r3, #4]
 8014a72:	6839      	ldr	r1, [r7, #0]
 8014a74:	8909      	ldrh	r1, [r1, #8]
 8014a76:	440b      	add	r3, r1
 8014a78:	1ad3      	subs	r3, r2, r3
    while (next &&
 8014a7a:	2b00      	cmp	r3, #0
 8014a7c:	daca      	bge.n	8014a14 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8014a7e:	683b      	ldr	r3, [r7, #0]
 8014a80:	2b00      	cmp	r3, #0
 8014a82:	d01e      	beq.n	8014ac2 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8014a84:	687b      	ldr	r3, [r7, #4]
 8014a86:	891b      	ldrh	r3, [r3, #8]
 8014a88:	461a      	mov	r2, r3
 8014a8a:	4b14      	ldr	r3, [pc, #80]	; (8014adc <tcp_oos_insert_segment+0x10c>)
 8014a8c:	681b      	ldr	r3, [r3, #0]
 8014a8e:	441a      	add	r2, r3
 8014a90:	683b      	ldr	r3, [r7, #0]
 8014a92:	68db      	ldr	r3, [r3, #12]
 8014a94:	685b      	ldr	r3, [r3, #4]
 8014a96:	1ad3      	subs	r3, r2, r3
    if (next &&
 8014a98:	2b00      	cmp	r3, #0
 8014a9a:	dd12      	ble.n	8014ac2 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8014a9c:	683b      	ldr	r3, [r7, #0]
 8014a9e:	68db      	ldr	r3, [r3, #12]
 8014aa0:	685b      	ldr	r3, [r3, #4]
 8014aa2:	b29a      	uxth	r2, r3
 8014aa4:	4b0d      	ldr	r3, [pc, #52]	; (8014adc <tcp_oos_insert_segment+0x10c>)
 8014aa6:	681b      	ldr	r3, [r3, #0]
 8014aa8:	b29b      	uxth	r3, r3
 8014aaa:	1ad3      	subs	r3, r2, r3
 8014aac:	b29a      	uxth	r2, r3
 8014aae:	687b      	ldr	r3, [r7, #4]
 8014ab0:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8014ab2:	687b      	ldr	r3, [r7, #4]
 8014ab4:	685a      	ldr	r2, [r3, #4]
 8014ab6:	687b      	ldr	r3, [r7, #4]
 8014ab8:	891b      	ldrh	r3, [r3, #8]
 8014aba:	4619      	mov	r1, r3
 8014abc:	4610      	mov	r0, r2
 8014abe:	f7fc fb83 	bl	80111c8 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8014ac2:	687b      	ldr	r3, [r7, #4]
 8014ac4:	683a      	ldr	r2, [r7, #0]
 8014ac6:	601a      	str	r2, [r3, #0]
}
 8014ac8:	bf00      	nop
 8014aca:	3714      	adds	r7, #20
 8014acc:	46bd      	mov	sp, r7
 8014ace:	bd90      	pop	{r4, r7, pc}
 8014ad0:	0801f1c0 	.word	0x0801f1c0
 8014ad4:	0801f480 	.word	0x0801f480
 8014ad8:	0801f20c 	.word	0x0801f20c
 8014adc:	200071dc 	.word	0x200071dc

08014ae0 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8014ae0:	b5b0      	push	{r4, r5, r7, lr}
 8014ae2:	b086      	sub	sp, #24
 8014ae4:	af00      	add	r7, sp, #0
 8014ae6:	60f8      	str	r0, [r7, #12]
 8014ae8:	60b9      	str	r1, [r7, #8]
 8014aea:	607a      	str	r2, [r7, #4]
 8014aec:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8014aee:	e03e      	b.n	8014b6e <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8014af0:	68bb      	ldr	r3, [r7, #8]
 8014af2:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8014af4:	68bb      	ldr	r3, [r7, #8]
 8014af6:	681b      	ldr	r3, [r3, #0]
 8014af8:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8014afa:	697b      	ldr	r3, [r7, #20]
 8014afc:	685b      	ldr	r3, [r3, #4]
 8014afe:	4618      	mov	r0, r3
 8014b00:	f7fc fd6e 	bl	80115e0 <pbuf_clen>
 8014b04:	4603      	mov	r3, r0
 8014b06:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8014b08:	68fb      	ldr	r3, [r7, #12]
 8014b0a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014b0e:	8a7a      	ldrh	r2, [r7, #18]
 8014b10:	429a      	cmp	r2, r3
 8014b12:	d906      	bls.n	8014b22 <tcp_free_acked_segments+0x42>
 8014b14:	4b2a      	ldr	r3, [pc, #168]	; (8014bc0 <tcp_free_acked_segments+0xe0>)
 8014b16:	f240 4257 	movw	r2, #1111	; 0x457
 8014b1a:	492a      	ldr	r1, [pc, #168]	; (8014bc4 <tcp_free_acked_segments+0xe4>)
 8014b1c:	482a      	ldr	r0, [pc, #168]	; (8014bc8 <tcp_free_acked_segments+0xe8>)
 8014b1e:	f006 fb77 	bl	801b210 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8014b22:	68fb      	ldr	r3, [r7, #12]
 8014b24:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8014b28:	8a7b      	ldrh	r3, [r7, #18]
 8014b2a:	1ad3      	subs	r3, r2, r3
 8014b2c:	b29a      	uxth	r2, r3
 8014b2e:	68fb      	ldr	r3, [r7, #12]
 8014b30:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8014b34:	697b      	ldr	r3, [r7, #20]
 8014b36:	891a      	ldrh	r2, [r3, #8]
 8014b38:	4b24      	ldr	r3, [pc, #144]	; (8014bcc <tcp_free_acked_segments+0xec>)
 8014b3a:	881b      	ldrh	r3, [r3, #0]
 8014b3c:	4413      	add	r3, r2
 8014b3e:	b29a      	uxth	r2, r3
 8014b40:	4b22      	ldr	r3, [pc, #136]	; (8014bcc <tcp_free_acked_segments+0xec>)
 8014b42:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8014b44:	6978      	ldr	r0, [r7, #20]
 8014b46:	f7fe f92a 	bl	8012d9e <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8014b4a:	68fb      	ldr	r3, [r7, #12]
 8014b4c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014b50:	2b00      	cmp	r3, #0
 8014b52:	d00c      	beq.n	8014b6e <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8014b54:	68bb      	ldr	r3, [r7, #8]
 8014b56:	2b00      	cmp	r3, #0
 8014b58:	d109      	bne.n	8014b6e <tcp_free_acked_segments+0x8e>
 8014b5a:	683b      	ldr	r3, [r7, #0]
 8014b5c:	2b00      	cmp	r3, #0
 8014b5e:	d106      	bne.n	8014b6e <tcp_free_acked_segments+0x8e>
 8014b60:	4b17      	ldr	r3, [pc, #92]	; (8014bc0 <tcp_free_acked_segments+0xe0>)
 8014b62:	f240 4261 	movw	r2, #1121	; 0x461
 8014b66:	491a      	ldr	r1, [pc, #104]	; (8014bd0 <tcp_free_acked_segments+0xf0>)
 8014b68:	4817      	ldr	r0, [pc, #92]	; (8014bc8 <tcp_free_acked_segments+0xe8>)
 8014b6a:	f006 fb51 	bl	801b210 <iprintf>
  while (seg_list != NULL &&
 8014b6e:	68bb      	ldr	r3, [r7, #8]
 8014b70:	2b00      	cmp	r3, #0
 8014b72:	d020      	beq.n	8014bb6 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8014b74:	68bb      	ldr	r3, [r7, #8]
 8014b76:	68db      	ldr	r3, [r3, #12]
 8014b78:	685b      	ldr	r3, [r3, #4]
 8014b7a:	4618      	mov	r0, r3
 8014b7c:	f7fb f8b9 	bl	800fcf2 <lwip_htonl>
 8014b80:	4604      	mov	r4, r0
 8014b82:	68bb      	ldr	r3, [r7, #8]
 8014b84:	891b      	ldrh	r3, [r3, #8]
 8014b86:	461d      	mov	r5, r3
 8014b88:	68bb      	ldr	r3, [r7, #8]
 8014b8a:	68db      	ldr	r3, [r3, #12]
 8014b8c:	899b      	ldrh	r3, [r3, #12]
 8014b8e:	b29b      	uxth	r3, r3
 8014b90:	4618      	mov	r0, r3
 8014b92:	f7fb f899 	bl	800fcc8 <lwip_htons>
 8014b96:	4603      	mov	r3, r0
 8014b98:	b2db      	uxtb	r3, r3
 8014b9a:	f003 0303 	and.w	r3, r3, #3
 8014b9e:	2b00      	cmp	r3, #0
 8014ba0:	d001      	beq.n	8014ba6 <tcp_free_acked_segments+0xc6>
 8014ba2:	2301      	movs	r3, #1
 8014ba4:	e000      	b.n	8014ba8 <tcp_free_acked_segments+0xc8>
 8014ba6:	2300      	movs	r3, #0
 8014ba8:	442b      	add	r3, r5
 8014baa:	18e2      	adds	r2, r4, r3
 8014bac:	4b09      	ldr	r3, [pc, #36]	; (8014bd4 <tcp_free_acked_segments+0xf4>)
 8014bae:	681b      	ldr	r3, [r3, #0]
 8014bb0:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8014bb2:	2b00      	cmp	r3, #0
 8014bb4:	dd9c      	ble.n	8014af0 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8014bb6:	68bb      	ldr	r3, [r7, #8]
}
 8014bb8:	4618      	mov	r0, r3
 8014bba:	3718      	adds	r7, #24
 8014bbc:	46bd      	mov	sp, r7
 8014bbe:	bdb0      	pop	{r4, r5, r7, pc}
 8014bc0:	0801f1c0 	.word	0x0801f1c0
 8014bc4:	0801f4a8 	.word	0x0801f4a8
 8014bc8:	0801f20c 	.word	0x0801f20c
 8014bcc:	200071e4 	.word	0x200071e4
 8014bd0:	0801f4d0 	.word	0x0801f4d0
 8014bd4:	200071e0 	.word	0x200071e0

08014bd8 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8014bd8:	b5b0      	push	{r4, r5, r7, lr}
 8014bda:	b094      	sub	sp, #80	; 0x50
 8014bdc:	af00      	add	r7, sp, #0
 8014bde:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8014be0:	2300      	movs	r3, #0
 8014be2:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8014be4:	687b      	ldr	r3, [r7, #4]
 8014be6:	2b00      	cmp	r3, #0
 8014be8:	d106      	bne.n	8014bf8 <tcp_receive+0x20>
 8014bea:	4b91      	ldr	r3, [pc, #580]	; (8014e30 <tcp_receive+0x258>)
 8014bec:	f240 427b 	movw	r2, #1147	; 0x47b
 8014bf0:	4990      	ldr	r1, [pc, #576]	; (8014e34 <tcp_receive+0x25c>)
 8014bf2:	4891      	ldr	r0, [pc, #580]	; (8014e38 <tcp_receive+0x260>)
 8014bf4:	f006 fb0c 	bl	801b210 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8014bf8:	687b      	ldr	r3, [r7, #4]
 8014bfa:	7d1b      	ldrb	r3, [r3, #20]
 8014bfc:	2b03      	cmp	r3, #3
 8014bfe:	d806      	bhi.n	8014c0e <tcp_receive+0x36>
 8014c00:	4b8b      	ldr	r3, [pc, #556]	; (8014e30 <tcp_receive+0x258>)
 8014c02:	f240 427c 	movw	r2, #1148	; 0x47c
 8014c06:	498d      	ldr	r1, [pc, #564]	; (8014e3c <tcp_receive+0x264>)
 8014c08:	488b      	ldr	r0, [pc, #556]	; (8014e38 <tcp_receive+0x260>)
 8014c0a:	f006 fb01 	bl	801b210 <iprintf>

  if (flags & TCP_ACK) {
 8014c0e:	4b8c      	ldr	r3, [pc, #560]	; (8014e40 <tcp_receive+0x268>)
 8014c10:	781b      	ldrb	r3, [r3, #0]
 8014c12:	f003 0310 	and.w	r3, r3, #16
 8014c16:	2b00      	cmp	r3, #0
 8014c18:	f000 8264 	beq.w	80150e4 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8014c1c:	687b      	ldr	r3, [r7, #4]
 8014c1e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014c22:	461a      	mov	r2, r3
 8014c24:	687b      	ldr	r3, [r7, #4]
 8014c26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014c28:	4413      	add	r3, r2
 8014c2a:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8014c2c:	687b      	ldr	r3, [r7, #4]
 8014c2e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8014c30:	4b84      	ldr	r3, [pc, #528]	; (8014e44 <tcp_receive+0x26c>)
 8014c32:	681b      	ldr	r3, [r3, #0]
 8014c34:	1ad3      	subs	r3, r2, r3
 8014c36:	2b00      	cmp	r3, #0
 8014c38:	db1b      	blt.n	8014c72 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014c3a:	687b      	ldr	r3, [r7, #4]
 8014c3c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8014c3e:	4b81      	ldr	r3, [pc, #516]	; (8014e44 <tcp_receive+0x26c>)
 8014c40:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8014c42:	429a      	cmp	r2, r3
 8014c44:	d106      	bne.n	8014c54 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014c46:	687b      	ldr	r3, [r7, #4]
 8014c48:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8014c4a:	4b7f      	ldr	r3, [pc, #508]	; (8014e48 <tcp_receive+0x270>)
 8014c4c:	681b      	ldr	r3, [r3, #0]
 8014c4e:	1ad3      	subs	r3, r2, r3
 8014c50:	2b00      	cmp	r3, #0
 8014c52:	db0e      	blt.n	8014c72 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8014c54:	687b      	ldr	r3, [r7, #4]
 8014c56:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8014c58:	4b7b      	ldr	r3, [pc, #492]	; (8014e48 <tcp_receive+0x270>)
 8014c5a:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014c5c:	429a      	cmp	r2, r3
 8014c5e:	d125      	bne.n	8014cac <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8014c60:	4b7a      	ldr	r3, [pc, #488]	; (8014e4c <tcp_receive+0x274>)
 8014c62:	681b      	ldr	r3, [r3, #0]
 8014c64:	89db      	ldrh	r3, [r3, #14]
 8014c66:	b29a      	uxth	r2, r3
 8014c68:	687b      	ldr	r3, [r7, #4]
 8014c6a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014c6e:	429a      	cmp	r2, r3
 8014c70:	d91c      	bls.n	8014cac <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8014c72:	4b76      	ldr	r3, [pc, #472]	; (8014e4c <tcp_receive+0x274>)
 8014c74:	681b      	ldr	r3, [r3, #0]
 8014c76:	89db      	ldrh	r3, [r3, #14]
 8014c78:	b29a      	uxth	r2, r3
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8014c86:	687b      	ldr	r3, [r7, #4]
 8014c88:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014c8c:	429a      	cmp	r2, r3
 8014c8e:	d205      	bcs.n	8014c9c <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8014c90:	687b      	ldr	r3, [r7, #4]
 8014c92:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8014c96:	687b      	ldr	r3, [r7, #4]
 8014c98:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8014c9c:	4b69      	ldr	r3, [pc, #420]	; (8014e44 <tcp_receive+0x26c>)
 8014c9e:	681a      	ldr	r2, [r3, #0]
 8014ca0:	687b      	ldr	r3, [r7, #4]
 8014ca2:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8014ca4:	4b68      	ldr	r3, [pc, #416]	; (8014e48 <tcp_receive+0x270>)
 8014ca6:	681a      	ldr	r2, [r3, #0]
 8014ca8:	687b      	ldr	r3, [r7, #4]
 8014caa:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8014cac:	4b66      	ldr	r3, [pc, #408]	; (8014e48 <tcp_receive+0x270>)
 8014cae:	681a      	ldr	r2, [r3, #0]
 8014cb0:	687b      	ldr	r3, [r7, #4]
 8014cb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014cb4:	1ad3      	subs	r3, r2, r3
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	dc58      	bgt.n	8014d6c <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8014cba:	4b65      	ldr	r3, [pc, #404]	; (8014e50 <tcp_receive+0x278>)
 8014cbc:	881b      	ldrh	r3, [r3, #0]
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	d14b      	bne.n	8014d5a <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8014cc2:	687b      	ldr	r3, [r7, #4]
 8014cc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014cc6:	687a      	ldr	r2, [r7, #4]
 8014cc8:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8014ccc:	4413      	add	r3, r2
 8014cce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014cd0:	429a      	cmp	r2, r3
 8014cd2:	d142      	bne.n	8014d5a <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8014cda:	2b00      	cmp	r3, #0
 8014cdc:	db3d      	blt.n	8014d5a <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8014cde:	687b      	ldr	r3, [r7, #4]
 8014ce0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8014ce2:	4b59      	ldr	r3, [pc, #356]	; (8014e48 <tcp_receive+0x270>)
 8014ce4:	681b      	ldr	r3, [r3, #0]
 8014ce6:	429a      	cmp	r2, r3
 8014ce8:	d137      	bne.n	8014d5a <tcp_receive+0x182>
              found_dupack = 1;
 8014cea:	2301      	movs	r3, #1
 8014cec:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8014cee:	687b      	ldr	r3, [r7, #4]
 8014cf0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8014cf4:	2bff      	cmp	r3, #255	; 0xff
 8014cf6:	d007      	beq.n	8014d08 <tcp_receive+0x130>
                ++pcb->dupacks;
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8014cfe:	3301      	adds	r3, #1
 8014d00:	b2da      	uxtb	r2, r3
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8014d0e:	2b03      	cmp	r3, #3
 8014d10:	d91b      	bls.n	8014d4a <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8014d12:	687b      	ldr	r3, [r7, #4]
 8014d14:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014d18:	687b      	ldr	r3, [r7, #4]
 8014d1a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014d1c:	4413      	add	r3, r2
 8014d1e:	b29a      	uxth	r2, r3
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014d26:	429a      	cmp	r2, r3
 8014d28:	d30a      	bcc.n	8014d40 <tcp_receive+0x168>
 8014d2a:	687b      	ldr	r3, [r7, #4]
 8014d2c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014d34:	4413      	add	r3, r2
 8014d36:	b29a      	uxth	r2, r3
 8014d38:	687b      	ldr	r3, [r7, #4]
 8014d3a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014d3e:	e004      	b.n	8014d4a <tcp_receive+0x172>
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014d46:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8014d50:	2b02      	cmp	r3, #2
 8014d52:	d902      	bls.n	8014d5a <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8014d54:	6878      	ldr	r0, [r7, #4]
 8014d56:	f002 fb45 	bl	80173e4 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8014d5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014d5c:	2b00      	cmp	r3, #0
 8014d5e:	f040 8161 	bne.w	8015024 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8014d62:	687b      	ldr	r3, [r7, #4]
 8014d64:	2200      	movs	r2, #0
 8014d66:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8014d6a:	e15b      	b.n	8015024 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014d6c:	4b36      	ldr	r3, [pc, #216]	; (8014e48 <tcp_receive+0x270>)
 8014d6e:	681a      	ldr	r2, [r3, #0]
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014d74:	1ad3      	subs	r3, r2, r3
 8014d76:	3b01      	subs	r3, #1
 8014d78:	2b00      	cmp	r3, #0
 8014d7a:	f2c0 814e 	blt.w	801501a <tcp_receive+0x442>
 8014d7e:	4b32      	ldr	r3, [pc, #200]	; (8014e48 <tcp_receive+0x270>)
 8014d80:	681a      	ldr	r2, [r3, #0]
 8014d82:	687b      	ldr	r3, [r7, #4]
 8014d84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014d86:	1ad3      	subs	r3, r2, r3
 8014d88:	2b00      	cmp	r3, #0
 8014d8a:	f300 8146 	bgt.w	801501a <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8014d8e:	687b      	ldr	r3, [r7, #4]
 8014d90:	8b5b      	ldrh	r3, [r3, #26]
 8014d92:	f003 0304 	and.w	r3, r3, #4
 8014d96:	2b00      	cmp	r3, #0
 8014d98:	d010      	beq.n	8014dbc <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	8b5b      	ldrh	r3, [r3, #26]
 8014d9e:	f023 0304 	bic.w	r3, r3, #4
 8014da2:	b29a      	uxth	r2, r3
 8014da4:	687b      	ldr	r3, [r7, #4]
 8014da6:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8014dae:	687b      	ldr	r3, [r7, #4]
 8014db0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	2200      	movs	r2, #0
 8014db8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8014dbc:	687b      	ldr	r3, [r7, #4]
 8014dbe:	2200      	movs	r2, #0
 8014dc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8014dca:	10db      	asrs	r3, r3, #3
 8014dcc:	b21b      	sxth	r3, r3
 8014dce:	b29a      	uxth	r2, r3
 8014dd0:	687b      	ldr	r3, [r7, #4]
 8014dd2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8014dd6:	b29b      	uxth	r3, r3
 8014dd8:	4413      	add	r3, r2
 8014dda:	b29b      	uxth	r3, r3
 8014ddc:	b21a      	sxth	r2, r3
 8014dde:	687b      	ldr	r3, [r7, #4]
 8014de0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8014de4:	4b18      	ldr	r3, [pc, #96]	; (8014e48 <tcp_receive+0x270>)
 8014de6:	681b      	ldr	r3, [r3, #0]
 8014de8:	b29a      	uxth	r2, r3
 8014dea:	687b      	ldr	r3, [r7, #4]
 8014dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014dee:	b29b      	uxth	r3, r3
 8014df0:	1ad3      	subs	r3, r2, r3
 8014df2:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8014df4:	687b      	ldr	r3, [r7, #4]
 8014df6:	2200      	movs	r2, #0
 8014df8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8014dfc:	4b12      	ldr	r3, [pc, #72]	; (8014e48 <tcp_receive+0x270>)
 8014dfe:	681a      	ldr	r2, [r3, #0]
 8014e00:	687b      	ldr	r3, [r7, #4]
 8014e02:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8014e04:	687b      	ldr	r3, [r7, #4]
 8014e06:	7d1b      	ldrb	r3, [r3, #20]
 8014e08:	2b03      	cmp	r3, #3
 8014e0a:	f240 8097 	bls.w	8014f3c <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8014e0e:	687b      	ldr	r3, [r7, #4]
 8014e10:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014e14:	687b      	ldr	r3, [r7, #4]
 8014e16:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8014e1a:	429a      	cmp	r2, r3
 8014e1c:	d245      	bcs.n	8014eaa <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8014e1e:	687b      	ldr	r3, [r7, #4]
 8014e20:	8b5b      	ldrh	r3, [r3, #26]
 8014e22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014e26:	2b00      	cmp	r3, #0
 8014e28:	d014      	beq.n	8014e54 <tcp_receive+0x27c>
 8014e2a:	2301      	movs	r3, #1
 8014e2c:	e013      	b.n	8014e56 <tcp_receive+0x27e>
 8014e2e:	bf00      	nop
 8014e30:	0801f1c0 	.word	0x0801f1c0
 8014e34:	0801f4f0 	.word	0x0801f4f0
 8014e38:	0801f20c 	.word	0x0801f20c
 8014e3c:	0801f50c 	.word	0x0801f50c
 8014e40:	200071e8 	.word	0x200071e8
 8014e44:	200071dc 	.word	0x200071dc
 8014e48:	200071e0 	.word	0x200071e0
 8014e4c:	200071cc 	.word	0x200071cc
 8014e50:	200071e6 	.word	0x200071e6
 8014e54:	2302      	movs	r3, #2
 8014e56:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8014e5a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8014e5e:	b29a      	uxth	r2, r3
 8014e60:	687b      	ldr	r3, [r7, #4]
 8014e62:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014e64:	fb12 f303 	smulbb	r3, r2, r3
 8014e68:	b29b      	uxth	r3, r3
 8014e6a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8014e6c:	4293      	cmp	r3, r2
 8014e6e:	bf28      	it	cs
 8014e70:	4613      	movcs	r3, r2
 8014e72:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8014e74:	687b      	ldr	r3, [r7, #4]
 8014e76:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014e7a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8014e7c:	4413      	add	r3, r2
 8014e7e:	b29a      	uxth	r2, r3
 8014e80:	687b      	ldr	r3, [r7, #4]
 8014e82:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014e86:	429a      	cmp	r2, r3
 8014e88:	d309      	bcc.n	8014e9e <tcp_receive+0x2c6>
 8014e8a:	687b      	ldr	r3, [r7, #4]
 8014e8c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014e90:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8014e92:	4413      	add	r3, r2
 8014e94:	b29a      	uxth	r2, r3
 8014e96:	687b      	ldr	r3, [r7, #4]
 8014e98:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014e9c:	e04e      	b.n	8014f3c <tcp_receive+0x364>
 8014e9e:	687b      	ldr	r3, [r7, #4]
 8014ea0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014ea4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014ea8:	e048      	b.n	8014f3c <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8014eaa:	687b      	ldr	r3, [r7, #4]
 8014eac:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014eb0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8014eb2:	4413      	add	r3, r2
 8014eb4:	b29a      	uxth	r2, r3
 8014eb6:	687b      	ldr	r3, [r7, #4]
 8014eb8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8014ebc:	429a      	cmp	r2, r3
 8014ebe:	d309      	bcc.n	8014ed4 <tcp_receive+0x2fc>
 8014ec0:	687b      	ldr	r3, [r7, #4]
 8014ec2:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014ec6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8014ec8:	4413      	add	r3, r2
 8014eca:	b29a      	uxth	r2, r3
 8014ecc:	687b      	ldr	r3, [r7, #4]
 8014ece:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8014ed2:	e004      	b.n	8014ede <tcp_receive+0x306>
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014eda:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8014ede:	687b      	ldr	r3, [r7, #4]
 8014ee0:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014eea:	429a      	cmp	r2, r3
 8014eec:	d326      	bcc.n	8014f3c <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8014eee:	687b      	ldr	r3, [r7, #4]
 8014ef0:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014efa:	1ad3      	subs	r3, r2, r3
 8014efc:	b29a      	uxth	r2, r3
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8014f04:	687b      	ldr	r3, [r7, #4]
 8014f06:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014f0e:	4413      	add	r3, r2
 8014f10:	b29a      	uxth	r2, r3
 8014f12:	687b      	ldr	r3, [r7, #4]
 8014f14:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014f18:	429a      	cmp	r2, r3
 8014f1a:	d30a      	bcc.n	8014f32 <tcp_receive+0x35a>
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014f22:	687b      	ldr	r3, [r7, #4]
 8014f24:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014f26:	4413      	add	r3, r2
 8014f28:	b29a      	uxth	r2, r3
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014f30:	e004      	b.n	8014f3c <tcp_receive+0x364>
 8014f32:	687b      	ldr	r3, [r7, #4]
 8014f34:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014f38:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8014f3c:	687b      	ldr	r3, [r7, #4]
 8014f3e:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8014f40:	687b      	ldr	r3, [r7, #4]
 8014f42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014f44:	4a98      	ldr	r2, [pc, #608]	; (80151a8 <tcp_receive+0x5d0>)
 8014f46:	6878      	ldr	r0, [r7, #4]
 8014f48:	f7ff fdca 	bl	8014ae0 <tcp_free_acked_segments>
 8014f4c:	4602      	mov	r2, r0
 8014f4e:	687b      	ldr	r3, [r7, #4]
 8014f50:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8014f56:	687b      	ldr	r3, [r7, #4]
 8014f58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014f5a:	4a94      	ldr	r2, [pc, #592]	; (80151ac <tcp_receive+0x5d4>)
 8014f5c:	6878      	ldr	r0, [r7, #4]
 8014f5e:	f7ff fdbf 	bl	8014ae0 <tcp_free_acked_segments>
 8014f62:	4602      	mov	r2, r0
 8014f64:	687b      	ldr	r3, [r7, #4]
 8014f66:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8014f68:	687b      	ldr	r3, [r7, #4]
 8014f6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014f6c:	2b00      	cmp	r3, #0
 8014f6e:	d104      	bne.n	8014f7a <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8014f70:	687b      	ldr	r3, [r7, #4]
 8014f72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014f76:	861a      	strh	r2, [r3, #48]	; 0x30
 8014f78:	e002      	b.n	8014f80 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8014f7a:	687b      	ldr	r3, [r7, #4]
 8014f7c:	2200      	movs	r2, #0
 8014f7e:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8014f80:	687b      	ldr	r3, [r7, #4]
 8014f82:	2200      	movs	r2, #0
 8014f84:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8014f86:	687b      	ldr	r3, [r7, #4]
 8014f88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014f8a:	2b00      	cmp	r3, #0
 8014f8c:	d103      	bne.n	8014f96 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8014f8e:	687b      	ldr	r3, [r7, #4]
 8014f90:	2200      	movs	r2, #0
 8014f92:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8014f96:	687b      	ldr	r3, [r7, #4]
 8014f98:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8014f9c:	4b84      	ldr	r3, [pc, #528]	; (80151b0 <tcp_receive+0x5d8>)
 8014f9e:	881b      	ldrh	r3, [r3, #0]
 8014fa0:	4413      	add	r3, r2
 8014fa2:	b29a      	uxth	r2, r3
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8014faa:	687b      	ldr	r3, [r7, #4]
 8014fac:	8b5b      	ldrh	r3, [r3, #26]
 8014fae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014fb2:	2b00      	cmp	r3, #0
 8014fb4:	d035      	beq.n	8015022 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8014fb6:	687b      	ldr	r3, [r7, #4]
 8014fb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014fba:	2b00      	cmp	r3, #0
 8014fbc:	d118      	bne.n	8014ff0 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8014fbe:	687b      	ldr	r3, [r7, #4]
 8014fc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014fc2:	2b00      	cmp	r3, #0
 8014fc4:	d00c      	beq.n	8014fe0 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8014fc6:	687b      	ldr	r3, [r7, #4]
 8014fc8:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8014fca:	687b      	ldr	r3, [r7, #4]
 8014fcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014fce:	68db      	ldr	r3, [r3, #12]
 8014fd0:	685b      	ldr	r3, [r3, #4]
 8014fd2:	4618      	mov	r0, r3
 8014fd4:	f7fa fe8d 	bl	800fcf2 <lwip_htonl>
 8014fd8:	4603      	mov	r3, r0
 8014fda:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8014fdc:	2b00      	cmp	r3, #0
 8014fde:	dc20      	bgt.n	8015022 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8014fe0:	687b      	ldr	r3, [r7, #4]
 8014fe2:	8b5b      	ldrh	r3, [r3, #26]
 8014fe4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8014fe8:	b29a      	uxth	r2, r3
 8014fea:	687b      	ldr	r3, [r7, #4]
 8014fec:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014fee:	e018      	b.n	8015022 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8014ff0:	687b      	ldr	r3, [r7, #4]
 8014ff2:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8014ff4:	687b      	ldr	r3, [r7, #4]
 8014ff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014ff8:	68db      	ldr	r3, [r3, #12]
 8014ffa:	685b      	ldr	r3, [r3, #4]
 8014ffc:	4618      	mov	r0, r3
 8014ffe:	f7fa fe78 	bl	800fcf2 <lwip_htonl>
 8015002:	4603      	mov	r3, r0
 8015004:	1ae3      	subs	r3, r4, r3
 8015006:	2b00      	cmp	r3, #0
 8015008:	dc0b      	bgt.n	8015022 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 801500a:	687b      	ldr	r3, [r7, #4]
 801500c:	8b5b      	ldrh	r3, [r3, #26]
 801500e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8015012:	b29a      	uxth	r2, r3
 8015014:	687b      	ldr	r3, [r7, #4]
 8015016:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8015018:	e003      	b.n	8015022 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 801501a:	6878      	ldr	r0, [r7, #4]
 801501c:	f002 fbce 	bl	80177bc <tcp_send_empty_ack>
 8015020:	e000      	b.n	8015024 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8015022:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8015024:	687b      	ldr	r3, [r7, #4]
 8015026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015028:	2b00      	cmp	r3, #0
 801502a:	d05b      	beq.n	80150e4 <tcp_receive+0x50c>
 801502c:	687b      	ldr	r3, [r7, #4]
 801502e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8015030:	4b60      	ldr	r3, [pc, #384]	; (80151b4 <tcp_receive+0x5dc>)
 8015032:	681b      	ldr	r3, [r3, #0]
 8015034:	1ad3      	subs	r3, r2, r3
 8015036:	2b00      	cmp	r3, #0
 8015038:	da54      	bge.n	80150e4 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801503a:	4b5f      	ldr	r3, [pc, #380]	; (80151b8 <tcp_receive+0x5e0>)
 801503c:	681b      	ldr	r3, [r3, #0]
 801503e:	b29a      	uxth	r2, r3
 8015040:	687b      	ldr	r3, [r7, #4]
 8015042:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015044:	b29b      	uxth	r3, r3
 8015046:	1ad3      	subs	r3, r2, r3
 8015048:	b29b      	uxth	r3, r3
 801504a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 801504e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8015052:	687b      	ldr	r3, [r7, #4]
 8015054:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8015058:	10db      	asrs	r3, r3, #3
 801505a:	b21b      	sxth	r3, r3
 801505c:	b29b      	uxth	r3, r3
 801505e:	1ad3      	subs	r3, r2, r3
 8015060:	b29b      	uxth	r3, r3
 8015062:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8015066:	687b      	ldr	r3, [r7, #4]
 8015068:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801506c:	b29a      	uxth	r2, r3
 801506e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8015072:	4413      	add	r3, r2
 8015074:	b29b      	uxth	r3, r3
 8015076:	b21a      	sxth	r2, r3
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 801507c:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8015080:	2b00      	cmp	r3, #0
 8015082:	da05      	bge.n	8015090 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8015084:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8015088:	425b      	negs	r3, r3
 801508a:	b29b      	uxth	r3, r3
 801508c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8015090:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8015094:	687b      	ldr	r3, [r7, #4]
 8015096:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801509a:	109b      	asrs	r3, r3, #2
 801509c:	b21b      	sxth	r3, r3
 801509e:	b29b      	uxth	r3, r3
 80150a0:	1ad3      	subs	r3, r2, r3
 80150a2:	b29b      	uxth	r3, r3
 80150a4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80150ae:	b29a      	uxth	r2, r3
 80150b0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80150b4:	4413      	add	r3, r2
 80150b6:	b29b      	uxth	r3, r3
 80150b8:	b21a      	sxth	r2, r3
 80150ba:	687b      	ldr	r3, [r7, #4]
 80150bc:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80150be:	687b      	ldr	r3, [r7, #4]
 80150c0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80150c4:	10db      	asrs	r3, r3, #3
 80150c6:	b21b      	sxth	r3, r3
 80150c8:	b29a      	uxth	r2, r3
 80150ca:	687b      	ldr	r3, [r7, #4]
 80150cc:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80150d0:	b29b      	uxth	r3, r3
 80150d2:	4413      	add	r3, r2
 80150d4:	b29b      	uxth	r3, r3
 80150d6:	b21a      	sxth	r2, r3
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 80150de:	687b      	ldr	r3, [r7, #4]
 80150e0:	2200      	movs	r2, #0
 80150e2:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 80150e4:	4b35      	ldr	r3, [pc, #212]	; (80151bc <tcp_receive+0x5e4>)
 80150e6:	881b      	ldrh	r3, [r3, #0]
 80150e8:	2b00      	cmp	r3, #0
 80150ea:	f000 84e2 	beq.w	8015ab2 <tcp_receive+0xeda>
 80150ee:	687b      	ldr	r3, [r7, #4]
 80150f0:	7d1b      	ldrb	r3, [r3, #20]
 80150f2:	2b06      	cmp	r3, #6
 80150f4:	f200 84dd 	bhi.w	8015ab2 <tcp_receive+0xeda>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80150f8:	687b      	ldr	r3, [r7, #4]
 80150fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80150fc:	4b30      	ldr	r3, [pc, #192]	; (80151c0 <tcp_receive+0x5e8>)
 80150fe:	681b      	ldr	r3, [r3, #0]
 8015100:	1ad3      	subs	r3, r2, r3
 8015102:	3b01      	subs	r3, #1
 8015104:	2b00      	cmp	r3, #0
 8015106:	f2c0 808f 	blt.w	8015228 <tcp_receive+0x650>
 801510a:	687b      	ldr	r3, [r7, #4]
 801510c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801510e:	4b2b      	ldr	r3, [pc, #172]	; (80151bc <tcp_receive+0x5e4>)
 8015110:	881b      	ldrh	r3, [r3, #0]
 8015112:	4619      	mov	r1, r3
 8015114:	4b2a      	ldr	r3, [pc, #168]	; (80151c0 <tcp_receive+0x5e8>)
 8015116:	681b      	ldr	r3, [r3, #0]
 8015118:	440b      	add	r3, r1
 801511a:	1ad3      	subs	r3, r2, r3
 801511c:	3301      	adds	r3, #1
 801511e:	2b00      	cmp	r3, #0
 8015120:	f300 8082 	bgt.w	8015228 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8015124:	4b27      	ldr	r3, [pc, #156]	; (80151c4 <tcp_receive+0x5ec>)
 8015126:	685b      	ldr	r3, [r3, #4]
 8015128:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 801512a:	687b      	ldr	r3, [r7, #4]
 801512c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801512e:	4b24      	ldr	r3, [pc, #144]	; (80151c0 <tcp_receive+0x5e8>)
 8015130:	681b      	ldr	r3, [r3, #0]
 8015132:	1ad3      	subs	r3, r2, r3
 8015134:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8015136:	4b23      	ldr	r3, [pc, #140]	; (80151c4 <tcp_receive+0x5ec>)
 8015138:	685b      	ldr	r3, [r3, #4]
 801513a:	2b00      	cmp	r3, #0
 801513c:	d106      	bne.n	801514c <tcp_receive+0x574>
 801513e:	4b22      	ldr	r3, [pc, #136]	; (80151c8 <tcp_receive+0x5f0>)
 8015140:	f240 5294 	movw	r2, #1428	; 0x594
 8015144:	4921      	ldr	r1, [pc, #132]	; (80151cc <tcp_receive+0x5f4>)
 8015146:	4822      	ldr	r0, [pc, #136]	; (80151d0 <tcp_receive+0x5f8>)
 8015148:	f006 f862 	bl	801b210 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801514c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801514e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8015152:	4293      	cmp	r3, r2
 8015154:	d906      	bls.n	8015164 <tcp_receive+0x58c>
 8015156:	4b1c      	ldr	r3, [pc, #112]	; (80151c8 <tcp_receive+0x5f0>)
 8015158:	f240 5295 	movw	r2, #1429	; 0x595
 801515c:	491d      	ldr	r1, [pc, #116]	; (80151d4 <tcp_receive+0x5fc>)
 801515e:	481c      	ldr	r0, [pc, #112]	; (80151d0 <tcp_receive+0x5f8>)
 8015160:	f006 f856 	bl	801b210 <iprintf>
      off = (u16_t)off32;
 8015164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015166:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801516a:	4b16      	ldr	r3, [pc, #88]	; (80151c4 <tcp_receive+0x5ec>)
 801516c:	685b      	ldr	r3, [r3, #4]
 801516e:	891b      	ldrh	r3, [r3, #8]
 8015170:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015174:	429a      	cmp	r2, r3
 8015176:	d906      	bls.n	8015186 <tcp_receive+0x5ae>
 8015178:	4b13      	ldr	r3, [pc, #76]	; (80151c8 <tcp_receive+0x5f0>)
 801517a:	f240 5297 	movw	r2, #1431	; 0x597
 801517e:	4916      	ldr	r1, [pc, #88]	; (80151d8 <tcp_receive+0x600>)
 8015180:	4813      	ldr	r0, [pc, #76]	; (80151d0 <tcp_receive+0x5f8>)
 8015182:	f006 f845 	bl	801b210 <iprintf>
      inseg.len -= off;
 8015186:	4b0f      	ldr	r3, [pc, #60]	; (80151c4 <tcp_receive+0x5ec>)
 8015188:	891a      	ldrh	r2, [r3, #8]
 801518a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801518e:	1ad3      	subs	r3, r2, r3
 8015190:	b29a      	uxth	r2, r3
 8015192:	4b0c      	ldr	r3, [pc, #48]	; (80151c4 <tcp_receive+0x5ec>)
 8015194:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8015196:	4b0b      	ldr	r3, [pc, #44]	; (80151c4 <tcp_receive+0x5ec>)
 8015198:	685b      	ldr	r3, [r3, #4]
 801519a:	891a      	ldrh	r2, [r3, #8]
 801519c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80151a0:	1ad3      	subs	r3, r2, r3
 80151a2:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 80151a4:	e02a      	b.n	80151fc <tcp_receive+0x624>
 80151a6:	bf00      	nop
 80151a8:	0801f528 	.word	0x0801f528
 80151ac:	0801f530 	.word	0x0801f530
 80151b0:	200071e4 	.word	0x200071e4
 80151b4:	200071e0 	.word	0x200071e0
 80151b8:	200071a4 	.word	0x200071a4
 80151bc:	200071e6 	.word	0x200071e6
 80151c0:	200071dc 	.word	0x200071dc
 80151c4:	200071bc 	.word	0x200071bc
 80151c8:	0801f1c0 	.word	0x0801f1c0
 80151cc:	0801f538 	.word	0x0801f538
 80151d0:	0801f20c 	.word	0x0801f20c
 80151d4:	0801f548 	.word	0x0801f548
 80151d8:	0801f558 	.word	0x0801f558
        off -= p->len;
 80151dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80151de:	895b      	ldrh	r3, [r3, #10]
 80151e0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80151e4:	1ad3      	subs	r3, r2, r3
 80151e6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 80151ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80151ec:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80151ee:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 80151f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80151f2:	2200      	movs	r2, #0
 80151f4:	815a      	strh	r2, [r3, #10]
        p = p->next;
 80151f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80151f8:	681b      	ldr	r3, [r3, #0]
 80151fa:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 80151fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80151fe:	895b      	ldrh	r3, [r3, #10]
 8015200:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015204:	429a      	cmp	r2, r3
 8015206:	d8e9      	bhi.n	80151dc <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8015208:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801520c:	4619      	mov	r1, r3
 801520e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8015210:	f7fc f8d8 	bl	80113c4 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8015214:	687b      	ldr	r3, [r7, #4]
 8015216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015218:	4a91      	ldr	r2, [pc, #580]	; (8015460 <tcp_receive+0x888>)
 801521a:	6013      	str	r3, [r2, #0]
 801521c:	4b91      	ldr	r3, [pc, #580]	; (8015464 <tcp_receive+0x88c>)
 801521e:	68db      	ldr	r3, [r3, #12]
 8015220:	4a8f      	ldr	r2, [pc, #572]	; (8015460 <tcp_receive+0x888>)
 8015222:	6812      	ldr	r2, [r2, #0]
 8015224:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8015226:	e00d      	b.n	8015244 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8015228:	4b8d      	ldr	r3, [pc, #564]	; (8015460 <tcp_receive+0x888>)
 801522a:	681a      	ldr	r2, [r3, #0]
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015230:	1ad3      	subs	r3, r2, r3
 8015232:	2b00      	cmp	r3, #0
 8015234:	da06      	bge.n	8015244 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8015236:	687b      	ldr	r3, [r7, #4]
 8015238:	8b5b      	ldrh	r3, [r3, #26]
 801523a:	f043 0302 	orr.w	r3, r3, #2
 801523e:	b29a      	uxth	r2, r3
 8015240:	687b      	ldr	r3, [r7, #4]
 8015242:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8015244:	4b86      	ldr	r3, [pc, #536]	; (8015460 <tcp_receive+0x888>)
 8015246:	681a      	ldr	r2, [r3, #0]
 8015248:	687b      	ldr	r3, [r7, #4]
 801524a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801524c:	1ad3      	subs	r3, r2, r3
 801524e:	2b00      	cmp	r3, #0
 8015250:	f2c0 842a 	blt.w	8015aa8 <tcp_receive+0xed0>
 8015254:	4b82      	ldr	r3, [pc, #520]	; (8015460 <tcp_receive+0x888>)
 8015256:	681a      	ldr	r2, [r3, #0]
 8015258:	687b      	ldr	r3, [r7, #4]
 801525a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801525c:	6879      	ldr	r1, [r7, #4]
 801525e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015260:	440b      	add	r3, r1
 8015262:	1ad3      	subs	r3, r2, r3
 8015264:	3301      	adds	r3, #1
 8015266:	2b00      	cmp	r3, #0
 8015268:	f300 841e 	bgt.w	8015aa8 <tcp_receive+0xed0>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 801526c:	687b      	ldr	r3, [r7, #4]
 801526e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015270:	4b7b      	ldr	r3, [pc, #492]	; (8015460 <tcp_receive+0x888>)
 8015272:	681b      	ldr	r3, [r3, #0]
 8015274:	429a      	cmp	r2, r3
 8015276:	f040 829a 	bne.w	80157ae <tcp_receive+0xbd6>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801527a:	4b7a      	ldr	r3, [pc, #488]	; (8015464 <tcp_receive+0x88c>)
 801527c:	891c      	ldrh	r4, [r3, #8]
 801527e:	4b79      	ldr	r3, [pc, #484]	; (8015464 <tcp_receive+0x88c>)
 8015280:	68db      	ldr	r3, [r3, #12]
 8015282:	899b      	ldrh	r3, [r3, #12]
 8015284:	b29b      	uxth	r3, r3
 8015286:	4618      	mov	r0, r3
 8015288:	f7fa fd1e 	bl	800fcc8 <lwip_htons>
 801528c:	4603      	mov	r3, r0
 801528e:	b2db      	uxtb	r3, r3
 8015290:	f003 0303 	and.w	r3, r3, #3
 8015294:	2b00      	cmp	r3, #0
 8015296:	d001      	beq.n	801529c <tcp_receive+0x6c4>
 8015298:	2301      	movs	r3, #1
 801529a:	e000      	b.n	801529e <tcp_receive+0x6c6>
 801529c:	2300      	movs	r3, #0
 801529e:	4423      	add	r3, r4
 80152a0:	b29a      	uxth	r2, r3
 80152a2:	4b71      	ldr	r3, [pc, #452]	; (8015468 <tcp_receive+0x890>)
 80152a4:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80152aa:	4b6f      	ldr	r3, [pc, #444]	; (8015468 <tcp_receive+0x890>)
 80152ac:	881b      	ldrh	r3, [r3, #0]
 80152ae:	429a      	cmp	r2, r3
 80152b0:	d275      	bcs.n	801539e <tcp_receive+0x7c6>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80152b2:	4b6c      	ldr	r3, [pc, #432]	; (8015464 <tcp_receive+0x88c>)
 80152b4:	68db      	ldr	r3, [r3, #12]
 80152b6:	899b      	ldrh	r3, [r3, #12]
 80152b8:	b29b      	uxth	r3, r3
 80152ba:	4618      	mov	r0, r3
 80152bc:	f7fa fd04 	bl	800fcc8 <lwip_htons>
 80152c0:	4603      	mov	r3, r0
 80152c2:	b2db      	uxtb	r3, r3
 80152c4:	f003 0301 	and.w	r3, r3, #1
 80152c8:	2b00      	cmp	r3, #0
 80152ca:	d01f      	beq.n	801530c <tcp_receive+0x734>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80152cc:	4b65      	ldr	r3, [pc, #404]	; (8015464 <tcp_receive+0x88c>)
 80152ce:	68db      	ldr	r3, [r3, #12]
 80152d0:	899b      	ldrh	r3, [r3, #12]
 80152d2:	b29b      	uxth	r3, r3
 80152d4:	b21b      	sxth	r3, r3
 80152d6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80152da:	b21c      	sxth	r4, r3
 80152dc:	4b61      	ldr	r3, [pc, #388]	; (8015464 <tcp_receive+0x88c>)
 80152de:	68db      	ldr	r3, [r3, #12]
 80152e0:	899b      	ldrh	r3, [r3, #12]
 80152e2:	b29b      	uxth	r3, r3
 80152e4:	4618      	mov	r0, r3
 80152e6:	f7fa fcef 	bl	800fcc8 <lwip_htons>
 80152ea:	4603      	mov	r3, r0
 80152ec:	b2db      	uxtb	r3, r3
 80152ee:	b29b      	uxth	r3, r3
 80152f0:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80152f4:	b29b      	uxth	r3, r3
 80152f6:	4618      	mov	r0, r3
 80152f8:	f7fa fce6 	bl	800fcc8 <lwip_htons>
 80152fc:	4603      	mov	r3, r0
 80152fe:	b21b      	sxth	r3, r3
 8015300:	4323      	orrs	r3, r4
 8015302:	b21a      	sxth	r2, r3
 8015304:	4b57      	ldr	r3, [pc, #348]	; (8015464 <tcp_receive+0x88c>)
 8015306:	68db      	ldr	r3, [r3, #12]
 8015308:	b292      	uxth	r2, r2
 801530a:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015310:	4b54      	ldr	r3, [pc, #336]	; (8015464 <tcp_receive+0x88c>)
 8015312:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8015314:	4b53      	ldr	r3, [pc, #332]	; (8015464 <tcp_receive+0x88c>)
 8015316:	68db      	ldr	r3, [r3, #12]
 8015318:	899b      	ldrh	r3, [r3, #12]
 801531a:	b29b      	uxth	r3, r3
 801531c:	4618      	mov	r0, r3
 801531e:	f7fa fcd3 	bl	800fcc8 <lwip_htons>
 8015322:	4603      	mov	r3, r0
 8015324:	b2db      	uxtb	r3, r3
 8015326:	f003 0302 	and.w	r3, r3, #2
 801532a:	2b00      	cmp	r3, #0
 801532c:	d005      	beq.n	801533a <tcp_receive+0x762>
            inseg.len -= 1;
 801532e:	4b4d      	ldr	r3, [pc, #308]	; (8015464 <tcp_receive+0x88c>)
 8015330:	891b      	ldrh	r3, [r3, #8]
 8015332:	3b01      	subs	r3, #1
 8015334:	b29a      	uxth	r2, r3
 8015336:	4b4b      	ldr	r3, [pc, #300]	; (8015464 <tcp_receive+0x88c>)
 8015338:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801533a:	4b4a      	ldr	r3, [pc, #296]	; (8015464 <tcp_receive+0x88c>)
 801533c:	685b      	ldr	r3, [r3, #4]
 801533e:	4a49      	ldr	r2, [pc, #292]	; (8015464 <tcp_receive+0x88c>)
 8015340:	8912      	ldrh	r2, [r2, #8]
 8015342:	4611      	mov	r1, r2
 8015344:	4618      	mov	r0, r3
 8015346:	f7fb ff3f 	bl	80111c8 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801534a:	4b46      	ldr	r3, [pc, #280]	; (8015464 <tcp_receive+0x88c>)
 801534c:	891c      	ldrh	r4, [r3, #8]
 801534e:	4b45      	ldr	r3, [pc, #276]	; (8015464 <tcp_receive+0x88c>)
 8015350:	68db      	ldr	r3, [r3, #12]
 8015352:	899b      	ldrh	r3, [r3, #12]
 8015354:	b29b      	uxth	r3, r3
 8015356:	4618      	mov	r0, r3
 8015358:	f7fa fcb6 	bl	800fcc8 <lwip_htons>
 801535c:	4603      	mov	r3, r0
 801535e:	b2db      	uxtb	r3, r3
 8015360:	f003 0303 	and.w	r3, r3, #3
 8015364:	2b00      	cmp	r3, #0
 8015366:	d001      	beq.n	801536c <tcp_receive+0x794>
 8015368:	2301      	movs	r3, #1
 801536a:	e000      	b.n	801536e <tcp_receive+0x796>
 801536c:	2300      	movs	r3, #0
 801536e:	4423      	add	r3, r4
 8015370:	b29a      	uxth	r2, r3
 8015372:	4b3d      	ldr	r3, [pc, #244]	; (8015468 <tcp_receive+0x890>)
 8015374:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8015376:	4b3c      	ldr	r3, [pc, #240]	; (8015468 <tcp_receive+0x890>)
 8015378:	881b      	ldrh	r3, [r3, #0]
 801537a:	461a      	mov	r2, r3
 801537c:	4b38      	ldr	r3, [pc, #224]	; (8015460 <tcp_receive+0x888>)
 801537e:	681b      	ldr	r3, [r3, #0]
 8015380:	441a      	add	r2, r3
 8015382:	687b      	ldr	r3, [r7, #4]
 8015384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015386:	6879      	ldr	r1, [r7, #4]
 8015388:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801538a:	440b      	add	r3, r1
 801538c:	429a      	cmp	r2, r3
 801538e:	d006      	beq.n	801539e <tcp_receive+0x7c6>
 8015390:	4b36      	ldr	r3, [pc, #216]	; (801546c <tcp_receive+0x894>)
 8015392:	f240 52cb 	movw	r2, #1483	; 0x5cb
 8015396:	4936      	ldr	r1, [pc, #216]	; (8015470 <tcp_receive+0x898>)
 8015398:	4836      	ldr	r0, [pc, #216]	; (8015474 <tcp_receive+0x89c>)
 801539a:	f005 ff39 	bl	801b210 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 801539e:	687b      	ldr	r3, [r7, #4]
 80153a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80153a2:	2b00      	cmp	r3, #0
 80153a4:	f000 80e7 	beq.w	8015576 <tcp_receive+0x99e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80153a8:	4b2e      	ldr	r3, [pc, #184]	; (8015464 <tcp_receive+0x88c>)
 80153aa:	68db      	ldr	r3, [r3, #12]
 80153ac:	899b      	ldrh	r3, [r3, #12]
 80153ae:	b29b      	uxth	r3, r3
 80153b0:	4618      	mov	r0, r3
 80153b2:	f7fa fc89 	bl	800fcc8 <lwip_htons>
 80153b6:	4603      	mov	r3, r0
 80153b8:	b2db      	uxtb	r3, r3
 80153ba:	f003 0301 	and.w	r3, r3, #1
 80153be:	2b00      	cmp	r3, #0
 80153c0:	d010      	beq.n	80153e4 <tcp_receive+0x80c>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 80153c2:	e00a      	b.n	80153da <tcp_receive+0x802>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 80153c4:	687b      	ldr	r3, [r7, #4]
 80153c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80153c8:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 80153ca:	687b      	ldr	r3, [r7, #4]
 80153cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80153ce:	681a      	ldr	r2, [r3, #0]
 80153d0:	687b      	ldr	r3, [r7, #4]
 80153d2:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 80153d4:	68f8      	ldr	r0, [r7, #12]
 80153d6:	f7fd fce2 	bl	8012d9e <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80153da:	687b      	ldr	r3, [r7, #4]
 80153dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80153de:	2b00      	cmp	r3, #0
 80153e0:	d1f0      	bne.n	80153c4 <tcp_receive+0x7ec>
 80153e2:	e0c8      	b.n	8015576 <tcp_receive+0x99e>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80153e8:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80153ea:	e052      	b.n	8015492 <tcp_receive+0x8ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80153ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80153ee:	68db      	ldr	r3, [r3, #12]
 80153f0:	899b      	ldrh	r3, [r3, #12]
 80153f2:	b29b      	uxth	r3, r3
 80153f4:	4618      	mov	r0, r3
 80153f6:	f7fa fc67 	bl	800fcc8 <lwip_htons>
 80153fa:	4603      	mov	r3, r0
 80153fc:	b2db      	uxtb	r3, r3
 80153fe:	f003 0301 	and.w	r3, r3, #1
 8015402:	2b00      	cmp	r3, #0
 8015404:	d03d      	beq.n	8015482 <tcp_receive+0x8aa>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8015406:	4b17      	ldr	r3, [pc, #92]	; (8015464 <tcp_receive+0x88c>)
 8015408:	68db      	ldr	r3, [r3, #12]
 801540a:	899b      	ldrh	r3, [r3, #12]
 801540c:	b29b      	uxth	r3, r3
 801540e:	4618      	mov	r0, r3
 8015410:	f7fa fc5a 	bl	800fcc8 <lwip_htons>
 8015414:	4603      	mov	r3, r0
 8015416:	b2db      	uxtb	r3, r3
 8015418:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801541c:	2b00      	cmp	r3, #0
 801541e:	d130      	bne.n	8015482 <tcp_receive+0x8aa>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8015420:	4b10      	ldr	r3, [pc, #64]	; (8015464 <tcp_receive+0x88c>)
 8015422:	68db      	ldr	r3, [r3, #12]
 8015424:	899b      	ldrh	r3, [r3, #12]
 8015426:	b29c      	uxth	r4, r3
 8015428:	2001      	movs	r0, #1
 801542a:	f7fa fc4d 	bl	800fcc8 <lwip_htons>
 801542e:	4603      	mov	r3, r0
 8015430:	461a      	mov	r2, r3
 8015432:	4b0c      	ldr	r3, [pc, #48]	; (8015464 <tcp_receive+0x88c>)
 8015434:	68db      	ldr	r3, [r3, #12]
 8015436:	4322      	orrs	r2, r4
 8015438:	b292      	uxth	r2, r2
 801543a:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801543c:	4b09      	ldr	r3, [pc, #36]	; (8015464 <tcp_receive+0x88c>)
 801543e:	891c      	ldrh	r4, [r3, #8]
 8015440:	4b08      	ldr	r3, [pc, #32]	; (8015464 <tcp_receive+0x88c>)
 8015442:	68db      	ldr	r3, [r3, #12]
 8015444:	899b      	ldrh	r3, [r3, #12]
 8015446:	b29b      	uxth	r3, r3
 8015448:	4618      	mov	r0, r3
 801544a:	f7fa fc3d 	bl	800fcc8 <lwip_htons>
 801544e:	4603      	mov	r3, r0
 8015450:	b2db      	uxtb	r3, r3
 8015452:	f003 0303 	and.w	r3, r3, #3
 8015456:	2b00      	cmp	r3, #0
 8015458:	d00e      	beq.n	8015478 <tcp_receive+0x8a0>
 801545a:	2301      	movs	r3, #1
 801545c:	e00d      	b.n	801547a <tcp_receive+0x8a2>
 801545e:	bf00      	nop
 8015460:	200071dc 	.word	0x200071dc
 8015464:	200071bc 	.word	0x200071bc
 8015468:	200071e6 	.word	0x200071e6
 801546c:	0801f1c0 	.word	0x0801f1c0
 8015470:	0801f568 	.word	0x0801f568
 8015474:	0801f20c 	.word	0x0801f20c
 8015478:	2300      	movs	r3, #0
 801547a:	4423      	add	r3, r4
 801547c:	b29a      	uxth	r2, r3
 801547e:	4b98      	ldr	r3, [pc, #608]	; (80156e0 <tcp_receive+0xb08>)
 8015480:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8015482:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015484:	613b      	str	r3, [r7, #16]
              next = next->next;
 8015486:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015488:	681b      	ldr	r3, [r3, #0]
 801548a:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 801548c:	6938      	ldr	r0, [r7, #16]
 801548e:	f7fd fc86 	bl	8012d9e <tcp_seg_free>
            while (next &&
 8015492:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015494:	2b00      	cmp	r3, #0
 8015496:	d00e      	beq.n	80154b6 <tcp_receive+0x8de>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8015498:	4b91      	ldr	r3, [pc, #580]	; (80156e0 <tcp_receive+0xb08>)
 801549a:	881b      	ldrh	r3, [r3, #0]
 801549c:	461a      	mov	r2, r3
 801549e:	4b91      	ldr	r3, [pc, #580]	; (80156e4 <tcp_receive+0xb0c>)
 80154a0:	681b      	ldr	r3, [r3, #0]
 80154a2:	441a      	add	r2, r3
 80154a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80154a6:	68db      	ldr	r3, [r3, #12]
 80154a8:	685b      	ldr	r3, [r3, #4]
 80154aa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80154ac:	8909      	ldrh	r1, [r1, #8]
 80154ae:	440b      	add	r3, r1
 80154b0:	1ad3      	subs	r3, r2, r3
            while (next &&
 80154b2:	2b00      	cmp	r3, #0
 80154b4:	da9a      	bge.n	80153ec <tcp_receive+0x814>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80154b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80154b8:	2b00      	cmp	r3, #0
 80154ba:	d059      	beq.n	8015570 <tcp_receive+0x998>
                TCP_SEQ_GT(seqno + tcplen,
 80154bc:	4b88      	ldr	r3, [pc, #544]	; (80156e0 <tcp_receive+0xb08>)
 80154be:	881b      	ldrh	r3, [r3, #0]
 80154c0:	461a      	mov	r2, r3
 80154c2:	4b88      	ldr	r3, [pc, #544]	; (80156e4 <tcp_receive+0xb0c>)
 80154c4:	681b      	ldr	r3, [r3, #0]
 80154c6:	441a      	add	r2, r3
 80154c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80154ca:	68db      	ldr	r3, [r3, #12]
 80154cc:	685b      	ldr	r3, [r3, #4]
 80154ce:	1ad3      	subs	r3, r2, r3
            if (next &&
 80154d0:	2b00      	cmp	r3, #0
 80154d2:	dd4d      	ble.n	8015570 <tcp_receive+0x998>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80154d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80154d6:	68db      	ldr	r3, [r3, #12]
 80154d8:	685b      	ldr	r3, [r3, #4]
 80154da:	b29a      	uxth	r2, r3
 80154dc:	4b81      	ldr	r3, [pc, #516]	; (80156e4 <tcp_receive+0xb0c>)
 80154de:	681b      	ldr	r3, [r3, #0]
 80154e0:	b29b      	uxth	r3, r3
 80154e2:	1ad3      	subs	r3, r2, r3
 80154e4:	b29a      	uxth	r2, r3
 80154e6:	4b80      	ldr	r3, [pc, #512]	; (80156e8 <tcp_receive+0xb10>)
 80154e8:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80154ea:	4b7f      	ldr	r3, [pc, #508]	; (80156e8 <tcp_receive+0xb10>)
 80154ec:	68db      	ldr	r3, [r3, #12]
 80154ee:	899b      	ldrh	r3, [r3, #12]
 80154f0:	b29b      	uxth	r3, r3
 80154f2:	4618      	mov	r0, r3
 80154f4:	f7fa fbe8 	bl	800fcc8 <lwip_htons>
 80154f8:	4603      	mov	r3, r0
 80154fa:	b2db      	uxtb	r3, r3
 80154fc:	f003 0302 	and.w	r3, r3, #2
 8015500:	2b00      	cmp	r3, #0
 8015502:	d005      	beq.n	8015510 <tcp_receive+0x938>
                inseg.len -= 1;
 8015504:	4b78      	ldr	r3, [pc, #480]	; (80156e8 <tcp_receive+0xb10>)
 8015506:	891b      	ldrh	r3, [r3, #8]
 8015508:	3b01      	subs	r3, #1
 801550a:	b29a      	uxth	r2, r3
 801550c:	4b76      	ldr	r3, [pc, #472]	; (80156e8 <tcp_receive+0xb10>)
 801550e:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8015510:	4b75      	ldr	r3, [pc, #468]	; (80156e8 <tcp_receive+0xb10>)
 8015512:	685b      	ldr	r3, [r3, #4]
 8015514:	4a74      	ldr	r2, [pc, #464]	; (80156e8 <tcp_receive+0xb10>)
 8015516:	8912      	ldrh	r2, [r2, #8]
 8015518:	4611      	mov	r1, r2
 801551a:	4618      	mov	r0, r3
 801551c:	f7fb fe54 	bl	80111c8 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8015520:	4b71      	ldr	r3, [pc, #452]	; (80156e8 <tcp_receive+0xb10>)
 8015522:	891c      	ldrh	r4, [r3, #8]
 8015524:	4b70      	ldr	r3, [pc, #448]	; (80156e8 <tcp_receive+0xb10>)
 8015526:	68db      	ldr	r3, [r3, #12]
 8015528:	899b      	ldrh	r3, [r3, #12]
 801552a:	b29b      	uxth	r3, r3
 801552c:	4618      	mov	r0, r3
 801552e:	f7fa fbcb 	bl	800fcc8 <lwip_htons>
 8015532:	4603      	mov	r3, r0
 8015534:	b2db      	uxtb	r3, r3
 8015536:	f003 0303 	and.w	r3, r3, #3
 801553a:	2b00      	cmp	r3, #0
 801553c:	d001      	beq.n	8015542 <tcp_receive+0x96a>
 801553e:	2301      	movs	r3, #1
 8015540:	e000      	b.n	8015544 <tcp_receive+0x96c>
 8015542:	2300      	movs	r3, #0
 8015544:	4423      	add	r3, r4
 8015546:	b29a      	uxth	r2, r3
 8015548:	4b65      	ldr	r3, [pc, #404]	; (80156e0 <tcp_receive+0xb08>)
 801554a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801554c:	4b64      	ldr	r3, [pc, #400]	; (80156e0 <tcp_receive+0xb08>)
 801554e:	881b      	ldrh	r3, [r3, #0]
 8015550:	461a      	mov	r2, r3
 8015552:	4b64      	ldr	r3, [pc, #400]	; (80156e4 <tcp_receive+0xb0c>)
 8015554:	681b      	ldr	r3, [r3, #0]
 8015556:	441a      	add	r2, r3
 8015558:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801555a:	68db      	ldr	r3, [r3, #12]
 801555c:	685b      	ldr	r3, [r3, #4]
 801555e:	429a      	cmp	r2, r3
 8015560:	d006      	beq.n	8015570 <tcp_receive+0x998>
 8015562:	4b62      	ldr	r3, [pc, #392]	; (80156ec <tcp_receive+0xb14>)
 8015564:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8015568:	4961      	ldr	r1, [pc, #388]	; (80156f0 <tcp_receive+0xb18>)
 801556a:	4862      	ldr	r0, [pc, #392]	; (80156f4 <tcp_receive+0xb1c>)
 801556c:	f005 fe50 	bl	801b210 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8015570:	687b      	ldr	r3, [r7, #4]
 8015572:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8015574:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8015576:	4b5a      	ldr	r3, [pc, #360]	; (80156e0 <tcp_receive+0xb08>)
 8015578:	881b      	ldrh	r3, [r3, #0]
 801557a:	461a      	mov	r2, r3
 801557c:	4b59      	ldr	r3, [pc, #356]	; (80156e4 <tcp_receive+0xb0c>)
 801557e:	681b      	ldr	r3, [r3, #0]
 8015580:	441a      	add	r2, r3
 8015582:	687b      	ldr	r3, [r7, #4]
 8015584:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801558a:	4b55      	ldr	r3, [pc, #340]	; (80156e0 <tcp_receive+0xb08>)
 801558c:	881b      	ldrh	r3, [r3, #0]
 801558e:	429a      	cmp	r2, r3
 8015590:	d206      	bcs.n	80155a0 <tcp_receive+0x9c8>
 8015592:	4b56      	ldr	r3, [pc, #344]	; (80156ec <tcp_receive+0xb14>)
 8015594:	f240 6207 	movw	r2, #1543	; 0x607
 8015598:	4957      	ldr	r1, [pc, #348]	; (80156f8 <tcp_receive+0xb20>)
 801559a:	4856      	ldr	r0, [pc, #344]	; (80156f4 <tcp_receive+0xb1c>)
 801559c:	f005 fe38 	bl	801b210 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80155a0:	687b      	ldr	r3, [r7, #4]
 80155a2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80155a4:	4b4e      	ldr	r3, [pc, #312]	; (80156e0 <tcp_receive+0xb08>)
 80155a6:	881b      	ldrh	r3, [r3, #0]
 80155a8:	1ad3      	subs	r3, r2, r3
 80155aa:	b29a      	uxth	r2, r3
 80155ac:	687b      	ldr	r3, [r7, #4]
 80155ae:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80155b0:	6878      	ldr	r0, [r7, #4]
 80155b2:	f7fc fdb3 	bl	801211c <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80155b6:	4b4c      	ldr	r3, [pc, #304]	; (80156e8 <tcp_receive+0xb10>)
 80155b8:	685b      	ldr	r3, [r3, #4]
 80155ba:	891b      	ldrh	r3, [r3, #8]
 80155bc:	2b00      	cmp	r3, #0
 80155be:	d006      	beq.n	80155ce <tcp_receive+0x9f6>
          recv_data = inseg.p;
 80155c0:	4b49      	ldr	r3, [pc, #292]	; (80156e8 <tcp_receive+0xb10>)
 80155c2:	685b      	ldr	r3, [r3, #4]
 80155c4:	4a4d      	ldr	r2, [pc, #308]	; (80156fc <tcp_receive+0xb24>)
 80155c6:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80155c8:	4b47      	ldr	r3, [pc, #284]	; (80156e8 <tcp_receive+0xb10>)
 80155ca:	2200      	movs	r2, #0
 80155cc:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80155ce:	4b46      	ldr	r3, [pc, #280]	; (80156e8 <tcp_receive+0xb10>)
 80155d0:	68db      	ldr	r3, [r3, #12]
 80155d2:	899b      	ldrh	r3, [r3, #12]
 80155d4:	b29b      	uxth	r3, r3
 80155d6:	4618      	mov	r0, r3
 80155d8:	f7fa fb76 	bl	800fcc8 <lwip_htons>
 80155dc:	4603      	mov	r3, r0
 80155de:	b2db      	uxtb	r3, r3
 80155e0:	f003 0301 	and.w	r3, r3, #1
 80155e4:	2b00      	cmp	r3, #0
 80155e6:	f000 80b8 	beq.w	801575a <tcp_receive+0xb82>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80155ea:	4b45      	ldr	r3, [pc, #276]	; (8015700 <tcp_receive+0xb28>)
 80155ec:	781b      	ldrb	r3, [r3, #0]
 80155ee:	f043 0320 	orr.w	r3, r3, #32
 80155f2:	b2da      	uxtb	r2, r3
 80155f4:	4b42      	ldr	r3, [pc, #264]	; (8015700 <tcp_receive+0xb28>)
 80155f6:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80155f8:	e0af      	b.n	801575a <tcp_receive+0xb82>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80155fa:	687b      	ldr	r3, [r7, #4]
 80155fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80155fe:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8015600:	687b      	ldr	r3, [r7, #4]
 8015602:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015604:	68db      	ldr	r3, [r3, #12]
 8015606:	685b      	ldr	r3, [r3, #4]
 8015608:	4a36      	ldr	r2, [pc, #216]	; (80156e4 <tcp_receive+0xb0c>)
 801560a:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801560c:	68bb      	ldr	r3, [r7, #8]
 801560e:	891b      	ldrh	r3, [r3, #8]
 8015610:	461c      	mov	r4, r3
 8015612:	68bb      	ldr	r3, [r7, #8]
 8015614:	68db      	ldr	r3, [r3, #12]
 8015616:	899b      	ldrh	r3, [r3, #12]
 8015618:	b29b      	uxth	r3, r3
 801561a:	4618      	mov	r0, r3
 801561c:	f7fa fb54 	bl	800fcc8 <lwip_htons>
 8015620:	4603      	mov	r3, r0
 8015622:	b2db      	uxtb	r3, r3
 8015624:	f003 0303 	and.w	r3, r3, #3
 8015628:	2b00      	cmp	r3, #0
 801562a:	d001      	beq.n	8015630 <tcp_receive+0xa58>
 801562c:	2301      	movs	r3, #1
 801562e:	e000      	b.n	8015632 <tcp_receive+0xa5a>
 8015630:	2300      	movs	r3, #0
 8015632:	191a      	adds	r2, r3, r4
 8015634:	687b      	ldr	r3, [r7, #4]
 8015636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015638:	441a      	add	r2, r3
 801563a:	687b      	ldr	r3, [r7, #4]
 801563c:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801563e:	687b      	ldr	r3, [r7, #4]
 8015640:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015642:	461c      	mov	r4, r3
 8015644:	68bb      	ldr	r3, [r7, #8]
 8015646:	891b      	ldrh	r3, [r3, #8]
 8015648:	461d      	mov	r5, r3
 801564a:	68bb      	ldr	r3, [r7, #8]
 801564c:	68db      	ldr	r3, [r3, #12]
 801564e:	899b      	ldrh	r3, [r3, #12]
 8015650:	b29b      	uxth	r3, r3
 8015652:	4618      	mov	r0, r3
 8015654:	f7fa fb38 	bl	800fcc8 <lwip_htons>
 8015658:	4603      	mov	r3, r0
 801565a:	b2db      	uxtb	r3, r3
 801565c:	f003 0303 	and.w	r3, r3, #3
 8015660:	2b00      	cmp	r3, #0
 8015662:	d001      	beq.n	8015668 <tcp_receive+0xa90>
 8015664:	2301      	movs	r3, #1
 8015666:	e000      	b.n	801566a <tcp_receive+0xa92>
 8015668:	2300      	movs	r3, #0
 801566a:	442b      	add	r3, r5
 801566c:	429c      	cmp	r4, r3
 801566e:	d206      	bcs.n	801567e <tcp_receive+0xaa6>
 8015670:	4b1e      	ldr	r3, [pc, #120]	; (80156ec <tcp_receive+0xb14>)
 8015672:	f240 622b 	movw	r2, #1579	; 0x62b
 8015676:	4923      	ldr	r1, [pc, #140]	; (8015704 <tcp_receive+0xb2c>)
 8015678:	481e      	ldr	r0, [pc, #120]	; (80156f4 <tcp_receive+0xb1c>)
 801567a:	f005 fdc9 	bl	801b210 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801567e:	68bb      	ldr	r3, [r7, #8]
 8015680:	891b      	ldrh	r3, [r3, #8]
 8015682:	461c      	mov	r4, r3
 8015684:	68bb      	ldr	r3, [r7, #8]
 8015686:	68db      	ldr	r3, [r3, #12]
 8015688:	899b      	ldrh	r3, [r3, #12]
 801568a:	b29b      	uxth	r3, r3
 801568c:	4618      	mov	r0, r3
 801568e:	f7fa fb1b 	bl	800fcc8 <lwip_htons>
 8015692:	4603      	mov	r3, r0
 8015694:	b2db      	uxtb	r3, r3
 8015696:	f003 0303 	and.w	r3, r3, #3
 801569a:	2b00      	cmp	r3, #0
 801569c:	d001      	beq.n	80156a2 <tcp_receive+0xaca>
 801569e:	2301      	movs	r3, #1
 80156a0:	e000      	b.n	80156a4 <tcp_receive+0xacc>
 80156a2:	2300      	movs	r3, #0
 80156a4:	1919      	adds	r1, r3, r4
 80156a6:	687b      	ldr	r3, [r7, #4]
 80156a8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80156aa:	b28b      	uxth	r3, r1
 80156ac:	1ad3      	subs	r3, r2, r3
 80156ae:	b29a      	uxth	r2, r3
 80156b0:	687b      	ldr	r3, [r7, #4]
 80156b2:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80156b4:	6878      	ldr	r0, [r7, #4]
 80156b6:	f7fc fd31 	bl	801211c <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80156ba:	68bb      	ldr	r3, [r7, #8]
 80156bc:	685b      	ldr	r3, [r3, #4]
 80156be:	891b      	ldrh	r3, [r3, #8]
 80156c0:	2b00      	cmp	r3, #0
 80156c2:	d028      	beq.n	8015716 <tcp_receive+0xb3e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80156c4:	4b0d      	ldr	r3, [pc, #52]	; (80156fc <tcp_receive+0xb24>)
 80156c6:	681b      	ldr	r3, [r3, #0]
 80156c8:	2b00      	cmp	r3, #0
 80156ca:	d01d      	beq.n	8015708 <tcp_receive+0xb30>
              pbuf_cat(recv_data, cseg->p);
 80156cc:	4b0b      	ldr	r3, [pc, #44]	; (80156fc <tcp_receive+0xb24>)
 80156ce:	681a      	ldr	r2, [r3, #0]
 80156d0:	68bb      	ldr	r3, [r7, #8]
 80156d2:	685b      	ldr	r3, [r3, #4]
 80156d4:	4619      	mov	r1, r3
 80156d6:	4610      	mov	r0, r2
 80156d8:	f7fb ffbc 	bl	8011654 <pbuf_cat>
 80156dc:	e018      	b.n	8015710 <tcp_receive+0xb38>
 80156de:	bf00      	nop
 80156e0:	200071e6 	.word	0x200071e6
 80156e4:	200071dc 	.word	0x200071dc
 80156e8:	200071bc 	.word	0x200071bc
 80156ec:	0801f1c0 	.word	0x0801f1c0
 80156f0:	0801f5a0 	.word	0x0801f5a0
 80156f4:	0801f20c 	.word	0x0801f20c
 80156f8:	0801f5dc 	.word	0x0801f5dc
 80156fc:	200071ec 	.word	0x200071ec
 8015700:	200071e9 	.word	0x200071e9
 8015704:	0801f5fc 	.word	0x0801f5fc
            } else {
              recv_data = cseg->p;
 8015708:	68bb      	ldr	r3, [r7, #8]
 801570a:	685b      	ldr	r3, [r3, #4]
 801570c:	4a70      	ldr	r2, [pc, #448]	; (80158d0 <tcp_receive+0xcf8>)
 801570e:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8015710:	68bb      	ldr	r3, [r7, #8]
 8015712:	2200      	movs	r2, #0
 8015714:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8015716:	68bb      	ldr	r3, [r7, #8]
 8015718:	68db      	ldr	r3, [r3, #12]
 801571a:	899b      	ldrh	r3, [r3, #12]
 801571c:	b29b      	uxth	r3, r3
 801571e:	4618      	mov	r0, r3
 8015720:	f7fa fad2 	bl	800fcc8 <lwip_htons>
 8015724:	4603      	mov	r3, r0
 8015726:	b2db      	uxtb	r3, r3
 8015728:	f003 0301 	and.w	r3, r3, #1
 801572c:	2b00      	cmp	r3, #0
 801572e:	d00d      	beq.n	801574c <tcp_receive+0xb74>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8015730:	4b68      	ldr	r3, [pc, #416]	; (80158d4 <tcp_receive+0xcfc>)
 8015732:	781b      	ldrb	r3, [r3, #0]
 8015734:	f043 0320 	orr.w	r3, r3, #32
 8015738:	b2da      	uxtb	r2, r3
 801573a:	4b66      	ldr	r3, [pc, #408]	; (80158d4 <tcp_receive+0xcfc>)
 801573c:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801573e:	687b      	ldr	r3, [r7, #4]
 8015740:	7d1b      	ldrb	r3, [r3, #20]
 8015742:	2b04      	cmp	r3, #4
 8015744:	d102      	bne.n	801574c <tcp_receive+0xb74>
              pcb->state = CLOSE_WAIT;
 8015746:	687b      	ldr	r3, [r7, #4]
 8015748:	2207      	movs	r2, #7
 801574a:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801574c:	68bb      	ldr	r3, [r7, #8]
 801574e:	681a      	ldr	r2, [r3, #0]
 8015750:	687b      	ldr	r3, [r7, #4]
 8015752:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8015754:	68b8      	ldr	r0, [r7, #8]
 8015756:	f7fd fb22 	bl	8012d9e <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801575a:	687b      	ldr	r3, [r7, #4]
 801575c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801575e:	2b00      	cmp	r3, #0
 8015760:	d008      	beq.n	8015774 <tcp_receive+0xb9c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8015762:	687b      	ldr	r3, [r7, #4]
 8015764:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015766:	68db      	ldr	r3, [r3, #12]
 8015768:	685a      	ldr	r2, [r3, #4]
 801576a:	687b      	ldr	r3, [r7, #4]
 801576c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 801576e:	429a      	cmp	r2, r3
 8015770:	f43f af43 	beq.w	80155fa <tcp_receive+0xa22>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8015774:	687b      	ldr	r3, [r7, #4]
 8015776:	8b5b      	ldrh	r3, [r3, #26]
 8015778:	f003 0301 	and.w	r3, r3, #1
 801577c:	2b00      	cmp	r3, #0
 801577e:	d00e      	beq.n	801579e <tcp_receive+0xbc6>
 8015780:	687b      	ldr	r3, [r7, #4]
 8015782:	8b5b      	ldrh	r3, [r3, #26]
 8015784:	f023 0301 	bic.w	r3, r3, #1
 8015788:	b29a      	uxth	r2, r3
 801578a:	687b      	ldr	r3, [r7, #4]
 801578c:	835a      	strh	r2, [r3, #26]
 801578e:	687b      	ldr	r3, [r7, #4]
 8015790:	8b5b      	ldrh	r3, [r3, #26]
 8015792:	f043 0302 	orr.w	r3, r3, #2
 8015796:	b29a      	uxth	r2, r3
 8015798:	687b      	ldr	r3, [r7, #4]
 801579a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801579c:	e188      	b.n	8015ab0 <tcp_receive+0xed8>
        tcp_ack(pcb);
 801579e:	687b      	ldr	r3, [r7, #4]
 80157a0:	8b5b      	ldrh	r3, [r3, #26]
 80157a2:	f043 0301 	orr.w	r3, r3, #1
 80157a6:	b29a      	uxth	r2, r3
 80157a8:	687b      	ldr	r3, [r7, #4]
 80157aa:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80157ac:	e180      	b.n	8015ab0 <tcp_receive+0xed8>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80157ae:	687b      	ldr	r3, [r7, #4]
 80157b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80157b2:	2b00      	cmp	r3, #0
 80157b4:	d106      	bne.n	80157c4 <tcp_receive+0xbec>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80157b6:	4848      	ldr	r0, [pc, #288]	; (80158d8 <tcp_receive+0xd00>)
 80157b8:	f7fd fb0a 	bl	8012dd0 <tcp_seg_copy>
 80157bc:	4602      	mov	r2, r0
 80157be:	687b      	ldr	r3, [r7, #4]
 80157c0:	675a      	str	r2, [r3, #116]	; 0x74
 80157c2:	e16d      	b.n	8015aa0 <tcp_receive+0xec8>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80157c4:	2300      	movs	r3, #0
 80157c6:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80157c8:	687b      	ldr	r3, [r7, #4]
 80157ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80157cc:	63bb      	str	r3, [r7, #56]	; 0x38
 80157ce:	e157      	b.n	8015a80 <tcp_receive+0xea8>
            if (seqno == next->tcphdr->seqno) {
 80157d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80157d2:	68db      	ldr	r3, [r3, #12]
 80157d4:	685a      	ldr	r2, [r3, #4]
 80157d6:	4b41      	ldr	r3, [pc, #260]	; (80158dc <tcp_receive+0xd04>)
 80157d8:	681b      	ldr	r3, [r3, #0]
 80157da:	429a      	cmp	r2, r3
 80157dc:	d11d      	bne.n	801581a <tcp_receive+0xc42>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80157de:	4b3e      	ldr	r3, [pc, #248]	; (80158d8 <tcp_receive+0xd00>)
 80157e0:	891a      	ldrh	r2, [r3, #8]
 80157e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80157e4:	891b      	ldrh	r3, [r3, #8]
 80157e6:	429a      	cmp	r2, r3
 80157e8:	f240 814f 	bls.w	8015a8a <tcp_receive+0xeb2>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80157ec:	483a      	ldr	r0, [pc, #232]	; (80158d8 <tcp_receive+0xd00>)
 80157ee:	f7fd faef 	bl	8012dd0 <tcp_seg_copy>
 80157f2:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 80157f4:	697b      	ldr	r3, [r7, #20]
 80157f6:	2b00      	cmp	r3, #0
 80157f8:	f000 8149 	beq.w	8015a8e <tcp_receive+0xeb6>
                  if (prev != NULL) {
 80157fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80157fe:	2b00      	cmp	r3, #0
 8015800:	d003      	beq.n	801580a <tcp_receive+0xc32>
                    prev->next = cseg;
 8015802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015804:	697a      	ldr	r2, [r7, #20]
 8015806:	601a      	str	r2, [r3, #0]
 8015808:	e002      	b.n	8015810 <tcp_receive+0xc38>
                  } else {
                    pcb->ooseq = cseg;
 801580a:	687b      	ldr	r3, [r7, #4]
 801580c:	697a      	ldr	r2, [r7, #20]
 801580e:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8015810:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8015812:	6978      	ldr	r0, [r7, #20]
 8015814:	f7ff f8dc 	bl	80149d0 <tcp_oos_insert_segment>
                }
                break;
 8015818:	e139      	b.n	8015a8e <tcp_receive+0xeb6>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801581a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801581c:	2b00      	cmp	r3, #0
 801581e:	d117      	bne.n	8015850 <tcp_receive+0xc78>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8015820:	4b2e      	ldr	r3, [pc, #184]	; (80158dc <tcp_receive+0xd04>)
 8015822:	681a      	ldr	r2, [r3, #0]
 8015824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015826:	68db      	ldr	r3, [r3, #12]
 8015828:	685b      	ldr	r3, [r3, #4]
 801582a:	1ad3      	subs	r3, r2, r3
 801582c:	2b00      	cmp	r3, #0
 801582e:	da57      	bge.n	80158e0 <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8015830:	4829      	ldr	r0, [pc, #164]	; (80158d8 <tcp_receive+0xd00>)
 8015832:	f7fd facd 	bl	8012dd0 <tcp_seg_copy>
 8015836:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8015838:	69bb      	ldr	r3, [r7, #24]
 801583a:	2b00      	cmp	r3, #0
 801583c:	f000 8129 	beq.w	8015a92 <tcp_receive+0xeba>
                    pcb->ooseq = cseg;
 8015840:	687b      	ldr	r3, [r7, #4]
 8015842:	69ba      	ldr	r2, [r7, #24]
 8015844:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8015846:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8015848:	69b8      	ldr	r0, [r7, #24]
 801584a:	f7ff f8c1 	bl	80149d0 <tcp_oos_insert_segment>
                  }
                  break;
 801584e:	e120      	b.n	8015a92 <tcp_receive+0xeba>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8015850:	4b22      	ldr	r3, [pc, #136]	; (80158dc <tcp_receive+0xd04>)
 8015852:	681a      	ldr	r2, [r3, #0]
 8015854:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015856:	68db      	ldr	r3, [r3, #12]
 8015858:	685b      	ldr	r3, [r3, #4]
 801585a:	1ad3      	subs	r3, r2, r3
 801585c:	3b01      	subs	r3, #1
 801585e:	2b00      	cmp	r3, #0
 8015860:	db3e      	blt.n	80158e0 <tcp_receive+0xd08>
 8015862:	4b1e      	ldr	r3, [pc, #120]	; (80158dc <tcp_receive+0xd04>)
 8015864:	681a      	ldr	r2, [r3, #0]
 8015866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015868:	68db      	ldr	r3, [r3, #12]
 801586a:	685b      	ldr	r3, [r3, #4]
 801586c:	1ad3      	subs	r3, r2, r3
 801586e:	3301      	adds	r3, #1
 8015870:	2b00      	cmp	r3, #0
 8015872:	dc35      	bgt.n	80158e0 <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8015874:	4818      	ldr	r0, [pc, #96]	; (80158d8 <tcp_receive+0xd00>)
 8015876:	f7fd faab 	bl	8012dd0 <tcp_seg_copy>
 801587a:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 801587c:	69fb      	ldr	r3, [r7, #28]
 801587e:	2b00      	cmp	r3, #0
 8015880:	f000 8109 	beq.w	8015a96 <tcp_receive+0xebe>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8015884:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015886:	68db      	ldr	r3, [r3, #12]
 8015888:	685b      	ldr	r3, [r3, #4]
 801588a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801588c:	8912      	ldrh	r2, [r2, #8]
 801588e:	441a      	add	r2, r3
 8015890:	4b12      	ldr	r3, [pc, #72]	; (80158dc <tcp_receive+0xd04>)
 8015892:	681b      	ldr	r3, [r3, #0]
 8015894:	1ad3      	subs	r3, r2, r3
 8015896:	2b00      	cmp	r3, #0
 8015898:	dd12      	ble.n	80158c0 <tcp_receive+0xce8>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801589a:	4b10      	ldr	r3, [pc, #64]	; (80158dc <tcp_receive+0xd04>)
 801589c:	681b      	ldr	r3, [r3, #0]
 801589e:	b29a      	uxth	r2, r3
 80158a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80158a2:	68db      	ldr	r3, [r3, #12]
 80158a4:	685b      	ldr	r3, [r3, #4]
 80158a6:	b29b      	uxth	r3, r3
 80158a8:	1ad3      	subs	r3, r2, r3
 80158aa:	b29a      	uxth	r2, r3
 80158ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80158ae:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80158b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80158b2:	685a      	ldr	r2, [r3, #4]
 80158b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80158b6:	891b      	ldrh	r3, [r3, #8]
 80158b8:	4619      	mov	r1, r3
 80158ba:	4610      	mov	r0, r2
 80158bc:	f7fb fc84 	bl	80111c8 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80158c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80158c2:	69fa      	ldr	r2, [r7, #28]
 80158c4:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80158c6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80158c8:	69f8      	ldr	r0, [r7, #28]
 80158ca:	f7ff f881 	bl	80149d0 <tcp_oos_insert_segment>
                  }
                  break;
 80158ce:	e0e2      	b.n	8015a96 <tcp_receive+0xebe>
 80158d0:	200071ec 	.word	0x200071ec
 80158d4:	200071e9 	.word	0x200071e9
 80158d8:	200071bc 	.word	0x200071bc
 80158dc:	200071dc 	.word	0x200071dc
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80158e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80158e2:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80158e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80158e6:	681b      	ldr	r3, [r3, #0]
 80158e8:	2b00      	cmp	r3, #0
 80158ea:	f040 80c6 	bne.w	8015a7a <tcp_receive+0xea2>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80158ee:	4b80      	ldr	r3, [pc, #512]	; (8015af0 <tcp_receive+0xf18>)
 80158f0:	681a      	ldr	r2, [r3, #0]
 80158f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80158f4:	68db      	ldr	r3, [r3, #12]
 80158f6:	685b      	ldr	r3, [r3, #4]
 80158f8:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 80158fa:	2b00      	cmp	r3, #0
 80158fc:	f340 80bd 	ble.w	8015a7a <tcp_receive+0xea2>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8015900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015902:	68db      	ldr	r3, [r3, #12]
 8015904:	899b      	ldrh	r3, [r3, #12]
 8015906:	b29b      	uxth	r3, r3
 8015908:	4618      	mov	r0, r3
 801590a:	f7fa f9dd 	bl	800fcc8 <lwip_htons>
 801590e:	4603      	mov	r3, r0
 8015910:	b2db      	uxtb	r3, r3
 8015912:	f003 0301 	and.w	r3, r3, #1
 8015916:	2b00      	cmp	r3, #0
 8015918:	f040 80bf 	bne.w	8015a9a <tcp_receive+0xec2>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 801591c:	4875      	ldr	r0, [pc, #468]	; (8015af4 <tcp_receive+0xf1c>)
 801591e:	f7fd fa57 	bl	8012dd0 <tcp_seg_copy>
 8015922:	4602      	mov	r2, r0
 8015924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015926:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8015928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801592a:	681b      	ldr	r3, [r3, #0]
 801592c:	2b00      	cmp	r3, #0
 801592e:	f000 80b6 	beq.w	8015a9e <tcp_receive+0xec6>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8015932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015934:	68db      	ldr	r3, [r3, #12]
 8015936:	685b      	ldr	r3, [r3, #4]
 8015938:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801593a:	8912      	ldrh	r2, [r2, #8]
 801593c:	441a      	add	r2, r3
 801593e:	4b6c      	ldr	r3, [pc, #432]	; (8015af0 <tcp_receive+0xf18>)
 8015940:	681b      	ldr	r3, [r3, #0]
 8015942:	1ad3      	subs	r3, r2, r3
 8015944:	2b00      	cmp	r3, #0
 8015946:	dd12      	ble.n	801596e <tcp_receive+0xd96>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8015948:	4b69      	ldr	r3, [pc, #420]	; (8015af0 <tcp_receive+0xf18>)
 801594a:	681b      	ldr	r3, [r3, #0]
 801594c:	b29a      	uxth	r2, r3
 801594e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015950:	68db      	ldr	r3, [r3, #12]
 8015952:	685b      	ldr	r3, [r3, #4]
 8015954:	b29b      	uxth	r3, r3
 8015956:	1ad3      	subs	r3, r2, r3
 8015958:	b29a      	uxth	r2, r3
 801595a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801595c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801595e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015960:	685a      	ldr	r2, [r3, #4]
 8015962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015964:	891b      	ldrh	r3, [r3, #8]
 8015966:	4619      	mov	r1, r3
 8015968:	4610      	mov	r0, r2
 801596a:	f7fb fc2d 	bl	80111c8 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801596e:	4b62      	ldr	r3, [pc, #392]	; (8015af8 <tcp_receive+0xf20>)
 8015970:	881b      	ldrh	r3, [r3, #0]
 8015972:	461a      	mov	r2, r3
 8015974:	4b5e      	ldr	r3, [pc, #376]	; (8015af0 <tcp_receive+0xf18>)
 8015976:	681b      	ldr	r3, [r3, #0]
 8015978:	441a      	add	r2, r3
 801597a:	687b      	ldr	r3, [r7, #4]
 801597c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801597e:	6879      	ldr	r1, [r7, #4]
 8015980:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015982:	440b      	add	r3, r1
 8015984:	1ad3      	subs	r3, r2, r3
 8015986:	2b00      	cmp	r3, #0
 8015988:	f340 8089 	ble.w	8015a9e <tcp_receive+0xec6>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801598c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801598e:	681b      	ldr	r3, [r3, #0]
 8015990:	68db      	ldr	r3, [r3, #12]
 8015992:	899b      	ldrh	r3, [r3, #12]
 8015994:	b29b      	uxth	r3, r3
 8015996:	4618      	mov	r0, r3
 8015998:	f7fa f996 	bl	800fcc8 <lwip_htons>
 801599c:	4603      	mov	r3, r0
 801599e:	b2db      	uxtb	r3, r3
 80159a0:	f003 0301 	and.w	r3, r3, #1
 80159a4:	2b00      	cmp	r3, #0
 80159a6:	d022      	beq.n	80159ee <tcp_receive+0xe16>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80159a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80159aa:	681b      	ldr	r3, [r3, #0]
 80159ac:	68db      	ldr	r3, [r3, #12]
 80159ae:	899b      	ldrh	r3, [r3, #12]
 80159b0:	b29b      	uxth	r3, r3
 80159b2:	b21b      	sxth	r3, r3
 80159b4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80159b8:	b21c      	sxth	r4, r3
 80159ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80159bc:	681b      	ldr	r3, [r3, #0]
 80159be:	68db      	ldr	r3, [r3, #12]
 80159c0:	899b      	ldrh	r3, [r3, #12]
 80159c2:	b29b      	uxth	r3, r3
 80159c4:	4618      	mov	r0, r3
 80159c6:	f7fa f97f 	bl	800fcc8 <lwip_htons>
 80159ca:	4603      	mov	r3, r0
 80159cc:	b2db      	uxtb	r3, r3
 80159ce:	b29b      	uxth	r3, r3
 80159d0:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80159d4:	b29b      	uxth	r3, r3
 80159d6:	4618      	mov	r0, r3
 80159d8:	f7fa f976 	bl	800fcc8 <lwip_htons>
 80159dc:	4603      	mov	r3, r0
 80159de:	b21b      	sxth	r3, r3
 80159e0:	4323      	orrs	r3, r4
 80159e2:	b21a      	sxth	r2, r3
 80159e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80159e6:	681b      	ldr	r3, [r3, #0]
 80159e8:	68db      	ldr	r3, [r3, #12]
 80159ea:	b292      	uxth	r2, r2
 80159ec:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80159ee:	687b      	ldr	r3, [r7, #4]
 80159f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80159f2:	b29a      	uxth	r2, r3
 80159f4:	687b      	ldr	r3, [r7, #4]
 80159f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80159f8:	4413      	add	r3, r2
 80159fa:	b299      	uxth	r1, r3
 80159fc:	4b3c      	ldr	r3, [pc, #240]	; (8015af0 <tcp_receive+0xf18>)
 80159fe:	681b      	ldr	r3, [r3, #0]
 8015a00:	b29a      	uxth	r2, r3
 8015a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a04:	681b      	ldr	r3, [r3, #0]
 8015a06:	1a8a      	subs	r2, r1, r2
 8015a08:	b292      	uxth	r2, r2
 8015a0a:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8015a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a0e:	681b      	ldr	r3, [r3, #0]
 8015a10:	685a      	ldr	r2, [r3, #4]
 8015a12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a14:	681b      	ldr	r3, [r3, #0]
 8015a16:	891b      	ldrh	r3, [r3, #8]
 8015a18:	4619      	mov	r1, r3
 8015a1a:	4610      	mov	r0, r2
 8015a1c:	f7fb fbd4 	bl	80111c8 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8015a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a22:	681b      	ldr	r3, [r3, #0]
 8015a24:	891c      	ldrh	r4, [r3, #8]
 8015a26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a28:	681b      	ldr	r3, [r3, #0]
 8015a2a:	68db      	ldr	r3, [r3, #12]
 8015a2c:	899b      	ldrh	r3, [r3, #12]
 8015a2e:	b29b      	uxth	r3, r3
 8015a30:	4618      	mov	r0, r3
 8015a32:	f7fa f949 	bl	800fcc8 <lwip_htons>
 8015a36:	4603      	mov	r3, r0
 8015a38:	b2db      	uxtb	r3, r3
 8015a3a:	f003 0303 	and.w	r3, r3, #3
 8015a3e:	2b00      	cmp	r3, #0
 8015a40:	d001      	beq.n	8015a46 <tcp_receive+0xe6e>
 8015a42:	2301      	movs	r3, #1
 8015a44:	e000      	b.n	8015a48 <tcp_receive+0xe70>
 8015a46:	2300      	movs	r3, #0
 8015a48:	4423      	add	r3, r4
 8015a4a:	b29a      	uxth	r2, r3
 8015a4c:	4b2a      	ldr	r3, [pc, #168]	; (8015af8 <tcp_receive+0xf20>)
 8015a4e:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8015a50:	4b29      	ldr	r3, [pc, #164]	; (8015af8 <tcp_receive+0xf20>)
 8015a52:	881b      	ldrh	r3, [r3, #0]
 8015a54:	461a      	mov	r2, r3
 8015a56:	4b26      	ldr	r3, [pc, #152]	; (8015af0 <tcp_receive+0xf18>)
 8015a58:	681b      	ldr	r3, [r3, #0]
 8015a5a:	441a      	add	r2, r3
 8015a5c:	687b      	ldr	r3, [r7, #4]
 8015a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015a60:	6879      	ldr	r1, [r7, #4]
 8015a62:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015a64:	440b      	add	r3, r1
 8015a66:	429a      	cmp	r2, r3
 8015a68:	d019      	beq.n	8015a9e <tcp_receive+0xec6>
 8015a6a:	4b24      	ldr	r3, [pc, #144]	; (8015afc <tcp_receive+0xf24>)
 8015a6c:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 8015a70:	4923      	ldr	r1, [pc, #140]	; (8015b00 <tcp_receive+0xf28>)
 8015a72:	4824      	ldr	r0, [pc, #144]	; (8015b04 <tcp_receive+0xf2c>)
 8015a74:	f005 fbcc 	bl	801b210 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8015a78:	e011      	b.n	8015a9e <tcp_receive+0xec6>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8015a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a7c:	681b      	ldr	r3, [r3, #0]
 8015a7e:	63bb      	str	r3, [r7, #56]	; 0x38
 8015a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a82:	2b00      	cmp	r3, #0
 8015a84:	f47f aea4 	bne.w	80157d0 <tcp_receive+0xbf8>
 8015a88:	e00a      	b.n	8015aa0 <tcp_receive+0xec8>
                break;
 8015a8a:	bf00      	nop
 8015a8c:	e008      	b.n	8015aa0 <tcp_receive+0xec8>
                break;
 8015a8e:	bf00      	nop
 8015a90:	e006      	b.n	8015aa0 <tcp_receive+0xec8>
                  break;
 8015a92:	bf00      	nop
 8015a94:	e004      	b.n	8015aa0 <tcp_receive+0xec8>
                  break;
 8015a96:	bf00      	nop
 8015a98:	e002      	b.n	8015aa0 <tcp_receive+0xec8>
                  break;
 8015a9a:	bf00      	nop
 8015a9c:	e000      	b.n	8015aa0 <tcp_receive+0xec8>
                break;
 8015a9e:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8015aa0:	6878      	ldr	r0, [r7, #4]
 8015aa2:	f001 fe8b 	bl	80177bc <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8015aa6:	e003      	b.n	8015ab0 <tcp_receive+0xed8>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8015aa8:	6878      	ldr	r0, [r7, #4]
 8015aaa:	f001 fe87 	bl	80177bc <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8015aae:	e01a      	b.n	8015ae6 <tcp_receive+0xf0e>
 8015ab0:	e019      	b.n	8015ae6 <tcp_receive+0xf0e>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8015ab2:	4b0f      	ldr	r3, [pc, #60]	; (8015af0 <tcp_receive+0xf18>)
 8015ab4:	681a      	ldr	r2, [r3, #0]
 8015ab6:	687b      	ldr	r3, [r7, #4]
 8015ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015aba:	1ad3      	subs	r3, r2, r3
 8015abc:	2b00      	cmp	r3, #0
 8015abe:	db0a      	blt.n	8015ad6 <tcp_receive+0xefe>
 8015ac0:	4b0b      	ldr	r3, [pc, #44]	; (8015af0 <tcp_receive+0xf18>)
 8015ac2:	681a      	ldr	r2, [r3, #0]
 8015ac4:	687b      	ldr	r3, [r7, #4]
 8015ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015ac8:	6879      	ldr	r1, [r7, #4]
 8015aca:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015acc:	440b      	add	r3, r1
 8015ace:	1ad3      	subs	r3, r2, r3
 8015ad0:	3301      	adds	r3, #1
 8015ad2:	2b00      	cmp	r3, #0
 8015ad4:	dd07      	ble.n	8015ae6 <tcp_receive+0xf0e>
      tcp_ack_now(pcb);
 8015ad6:	687b      	ldr	r3, [r7, #4]
 8015ad8:	8b5b      	ldrh	r3, [r3, #26]
 8015ada:	f043 0302 	orr.w	r3, r3, #2
 8015ade:	b29a      	uxth	r2, r3
 8015ae0:	687b      	ldr	r3, [r7, #4]
 8015ae2:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8015ae4:	e7ff      	b.n	8015ae6 <tcp_receive+0xf0e>
 8015ae6:	bf00      	nop
 8015ae8:	3750      	adds	r7, #80	; 0x50
 8015aea:	46bd      	mov	sp, r7
 8015aec:	bdb0      	pop	{r4, r5, r7, pc}
 8015aee:	bf00      	nop
 8015af0:	200071dc 	.word	0x200071dc
 8015af4:	200071bc 	.word	0x200071bc
 8015af8:	200071e6 	.word	0x200071e6
 8015afc:	0801f1c0 	.word	0x0801f1c0
 8015b00:	0801f568 	.word	0x0801f568
 8015b04:	0801f20c 	.word	0x0801f20c

08015b08 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8015b08:	b480      	push	{r7}
 8015b0a:	b083      	sub	sp, #12
 8015b0c:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8015b0e:	4b15      	ldr	r3, [pc, #84]	; (8015b64 <tcp_get_next_optbyte+0x5c>)
 8015b10:	881b      	ldrh	r3, [r3, #0]
 8015b12:	1c5a      	adds	r2, r3, #1
 8015b14:	b291      	uxth	r1, r2
 8015b16:	4a13      	ldr	r2, [pc, #76]	; (8015b64 <tcp_get_next_optbyte+0x5c>)
 8015b18:	8011      	strh	r1, [r2, #0]
 8015b1a:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8015b1c:	4b12      	ldr	r3, [pc, #72]	; (8015b68 <tcp_get_next_optbyte+0x60>)
 8015b1e:	681b      	ldr	r3, [r3, #0]
 8015b20:	2b00      	cmp	r3, #0
 8015b22:	d004      	beq.n	8015b2e <tcp_get_next_optbyte+0x26>
 8015b24:	4b11      	ldr	r3, [pc, #68]	; (8015b6c <tcp_get_next_optbyte+0x64>)
 8015b26:	881b      	ldrh	r3, [r3, #0]
 8015b28:	88fa      	ldrh	r2, [r7, #6]
 8015b2a:	429a      	cmp	r2, r3
 8015b2c:	d208      	bcs.n	8015b40 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8015b2e:	4b10      	ldr	r3, [pc, #64]	; (8015b70 <tcp_get_next_optbyte+0x68>)
 8015b30:	681b      	ldr	r3, [r3, #0]
 8015b32:	3314      	adds	r3, #20
 8015b34:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8015b36:	88fb      	ldrh	r3, [r7, #6]
 8015b38:	683a      	ldr	r2, [r7, #0]
 8015b3a:	4413      	add	r3, r2
 8015b3c:	781b      	ldrb	r3, [r3, #0]
 8015b3e:	e00b      	b.n	8015b58 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8015b40:	88fb      	ldrh	r3, [r7, #6]
 8015b42:	b2da      	uxtb	r2, r3
 8015b44:	4b09      	ldr	r3, [pc, #36]	; (8015b6c <tcp_get_next_optbyte+0x64>)
 8015b46:	881b      	ldrh	r3, [r3, #0]
 8015b48:	b2db      	uxtb	r3, r3
 8015b4a:	1ad3      	subs	r3, r2, r3
 8015b4c:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8015b4e:	4b06      	ldr	r3, [pc, #24]	; (8015b68 <tcp_get_next_optbyte+0x60>)
 8015b50:	681a      	ldr	r2, [r3, #0]
 8015b52:	797b      	ldrb	r3, [r7, #5]
 8015b54:	4413      	add	r3, r2
 8015b56:	781b      	ldrb	r3, [r3, #0]
  }
}
 8015b58:	4618      	mov	r0, r3
 8015b5a:	370c      	adds	r7, #12
 8015b5c:	46bd      	mov	sp, r7
 8015b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b62:	4770      	bx	lr
 8015b64:	200071d8 	.word	0x200071d8
 8015b68:	200071d4 	.word	0x200071d4
 8015b6c:	200071d2 	.word	0x200071d2
 8015b70:	200071cc 	.word	0x200071cc

08015b74 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8015b74:	b580      	push	{r7, lr}
 8015b76:	b084      	sub	sp, #16
 8015b78:	af00      	add	r7, sp, #0
 8015b7a:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8015b7c:	687b      	ldr	r3, [r7, #4]
 8015b7e:	2b00      	cmp	r3, #0
 8015b80:	d106      	bne.n	8015b90 <tcp_parseopt+0x1c>
 8015b82:	4b32      	ldr	r3, [pc, #200]	; (8015c4c <tcp_parseopt+0xd8>)
 8015b84:	f240 727d 	movw	r2, #1917	; 0x77d
 8015b88:	4931      	ldr	r1, [pc, #196]	; (8015c50 <tcp_parseopt+0xdc>)
 8015b8a:	4832      	ldr	r0, [pc, #200]	; (8015c54 <tcp_parseopt+0xe0>)
 8015b8c:	f005 fb40 	bl	801b210 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8015b90:	4b31      	ldr	r3, [pc, #196]	; (8015c58 <tcp_parseopt+0xe4>)
 8015b92:	881b      	ldrh	r3, [r3, #0]
 8015b94:	2b00      	cmp	r3, #0
 8015b96:	d056      	beq.n	8015c46 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8015b98:	4b30      	ldr	r3, [pc, #192]	; (8015c5c <tcp_parseopt+0xe8>)
 8015b9a:	2200      	movs	r2, #0
 8015b9c:	801a      	strh	r2, [r3, #0]
 8015b9e:	e046      	b.n	8015c2e <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8015ba0:	f7ff ffb2 	bl	8015b08 <tcp_get_next_optbyte>
 8015ba4:	4603      	mov	r3, r0
 8015ba6:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8015ba8:	7bfb      	ldrb	r3, [r7, #15]
 8015baa:	2b02      	cmp	r3, #2
 8015bac:	d006      	beq.n	8015bbc <tcp_parseopt+0x48>
 8015bae:	2b02      	cmp	r3, #2
 8015bb0:	dc2c      	bgt.n	8015c0c <tcp_parseopt+0x98>
 8015bb2:	2b00      	cmp	r3, #0
 8015bb4:	d042      	beq.n	8015c3c <tcp_parseopt+0xc8>
 8015bb6:	2b01      	cmp	r3, #1
 8015bb8:	d128      	bne.n	8015c0c <tcp_parseopt+0x98>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 8015bba:	e038      	b.n	8015c2e <tcp_parseopt+0xba>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8015bbc:	f7ff ffa4 	bl	8015b08 <tcp_get_next_optbyte>
 8015bc0:	4603      	mov	r3, r0
 8015bc2:	2b04      	cmp	r3, #4
 8015bc4:	d13c      	bne.n	8015c40 <tcp_parseopt+0xcc>
 8015bc6:	4b25      	ldr	r3, [pc, #148]	; (8015c5c <tcp_parseopt+0xe8>)
 8015bc8:	881b      	ldrh	r3, [r3, #0]
 8015bca:	3301      	adds	r3, #1
 8015bcc:	4a22      	ldr	r2, [pc, #136]	; (8015c58 <tcp_parseopt+0xe4>)
 8015bce:	8812      	ldrh	r2, [r2, #0]
 8015bd0:	4293      	cmp	r3, r2
 8015bd2:	da35      	bge.n	8015c40 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8015bd4:	f7ff ff98 	bl	8015b08 <tcp_get_next_optbyte>
 8015bd8:	4603      	mov	r3, r0
 8015bda:	b29b      	uxth	r3, r3
 8015bdc:	021b      	lsls	r3, r3, #8
 8015bde:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8015be0:	f7ff ff92 	bl	8015b08 <tcp_get_next_optbyte>
 8015be4:	4603      	mov	r3, r0
 8015be6:	b29a      	uxth	r2, r3
 8015be8:	89bb      	ldrh	r3, [r7, #12]
 8015bea:	4313      	orrs	r3, r2
 8015bec:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8015bee:	89bb      	ldrh	r3, [r7, #12]
 8015bf0:	f240 52b4 	movw	r2, #1460	; 0x5b4
 8015bf4:	4293      	cmp	r3, r2
 8015bf6:	d804      	bhi.n	8015c02 <tcp_parseopt+0x8e>
 8015bf8:	89bb      	ldrh	r3, [r7, #12]
 8015bfa:	2b00      	cmp	r3, #0
 8015bfc:	d001      	beq.n	8015c02 <tcp_parseopt+0x8e>
 8015bfe:	89ba      	ldrh	r2, [r7, #12]
 8015c00:	e001      	b.n	8015c06 <tcp_parseopt+0x92>
 8015c02:	f240 52b4 	movw	r2, #1460	; 0x5b4
 8015c06:	687b      	ldr	r3, [r7, #4]
 8015c08:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8015c0a:	e010      	b.n	8015c2e <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8015c0c:	f7ff ff7c 	bl	8015b08 <tcp_get_next_optbyte>
 8015c10:	4603      	mov	r3, r0
 8015c12:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8015c14:	7afb      	ldrb	r3, [r7, #11]
 8015c16:	2b01      	cmp	r3, #1
 8015c18:	d914      	bls.n	8015c44 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8015c1a:	7afb      	ldrb	r3, [r7, #11]
 8015c1c:	b29a      	uxth	r2, r3
 8015c1e:	4b0f      	ldr	r3, [pc, #60]	; (8015c5c <tcp_parseopt+0xe8>)
 8015c20:	881b      	ldrh	r3, [r3, #0]
 8015c22:	4413      	add	r3, r2
 8015c24:	b29b      	uxth	r3, r3
 8015c26:	3b02      	subs	r3, #2
 8015c28:	b29a      	uxth	r2, r3
 8015c2a:	4b0c      	ldr	r3, [pc, #48]	; (8015c5c <tcp_parseopt+0xe8>)
 8015c2c:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8015c2e:	4b0b      	ldr	r3, [pc, #44]	; (8015c5c <tcp_parseopt+0xe8>)
 8015c30:	881a      	ldrh	r2, [r3, #0]
 8015c32:	4b09      	ldr	r3, [pc, #36]	; (8015c58 <tcp_parseopt+0xe4>)
 8015c34:	881b      	ldrh	r3, [r3, #0]
 8015c36:	429a      	cmp	r2, r3
 8015c38:	d3b2      	bcc.n	8015ba0 <tcp_parseopt+0x2c>
 8015c3a:	e004      	b.n	8015c46 <tcp_parseopt+0xd2>
          return;
 8015c3c:	bf00      	nop
 8015c3e:	e002      	b.n	8015c46 <tcp_parseopt+0xd2>
            return;
 8015c40:	bf00      	nop
 8015c42:	e000      	b.n	8015c46 <tcp_parseopt+0xd2>
            return;
 8015c44:	bf00      	nop
      }
    }
  }
}
 8015c46:	3710      	adds	r7, #16
 8015c48:	46bd      	mov	sp, r7
 8015c4a:	bd80      	pop	{r7, pc}
 8015c4c:	0801f1c0 	.word	0x0801f1c0
 8015c50:	0801f624 	.word	0x0801f624
 8015c54:	0801f20c 	.word	0x0801f20c
 8015c58:	200071d0 	.word	0x200071d0
 8015c5c:	200071d8 	.word	0x200071d8

08015c60 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8015c60:	b480      	push	{r7}
 8015c62:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8015c64:	4b05      	ldr	r3, [pc, #20]	; (8015c7c <tcp_trigger_input_pcb_close+0x1c>)
 8015c66:	781b      	ldrb	r3, [r3, #0]
 8015c68:	f043 0310 	orr.w	r3, r3, #16
 8015c6c:	b2da      	uxtb	r2, r3
 8015c6e:	4b03      	ldr	r3, [pc, #12]	; (8015c7c <tcp_trigger_input_pcb_close+0x1c>)
 8015c70:	701a      	strb	r2, [r3, #0]
}
 8015c72:	bf00      	nop
 8015c74:	46bd      	mov	sp, r7
 8015c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c7a:	4770      	bx	lr
 8015c7c:	200071e9 	.word	0x200071e9

08015c80 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8015c80:	b580      	push	{r7, lr}
 8015c82:	b084      	sub	sp, #16
 8015c84:	af00      	add	r7, sp, #0
 8015c86:	60f8      	str	r0, [r7, #12]
 8015c88:	60b9      	str	r1, [r7, #8]
 8015c8a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8015c8c:	68fb      	ldr	r3, [r7, #12]
 8015c8e:	2b00      	cmp	r3, #0
 8015c90:	d00a      	beq.n	8015ca8 <tcp_route+0x28>
 8015c92:	68fb      	ldr	r3, [r7, #12]
 8015c94:	7a1b      	ldrb	r3, [r3, #8]
 8015c96:	2b00      	cmp	r3, #0
 8015c98:	d006      	beq.n	8015ca8 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8015c9a:	68fb      	ldr	r3, [r7, #12]
 8015c9c:	7a1b      	ldrb	r3, [r3, #8]
 8015c9e:	4618      	mov	r0, r3
 8015ca0:	f7fb f8b6 	bl	8010e10 <netif_get_by_index>
 8015ca4:	4603      	mov	r3, r0
 8015ca6:	e003      	b.n	8015cb0 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8015ca8:	6878      	ldr	r0, [r7, #4]
 8015caa:	f003 fafb 	bl	80192a4 <ip4_route>
 8015cae:	4603      	mov	r3, r0
  }
}
 8015cb0:	4618      	mov	r0, r3
 8015cb2:	3710      	adds	r7, #16
 8015cb4:	46bd      	mov	sp, r7
 8015cb6:	bd80      	pop	{r7, pc}

08015cb8 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8015cb8:	b590      	push	{r4, r7, lr}
 8015cba:	b087      	sub	sp, #28
 8015cbc:	af00      	add	r7, sp, #0
 8015cbe:	60f8      	str	r0, [r7, #12]
 8015cc0:	60b9      	str	r1, [r7, #8]
 8015cc2:	603b      	str	r3, [r7, #0]
 8015cc4:	4613      	mov	r3, r2
 8015cc6:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8015cc8:	68fb      	ldr	r3, [r7, #12]
 8015cca:	2b00      	cmp	r3, #0
 8015ccc:	d105      	bne.n	8015cda <tcp_create_segment+0x22>
 8015cce:	4b44      	ldr	r3, [pc, #272]	; (8015de0 <tcp_create_segment+0x128>)
 8015cd0:	22a3      	movs	r2, #163	; 0xa3
 8015cd2:	4944      	ldr	r1, [pc, #272]	; (8015de4 <tcp_create_segment+0x12c>)
 8015cd4:	4844      	ldr	r0, [pc, #272]	; (8015de8 <tcp_create_segment+0x130>)
 8015cd6:	f005 fa9b 	bl	801b210 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8015cda:	68bb      	ldr	r3, [r7, #8]
 8015cdc:	2b00      	cmp	r3, #0
 8015cde:	d105      	bne.n	8015cec <tcp_create_segment+0x34>
 8015ce0:	4b3f      	ldr	r3, [pc, #252]	; (8015de0 <tcp_create_segment+0x128>)
 8015ce2:	22a4      	movs	r2, #164	; 0xa4
 8015ce4:	4941      	ldr	r1, [pc, #260]	; (8015dec <tcp_create_segment+0x134>)
 8015ce6:	4840      	ldr	r0, [pc, #256]	; (8015de8 <tcp_create_segment+0x130>)
 8015ce8:	f005 fa92 	bl	801b210 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015cec:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8015cf0:	009b      	lsls	r3, r3, #2
 8015cf2:	b2db      	uxtb	r3, r3
 8015cf4:	f003 0304 	and.w	r3, r3, #4
 8015cf8:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8015cfa:	2003      	movs	r0, #3
 8015cfc:	f7fa fd02 	bl	8010704 <memp_malloc>
 8015d00:	6138      	str	r0, [r7, #16]
 8015d02:	693b      	ldr	r3, [r7, #16]
 8015d04:	2b00      	cmp	r3, #0
 8015d06:	d104      	bne.n	8015d12 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8015d08:	68b8      	ldr	r0, [r7, #8]
 8015d0a:	f7fb fbe1 	bl	80114d0 <pbuf_free>
    return NULL;
 8015d0e:	2300      	movs	r3, #0
 8015d10:	e061      	b.n	8015dd6 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8015d12:	693b      	ldr	r3, [r7, #16]
 8015d14:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8015d18:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8015d1a:	693b      	ldr	r3, [r7, #16]
 8015d1c:	2200      	movs	r2, #0
 8015d1e:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8015d20:	693b      	ldr	r3, [r7, #16]
 8015d22:	68ba      	ldr	r2, [r7, #8]
 8015d24:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8015d26:	68bb      	ldr	r3, [r7, #8]
 8015d28:	891a      	ldrh	r2, [r3, #8]
 8015d2a:	7dfb      	ldrb	r3, [r7, #23]
 8015d2c:	b29b      	uxth	r3, r3
 8015d2e:	429a      	cmp	r2, r3
 8015d30:	d205      	bcs.n	8015d3e <tcp_create_segment+0x86>
 8015d32:	4b2b      	ldr	r3, [pc, #172]	; (8015de0 <tcp_create_segment+0x128>)
 8015d34:	22b0      	movs	r2, #176	; 0xb0
 8015d36:	492e      	ldr	r1, [pc, #184]	; (8015df0 <tcp_create_segment+0x138>)
 8015d38:	482b      	ldr	r0, [pc, #172]	; (8015de8 <tcp_create_segment+0x130>)
 8015d3a:	f005 fa69 	bl	801b210 <iprintf>
  seg->len = p->tot_len - optlen;
 8015d3e:	68bb      	ldr	r3, [r7, #8]
 8015d40:	891a      	ldrh	r2, [r3, #8]
 8015d42:	7dfb      	ldrb	r3, [r7, #23]
 8015d44:	b29b      	uxth	r3, r3
 8015d46:	1ad3      	subs	r3, r2, r3
 8015d48:	b29a      	uxth	r2, r3
 8015d4a:	693b      	ldr	r3, [r7, #16]
 8015d4c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8015d4e:	2114      	movs	r1, #20
 8015d50:	68b8      	ldr	r0, [r7, #8]
 8015d52:	f7fb fb27 	bl	80113a4 <pbuf_add_header>
 8015d56:	4603      	mov	r3, r0
 8015d58:	2b00      	cmp	r3, #0
 8015d5a:	d004      	beq.n	8015d66 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8015d5c:	6938      	ldr	r0, [r7, #16]
 8015d5e:	f7fd f81e 	bl	8012d9e <tcp_seg_free>
    return NULL;
 8015d62:	2300      	movs	r3, #0
 8015d64:	e037      	b.n	8015dd6 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8015d66:	693b      	ldr	r3, [r7, #16]
 8015d68:	685b      	ldr	r3, [r3, #4]
 8015d6a:	685a      	ldr	r2, [r3, #4]
 8015d6c:	693b      	ldr	r3, [r7, #16]
 8015d6e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8015d70:	68fb      	ldr	r3, [r7, #12]
 8015d72:	8ada      	ldrh	r2, [r3, #22]
 8015d74:	693b      	ldr	r3, [r7, #16]
 8015d76:	68dc      	ldr	r4, [r3, #12]
 8015d78:	4610      	mov	r0, r2
 8015d7a:	f7f9 ffa5 	bl	800fcc8 <lwip_htons>
 8015d7e:	4603      	mov	r3, r0
 8015d80:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8015d82:	68fb      	ldr	r3, [r7, #12]
 8015d84:	8b1a      	ldrh	r2, [r3, #24]
 8015d86:	693b      	ldr	r3, [r7, #16]
 8015d88:	68dc      	ldr	r4, [r3, #12]
 8015d8a:	4610      	mov	r0, r2
 8015d8c:	f7f9 ff9c 	bl	800fcc8 <lwip_htons>
 8015d90:	4603      	mov	r3, r0
 8015d92:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8015d94:	693b      	ldr	r3, [r7, #16]
 8015d96:	68dc      	ldr	r4, [r3, #12]
 8015d98:	6838      	ldr	r0, [r7, #0]
 8015d9a:	f7f9 ffaa 	bl	800fcf2 <lwip_htonl>
 8015d9e:	4603      	mov	r3, r0
 8015da0:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8015da2:	7dfb      	ldrb	r3, [r7, #23]
 8015da4:	089b      	lsrs	r3, r3, #2
 8015da6:	b2db      	uxtb	r3, r3
 8015da8:	b29b      	uxth	r3, r3
 8015daa:	3305      	adds	r3, #5
 8015dac:	b29b      	uxth	r3, r3
 8015dae:	031b      	lsls	r3, r3, #12
 8015db0:	b29a      	uxth	r2, r3
 8015db2:	79fb      	ldrb	r3, [r7, #7]
 8015db4:	b29b      	uxth	r3, r3
 8015db6:	4313      	orrs	r3, r2
 8015db8:	b29a      	uxth	r2, r3
 8015dba:	693b      	ldr	r3, [r7, #16]
 8015dbc:	68dc      	ldr	r4, [r3, #12]
 8015dbe:	4610      	mov	r0, r2
 8015dc0:	f7f9 ff82 	bl	800fcc8 <lwip_htons>
 8015dc4:	4603      	mov	r3, r0
 8015dc6:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8015dc8:	693b      	ldr	r3, [r7, #16]
 8015dca:	68db      	ldr	r3, [r3, #12]
 8015dcc:	2200      	movs	r2, #0
 8015dce:	749a      	strb	r2, [r3, #18]
 8015dd0:	2200      	movs	r2, #0
 8015dd2:	74da      	strb	r2, [r3, #19]
  return seg;
 8015dd4:	693b      	ldr	r3, [r7, #16]
}
 8015dd6:	4618      	mov	r0, r3
 8015dd8:	371c      	adds	r7, #28
 8015dda:	46bd      	mov	sp, r7
 8015ddc:	bd90      	pop	{r4, r7, pc}
 8015dde:	bf00      	nop
 8015de0:	0801f640 	.word	0x0801f640
 8015de4:	0801f674 	.word	0x0801f674
 8015de8:	0801f694 	.word	0x0801f694
 8015dec:	0801f6bc 	.word	0x0801f6bc
 8015df0:	0801f6e0 	.word	0x0801f6e0

08015df4 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8015df4:	b580      	push	{r7, lr}
 8015df6:	b086      	sub	sp, #24
 8015df8:	af00      	add	r7, sp, #0
 8015dfa:	607b      	str	r3, [r7, #4]
 8015dfc:	4603      	mov	r3, r0
 8015dfe:	73fb      	strb	r3, [r7, #15]
 8015e00:	460b      	mov	r3, r1
 8015e02:	81bb      	strh	r3, [r7, #12]
 8015e04:	4613      	mov	r3, r2
 8015e06:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8015e08:	89bb      	ldrh	r3, [r7, #12]
 8015e0a:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8015e0c:	687b      	ldr	r3, [r7, #4]
 8015e0e:	2b00      	cmp	r3, #0
 8015e10:	d105      	bne.n	8015e1e <tcp_pbuf_prealloc+0x2a>
 8015e12:	4b30      	ldr	r3, [pc, #192]	; (8015ed4 <tcp_pbuf_prealloc+0xe0>)
 8015e14:	22e8      	movs	r2, #232	; 0xe8
 8015e16:	4930      	ldr	r1, [pc, #192]	; (8015ed8 <tcp_pbuf_prealloc+0xe4>)
 8015e18:	4830      	ldr	r0, [pc, #192]	; (8015edc <tcp_pbuf_prealloc+0xe8>)
 8015e1a:	f005 f9f9 	bl	801b210 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8015e1e:	6a3b      	ldr	r3, [r7, #32]
 8015e20:	2b00      	cmp	r3, #0
 8015e22:	d105      	bne.n	8015e30 <tcp_pbuf_prealloc+0x3c>
 8015e24:	4b2b      	ldr	r3, [pc, #172]	; (8015ed4 <tcp_pbuf_prealloc+0xe0>)
 8015e26:	22e9      	movs	r2, #233	; 0xe9
 8015e28:	492d      	ldr	r1, [pc, #180]	; (8015ee0 <tcp_pbuf_prealloc+0xec>)
 8015e2a:	482c      	ldr	r0, [pc, #176]	; (8015edc <tcp_pbuf_prealloc+0xe8>)
 8015e2c:	f005 f9f0 	bl	801b210 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8015e30:	89ba      	ldrh	r2, [r7, #12]
 8015e32:	897b      	ldrh	r3, [r7, #10]
 8015e34:	429a      	cmp	r2, r3
 8015e36:	d221      	bcs.n	8015e7c <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8015e38:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015e3c:	f003 0302 	and.w	r3, r3, #2
 8015e40:	2b00      	cmp	r3, #0
 8015e42:	d111      	bne.n	8015e68 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8015e44:	6a3b      	ldr	r3, [r7, #32]
 8015e46:	8b5b      	ldrh	r3, [r3, #26]
 8015e48:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8015e4c:	2b00      	cmp	r3, #0
 8015e4e:	d115      	bne.n	8015e7c <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8015e50:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8015e54:	2b00      	cmp	r3, #0
 8015e56:	d007      	beq.n	8015e68 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8015e58:	6a3b      	ldr	r3, [r7, #32]
 8015e5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 8015e5c:	2b00      	cmp	r3, #0
 8015e5e:	d103      	bne.n	8015e68 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8015e60:	6a3b      	ldr	r3, [r7, #32]
 8015e62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 8015e64:	2b00      	cmp	r3, #0
 8015e66:	d009      	beq.n	8015e7c <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8015e68:	89bb      	ldrh	r3, [r7, #12]
 8015e6a:	f203 53b7 	addw	r3, r3, #1463	; 0x5b7
 8015e6e:	f023 0203 	bic.w	r2, r3, #3
 8015e72:	897b      	ldrh	r3, [r7, #10]
 8015e74:	4293      	cmp	r3, r2
 8015e76:	bf28      	it	cs
 8015e78:	4613      	movcs	r3, r2
 8015e7a:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8015e7c:	8af9      	ldrh	r1, [r7, #22]
 8015e7e:	7bfb      	ldrb	r3, [r7, #15]
 8015e80:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015e84:	4618      	mov	r0, r3
 8015e86:	f7fb f83f 	bl	8010f08 <pbuf_alloc>
 8015e8a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015e8c:	693b      	ldr	r3, [r7, #16]
 8015e8e:	2b00      	cmp	r3, #0
 8015e90:	d101      	bne.n	8015e96 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8015e92:	2300      	movs	r3, #0
 8015e94:	e019      	b.n	8015eca <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8015e96:	693b      	ldr	r3, [r7, #16]
 8015e98:	681b      	ldr	r3, [r3, #0]
 8015e9a:	2b00      	cmp	r3, #0
 8015e9c:	d006      	beq.n	8015eac <tcp_pbuf_prealloc+0xb8>
 8015e9e:	4b0d      	ldr	r3, [pc, #52]	; (8015ed4 <tcp_pbuf_prealloc+0xe0>)
 8015ea0:	f240 120b 	movw	r2, #267	; 0x10b
 8015ea4:	490f      	ldr	r1, [pc, #60]	; (8015ee4 <tcp_pbuf_prealloc+0xf0>)
 8015ea6:	480d      	ldr	r0, [pc, #52]	; (8015edc <tcp_pbuf_prealloc+0xe8>)
 8015ea8:	f005 f9b2 	bl	801b210 <iprintf>
  *oversize = p->len - length;
 8015eac:	693b      	ldr	r3, [r7, #16]
 8015eae:	895a      	ldrh	r2, [r3, #10]
 8015eb0:	89bb      	ldrh	r3, [r7, #12]
 8015eb2:	1ad3      	subs	r3, r2, r3
 8015eb4:	b29a      	uxth	r2, r3
 8015eb6:	687b      	ldr	r3, [r7, #4]
 8015eb8:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8015eba:	693b      	ldr	r3, [r7, #16]
 8015ebc:	89ba      	ldrh	r2, [r7, #12]
 8015ebe:	811a      	strh	r2, [r3, #8]
 8015ec0:	693b      	ldr	r3, [r7, #16]
 8015ec2:	891a      	ldrh	r2, [r3, #8]
 8015ec4:	693b      	ldr	r3, [r7, #16]
 8015ec6:	815a      	strh	r2, [r3, #10]
  return p;
 8015ec8:	693b      	ldr	r3, [r7, #16]
}
 8015eca:	4618      	mov	r0, r3
 8015ecc:	3718      	adds	r7, #24
 8015ece:	46bd      	mov	sp, r7
 8015ed0:	bd80      	pop	{r7, pc}
 8015ed2:	bf00      	nop
 8015ed4:	0801f640 	.word	0x0801f640
 8015ed8:	0801f6f8 	.word	0x0801f6f8
 8015edc:	0801f694 	.word	0x0801f694
 8015ee0:	0801f71c 	.word	0x0801f71c
 8015ee4:	0801f73c 	.word	0x0801f73c

08015ee8 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8015ee8:	b580      	push	{r7, lr}
 8015eea:	b082      	sub	sp, #8
 8015eec:	af00      	add	r7, sp, #0
 8015eee:	6078      	str	r0, [r7, #4]
 8015ef0:	460b      	mov	r3, r1
 8015ef2:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	2b00      	cmp	r3, #0
 8015ef8:	d106      	bne.n	8015f08 <tcp_write_checks+0x20>
 8015efa:	4b33      	ldr	r3, [pc, #204]	; (8015fc8 <tcp_write_checks+0xe0>)
 8015efc:	f240 1233 	movw	r2, #307	; 0x133
 8015f00:	4932      	ldr	r1, [pc, #200]	; (8015fcc <tcp_write_checks+0xe4>)
 8015f02:	4833      	ldr	r0, [pc, #204]	; (8015fd0 <tcp_write_checks+0xe8>)
 8015f04:	f005 f984 	bl	801b210 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8015f08:	687b      	ldr	r3, [r7, #4]
 8015f0a:	7d1b      	ldrb	r3, [r3, #20]
 8015f0c:	2b04      	cmp	r3, #4
 8015f0e:	d00e      	beq.n	8015f2e <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8015f10:	687b      	ldr	r3, [r7, #4]
 8015f12:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8015f14:	2b07      	cmp	r3, #7
 8015f16:	d00a      	beq.n	8015f2e <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8015f18:	687b      	ldr	r3, [r7, #4]
 8015f1a:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8015f1c:	2b02      	cmp	r3, #2
 8015f1e:	d006      	beq.n	8015f2e <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8015f20:	687b      	ldr	r3, [r7, #4]
 8015f22:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8015f24:	2b03      	cmp	r3, #3
 8015f26:	d002      	beq.n	8015f2e <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8015f28:	f06f 030a 	mvn.w	r3, #10
 8015f2c:	e048      	b.n	8015fc0 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 8015f2e:	887b      	ldrh	r3, [r7, #2]
 8015f30:	2b00      	cmp	r3, #0
 8015f32:	d101      	bne.n	8015f38 <tcp_write_checks+0x50>
    return ERR_OK;
 8015f34:	2300      	movs	r3, #0
 8015f36:	e043      	b.n	8015fc0 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8015f38:	687b      	ldr	r3, [r7, #4]
 8015f3a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8015f3e:	887a      	ldrh	r2, [r7, #2]
 8015f40:	429a      	cmp	r2, r3
 8015f42:	d909      	bls.n	8015f58 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015f44:	687b      	ldr	r3, [r7, #4]
 8015f46:	8b5b      	ldrh	r3, [r3, #26]
 8015f48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015f4c:	b29a      	uxth	r2, r3
 8015f4e:	687b      	ldr	r3, [r7, #4]
 8015f50:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8015f52:	f04f 33ff 	mov.w	r3, #4294967295
 8015f56:	e033      	b.n	8015fc0 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8015f58:	687b      	ldr	r3, [r7, #4]
 8015f5a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015f5e:	2b0f      	cmp	r3, #15
 8015f60:	d909      	bls.n	8015f76 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015f62:	687b      	ldr	r3, [r7, #4]
 8015f64:	8b5b      	ldrh	r3, [r3, #26]
 8015f66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015f6a:	b29a      	uxth	r2, r3
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8015f70:	f04f 33ff 	mov.w	r3, #4294967295
 8015f74:	e024      	b.n	8015fc0 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8015f76:	687b      	ldr	r3, [r7, #4]
 8015f78:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015f7c:	2b00      	cmp	r3, #0
 8015f7e:	d00f      	beq.n	8015fa0 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8015f80:	687b      	ldr	r3, [r7, #4]
 8015f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015f84:	2b00      	cmp	r3, #0
 8015f86:	d11a      	bne.n	8015fbe <tcp_write_checks+0xd6>
 8015f88:	687b      	ldr	r3, [r7, #4]
 8015f8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	d116      	bne.n	8015fbe <tcp_write_checks+0xd6>
 8015f90:	4b0d      	ldr	r3, [pc, #52]	; (8015fc8 <tcp_write_checks+0xe0>)
 8015f92:	f240 1255 	movw	r2, #341	; 0x155
 8015f96:	490f      	ldr	r1, [pc, #60]	; (8015fd4 <tcp_write_checks+0xec>)
 8015f98:	480d      	ldr	r0, [pc, #52]	; (8015fd0 <tcp_write_checks+0xe8>)
 8015f9a:	f005 f939 	bl	801b210 <iprintf>
 8015f9e:	e00e      	b.n	8015fbe <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8015fa0:	687b      	ldr	r3, [r7, #4]
 8015fa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015fa4:	2b00      	cmp	r3, #0
 8015fa6:	d103      	bne.n	8015fb0 <tcp_write_checks+0xc8>
 8015fa8:	687b      	ldr	r3, [r7, #4]
 8015faa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015fac:	2b00      	cmp	r3, #0
 8015fae:	d006      	beq.n	8015fbe <tcp_write_checks+0xd6>
 8015fb0:	4b05      	ldr	r3, [pc, #20]	; (8015fc8 <tcp_write_checks+0xe0>)
 8015fb2:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8015fb6:	4908      	ldr	r1, [pc, #32]	; (8015fd8 <tcp_write_checks+0xf0>)
 8015fb8:	4805      	ldr	r0, [pc, #20]	; (8015fd0 <tcp_write_checks+0xe8>)
 8015fba:	f005 f929 	bl	801b210 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8015fbe:	2300      	movs	r3, #0
}
 8015fc0:	4618      	mov	r0, r3
 8015fc2:	3708      	adds	r7, #8
 8015fc4:	46bd      	mov	sp, r7
 8015fc6:	bd80      	pop	{r7, pc}
 8015fc8:	0801f640 	.word	0x0801f640
 8015fcc:	0801f750 	.word	0x0801f750
 8015fd0:	0801f694 	.word	0x0801f694
 8015fd4:	0801f770 	.word	0x0801f770
 8015fd8:	0801f7ac 	.word	0x0801f7ac

08015fdc <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8015fdc:	b590      	push	{r4, r7, lr}
 8015fde:	b09b      	sub	sp, #108	; 0x6c
 8015fe0:	af04      	add	r7, sp, #16
 8015fe2:	60f8      	str	r0, [r7, #12]
 8015fe4:	60b9      	str	r1, [r7, #8]
 8015fe6:	4611      	mov	r1, r2
 8015fe8:	461a      	mov	r2, r3
 8015fea:	460b      	mov	r3, r1
 8015fec:	80fb      	strh	r3, [r7, #6]
 8015fee:	4613      	mov	r3, r2
 8015ff0:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8015ff2:	2300      	movs	r3, #0
 8015ff4:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8015ff6:	2300      	movs	r3, #0
 8015ff8:	653b      	str	r3, [r7, #80]	; 0x50
 8015ffa:	2300      	movs	r3, #0
 8015ffc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8015ffe:	2300      	movs	r3, #0
 8016000:	64bb      	str	r3, [r7, #72]	; 0x48
 8016002:	2300      	movs	r3, #0
 8016004:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8016006:	2300      	movs	r3, #0
 8016008:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 801600c:	2300      	movs	r3, #0
 801600e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8016012:	2300      	movs	r3, #0
 8016014:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8016016:	2300      	movs	r3, #0
 8016018:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 801601a:	2300      	movs	r3, #0
 801601c:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801601e:	68fb      	ldr	r3, [r7, #12]
 8016020:	2b00      	cmp	r3, #0
 8016022:	d109      	bne.n	8016038 <tcp_write+0x5c>
 8016024:	4ba4      	ldr	r3, [pc, #656]	; (80162b8 <tcp_write+0x2dc>)
 8016026:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 801602a:	49a4      	ldr	r1, [pc, #656]	; (80162bc <tcp_write+0x2e0>)
 801602c:	48a4      	ldr	r0, [pc, #656]	; (80162c0 <tcp_write+0x2e4>)
 801602e:	f005 f8ef 	bl	801b210 <iprintf>
 8016032:	f06f 030f 	mvn.w	r3, #15
 8016036:	e32a      	b.n	801668e <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8016038:	68fb      	ldr	r3, [r7, #12]
 801603a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801603e:	085b      	lsrs	r3, r3, #1
 8016040:	b29a      	uxth	r2, r3
 8016042:	68fb      	ldr	r3, [r7, #12]
 8016044:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016046:	4293      	cmp	r3, r2
 8016048:	bf28      	it	cs
 801604a:	4613      	movcs	r3, r2
 801604c:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 801604e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016050:	2b00      	cmp	r3, #0
 8016052:	d102      	bne.n	801605a <tcp_write+0x7e>
 8016054:	68fb      	ldr	r3, [r7, #12]
 8016056:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016058:	e000      	b.n	801605c <tcp_write+0x80>
 801605a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801605c:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801605e:	68bb      	ldr	r3, [r7, #8]
 8016060:	2b00      	cmp	r3, #0
 8016062:	d109      	bne.n	8016078 <tcp_write+0x9c>
 8016064:	4b94      	ldr	r3, [pc, #592]	; (80162b8 <tcp_write+0x2dc>)
 8016066:	f240 12ad 	movw	r2, #429	; 0x1ad
 801606a:	4996      	ldr	r1, [pc, #600]	; (80162c4 <tcp_write+0x2e8>)
 801606c:	4894      	ldr	r0, [pc, #592]	; (80162c0 <tcp_write+0x2e4>)
 801606e:	f005 f8cf 	bl	801b210 <iprintf>
 8016072:	f06f 030f 	mvn.w	r3, #15
 8016076:	e30a      	b.n	801668e <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8016078:	88fb      	ldrh	r3, [r7, #6]
 801607a:	4619      	mov	r1, r3
 801607c:	68f8      	ldr	r0, [r7, #12]
 801607e:	f7ff ff33 	bl	8015ee8 <tcp_write_checks>
 8016082:	4603      	mov	r3, r0
 8016084:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8016088:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 801608c:	2b00      	cmp	r3, #0
 801608e:	d002      	beq.n	8016096 <tcp_write+0xba>
    return err;
 8016090:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8016094:	e2fb      	b.n	801668e <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 8016096:	68fb      	ldr	r3, [r7, #12]
 8016098:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801609c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80160a0:	2300      	movs	r3, #0
 80160a2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 80160a6:	68fb      	ldr	r3, [r7, #12]
 80160a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80160aa:	2b00      	cmp	r3, #0
 80160ac:	f000 80f6 	beq.w	801629c <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80160b0:	68fb      	ldr	r3, [r7, #12]
 80160b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80160b4:	653b      	str	r3, [r7, #80]	; 0x50
 80160b6:	e002      	b.n	80160be <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 80160b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80160ba:	681b      	ldr	r3, [r3, #0]
 80160bc:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80160be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80160c0:	681b      	ldr	r3, [r3, #0]
 80160c2:	2b00      	cmp	r3, #0
 80160c4:	d1f8      	bne.n	80160b8 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 80160c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80160c8:	7a9b      	ldrb	r3, [r3, #10]
 80160ca:	009b      	lsls	r3, r3, #2
 80160cc:	b29b      	uxth	r3, r3
 80160ce:	f003 0304 	and.w	r3, r3, #4
 80160d2:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 80160d4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80160d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80160d8:	891b      	ldrh	r3, [r3, #8]
 80160da:	4619      	mov	r1, r3
 80160dc:	8c3b      	ldrh	r3, [r7, #32]
 80160de:	440b      	add	r3, r1
 80160e0:	429a      	cmp	r2, r3
 80160e2:	da06      	bge.n	80160f2 <tcp_write+0x116>
 80160e4:	4b74      	ldr	r3, [pc, #464]	; (80162b8 <tcp_write+0x2dc>)
 80160e6:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 80160ea:	4977      	ldr	r1, [pc, #476]	; (80162c8 <tcp_write+0x2ec>)
 80160ec:	4874      	ldr	r0, [pc, #464]	; (80162c0 <tcp_write+0x2e4>)
 80160ee:	f005 f88f 	bl	801b210 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 80160f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80160f4:	891a      	ldrh	r2, [r3, #8]
 80160f6:	8c3b      	ldrh	r3, [r7, #32]
 80160f8:	4413      	add	r3, r2
 80160fa:	b29b      	uxth	r3, r3
 80160fc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80160fe:	1ad3      	subs	r3, r2, r3
 8016100:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8016102:	68fb      	ldr	r3, [r7, #12]
 8016104:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8016108:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 801610a:	8a7b      	ldrh	r3, [r7, #18]
 801610c:	2b00      	cmp	r3, #0
 801610e:	d026      	beq.n	801615e <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8016110:	8a7b      	ldrh	r3, [r7, #18]
 8016112:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8016114:	429a      	cmp	r2, r3
 8016116:	d206      	bcs.n	8016126 <tcp_write+0x14a>
 8016118:	4b67      	ldr	r3, [pc, #412]	; (80162b8 <tcp_write+0x2dc>)
 801611a:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 801611e:	496b      	ldr	r1, [pc, #428]	; (80162cc <tcp_write+0x2f0>)
 8016120:	4867      	ldr	r0, [pc, #412]	; (80162c0 <tcp_write+0x2e4>)
 8016122:	f005 f875 	bl	801b210 <iprintf>
      seg = last_unsent;
 8016126:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016128:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801612a:	8a7b      	ldrh	r3, [r7, #18]
 801612c:	88fa      	ldrh	r2, [r7, #6]
 801612e:	4293      	cmp	r3, r2
 8016130:	bf28      	it	cs
 8016132:	4613      	movcs	r3, r2
 8016134:	b29b      	uxth	r3, r3
 8016136:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8016138:	4293      	cmp	r3, r2
 801613a:	bf28      	it	cs
 801613c:	4613      	movcs	r3, r2
 801613e:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 8016140:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016144:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016146:	4413      	add	r3, r2
 8016148:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 801614c:	8a7a      	ldrh	r2, [r7, #18]
 801614e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016150:	1ad3      	subs	r3, r2, r3
 8016152:	b29b      	uxth	r3, r3
 8016154:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8016156:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8016158:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801615a:	1ad3      	subs	r3, r2, r3
 801615c:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801615e:	8a7b      	ldrh	r3, [r7, #18]
 8016160:	2b00      	cmp	r3, #0
 8016162:	d00b      	beq.n	801617c <tcp_write+0x1a0>
 8016164:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016168:	88fb      	ldrh	r3, [r7, #6]
 801616a:	429a      	cmp	r2, r3
 801616c:	d006      	beq.n	801617c <tcp_write+0x1a0>
 801616e:	4b52      	ldr	r3, [pc, #328]	; (80162b8 <tcp_write+0x2dc>)
 8016170:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016174:	4956      	ldr	r1, [pc, #344]	; (80162d0 <tcp_write+0x2f4>)
 8016176:	4852      	ldr	r0, [pc, #328]	; (80162c0 <tcp_write+0x2e4>)
 8016178:	f005 f84a 	bl	801b210 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801617c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016180:	88fb      	ldrh	r3, [r7, #6]
 8016182:	429a      	cmp	r2, r3
 8016184:	f080 8167 	bcs.w	8016456 <tcp_write+0x47a>
 8016188:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801618a:	2b00      	cmp	r3, #0
 801618c:	f000 8163 	beq.w	8016456 <tcp_write+0x47a>
 8016190:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016192:	891b      	ldrh	r3, [r3, #8]
 8016194:	2b00      	cmp	r3, #0
 8016196:	f000 815e 	beq.w	8016456 <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801619a:	88fa      	ldrh	r2, [r7, #6]
 801619c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80161a0:	1ad2      	subs	r2, r2, r3
 80161a2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80161a4:	4293      	cmp	r3, r2
 80161a6:	bfa8      	it	ge
 80161a8:	4613      	movge	r3, r2
 80161aa:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 80161ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80161ae:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 80161b0:	797b      	ldrb	r3, [r7, #5]
 80161b2:	f003 0301 	and.w	r3, r3, #1
 80161b6:	2b00      	cmp	r3, #0
 80161b8:	d027      	beq.n	801620a <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 80161ba:	f107 0012 	add.w	r0, r7, #18
 80161be:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80161c0:	8bf9      	ldrh	r1, [r7, #30]
 80161c2:	2301      	movs	r3, #1
 80161c4:	9302      	str	r3, [sp, #8]
 80161c6:	797b      	ldrb	r3, [r7, #5]
 80161c8:	9301      	str	r3, [sp, #4]
 80161ca:	68fb      	ldr	r3, [r7, #12]
 80161cc:	9300      	str	r3, [sp, #0]
 80161ce:	4603      	mov	r3, r0
 80161d0:	2000      	movs	r0, #0
 80161d2:	f7ff fe0f 	bl	8015df4 <tcp_pbuf_prealloc>
 80161d6:	6578      	str	r0, [r7, #84]	; 0x54
 80161d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80161da:	2b00      	cmp	r3, #0
 80161dc:	f000 8225 	beq.w	801662a <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 80161e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80161e2:	6858      	ldr	r0, [r3, #4]
 80161e4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80161e8:	68ba      	ldr	r2, [r7, #8]
 80161ea:	4413      	add	r3, r2
 80161ec:	8bfa      	ldrh	r2, [r7, #30]
 80161ee:	4619      	mov	r1, r3
 80161f0:	f005 f9ef 	bl	801b5d2 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 80161f4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80161f6:	f7fb f9f3 	bl	80115e0 <pbuf_clen>
 80161fa:	4603      	mov	r3, r0
 80161fc:	461a      	mov	r2, r3
 80161fe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8016202:	4413      	add	r3, r2
 8016204:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8016208:	e041      	b.n	801628e <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801620a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801620c:	685b      	ldr	r3, [r3, #4]
 801620e:	637b      	str	r3, [r7, #52]	; 0x34
 8016210:	e002      	b.n	8016218 <tcp_write+0x23c>
 8016212:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016214:	681b      	ldr	r3, [r3, #0]
 8016216:	637b      	str	r3, [r7, #52]	; 0x34
 8016218:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801621a:	681b      	ldr	r3, [r3, #0]
 801621c:	2b00      	cmp	r3, #0
 801621e:	d1f8      	bne.n	8016212 <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8016220:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016222:	7b1b      	ldrb	r3, [r3, #12]
 8016224:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8016228:	2b00      	cmp	r3, #0
 801622a:	d115      	bne.n	8016258 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 801622c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801622e:	685b      	ldr	r3, [r3, #4]
 8016230:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8016232:	8952      	ldrh	r2, [r2, #10]
 8016234:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8016236:	68ba      	ldr	r2, [r7, #8]
 8016238:	429a      	cmp	r2, r3
 801623a:	d10d      	bne.n	8016258 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801623c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016240:	2b00      	cmp	r3, #0
 8016242:	d006      	beq.n	8016252 <tcp_write+0x276>
 8016244:	4b1c      	ldr	r3, [pc, #112]	; (80162b8 <tcp_write+0x2dc>)
 8016246:	f240 2231 	movw	r2, #561	; 0x231
 801624a:	4922      	ldr	r1, [pc, #136]	; (80162d4 <tcp_write+0x2f8>)
 801624c:	481c      	ldr	r0, [pc, #112]	; (80162c0 <tcp_write+0x2e4>)
 801624e:	f004 ffdf 	bl	801b210 <iprintf>
          extendlen = seglen;
 8016252:	8bfb      	ldrh	r3, [r7, #30]
 8016254:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8016256:	e01a      	b.n	801628e <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8016258:	8bfb      	ldrh	r3, [r7, #30]
 801625a:	2201      	movs	r2, #1
 801625c:	4619      	mov	r1, r3
 801625e:	2000      	movs	r0, #0
 8016260:	f7fa fe52 	bl	8010f08 <pbuf_alloc>
 8016264:	6578      	str	r0, [r7, #84]	; 0x54
 8016266:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016268:	2b00      	cmp	r3, #0
 801626a:	f000 81e0 	beq.w	801662e <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801626e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016272:	68ba      	ldr	r2, [r7, #8]
 8016274:	441a      	add	r2, r3
 8016276:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016278:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 801627a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801627c:	f7fb f9b0 	bl	80115e0 <pbuf_clen>
 8016280:	4603      	mov	r3, r0
 8016282:	461a      	mov	r2, r3
 8016284:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8016288:	4413      	add	r3, r2
 801628a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 801628e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016292:	8bfb      	ldrh	r3, [r7, #30]
 8016294:	4413      	add	r3, r2
 8016296:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 801629a:	e0dc      	b.n	8016456 <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801629c:	68fb      	ldr	r3, [r7, #12]
 801629e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80162a2:	2b00      	cmp	r3, #0
 80162a4:	f000 80d7 	beq.w	8016456 <tcp_write+0x47a>
 80162a8:	4b03      	ldr	r3, [pc, #12]	; (80162b8 <tcp_write+0x2dc>)
 80162aa:	f240 224a 	movw	r2, #586	; 0x24a
 80162ae:	490a      	ldr	r1, [pc, #40]	; (80162d8 <tcp_write+0x2fc>)
 80162b0:	4803      	ldr	r0, [pc, #12]	; (80162c0 <tcp_write+0x2e4>)
 80162b2:	f004 ffad 	bl	801b210 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 80162b6:	e0ce      	b.n	8016456 <tcp_write+0x47a>
 80162b8:	0801f640 	.word	0x0801f640
 80162bc:	0801f7e0 	.word	0x0801f7e0
 80162c0:	0801f694 	.word	0x0801f694
 80162c4:	0801f7f8 	.word	0x0801f7f8
 80162c8:	0801f82c 	.word	0x0801f82c
 80162cc:	0801f844 	.word	0x0801f844
 80162d0:	0801f864 	.word	0x0801f864
 80162d4:	0801f884 	.word	0x0801f884
 80162d8:	0801f8b0 	.word	0x0801f8b0
    struct pbuf *p;
    u16_t left = len - pos;
 80162dc:	88fa      	ldrh	r2, [r7, #6]
 80162de:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80162e2:	1ad3      	subs	r3, r2, r3
 80162e4:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 80162e6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80162ea:	b29b      	uxth	r3, r3
 80162ec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80162ee:	1ad3      	subs	r3, r2, r3
 80162f0:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 80162f2:	8b7a      	ldrh	r2, [r7, #26]
 80162f4:	8bbb      	ldrh	r3, [r7, #28]
 80162f6:	4293      	cmp	r3, r2
 80162f8:	bf28      	it	cs
 80162fa:	4613      	movcs	r3, r2
 80162fc:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 80162fe:	797b      	ldrb	r3, [r7, #5]
 8016300:	f003 0301 	and.w	r3, r3, #1
 8016304:	2b00      	cmp	r3, #0
 8016306:	d036      	beq.n	8016376 <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8016308:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801630c:	b29a      	uxth	r2, r3
 801630e:	8b3b      	ldrh	r3, [r7, #24]
 8016310:	4413      	add	r3, r2
 8016312:	b299      	uxth	r1, r3
 8016314:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016316:	2b00      	cmp	r3, #0
 8016318:	bf0c      	ite	eq
 801631a:	2301      	moveq	r3, #1
 801631c:	2300      	movne	r3, #0
 801631e:	b2db      	uxtb	r3, r3
 8016320:	f107 0012 	add.w	r0, r7, #18
 8016324:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8016326:	9302      	str	r3, [sp, #8]
 8016328:	797b      	ldrb	r3, [r7, #5]
 801632a:	9301      	str	r3, [sp, #4]
 801632c:	68fb      	ldr	r3, [r7, #12]
 801632e:	9300      	str	r3, [sp, #0]
 8016330:	4603      	mov	r3, r0
 8016332:	2036      	movs	r0, #54	; 0x36
 8016334:	f7ff fd5e 	bl	8015df4 <tcp_pbuf_prealloc>
 8016338:	6338      	str	r0, [r7, #48]	; 0x30
 801633a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801633c:	2b00      	cmp	r3, #0
 801633e:	f000 8178 	beq.w	8016632 <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8016342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016344:	895b      	ldrh	r3, [r3, #10]
 8016346:	8b3a      	ldrh	r2, [r7, #24]
 8016348:	429a      	cmp	r2, r3
 801634a:	d906      	bls.n	801635a <tcp_write+0x37e>
 801634c:	4b8c      	ldr	r3, [pc, #560]	; (8016580 <tcp_write+0x5a4>)
 801634e:	f240 2266 	movw	r2, #614	; 0x266
 8016352:	498c      	ldr	r1, [pc, #560]	; (8016584 <tcp_write+0x5a8>)
 8016354:	488c      	ldr	r0, [pc, #560]	; (8016588 <tcp_write+0x5ac>)
 8016356:	f004 ff5b 	bl	801b210 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 801635a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801635c:	685a      	ldr	r2, [r3, #4]
 801635e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8016362:	18d0      	adds	r0, r2, r3
 8016364:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016368:	68ba      	ldr	r2, [r7, #8]
 801636a:	4413      	add	r3, r2
 801636c:	8b3a      	ldrh	r2, [r7, #24]
 801636e:	4619      	mov	r1, r3
 8016370:	f005 f92f 	bl	801b5d2 <memcpy>
 8016374:	e02f      	b.n	80163d6 <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8016376:	8a7b      	ldrh	r3, [r7, #18]
 8016378:	2b00      	cmp	r3, #0
 801637a:	d006      	beq.n	801638a <tcp_write+0x3ae>
 801637c:	4b80      	ldr	r3, [pc, #512]	; (8016580 <tcp_write+0x5a4>)
 801637e:	f240 2271 	movw	r2, #625	; 0x271
 8016382:	4982      	ldr	r1, [pc, #520]	; (801658c <tcp_write+0x5b0>)
 8016384:	4880      	ldr	r0, [pc, #512]	; (8016588 <tcp_write+0x5ac>)
 8016386:	f004 ff43 	bl	801b210 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801638a:	8b3b      	ldrh	r3, [r7, #24]
 801638c:	2201      	movs	r2, #1
 801638e:	4619      	mov	r1, r3
 8016390:	2036      	movs	r0, #54	; 0x36
 8016392:	f7fa fdb9 	bl	8010f08 <pbuf_alloc>
 8016396:	6178      	str	r0, [r7, #20]
 8016398:	697b      	ldr	r3, [r7, #20]
 801639a:	2b00      	cmp	r3, #0
 801639c:	f000 814b 	beq.w	8016636 <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 80163a0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80163a4:	68ba      	ldr	r2, [r7, #8]
 80163a6:	441a      	add	r2, r3
 80163a8:	697b      	ldr	r3, [r7, #20]
 80163aa:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80163ac:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80163b0:	b29b      	uxth	r3, r3
 80163b2:	f44f 7220 	mov.w	r2, #640	; 0x280
 80163b6:	4619      	mov	r1, r3
 80163b8:	2036      	movs	r0, #54	; 0x36
 80163ba:	f7fa fda5 	bl	8010f08 <pbuf_alloc>
 80163be:	6338      	str	r0, [r7, #48]	; 0x30
 80163c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80163c2:	2b00      	cmp	r3, #0
 80163c4:	d103      	bne.n	80163ce <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 80163c6:	6978      	ldr	r0, [r7, #20]
 80163c8:	f7fb f882 	bl	80114d0 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 80163cc:	e136      	b.n	801663c <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 80163ce:	6979      	ldr	r1, [r7, #20]
 80163d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80163d2:	f7fb f93f 	bl	8011654 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 80163d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80163d8:	f7fb f902 	bl	80115e0 <pbuf_clen>
 80163dc:	4603      	mov	r3, r0
 80163de:	461a      	mov	r2, r3
 80163e0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80163e4:	4413      	add	r3, r2
 80163e6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 80163ea:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80163ee:	2b10      	cmp	r3, #16
 80163f0:	d903      	bls.n	80163fa <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 80163f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80163f4:	f7fb f86c 	bl	80114d0 <pbuf_free>
      goto memerr;
 80163f8:	e120      	b.n	801663c <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 80163fa:	68fb      	ldr	r3, [r7, #12]
 80163fc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80163fe:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016402:	441a      	add	r2, r3
 8016404:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016408:	9300      	str	r3, [sp, #0]
 801640a:	4613      	mov	r3, r2
 801640c:	2200      	movs	r2, #0
 801640e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8016410:	68f8      	ldr	r0, [r7, #12]
 8016412:	f7ff fc51 	bl	8015cb8 <tcp_create_segment>
 8016416:	64f8      	str	r0, [r7, #76]	; 0x4c
 8016418:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801641a:	2b00      	cmp	r3, #0
 801641c:	f000 810d 	beq.w	801663a <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8016420:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016422:	2b00      	cmp	r3, #0
 8016424:	d102      	bne.n	801642c <tcp_write+0x450>
      queue = seg;
 8016426:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016428:	647b      	str	r3, [r7, #68]	; 0x44
 801642a:	e00c      	b.n	8016446 <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801642c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801642e:	2b00      	cmp	r3, #0
 8016430:	d106      	bne.n	8016440 <tcp_write+0x464>
 8016432:	4b53      	ldr	r3, [pc, #332]	; (8016580 <tcp_write+0x5a4>)
 8016434:	f240 22ab 	movw	r2, #683	; 0x2ab
 8016438:	4955      	ldr	r1, [pc, #340]	; (8016590 <tcp_write+0x5b4>)
 801643a:	4853      	ldr	r0, [pc, #332]	; (8016588 <tcp_write+0x5ac>)
 801643c:	f004 fee8 	bl	801b210 <iprintf>
      prev_seg->next = seg;
 8016440:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016442:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016444:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8016446:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016448:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 801644a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801644e:	8b3b      	ldrh	r3, [r7, #24]
 8016450:	4413      	add	r3, r2
 8016452:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 8016456:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801645a:	88fb      	ldrh	r3, [r7, #6]
 801645c:	429a      	cmp	r2, r3
 801645e:	f4ff af3d 	bcc.w	80162dc <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8016462:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016464:	2b00      	cmp	r3, #0
 8016466:	d02c      	beq.n	80164c2 <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8016468:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801646a:	685b      	ldr	r3, [r3, #4]
 801646c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801646e:	e01e      	b.n	80164ae <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 8016470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016472:	891a      	ldrh	r2, [r3, #8]
 8016474:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016476:	4413      	add	r3, r2
 8016478:	b29a      	uxth	r2, r3
 801647a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801647c:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 801647e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016480:	681b      	ldr	r3, [r3, #0]
 8016482:	2b00      	cmp	r3, #0
 8016484:	d110      	bne.n	80164a8 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8016486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016488:	685b      	ldr	r3, [r3, #4]
 801648a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801648c:	8952      	ldrh	r2, [r2, #10]
 801648e:	4413      	add	r3, r2
 8016490:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8016492:	68b9      	ldr	r1, [r7, #8]
 8016494:	4618      	mov	r0, r3
 8016496:	f005 f89c 	bl	801b5d2 <memcpy>
        p->len += oversize_used;
 801649a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801649c:	895a      	ldrh	r2, [r3, #10]
 801649e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80164a0:	4413      	add	r3, r2
 80164a2:	b29a      	uxth	r2, r3
 80164a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80164a6:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 80164a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80164aa:	681b      	ldr	r3, [r3, #0]
 80164ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80164ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80164b0:	2b00      	cmp	r3, #0
 80164b2:	d1dd      	bne.n	8016470 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 80164b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80164b6:	891a      	ldrh	r2, [r3, #8]
 80164b8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80164ba:	4413      	add	r3, r2
 80164bc:	b29a      	uxth	r2, r3
 80164be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80164c0:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 80164c2:	8a7a      	ldrh	r2, [r7, #18]
 80164c4:	68fb      	ldr	r3, [r7, #12]
 80164c6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 80164ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80164cc:	2b00      	cmp	r3, #0
 80164ce:	d018      	beq.n	8016502 <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 80164d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80164d2:	2b00      	cmp	r3, #0
 80164d4:	d106      	bne.n	80164e4 <tcp_write+0x508>
 80164d6:	4b2a      	ldr	r3, [pc, #168]	; (8016580 <tcp_write+0x5a4>)
 80164d8:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 80164dc:	492d      	ldr	r1, [pc, #180]	; (8016594 <tcp_write+0x5b8>)
 80164de:	482a      	ldr	r0, [pc, #168]	; (8016588 <tcp_write+0x5ac>)
 80164e0:	f004 fe96 	bl	801b210 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 80164e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80164e6:	685b      	ldr	r3, [r3, #4]
 80164e8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80164ea:	4618      	mov	r0, r3
 80164ec:	f7fb f8b2 	bl	8011654 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 80164f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80164f2:	891a      	ldrh	r2, [r3, #8]
 80164f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80164f6:	891b      	ldrh	r3, [r3, #8]
 80164f8:	4413      	add	r3, r2
 80164fa:	b29a      	uxth	r2, r3
 80164fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80164fe:	811a      	strh	r2, [r3, #8]
 8016500:	e037      	b.n	8016572 <tcp_write+0x596>
  } else if (extendlen > 0) {
 8016502:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016504:	2b00      	cmp	r3, #0
 8016506:	d034      	beq.n	8016572 <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8016508:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801650a:	2b00      	cmp	r3, #0
 801650c:	d003      	beq.n	8016516 <tcp_write+0x53a>
 801650e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016510:	685b      	ldr	r3, [r3, #4]
 8016512:	2b00      	cmp	r3, #0
 8016514:	d106      	bne.n	8016524 <tcp_write+0x548>
 8016516:	4b1a      	ldr	r3, [pc, #104]	; (8016580 <tcp_write+0x5a4>)
 8016518:	f240 22e6 	movw	r2, #742	; 0x2e6
 801651c:	491e      	ldr	r1, [pc, #120]	; (8016598 <tcp_write+0x5bc>)
 801651e:	481a      	ldr	r0, [pc, #104]	; (8016588 <tcp_write+0x5ac>)
 8016520:	f004 fe76 	bl	801b210 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8016524:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016526:	685b      	ldr	r3, [r3, #4]
 8016528:	62bb      	str	r3, [r7, #40]	; 0x28
 801652a:	e009      	b.n	8016540 <tcp_write+0x564>
      p->tot_len += extendlen;
 801652c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801652e:	891a      	ldrh	r2, [r3, #8]
 8016530:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016532:	4413      	add	r3, r2
 8016534:	b29a      	uxth	r2, r3
 8016536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016538:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801653a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801653c:	681b      	ldr	r3, [r3, #0]
 801653e:	62bb      	str	r3, [r7, #40]	; 0x28
 8016540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016542:	681b      	ldr	r3, [r3, #0]
 8016544:	2b00      	cmp	r3, #0
 8016546:	d1f1      	bne.n	801652c <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 8016548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801654a:	891a      	ldrh	r2, [r3, #8]
 801654c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801654e:	4413      	add	r3, r2
 8016550:	b29a      	uxth	r2, r3
 8016552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016554:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8016556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016558:	895a      	ldrh	r2, [r3, #10]
 801655a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801655c:	4413      	add	r3, r2
 801655e:	b29a      	uxth	r2, r3
 8016560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016562:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8016564:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016566:	891a      	ldrh	r2, [r3, #8]
 8016568:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801656a:	4413      	add	r3, r2
 801656c:	b29a      	uxth	r2, r3
 801656e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016570:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8016572:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016574:	2b00      	cmp	r3, #0
 8016576:	d111      	bne.n	801659c <tcp_write+0x5c0>
    pcb->unsent = queue;
 8016578:	68fb      	ldr	r3, [r7, #12]
 801657a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801657c:	66da      	str	r2, [r3, #108]	; 0x6c
 801657e:	e010      	b.n	80165a2 <tcp_write+0x5c6>
 8016580:	0801f640 	.word	0x0801f640
 8016584:	0801f8e0 	.word	0x0801f8e0
 8016588:	0801f694 	.word	0x0801f694
 801658c:	0801f920 	.word	0x0801f920
 8016590:	0801f930 	.word	0x0801f930
 8016594:	0801f944 	.word	0x0801f944
 8016598:	0801f97c 	.word	0x0801f97c
  } else {
    last_unsent->next = queue;
 801659c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801659e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80165a0:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 80165a2:	68fb      	ldr	r3, [r7, #12]
 80165a4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80165a6:	88fb      	ldrh	r3, [r7, #6]
 80165a8:	441a      	add	r2, r3
 80165aa:	68fb      	ldr	r3, [r7, #12]
 80165ac:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 80165ae:	68fb      	ldr	r3, [r7, #12]
 80165b0:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 80165b4:	88fb      	ldrh	r3, [r7, #6]
 80165b6:	1ad3      	subs	r3, r2, r3
 80165b8:	b29a      	uxth	r2, r3
 80165ba:	68fb      	ldr	r3, [r7, #12]
 80165bc:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 80165c0:	68fb      	ldr	r3, [r7, #12]
 80165c2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80165c6:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80165ca:	68fb      	ldr	r3, [r7, #12]
 80165cc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80165d0:	2b00      	cmp	r3, #0
 80165d2:	d00e      	beq.n	80165f2 <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 80165d4:	68fb      	ldr	r3, [r7, #12]
 80165d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80165d8:	2b00      	cmp	r3, #0
 80165da:	d10a      	bne.n	80165f2 <tcp_write+0x616>
 80165dc:	68fb      	ldr	r3, [r7, #12]
 80165de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80165e0:	2b00      	cmp	r3, #0
 80165e2:	d106      	bne.n	80165f2 <tcp_write+0x616>
 80165e4:	4b2c      	ldr	r3, [pc, #176]	; (8016698 <tcp_write+0x6bc>)
 80165e6:	f240 3212 	movw	r2, #786	; 0x312
 80165ea:	492c      	ldr	r1, [pc, #176]	; (801669c <tcp_write+0x6c0>)
 80165ec:	482c      	ldr	r0, [pc, #176]	; (80166a0 <tcp_write+0x6c4>)
 80165ee:	f004 fe0f 	bl	801b210 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 80165f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80165f4:	2b00      	cmp	r3, #0
 80165f6:	d016      	beq.n	8016626 <tcp_write+0x64a>
 80165f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80165fa:	68db      	ldr	r3, [r3, #12]
 80165fc:	2b00      	cmp	r3, #0
 80165fe:	d012      	beq.n	8016626 <tcp_write+0x64a>
 8016600:	797b      	ldrb	r3, [r7, #5]
 8016602:	f003 0302 	and.w	r3, r3, #2
 8016606:	2b00      	cmp	r3, #0
 8016608:	d10d      	bne.n	8016626 <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801660a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801660c:	68db      	ldr	r3, [r3, #12]
 801660e:	899b      	ldrh	r3, [r3, #12]
 8016610:	b29c      	uxth	r4, r3
 8016612:	2008      	movs	r0, #8
 8016614:	f7f9 fb58 	bl	800fcc8 <lwip_htons>
 8016618:	4603      	mov	r3, r0
 801661a:	461a      	mov	r2, r3
 801661c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801661e:	68db      	ldr	r3, [r3, #12]
 8016620:	4322      	orrs	r2, r4
 8016622:	b292      	uxth	r2, r2
 8016624:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 8016626:	2300      	movs	r3, #0
 8016628:	e031      	b.n	801668e <tcp_write+0x6b2>
          goto memerr;
 801662a:	bf00      	nop
 801662c:	e006      	b.n	801663c <tcp_write+0x660>
            goto memerr;
 801662e:	bf00      	nop
 8016630:	e004      	b.n	801663c <tcp_write+0x660>
        goto memerr;
 8016632:	bf00      	nop
 8016634:	e002      	b.n	801663c <tcp_write+0x660>
        goto memerr;
 8016636:	bf00      	nop
 8016638:	e000      	b.n	801663c <tcp_write+0x660>
      goto memerr;
 801663a:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801663c:	68fb      	ldr	r3, [r7, #12]
 801663e:	8b5b      	ldrh	r3, [r3, #26]
 8016640:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016644:	b29a      	uxth	r2, r3
 8016646:	68fb      	ldr	r3, [r7, #12]
 8016648:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 801664a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801664c:	2b00      	cmp	r3, #0
 801664e:	d002      	beq.n	8016656 <tcp_write+0x67a>
    pbuf_free(concat_p);
 8016650:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8016652:	f7fa ff3d 	bl	80114d0 <pbuf_free>
  }
  if (queue != NULL) {
 8016656:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016658:	2b00      	cmp	r3, #0
 801665a:	d002      	beq.n	8016662 <tcp_write+0x686>
    tcp_segs_free(queue);
 801665c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 801665e:	f7fc fb89 	bl	8012d74 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8016662:	68fb      	ldr	r3, [r7, #12]
 8016664:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016668:	2b00      	cmp	r3, #0
 801666a:	d00e      	beq.n	801668a <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801666c:	68fb      	ldr	r3, [r7, #12]
 801666e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016670:	2b00      	cmp	r3, #0
 8016672:	d10a      	bne.n	801668a <tcp_write+0x6ae>
 8016674:	68fb      	ldr	r3, [r7, #12]
 8016676:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016678:	2b00      	cmp	r3, #0
 801667a:	d106      	bne.n	801668a <tcp_write+0x6ae>
 801667c:	4b06      	ldr	r3, [pc, #24]	; (8016698 <tcp_write+0x6bc>)
 801667e:	f240 3227 	movw	r2, #807	; 0x327
 8016682:	4906      	ldr	r1, [pc, #24]	; (801669c <tcp_write+0x6c0>)
 8016684:	4806      	ldr	r0, [pc, #24]	; (80166a0 <tcp_write+0x6c4>)
 8016686:	f004 fdc3 	bl	801b210 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 801668a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801668e:	4618      	mov	r0, r3
 8016690:	375c      	adds	r7, #92	; 0x5c
 8016692:	46bd      	mov	sp, r7
 8016694:	bd90      	pop	{r4, r7, pc}
 8016696:	bf00      	nop
 8016698:	0801f640 	.word	0x0801f640
 801669c:	0801f9b4 	.word	0x0801f9b4
 80166a0:	0801f694 	.word	0x0801f694

080166a4 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 80166a4:	b590      	push	{r4, r7, lr}
 80166a6:	b08b      	sub	sp, #44	; 0x2c
 80166a8:	af02      	add	r7, sp, #8
 80166aa:	6078      	str	r0, [r7, #4]
 80166ac:	460b      	mov	r3, r1
 80166ae:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 80166b0:	2300      	movs	r3, #0
 80166b2:	61fb      	str	r3, [r7, #28]
 80166b4:	2300      	movs	r3, #0
 80166b6:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 80166b8:	2300      	movs	r3, #0
 80166ba:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 80166bc:	687b      	ldr	r3, [r7, #4]
 80166be:	2b00      	cmp	r3, #0
 80166c0:	d106      	bne.n	80166d0 <tcp_split_unsent_seg+0x2c>
 80166c2:	4b95      	ldr	r3, [pc, #596]	; (8016918 <tcp_split_unsent_seg+0x274>)
 80166c4:	f240 324b 	movw	r2, #843	; 0x34b
 80166c8:	4994      	ldr	r1, [pc, #592]	; (801691c <tcp_split_unsent_seg+0x278>)
 80166ca:	4895      	ldr	r0, [pc, #596]	; (8016920 <tcp_split_unsent_seg+0x27c>)
 80166cc:	f004 fda0 	bl	801b210 <iprintf>

  useg = pcb->unsent;
 80166d0:	687b      	ldr	r3, [r7, #4]
 80166d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80166d4:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 80166d6:	697b      	ldr	r3, [r7, #20]
 80166d8:	2b00      	cmp	r3, #0
 80166da:	d102      	bne.n	80166e2 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 80166dc:	f04f 33ff 	mov.w	r3, #4294967295
 80166e0:	e116      	b.n	8016910 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 80166e2:	887b      	ldrh	r3, [r7, #2]
 80166e4:	2b00      	cmp	r3, #0
 80166e6:	d109      	bne.n	80166fc <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 80166e8:	4b8b      	ldr	r3, [pc, #556]	; (8016918 <tcp_split_unsent_seg+0x274>)
 80166ea:	f240 3253 	movw	r2, #851	; 0x353
 80166ee:	498d      	ldr	r1, [pc, #564]	; (8016924 <tcp_split_unsent_seg+0x280>)
 80166f0:	488b      	ldr	r0, [pc, #556]	; (8016920 <tcp_split_unsent_seg+0x27c>)
 80166f2:	f004 fd8d 	bl	801b210 <iprintf>
    return ERR_VAL;
 80166f6:	f06f 0305 	mvn.w	r3, #5
 80166fa:	e109      	b.n	8016910 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 80166fc:	697b      	ldr	r3, [r7, #20]
 80166fe:	891b      	ldrh	r3, [r3, #8]
 8016700:	887a      	ldrh	r2, [r7, #2]
 8016702:	429a      	cmp	r2, r3
 8016704:	d301      	bcc.n	801670a <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8016706:	2300      	movs	r3, #0
 8016708:	e102      	b.n	8016910 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801670a:	687b      	ldr	r3, [r7, #4]
 801670c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801670e:	887a      	ldrh	r2, [r7, #2]
 8016710:	429a      	cmp	r2, r3
 8016712:	d906      	bls.n	8016722 <tcp_split_unsent_seg+0x7e>
 8016714:	4b80      	ldr	r3, [pc, #512]	; (8016918 <tcp_split_unsent_seg+0x274>)
 8016716:	f240 325b 	movw	r2, #859	; 0x35b
 801671a:	4983      	ldr	r1, [pc, #524]	; (8016928 <tcp_split_unsent_seg+0x284>)
 801671c:	4880      	ldr	r0, [pc, #512]	; (8016920 <tcp_split_unsent_seg+0x27c>)
 801671e:	f004 fd77 	bl	801b210 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8016722:	697b      	ldr	r3, [r7, #20]
 8016724:	891b      	ldrh	r3, [r3, #8]
 8016726:	2b00      	cmp	r3, #0
 8016728:	d106      	bne.n	8016738 <tcp_split_unsent_seg+0x94>
 801672a:	4b7b      	ldr	r3, [pc, #492]	; (8016918 <tcp_split_unsent_seg+0x274>)
 801672c:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8016730:	497e      	ldr	r1, [pc, #504]	; (801692c <tcp_split_unsent_seg+0x288>)
 8016732:	487b      	ldr	r0, [pc, #492]	; (8016920 <tcp_split_unsent_seg+0x27c>)
 8016734:	f004 fd6c 	bl	801b210 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8016738:	697b      	ldr	r3, [r7, #20]
 801673a:	7a9b      	ldrb	r3, [r3, #10]
 801673c:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801673e:	7bfb      	ldrb	r3, [r7, #15]
 8016740:	009b      	lsls	r3, r3, #2
 8016742:	b2db      	uxtb	r3, r3
 8016744:	f003 0304 	and.w	r3, r3, #4
 8016748:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 801674a:	697b      	ldr	r3, [r7, #20]
 801674c:	891a      	ldrh	r2, [r3, #8]
 801674e:	887b      	ldrh	r3, [r7, #2]
 8016750:	1ad3      	subs	r3, r2, r3
 8016752:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8016754:	7bbb      	ldrb	r3, [r7, #14]
 8016756:	b29a      	uxth	r2, r3
 8016758:	89bb      	ldrh	r3, [r7, #12]
 801675a:	4413      	add	r3, r2
 801675c:	b29b      	uxth	r3, r3
 801675e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016762:	4619      	mov	r1, r3
 8016764:	2036      	movs	r0, #54	; 0x36
 8016766:	f7fa fbcf 	bl	8010f08 <pbuf_alloc>
 801676a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801676c:	693b      	ldr	r3, [r7, #16]
 801676e:	2b00      	cmp	r3, #0
 8016770:	f000 80b7 	beq.w	80168e2 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8016774:	697b      	ldr	r3, [r7, #20]
 8016776:	685b      	ldr	r3, [r3, #4]
 8016778:	891a      	ldrh	r2, [r3, #8]
 801677a:	697b      	ldr	r3, [r7, #20]
 801677c:	891b      	ldrh	r3, [r3, #8]
 801677e:	1ad3      	subs	r3, r2, r3
 8016780:	b29a      	uxth	r2, r3
 8016782:	887b      	ldrh	r3, [r7, #2]
 8016784:	4413      	add	r3, r2
 8016786:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8016788:	697b      	ldr	r3, [r7, #20]
 801678a:	6858      	ldr	r0, [r3, #4]
 801678c:	693b      	ldr	r3, [r7, #16]
 801678e:	685a      	ldr	r2, [r3, #4]
 8016790:	7bbb      	ldrb	r3, [r7, #14]
 8016792:	18d1      	adds	r1, r2, r3
 8016794:	897b      	ldrh	r3, [r7, #10]
 8016796:	89ba      	ldrh	r2, [r7, #12]
 8016798:	f7fb f884 	bl	80118a4 <pbuf_copy_partial>
 801679c:	4603      	mov	r3, r0
 801679e:	461a      	mov	r2, r3
 80167a0:	89bb      	ldrh	r3, [r7, #12]
 80167a2:	4293      	cmp	r3, r2
 80167a4:	f040 809f 	bne.w	80168e6 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 80167a8:	697b      	ldr	r3, [r7, #20]
 80167aa:	68db      	ldr	r3, [r3, #12]
 80167ac:	899b      	ldrh	r3, [r3, #12]
 80167ae:	b29b      	uxth	r3, r3
 80167b0:	4618      	mov	r0, r3
 80167b2:	f7f9 fa89 	bl	800fcc8 <lwip_htons>
 80167b6:	4603      	mov	r3, r0
 80167b8:	b2db      	uxtb	r3, r3
 80167ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80167be:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 80167c0:	2300      	movs	r3, #0
 80167c2:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 80167c4:	7efb      	ldrb	r3, [r7, #27]
 80167c6:	f003 0308 	and.w	r3, r3, #8
 80167ca:	2b00      	cmp	r3, #0
 80167cc:	d007      	beq.n	80167de <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 80167ce:	7efb      	ldrb	r3, [r7, #27]
 80167d0:	f023 0308 	bic.w	r3, r3, #8
 80167d4:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 80167d6:	7ebb      	ldrb	r3, [r7, #26]
 80167d8:	f043 0308 	orr.w	r3, r3, #8
 80167dc:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 80167de:	7efb      	ldrb	r3, [r7, #27]
 80167e0:	f003 0301 	and.w	r3, r3, #1
 80167e4:	2b00      	cmp	r3, #0
 80167e6:	d007      	beq.n	80167f8 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 80167e8:	7efb      	ldrb	r3, [r7, #27]
 80167ea:	f023 0301 	bic.w	r3, r3, #1
 80167ee:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 80167f0:	7ebb      	ldrb	r3, [r7, #26]
 80167f2:	f043 0301 	orr.w	r3, r3, #1
 80167f6:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 80167f8:	697b      	ldr	r3, [r7, #20]
 80167fa:	68db      	ldr	r3, [r3, #12]
 80167fc:	685b      	ldr	r3, [r3, #4]
 80167fe:	4618      	mov	r0, r3
 8016800:	f7f9 fa77 	bl	800fcf2 <lwip_htonl>
 8016804:	4602      	mov	r2, r0
 8016806:	887b      	ldrh	r3, [r7, #2]
 8016808:	18d1      	adds	r1, r2, r3
 801680a:	7eba      	ldrb	r2, [r7, #26]
 801680c:	7bfb      	ldrb	r3, [r7, #15]
 801680e:	9300      	str	r3, [sp, #0]
 8016810:	460b      	mov	r3, r1
 8016812:	6939      	ldr	r1, [r7, #16]
 8016814:	6878      	ldr	r0, [r7, #4]
 8016816:	f7ff fa4f 	bl	8015cb8 <tcp_create_segment>
 801681a:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 801681c:	69fb      	ldr	r3, [r7, #28]
 801681e:	2b00      	cmp	r3, #0
 8016820:	d063      	beq.n	80168ea <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8016822:	697b      	ldr	r3, [r7, #20]
 8016824:	685b      	ldr	r3, [r3, #4]
 8016826:	4618      	mov	r0, r3
 8016828:	f7fa feda 	bl	80115e0 <pbuf_clen>
 801682c:	4603      	mov	r3, r0
 801682e:	461a      	mov	r2, r3
 8016830:	687b      	ldr	r3, [r7, #4]
 8016832:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016836:	1a9b      	subs	r3, r3, r2
 8016838:	b29a      	uxth	r2, r3
 801683a:	687b      	ldr	r3, [r7, #4]
 801683c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8016840:	697b      	ldr	r3, [r7, #20]
 8016842:	6858      	ldr	r0, [r3, #4]
 8016844:	697b      	ldr	r3, [r7, #20]
 8016846:	685b      	ldr	r3, [r3, #4]
 8016848:	891a      	ldrh	r2, [r3, #8]
 801684a:	89bb      	ldrh	r3, [r7, #12]
 801684c:	1ad3      	subs	r3, r2, r3
 801684e:	b29b      	uxth	r3, r3
 8016850:	4619      	mov	r1, r3
 8016852:	f7fa fcb9 	bl	80111c8 <pbuf_realloc>
  useg->len -= remainder;
 8016856:	697b      	ldr	r3, [r7, #20]
 8016858:	891a      	ldrh	r2, [r3, #8]
 801685a:	89bb      	ldrh	r3, [r7, #12]
 801685c:	1ad3      	subs	r3, r2, r3
 801685e:	b29a      	uxth	r2, r3
 8016860:	697b      	ldr	r3, [r7, #20]
 8016862:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8016864:	697b      	ldr	r3, [r7, #20]
 8016866:	68db      	ldr	r3, [r3, #12]
 8016868:	899b      	ldrh	r3, [r3, #12]
 801686a:	b29c      	uxth	r4, r3
 801686c:	7efb      	ldrb	r3, [r7, #27]
 801686e:	b29b      	uxth	r3, r3
 8016870:	4618      	mov	r0, r3
 8016872:	f7f9 fa29 	bl	800fcc8 <lwip_htons>
 8016876:	4603      	mov	r3, r0
 8016878:	461a      	mov	r2, r3
 801687a:	697b      	ldr	r3, [r7, #20]
 801687c:	68db      	ldr	r3, [r3, #12]
 801687e:	4322      	orrs	r2, r4
 8016880:	b292      	uxth	r2, r2
 8016882:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8016884:	697b      	ldr	r3, [r7, #20]
 8016886:	685b      	ldr	r3, [r3, #4]
 8016888:	4618      	mov	r0, r3
 801688a:	f7fa fea9 	bl	80115e0 <pbuf_clen>
 801688e:	4603      	mov	r3, r0
 8016890:	461a      	mov	r2, r3
 8016892:	687b      	ldr	r3, [r7, #4]
 8016894:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016898:	4413      	add	r3, r2
 801689a:	b29a      	uxth	r2, r3
 801689c:	687b      	ldr	r3, [r7, #4]
 801689e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80168a2:	69fb      	ldr	r3, [r7, #28]
 80168a4:	685b      	ldr	r3, [r3, #4]
 80168a6:	4618      	mov	r0, r3
 80168a8:	f7fa fe9a 	bl	80115e0 <pbuf_clen>
 80168ac:	4603      	mov	r3, r0
 80168ae:	461a      	mov	r2, r3
 80168b0:	687b      	ldr	r3, [r7, #4]
 80168b2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80168b6:	4413      	add	r3, r2
 80168b8:	b29a      	uxth	r2, r3
 80168ba:	687b      	ldr	r3, [r7, #4]
 80168bc:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 80168c0:	697b      	ldr	r3, [r7, #20]
 80168c2:	681a      	ldr	r2, [r3, #0]
 80168c4:	69fb      	ldr	r3, [r7, #28]
 80168c6:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 80168c8:	697b      	ldr	r3, [r7, #20]
 80168ca:	69fa      	ldr	r2, [r7, #28]
 80168cc:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 80168ce:	69fb      	ldr	r3, [r7, #28]
 80168d0:	681b      	ldr	r3, [r3, #0]
 80168d2:	2b00      	cmp	r3, #0
 80168d4:	d103      	bne.n	80168de <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 80168d6:	687b      	ldr	r3, [r7, #4]
 80168d8:	2200      	movs	r2, #0
 80168da:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 80168de:	2300      	movs	r3, #0
 80168e0:	e016      	b.n	8016910 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 80168e2:	bf00      	nop
 80168e4:	e002      	b.n	80168ec <tcp_split_unsent_seg+0x248>
    goto memerr;
 80168e6:	bf00      	nop
 80168e8:	e000      	b.n	80168ec <tcp_split_unsent_seg+0x248>
    goto memerr;
 80168ea:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 80168ec:	69fb      	ldr	r3, [r7, #28]
 80168ee:	2b00      	cmp	r3, #0
 80168f0:	d006      	beq.n	8016900 <tcp_split_unsent_seg+0x25c>
 80168f2:	4b09      	ldr	r3, [pc, #36]	; (8016918 <tcp_split_unsent_seg+0x274>)
 80168f4:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 80168f8:	490d      	ldr	r1, [pc, #52]	; (8016930 <tcp_split_unsent_seg+0x28c>)
 80168fa:	4809      	ldr	r0, [pc, #36]	; (8016920 <tcp_split_unsent_seg+0x27c>)
 80168fc:	f004 fc88 	bl	801b210 <iprintf>
  if (p != NULL) {
 8016900:	693b      	ldr	r3, [r7, #16]
 8016902:	2b00      	cmp	r3, #0
 8016904:	d002      	beq.n	801690c <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8016906:	6938      	ldr	r0, [r7, #16]
 8016908:	f7fa fde2 	bl	80114d0 <pbuf_free>
  }

  return ERR_MEM;
 801690c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8016910:	4618      	mov	r0, r3
 8016912:	3724      	adds	r7, #36	; 0x24
 8016914:	46bd      	mov	sp, r7
 8016916:	bd90      	pop	{r4, r7, pc}
 8016918:	0801f640 	.word	0x0801f640
 801691c:	0801f9d4 	.word	0x0801f9d4
 8016920:	0801f694 	.word	0x0801f694
 8016924:	0801f9f8 	.word	0x0801f9f8
 8016928:	0801fa1c 	.word	0x0801fa1c
 801692c:	0801fa2c 	.word	0x0801fa2c
 8016930:	0801fa3c 	.word	0x0801fa3c

08016934 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8016934:	b590      	push	{r4, r7, lr}
 8016936:	b085      	sub	sp, #20
 8016938:	af00      	add	r7, sp, #0
 801693a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801693c:	687b      	ldr	r3, [r7, #4]
 801693e:	2b00      	cmp	r3, #0
 8016940:	d106      	bne.n	8016950 <tcp_send_fin+0x1c>
 8016942:	4b21      	ldr	r3, [pc, #132]	; (80169c8 <tcp_send_fin+0x94>)
 8016944:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8016948:	4920      	ldr	r1, [pc, #128]	; (80169cc <tcp_send_fin+0x98>)
 801694a:	4821      	ldr	r0, [pc, #132]	; (80169d0 <tcp_send_fin+0x9c>)
 801694c:	f004 fc60 	bl	801b210 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8016950:	687b      	ldr	r3, [r7, #4]
 8016952:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016954:	2b00      	cmp	r3, #0
 8016956:	d02e      	beq.n	80169b6 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8016958:	687b      	ldr	r3, [r7, #4]
 801695a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801695c:	60fb      	str	r3, [r7, #12]
 801695e:	e002      	b.n	8016966 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8016960:	68fb      	ldr	r3, [r7, #12]
 8016962:	681b      	ldr	r3, [r3, #0]
 8016964:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8016966:	68fb      	ldr	r3, [r7, #12]
 8016968:	681b      	ldr	r3, [r3, #0]
 801696a:	2b00      	cmp	r3, #0
 801696c:	d1f8      	bne.n	8016960 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801696e:	68fb      	ldr	r3, [r7, #12]
 8016970:	68db      	ldr	r3, [r3, #12]
 8016972:	899b      	ldrh	r3, [r3, #12]
 8016974:	b29b      	uxth	r3, r3
 8016976:	4618      	mov	r0, r3
 8016978:	f7f9 f9a6 	bl	800fcc8 <lwip_htons>
 801697c:	4603      	mov	r3, r0
 801697e:	b2db      	uxtb	r3, r3
 8016980:	f003 0307 	and.w	r3, r3, #7
 8016984:	2b00      	cmp	r3, #0
 8016986:	d116      	bne.n	80169b6 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8016988:	68fb      	ldr	r3, [r7, #12]
 801698a:	68db      	ldr	r3, [r3, #12]
 801698c:	899b      	ldrh	r3, [r3, #12]
 801698e:	b29c      	uxth	r4, r3
 8016990:	2001      	movs	r0, #1
 8016992:	f7f9 f999 	bl	800fcc8 <lwip_htons>
 8016996:	4603      	mov	r3, r0
 8016998:	461a      	mov	r2, r3
 801699a:	68fb      	ldr	r3, [r7, #12]
 801699c:	68db      	ldr	r3, [r3, #12]
 801699e:	4322      	orrs	r2, r4
 80169a0:	b292      	uxth	r2, r2
 80169a2:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 80169a4:	687b      	ldr	r3, [r7, #4]
 80169a6:	8b5b      	ldrh	r3, [r3, #26]
 80169a8:	f043 0320 	orr.w	r3, r3, #32
 80169ac:	b29a      	uxth	r2, r3
 80169ae:	687b      	ldr	r3, [r7, #4]
 80169b0:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 80169b2:	2300      	movs	r3, #0
 80169b4:	e004      	b.n	80169c0 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 80169b6:	2101      	movs	r1, #1
 80169b8:	6878      	ldr	r0, [r7, #4]
 80169ba:	f000 f80b 	bl	80169d4 <tcp_enqueue_flags>
 80169be:	4603      	mov	r3, r0
}
 80169c0:	4618      	mov	r0, r3
 80169c2:	3714      	adds	r7, #20
 80169c4:	46bd      	mov	sp, r7
 80169c6:	bd90      	pop	{r4, r7, pc}
 80169c8:	0801f640 	.word	0x0801f640
 80169cc:	0801fa48 	.word	0x0801fa48
 80169d0:	0801f694 	.word	0x0801f694

080169d4 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 80169d4:	b580      	push	{r7, lr}
 80169d6:	b08a      	sub	sp, #40	; 0x28
 80169d8:	af02      	add	r7, sp, #8
 80169da:	6078      	str	r0, [r7, #4]
 80169dc:	460b      	mov	r3, r1
 80169de:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 80169e0:	2300      	movs	r3, #0
 80169e2:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 80169e4:	2300      	movs	r3, #0
 80169e6:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 80169e8:	78fb      	ldrb	r3, [r7, #3]
 80169ea:	f003 0303 	and.w	r3, r3, #3
 80169ee:	2b00      	cmp	r3, #0
 80169f0:	d106      	bne.n	8016a00 <tcp_enqueue_flags+0x2c>
 80169f2:	4b67      	ldr	r3, [pc, #412]	; (8016b90 <tcp_enqueue_flags+0x1bc>)
 80169f4:	f240 4211 	movw	r2, #1041	; 0x411
 80169f8:	4966      	ldr	r1, [pc, #408]	; (8016b94 <tcp_enqueue_flags+0x1c0>)
 80169fa:	4867      	ldr	r0, [pc, #412]	; (8016b98 <tcp_enqueue_flags+0x1c4>)
 80169fc:	f004 fc08 	bl	801b210 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8016a00:	687b      	ldr	r3, [r7, #4]
 8016a02:	2b00      	cmp	r3, #0
 8016a04:	d106      	bne.n	8016a14 <tcp_enqueue_flags+0x40>
 8016a06:	4b62      	ldr	r3, [pc, #392]	; (8016b90 <tcp_enqueue_flags+0x1bc>)
 8016a08:	f240 4213 	movw	r2, #1043	; 0x413
 8016a0c:	4963      	ldr	r1, [pc, #396]	; (8016b9c <tcp_enqueue_flags+0x1c8>)
 8016a0e:	4862      	ldr	r0, [pc, #392]	; (8016b98 <tcp_enqueue_flags+0x1c4>)
 8016a10:	f004 fbfe 	bl	801b210 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8016a14:	78fb      	ldrb	r3, [r7, #3]
 8016a16:	f003 0302 	and.w	r3, r3, #2
 8016a1a:	2b00      	cmp	r3, #0
 8016a1c:	d001      	beq.n	8016a22 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8016a1e:	2301      	movs	r3, #1
 8016a20:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8016a22:	7ffb      	ldrb	r3, [r7, #31]
 8016a24:	009b      	lsls	r3, r3, #2
 8016a26:	b2db      	uxtb	r3, r3
 8016a28:	f003 0304 	and.w	r3, r3, #4
 8016a2c:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8016a2e:	7dfb      	ldrb	r3, [r7, #23]
 8016a30:	b29b      	uxth	r3, r3
 8016a32:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016a36:	4619      	mov	r1, r3
 8016a38:	2036      	movs	r0, #54	; 0x36
 8016a3a:	f7fa fa65 	bl	8010f08 <pbuf_alloc>
 8016a3e:	6138      	str	r0, [r7, #16]
 8016a40:	693b      	ldr	r3, [r7, #16]
 8016a42:	2b00      	cmp	r3, #0
 8016a44:	d109      	bne.n	8016a5a <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016a46:	687b      	ldr	r3, [r7, #4]
 8016a48:	8b5b      	ldrh	r3, [r3, #26]
 8016a4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016a4e:	b29a      	uxth	r2, r3
 8016a50:	687b      	ldr	r3, [r7, #4]
 8016a52:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8016a54:	f04f 33ff 	mov.w	r3, #4294967295
 8016a58:	e095      	b.n	8016b86 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8016a5a:	693b      	ldr	r3, [r7, #16]
 8016a5c:	895a      	ldrh	r2, [r3, #10]
 8016a5e:	7dfb      	ldrb	r3, [r7, #23]
 8016a60:	b29b      	uxth	r3, r3
 8016a62:	429a      	cmp	r2, r3
 8016a64:	d206      	bcs.n	8016a74 <tcp_enqueue_flags+0xa0>
 8016a66:	4b4a      	ldr	r3, [pc, #296]	; (8016b90 <tcp_enqueue_flags+0x1bc>)
 8016a68:	f240 4239 	movw	r2, #1081	; 0x439
 8016a6c:	494c      	ldr	r1, [pc, #304]	; (8016ba0 <tcp_enqueue_flags+0x1cc>)
 8016a6e:	484a      	ldr	r0, [pc, #296]	; (8016b98 <tcp_enqueue_flags+0x1c4>)
 8016a70:	f004 fbce 	bl	801b210 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8016a74:	687b      	ldr	r3, [r7, #4]
 8016a76:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8016a78:	78fa      	ldrb	r2, [r7, #3]
 8016a7a:	7ffb      	ldrb	r3, [r7, #31]
 8016a7c:	9300      	str	r3, [sp, #0]
 8016a7e:	460b      	mov	r3, r1
 8016a80:	6939      	ldr	r1, [r7, #16]
 8016a82:	6878      	ldr	r0, [r7, #4]
 8016a84:	f7ff f918 	bl	8015cb8 <tcp_create_segment>
 8016a88:	60f8      	str	r0, [r7, #12]
 8016a8a:	68fb      	ldr	r3, [r7, #12]
 8016a8c:	2b00      	cmp	r3, #0
 8016a8e:	d109      	bne.n	8016aa4 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016a90:	687b      	ldr	r3, [r7, #4]
 8016a92:	8b5b      	ldrh	r3, [r3, #26]
 8016a94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016a98:	b29a      	uxth	r2, r3
 8016a9a:	687b      	ldr	r3, [r7, #4]
 8016a9c:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8016a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8016aa2:	e070      	b.n	8016b86 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8016aa4:	68fb      	ldr	r3, [r7, #12]
 8016aa6:	68db      	ldr	r3, [r3, #12]
 8016aa8:	f003 0303 	and.w	r3, r3, #3
 8016aac:	2b00      	cmp	r3, #0
 8016aae:	d006      	beq.n	8016abe <tcp_enqueue_flags+0xea>
 8016ab0:	4b37      	ldr	r3, [pc, #220]	; (8016b90 <tcp_enqueue_flags+0x1bc>)
 8016ab2:	f240 4242 	movw	r2, #1090	; 0x442
 8016ab6:	493b      	ldr	r1, [pc, #236]	; (8016ba4 <tcp_enqueue_flags+0x1d0>)
 8016ab8:	4837      	ldr	r0, [pc, #220]	; (8016b98 <tcp_enqueue_flags+0x1c4>)
 8016aba:	f004 fba9 	bl	801b210 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8016abe:	68fb      	ldr	r3, [r7, #12]
 8016ac0:	891b      	ldrh	r3, [r3, #8]
 8016ac2:	2b00      	cmp	r3, #0
 8016ac4:	d006      	beq.n	8016ad4 <tcp_enqueue_flags+0x100>
 8016ac6:	4b32      	ldr	r3, [pc, #200]	; (8016b90 <tcp_enqueue_flags+0x1bc>)
 8016ac8:	f240 4243 	movw	r2, #1091	; 0x443
 8016acc:	4936      	ldr	r1, [pc, #216]	; (8016ba8 <tcp_enqueue_flags+0x1d4>)
 8016ace:	4832      	ldr	r0, [pc, #200]	; (8016b98 <tcp_enqueue_flags+0x1c4>)
 8016ad0:	f004 fb9e 	bl	801b210 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8016ad4:	687b      	ldr	r3, [r7, #4]
 8016ad6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016ad8:	2b00      	cmp	r3, #0
 8016ada:	d103      	bne.n	8016ae4 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8016adc:	687b      	ldr	r3, [r7, #4]
 8016ade:	68fa      	ldr	r2, [r7, #12]
 8016ae0:	66da      	str	r2, [r3, #108]	; 0x6c
 8016ae2:	e00d      	b.n	8016b00 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8016ae4:	687b      	ldr	r3, [r7, #4]
 8016ae6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016ae8:	61bb      	str	r3, [r7, #24]
 8016aea:	e002      	b.n	8016af2 <tcp_enqueue_flags+0x11e>
 8016aec:	69bb      	ldr	r3, [r7, #24]
 8016aee:	681b      	ldr	r3, [r3, #0]
 8016af0:	61bb      	str	r3, [r7, #24]
 8016af2:	69bb      	ldr	r3, [r7, #24]
 8016af4:	681b      	ldr	r3, [r3, #0]
 8016af6:	2b00      	cmp	r3, #0
 8016af8:	d1f8      	bne.n	8016aec <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8016afa:	69bb      	ldr	r3, [r7, #24]
 8016afc:	68fa      	ldr	r2, [r7, #12]
 8016afe:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8016b00:	687b      	ldr	r3, [r7, #4]
 8016b02:	2200      	movs	r2, #0
 8016b04:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8016b08:	78fb      	ldrb	r3, [r7, #3]
 8016b0a:	f003 0302 	and.w	r3, r3, #2
 8016b0e:	2b00      	cmp	r3, #0
 8016b10:	d104      	bne.n	8016b1c <tcp_enqueue_flags+0x148>
 8016b12:	78fb      	ldrb	r3, [r7, #3]
 8016b14:	f003 0301 	and.w	r3, r3, #1
 8016b18:	2b00      	cmp	r3, #0
 8016b1a:	d004      	beq.n	8016b26 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8016b1c:	687b      	ldr	r3, [r7, #4]
 8016b1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8016b20:	1c5a      	adds	r2, r3, #1
 8016b22:	687b      	ldr	r3, [r7, #4]
 8016b24:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8016b26:	78fb      	ldrb	r3, [r7, #3]
 8016b28:	f003 0301 	and.w	r3, r3, #1
 8016b2c:	2b00      	cmp	r3, #0
 8016b2e:	d006      	beq.n	8016b3e <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8016b30:	687b      	ldr	r3, [r7, #4]
 8016b32:	8b5b      	ldrh	r3, [r3, #26]
 8016b34:	f043 0320 	orr.w	r3, r3, #32
 8016b38:	b29a      	uxth	r2, r3
 8016b3a:	687b      	ldr	r3, [r7, #4]
 8016b3c:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8016b3e:	68fb      	ldr	r3, [r7, #12]
 8016b40:	685b      	ldr	r3, [r3, #4]
 8016b42:	4618      	mov	r0, r3
 8016b44:	f7fa fd4c 	bl	80115e0 <pbuf_clen>
 8016b48:	4603      	mov	r3, r0
 8016b4a:	461a      	mov	r2, r3
 8016b4c:	687b      	ldr	r3, [r7, #4]
 8016b4e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016b52:	4413      	add	r3, r2
 8016b54:	b29a      	uxth	r2, r3
 8016b56:	687b      	ldr	r3, [r7, #4]
 8016b58:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8016b5c:	687b      	ldr	r3, [r7, #4]
 8016b5e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016b62:	2b00      	cmp	r3, #0
 8016b64:	d00e      	beq.n	8016b84 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8016b66:	687b      	ldr	r3, [r7, #4]
 8016b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016b6a:	2b00      	cmp	r3, #0
 8016b6c:	d10a      	bne.n	8016b84 <tcp_enqueue_flags+0x1b0>
 8016b6e:	687b      	ldr	r3, [r7, #4]
 8016b70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016b72:	2b00      	cmp	r3, #0
 8016b74:	d106      	bne.n	8016b84 <tcp_enqueue_flags+0x1b0>
 8016b76:	4b06      	ldr	r3, [pc, #24]	; (8016b90 <tcp_enqueue_flags+0x1bc>)
 8016b78:	f240 4265 	movw	r2, #1125	; 0x465
 8016b7c:	490b      	ldr	r1, [pc, #44]	; (8016bac <tcp_enqueue_flags+0x1d8>)
 8016b7e:	4806      	ldr	r0, [pc, #24]	; (8016b98 <tcp_enqueue_flags+0x1c4>)
 8016b80:	f004 fb46 	bl	801b210 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8016b84:	2300      	movs	r3, #0
}
 8016b86:	4618      	mov	r0, r3
 8016b88:	3720      	adds	r7, #32
 8016b8a:	46bd      	mov	sp, r7
 8016b8c:	bd80      	pop	{r7, pc}
 8016b8e:	bf00      	nop
 8016b90:	0801f640 	.word	0x0801f640
 8016b94:	0801fa64 	.word	0x0801fa64
 8016b98:	0801f694 	.word	0x0801f694
 8016b9c:	0801fabc 	.word	0x0801fabc
 8016ba0:	0801fadc 	.word	0x0801fadc
 8016ba4:	0801fb18 	.word	0x0801fb18
 8016ba8:	0801fb30 	.word	0x0801fb30
 8016bac:	0801fb5c 	.word	0x0801fb5c

08016bb0 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8016bb0:	b5b0      	push	{r4, r5, r7, lr}
 8016bb2:	b08a      	sub	sp, #40	; 0x28
 8016bb4:	af00      	add	r7, sp, #0
 8016bb6:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8016bb8:	687b      	ldr	r3, [r7, #4]
 8016bba:	2b00      	cmp	r3, #0
 8016bbc:	d106      	bne.n	8016bcc <tcp_output+0x1c>
 8016bbe:	4b8a      	ldr	r3, [pc, #552]	; (8016de8 <tcp_output+0x238>)
 8016bc0:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8016bc4:	4989      	ldr	r1, [pc, #548]	; (8016dec <tcp_output+0x23c>)
 8016bc6:	488a      	ldr	r0, [pc, #552]	; (8016df0 <tcp_output+0x240>)
 8016bc8:	f004 fb22 	bl	801b210 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8016bcc:	687b      	ldr	r3, [r7, #4]
 8016bce:	7d1b      	ldrb	r3, [r3, #20]
 8016bd0:	2b01      	cmp	r3, #1
 8016bd2:	d106      	bne.n	8016be2 <tcp_output+0x32>
 8016bd4:	4b84      	ldr	r3, [pc, #528]	; (8016de8 <tcp_output+0x238>)
 8016bd6:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8016bda:	4986      	ldr	r1, [pc, #536]	; (8016df4 <tcp_output+0x244>)
 8016bdc:	4884      	ldr	r0, [pc, #528]	; (8016df0 <tcp_output+0x240>)
 8016bde:	f004 fb17 	bl	801b210 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8016be2:	4b85      	ldr	r3, [pc, #532]	; (8016df8 <tcp_output+0x248>)
 8016be4:	681b      	ldr	r3, [r3, #0]
 8016be6:	687a      	ldr	r2, [r7, #4]
 8016be8:	429a      	cmp	r2, r3
 8016bea:	d101      	bne.n	8016bf0 <tcp_output+0x40>
    return ERR_OK;
 8016bec:	2300      	movs	r3, #0
 8016bee:	e1ce      	b.n	8016f8e <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8016bf0:	687b      	ldr	r3, [r7, #4]
 8016bf2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8016bf6:	687b      	ldr	r3, [r7, #4]
 8016bf8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016bfc:	4293      	cmp	r3, r2
 8016bfe:	bf28      	it	cs
 8016c00:	4613      	movcs	r3, r2
 8016c02:	b29b      	uxth	r3, r3
 8016c04:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8016c06:	687b      	ldr	r3, [r7, #4]
 8016c08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016c0a:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8016c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c0e:	2b00      	cmp	r3, #0
 8016c10:	d10b      	bne.n	8016c2a <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8016c12:	687b      	ldr	r3, [r7, #4]
 8016c14:	8b5b      	ldrh	r3, [r3, #26]
 8016c16:	f003 0302 	and.w	r3, r3, #2
 8016c1a:	2b00      	cmp	r3, #0
 8016c1c:	f000 81aa 	beq.w	8016f74 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8016c20:	6878      	ldr	r0, [r7, #4]
 8016c22:	f000 fdcb 	bl	80177bc <tcp_send_empty_ack>
 8016c26:	4603      	mov	r3, r0
 8016c28:	e1b1      	b.n	8016f8e <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8016c2a:	6879      	ldr	r1, [r7, #4]
 8016c2c:	687b      	ldr	r3, [r7, #4]
 8016c2e:	3304      	adds	r3, #4
 8016c30:	461a      	mov	r2, r3
 8016c32:	6878      	ldr	r0, [r7, #4]
 8016c34:	f7ff f824 	bl	8015c80 <tcp_route>
 8016c38:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8016c3a:	697b      	ldr	r3, [r7, #20]
 8016c3c:	2b00      	cmp	r3, #0
 8016c3e:	d102      	bne.n	8016c46 <tcp_output+0x96>
    return ERR_RTE;
 8016c40:	f06f 0303 	mvn.w	r3, #3
 8016c44:	e1a3      	b.n	8016f8e <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8016c46:	687b      	ldr	r3, [r7, #4]
 8016c48:	2b00      	cmp	r3, #0
 8016c4a:	d003      	beq.n	8016c54 <tcp_output+0xa4>
 8016c4c:	687b      	ldr	r3, [r7, #4]
 8016c4e:	681b      	ldr	r3, [r3, #0]
 8016c50:	2b00      	cmp	r3, #0
 8016c52:	d111      	bne.n	8016c78 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8016c54:	697b      	ldr	r3, [r7, #20]
 8016c56:	2b00      	cmp	r3, #0
 8016c58:	d002      	beq.n	8016c60 <tcp_output+0xb0>
 8016c5a:	697b      	ldr	r3, [r7, #20]
 8016c5c:	3304      	adds	r3, #4
 8016c5e:	e000      	b.n	8016c62 <tcp_output+0xb2>
 8016c60:	2300      	movs	r3, #0
 8016c62:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8016c64:	693b      	ldr	r3, [r7, #16]
 8016c66:	2b00      	cmp	r3, #0
 8016c68:	d102      	bne.n	8016c70 <tcp_output+0xc0>
      return ERR_RTE;
 8016c6a:	f06f 0303 	mvn.w	r3, #3
 8016c6e:	e18e      	b.n	8016f8e <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8016c70:	693b      	ldr	r3, [r7, #16]
 8016c72:	681a      	ldr	r2, [r3, #0]
 8016c74:	687b      	ldr	r3, [r7, #4]
 8016c76:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8016c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c7a:	68db      	ldr	r3, [r3, #12]
 8016c7c:	685b      	ldr	r3, [r3, #4]
 8016c7e:	4618      	mov	r0, r3
 8016c80:	f7f9 f837 	bl	800fcf2 <lwip_htonl>
 8016c84:	4602      	mov	r2, r0
 8016c86:	687b      	ldr	r3, [r7, #4]
 8016c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016c8a:	1ad3      	subs	r3, r2, r3
 8016c8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016c8e:	8912      	ldrh	r2, [r2, #8]
 8016c90:	4413      	add	r3, r2
 8016c92:	69ba      	ldr	r2, [r7, #24]
 8016c94:	429a      	cmp	r2, r3
 8016c96:	d227      	bcs.n	8016ce8 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8016c98:	687b      	ldr	r3, [r7, #4]
 8016c9a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016c9e:	461a      	mov	r2, r3
 8016ca0:	69bb      	ldr	r3, [r7, #24]
 8016ca2:	4293      	cmp	r3, r2
 8016ca4:	d114      	bne.n	8016cd0 <tcp_output+0x120>
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016caa:	2b00      	cmp	r3, #0
 8016cac:	d110      	bne.n	8016cd0 <tcp_output+0x120>
 8016cae:	687b      	ldr	r3, [r7, #4]
 8016cb0:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8016cb4:	2b00      	cmp	r3, #0
 8016cb6:	d10b      	bne.n	8016cd0 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8016cb8:	687b      	ldr	r3, [r7, #4]
 8016cba:	2200      	movs	r2, #0
 8016cbc:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8016cc0:	687b      	ldr	r3, [r7, #4]
 8016cc2:	2201      	movs	r2, #1
 8016cc4:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8016cc8:	687b      	ldr	r3, [r7, #4]
 8016cca:	2200      	movs	r2, #0
 8016ccc:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8016cd0:	687b      	ldr	r3, [r7, #4]
 8016cd2:	8b5b      	ldrh	r3, [r3, #26]
 8016cd4:	f003 0302 	and.w	r3, r3, #2
 8016cd8:	2b00      	cmp	r3, #0
 8016cda:	f000 814d 	beq.w	8016f78 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8016cde:	6878      	ldr	r0, [r7, #4]
 8016ce0:	f000 fd6c 	bl	80177bc <tcp_send_empty_ack>
 8016ce4:	4603      	mov	r3, r0
 8016ce6:	e152      	b.n	8016f8e <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8016ce8:	687b      	ldr	r3, [r7, #4]
 8016cea:	2200      	movs	r2, #0
 8016cec:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8016cf0:	687b      	ldr	r3, [r7, #4]
 8016cf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016cf4:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8016cf6:	6a3b      	ldr	r3, [r7, #32]
 8016cf8:	2b00      	cmp	r3, #0
 8016cfa:	f000 811c 	beq.w	8016f36 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8016cfe:	e002      	b.n	8016d06 <tcp_output+0x156>
 8016d00:	6a3b      	ldr	r3, [r7, #32]
 8016d02:	681b      	ldr	r3, [r3, #0]
 8016d04:	623b      	str	r3, [r7, #32]
 8016d06:	6a3b      	ldr	r3, [r7, #32]
 8016d08:	681b      	ldr	r3, [r3, #0]
 8016d0a:	2b00      	cmp	r3, #0
 8016d0c:	d1f8      	bne.n	8016d00 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8016d0e:	e112      	b.n	8016f36 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8016d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d12:	68db      	ldr	r3, [r3, #12]
 8016d14:	899b      	ldrh	r3, [r3, #12]
 8016d16:	b29b      	uxth	r3, r3
 8016d18:	4618      	mov	r0, r3
 8016d1a:	f7f8 ffd5 	bl	800fcc8 <lwip_htons>
 8016d1e:	4603      	mov	r3, r0
 8016d20:	b2db      	uxtb	r3, r3
 8016d22:	f003 0304 	and.w	r3, r3, #4
 8016d26:	2b00      	cmp	r3, #0
 8016d28:	d006      	beq.n	8016d38 <tcp_output+0x188>
 8016d2a:	4b2f      	ldr	r3, [pc, #188]	; (8016de8 <tcp_output+0x238>)
 8016d2c:	f240 5236 	movw	r2, #1334	; 0x536
 8016d30:	4932      	ldr	r1, [pc, #200]	; (8016dfc <tcp_output+0x24c>)
 8016d32:	482f      	ldr	r0, [pc, #188]	; (8016df0 <tcp_output+0x240>)
 8016d34:	f004 fa6c 	bl	801b210 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8016d38:	687b      	ldr	r3, [r7, #4]
 8016d3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016d3c:	2b00      	cmp	r3, #0
 8016d3e:	d01f      	beq.n	8016d80 <tcp_output+0x1d0>
 8016d40:	687b      	ldr	r3, [r7, #4]
 8016d42:	8b5b      	ldrh	r3, [r3, #26]
 8016d44:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8016d48:	2b00      	cmp	r3, #0
 8016d4a:	d119      	bne.n	8016d80 <tcp_output+0x1d0>
 8016d4c:	687b      	ldr	r3, [r7, #4]
 8016d4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016d50:	2b00      	cmp	r3, #0
 8016d52:	d00b      	beq.n	8016d6c <tcp_output+0x1bc>
 8016d54:	687b      	ldr	r3, [r7, #4]
 8016d56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016d58:	681b      	ldr	r3, [r3, #0]
 8016d5a:	2b00      	cmp	r3, #0
 8016d5c:	d110      	bne.n	8016d80 <tcp_output+0x1d0>
 8016d5e:	687b      	ldr	r3, [r7, #4]
 8016d60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016d62:	891a      	ldrh	r2, [r3, #8]
 8016d64:	687b      	ldr	r3, [r7, #4]
 8016d66:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016d68:	429a      	cmp	r2, r3
 8016d6a:	d209      	bcs.n	8016d80 <tcp_output+0x1d0>
 8016d6c:	687b      	ldr	r3, [r7, #4]
 8016d6e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8016d72:	2b00      	cmp	r3, #0
 8016d74:	d004      	beq.n	8016d80 <tcp_output+0x1d0>
 8016d76:	687b      	ldr	r3, [r7, #4]
 8016d78:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016d7c:	2b0f      	cmp	r3, #15
 8016d7e:	d901      	bls.n	8016d84 <tcp_output+0x1d4>
 8016d80:	2301      	movs	r3, #1
 8016d82:	e000      	b.n	8016d86 <tcp_output+0x1d6>
 8016d84:	2300      	movs	r3, #0
 8016d86:	2b00      	cmp	r3, #0
 8016d88:	d106      	bne.n	8016d98 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8016d8a:	687b      	ldr	r3, [r7, #4]
 8016d8c:	8b5b      	ldrh	r3, [r3, #26]
 8016d8e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8016d92:	2b00      	cmp	r3, #0
 8016d94:	f000 80e4 	beq.w	8016f60 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8016d98:	687b      	ldr	r3, [r7, #4]
 8016d9a:	7d1b      	ldrb	r3, [r3, #20]
 8016d9c:	2b02      	cmp	r3, #2
 8016d9e:	d00d      	beq.n	8016dbc <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8016da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016da2:	68db      	ldr	r3, [r3, #12]
 8016da4:	899b      	ldrh	r3, [r3, #12]
 8016da6:	b29c      	uxth	r4, r3
 8016da8:	2010      	movs	r0, #16
 8016daa:	f7f8 ff8d 	bl	800fcc8 <lwip_htons>
 8016dae:	4603      	mov	r3, r0
 8016db0:	461a      	mov	r2, r3
 8016db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016db4:	68db      	ldr	r3, [r3, #12]
 8016db6:	4322      	orrs	r2, r4
 8016db8:	b292      	uxth	r2, r2
 8016dba:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8016dbc:	697a      	ldr	r2, [r7, #20]
 8016dbe:	6879      	ldr	r1, [r7, #4]
 8016dc0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016dc2:	f000 f909 	bl	8016fd8 <tcp_output_segment>
 8016dc6:	4603      	mov	r3, r0
 8016dc8:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8016dca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016dce:	2b00      	cmp	r3, #0
 8016dd0:	d016      	beq.n	8016e00 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016dd2:	687b      	ldr	r3, [r7, #4]
 8016dd4:	8b5b      	ldrh	r3, [r3, #26]
 8016dd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016dda:	b29a      	uxth	r2, r3
 8016ddc:	687b      	ldr	r3, [r7, #4]
 8016dde:	835a      	strh	r2, [r3, #26]
      return err;
 8016de0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016de4:	e0d3      	b.n	8016f8e <tcp_output+0x3de>
 8016de6:	bf00      	nop
 8016de8:	0801f640 	.word	0x0801f640
 8016dec:	0801fb84 	.word	0x0801fb84
 8016df0:	0801f694 	.word	0x0801f694
 8016df4:	0801fb9c 	.word	0x0801fb9c
 8016df8:	200071f0 	.word	0x200071f0
 8016dfc:	0801fbc4 	.word	0x0801fbc4
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8016e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e02:	681a      	ldr	r2, [r3, #0]
 8016e04:	687b      	ldr	r3, [r7, #4]
 8016e06:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8016e08:	687b      	ldr	r3, [r7, #4]
 8016e0a:	7d1b      	ldrb	r3, [r3, #20]
 8016e0c:	2b02      	cmp	r3, #2
 8016e0e:	d006      	beq.n	8016e1e <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016e10:	687b      	ldr	r3, [r7, #4]
 8016e12:	8b5b      	ldrh	r3, [r3, #26]
 8016e14:	f023 0303 	bic.w	r3, r3, #3
 8016e18:	b29a      	uxth	r2, r3
 8016e1a:	687b      	ldr	r3, [r7, #4]
 8016e1c:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8016e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e20:	68db      	ldr	r3, [r3, #12]
 8016e22:	685b      	ldr	r3, [r3, #4]
 8016e24:	4618      	mov	r0, r3
 8016e26:	f7f8 ff64 	bl	800fcf2 <lwip_htonl>
 8016e2a:	4604      	mov	r4, r0
 8016e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e2e:	891b      	ldrh	r3, [r3, #8]
 8016e30:	461d      	mov	r5, r3
 8016e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e34:	68db      	ldr	r3, [r3, #12]
 8016e36:	899b      	ldrh	r3, [r3, #12]
 8016e38:	b29b      	uxth	r3, r3
 8016e3a:	4618      	mov	r0, r3
 8016e3c:	f7f8 ff44 	bl	800fcc8 <lwip_htons>
 8016e40:	4603      	mov	r3, r0
 8016e42:	b2db      	uxtb	r3, r3
 8016e44:	f003 0303 	and.w	r3, r3, #3
 8016e48:	2b00      	cmp	r3, #0
 8016e4a:	d001      	beq.n	8016e50 <tcp_output+0x2a0>
 8016e4c:	2301      	movs	r3, #1
 8016e4e:	e000      	b.n	8016e52 <tcp_output+0x2a2>
 8016e50:	2300      	movs	r3, #0
 8016e52:	442b      	add	r3, r5
 8016e54:	4423      	add	r3, r4
 8016e56:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016e58:	687b      	ldr	r3, [r7, #4]
 8016e5a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016e5c:	68bb      	ldr	r3, [r7, #8]
 8016e5e:	1ad3      	subs	r3, r2, r3
 8016e60:	2b00      	cmp	r3, #0
 8016e62:	da02      	bge.n	8016e6a <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8016e64:	687b      	ldr	r3, [r7, #4]
 8016e66:	68ba      	ldr	r2, [r7, #8]
 8016e68:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8016e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e6c:	891b      	ldrh	r3, [r3, #8]
 8016e6e:	461c      	mov	r4, r3
 8016e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e72:	68db      	ldr	r3, [r3, #12]
 8016e74:	899b      	ldrh	r3, [r3, #12]
 8016e76:	b29b      	uxth	r3, r3
 8016e78:	4618      	mov	r0, r3
 8016e7a:	f7f8 ff25 	bl	800fcc8 <lwip_htons>
 8016e7e:	4603      	mov	r3, r0
 8016e80:	b2db      	uxtb	r3, r3
 8016e82:	f003 0303 	and.w	r3, r3, #3
 8016e86:	2b00      	cmp	r3, #0
 8016e88:	d001      	beq.n	8016e8e <tcp_output+0x2de>
 8016e8a:	2301      	movs	r3, #1
 8016e8c:	e000      	b.n	8016e90 <tcp_output+0x2e0>
 8016e8e:	2300      	movs	r3, #0
 8016e90:	4423      	add	r3, r4
 8016e92:	2b00      	cmp	r3, #0
 8016e94:	d049      	beq.n	8016f2a <tcp_output+0x37a>
      seg->next = NULL;
 8016e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e98:	2200      	movs	r2, #0
 8016e9a:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8016e9c:	687b      	ldr	r3, [r7, #4]
 8016e9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016ea0:	2b00      	cmp	r3, #0
 8016ea2:	d105      	bne.n	8016eb0 <tcp_output+0x300>
        pcb->unacked = seg;
 8016ea4:	687b      	ldr	r3, [r7, #4]
 8016ea6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016ea8:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8016eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016eac:	623b      	str	r3, [r7, #32]
 8016eae:	e03f      	b.n	8016f30 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8016eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016eb2:	68db      	ldr	r3, [r3, #12]
 8016eb4:	685b      	ldr	r3, [r3, #4]
 8016eb6:	4618      	mov	r0, r3
 8016eb8:	f7f8 ff1b 	bl	800fcf2 <lwip_htonl>
 8016ebc:	4604      	mov	r4, r0
 8016ebe:	6a3b      	ldr	r3, [r7, #32]
 8016ec0:	68db      	ldr	r3, [r3, #12]
 8016ec2:	685b      	ldr	r3, [r3, #4]
 8016ec4:	4618      	mov	r0, r3
 8016ec6:	f7f8 ff14 	bl	800fcf2 <lwip_htonl>
 8016eca:	4603      	mov	r3, r0
 8016ecc:	1ae3      	subs	r3, r4, r3
 8016ece:	2b00      	cmp	r3, #0
 8016ed0:	da24      	bge.n	8016f1c <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8016ed2:	687b      	ldr	r3, [r7, #4]
 8016ed4:	3370      	adds	r3, #112	; 0x70
 8016ed6:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8016ed8:	e002      	b.n	8016ee0 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8016eda:	69fb      	ldr	r3, [r7, #28]
 8016edc:	681b      	ldr	r3, [r3, #0]
 8016ede:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8016ee0:	69fb      	ldr	r3, [r7, #28]
 8016ee2:	681b      	ldr	r3, [r3, #0]
 8016ee4:	2b00      	cmp	r3, #0
 8016ee6:	d011      	beq.n	8016f0c <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8016ee8:	69fb      	ldr	r3, [r7, #28]
 8016eea:	681b      	ldr	r3, [r3, #0]
 8016eec:	68db      	ldr	r3, [r3, #12]
 8016eee:	685b      	ldr	r3, [r3, #4]
 8016ef0:	4618      	mov	r0, r3
 8016ef2:	f7f8 fefe 	bl	800fcf2 <lwip_htonl>
 8016ef6:	4604      	mov	r4, r0
 8016ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016efa:	68db      	ldr	r3, [r3, #12]
 8016efc:	685b      	ldr	r3, [r3, #4]
 8016efe:	4618      	mov	r0, r3
 8016f00:	f7f8 fef7 	bl	800fcf2 <lwip_htonl>
 8016f04:	4603      	mov	r3, r0
 8016f06:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8016f08:	2b00      	cmp	r3, #0
 8016f0a:	dbe6      	blt.n	8016eda <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8016f0c:	69fb      	ldr	r3, [r7, #28]
 8016f0e:	681a      	ldr	r2, [r3, #0]
 8016f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016f12:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8016f14:	69fb      	ldr	r3, [r7, #28]
 8016f16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016f18:	601a      	str	r2, [r3, #0]
 8016f1a:	e009      	b.n	8016f30 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8016f1c:	6a3b      	ldr	r3, [r7, #32]
 8016f1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016f20:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8016f22:	6a3b      	ldr	r3, [r7, #32]
 8016f24:	681b      	ldr	r3, [r3, #0]
 8016f26:	623b      	str	r3, [r7, #32]
 8016f28:	e002      	b.n	8016f30 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8016f2a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016f2c:	f7fb ff37 	bl	8012d9e <tcp_seg_free>
    }
    seg = pcb->unsent;
 8016f30:	687b      	ldr	r3, [r7, #4]
 8016f32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016f34:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8016f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016f38:	2b00      	cmp	r3, #0
 8016f3a:	d012      	beq.n	8016f62 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8016f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016f3e:	68db      	ldr	r3, [r3, #12]
 8016f40:	685b      	ldr	r3, [r3, #4]
 8016f42:	4618      	mov	r0, r3
 8016f44:	f7f8 fed5 	bl	800fcf2 <lwip_htonl>
 8016f48:	4602      	mov	r2, r0
 8016f4a:	687b      	ldr	r3, [r7, #4]
 8016f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016f4e:	1ad3      	subs	r3, r2, r3
 8016f50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016f52:	8912      	ldrh	r2, [r2, #8]
 8016f54:	4413      	add	r3, r2
  while (seg != NULL &&
 8016f56:	69ba      	ldr	r2, [r7, #24]
 8016f58:	429a      	cmp	r2, r3
 8016f5a:	f4bf aed9 	bcs.w	8016d10 <tcp_output+0x160>
 8016f5e:	e000      	b.n	8016f62 <tcp_output+0x3b2>
      break;
 8016f60:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8016f62:	687b      	ldr	r3, [r7, #4]
 8016f64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016f66:	2b00      	cmp	r3, #0
 8016f68:	d108      	bne.n	8016f7c <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8016f6a:	687b      	ldr	r3, [r7, #4]
 8016f6c:	2200      	movs	r2, #0
 8016f6e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8016f72:	e004      	b.n	8016f7e <tcp_output+0x3ce>
    goto output_done;
 8016f74:	bf00      	nop
 8016f76:	e002      	b.n	8016f7e <tcp_output+0x3ce>
    goto output_done;
 8016f78:	bf00      	nop
 8016f7a:	e000      	b.n	8016f7e <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8016f7c:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8016f7e:	687b      	ldr	r3, [r7, #4]
 8016f80:	8b5b      	ldrh	r3, [r3, #26]
 8016f82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8016f86:	b29a      	uxth	r2, r3
 8016f88:	687b      	ldr	r3, [r7, #4]
 8016f8a:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8016f8c:	2300      	movs	r3, #0
}
 8016f8e:	4618      	mov	r0, r3
 8016f90:	3728      	adds	r7, #40	; 0x28
 8016f92:	46bd      	mov	sp, r7
 8016f94:	bdb0      	pop	{r4, r5, r7, pc}
 8016f96:	bf00      	nop

08016f98 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8016f98:	b580      	push	{r7, lr}
 8016f9a:	b082      	sub	sp, #8
 8016f9c:	af00      	add	r7, sp, #0
 8016f9e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8016fa0:	687b      	ldr	r3, [r7, #4]
 8016fa2:	2b00      	cmp	r3, #0
 8016fa4:	d106      	bne.n	8016fb4 <tcp_output_segment_busy+0x1c>
 8016fa6:	4b09      	ldr	r3, [pc, #36]	; (8016fcc <tcp_output_segment_busy+0x34>)
 8016fa8:	f240 529a 	movw	r2, #1434	; 0x59a
 8016fac:	4908      	ldr	r1, [pc, #32]	; (8016fd0 <tcp_output_segment_busy+0x38>)
 8016fae:	4809      	ldr	r0, [pc, #36]	; (8016fd4 <tcp_output_segment_busy+0x3c>)
 8016fb0:	f004 f92e 	bl	801b210 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8016fb4:	687b      	ldr	r3, [r7, #4]
 8016fb6:	685b      	ldr	r3, [r3, #4]
 8016fb8:	7b9b      	ldrb	r3, [r3, #14]
 8016fba:	2b01      	cmp	r3, #1
 8016fbc:	d001      	beq.n	8016fc2 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8016fbe:	2301      	movs	r3, #1
 8016fc0:	e000      	b.n	8016fc4 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8016fc2:	2300      	movs	r3, #0
}
 8016fc4:	4618      	mov	r0, r3
 8016fc6:	3708      	adds	r7, #8
 8016fc8:	46bd      	mov	sp, r7
 8016fca:	bd80      	pop	{r7, pc}
 8016fcc:	0801f640 	.word	0x0801f640
 8016fd0:	0801fbdc 	.word	0x0801fbdc
 8016fd4:	0801f694 	.word	0x0801f694

08016fd8 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8016fd8:	b5b0      	push	{r4, r5, r7, lr}
 8016fda:	b08c      	sub	sp, #48	; 0x30
 8016fdc:	af04      	add	r7, sp, #16
 8016fde:	60f8      	str	r0, [r7, #12]
 8016fe0:	60b9      	str	r1, [r7, #8]
 8016fe2:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8016fe4:	68fb      	ldr	r3, [r7, #12]
 8016fe6:	2b00      	cmp	r3, #0
 8016fe8:	d106      	bne.n	8016ff8 <tcp_output_segment+0x20>
 8016fea:	4b64      	ldr	r3, [pc, #400]	; (801717c <tcp_output_segment+0x1a4>)
 8016fec:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8016ff0:	4963      	ldr	r1, [pc, #396]	; (8017180 <tcp_output_segment+0x1a8>)
 8016ff2:	4864      	ldr	r0, [pc, #400]	; (8017184 <tcp_output_segment+0x1ac>)
 8016ff4:	f004 f90c 	bl	801b210 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8016ff8:	68bb      	ldr	r3, [r7, #8]
 8016ffa:	2b00      	cmp	r3, #0
 8016ffc:	d106      	bne.n	801700c <tcp_output_segment+0x34>
 8016ffe:	4b5f      	ldr	r3, [pc, #380]	; (801717c <tcp_output_segment+0x1a4>)
 8017000:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8017004:	4960      	ldr	r1, [pc, #384]	; (8017188 <tcp_output_segment+0x1b0>)
 8017006:	485f      	ldr	r0, [pc, #380]	; (8017184 <tcp_output_segment+0x1ac>)
 8017008:	f004 f902 	bl	801b210 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801700c:	687b      	ldr	r3, [r7, #4]
 801700e:	2b00      	cmp	r3, #0
 8017010:	d106      	bne.n	8017020 <tcp_output_segment+0x48>
 8017012:	4b5a      	ldr	r3, [pc, #360]	; (801717c <tcp_output_segment+0x1a4>)
 8017014:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8017018:	495c      	ldr	r1, [pc, #368]	; (801718c <tcp_output_segment+0x1b4>)
 801701a:	485a      	ldr	r0, [pc, #360]	; (8017184 <tcp_output_segment+0x1ac>)
 801701c:	f004 f8f8 	bl	801b210 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8017020:	68f8      	ldr	r0, [r7, #12]
 8017022:	f7ff ffb9 	bl	8016f98 <tcp_output_segment_busy>
 8017026:	4603      	mov	r3, r0
 8017028:	2b00      	cmp	r3, #0
 801702a:	d001      	beq.n	8017030 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 801702c:	2300      	movs	r3, #0
 801702e:	e0a1      	b.n	8017174 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8017030:	68bb      	ldr	r3, [r7, #8]
 8017032:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017034:	68fb      	ldr	r3, [r7, #12]
 8017036:	68dc      	ldr	r4, [r3, #12]
 8017038:	4610      	mov	r0, r2
 801703a:	f7f8 fe5a 	bl	800fcf2 <lwip_htonl>
 801703e:	4603      	mov	r3, r0
 8017040:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8017042:	68bb      	ldr	r3, [r7, #8]
 8017044:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8017046:	68fb      	ldr	r3, [r7, #12]
 8017048:	68dc      	ldr	r4, [r3, #12]
 801704a:	4610      	mov	r0, r2
 801704c:	f7f8 fe3c 	bl	800fcc8 <lwip_htons>
 8017050:	4603      	mov	r3, r0
 8017052:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8017054:	68bb      	ldr	r3, [r7, #8]
 8017056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017058:	68ba      	ldr	r2, [r7, #8]
 801705a:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801705c:	441a      	add	r2, r3
 801705e:	68bb      	ldr	r3, [r7, #8]
 8017060:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8017062:	68fb      	ldr	r3, [r7, #12]
 8017064:	68db      	ldr	r3, [r3, #12]
 8017066:	3314      	adds	r3, #20
 8017068:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801706a:	68fb      	ldr	r3, [r7, #12]
 801706c:	7a9b      	ldrb	r3, [r3, #10]
 801706e:	f003 0301 	and.w	r3, r3, #1
 8017072:	2b00      	cmp	r3, #0
 8017074:	d015      	beq.n	80170a2 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8017076:	68bb      	ldr	r3, [r7, #8]
 8017078:	3304      	adds	r3, #4
 801707a:	461a      	mov	r2, r3
 801707c:	6879      	ldr	r1, [r7, #4]
 801707e:	f240 50b4 	movw	r0, #1460	; 0x5b4
 8017082:	f7fc fa33 	bl	80134ec <tcp_eff_send_mss_netif>
 8017086:	4603      	mov	r3, r0
 8017088:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801708a:	8b7b      	ldrh	r3, [r7, #26]
 801708c:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8017090:	4618      	mov	r0, r3
 8017092:	f7f8 fe2e 	bl	800fcf2 <lwip_htonl>
 8017096:	4602      	mov	r2, r0
 8017098:	69fb      	ldr	r3, [r7, #28]
 801709a:	601a      	str	r2, [r3, #0]
    opts += 1;
 801709c:	69fb      	ldr	r3, [r7, #28]
 801709e:	3304      	adds	r3, #4
 80170a0:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 80170a2:	68bb      	ldr	r3, [r7, #8]
 80170a4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80170a8:	2b00      	cmp	r3, #0
 80170aa:	da02      	bge.n	80170b2 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 80170ac:	68bb      	ldr	r3, [r7, #8]
 80170ae:	2200      	movs	r2, #0
 80170b0:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 80170b2:	68bb      	ldr	r3, [r7, #8]
 80170b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80170b6:	2b00      	cmp	r3, #0
 80170b8:	d10c      	bne.n	80170d4 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 80170ba:	4b35      	ldr	r3, [pc, #212]	; (8017190 <tcp_output_segment+0x1b8>)
 80170bc:	681a      	ldr	r2, [r3, #0]
 80170be:	68bb      	ldr	r3, [r7, #8]
 80170c0:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 80170c2:	68fb      	ldr	r3, [r7, #12]
 80170c4:	68db      	ldr	r3, [r3, #12]
 80170c6:	685b      	ldr	r3, [r3, #4]
 80170c8:	4618      	mov	r0, r3
 80170ca:	f7f8 fe12 	bl	800fcf2 <lwip_htonl>
 80170ce:	4602      	mov	r2, r0
 80170d0:	68bb      	ldr	r3, [r7, #8]
 80170d2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 80170d4:	68fb      	ldr	r3, [r7, #12]
 80170d6:	68da      	ldr	r2, [r3, #12]
 80170d8:	68fb      	ldr	r3, [r7, #12]
 80170da:	685b      	ldr	r3, [r3, #4]
 80170dc:	685b      	ldr	r3, [r3, #4]
 80170de:	1ad3      	subs	r3, r2, r3
 80170e0:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 80170e2:	68fb      	ldr	r3, [r7, #12]
 80170e4:	685b      	ldr	r3, [r3, #4]
 80170e6:	8959      	ldrh	r1, [r3, #10]
 80170e8:	68fb      	ldr	r3, [r7, #12]
 80170ea:	685b      	ldr	r3, [r3, #4]
 80170ec:	8b3a      	ldrh	r2, [r7, #24]
 80170ee:	1a8a      	subs	r2, r1, r2
 80170f0:	b292      	uxth	r2, r2
 80170f2:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 80170f4:	68fb      	ldr	r3, [r7, #12]
 80170f6:	685b      	ldr	r3, [r3, #4]
 80170f8:	8919      	ldrh	r1, [r3, #8]
 80170fa:	68fb      	ldr	r3, [r7, #12]
 80170fc:	685b      	ldr	r3, [r3, #4]
 80170fe:	8b3a      	ldrh	r2, [r7, #24]
 8017100:	1a8a      	subs	r2, r1, r2
 8017102:	b292      	uxth	r2, r2
 8017104:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8017106:	68fb      	ldr	r3, [r7, #12]
 8017108:	685b      	ldr	r3, [r3, #4]
 801710a:	68fa      	ldr	r2, [r7, #12]
 801710c:	68d2      	ldr	r2, [r2, #12]
 801710e:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8017110:	68fb      	ldr	r3, [r7, #12]
 8017112:	68db      	ldr	r3, [r3, #12]
 8017114:	2200      	movs	r2, #0
 8017116:	741a      	strb	r2, [r3, #16]
 8017118:	2200      	movs	r2, #0
 801711a:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801711c:	68fb      	ldr	r3, [r7, #12]
 801711e:	68da      	ldr	r2, [r3, #12]
 8017120:	68fb      	ldr	r3, [r7, #12]
 8017122:	7a9b      	ldrb	r3, [r3, #10]
 8017124:	f003 0301 	and.w	r3, r3, #1
 8017128:	2b00      	cmp	r3, #0
 801712a:	d001      	beq.n	8017130 <tcp_output_segment+0x158>
 801712c:	2318      	movs	r3, #24
 801712e:	e000      	b.n	8017132 <tcp_output_segment+0x15a>
 8017130:	2314      	movs	r3, #20
 8017132:	4413      	add	r3, r2
 8017134:	69fa      	ldr	r2, [r7, #28]
 8017136:	429a      	cmp	r2, r3
 8017138:	d006      	beq.n	8017148 <tcp_output_segment+0x170>
 801713a:	4b10      	ldr	r3, [pc, #64]	; (801717c <tcp_output_segment+0x1a4>)
 801713c:	f240 621c 	movw	r2, #1564	; 0x61c
 8017140:	4914      	ldr	r1, [pc, #80]	; (8017194 <tcp_output_segment+0x1bc>)
 8017142:	4810      	ldr	r0, [pc, #64]	; (8017184 <tcp_output_segment+0x1ac>)
 8017144:	f004 f864 	bl	801b210 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8017148:	68fb      	ldr	r3, [r7, #12]
 801714a:	6858      	ldr	r0, [r3, #4]
 801714c:	68b9      	ldr	r1, [r7, #8]
 801714e:	68bb      	ldr	r3, [r7, #8]
 8017150:	1d1c      	adds	r4, r3, #4
 8017152:	68bb      	ldr	r3, [r7, #8]
 8017154:	7add      	ldrb	r5, [r3, #11]
 8017156:	68bb      	ldr	r3, [r7, #8]
 8017158:	7a9b      	ldrb	r3, [r3, #10]
 801715a:	687a      	ldr	r2, [r7, #4]
 801715c:	9202      	str	r2, [sp, #8]
 801715e:	2206      	movs	r2, #6
 8017160:	9201      	str	r2, [sp, #4]
 8017162:	9300      	str	r3, [sp, #0]
 8017164:	462b      	mov	r3, r5
 8017166:	4622      	mov	r2, r4
 8017168:	f002 fa5a 	bl	8019620 <ip4_output_if>
 801716c:	4603      	mov	r3, r0
 801716e:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8017170:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017174:	4618      	mov	r0, r3
 8017176:	3720      	adds	r7, #32
 8017178:	46bd      	mov	sp, r7
 801717a:	bdb0      	pop	{r4, r5, r7, pc}
 801717c:	0801f640 	.word	0x0801f640
 8017180:	0801fc04 	.word	0x0801fc04
 8017184:	0801f694 	.word	0x0801f694
 8017188:	0801fc24 	.word	0x0801fc24
 801718c:	0801fc44 	.word	0x0801fc44
 8017190:	200071a4 	.word	0x200071a4
 8017194:	0801fc68 	.word	0x0801fc68

08017198 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8017198:	b5b0      	push	{r4, r5, r7, lr}
 801719a:	b084      	sub	sp, #16
 801719c:	af00      	add	r7, sp, #0
 801719e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 80171a0:	687b      	ldr	r3, [r7, #4]
 80171a2:	2b00      	cmp	r3, #0
 80171a4:	d106      	bne.n	80171b4 <tcp_rexmit_rto_prepare+0x1c>
 80171a6:	4b31      	ldr	r3, [pc, #196]	; (801726c <tcp_rexmit_rto_prepare+0xd4>)
 80171a8:	f240 6263 	movw	r2, #1635	; 0x663
 80171ac:	4930      	ldr	r1, [pc, #192]	; (8017270 <tcp_rexmit_rto_prepare+0xd8>)
 80171ae:	4831      	ldr	r0, [pc, #196]	; (8017274 <tcp_rexmit_rto_prepare+0xdc>)
 80171b0:	f004 f82e 	bl	801b210 <iprintf>

  if (pcb->unacked == NULL) {
 80171b4:	687b      	ldr	r3, [r7, #4]
 80171b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80171b8:	2b00      	cmp	r3, #0
 80171ba:	d102      	bne.n	80171c2 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 80171bc:	f06f 0305 	mvn.w	r3, #5
 80171c0:	e050      	b.n	8017264 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80171c2:	687b      	ldr	r3, [r7, #4]
 80171c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80171c6:	60fb      	str	r3, [r7, #12]
 80171c8:	e00b      	b.n	80171e2 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 80171ca:	68f8      	ldr	r0, [r7, #12]
 80171cc:	f7ff fee4 	bl	8016f98 <tcp_output_segment_busy>
 80171d0:	4603      	mov	r3, r0
 80171d2:	2b00      	cmp	r3, #0
 80171d4:	d002      	beq.n	80171dc <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 80171d6:	f06f 0305 	mvn.w	r3, #5
 80171da:	e043      	b.n	8017264 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80171dc:	68fb      	ldr	r3, [r7, #12]
 80171de:	681b      	ldr	r3, [r3, #0]
 80171e0:	60fb      	str	r3, [r7, #12]
 80171e2:	68fb      	ldr	r3, [r7, #12]
 80171e4:	681b      	ldr	r3, [r3, #0]
 80171e6:	2b00      	cmp	r3, #0
 80171e8:	d1ef      	bne.n	80171ca <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 80171ea:	68f8      	ldr	r0, [r7, #12]
 80171ec:	f7ff fed4 	bl	8016f98 <tcp_output_segment_busy>
 80171f0:	4603      	mov	r3, r0
 80171f2:	2b00      	cmp	r3, #0
 80171f4:	d002      	beq.n	80171fc <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80171f6:	f06f 0305 	mvn.w	r3, #5
 80171fa:	e033      	b.n	8017264 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80171fc:	687b      	ldr	r3, [r7, #4]
 80171fe:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8017200:	68fb      	ldr	r3, [r7, #12]
 8017202:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8017204:	687b      	ldr	r3, [r7, #4]
 8017206:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8017208:	687b      	ldr	r3, [r7, #4]
 801720a:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801720c:	687b      	ldr	r3, [r7, #4]
 801720e:	2200      	movs	r2, #0
 8017210:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8017212:	687b      	ldr	r3, [r7, #4]
 8017214:	8b5b      	ldrh	r3, [r3, #26]
 8017216:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801721a:	b29a      	uxth	r2, r3
 801721c:	687b      	ldr	r3, [r7, #4]
 801721e:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8017220:	68fb      	ldr	r3, [r7, #12]
 8017222:	68db      	ldr	r3, [r3, #12]
 8017224:	685b      	ldr	r3, [r3, #4]
 8017226:	4618      	mov	r0, r3
 8017228:	f7f8 fd63 	bl	800fcf2 <lwip_htonl>
 801722c:	4604      	mov	r4, r0
 801722e:	68fb      	ldr	r3, [r7, #12]
 8017230:	891b      	ldrh	r3, [r3, #8]
 8017232:	461d      	mov	r5, r3
 8017234:	68fb      	ldr	r3, [r7, #12]
 8017236:	68db      	ldr	r3, [r3, #12]
 8017238:	899b      	ldrh	r3, [r3, #12]
 801723a:	b29b      	uxth	r3, r3
 801723c:	4618      	mov	r0, r3
 801723e:	f7f8 fd43 	bl	800fcc8 <lwip_htons>
 8017242:	4603      	mov	r3, r0
 8017244:	b2db      	uxtb	r3, r3
 8017246:	f003 0303 	and.w	r3, r3, #3
 801724a:	2b00      	cmp	r3, #0
 801724c:	d001      	beq.n	8017252 <tcp_rexmit_rto_prepare+0xba>
 801724e:	2301      	movs	r3, #1
 8017250:	e000      	b.n	8017254 <tcp_rexmit_rto_prepare+0xbc>
 8017252:	2300      	movs	r3, #0
 8017254:	442b      	add	r3, r5
 8017256:	18e2      	adds	r2, r4, r3
 8017258:	687b      	ldr	r3, [r7, #4]
 801725a:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801725c:	687b      	ldr	r3, [r7, #4]
 801725e:	2200      	movs	r2, #0
 8017260:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8017262:	2300      	movs	r3, #0
}
 8017264:	4618      	mov	r0, r3
 8017266:	3710      	adds	r7, #16
 8017268:	46bd      	mov	sp, r7
 801726a:	bdb0      	pop	{r4, r5, r7, pc}
 801726c:	0801f640 	.word	0x0801f640
 8017270:	0801fc7c 	.word	0x0801fc7c
 8017274:	0801f694 	.word	0x0801f694

08017278 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8017278:	b580      	push	{r7, lr}
 801727a:	b082      	sub	sp, #8
 801727c:	af00      	add	r7, sp, #0
 801727e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8017280:	687b      	ldr	r3, [r7, #4]
 8017282:	2b00      	cmp	r3, #0
 8017284:	d106      	bne.n	8017294 <tcp_rexmit_rto_commit+0x1c>
 8017286:	4b0d      	ldr	r3, [pc, #52]	; (80172bc <tcp_rexmit_rto_commit+0x44>)
 8017288:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801728c:	490c      	ldr	r1, [pc, #48]	; (80172c0 <tcp_rexmit_rto_commit+0x48>)
 801728e:	480d      	ldr	r0, [pc, #52]	; (80172c4 <tcp_rexmit_rto_commit+0x4c>)
 8017290:	f003 ffbe 	bl	801b210 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8017294:	687b      	ldr	r3, [r7, #4]
 8017296:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801729a:	2bff      	cmp	r3, #255	; 0xff
 801729c:	d007      	beq.n	80172ae <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801729e:	687b      	ldr	r3, [r7, #4]
 80172a0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80172a4:	3301      	adds	r3, #1
 80172a6:	b2da      	uxtb	r2, r3
 80172a8:	687b      	ldr	r3, [r7, #4]
 80172aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 80172ae:	6878      	ldr	r0, [r7, #4]
 80172b0:	f7ff fc7e 	bl	8016bb0 <tcp_output>
}
 80172b4:	bf00      	nop
 80172b6:	3708      	adds	r7, #8
 80172b8:	46bd      	mov	sp, r7
 80172ba:	bd80      	pop	{r7, pc}
 80172bc:	0801f640 	.word	0x0801f640
 80172c0:	0801fca0 	.word	0x0801fca0
 80172c4:	0801f694 	.word	0x0801f694

080172c8 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80172c8:	b580      	push	{r7, lr}
 80172ca:	b082      	sub	sp, #8
 80172cc:	af00      	add	r7, sp, #0
 80172ce:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 80172d0:	687b      	ldr	r3, [r7, #4]
 80172d2:	2b00      	cmp	r3, #0
 80172d4:	d106      	bne.n	80172e4 <tcp_rexmit_rto+0x1c>
 80172d6:	4b0a      	ldr	r3, [pc, #40]	; (8017300 <tcp_rexmit_rto+0x38>)
 80172d8:	f240 62ad 	movw	r2, #1709	; 0x6ad
 80172dc:	4909      	ldr	r1, [pc, #36]	; (8017304 <tcp_rexmit_rto+0x3c>)
 80172de:	480a      	ldr	r0, [pc, #40]	; (8017308 <tcp_rexmit_rto+0x40>)
 80172e0:	f003 ff96 	bl	801b210 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80172e4:	6878      	ldr	r0, [r7, #4]
 80172e6:	f7ff ff57 	bl	8017198 <tcp_rexmit_rto_prepare>
 80172ea:	4603      	mov	r3, r0
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	d102      	bne.n	80172f6 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80172f0:	6878      	ldr	r0, [r7, #4]
 80172f2:	f7ff ffc1 	bl	8017278 <tcp_rexmit_rto_commit>
  }
}
 80172f6:	bf00      	nop
 80172f8:	3708      	adds	r7, #8
 80172fa:	46bd      	mov	sp, r7
 80172fc:	bd80      	pop	{r7, pc}
 80172fe:	bf00      	nop
 8017300:	0801f640 	.word	0x0801f640
 8017304:	0801fcc4 	.word	0x0801fcc4
 8017308:	0801f694 	.word	0x0801f694

0801730c <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801730c:	b590      	push	{r4, r7, lr}
 801730e:	b085      	sub	sp, #20
 8017310:	af00      	add	r7, sp, #0
 8017312:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8017314:	687b      	ldr	r3, [r7, #4]
 8017316:	2b00      	cmp	r3, #0
 8017318:	d106      	bne.n	8017328 <tcp_rexmit+0x1c>
 801731a:	4b2f      	ldr	r3, [pc, #188]	; (80173d8 <tcp_rexmit+0xcc>)
 801731c:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8017320:	492e      	ldr	r1, [pc, #184]	; (80173dc <tcp_rexmit+0xd0>)
 8017322:	482f      	ldr	r0, [pc, #188]	; (80173e0 <tcp_rexmit+0xd4>)
 8017324:	f003 ff74 	bl	801b210 <iprintf>

  if (pcb->unacked == NULL) {
 8017328:	687b      	ldr	r3, [r7, #4]
 801732a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801732c:	2b00      	cmp	r3, #0
 801732e:	d102      	bne.n	8017336 <tcp_rexmit+0x2a>
    return ERR_VAL;
 8017330:	f06f 0305 	mvn.w	r3, #5
 8017334:	e04c      	b.n	80173d0 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8017336:	687b      	ldr	r3, [r7, #4]
 8017338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801733a:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801733c:	68b8      	ldr	r0, [r7, #8]
 801733e:	f7ff fe2b 	bl	8016f98 <tcp_output_segment_busy>
 8017342:	4603      	mov	r3, r0
 8017344:	2b00      	cmp	r3, #0
 8017346:	d002      	beq.n	801734e <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8017348:	f06f 0305 	mvn.w	r3, #5
 801734c:	e040      	b.n	80173d0 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801734e:	68bb      	ldr	r3, [r7, #8]
 8017350:	681a      	ldr	r2, [r3, #0]
 8017352:	687b      	ldr	r3, [r7, #4]
 8017354:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8017356:	687b      	ldr	r3, [r7, #4]
 8017358:	336c      	adds	r3, #108	; 0x6c
 801735a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801735c:	e002      	b.n	8017364 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801735e:	68fb      	ldr	r3, [r7, #12]
 8017360:	681b      	ldr	r3, [r3, #0]
 8017362:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8017364:	68fb      	ldr	r3, [r7, #12]
 8017366:	681b      	ldr	r3, [r3, #0]
 8017368:	2b00      	cmp	r3, #0
 801736a:	d011      	beq.n	8017390 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801736c:	68fb      	ldr	r3, [r7, #12]
 801736e:	681b      	ldr	r3, [r3, #0]
 8017370:	68db      	ldr	r3, [r3, #12]
 8017372:	685b      	ldr	r3, [r3, #4]
 8017374:	4618      	mov	r0, r3
 8017376:	f7f8 fcbc 	bl	800fcf2 <lwip_htonl>
 801737a:	4604      	mov	r4, r0
 801737c:	68bb      	ldr	r3, [r7, #8]
 801737e:	68db      	ldr	r3, [r3, #12]
 8017380:	685b      	ldr	r3, [r3, #4]
 8017382:	4618      	mov	r0, r3
 8017384:	f7f8 fcb5 	bl	800fcf2 <lwip_htonl>
 8017388:	4603      	mov	r3, r0
 801738a:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801738c:	2b00      	cmp	r3, #0
 801738e:	dbe6      	blt.n	801735e <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8017390:	68fb      	ldr	r3, [r7, #12]
 8017392:	681a      	ldr	r2, [r3, #0]
 8017394:	68bb      	ldr	r3, [r7, #8]
 8017396:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8017398:	68fb      	ldr	r3, [r7, #12]
 801739a:	68ba      	ldr	r2, [r7, #8]
 801739c:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801739e:	68bb      	ldr	r3, [r7, #8]
 80173a0:	681b      	ldr	r3, [r3, #0]
 80173a2:	2b00      	cmp	r3, #0
 80173a4:	d103      	bne.n	80173ae <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80173a6:	687b      	ldr	r3, [r7, #4]
 80173a8:	2200      	movs	r2, #0
 80173aa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 80173ae:	687b      	ldr	r3, [r7, #4]
 80173b0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80173b4:	2bff      	cmp	r3, #255	; 0xff
 80173b6:	d007      	beq.n	80173c8 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 80173b8:	687b      	ldr	r3, [r7, #4]
 80173ba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80173be:	3301      	adds	r3, #1
 80173c0:	b2da      	uxtb	r2, r3
 80173c2:	687b      	ldr	r3, [r7, #4]
 80173c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 80173c8:	687b      	ldr	r3, [r7, #4]
 80173ca:	2200      	movs	r2, #0
 80173cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 80173ce:	2300      	movs	r3, #0
}
 80173d0:	4618      	mov	r0, r3
 80173d2:	3714      	adds	r7, #20
 80173d4:	46bd      	mov	sp, r7
 80173d6:	bd90      	pop	{r4, r7, pc}
 80173d8:	0801f640 	.word	0x0801f640
 80173dc:	0801fce0 	.word	0x0801fce0
 80173e0:	0801f694 	.word	0x0801f694

080173e4 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80173e4:	b580      	push	{r7, lr}
 80173e6:	b082      	sub	sp, #8
 80173e8:	af00      	add	r7, sp, #0
 80173ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 80173ec:	687b      	ldr	r3, [r7, #4]
 80173ee:	2b00      	cmp	r3, #0
 80173f0:	d106      	bne.n	8017400 <tcp_rexmit_fast+0x1c>
 80173f2:	4b2a      	ldr	r3, [pc, #168]	; (801749c <tcp_rexmit_fast+0xb8>)
 80173f4:	f240 62f9 	movw	r2, #1785	; 0x6f9
 80173f8:	4929      	ldr	r1, [pc, #164]	; (80174a0 <tcp_rexmit_fast+0xbc>)
 80173fa:	482a      	ldr	r0, [pc, #168]	; (80174a4 <tcp_rexmit_fast+0xc0>)
 80173fc:	f003 ff08 	bl	801b210 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8017400:	687b      	ldr	r3, [r7, #4]
 8017402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017404:	2b00      	cmp	r3, #0
 8017406:	d045      	beq.n	8017494 <tcp_rexmit_fast+0xb0>
 8017408:	687b      	ldr	r3, [r7, #4]
 801740a:	8b5b      	ldrh	r3, [r3, #26]
 801740c:	f003 0304 	and.w	r3, r3, #4
 8017410:	2b00      	cmp	r3, #0
 8017412:	d13f      	bne.n	8017494 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8017414:	6878      	ldr	r0, [r7, #4]
 8017416:	f7ff ff79 	bl	801730c <tcp_rexmit>
 801741a:	4603      	mov	r3, r0
 801741c:	2b00      	cmp	r3, #0
 801741e:	d139      	bne.n	8017494 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8017420:	687b      	ldr	r3, [r7, #4]
 8017422:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8017426:	687b      	ldr	r3, [r7, #4]
 8017428:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801742c:	4293      	cmp	r3, r2
 801742e:	bf28      	it	cs
 8017430:	4613      	movcs	r3, r2
 8017432:	b29b      	uxth	r3, r3
 8017434:	2b00      	cmp	r3, #0
 8017436:	da00      	bge.n	801743a <tcp_rexmit_fast+0x56>
 8017438:	3301      	adds	r3, #1
 801743a:	105b      	asrs	r3, r3, #1
 801743c:	b29a      	uxth	r2, r3
 801743e:	687b      	ldr	r3, [r7, #4]
 8017440:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8017444:	687b      	ldr	r3, [r7, #4]
 8017446:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801744a:	461a      	mov	r2, r3
 801744c:	687b      	ldr	r3, [r7, #4]
 801744e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017450:	005b      	lsls	r3, r3, #1
 8017452:	429a      	cmp	r2, r3
 8017454:	d206      	bcs.n	8017464 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8017456:	687b      	ldr	r3, [r7, #4]
 8017458:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801745a:	005b      	lsls	r3, r3, #1
 801745c:	b29a      	uxth	r2, r3
 801745e:	687b      	ldr	r3, [r7, #4]
 8017460:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8017464:	687b      	ldr	r3, [r7, #4]
 8017466:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801746a:	687b      	ldr	r3, [r7, #4]
 801746c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801746e:	4619      	mov	r1, r3
 8017470:	0049      	lsls	r1, r1, #1
 8017472:	440b      	add	r3, r1
 8017474:	b29b      	uxth	r3, r3
 8017476:	4413      	add	r3, r2
 8017478:	b29a      	uxth	r2, r3
 801747a:	687b      	ldr	r3, [r7, #4]
 801747c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8017480:	687b      	ldr	r3, [r7, #4]
 8017482:	8b5b      	ldrh	r3, [r3, #26]
 8017484:	f043 0304 	orr.w	r3, r3, #4
 8017488:	b29a      	uxth	r2, r3
 801748a:	687b      	ldr	r3, [r7, #4]
 801748c:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801748e:	687b      	ldr	r3, [r7, #4]
 8017490:	2200      	movs	r2, #0
 8017492:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8017494:	bf00      	nop
 8017496:	3708      	adds	r7, #8
 8017498:	46bd      	mov	sp, r7
 801749a:	bd80      	pop	{r7, pc}
 801749c:	0801f640 	.word	0x0801f640
 80174a0:	0801fcf8 	.word	0x0801fcf8
 80174a4:	0801f694 	.word	0x0801f694

080174a8 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 80174a8:	b580      	push	{r7, lr}
 80174aa:	b086      	sub	sp, #24
 80174ac:	af00      	add	r7, sp, #0
 80174ae:	60f8      	str	r0, [r7, #12]
 80174b0:	607b      	str	r3, [r7, #4]
 80174b2:	460b      	mov	r3, r1
 80174b4:	817b      	strh	r3, [r7, #10]
 80174b6:	4613      	mov	r3, r2
 80174b8:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80174ba:	897a      	ldrh	r2, [r7, #10]
 80174bc:	893b      	ldrh	r3, [r7, #8]
 80174be:	4413      	add	r3, r2
 80174c0:	b29b      	uxth	r3, r3
 80174c2:	3314      	adds	r3, #20
 80174c4:	b29b      	uxth	r3, r3
 80174c6:	f44f 7220 	mov.w	r2, #640	; 0x280
 80174ca:	4619      	mov	r1, r3
 80174cc:	2022      	movs	r0, #34	; 0x22
 80174ce:	f7f9 fd1b 	bl	8010f08 <pbuf_alloc>
 80174d2:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 80174d4:	697b      	ldr	r3, [r7, #20]
 80174d6:	2b00      	cmp	r3, #0
 80174d8:	d04d      	beq.n	8017576 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 80174da:	897b      	ldrh	r3, [r7, #10]
 80174dc:	3313      	adds	r3, #19
 80174de:	697a      	ldr	r2, [r7, #20]
 80174e0:	8952      	ldrh	r2, [r2, #10]
 80174e2:	4293      	cmp	r3, r2
 80174e4:	db06      	blt.n	80174f4 <tcp_output_alloc_header_common+0x4c>
 80174e6:	4b26      	ldr	r3, [pc, #152]	; (8017580 <tcp_output_alloc_header_common+0xd8>)
 80174e8:	f240 7223 	movw	r2, #1827	; 0x723
 80174ec:	4925      	ldr	r1, [pc, #148]	; (8017584 <tcp_output_alloc_header_common+0xdc>)
 80174ee:	4826      	ldr	r0, [pc, #152]	; (8017588 <tcp_output_alloc_header_common+0xe0>)
 80174f0:	f003 fe8e 	bl	801b210 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 80174f4:	697b      	ldr	r3, [r7, #20]
 80174f6:	685b      	ldr	r3, [r3, #4]
 80174f8:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 80174fa:	8c3b      	ldrh	r3, [r7, #32]
 80174fc:	4618      	mov	r0, r3
 80174fe:	f7f8 fbe3 	bl	800fcc8 <lwip_htons>
 8017502:	4603      	mov	r3, r0
 8017504:	461a      	mov	r2, r3
 8017506:	693b      	ldr	r3, [r7, #16]
 8017508:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801750a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801750c:	4618      	mov	r0, r3
 801750e:	f7f8 fbdb 	bl	800fcc8 <lwip_htons>
 8017512:	4603      	mov	r3, r0
 8017514:	461a      	mov	r2, r3
 8017516:	693b      	ldr	r3, [r7, #16]
 8017518:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801751a:	693b      	ldr	r3, [r7, #16]
 801751c:	687a      	ldr	r2, [r7, #4]
 801751e:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8017520:	68f8      	ldr	r0, [r7, #12]
 8017522:	f7f8 fbe6 	bl	800fcf2 <lwip_htonl>
 8017526:	4602      	mov	r2, r0
 8017528:	693b      	ldr	r3, [r7, #16]
 801752a:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801752c:	897b      	ldrh	r3, [r7, #10]
 801752e:	089b      	lsrs	r3, r3, #2
 8017530:	b29b      	uxth	r3, r3
 8017532:	3305      	adds	r3, #5
 8017534:	b29b      	uxth	r3, r3
 8017536:	031b      	lsls	r3, r3, #12
 8017538:	b29a      	uxth	r2, r3
 801753a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801753e:	b29b      	uxth	r3, r3
 8017540:	4313      	orrs	r3, r2
 8017542:	b29b      	uxth	r3, r3
 8017544:	4618      	mov	r0, r3
 8017546:	f7f8 fbbf 	bl	800fcc8 <lwip_htons>
 801754a:	4603      	mov	r3, r0
 801754c:	461a      	mov	r2, r3
 801754e:	693b      	ldr	r3, [r7, #16]
 8017550:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8017552:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8017554:	4618      	mov	r0, r3
 8017556:	f7f8 fbb7 	bl	800fcc8 <lwip_htons>
 801755a:	4603      	mov	r3, r0
 801755c:	461a      	mov	r2, r3
 801755e:	693b      	ldr	r3, [r7, #16]
 8017560:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8017562:	693b      	ldr	r3, [r7, #16]
 8017564:	2200      	movs	r2, #0
 8017566:	741a      	strb	r2, [r3, #16]
 8017568:	2200      	movs	r2, #0
 801756a:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801756c:	693b      	ldr	r3, [r7, #16]
 801756e:	2200      	movs	r2, #0
 8017570:	749a      	strb	r2, [r3, #18]
 8017572:	2200      	movs	r2, #0
 8017574:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8017576:	697b      	ldr	r3, [r7, #20]
}
 8017578:	4618      	mov	r0, r3
 801757a:	3718      	adds	r7, #24
 801757c:	46bd      	mov	sp, r7
 801757e:	bd80      	pop	{r7, pc}
 8017580:	0801f640 	.word	0x0801f640
 8017584:	0801fd18 	.word	0x0801fd18
 8017588:	0801f694 	.word	0x0801f694

0801758c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801758c:	b5b0      	push	{r4, r5, r7, lr}
 801758e:	b08a      	sub	sp, #40	; 0x28
 8017590:	af04      	add	r7, sp, #16
 8017592:	60f8      	str	r0, [r7, #12]
 8017594:	607b      	str	r3, [r7, #4]
 8017596:	460b      	mov	r3, r1
 8017598:	817b      	strh	r3, [r7, #10]
 801759a:	4613      	mov	r3, r2
 801759c:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801759e:	68fb      	ldr	r3, [r7, #12]
 80175a0:	2b00      	cmp	r3, #0
 80175a2:	d106      	bne.n	80175b2 <tcp_output_alloc_header+0x26>
 80175a4:	4b15      	ldr	r3, [pc, #84]	; (80175fc <tcp_output_alloc_header+0x70>)
 80175a6:	f240 7242 	movw	r2, #1858	; 0x742
 80175aa:	4915      	ldr	r1, [pc, #84]	; (8017600 <tcp_output_alloc_header+0x74>)
 80175ac:	4815      	ldr	r0, [pc, #84]	; (8017604 <tcp_output_alloc_header+0x78>)
 80175ae:	f003 fe2f 	bl	801b210 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 80175b2:	68fb      	ldr	r3, [r7, #12]
 80175b4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80175b6:	68fb      	ldr	r3, [r7, #12]
 80175b8:	8adb      	ldrh	r3, [r3, #22]
 80175ba:	68fa      	ldr	r2, [r7, #12]
 80175bc:	8b12      	ldrh	r2, [r2, #24]
 80175be:	68f9      	ldr	r1, [r7, #12]
 80175c0:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 80175c2:	893d      	ldrh	r5, [r7, #8]
 80175c4:	897c      	ldrh	r4, [r7, #10]
 80175c6:	9103      	str	r1, [sp, #12]
 80175c8:	2110      	movs	r1, #16
 80175ca:	9102      	str	r1, [sp, #8]
 80175cc:	9201      	str	r2, [sp, #4]
 80175ce:	9300      	str	r3, [sp, #0]
 80175d0:	687b      	ldr	r3, [r7, #4]
 80175d2:	462a      	mov	r2, r5
 80175d4:	4621      	mov	r1, r4
 80175d6:	f7ff ff67 	bl	80174a8 <tcp_output_alloc_header_common>
 80175da:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 80175dc:	697b      	ldr	r3, [r7, #20]
 80175de:	2b00      	cmp	r3, #0
 80175e0:	d006      	beq.n	80175f0 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80175e2:	68fb      	ldr	r3, [r7, #12]
 80175e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80175e6:	68fa      	ldr	r2, [r7, #12]
 80175e8:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80175ea:	441a      	add	r2, r3
 80175ec:	68fb      	ldr	r3, [r7, #12]
 80175ee:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 80175f0:	697b      	ldr	r3, [r7, #20]
}
 80175f2:	4618      	mov	r0, r3
 80175f4:	3718      	adds	r7, #24
 80175f6:	46bd      	mov	sp, r7
 80175f8:	bdb0      	pop	{r4, r5, r7, pc}
 80175fa:	bf00      	nop
 80175fc:	0801f640 	.word	0x0801f640
 8017600:	0801fd48 	.word	0x0801fd48
 8017604:	0801f694 	.word	0x0801f694

08017608 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8017608:	b580      	push	{r7, lr}
 801760a:	b088      	sub	sp, #32
 801760c:	af00      	add	r7, sp, #0
 801760e:	60f8      	str	r0, [r7, #12]
 8017610:	60b9      	str	r1, [r7, #8]
 8017612:	4611      	mov	r1, r2
 8017614:	461a      	mov	r2, r3
 8017616:	460b      	mov	r3, r1
 8017618:	71fb      	strb	r3, [r7, #7]
 801761a:	4613      	mov	r3, r2
 801761c:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801761e:	2300      	movs	r3, #0
 8017620:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8017622:	68bb      	ldr	r3, [r7, #8]
 8017624:	2b00      	cmp	r3, #0
 8017626:	d106      	bne.n	8017636 <tcp_output_fill_options+0x2e>
 8017628:	4b12      	ldr	r3, [pc, #72]	; (8017674 <tcp_output_fill_options+0x6c>)
 801762a:	f240 7256 	movw	r2, #1878	; 0x756
 801762e:	4912      	ldr	r1, [pc, #72]	; (8017678 <tcp_output_fill_options+0x70>)
 8017630:	4812      	ldr	r0, [pc, #72]	; (801767c <tcp_output_fill_options+0x74>)
 8017632:	f003 fded 	bl	801b210 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8017636:	68bb      	ldr	r3, [r7, #8]
 8017638:	685b      	ldr	r3, [r3, #4]
 801763a:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801763c:	69bb      	ldr	r3, [r7, #24]
 801763e:	3314      	adds	r3, #20
 8017640:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8017642:	8bfb      	ldrh	r3, [r7, #30]
 8017644:	009b      	lsls	r3, r3, #2
 8017646:	461a      	mov	r2, r3
 8017648:	79fb      	ldrb	r3, [r7, #7]
 801764a:	009b      	lsls	r3, r3, #2
 801764c:	f003 0304 	and.w	r3, r3, #4
 8017650:	4413      	add	r3, r2
 8017652:	3314      	adds	r3, #20
 8017654:	69ba      	ldr	r2, [r7, #24]
 8017656:	4413      	add	r3, r2
 8017658:	697a      	ldr	r2, [r7, #20]
 801765a:	429a      	cmp	r2, r3
 801765c:	d006      	beq.n	801766c <tcp_output_fill_options+0x64>
 801765e:	4b05      	ldr	r3, [pc, #20]	; (8017674 <tcp_output_fill_options+0x6c>)
 8017660:	f240 7275 	movw	r2, #1909	; 0x775
 8017664:	4906      	ldr	r1, [pc, #24]	; (8017680 <tcp_output_fill_options+0x78>)
 8017666:	4805      	ldr	r0, [pc, #20]	; (801767c <tcp_output_fill_options+0x74>)
 8017668:	f003 fdd2 	bl	801b210 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801766c:	bf00      	nop
 801766e:	3720      	adds	r7, #32
 8017670:	46bd      	mov	sp, r7
 8017672:	bd80      	pop	{r7, pc}
 8017674:	0801f640 	.word	0x0801f640
 8017678:	0801fd70 	.word	0x0801fd70
 801767c:	0801f694 	.word	0x0801f694
 8017680:	0801fc68 	.word	0x0801fc68

08017684 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8017684:	b580      	push	{r7, lr}
 8017686:	b08a      	sub	sp, #40	; 0x28
 8017688:	af04      	add	r7, sp, #16
 801768a:	60f8      	str	r0, [r7, #12]
 801768c:	60b9      	str	r1, [r7, #8]
 801768e:	607a      	str	r2, [r7, #4]
 8017690:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8017692:	68bb      	ldr	r3, [r7, #8]
 8017694:	2b00      	cmp	r3, #0
 8017696:	d106      	bne.n	80176a6 <tcp_output_control_segment+0x22>
 8017698:	4b1c      	ldr	r3, [pc, #112]	; (801770c <tcp_output_control_segment+0x88>)
 801769a:	f240 7287 	movw	r2, #1927	; 0x787
 801769e:	491c      	ldr	r1, [pc, #112]	; (8017710 <tcp_output_control_segment+0x8c>)
 80176a0:	481c      	ldr	r0, [pc, #112]	; (8017714 <tcp_output_control_segment+0x90>)
 80176a2:	f003 fdb5 	bl	801b210 <iprintf>

  netif = tcp_route(pcb, src, dst);
 80176a6:	683a      	ldr	r2, [r7, #0]
 80176a8:	6879      	ldr	r1, [r7, #4]
 80176aa:	68f8      	ldr	r0, [r7, #12]
 80176ac:	f7fe fae8 	bl	8015c80 <tcp_route>
 80176b0:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 80176b2:	693b      	ldr	r3, [r7, #16]
 80176b4:	2b00      	cmp	r3, #0
 80176b6:	d102      	bne.n	80176be <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 80176b8:	23fc      	movs	r3, #252	; 0xfc
 80176ba:	75fb      	strb	r3, [r7, #23]
 80176bc:	e01c      	b.n	80176f8 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 80176be:	68fb      	ldr	r3, [r7, #12]
 80176c0:	2b00      	cmp	r3, #0
 80176c2:	d006      	beq.n	80176d2 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 80176c4:	68fb      	ldr	r3, [r7, #12]
 80176c6:	7adb      	ldrb	r3, [r3, #11]
 80176c8:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 80176ca:	68fb      	ldr	r3, [r7, #12]
 80176cc:	7a9b      	ldrb	r3, [r3, #10]
 80176ce:	757b      	strb	r3, [r7, #21]
 80176d0:	e003      	b.n	80176da <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 80176d2:	23ff      	movs	r3, #255	; 0xff
 80176d4:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 80176d6:	2300      	movs	r3, #0
 80176d8:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 80176da:	7dba      	ldrb	r2, [r7, #22]
 80176dc:	693b      	ldr	r3, [r7, #16]
 80176de:	9302      	str	r3, [sp, #8]
 80176e0:	2306      	movs	r3, #6
 80176e2:	9301      	str	r3, [sp, #4]
 80176e4:	7d7b      	ldrb	r3, [r7, #21]
 80176e6:	9300      	str	r3, [sp, #0]
 80176e8:	4613      	mov	r3, r2
 80176ea:	683a      	ldr	r2, [r7, #0]
 80176ec:	6879      	ldr	r1, [r7, #4]
 80176ee:	68b8      	ldr	r0, [r7, #8]
 80176f0:	f001 ff96 	bl	8019620 <ip4_output_if>
 80176f4:	4603      	mov	r3, r0
 80176f6:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 80176f8:	68b8      	ldr	r0, [r7, #8]
 80176fa:	f7f9 fee9 	bl	80114d0 <pbuf_free>
  return err;
 80176fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017702:	4618      	mov	r0, r3
 8017704:	3718      	adds	r7, #24
 8017706:	46bd      	mov	sp, r7
 8017708:	bd80      	pop	{r7, pc}
 801770a:	bf00      	nop
 801770c:	0801f640 	.word	0x0801f640
 8017710:	0801fd98 	.word	0x0801fd98
 8017714:	0801f694 	.word	0x0801f694

08017718 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8017718:	b590      	push	{r4, r7, lr}
 801771a:	b08b      	sub	sp, #44	; 0x2c
 801771c:	af04      	add	r7, sp, #16
 801771e:	60f8      	str	r0, [r7, #12]
 8017720:	60b9      	str	r1, [r7, #8]
 8017722:	607a      	str	r2, [r7, #4]
 8017724:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8017726:	683b      	ldr	r3, [r7, #0]
 8017728:	2b00      	cmp	r3, #0
 801772a:	d106      	bne.n	801773a <tcp_rst+0x22>
 801772c:	4b1f      	ldr	r3, [pc, #124]	; (80177ac <tcp_rst+0x94>)
 801772e:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8017732:	491f      	ldr	r1, [pc, #124]	; (80177b0 <tcp_rst+0x98>)
 8017734:	481f      	ldr	r0, [pc, #124]	; (80177b4 <tcp_rst+0x9c>)
 8017736:	f003 fd6b 	bl	801b210 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801773a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801773c:	2b00      	cmp	r3, #0
 801773e:	d106      	bne.n	801774e <tcp_rst+0x36>
 8017740:	4b1a      	ldr	r3, [pc, #104]	; (80177ac <tcp_rst+0x94>)
 8017742:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8017746:	491c      	ldr	r1, [pc, #112]	; (80177b8 <tcp_rst+0xa0>)
 8017748:	481a      	ldr	r0, [pc, #104]	; (80177b4 <tcp_rst+0x9c>)
 801774a:	f003 fd61 	bl	801b210 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801774e:	2300      	movs	r3, #0
 8017750:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8017752:	f24d 0316 	movw	r3, #53270	; 0xd016
 8017756:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8017758:	7dfb      	ldrb	r3, [r7, #23]
 801775a:	b29c      	uxth	r4, r3
 801775c:	68b8      	ldr	r0, [r7, #8]
 801775e:	f7f8 fac8 	bl	800fcf2 <lwip_htonl>
 8017762:	4602      	mov	r2, r0
 8017764:	8abb      	ldrh	r3, [r7, #20]
 8017766:	9303      	str	r3, [sp, #12]
 8017768:	2314      	movs	r3, #20
 801776a:	9302      	str	r3, [sp, #8]
 801776c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801776e:	9301      	str	r3, [sp, #4]
 8017770:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8017772:	9300      	str	r3, [sp, #0]
 8017774:	4613      	mov	r3, r2
 8017776:	2200      	movs	r2, #0
 8017778:	4621      	mov	r1, r4
 801777a:	6878      	ldr	r0, [r7, #4]
 801777c:	f7ff fe94 	bl	80174a8 <tcp_output_alloc_header_common>
 8017780:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8017782:	693b      	ldr	r3, [r7, #16]
 8017784:	2b00      	cmp	r3, #0
 8017786:	d00c      	beq.n	80177a2 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8017788:	7dfb      	ldrb	r3, [r7, #23]
 801778a:	2200      	movs	r2, #0
 801778c:	6939      	ldr	r1, [r7, #16]
 801778e:	68f8      	ldr	r0, [r7, #12]
 8017790:	f7ff ff3a 	bl	8017608 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8017794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017796:	683a      	ldr	r2, [r7, #0]
 8017798:	6939      	ldr	r1, [r7, #16]
 801779a:	68f8      	ldr	r0, [r7, #12]
 801779c:	f7ff ff72 	bl	8017684 <tcp_output_control_segment>
 80177a0:	e000      	b.n	80177a4 <tcp_rst+0x8c>
    return;
 80177a2:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 80177a4:	371c      	adds	r7, #28
 80177a6:	46bd      	mov	sp, r7
 80177a8:	bd90      	pop	{r4, r7, pc}
 80177aa:	bf00      	nop
 80177ac:	0801f640 	.word	0x0801f640
 80177b0:	0801fdc4 	.word	0x0801fdc4
 80177b4:	0801f694 	.word	0x0801f694
 80177b8:	0801fde0 	.word	0x0801fde0

080177bc <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 80177bc:	b590      	push	{r4, r7, lr}
 80177be:	b087      	sub	sp, #28
 80177c0:	af00      	add	r7, sp, #0
 80177c2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 80177c4:	2300      	movs	r3, #0
 80177c6:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 80177c8:	2300      	movs	r3, #0
 80177ca:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 80177cc:	687b      	ldr	r3, [r7, #4]
 80177ce:	2b00      	cmp	r3, #0
 80177d0:	d106      	bne.n	80177e0 <tcp_send_empty_ack+0x24>
 80177d2:	4b28      	ldr	r3, [pc, #160]	; (8017874 <tcp_send_empty_ack+0xb8>)
 80177d4:	f240 72ea 	movw	r2, #2026	; 0x7ea
 80177d8:	4927      	ldr	r1, [pc, #156]	; (8017878 <tcp_send_empty_ack+0xbc>)
 80177da:	4828      	ldr	r0, [pc, #160]	; (801787c <tcp_send_empty_ack+0xc0>)
 80177dc:	f003 fd18 	bl	801b210 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80177e0:	7dfb      	ldrb	r3, [r7, #23]
 80177e2:	009b      	lsls	r3, r3, #2
 80177e4:	b2db      	uxtb	r3, r3
 80177e6:	f003 0304 	and.w	r3, r3, #4
 80177ea:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 80177ec:	7d7b      	ldrb	r3, [r7, #21]
 80177ee:	b29c      	uxth	r4, r3
 80177f0:	687b      	ldr	r3, [r7, #4]
 80177f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80177f4:	4618      	mov	r0, r3
 80177f6:	f7f8 fa7c 	bl	800fcf2 <lwip_htonl>
 80177fa:	4603      	mov	r3, r0
 80177fc:	2200      	movs	r2, #0
 80177fe:	4621      	mov	r1, r4
 8017800:	6878      	ldr	r0, [r7, #4]
 8017802:	f7ff fec3 	bl	801758c <tcp_output_alloc_header>
 8017806:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8017808:	693b      	ldr	r3, [r7, #16]
 801780a:	2b00      	cmp	r3, #0
 801780c:	d109      	bne.n	8017822 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801780e:	687b      	ldr	r3, [r7, #4]
 8017810:	8b5b      	ldrh	r3, [r3, #26]
 8017812:	f043 0303 	orr.w	r3, r3, #3
 8017816:	b29a      	uxth	r2, r3
 8017818:	687b      	ldr	r3, [r7, #4]
 801781a:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801781c:	f06f 0301 	mvn.w	r3, #1
 8017820:	e023      	b.n	801786a <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8017822:	7dbb      	ldrb	r3, [r7, #22]
 8017824:	7dfa      	ldrb	r2, [r7, #23]
 8017826:	6939      	ldr	r1, [r7, #16]
 8017828:	6878      	ldr	r0, [r7, #4]
 801782a:	f7ff feed 	bl	8017608 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801782e:	687a      	ldr	r2, [r7, #4]
 8017830:	687b      	ldr	r3, [r7, #4]
 8017832:	3304      	adds	r3, #4
 8017834:	6939      	ldr	r1, [r7, #16]
 8017836:	6878      	ldr	r0, [r7, #4]
 8017838:	f7ff ff24 	bl	8017684 <tcp_output_control_segment>
 801783c:	4603      	mov	r3, r0
 801783e:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8017840:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017844:	2b00      	cmp	r3, #0
 8017846:	d007      	beq.n	8017858 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8017848:	687b      	ldr	r3, [r7, #4]
 801784a:	8b5b      	ldrh	r3, [r3, #26]
 801784c:	f043 0303 	orr.w	r3, r3, #3
 8017850:	b29a      	uxth	r2, r3
 8017852:	687b      	ldr	r3, [r7, #4]
 8017854:	835a      	strh	r2, [r3, #26]
 8017856:	e006      	b.n	8017866 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8017858:	687b      	ldr	r3, [r7, #4]
 801785a:	8b5b      	ldrh	r3, [r3, #26]
 801785c:	f023 0303 	bic.w	r3, r3, #3
 8017860:	b29a      	uxth	r2, r3
 8017862:	687b      	ldr	r3, [r7, #4]
 8017864:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8017866:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801786a:	4618      	mov	r0, r3
 801786c:	371c      	adds	r7, #28
 801786e:	46bd      	mov	sp, r7
 8017870:	bd90      	pop	{r4, r7, pc}
 8017872:	bf00      	nop
 8017874:	0801f640 	.word	0x0801f640
 8017878:	0801fdfc 	.word	0x0801fdfc
 801787c:	0801f694 	.word	0x0801f694

08017880 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8017880:	b590      	push	{r4, r7, lr}
 8017882:	b087      	sub	sp, #28
 8017884:	af00      	add	r7, sp, #0
 8017886:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8017888:	2300      	movs	r3, #0
 801788a:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801788c:	687b      	ldr	r3, [r7, #4]
 801788e:	2b00      	cmp	r3, #0
 8017890:	d106      	bne.n	80178a0 <tcp_keepalive+0x20>
 8017892:	4b18      	ldr	r3, [pc, #96]	; (80178f4 <tcp_keepalive+0x74>)
 8017894:	f640 0224 	movw	r2, #2084	; 0x824
 8017898:	4917      	ldr	r1, [pc, #92]	; (80178f8 <tcp_keepalive+0x78>)
 801789a:	4818      	ldr	r0, [pc, #96]	; (80178fc <tcp_keepalive+0x7c>)
 801789c:	f003 fcb8 	bl	801b210 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 80178a0:	7dfb      	ldrb	r3, [r7, #23]
 80178a2:	b29c      	uxth	r4, r3
 80178a4:	687b      	ldr	r3, [r7, #4]
 80178a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80178a8:	3b01      	subs	r3, #1
 80178aa:	4618      	mov	r0, r3
 80178ac:	f7f8 fa21 	bl	800fcf2 <lwip_htonl>
 80178b0:	4603      	mov	r3, r0
 80178b2:	2200      	movs	r2, #0
 80178b4:	4621      	mov	r1, r4
 80178b6:	6878      	ldr	r0, [r7, #4]
 80178b8:	f7ff fe68 	bl	801758c <tcp_output_alloc_header>
 80178bc:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80178be:	693b      	ldr	r3, [r7, #16]
 80178c0:	2b00      	cmp	r3, #0
 80178c2:	d102      	bne.n	80178ca <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 80178c4:	f04f 33ff 	mov.w	r3, #4294967295
 80178c8:	e010      	b.n	80178ec <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80178ca:	7dfb      	ldrb	r3, [r7, #23]
 80178cc:	2200      	movs	r2, #0
 80178ce:	6939      	ldr	r1, [r7, #16]
 80178d0:	6878      	ldr	r0, [r7, #4]
 80178d2:	f7ff fe99 	bl	8017608 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80178d6:	687a      	ldr	r2, [r7, #4]
 80178d8:	687b      	ldr	r3, [r7, #4]
 80178da:	3304      	adds	r3, #4
 80178dc:	6939      	ldr	r1, [r7, #16]
 80178de:	6878      	ldr	r0, [r7, #4]
 80178e0:	f7ff fed0 	bl	8017684 <tcp_output_control_segment>
 80178e4:	4603      	mov	r3, r0
 80178e6:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80178e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80178ec:	4618      	mov	r0, r3
 80178ee:	371c      	adds	r7, #28
 80178f0:	46bd      	mov	sp, r7
 80178f2:	bd90      	pop	{r4, r7, pc}
 80178f4:	0801f640 	.word	0x0801f640
 80178f8:	0801fe1c 	.word	0x0801fe1c
 80178fc:	0801f694 	.word	0x0801f694

08017900 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8017900:	b590      	push	{r4, r7, lr}
 8017902:	b08b      	sub	sp, #44	; 0x2c
 8017904:	af00      	add	r7, sp, #0
 8017906:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8017908:	2300      	movs	r3, #0
 801790a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801790e:	687b      	ldr	r3, [r7, #4]
 8017910:	2b00      	cmp	r3, #0
 8017912:	d106      	bne.n	8017922 <tcp_zero_window_probe+0x22>
 8017914:	4b4c      	ldr	r3, [pc, #304]	; (8017a48 <tcp_zero_window_probe+0x148>)
 8017916:	f640 024f 	movw	r2, #2127	; 0x84f
 801791a:	494c      	ldr	r1, [pc, #304]	; (8017a4c <tcp_zero_window_probe+0x14c>)
 801791c:	484c      	ldr	r0, [pc, #304]	; (8017a50 <tcp_zero_window_probe+0x150>)
 801791e:	f003 fc77 	bl	801b210 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8017922:	687b      	ldr	r3, [r7, #4]
 8017924:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017926:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8017928:	6a3b      	ldr	r3, [r7, #32]
 801792a:	2b00      	cmp	r3, #0
 801792c:	d101      	bne.n	8017932 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801792e:	2300      	movs	r3, #0
 8017930:	e086      	b.n	8017a40 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8017932:	687b      	ldr	r3, [r7, #4]
 8017934:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8017938:	2bff      	cmp	r3, #255	; 0xff
 801793a:	d007      	beq.n	801794c <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801793c:	687b      	ldr	r3, [r7, #4]
 801793e:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8017942:	3301      	adds	r3, #1
 8017944:	b2da      	uxtb	r2, r3
 8017946:	687b      	ldr	r3, [r7, #4]
 8017948:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801794c:	6a3b      	ldr	r3, [r7, #32]
 801794e:	68db      	ldr	r3, [r3, #12]
 8017950:	899b      	ldrh	r3, [r3, #12]
 8017952:	b29b      	uxth	r3, r3
 8017954:	4618      	mov	r0, r3
 8017956:	f7f8 f9b7 	bl	800fcc8 <lwip_htons>
 801795a:	4603      	mov	r3, r0
 801795c:	b2db      	uxtb	r3, r3
 801795e:	f003 0301 	and.w	r3, r3, #1
 8017962:	2b00      	cmp	r3, #0
 8017964:	d005      	beq.n	8017972 <tcp_zero_window_probe+0x72>
 8017966:	6a3b      	ldr	r3, [r7, #32]
 8017968:	891b      	ldrh	r3, [r3, #8]
 801796a:	2b00      	cmp	r3, #0
 801796c:	d101      	bne.n	8017972 <tcp_zero_window_probe+0x72>
 801796e:	2301      	movs	r3, #1
 8017970:	e000      	b.n	8017974 <tcp_zero_window_probe+0x74>
 8017972:	2300      	movs	r3, #0
 8017974:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8017976:	7ffb      	ldrb	r3, [r7, #31]
 8017978:	2b00      	cmp	r3, #0
 801797a:	bf0c      	ite	eq
 801797c:	2301      	moveq	r3, #1
 801797e:	2300      	movne	r3, #0
 8017980:	b2db      	uxtb	r3, r3
 8017982:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8017984:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017988:	b299      	uxth	r1, r3
 801798a:	6a3b      	ldr	r3, [r7, #32]
 801798c:	68db      	ldr	r3, [r3, #12]
 801798e:	685b      	ldr	r3, [r3, #4]
 8017990:	8bba      	ldrh	r2, [r7, #28]
 8017992:	6878      	ldr	r0, [r7, #4]
 8017994:	f7ff fdfa 	bl	801758c <tcp_output_alloc_header>
 8017998:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801799a:	69bb      	ldr	r3, [r7, #24]
 801799c:	2b00      	cmp	r3, #0
 801799e:	d102      	bne.n	80179a6 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 80179a0:	f04f 33ff 	mov.w	r3, #4294967295
 80179a4:	e04c      	b.n	8017a40 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 80179a6:	69bb      	ldr	r3, [r7, #24]
 80179a8:	685b      	ldr	r3, [r3, #4]
 80179aa:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 80179ac:	7ffb      	ldrb	r3, [r7, #31]
 80179ae:	2b00      	cmp	r3, #0
 80179b0:	d011      	beq.n	80179d6 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 80179b2:	697b      	ldr	r3, [r7, #20]
 80179b4:	899b      	ldrh	r3, [r3, #12]
 80179b6:	b29b      	uxth	r3, r3
 80179b8:	b21b      	sxth	r3, r3
 80179ba:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80179be:	b21c      	sxth	r4, r3
 80179c0:	2011      	movs	r0, #17
 80179c2:	f7f8 f981 	bl	800fcc8 <lwip_htons>
 80179c6:	4603      	mov	r3, r0
 80179c8:	b21b      	sxth	r3, r3
 80179ca:	4323      	orrs	r3, r4
 80179cc:	b21b      	sxth	r3, r3
 80179ce:	b29a      	uxth	r2, r3
 80179d0:	697b      	ldr	r3, [r7, #20]
 80179d2:	819a      	strh	r2, [r3, #12]
 80179d4:	e010      	b.n	80179f8 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 80179d6:	69bb      	ldr	r3, [r7, #24]
 80179d8:	685b      	ldr	r3, [r3, #4]
 80179da:	3314      	adds	r3, #20
 80179dc:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 80179de:	6a3b      	ldr	r3, [r7, #32]
 80179e0:	6858      	ldr	r0, [r3, #4]
 80179e2:	6a3b      	ldr	r3, [r7, #32]
 80179e4:	685b      	ldr	r3, [r3, #4]
 80179e6:	891a      	ldrh	r2, [r3, #8]
 80179e8:	6a3b      	ldr	r3, [r7, #32]
 80179ea:	891b      	ldrh	r3, [r3, #8]
 80179ec:	1ad3      	subs	r3, r2, r3
 80179ee:	b29b      	uxth	r3, r3
 80179f0:	2201      	movs	r2, #1
 80179f2:	6939      	ldr	r1, [r7, #16]
 80179f4:	f7f9 ff56 	bl	80118a4 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 80179f8:	6a3b      	ldr	r3, [r7, #32]
 80179fa:	68db      	ldr	r3, [r3, #12]
 80179fc:	685b      	ldr	r3, [r3, #4]
 80179fe:	4618      	mov	r0, r3
 8017a00:	f7f8 f977 	bl	800fcf2 <lwip_htonl>
 8017a04:	4603      	mov	r3, r0
 8017a06:	3301      	adds	r3, #1
 8017a08:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8017a0a:	687b      	ldr	r3, [r7, #4]
 8017a0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8017a0e:	68fb      	ldr	r3, [r7, #12]
 8017a10:	1ad3      	subs	r3, r2, r3
 8017a12:	2b00      	cmp	r3, #0
 8017a14:	da02      	bge.n	8017a1c <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8017a16:	687b      	ldr	r3, [r7, #4]
 8017a18:	68fa      	ldr	r2, [r7, #12]
 8017a1a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8017a1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017a20:	2200      	movs	r2, #0
 8017a22:	69b9      	ldr	r1, [r7, #24]
 8017a24:	6878      	ldr	r0, [r7, #4]
 8017a26:	f7ff fdef 	bl	8017608 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8017a2a:	687a      	ldr	r2, [r7, #4]
 8017a2c:	687b      	ldr	r3, [r7, #4]
 8017a2e:	3304      	adds	r3, #4
 8017a30:	69b9      	ldr	r1, [r7, #24]
 8017a32:	6878      	ldr	r0, [r7, #4]
 8017a34:	f7ff fe26 	bl	8017684 <tcp_output_control_segment>
 8017a38:	4603      	mov	r3, r0
 8017a3a:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8017a3c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8017a40:	4618      	mov	r0, r3
 8017a42:	372c      	adds	r7, #44	; 0x2c
 8017a44:	46bd      	mov	sp, r7
 8017a46:	bd90      	pop	{r4, r7, pc}
 8017a48:	0801f640 	.word	0x0801f640
 8017a4c:	0801fe38 	.word	0x0801fe38
 8017a50:	0801f694 	.word	0x0801f694

08017a54 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8017a54:	b580      	push	{r7, lr}
 8017a56:	b082      	sub	sp, #8
 8017a58:	af00      	add	r7, sp, #0
 8017a5a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8017a5c:	f7fa f8a2 	bl	8011ba4 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8017a60:	4b0a      	ldr	r3, [pc, #40]	; (8017a8c <tcpip_tcp_timer+0x38>)
 8017a62:	681b      	ldr	r3, [r3, #0]
 8017a64:	2b00      	cmp	r3, #0
 8017a66:	d103      	bne.n	8017a70 <tcpip_tcp_timer+0x1c>
 8017a68:	4b09      	ldr	r3, [pc, #36]	; (8017a90 <tcpip_tcp_timer+0x3c>)
 8017a6a:	681b      	ldr	r3, [r3, #0]
 8017a6c:	2b00      	cmp	r3, #0
 8017a6e:	d005      	beq.n	8017a7c <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8017a70:	2200      	movs	r2, #0
 8017a72:	4908      	ldr	r1, [pc, #32]	; (8017a94 <tcpip_tcp_timer+0x40>)
 8017a74:	20fa      	movs	r0, #250	; 0xfa
 8017a76:	f000 f8f3 	bl	8017c60 <sys_timeout>
 8017a7a:	e003      	b.n	8017a84 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8017a7c:	4b06      	ldr	r3, [pc, #24]	; (8017a98 <tcpip_tcp_timer+0x44>)
 8017a7e:	2200      	movs	r2, #0
 8017a80:	601a      	str	r2, [r3, #0]
  }
}
 8017a82:	bf00      	nop
 8017a84:	bf00      	nop
 8017a86:	3708      	adds	r7, #8
 8017a88:	46bd      	mov	sp, r7
 8017a8a:	bd80      	pop	{r7, pc}
 8017a8c:	200071b0 	.word	0x200071b0
 8017a90:	200071b4 	.word	0x200071b4
 8017a94:	08017a55 	.word	0x08017a55
 8017a98:	200071fc 	.word	0x200071fc

08017a9c <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8017a9c:	b580      	push	{r7, lr}
 8017a9e:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8017aa0:	4b0a      	ldr	r3, [pc, #40]	; (8017acc <tcp_timer_needed+0x30>)
 8017aa2:	681b      	ldr	r3, [r3, #0]
 8017aa4:	2b00      	cmp	r3, #0
 8017aa6:	d10f      	bne.n	8017ac8 <tcp_timer_needed+0x2c>
 8017aa8:	4b09      	ldr	r3, [pc, #36]	; (8017ad0 <tcp_timer_needed+0x34>)
 8017aaa:	681b      	ldr	r3, [r3, #0]
 8017aac:	2b00      	cmp	r3, #0
 8017aae:	d103      	bne.n	8017ab8 <tcp_timer_needed+0x1c>
 8017ab0:	4b08      	ldr	r3, [pc, #32]	; (8017ad4 <tcp_timer_needed+0x38>)
 8017ab2:	681b      	ldr	r3, [r3, #0]
 8017ab4:	2b00      	cmp	r3, #0
 8017ab6:	d007      	beq.n	8017ac8 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8017ab8:	4b04      	ldr	r3, [pc, #16]	; (8017acc <tcp_timer_needed+0x30>)
 8017aba:	2201      	movs	r2, #1
 8017abc:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8017abe:	2200      	movs	r2, #0
 8017ac0:	4905      	ldr	r1, [pc, #20]	; (8017ad8 <tcp_timer_needed+0x3c>)
 8017ac2:	20fa      	movs	r0, #250	; 0xfa
 8017ac4:	f000 f8cc 	bl	8017c60 <sys_timeout>
  }
}
 8017ac8:	bf00      	nop
 8017aca:	bd80      	pop	{r7, pc}
 8017acc:	200071fc 	.word	0x200071fc
 8017ad0:	200071b0 	.word	0x200071b0
 8017ad4:	200071b4 	.word	0x200071b4
 8017ad8:	08017a55 	.word	0x08017a55

08017adc <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8017adc:	b580      	push	{r7, lr}
 8017ade:	b086      	sub	sp, #24
 8017ae0:	af00      	add	r7, sp, #0
 8017ae2:	60f8      	str	r0, [r7, #12]
 8017ae4:	60b9      	str	r1, [r7, #8]
 8017ae6:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8017ae8:	2006      	movs	r0, #6
 8017aea:	f7f8 fe0b 	bl	8010704 <memp_malloc>
 8017aee:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8017af0:	693b      	ldr	r3, [r7, #16]
 8017af2:	2b00      	cmp	r3, #0
 8017af4:	d109      	bne.n	8017b0a <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8017af6:	693b      	ldr	r3, [r7, #16]
 8017af8:	2b00      	cmp	r3, #0
 8017afa:	d151      	bne.n	8017ba0 <sys_timeout_abs+0xc4>
 8017afc:	4b2a      	ldr	r3, [pc, #168]	; (8017ba8 <sys_timeout_abs+0xcc>)
 8017afe:	22be      	movs	r2, #190	; 0xbe
 8017b00:	492a      	ldr	r1, [pc, #168]	; (8017bac <sys_timeout_abs+0xd0>)
 8017b02:	482b      	ldr	r0, [pc, #172]	; (8017bb0 <sys_timeout_abs+0xd4>)
 8017b04:	f003 fb84 	bl	801b210 <iprintf>
    return;
 8017b08:	e04a      	b.n	8017ba0 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8017b0a:	693b      	ldr	r3, [r7, #16]
 8017b0c:	2200      	movs	r2, #0
 8017b0e:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8017b10:	693b      	ldr	r3, [r7, #16]
 8017b12:	68ba      	ldr	r2, [r7, #8]
 8017b14:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8017b16:	693b      	ldr	r3, [r7, #16]
 8017b18:	687a      	ldr	r2, [r7, #4]
 8017b1a:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8017b1c:	693b      	ldr	r3, [r7, #16]
 8017b1e:	68fa      	ldr	r2, [r7, #12]
 8017b20:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8017b22:	4b24      	ldr	r3, [pc, #144]	; (8017bb4 <sys_timeout_abs+0xd8>)
 8017b24:	681b      	ldr	r3, [r3, #0]
 8017b26:	2b00      	cmp	r3, #0
 8017b28:	d103      	bne.n	8017b32 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8017b2a:	4a22      	ldr	r2, [pc, #136]	; (8017bb4 <sys_timeout_abs+0xd8>)
 8017b2c:	693b      	ldr	r3, [r7, #16]
 8017b2e:	6013      	str	r3, [r2, #0]
    return;
 8017b30:	e037      	b.n	8017ba2 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8017b32:	693b      	ldr	r3, [r7, #16]
 8017b34:	685a      	ldr	r2, [r3, #4]
 8017b36:	4b1f      	ldr	r3, [pc, #124]	; (8017bb4 <sys_timeout_abs+0xd8>)
 8017b38:	681b      	ldr	r3, [r3, #0]
 8017b3a:	685b      	ldr	r3, [r3, #4]
 8017b3c:	1ad3      	subs	r3, r2, r3
 8017b3e:	0fdb      	lsrs	r3, r3, #31
 8017b40:	f003 0301 	and.w	r3, r3, #1
 8017b44:	b2db      	uxtb	r3, r3
 8017b46:	2b00      	cmp	r3, #0
 8017b48:	d007      	beq.n	8017b5a <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8017b4a:	4b1a      	ldr	r3, [pc, #104]	; (8017bb4 <sys_timeout_abs+0xd8>)
 8017b4c:	681a      	ldr	r2, [r3, #0]
 8017b4e:	693b      	ldr	r3, [r7, #16]
 8017b50:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8017b52:	4a18      	ldr	r2, [pc, #96]	; (8017bb4 <sys_timeout_abs+0xd8>)
 8017b54:	693b      	ldr	r3, [r7, #16]
 8017b56:	6013      	str	r3, [r2, #0]
 8017b58:	e023      	b.n	8017ba2 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8017b5a:	4b16      	ldr	r3, [pc, #88]	; (8017bb4 <sys_timeout_abs+0xd8>)
 8017b5c:	681b      	ldr	r3, [r3, #0]
 8017b5e:	617b      	str	r3, [r7, #20]
 8017b60:	e01a      	b.n	8017b98 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8017b62:	697b      	ldr	r3, [r7, #20]
 8017b64:	681b      	ldr	r3, [r3, #0]
 8017b66:	2b00      	cmp	r3, #0
 8017b68:	d00b      	beq.n	8017b82 <sys_timeout_abs+0xa6>
 8017b6a:	693b      	ldr	r3, [r7, #16]
 8017b6c:	685a      	ldr	r2, [r3, #4]
 8017b6e:	697b      	ldr	r3, [r7, #20]
 8017b70:	681b      	ldr	r3, [r3, #0]
 8017b72:	685b      	ldr	r3, [r3, #4]
 8017b74:	1ad3      	subs	r3, r2, r3
 8017b76:	0fdb      	lsrs	r3, r3, #31
 8017b78:	f003 0301 	and.w	r3, r3, #1
 8017b7c:	b2db      	uxtb	r3, r3
 8017b7e:	2b00      	cmp	r3, #0
 8017b80:	d007      	beq.n	8017b92 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8017b82:	697b      	ldr	r3, [r7, #20]
 8017b84:	681a      	ldr	r2, [r3, #0]
 8017b86:	693b      	ldr	r3, [r7, #16]
 8017b88:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8017b8a:	697b      	ldr	r3, [r7, #20]
 8017b8c:	693a      	ldr	r2, [r7, #16]
 8017b8e:	601a      	str	r2, [r3, #0]
        break;
 8017b90:	e007      	b.n	8017ba2 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8017b92:	697b      	ldr	r3, [r7, #20]
 8017b94:	681b      	ldr	r3, [r3, #0]
 8017b96:	617b      	str	r3, [r7, #20]
 8017b98:	697b      	ldr	r3, [r7, #20]
 8017b9a:	2b00      	cmp	r3, #0
 8017b9c:	d1e1      	bne.n	8017b62 <sys_timeout_abs+0x86>
 8017b9e:	e000      	b.n	8017ba2 <sys_timeout_abs+0xc6>
    return;
 8017ba0:	bf00      	nop
      }
    }
  }
}
 8017ba2:	3718      	adds	r7, #24
 8017ba4:	46bd      	mov	sp, r7
 8017ba6:	bd80      	pop	{r7, pc}
 8017ba8:	0801fe5c 	.word	0x0801fe5c
 8017bac:	0801fe90 	.word	0x0801fe90
 8017bb0:	0801fed0 	.word	0x0801fed0
 8017bb4:	200071f4 	.word	0x200071f4

08017bb8 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8017bb8:	b580      	push	{r7, lr}
 8017bba:	b086      	sub	sp, #24
 8017bbc:	af00      	add	r7, sp, #0
 8017bbe:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8017bc0:	687b      	ldr	r3, [r7, #4]
 8017bc2:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8017bc4:	697b      	ldr	r3, [r7, #20]
 8017bc6:	685b      	ldr	r3, [r3, #4]
 8017bc8:	4798      	blx	r3

  now = sys_now();
 8017bca:	f7f7 fe35 	bl	800f838 <sys_now>
 8017bce:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8017bd0:	697b      	ldr	r3, [r7, #20]
 8017bd2:	681a      	ldr	r2, [r3, #0]
 8017bd4:	4b0f      	ldr	r3, [pc, #60]	; (8017c14 <lwip_cyclic_timer+0x5c>)
 8017bd6:	681b      	ldr	r3, [r3, #0]
 8017bd8:	4413      	add	r3, r2
 8017bda:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8017bdc:	68fa      	ldr	r2, [r7, #12]
 8017bde:	693b      	ldr	r3, [r7, #16]
 8017be0:	1ad3      	subs	r3, r2, r3
 8017be2:	0fdb      	lsrs	r3, r3, #31
 8017be4:	f003 0301 	and.w	r3, r3, #1
 8017be8:	b2db      	uxtb	r3, r3
 8017bea:	2b00      	cmp	r3, #0
 8017bec:	d009      	beq.n	8017c02 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8017bee:	697b      	ldr	r3, [r7, #20]
 8017bf0:	681a      	ldr	r2, [r3, #0]
 8017bf2:	693b      	ldr	r3, [r7, #16]
 8017bf4:	4413      	add	r3, r2
 8017bf6:	687a      	ldr	r2, [r7, #4]
 8017bf8:	4907      	ldr	r1, [pc, #28]	; (8017c18 <lwip_cyclic_timer+0x60>)
 8017bfa:	4618      	mov	r0, r3
 8017bfc:	f7ff ff6e 	bl	8017adc <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8017c00:	e004      	b.n	8017c0c <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8017c02:	687a      	ldr	r2, [r7, #4]
 8017c04:	4904      	ldr	r1, [pc, #16]	; (8017c18 <lwip_cyclic_timer+0x60>)
 8017c06:	68f8      	ldr	r0, [r7, #12]
 8017c08:	f7ff ff68 	bl	8017adc <sys_timeout_abs>
}
 8017c0c:	bf00      	nop
 8017c0e:	3718      	adds	r7, #24
 8017c10:	46bd      	mov	sp, r7
 8017c12:	bd80      	pop	{r7, pc}
 8017c14:	200071f8 	.word	0x200071f8
 8017c18:	08017bb9 	.word	0x08017bb9

08017c1c <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8017c1c:	b580      	push	{r7, lr}
 8017c1e:	b082      	sub	sp, #8
 8017c20:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8017c22:	2301      	movs	r3, #1
 8017c24:	607b      	str	r3, [r7, #4]
 8017c26:	e00e      	b.n	8017c46 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8017c28:	4a0b      	ldr	r2, [pc, #44]	; (8017c58 <sys_timeouts_init+0x3c>)
 8017c2a:	687b      	ldr	r3, [r7, #4]
 8017c2c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8017c30:	687b      	ldr	r3, [r7, #4]
 8017c32:	00db      	lsls	r3, r3, #3
 8017c34:	4a08      	ldr	r2, [pc, #32]	; (8017c58 <sys_timeouts_init+0x3c>)
 8017c36:	4413      	add	r3, r2
 8017c38:	461a      	mov	r2, r3
 8017c3a:	4908      	ldr	r1, [pc, #32]	; (8017c5c <sys_timeouts_init+0x40>)
 8017c3c:	f000 f810 	bl	8017c60 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8017c40:	687b      	ldr	r3, [r7, #4]
 8017c42:	3301      	adds	r3, #1
 8017c44:	607b      	str	r3, [r7, #4]
 8017c46:	687b      	ldr	r3, [r7, #4]
 8017c48:	2b02      	cmp	r3, #2
 8017c4a:	d9ed      	bls.n	8017c28 <sys_timeouts_init+0xc>
  }
}
 8017c4c:	bf00      	nop
 8017c4e:	bf00      	nop
 8017c50:	3708      	adds	r7, #8
 8017c52:	46bd      	mov	sp, r7
 8017c54:	bd80      	pop	{r7, pc}
 8017c56:	bf00      	nop
 8017c58:	08020a8c 	.word	0x08020a8c
 8017c5c:	08017bb9 	.word	0x08017bb9

08017c60 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8017c60:	b580      	push	{r7, lr}
 8017c62:	b086      	sub	sp, #24
 8017c64:	af00      	add	r7, sp, #0
 8017c66:	60f8      	str	r0, [r7, #12]
 8017c68:	60b9      	str	r1, [r7, #8]
 8017c6a:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8017c6c:	68fb      	ldr	r3, [r7, #12]
 8017c6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8017c72:	d306      	bcc.n	8017c82 <sys_timeout+0x22>
 8017c74:	4b0a      	ldr	r3, [pc, #40]	; (8017ca0 <sys_timeout+0x40>)
 8017c76:	f240 1229 	movw	r2, #297	; 0x129
 8017c7a:	490a      	ldr	r1, [pc, #40]	; (8017ca4 <sys_timeout+0x44>)
 8017c7c:	480a      	ldr	r0, [pc, #40]	; (8017ca8 <sys_timeout+0x48>)
 8017c7e:	f003 fac7 	bl	801b210 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8017c82:	f7f7 fdd9 	bl	800f838 <sys_now>
 8017c86:	4602      	mov	r2, r0
 8017c88:	68fb      	ldr	r3, [r7, #12]
 8017c8a:	4413      	add	r3, r2
 8017c8c:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8017c8e:	687a      	ldr	r2, [r7, #4]
 8017c90:	68b9      	ldr	r1, [r7, #8]
 8017c92:	6978      	ldr	r0, [r7, #20]
 8017c94:	f7ff ff22 	bl	8017adc <sys_timeout_abs>
#endif
}
 8017c98:	bf00      	nop
 8017c9a:	3718      	adds	r7, #24
 8017c9c:	46bd      	mov	sp, r7
 8017c9e:	bd80      	pop	{r7, pc}
 8017ca0:	0801fe5c 	.word	0x0801fe5c
 8017ca4:	0801fef8 	.word	0x0801fef8
 8017ca8:	0801fed0 	.word	0x0801fed0

08017cac <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8017cac:	b580      	push	{r7, lr}
 8017cae:	b084      	sub	sp, #16
 8017cb0:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8017cb2:	f7f7 fdc1 	bl	800f838 <sys_now>
 8017cb6:	60f8      	str	r0, [r7, #12]
  do {
    struct sys_timeo *tmptimeout;
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();
 8017cb8:	4b1a      	ldr	r3, [pc, #104]	; (8017d24 <sys_check_timeouts+0x78>)
 8017cba:	781b      	ldrb	r3, [r3, #0]
 8017cbc:	b2db      	uxtb	r3, r3
 8017cbe:	2b00      	cmp	r3, #0
 8017cc0:	d001      	beq.n	8017cc6 <sys_check_timeouts+0x1a>
 8017cc2:	f7f9 f8cb 	bl	8010e5c <pbuf_free_ooseq>

    tmptimeout = next_timeout;
 8017cc6:	4b18      	ldr	r3, [pc, #96]	; (8017d28 <sys_check_timeouts+0x7c>)
 8017cc8:	681b      	ldr	r3, [r3, #0]
 8017cca:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8017ccc:	68bb      	ldr	r3, [r7, #8]
 8017cce:	2b00      	cmp	r3, #0
 8017cd0:	d022      	beq.n	8017d18 <sys_check_timeouts+0x6c>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8017cd2:	68bb      	ldr	r3, [r7, #8]
 8017cd4:	685b      	ldr	r3, [r3, #4]
 8017cd6:	68fa      	ldr	r2, [r7, #12]
 8017cd8:	1ad3      	subs	r3, r2, r3
 8017cda:	0fdb      	lsrs	r3, r3, #31
 8017cdc:	f003 0301 	and.w	r3, r3, #1
 8017ce0:	b2db      	uxtb	r3, r3
 8017ce2:	2b00      	cmp	r3, #0
 8017ce4:	d11a      	bne.n	8017d1c <sys_check_timeouts+0x70>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8017ce6:	68bb      	ldr	r3, [r7, #8]
 8017ce8:	681b      	ldr	r3, [r3, #0]
 8017cea:	4a0f      	ldr	r2, [pc, #60]	; (8017d28 <sys_check_timeouts+0x7c>)
 8017cec:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8017cee:	68bb      	ldr	r3, [r7, #8]
 8017cf0:	689b      	ldr	r3, [r3, #8]
 8017cf2:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8017cf4:	68bb      	ldr	r3, [r7, #8]
 8017cf6:	68db      	ldr	r3, [r3, #12]
 8017cf8:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8017cfa:	68bb      	ldr	r3, [r7, #8]
 8017cfc:	685b      	ldr	r3, [r3, #4]
 8017cfe:	4a0b      	ldr	r2, [pc, #44]	; (8017d2c <sys_check_timeouts+0x80>)
 8017d00:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8017d02:	68b9      	ldr	r1, [r7, #8]
 8017d04:	2006      	movs	r0, #6
 8017d06:	f7f8 fd6d 	bl	80107e4 <memp_free>
    if (handler != NULL) {
 8017d0a:	687b      	ldr	r3, [r7, #4]
 8017d0c:	2b00      	cmp	r3, #0
 8017d0e:	d0d3      	beq.n	8017cb8 <sys_check_timeouts+0xc>
      handler(arg);
 8017d10:	687b      	ldr	r3, [r7, #4]
 8017d12:	6838      	ldr	r0, [r7, #0]
 8017d14:	4798      	blx	r3
  do {
 8017d16:	e7cf      	b.n	8017cb8 <sys_check_timeouts+0xc>
      return;
 8017d18:	bf00      	nop
 8017d1a:	e000      	b.n	8017d1e <sys_check_timeouts+0x72>
      return;
 8017d1c:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8017d1e:	3710      	adds	r7, #16
 8017d20:	46bd      	mov	sp, r7
 8017d22:	bd80      	pop	{r7, pc}
 8017d24:	200071a1 	.word	0x200071a1
 8017d28:	200071f4 	.word	0x200071f4
 8017d2c:	200071f8 	.word	0x200071f8

08017d30 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8017d30:	b580      	push	{r7, lr}
 8017d32:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8017d34:	f002 fd32 	bl	801a79c <rand>
 8017d38:	4603      	mov	r3, r0
 8017d3a:	b29b      	uxth	r3, r3
 8017d3c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8017d40:	b29b      	uxth	r3, r3
 8017d42:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8017d46:	b29a      	uxth	r2, r3
 8017d48:	4b01      	ldr	r3, [pc, #4]	; (8017d50 <udp_init+0x20>)
 8017d4a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8017d4c:	bf00      	nop
 8017d4e:	bd80      	pop	{r7, pc}
 8017d50:	20000060 	.word	0x20000060

08017d54 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8017d54:	b580      	push	{r7, lr}
 8017d56:	b084      	sub	sp, #16
 8017d58:	af00      	add	r7, sp, #0
 8017d5a:	60f8      	str	r0, [r7, #12]
 8017d5c:	60b9      	str	r1, [r7, #8]
 8017d5e:	4613      	mov	r3, r2
 8017d60:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8017d62:	68fb      	ldr	r3, [r7, #12]
 8017d64:	2b00      	cmp	r3, #0
 8017d66:	d105      	bne.n	8017d74 <udp_input_local_match+0x20>
 8017d68:	4b27      	ldr	r3, [pc, #156]	; (8017e08 <udp_input_local_match+0xb4>)
 8017d6a:	2287      	movs	r2, #135	; 0x87
 8017d6c:	4927      	ldr	r1, [pc, #156]	; (8017e0c <udp_input_local_match+0xb8>)
 8017d6e:	4828      	ldr	r0, [pc, #160]	; (8017e10 <udp_input_local_match+0xbc>)
 8017d70:	f003 fa4e 	bl	801b210 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8017d74:	68bb      	ldr	r3, [r7, #8]
 8017d76:	2b00      	cmp	r3, #0
 8017d78:	d105      	bne.n	8017d86 <udp_input_local_match+0x32>
 8017d7a:	4b23      	ldr	r3, [pc, #140]	; (8017e08 <udp_input_local_match+0xb4>)
 8017d7c:	2288      	movs	r2, #136	; 0x88
 8017d7e:	4925      	ldr	r1, [pc, #148]	; (8017e14 <udp_input_local_match+0xc0>)
 8017d80:	4823      	ldr	r0, [pc, #140]	; (8017e10 <udp_input_local_match+0xbc>)
 8017d82:	f003 fa45 	bl	801b210 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017d86:	68fb      	ldr	r3, [r7, #12]
 8017d88:	7a1b      	ldrb	r3, [r3, #8]
 8017d8a:	2b00      	cmp	r3, #0
 8017d8c:	d00b      	beq.n	8017da6 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017d8e:	68fb      	ldr	r3, [r7, #12]
 8017d90:	7a1a      	ldrb	r2, [r3, #8]
 8017d92:	4b21      	ldr	r3, [pc, #132]	; (8017e18 <udp_input_local_match+0xc4>)
 8017d94:	685b      	ldr	r3, [r3, #4]
 8017d96:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8017d9a:	3301      	adds	r3, #1
 8017d9c:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017d9e:	429a      	cmp	r2, r3
 8017da0:	d001      	beq.n	8017da6 <udp_input_local_match+0x52>
    return 0;
 8017da2:	2300      	movs	r3, #0
 8017da4:	e02b      	b.n	8017dfe <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8017da6:	79fb      	ldrb	r3, [r7, #7]
 8017da8:	2b00      	cmp	r3, #0
 8017daa:	d018      	beq.n	8017dde <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8017dac:	68fb      	ldr	r3, [r7, #12]
 8017dae:	2b00      	cmp	r3, #0
 8017db0:	d013      	beq.n	8017dda <udp_input_local_match+0x86>
 8017db2:	68fb      	ldr	r3, [r7, #12]
 8017db4:	681b      	ldr	r3, [r3, #0]
 8017db6:	2b00      	cmp	r3, #0
 8017db8:	d00f      	beq.n	8017dda <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8017dba:	4b17      	ldr	r3, [pc, #92]	; (8017e18 <udp_input_local_match+0xc4>)
 8017dbc:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8017dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017dc2:	d00a      	beq.n	8017dda <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8017dc4:	68fb      	ldr	r3, [r7, #12]
 8017dc6:	681a      	ldr	r2, [r3, #0]
 8017dc8:	4b13      	ldr	r3, [pc, #76]	; (8017e18 <udp_input_local_match+0xc4>)
 8017dca:	695b      	ldr	r3, [r3, #20]
 8017dcc:	405a      	eors	r2, r3
 8017dce:	68bb      	ldr	r3, [r7, #8]
 8017dd0:	3308      	adds	r3, #8
 8017dd2:	681b      	ldr	r3, [r3, #0]
 8017dd4:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8017dd6:	2b00      	cmp	r3, #0
 8017dd8:	d110      	bne.n	8017dfc <udp_input_local_match+0xa8>
          return 1;
 8017dda:	2301      	movs	r3, #1
 8017ddc:	e00f      	b.n	8017dfe <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8017dde:	68fb      	ldr	r3, [r7, #12]
 8017de0:	2b00      	cmp	r3, #0
 8017de2:	d009      	beq.n	8017df8 <udp_input_local_match+0xa4>
 8017de4:	68fb      	ldr	r3, [r7, #12]
 8017de6:	681b      	ldr	r3, [r3, #0]
 8017de8:	2b00      	cmp	r3, #0
 8017dea:	d005      	beq.n	8017df8 <udp_input_local_match+0xa4>
 8017dec:	68fb      	ldr	r3, [r7, #12]
 8017dee:	681a      	ldr	r2, [r3, #0]
 8017df0:	4b09      	ldr	r3, [pc, #36]	; (8017e18 <udp_input_local_match+0xc4>)
 8017df2:	695b      	ldr	r3, [r3, #20]
 8017df4:	429a      	cmp	r2, r3
 8017df6:	d101      	bne.n	8017dfc <udp_input_local_match+0xa8>
        return 1;
 8017df8:	2301      	movs	r3, #1
 8017dfa:	e000      	b.n	8017dfe <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8017dfc:	2300      	movs	r3, #0
}
 8017dfe:	4618      	mov	r0, r3
 8017e00:	3710      	adds	r7, #16
 8017e02:	46bd      	mov	sp, r7
 8017e04:	bd80      	pop	{r7, pc}
 8017e06:	bf00      	nop
 8017e08:	0801ff44 	.word	0x0801ff44
 8017e0c:	0801ff74 	.word	0x0801ff74
 8017e10:	0801ff98 	.word	0x0801ff98
 8017e14:	0801ffc0 	.word	0x0801ffc0
 8017e18:	200008c8 	.word	0x200008c8

08017e1c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8017e1c:	b590      	push	{r4, r7, lr}
 8017e1e:	b08d      	sub	sp, #52	; 0x34
 8017e20:	af02      	add	r7, sp, #8
 8017e22:	6078      	str	r0, [r7, #4]
 8017e24:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8017e26:	2300      	movs	r3, #0
 8017e28:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8017e2a:	687b      	ldr	r3, [r7, #4]
 8017e2c:	2b00      	cmp	r3, #0
 8017e2e:	d105      	bne.n	8017e3c <udp_input+0x20>
 8017e30:	4b7c      	ldr	r3, [pc, #496]	; (8018024 <udp_input+0x208>)
 8017e32:	22cf      	movs	r2, #207	; 0xcf
 8017e34:	497c      	ldr	r1, [pc, #496]	; (8018028 <udp_input+0x20c>)
 8017e36:	487d      	ldr	r0, [pc, #500]	; (801802c <udp_input+0x210>)
 8017e38:	f003 f9ea 	bl	801b210 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8017e3c:	683b      	ldr	r3, [r7, #0]
 8017e3e:	2b00      	cmp	r3, #0
 8017e40:	d105      	bne.n	8017e4e <udp_input+0x32>
 8017e42:	4b78      	ldr	r3, [pc, #480]	; (8018024 <udp_input+0x208>)
 8017e44:	22d0      	movs	r2, #208	; 0xd0
 8017e46:	497a      	ldr	r1, [pc, #488]	; (8018030 <udp_input+0x214>)
 8017e48:	4878      	ldr	r0, [pc, #480]	; (801802c <udp_input+0x210>)
 8017e4a:	f003 f9e1 	bl	801b210 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8017e4e:	687b      	ldr	r3, [r7, #4]
 8017e50:	895b      	ldrh	r3, [r3, #10]
 8017e52:	2b07      	cmp	r3, #7
 8017e54:	d803      	bhi.n	8017e5e <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8017e56:	6878      	ldr	r0, [r7, #4]
 8017e58:	f7f9 fb3a 	bl	80114d0 <pbuf_free>
    goto end;
 8017e5c:	e0de      	b.n	801801c <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8017e5e:	687b      	ldr	r3, [r7, #4]
 8017e60:	685b      	ldr	r3, [r3, #4]
 8017e62:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8017e64:	4b73      	ldr	r3, [pc, #460]	; (8018034 <udp_input+0x218>)
 8017e66:	695b      	ldr	r3, [r3, #20]
 8017e68:	4a72      	ldr	r2, [pc, #456]	; (8018034 <udp_input+0x218>)
 8017e6a:	6812      	ldr	r2, [r2, #0]
 8017e6c:	4611      	mov	r1, r2
 8017e6e:	4618      	mov	r0, r3
 8017e70:	f001 fcae 	bl	80197d0 <ip4_addr_isbroadcast_u32>
 8017e74:	4603      	mov	r3, r0
 8017e76:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8017e78:	697b      	ldr	r3, [r7, #20]
 8017e7a:	881b      	ldrh	r3, [r3, #0]
 8017e7c:	b29b      	uxth	r3, r3
 8017e7e:	4618      	mov	r0, r3
 8017e80:	f7f7 ff22 	bl	800fcc8 <lwip_htons>
 8017e84:	4603      	mov	r3, r0
 8017e86:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8017e88:	697b      	ldr	r3, [r7, #20]
 8017e8a:	885b      	ldrh	r3, [r3, #2]
 8017e8c:	b29b      	uxth	r3, r3
 8017e8e:	4618      	mov	r0, r3
 8017e90:	f7f7 ff1a 	bl	800fcc8 <lwip_htons>
 8017e94:	4603      	mov	r3, r0
 8017e96:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8017e98:	2300      	movs	r3, #0
 8017e9a:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8017e9c:	2300      	movs	r3, #0
 8017e9e:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8017ea0:	2300      	movs	r3, #0
 8017ea2:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017ea4:	4b64      	ldr	r3, [pc, #400]	; (8018038 <udp_input+0x21c>)
 8017ea6:	681b      	ldr	r3, [r3, #0]
 8017ea8:	627b      	str	r3, [r7, #36]	; 0x24
 8017eaa:	e054      	b.n	8017f56 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8017eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017eae:	8a5b      	ldrh	r3, [r3, #18]
 8017eb0:	89fa      	ldrh	r2, [r7, #14]
 8017eb2:	429a      	cmp	r2, r3
 8017eb4:	d14a      	bne.n	8017f4c <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8017eb6:	7cfb      	ldrb	r3, [r7, #19]
 8017eb8:	461a      	mov	r2, r3
 8017eba:	6839      	ldr	r1, [r7, #0]
 8017ebc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017ebe:	f7ff ff49 	bl	8017d54 <udp_input_local_match>
 8017ec2:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8017ec4:	2b00      	cmp	r3, #0
 8017ec6:	d041      	beq.n	8017f4c <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8017ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017eca:	7c1b      	ldrb	r3, [r3, #16]
 8017ecc:	f003 0304 	and.w	r3, r3, #4
 8017ed0:	2b00      	cmp	r3, #0
 8017ed2:	d11d      	bne.n	8017f10 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8017ed4:	69fb      	ldr	r3, [r7, #28]
 8017ed6:	2b00      	cmp	r3, #0
 8017ed8:	d102      	bne.n	8017ee0 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8017eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017edc:	61fb      	str	r3, [r7, #28]
 8017ede:	e017      	b.n	8017f10 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8017ee0:	7cfb      	ldrb	r3, [r7, #19]
 8017ee2:	2b00      	cmp	r3, #0
 8017ee4:	d014      	beq.n	8017f10 <udp_input+0xf4>
 8017ee6:	4b53      	ldr	r3, [pc, #332]	; (8018034 <udp_input+0x218>)
 8017ee8:	695b      	ldr	r3, [r3, #20]
 8017eea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017eee:	d10f      	bne.n	8017f10 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8017ef0:	69fb      	ldr	r3, [r7, #28]
 8017ef2:	681a      	ldr	r2, [r3, #0]
 8017ef4:	683b      	ldr	r3, [r7, #0]
 8017ef6:	3304      	adds	r3, #4
 8017ef8:	681b      	ldr	r3, [r3, #0]
 8017efa:	429a      	cmp	r2, r3
 8017efc:	d008      	beq.n	8017f10 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8017efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f00:	681a      	ldr	r2, [r3, #0]
 8017f02:	683b      	ldr	r3, [r7, #0]
 8017f04:	3304      	adds	r3, #4
 8017f06:	681b      	ldr	r3, [r3, #0]
 8017f08:	429a      	cmp	r2, r3
 8017f0a:	d101      	bne.n	8017f10 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8017f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f0e:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8017f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f12:	8a9b      	ldrh	r3, [r3, #20]
 8017f14:	8a3a      	ldrh	r2, [r7, #16]
 8017f16:	429a      	cmp	r2, r3
 8017f18:	d118      	bne.n	8017f4c <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8017f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f1c:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8017f1e:	2b00      	cmp	r3, #0
 8017f20:	d005      	beq.n	8017f2e <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8017f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f24:	685a      	ldr	r2, [r3, #4]
 8017f26:	4b43      	ldr	r3, [pc, #268]	; (8018034 <udp_input+0x218>)
 8017f28:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8017f2a:	429a      	cmp	r2, r3
 8017f2c:	d10e      	bne.n	8017f4c <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8017f2e:	6a3b      	ldr	r3, [r7, #32]
 8017f30:	2b00      	cmp	r3, #0
 8017f32:	d014      	beq.n	8017f5e <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8017f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f36:	68da      	ldr	r2, [r3, #12]
 8017f38:	6a3b      	ldr	r3, [r7, #32]
 8017f3a:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8017f3c:	4b3e      	ldr	r3, [pc, #248]	; (8018038 <udp_input+0x21c>)
 8017f3e:	681a      	ldr	r2, [r3, #0]
 8017f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f42:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8017f44:	4a3c      	ldr	r2, [pc, #240]	; (8018038 <udp_input+0x21c>)
 8017f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f48:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8017f4a:	e008      	b.n	8017f5e <udp_input+0x142>
      }
    }

    prev = pcb;
 8017f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f4e:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f52:	68db      	ldr	r3, [r3, #12]
 8017f54:	627b      	str	r3, [r7, #36]	; 0x24
 8017f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f58:	2b00      	cmp	r3, #0
 8017f5a:	d1a7      	bne.n	8017eac <udp_input+0x90>
 8017f5c:	e000      	b.n	8017f60 <udp_input+0x144>
        break;
 8017f5e:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8017f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f62:	2b00      	cmp	r3, #0
 8017f64:	d101      	bne.n	8017f6a <udp_input+0x14e>
    pcb = uncon_pcb;
 8017f66:	69fb      	ldr	r3, [r7, #28]
 8017f68:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8017f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017f6c:	2b00      	cmp	r3, #0
 8017f6e:	d002      	beq.n	8017f76 <udp_input+0x15a>
    for_us = 1;
 8017f70:	2301      	movs	r3, #1
 8017f72:	76fb      	strb	r3, [r7, #27]
 8017f74:	e00a      	b.n	8017f8c <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8017f76:	683b      	ldr	r3, [r7, #0]
 8017f78:	3304      	adds	r3, #4
 8017f7a:	681a      	ldr	r2, [r3, #0]
 8017f7c:	4b2d      	ldr	r3, [pc, #180]	; (8018034 <udp_input+0x218>)
 8017f7e:	695b      	ldr	r3, [r3, #20]
 8017f80:	429a      	cmp	r2, r3
 8017f82:	bf0c      	ite	eq
 8017f84:	2301      	moveq	r3, #1
 8017f86:	2300      	movne	r3, #0
 8017f88:	b2db      	uxtb	r3, r3
 8017f8a:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8017f8c:	7efb      	ldrb	r3, [r7, #27]
 8017f8e:	2b00      	cmp	r3, #0
 8017f90:	d041      	beq.n	8018016 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8017f92:	2108      	movs	r1, #8
 8017f94:	6878      	ldr	r0, [r7, #4]
 8017f96:	f7f9 fa15 	bl	80113c4 <pbuf_remove_header>
 8017f9a:	4603      	mov	r3, r0
 8017f9c:	2b00      	cmp	r3, #0
 8017f9e:	d00a      	beq.n	8017fb6 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8017fa0:	4b20      	ldr	r3, [pc, #128]	; (8018024 <udp_input+0x208>)
 8017fa2:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8017fa6:	4925      	ldr	r1, [pc, #148]	; (801803c <udp_input+0x220>)
 8017fa8:	4820      	ldr	r0, [pc, #128]	; (801802c <udp_input+0x210>)
 8017faa:	f003 f931 	bl	801b210 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8017fae:	6878      	ldr	r0, [r7, #4]
 8017fb0:	f7f9 fa8e 	bl	80114d0 <pbuf_free>
      goto end;
 8017fb4:	e032      	b.n	801801c <udp_input+0x200>
    }

    if (pcb != NULL) {
 8017fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017fb8:	2b00      	cmp	r3, #0
 8017fba:	d012      	beq.n	8017fe2 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8017fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017fbe:	699b      	ldr	r3, [r3, #24]
 8017fc0:	2b00      	cmp	r3, #0
 8017fc2:	d00a      	beq.n	8017fda <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8017fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017fc6:	699c      	ldr	r4, [r3, #24]
 8017fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017fca:	69d8      	ldr	r0, [r3, #28]
 8017fcc:	8a3b      	ldrh	r3, [r7, #16]
 8017fce:	9300      	str	r3, [sp, #0]
 8017fd0:	4b1b      	ldr	r3, [pc, #108]	; (8018040 <udp_input+0x224>)
 8017fd2:	687a      	ldr	r2, [r7, #4]
 8017fd4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017fd6:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8017fd8:	e021      	b.n	801801e <udp_input+0x202>
        pbuf_free(p);
 8017fda:	6878      	ldr	r0, [r7, #4]
 8017fdc:	f7f9 fa78 	bl	80114d0 <pbuf_free>
        goto end;
 8017fe0:	e01c      	b.n	801801c <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8017fe2:	7cfb      	ldrb	r3, [r7, #19]
 8017fe4:	2b00      	cmp	r3, #0
 8017fe6:	d112      	bne.n	801800e <udp_input+0x1f2>
 8017fe8:	4b12      	ldr	r3, [pc, #72]	; (8018034 <udp_input+0x218>)
 8017fea:	695b      	ldr	r3, [r3, #20]
 8017fec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017ff0:	2be0      	cmp	r3, #224	; 0xe0
 8017ff2:	d00c      	beq.n	801800e <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8017ff4:	4b0f      	ldr	r3, [pc, #60]	; (8018034 <udp_input+0x218>)
 8017ff6:	899b      	ldrh	r3, [r3, #12]
 8017ff8:	3308      	adds	r3, #8
 8017ffa:	b29b      	uxth	r3, r3
 8017ffc:	b21b      	sxth	r3, r3
 8017ffe:	4619      	mov	r1, r3
 8018000:	6878      	ldr	r0, [r7, #4]
 8018002:	f7f9 fa52 	bl	80114aa <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8018006:	2103      	movs	r1, #3
 8018008:	6878      	ldr	r0, [r7, #4]
 801800a:	f001 f8b7 	bl	801917c <icmp_dest_unreach>
      pbuf_free(p);
 801800e:	6878      	ldr	r0, [r7, #4]
 8018010:	f7f9 fa5e 	bl	80114d0 <pbuf_free>
  return;
 8018014:	e003      	b.n	801801e <udp_input+0x202>
    pbuf_free(p);
 8018016:	6878      	ldr	r0, [r7, #4]
 8018018:	f7f9 fa5a 	bl	80114d0 <pbuf_free>
  return;
 801801c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801801e:	372c      	adds	r7, #44	; 0x2c
 8018020:	46bd      	mov	sp, r7
 8018022:	bd90      	pop	{r4, r7, pc}
 8018024:	0801ff44 	.word	0x0801ff44
 8018028:	0801ffe8 	.word	0x0801ffe8
 801802c:	0801ff98 	.word	0x0801ff98
 8018030:	08020000 	.word	0x08020000
 8018034:	200008c8 	.word	0x200008c8
 8018038:	20007200 	.word	0x20007200
 801803c:	0802001c 	.word	0x0802001c
 8018040:	200008d8 	.word	0x200008d8

08018044 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8018044:	b480      	push	{r7}
 8018046:	b085      	sub	sp, #20
 8018048:	af00      	add	r7, sp, #0
 801804a:	6078      	str	r0, [r7, #4]
 801804c:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801804e:	687b      	ldr	r3, [r7, #4]
 8018050:	2b00      	cmp	r3, #0
 8018052:	d01e      	beq.n	8018092 <udp_netif_ip_addr_changed+0x4e>
 8018054:	687b      	ldr	r3, [r7, #4]
 8018056:	681b      	ldr	r3, [r3, #0]
 8018058:	2b00      	cmp	r3, #0
 801805a:	d01a      	beq.n	8018092 <udp_netif_ip_addr_changed+0x4e>
 801805c:	683b      	ldr	r3, [r7, #0]
 801805e:	2b00      	cmp	r3, #0
 8018060:	d017      	beq.n	8018092 <udp_netif_ip_addr_changed+0x4e>
 8018062:	683b      	ldr	r3, [r7, #0]
 8018064:	681b      	ldr	r3, [r3, #0]
 8018066:	2b00      	cmp	r3, #0
 8018068:	d013      	beq.n	8018092 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801806a:	4b0d      	ldr	r3, [pc, #52]	; (80180a0 <udp_netif_ip_addr_changed+0x5c>)
 801806c:	681b      	ldr	r3, [r3, #0]
 801806e:	60fb      	str	r3, [r7, #12]
 8018070:	e00c      	b.n	801808c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8018072:	68fb      	ldr	r3, [r7, #12]
 8018074:	681a      	ldr	r2, [r3, #0]
 8018076:	687b      	ldr	r3, [r7, #4]
 8018078:	681b      	ldr	r3, [r3, #0]
 801807a:	429a      	cmp	r2, r3
 801807c:	d103      	bne.n	8018086 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801807e:	683b      	ldr	r3, [r7, #0]
 8018080:	681a      	ldr	r2, [r3, #0]
 8018082:	68fb      	ldr	r3, [r7, #12]
 8018084:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8018086:	68fb      	ldr	r3, [r7, #12]
 8018088:	68db      	ldr	r3, [r3, #12]
 801808a:	60fb      	str	r3, [r7, #12]
 801808c:	68fb      	ldr	r3, [r7, #12]
 801808e:	2b00      	cmp	r3, #0
 8018090:	d1ef      	bne.n	8018072 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8018092:	bf00      	nop
 8018094:	3714      	adds	r7, #20
 8018096:	46bd      	mov	sp, r7
 8018098:	f85d 7b04 	ldr.w	r7, [sp], #4
 801809c:	4770      	bx	lr
 801809e:	bf00      	nop
 80180a0:	20007200 	.word	0x20007200

080180a4 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 80180a4:	b580      	push	{r7, lr}
 80180a6:	b082      	sub	sp, #8
 80180a8:	af00      	add	r7, sp, #0
 80180aa:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 80180ac:	4915      	ldr	r1, [pc, #84]	; (8018104 <etharp_free_entry+0x60>)
 80180ae:	687a      	ldr	r2, [r7, #4]
 80180b0:	4613      	mov	r3, r2
 80180b2:	005b      	lsls	r3, r3, #1
 80180b4:	4413      	add	r3, r2
 80180b6:	00db      	lsls	r3, r3, #3
 80180b8:	440b      	add	r3, r1
 80180ba:	681b      	ldr	r3, [r3, #0]
 80180bc:	2b00      	cmp	r3, #0
 80180be:	d013      	beq.n	80180e8 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80180c0:	4910      	ldr	r1, [pc, #64]	; (8018104 <etharp_free_entry+0x60>)
 80180c2:	687a      	ldr	r2, [r7, #4]
 80180c4:	4613      	mov	r3, r2
 80180c6:	005b      	lsls	r3, r3, #1
 80180c8:	4413      	add	r3, r2
 80180ca:	00db      	lsls	r3, r3, #3
 80180cc:	440b      	add	r3, r1
 80180ce:	681b      	ldr	r3, [r3, #0]
 80180d0:	4618      	mov	r0, r3
 80180d2:	f7f9 f9fd 	bl	80114d0 <pbuf_free>
    arp_table[i].q = NULL;
 80180d6:	490b      	ldr	r1, [pc, #44]	; (8018104 <etharp_free_entry+0x60>)
 80180d8:	687a      	ldr	r2, [r7, #4]
 80180da:	4613      	mov	r3, r2
 80180dc:	005b      	lsls	r3, r3, #1
 80180de:	4413      	add	r3, r2
 80180e0:	00db      	lsls	r3, r3, #3
 80180e2:	440b      	add	r3, r1
 80180e4:	2200      	movs	r2, #0
 80180e6:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 80180e8:	4906      	ldr	r1, [pc, #24]	; (8018104 <etharp_free_entry+0x60>)
 80180ea:	687a      	ldr	r2, [r7, #4]
 80180ec:	4613      	mov	r3, r2
 80180ee:	005b      	lsls	r3, r3, #1
 80180f0:	4413      	add	r3, r2
 80180f2:	00db      	lsls	r3, r3, #3
 80180f4:	440b      	add	r3, r1
 80180f6:	3314      	adds	r3, #20
 80180f8:	2200      	movs	r2, #0
 80180fa:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 80180fc:	bf00      	nop
 80180fe:	3708      	adds	r7, #8
 8018100:	46bd      	mov	sp, r7
 8018102:	bd80      	pop	{r7, pc}
 8018104:	20007204 	.word	0x20007204

08018108 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8018108:	b580      	push	{r7, lr}
 801810a:	b082      	sub	sp, #8
 801810c:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801810e:	2300      	movs	r3, #0
 8018110:	607b      	str	r3, [r7, #4]
 8018112:	e096      	b.n	8018242 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8018114:	494f      	ldr	r1, [pc, #316]	; (8018254 <etharp_tmr+0x14c>)
 8018116:	687a      	ldr	r2, [r7, #4]
 8018118:	4613      	mov	r3, r2
 801811a:	005b      	lsls	r3, r3, #1
 801811c:	4413      	add	r3, r2
 801811e:	00db      	lsls	r3, r3, #3
 8018120:	440b      	add	r3, r1
 8018122:	3314      	adds	r3, #20
 8018124:	781b      	ldrb	r3, [r3, #0]
 8018126:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8018128:	78fb      	ldrb	r3, [r7, #3]
 801812a:	2b00      	cmp	r3, #0
 801812c:	f000 8086 	beq.w	801823c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8018130:	4948      	ldr	r1, [pc, #288]	; (8018254 <etharp_tmr+0x14c>)
 8018132:	687a      	ldr	r2, [r7, #4]
 8018134:	4613      	mov	r3, r2
 8018136:	005b      	lsls	r3, r3, #1
 8018138:	4413      	add	r3, r2
 801813a:	00db      	lsls	r3, r3, #3
 801813c:	440b      	add	r3, r1
 801813e:	3312      	adds	r3, #18
 8018140:	881b      	ldrh	r3, [r3, #0]
 8018142:	3301      	adds	r3, #1
 8018144:	b298      	uxth	r0, r3
 8018146:	4943      	ldr	r1, [pc, #268]	; (8018254 <etharp_tmr+0x14c>)
 8018148:	687a      	ldr	r2, [r7, #4]
 801814a:	4613      	mov	r3, r2
 801814c:	005b      	lsls	r3, r3, #1
 801814e:	4413      	add	r3, r2
 8018150:	00db      	lsls	r3, r3, #3
 8018152:	440b      	add	r3, r1
 8018154:	3312      	adds	r3, #18
 8018156:	4602      	mov	r2, r0
 8018158:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801815a:	493e      	ldr	r1, [pc, #248]	; (8018254 <etharp_tmr+0x14c>)
 801815c:	687a      	ldr	r2, [r7, #4]
 801815e:	4613      	mov	r3, r2
 8018160:	005b      	lsls	r3, r3, #1
 8018162:	4413      	add	r3, r2
 8018164:	00db      	lsls	r3, r3, #3
 8018166:	440b      	add	r3, r1
 8018168:	3312      	adds	r3, #18
 801816a:	881b      	ldrh	r3, [r3, #0]
 801816c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8018170:	d215      	bcs.n	801819e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8018172:	4938      	ldr	r1, [pc, #224]	; (8018254 <etharp_tmr+0x14c>)
 8018174:	687a      	ldr	r2, [r7, #4]
 8018176:	4613      	mov	r3, r2
 8018178:	005b      	lsls	r3, r3, #1
 801817a:	4413      	add	r3, r2
 801817c:	00db      	lsls	r3, r3, #3
 801817e:	440b      	add	r3, r1
 8018180:	3314      	adds	r3, #20
 8018182:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8018184:	2b01      	cmp	r3, #1
 8018186:	d10e      	bne.n	80181a6 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8018188:	4932      	ldr	r1, [pc, #200]	; (8018254 <etharp_tmr+0x14c>)
 801818a:	687a      	ldr	r2, [r7, #4]
 801818c:	4613      	mov	r3, r2
 801818e:	005b      	lsls	r3, r3, #1
 8018190:	4413      	add	r3, r2
 8018192:	00db      	lsls	r3, r3, #3
 8018194:	440b      	add	r3, r1
 8018196:	3312      	adds	r3, #18
 8018198:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801819a:	2b04      	cmp	r3, #4
 801819c:	d903      	bls.n	80181a6 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801819e:	6878      	ldr	r0, [r7, #4]
 80181a0:	f7ff ff80 	bl	80180a4 <etharp_free_entry>
 80181a4:	e04a      	b.n	801823c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80181a6:	492b      	ldr	r1, [pc, #172]	; (8018254 <etharp_tmr+0x14c>)
 80181a8:	687a      	ldr	r2, [r7, #4]
 80181aa:	4613      	mov	r3, r2
 80181ac:	005b      	lsls	r3, r3, #1
 80181ae:	4413      	add	r3, r2
 80181b0:	00db      	lsls	r3, r3, #3
 80181b2:	440b      	add	r3, r1
 80181b4:	3314      	adds	r3, #20
 80181b6:	781b      	ldrb	r3, [r3, #0]
 80181b8:	2b03      	cmp	r3, #3
 80181ba:	d10a      	bne.n	80181d2 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80181bc:	4925      	ldr	r1, [pc, #148]	; (8018254 <etharp_tmr+0x14c>)
 80181be:	687a      	ldr	r2, [r7, #4]
 80181c0:	4613      	mov	r3, r2
 80181c2:	005b      	lsls	r3, r3, #1
 80181c4:	4413      	add	r3, r2
 80181c6:	00db      	lsls	r3, r3, #3
 80181c8:	440b      	add	r3, r1
 80181ca:	3314      	adds	r3, #20
 80181cc:	2204      	movs	r2, #4
 80181ce:	701a      	strb	r2, [r3, #0]
 80181d0:	e034      	b.n	801823c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 80181d2:	4920      	ldr	r1, [pc, #128]	; (8018254 <etharp_tmr+0x14c>)
 80181d4:	687a      	ldr	r2, [r7, #4]
 80181d6:	4613      	mov	r3, r2
 80181d8:	005b      	lsls	r3, r3, #1
 80181da:	4413      	add	r3, r2
 80181dc:	00db      	lsls	r3, r3, #3
 80181de:	440b      	add	r3, r1
 80181e0:	3314      	adds	r3, #20
 80181e2:	781b      	ldrb	r3, [r3, #0]
 80181e4:	2b04      	cmp	r3, #4
 80181e6:	d10a      	bne.n	80181fe <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 80181e8:	491a      	ldr	r1, [pc, #104]	; (8018254 <etharp_tmr+0x14c>)
 80181ea:	687a      	ldr	r2, [r7, #4]
 80181ec:	4613      	mov	r3, r2
 80181ee:	005b      	lsls	r3, r3, #1
 80181f0:	4413      	add	r3, r2
 80181f2:	00db      	lsls	r3, r3, #3
 80181f4:	440b      	add	r3, r1
 80181f6:	3314      	adds	r3, #20
 80181f8:	2202      	movs	r2, #2
 80181fa:	701a      	strb	r2, [r3, #0]
 80181fc:	e01e      	b.n	801823c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80181fe:	4915      	ldr	r1, [pc, #84]	; (8018254 <etharp_tmr+0x14c>)
 8018200:	687a      	ldr	r2, [r7, #4]
 8018202:	4613      	mov	r3, r2
 8018204:	005b      	lsls	r3, r3, #1
 8018206:	4413      	add	r3, r2
 8018208:	00db      	lsls	r3, r3, #3
 801820a:	440b      	add	r3, r1
 801820c:	3314      	adds	r3, #20
 801820e:	781b      	ldrb	r3, [r3, #0]
 8018210:	2b01      	cmp	r3, #1
 8018212:	d113      	bne.n	801823c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8018214:	490f      	ldr	r1, [pc, #60]	; (8018254 <etharp_tmr+0x14c>)
 8018216:	687a      	ldr	r2, [r7, #4]
 8018218:	4613      	mov	r3, r2
 801821a:	005b      	lsls	r3, r3, #1
 801821c:	4413      	add	r3, r2
 801821e:	00db      	lsls	r3, r3, #3
 8018220:	440b      	add	r3, r1
 8018222:	3308      	adds	r3, #8
 8018224:	6818      	ldr	r0, [r3, #0]
 8018226:	687a      	ldr	r2, [r7, #4]
 8018228:	4613      	mov	r3, r2
 801822a:	005b      	lsls	r3, r3, #1
 801822c:	4413      	add	r3, r2
 801822e:	00db      	lsls	r3, r3, #3
 8018230:	4a08      	ldr	r2, [pc, #32]	; (8018254 <etharp_tmr+0x14c>)
 8018232:	4413      	add	r3, r2
 8018234:	3304      	adds	r3, #4
 8018236:	4619      	mov	r1, r3
 8018238:	f000 fe6e 	bl	8018f18 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801823c:	687b      	ldr	r3, [r7, #4]
 801823e:	3301      	adds	r3, #1
 8018240:	607b      	str	r3, [r7, #4]
 8018242:	687b      	ldr	r3, [r7, #4]
 8018244:	2b09      	cmp	r3, #9
 8018246:	f77f af65 	ble.w	8018114 <etharp_tmr+0xc>
      }
    }
  }
}
 801824a:	bf00      	nop
 801824c:	bf00      	nop
 801824e:	3708      	adds	r7, #8
 8018250:	46bd      	mov	sp, r7
 8018252:	bd80      	pop	{r7, pc}
 8018254:	20007204 	.word	0x20007204

08018258 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8018258:	b580      	push	{r7, lr}
 801825a:	b08a      	sub	sp, #40	; 0x28
 801825c:	af00      	add	r7, sp, #0
 801825e:	60f8      	str	r0, [r7, #12]
 8018260:	460b      	mov	r3, r1
 8018262:	607a      	str	r2, [r7, #4]
 8018264:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8018266:	230a      	movs	r3, #10
 8018268:	84fb      	strh	r3, [r7, #38]	; 0x26
 801826a:	230a      	movs	r3, #10
 801826c:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801826e:	230a      	movs	r3, #10
 8018270:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8018272:	2300      	movs	r3, #0
 8018274:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8018276:	230a      	movs	r3, #10
 8018278:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801827a:	2300      	movs	r3, #0
 801827c:	83bb      	strh	r3, [r7, #28]
 801827e:	2300      	movs	r3, #0
 8018280:	837b      	strh	r3, [r7, #26]
 8018282:	2300      	movs	r3, #0
 8018284:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018286:	2300      	movs	r3, #0
 8018288:	843b      	strh	r3, [r7, #32]
 801828a:	e0ae      	b.n	80183ea <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801828c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018290:	49a6      	ldr	r1, [pc, #664]	; (801852c <etharp_find_entry+0x2d4>)
 8018292:	4613      	mov	r3, r2
 8018294:	005b      	lsls	r3, r3, #1
 8018296:	4413      	add	r3, r2
 8018298:	00db      	lsls	r3, r3, #3
 801829a:	440b      	add	r3, r1
 801829c:	3314      	adds	r3, #20
 801829e:	781b      	ldrb	r3, [r3, #0]
 80182a0:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80182a2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80182a6:	2b0a      	cmp	r3, #10
 80182a8:	d105      	bne.n	80182b6 <etharp_find_entry+0x5e>
 80182aa:	7dfb      	ldrb	r3, [r7, #23]
 80182ac:	2b00      	cmp	r3, #0
 80182ae:	d102      	bne.n	80182b6 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 80182b0:	8c3b      	ldrh	r3, [r7, #32]
 80182b2:	847b      	strh	r3, [r7, #34]	; 0x22
 80182b4:	e095      	b.n	80183e2 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 80182b6:	7dfb      	ldrb	r3, [r7, #23]
 80182b8:	2b00      	cmp	r3, #0
 80182ba:	f000 8092 	beq.w	80183e2 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80182be:	7dfb      	ldrb	r3, [r7, #23]
 80182c0:	2b01      	cmp	r3, #1
 80182c2:	d009      	beq.n	80182d8 <etharp_find_entry+0x80>
 80182c4:	7dfb      	ldrb	r3, [r7, #23]
 80182c6:	2b01      	cmp	r3, #1
 80182c8:	d806      	bhi.n	80182d8 <etharp_find_entry+0x80>
 80182ca:	4b99      	ldr	r3, [pc, #612]	; (8018530 <etharp_find_entry+0x2d8>)
 80182cc:	f240 1223 	movw	r2, #291	; 0x123
 80182d0:	4998      	ldr	r1, [pc, #608]	; (8018534 <etharp_find_entry+0x2dc>)
 80182d2:	4899      	ldr	r0, [pc, #612]	; (8018538 <etharp_find_entry+0x2e0>)
 80182d4:	f002 ff9c 	bl	801b210 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80182d8:	68fb      	ldr	r3, [r7, #12]
 80182da:	2b00      	cmp	r3, #0
 80182dc:	d020      	beq.n	8018320 <etharp_find_entry+0xc8>
 80182de:	68fb      	ldr	r3, [r7, #12]
 80182e0:	6819      	ldr	r1, [r3, #0]
 80182e2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80182e6:	4891      	ldr	r0, [pc, #580]	; (801852c <etharp_find_entry+0x2d4>)
 80182e8:	4613      	mov	r3, r2
 80182ea:	005b      	lsls	r3, r3, #1
 80182ec:	4413      	add	r3, r2
 80182ee:	00db      	lsls	r3, r3, #3
 80182f0:	4403      	add	r3, r0
 80182f2:	3304      	adds	r3, #4
 80182f4:	681b      	ldr	r3, [r3, #0]
 80182f6:	4299      	cmp	r1, r3
 80182f8:	d112      	bne.n	8018320 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 80182fa:	687b      	ldr	r3, [r7, #4]
 80182fc:	2b00      	cmp	r3, #0
 80182fe:	d00c      	beq.n	801831a <etharp_find_entry+0xc2>
 8018300:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018304:	4989      	ldr	r1, [pc, #548]	; (801852c <etharp_find_entry+0x2d4>)
 8018306:	4613      	mov	r3, r2
 8018308:	005b      	lsls	r3, r3, #1
 801830a:	4413      	add	r3, r2
 801830c:	00db      	lsls	r3, r3, #3
 801830e:	440b      	add	r3, r1
 8018310:	3308      	adds	r3, #8
 8018312:	681b      	ldr	r3, [r3, #0]
 8018314:	687a      	ldr	r2, [r7, #4]
 8018316:	429a      	cmp	r2, r3
 8018318:	d102      	bne.n	8018320 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801831a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801831e:	e100      	b.n	8018522 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8018320:	7dfb      	ldrb	r3, [r7, #23]
 8018322:	2b01      	cmp	r3, #1
 8018324:	d140      	bne.n	80183a8 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8018326:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801832a:	4980      	ldr	r1, [pc, #512]	; (801852c <etharp_find_entry+0x2d4>)
 801832c:	4613      	mov	r3, r2
 801832e:	005b      	lsls	r3, r3, #1
 8018330:	4413      	add	r3, r2
 8018332:	00db      	lsls	r3, r3, #3
 8018334:	440b      	add	r3, r1
 8018336:	681b      	ldr	r3, [r3, #0]
 8018338:	2b00      	cmp	r3, #0
 801833a:	d01a      	beq.n	8018372 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801833c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018340:	497a      	ldr	r1, [pc, #488]	; (801852c <etharp_find_entry+0x2d4>)
 8018342:	4613      	mov	r3, r2
 8018344:	005b      	lsls	r3, r3, #1
 8018346:	4413      	add	r3, r2
 8018348:	00db      	lsls	r3, r3, #3
 801834a:	440b      	add	r3, r1
 801834c:	3312      	adds	r3, #18
 801834e:	881b      	ldrh	r3, [r3, #0]
 8018350:	8bba      	ldrh	r2, [r7, #28]
 8018352:	429a      	cmp	r2, r3
 8018354:	d845      	bhi.n	80183e2 <etharp_find_entry+0x18a>
            old_queue = i;
 8018356:	8c3b      	ldrh	r3, [r7, #32]
 8018358:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801835a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801835e:	4973      	ldr	r1, [pc, #460]	; (801852c <etharp_find_entry+0x2d4>)
 8018360:	4613      	mov	r3, r2
 8018362:	005b      	lsls	r3, r3, #1
 8018364:	4413      	add	r3, r2
 8018366:	00db      	lsls	r3, r3, #3
 8018368:	440b      	add	r3, r1
 801836a:	3312      	adds	r3, #18
 801836c:	881b      	ldrh	r3, [r3, #0]
 801836e:	83bb      	strh	r3, [r7, #28]
 8018370:	e037      	b.n	80183e2 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8018372:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018376:	496d      	ldr	r1, [pc, #436]	; (801852c <etharp_find_entry+0x2d4>)
 8018378:	4613      	mov	r3, r2
 801837a:	005b      	lsls	r3, r3, #1
 801837c:	4413      	add	r3, r2
 801837e:	00db      	lsls	r3, r3, #3
 8018380:	440b      	add	r3, r1
 8018382:	3312      	adds	r3, #18
 8018384:	881b      	ldrh	r3, [r3, #0]
 8018386:	8b7a      	ldrh	r2, [r7, #26]
 8018388:	429a      	cmp	r2, r3
 801838a:	d82a      	bhi.n	80183e2 <etharp_find_entry+0x18a>
            old_pending = i;
 801838c:	8c3b      	ldrh	r3, [r7, #32]
 801838e:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8018390:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018394:	4965      	ldr	r1, [pc, #404]	; (801852c <etharp_find_entry+0x2d4>)
 8018396:	4613      	mov	r3, r2
 8018398:	005b      	lsls	r3, r3, #1
 801839a:	4413      	add	r3, r2
 801839c:	00db      	lsls	r3, r3, #3
 801839e:	440b      	add	r3, r1
 80183a0:	3312      	adds	r3, #18
 80183a2:	881b      	ldrh	r3, [r3, #0]
 80183a4:	837b      	strh	r3, [r7, #26]
 80183a6:	e01c      	b.n	80183e2 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 80183a8:	7dfb      	ldrb	r3, [r7, #23]
 80183aa:	2b01      	cmp	r3, #1
 80183ac:	d919      	bls.n	80183e2 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 80183ae:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80183b2:	495e      	ldr	r1, [pc, #376]	; (801852c <etharp_find_entry+0x2d4>)
 80183b4:	4613      	mov	r3, r2
 80183b6:	005b      	lsls	r3, r3, #1
 80183b8:	4413      	add	r3, r2
 80183ba:	00db      	lsls	r3, r3, #3
 80183bc:	440b      	add	r3, r1
 80183be:	3312      	adds	r3, #18
 80183c0:	881b      	ldrh	r3, [r3, #0]
 80183c2:	8b3a      	ldrh	r2, [r7, #24]
 80183c4:	429a      	cmp	r2, r3
 80183c6:	d80c      	bhi.n	80183e2 <etharp_find_entry+0x18a>
            old_stable = i;
 80183c8:	8c3b      	ldrh	r3, [r7, #32]
 80183ca:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 80183cc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80183d0:	4956      	ldr	r1, [pc, #344]	; (801852c <etharp_find_entry+0x2d4>)
 80183d2:	4613      	mov	r3, r2
 80183d4:	005b      	lsls	r3, r3, #1
 80183d6:	4413      	add	r3, r2
 80183d8:	00db      	lsls	r3, r3, #3
 80183da:	440b      	add	r3, r1
 80183dc:	3312      	adds	r3, #18
 80183de:	881b      	ldrh	r3, [r3, #0]
 80183e0:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80183e2:	8c3b      	ldrh	r3, [r7, #32]
 80183e4:	3301      	adds	r3, #1
 80183e6:	b29b      	uxth	r3, r3
 80183e8:	843b      	strh	r3, [r7, #32]
 80183ea:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80183ee:	2b09      	cmp	r3, #9
 80183f0:	f77f af4c 	ble.w	801828c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80183f4:	7afb      	ldrb	r3, [r7, #11]
 80183f6:	f003 0302 	and.w	r3, r3, #2
 80183fa:	2b00      	cmp	r3, #0
 80183fc:	d108      	bne.n	8018410 <etharp_find_entry+0x1b8>
 80183fe:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8018402:	2b0a      	cmp	r3, #10
 8018404:	d107      	bne.n	8018416 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8018406:	7afb      	ldrb	r3, [r7, #11]
 8018408:	f003 0301 	and.w	r3, r3, #1
 801840c:	2b00      	cmp	r3, #0
 801840e:	d102      	bne.n	8018416 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8018410:	f04f 33ff 	mov.w	r3, #4294967295
 8018414:	e085      	b.n	8018522 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8018416:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801841a:	2b09      	cmp	r3, #9
 801841c:	dc02      	bgt.n	8018424 <etharp_find_entry+0x1cc>
    i = empty;
 801841e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018420:	843b      	strh	r3, [r7, #32]
 8018422:	e039      	b.n	8018498 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8018424:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8018428:	2b09      	cmp	r3, #9
 801842a:	dc14      	bgt.n	8018456 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801842c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801842e:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8018430:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018434:	493d      	ldr	r1, [pc, #244]	; (801852c <etharp_find_entry+0x2d4>)
 8018436:	4613      	mov	r3, r2
 8018438:	005b      	lsls	r3, r3, #1
 801843a:	4413      	add	r3, r2
 801843c:	00db      	lsls	r3, r3, #3
 801843e:	440b      	add	r3, r1
 8018440:	681b      	ldr	r3, [r3, #0]
 8018442:	2b00      	cmp	r3, #0
 8018444:	d018      	beq.n	8018478 <etharp_find_entry+0x220>
 8018446:	4b3a      	ldr	r3, [pc, #232]	; (8018530 <etharp_find_entry+0x2d8>)
 8018448:	f240 126d 	movw	r2, #365	; 0x16d
 801844c:	493b      	ldr	r1, [pc, #236]	; (801853c <etharp_find_entry+0x2e4>)
 801844e:	483a      	ldr	r0, [pc, #232]	; (8018538 <etharp_find_entry+0x2e0>)
 8018450:	f002 fede 	bl	801b210 <iprintf>
 8018454:	e010      	b.n	8018478 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8018456:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801845a:	2b09      	cmp	r3, #9
 801845c:	dc02      	bgt.n	8018464 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801845e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8018460:	843b      	strh	r3, [r7, #32]
 8018462:	e009      	b.n	8018478 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8018464:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8018468:	2b09      	cmp	r3, #9
 801846a:	dc02      	bgt.n	8018472 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801846c:	8bfb      	ldrh	r3, [r7, #30]
 801846e:	843b      	strh	r3, [r7, #32]
 8018470:	e002      	b.n	8018478 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8018472:	f04f 33ff 	mov.w	r3, #4294967295
 8018476:	e054      	b.n	8018522 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8018478:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801847c:	2b09      	cmp	r3, #9
 801847e:	dd06      	ble.n	801848e <etharp_find_entry+0x236>
 8018480:	4b2b      	ldr	r3, [pc, #172]	; (8018530 <etharp_find_entry+0x2d8>)
 8018482:	f240 127f 	movw	r2, #383	; 0x17f
 8018486:	492e      	ldr	r1, [pc, #184]	; (8018540 <etharp_find_entry+0x2e8>)
 8018488:	482b      	ldr	r0, [pc, #172]	; (8018538 <etharp_find_entry+0x2e0>)
 801848a:	f002 fec1 	bl	801b210 <iprintf>
    etharp_free_entry(i);
 801848e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018492:	4618      	mov	r0, r3
 8018494:	f7ff fe06 	bl	80180a4 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8018498:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801849c:	2b09      	cmp	r3, #9
 801849e:	dd06      	ble.n	80184ae <etharp_find_entry+0x256>
 80184a0:	4b23      	ldr	r3, [pc, #140]	; (8018530 <etharp_find_entry+0x2d8>)
 80184a2:	f240 1283 	movw	r2, #387	; 0x183
 80184a6:	4926      	ldr	r1, [pc, #152]	; (8018540 <etharp_find_entry+0x2e8>)
 80184a8:	4823      	ldr	r0, [pc, #140]	; (8018538 <etharp_find_entry+0x2e0>)
 80184aa:	f002 feb1 	bl	801b210 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80184ae:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80184b2:	491e      	ldr	r1, [pc, #120]	; (801852c <etharp_find_entry+0x2d4>)
 80184b4:	4613      	mov	r3, r2
 80184b6:	005b      	lsls	r3, r3, #1
 80184b8:	4413      	add	r3, r2
 80184ba:	00db      	lsls	r3, r3, #3
 80184bc:	440b      	add	r3, r1
 80184be:	3314      	adds	r3, #20
 80184c0:	781b      	ldrb	r3, [r3, #0]
 80184c2:	2b00      	cmp	r3, #0
 80184c4:	d006      	beq.n	80184d4 <etharp_find_entry+0x27c>
 80184c6:	4b1a      	ldr	r3, [pc, #104]	; (8018530 <etharp_find_entry+0x2d8>)
 80184c8:	f44f 72c2 	mov.w	r2, #388	; 0x184
 80184cc:	491d      	ldr	r1, [pc, #116]	; (8018544 <etharp_find_entry+0x2ec>)
 80184ce:	481a      	ldr	r0, [pc, #104]	; (8018538 <etharp_find_entry+0x2e0>)
 80184d0:	f002 fe9e 	bl	801b210 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80184d4:	68fb      	ldr	r3, [r7, #12]
 80184d6:	2b00      	cmp	r3, #0
 80184d8:	d00b      	beq.n	80184f2 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80184da:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80184de:	68fb      	ldr	r3, [r7, #12]
 80184e0:	6819      	ldr	r1, [r3, #0]
 80184e2:	4812      	ldr	r0, [pc, #72]	; (801852c <etharp_find_entry+0x2d4>)
 80184e4:	4613      	mov	r3, r2
 80184e6:	005b      	lsls	r3, r3, #1
 80184e8:	4413      	add	r3, r2
 80184ea:	00db      	lsls	r3, r3, #3
 80184ec:	4403      	add	r3, r0
 80184ee:	3304      	adds	r3, #4
 80184f0:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80184f2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80184f6:	490d      	ldr	r1, [pc, #52]	; (801852c <etharp_find_entry+0x2d4>)
 80184f8:	4613      	mov	r3, r2
 80184fa:	005b      	lsls	r3, r3, #1
 80184fc:	4413      	add	r3, r2
 80184fe:	00db      	lsls	r3, r3, #3
 8018500:	440b      	add	r3, r1
 8018502:	3312      	adds	r3, #18
 8018504:	2200      	movs	r2, #0
 8018506:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8018508:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801850c:	4907      	ldr	r1, [pc, #28]	; (801852c <etharp_find_entry+0x2d4>)
 801850e:	4613      	mov	r3, r2
 8018510:	005b      	lsls	r3, r3, #1
 8018512:	4413      	add	r3, r2
 8018514:	00db      	lsls	r3, r3, #3
 8018516:	440b      	add	r3, r1
 8018518:	3308      	adds	r3, #8
 801851a:	687a      	ldr	r2, [r7, #4]
 801851c:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801851e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8018522:	4618      	mov	r0, r3
 8018524:	3728      	adds	r7, #40	; 0x28
 8018526:	46bd      	mov	sp, r7
 8018528:	bd80      	pop	{r7, pc}
 801852a:	bf00      	nop
 801852c:	20007204 	.word	0x20007204
 8018530:	080202a8 	.word	0x080202a8
 8018534:	080202e0 	.word	0x080202e0
 8018538:	08020320 	.word	0x08020320
 801853c:	08020348 	.word	0x08020348
 8018540:	08020360 	.word	0x08020360
 8018544:	08020374 	.word	0x08020374

08018548 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8018548:	b580      	push	{r7, lr}
 801854a:	b088      	sub	sp, #32
 801854c:	af02      	add	r7, sp, #8
 801854e:	60f8      	str	r0, [r7, #12]
 8018550:	60b9      	str	r1, [r7, #8]
 8018552:	607a      	str	r2, [r7, #4]
 8018554:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8018556:	68fb      	ldr	r3, [r7, #12]
 8018558:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801855c:	2b06      	cmp	r3, #6
 801855e:	d006      	beq.n	801856e <etharp_update_arp_entry+0x26>
 8018560:	4b48      	ldr	r3, [pc, #288]	; (8018684 <etharp_update_arp_entry+0x13c>)
 8018562:	f240 12a9 	movw	r2, #425	; 0x1a9
 8018566:	4948      	ldr	r1, [pc, #288]	; (8018688 <etharp_update_arp_entry+0x140>)
 8018568:	4848      	ldr	r0, [pc, #288]	; (801868c <etharp_update_arp_entry+0x144>)
 801856a:	f002 fe51 	bl	801b210 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801856e:	68bb      	ldr	r3, [r7, #8]
 8018570:	2b00      	cmp	r3, #0
 8018572:	d012      	beq.n	801859a <etharp_update_arp_entry+0x52>
 8018574:	68bb      	ldr	r3, [r7, #8]
 8018576:	681b      	ldr	r3, [r3, #0]
 8018578:	2b00      	cmp	r3, #0
 801857a:	d00e      	beq.n	801859a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801857c:	68bb      	ldr	r3, [r7, #8]
 801857e:	681b      	ldr	r3, [r3, #0]
 8018580:	68f9      	ldr	r1, [r7, #12]
 8018582:	4618      	mov	r0, r3
 8018584:	f001 f924 	bl	80197d0 <ip4_addr_isbroadcast_u32>
 8018588:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801858a:	2b00      	cmp	r3, #0
 801858c:	d105      	bne.n	801859a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801858e:	68bb      	ldr	r3, [r7, #8]
 8018590:	681b      	ldr	r3, [r3, #0]
 8018592:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8018596:	2be0      	cmp	r3, #224	; 0xe0
 8018598:	d102      	bne.n	80185a0 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801859a:	f06f 030f 	mvn.w	r3, #15
 801859e:	e06c      	b.n	801867a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 80185a0:	78fb      	ldrb	r3, [r7, #3]
 80185a2:	68fa      	ldr	r2, [r7, #12]
 80185a4:	4619      	mov	r1, r3
 80185a6:	68b8      	ldr	r0, [r7, #8]
 80185a8:	f7ff fe56 	bl	8018258 <etharp_find_entry>
 80185ac:	4603      	mov	r3, r0
 80185ae:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 80185b0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80185b4:	2b00      	cmp	r3, #0
 80185b6:	da02      	bge.n	80185be <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80185b8:	8afb      	ldrh	r3, [r7, #22]
 80185ba:	b25b      	sxtb	r3, r3
 80185bc:	e05d      	b.n	801867a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80185be:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80185c2:	4933      	ldr	r1, [pc, #204]	; (8018690 <etharp_update_arp_entry+0x148>)
 80185c4:	4613      	mov	r3, r2
 80185c6:	005b      	lsls	r3, r3, #1
 80185c8:	4413      	add	r3, r2
 80185ca:	00db      	lsls	r3, r3, #3
 80185cc:	440b      	add	r3, r1
 80185ce:	3314      	adds	r3, #20
 80185d0:	2202      	movs	r2, #2
 80185d2:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80185d4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80185d8:	492d      	ldr	r1, [pc, #180]	; (8018690 <etharp_update_arp_entry+0x148>)
 80185da:	4613      	mov	r3, r2
 80185dc:	005b      	lsls	r3, r3, #1
 80185de:	4413      	add	r3, r2
 80185e0:	00db      	lsls	r3, r3, #3
 80185e2:	440b      	add	r3, r1
 80185e4:	3308      	adds	r3, #8
 80185e6:	68fa      	ldr	r2, [r7, #12]
 80185e8:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80185ea:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80185ee:	4613      	mov	r3, r2
 80185f0:	005b      	lsls	r3, r3, #1
 80185f2:	4413      	add	r3, r2
 80185f4:	00db      	lsls	r3, r3, #3
 80185f6:	3308      	adds	r3, #8
 80185f8:	4a25      	ldr	r2, [pc, #148]	; (8018690 <etharp_update_arp_entry+0x148>)
 80185fa:	4413      	add	r3, r2
 80185fc:	3304      	adds	r3, #4
 80185fe:	2206      	movs	r2, #6
 8018600:	6879      	ldr	r1, [r7, #4]
 8018602:	4618      	mov	r0, r3
 8018604:	f002 ffe5 	bl	801b5d2 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8018608:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801860c:	4920      	ldr	r1, [pc, #128]	; (8018690 <etharp_update_arp_entry+0x148>)
 801860e:	4613      	mov	r3, r2
 8018610:	005b      	lsls	r3, r3, #1
 8018612:	4413      	add	r3, r2
 8018614:	00db      	lsls	r3, r3, #3
 8018616:	440b      	add	r3, r1
 8018618:	3312      	adds	r3, #18
 801861a:	2200      	movs	r2, #0
 801861c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801861e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018622:	491b      	ldr	r1, [pc, #108]	; (8018690 <etharp_update_arp_entry+0x148>)
 8018624:	4613      	mov	r3, r2
 8018626:	005b      	lsls	r3, r3, #1
 8018628:	4413      	add	r3, r2
 801862a:	00db      	lsls	r3, r3, #3
 801862c:	440b      	add	r3, r1
 801862e:	681b      	ldr	r3, [r3, #0]
 8018630:	2b00      	cmp	r3, #0
 8018632:	d021      	beq.n	8018678 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8018634:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8018638:	4915      	ldr	r1, [pc, #84]	; (8018690 <etharp_update_arp_entry+0x148>)
 801863a:	4613      	mov	r3, r2
 801863c:	005b      	lsls	r3, r3, #1
 801863e:	4413      	add	r3, r2
 8018640:	00db      	lsls	r3, r3, #3
 8018642:	440b      	add	r3, r1
 8018644:	681b      	ldr	r3, [r3, #0]
 8018646:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8018648:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801864c:	4910      	ldr	r1, [pc, #64]	; (8018690 <etharp_update_arp_entry+0x148>)
 801864e:	4613      	mov	r3, r2
 8018650:	005b      	lsls	r3, r3, #1
 8018652:	4413      	add	r3, r2
 8018654:	00db      	lsls	r3, r3, #3
 8018656:	440b      	add	r3, r1
 8018658:	2200      	movs	r2, #0
 801865a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801865c:	68fb      	ldr	r3, [r7, #12]
 801865e:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8018662:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8018666:	9300      	str	r3, [sp, #0]
 8018668:	687b      	ldr	r3, [r7, #4]
 801866a:	6939      	ldr	r1, [r7, #16]
 801866c:	68f8      	ldr	r0, [r7, #12]
 801866e:	f002 f84d 	bl	801a70c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8018672:	6938      	ldr	r0, [r7, #16]
 8018674:	f7f8 ff2c 	bl	80114d0 <pbuf_free>
  }
  return ERR_OK;
 8018678:	2300      	movs	r3, #0
}
 801867a:	4618      	mov	r0, r3
 801867c:	3718      	adds	r7, #24
 801867e:	46bd      	mov	sp, r7
 8018680:	bd80      	pop	{r7, pc}
 8018682:	bf00      	nop
 8018684:	080202a8 	.word	0x080202a8
 8018688:	080203a0 	.word	0x080203a0
 801868c:	08020320 	.word	0x08020320
 8018690:	20007204 	.word	0x20007204

08018694 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8018694:	b580      	push	{r7, lr}
 8018696:	b084      	sub	sp, #16
 8018698:	af00      	add	r7, sp, #0
 801869a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801869c:	2300      	movs	r3, #0
 801869e:	60fb      	str	r3, [r7, #12]
 80186a0:	e01e      	b.n	80186e0 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 80186a2:	4913      	ldr	r1, [pc, #76]	; (80186f0 <etharp_cleanup_netif+0x5c>)
 80186a4:	68fa      	ldr	r2, [r7, #12]
 80186a6:	4613      	mov	r3, r2
 80186a8:	005b      	lsls	r3, r3, #1
 80186aa:	4413      	add	r3, r2
 80186ac:	00db      	lsls	r3, r3, #3
 80186ae:	440b      	add	r3, r1
 80186b0:	3314      	adds	r3, #20
 80186b2:	781b      	ldrb	r3, [r3, #0]
 80186b4:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80186b6:	7afb      	ldrb	r3, [r7, #11]
 80186b8:	2b00      	cmp	r3, #0
 80186ba:	d00e      	beq.n	80186da <etharp_cleanup_netif+0x46>
 80186bc:	490c      	ldr	r1, [pc, #48]	; (80186f0 <etharp_cleanup_netif+0x5c>)
 80186be:	68fa      	ldr	r2, [r7, #12]
 80186c0:	4613      	mov	r3, r2
 80186c2:	005b      	lsls	r3, r3, #1
 80186c4:	4413      	add	r3, r2
 80186c6:	00db      	lsls	r3, r3, #3
 80186c8:	440b      	add	r3, r1
 80186ca:	3308      	adds	r3, #8
 80186cc:	681b      	ldr	r3, [r3, #0]
 80186ce:	687a      	ldr	r2, [r7, #4]
 80186d0:	429a      	cmp	r2, r3
 80186d2:	d102      	bne.n	80186da <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 80186d4:	68f8      	ldr	r0, [r7, #12]
 80186d6:	f7ff fce5 	bl	80180a4 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80186da:	68fb      	ldr	r3, [r7, #12]
 80186dc:	3301      	adds	r3, #1
 80186de:	60fb      	str	r3, [r7, #12]
 80186e0:	68fb      	ldr	r3, [r7, #12]
 80186e2:	2b09      	cmp	r3, #9
 80186e4:	dddd      	ble.n	80186a2 <etharp_cleanup_netif+0xe>
    }
  }
}
 80186e6:	bf00      	nop
 80186e8:	bf00      	nop
 80186ea:	3710      	adds	r7, #16
 80186ec:	46bd      	mov	sp, r7
 80186ee:	bd80      	pop	{r7, pc}
 80186f0:	20007204 	.word	0x20007204

080186f4 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 80186f4:	b5b0      	push	{r4, r5, r7, lr}
 80186f6:	b08a      	sub	sp, #40	; 0x28
 80186f8:	af04      	add	r7, sp, #16
 80186fa:	6078      	str	r0, [r7, #4]
 80186fc:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80186fe:	683b      	ldr	r3, [r7, #0]
 8018700:	2b00      	cmp	r3, #0
 8018702:	d107      	bne.n	8018714 <etharp_input+0x20>
 8018704:	4b3d      	ldr	r3, [pc, #244]	; (80187fc <etharp_input+0x108>)
 8018706:	f240 228a 	movw	r2, #650	; 0x28a
 801870a:	493d      	ldr	r1, [pc, #244]	; (8018800 <etharp_input+0x10c>)
 801870c:	483d      	ldr	r0, [pc, #244]	; (8018804 <etharp_input+0x110>)
 801870e:	f002 fd7f 	bl	801b210 <iprintf>
 8018712:	e06f      	b.n	80187f4 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8018714:	687b      	ldr	r3, [r7, #4]
 8018716:	685b      	ldr	r3, [r3, #4]
 8018718:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801871a:	693b      	ldr	r3, [r7, #16]
 801871c:	881b      	ldrh	r3, [r3, #0]
 801871e:	b29b      	uxth	r3, r3
 8018720:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8018724:	d10c      	bne.n	8018740 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8018726:	693b      	ldr	r3, [r7, #16]
 8018728:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801872a:	2b06      	cmp	r3, #6
 801872c:	d108      	bne.n	8018740 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801872e:	693b      	ldr	r3, [r7, #16]
 8018730:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8018732:	2b04      	cmp	r3, #4
 8018734:	d104      	bne.n	8018740 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8018736:	693b      	ldr	r3, [r7, #16]
 8018738:	885b      	ldrh	r3, [r3, #2]
 801873a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801873c:	2b08      	cmp	r3, #8
 801873e:	d003      	beq.n	8018748 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8018740:	6878      	ldr	r0, [r7, #4]
 8018742:	f7f8 fec5 	bl	80114d0 <pbuf_free>
    return;
 8018746:	e055      	b.n	80187f4 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8018748:	693b      	ldr	r3, [r7, #16]
 801874a:	330e      	adds	r3, #14
 801874c:	681b      	ldr	r3, [r3, #0]
 801874e:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8018750:	693b      	ldr	r3, [r7, #16]
 8018752:	3318      	adds	r3, #24
 8018754:	681b      	ldr	r3, [r3, #0]
 8018756:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8018758:	683b      	ldr	r3, [r7, #0]
 801875a:	3304      	adds	r3, #4
 801875c:	681b      	ldr	r3, [r3, #0]
 801875e:	2b00      	cmp	r3, #0
 8018760:	d102      	bne.n	8018768 <etharp_input+0x74>
    for_us = 0;
 8018762:	2300      	movs	r3, #0
 8018764:	75fb      	strb	r3, [r7, #23]
 8018766:	e009      	b.n	801877c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8018768:	68ba      	ldr	r2, [r7, #8]
 801876a:	683b      	ldr	r3, [r7, #0]
 801876c:	3304      	adds	r3, #4
 801876e:	681b      	ldr	r3, [r3, #0]
 8018770:	429a      	cmp	r2, r3
 8018772:	bf0c      	ite	eq
 8018774:	2301      	moveq	r3, #1
 8018776:	2300      	movne	r3, #0
 8018778:	b2db      	uxtb	r3, r3
 801877a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801877c:	693b      	ldr	r3, [r7, #16]
 801877e:	f103 0208 	add.w	r2, r3, #8
 8018782:	7dfb      	ldrb	r3, [r7, #23]
 8018784:	2b00      	cmp	r3, #0
 8018786:	d001      	beq.n	801878c <etharp_input+0x98>
 8018788:	2301      	movs	r3, #1
 801878a:	e000      	b.n	801878e <etharp_input+0x9a>
 801878c:	2302      	movs	r3, #2
 801878e:	f107 010c 	add.w	r1, r7, #12
 8018792:	6838      	ldr	r0, [r7, #0]
 8018794:	f7ff fed8 	bl	8018548 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8018798:	693b      	ldr	r3, [r7, #16]
 801879a:	88db      	ldrh	r3, [r3, #6]
 801879c:	b29b      	uxth	r3, r3
 801879e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80187a2:	d003      	beq.n	80187ac <etharp_input+0xb8>
 80187a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80187a8:	d01e      	beq.n	80187e8 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 80187aa:	e020      	b.n	80187ee <etharp_input+0xfa>
      if (for_us) {
 80187ac:	7dfb      	ldrb	r3, [r7, #23]
 80187ae:	2b00      	cmp	r3, #0
 80187b0:	d01c      	beq.n	80187ec <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 80187b2:	683b      	ldr	r3, [r7, #0]
 80187b4:	f103 0026 	add.w	r0, r3, #38	; 0x26
 80187b8:	693b      	ldr	r3, [r7, #16]
 80187ba:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80187be:	683b      	ldr	r3, [r7, #0]
 80187c0:	f103 0526 	add.w	r5, r3, #38	; 0x26
 80187c4:	683b      	ldr	r3, [r7, #0]
 80187c6:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 80187c8:	693a      	ldr	r2, [r7, #16]
 80187ca:	3208      	adds	r2, #8
        etharp_raw(netif,
 80187cc:	2102      	movs	r1, #2
 80187ce:	9103      	str	r1, [sp, #12]
 80187d0:	f107 010c 	add.w	r1, r7, #12
 80187d4:	9102      	str	r1, [sp, #8]
 80187d6:	9201      	str	r2, [sp, #4]
 80187d8:	9300      	str	r3, [sp, #0]
 80187da:	462b      	mov	r3, r5
 80187dc:	4622      	mov	r2, r4
 80187de:	4601      	mov	r1, r0
 80187e0:	6838      	ldr	r0, [r7, #0]
 80187e2:	f000 faeb 	bl	8018dbc <etharp_raw>
      break;
 80187e6:	e001      	b.n	80187ec <etharp_input+0xf8>
      break;
 80187e8:	bf00      	nop
 80187ea:	e000      	b.n	80187ee <etharp_input+0xfa>
      break;
 80187ec:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 80187ee:	6878      	ldr	r0, [r7, #4]
 80187f0:	f7f8 fe6e 	bl	80114d0 <pbuf_free>
}
 80187f4:	3718      	adds	r7, #24
 80187f6:	46bd      	mov	sp, r7
 80187f8:	bdb0      	pop	{r4, r5, r7, pc}
 80187fa:	bf00      	nop
 80187fc:	080202a8 	.word	0x080202a8
 8018800:	080203f8 	.word	0x080203f8
 8018804:	08020320 	.word	0x08020320

08018808 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8018808:	b580      	push	{r7, lr}
 801880a:	b086      	sub	sp, #24
 801880c:	af02      	add	r7, sp, #8
 801880e:	60f8      	str	r0, [r7, #12]
 8018810:	60b9      	str	r1, [r7, #8]
 8018812:	4613      	mov	r3, r2
 8018814:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8018816:	79fa      	ldrb	r2, [r7, #7]
 8018818:	4944      	ldr	r1, [pc, #272]	; (801892c <etharp_output_to_arp_index+0x124>)
 801881a:	4613      	mov	r3, r2
 801881c:	005b      	lsls	r3, r3, #1
 801881e:	4413      	add	r3, r2
 8018820:	00db      	lsls	r3, r3, #3
 8018822:	440b      	add	r3, r1
 8018824:	3314      	adds	r3, #20
 8018826:	781b      	ldrb	r3, [r3, #0]
 8018828:	2b01      	cmp	r3, #1
 801882a:	d806      	bhi.n	801883a <etharp_output_to_arp_index+0x32>
 801882c:	4b40      	ldr	r3, [pc, #256]	; (8018930 <etharp_output_to_arp_index+0x128>)
 801882e:	f240 22ee 	movw	r2, #750	; 0x2ee
 8018832:	4940      	ldr	r1, [pc, #256]	; (8018934 <etharp_output_to_arp_index+0x12c>)
 8018834:	4840      	ldr	r0, [pc, #256]	; (8018938 <etharp_output_to_arp_index+0x130>)
 8018836:	f002 fceb 	bl	801b210 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801883a:	79fa      	ldrb	r2, [r7, #7]
 801883c:	493b      	ldr	r1, [pc, #236]	; (801892c <etharp_output_to_arp_index+0x124>)
 801883e:	4613      	mov	r3, r2
 8018840:	005b      	lsls	r3, r3, #1
 8018842:	4413      	add	r3, r2
 8018844:	00db      	lsls	r3, r3, #3
 8018846:	440b      	add	r3, r1
 8018848:	3314      	adds	r3, #20
 801884a:	781b      	ldrb	r3, [r3, #0]
 801884c:	2b02      	cmp	r3, #2
 801884e:	d153      	bne.n	80188f8 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8018850:	79fa      	ldrb	r2, [r7, #7]
 8018852:	4936      	ldr	r1, [pc, #216]	; (801892c <etharp_output_to_arp_index+0x124>)
 8018854:	4613      	mov	r3, r2
 8018856:	005b      	lsls	r3, r3, #1
 8018858:	4413      	add	r3, r2
 801885a:	00db      	lsls	r3, r3, #3
 801885c:	440b      	add	r3, r1
 801885e:	3312      	adds	r3, #18
 8018860:	881b      	ldrh	r3, [r3, #0]
 8018862:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8018866:	d919      	bls.n	801889c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8018868:	79fa      	ldrb	r2, [r7, #7]
 801886a:	4613      	mov	r3, r2
 801886c:	005b      	lsls	r3, r3, #1
 801886e:	4413      	add	r3, r2
 8018870:	00db      	lsls	r3, r3, #3
 8018872:	4a2e      	ldr	r2, [pc, #184]	; (801892c <etharp_output_to_arp_index+0x124>)
 8018874:	4413      	add	r3, r2
 8018876:	3304      	adds	r3, #4
 8018878:	4619      	mov	r1, r3
 801887a:	68f8      	ldr	r0, [r7, #12]
 801887c:	f000 fb4c 	bl	8018f18 <etharp_request>
 8018880:	4603      	mov	r3, r0
 8018882:	2b00      	cmp	r3, #0
 8018884:	d138      	bne.n	80188f8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8018886:	79fa      	ldrb	r2, [r7, #7]
 8018888:	4928      	ldr	r1, [pc, #160]	; (801892c <etharp_output_to_arp_index+0x124>)
 801888a:	4613      	mov	r3, r2
 801888c:	005b      	lsls	r3, r3, #1
 801888e:	4413      	add	r3, r2
 8018890:	00db      	lsls	r3, r3, #3
 8018892:	440b      	add	r3, r1
 8018894:	3314      	adds	r3, #20
 8018896:	2203      	movs	r2, #3
 8018898:	701a      	strb	r2, [r3, #0]
 801889a:	e02d      	b.n	80188f8 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801889c:	79fa      	ldrb	r2, [r7, #7]
 801889e:	4923      	ldr	r1, [pc, #140]	; (801892c <etharp_output_to_arp_index+0x124>)
 80188a0:	4613      	mov	r3, r2
 80188a2:	005b      	lsls	r3, r3, #1
 80188a4:	4413      	add	r3, r2
 80188a6:	00db      	lsls	r3, r3, #3
 80188a8:	440b      	add	r3, r1
 80188aa:	3312      	adds	r3, #18
 80188ac:	881b      	ldrh	r3, [r3, #0]
 80188ae:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80188b2:	d321      	bcc.n	80188f8 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80188b4:	79fa      	ldrb	r2, [r7, #7]
 80188b6:	4613      	mov	r3, r2
 80188b8:	005b      	lsls	r3, r3, #1
 80188ba:	4413      	add	r3, r2
 80188bc:	00db      	lsls	r3, r3, #3
 80188be:	4a1b      	ldr	r2, [pc, #108]	; (801892c <etharp_output_to_arp_index+0x124>)
 80188c0:	4413      	add	r3, r2
 80188c2:	1d19      	adds	r1, r3, #4
 80188c4:	79fa      	ldrb	r2, [r7, #7]
 80188c6:	4613      	mov	r3, r2
 80188c8:	005b      	lsls	r3, r3, #1
 80188ca:	4413      	add	r3, r2
 80188cc:	00db      	lsls	r3, r3, #3
 80188ce:	3308      	adds	r3, #8
 80188d0:	4a16      	ldr	r2, [pc, #88]	; (801892c <etharp_output_to_arp_index+0x124>)
 80188d2:	4413      	add	r3, r2
 80188d4:	3304      	adds	r3, #4
 80188d6:	461a      	mov	r2, r3
 80188d8:	68f8      	ldr	r0, [r7, #12]
 80188da:	f000 fafb 	bl	8018ed4 <etharp_request_dst>
 80188de:	4603      	mov	r3, r0
 80188e0:	2b00      	cmp	r3, #0
 80188e2:	d109      	bne.n	80188f8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80188e4:	79fa      	ldrb	r2, [r7, #7]
 80188e6:	4911      	ldr	r1, [pc, #68]	; (801892c <etharp_output_to_arp_index+0x124>)
 80188e8:	4613      	mov	r3, r2
 80188ea:	005b      	lsls	r3, r3, #1
 80188ec:	4413      	add	r3, r2
 80188ee:	00db      	lsls	r3, r3, #3
 80188f0:	440b      	add	r3, r1
 80188f2:	3314      	adds	r3, #20
 80188f4:	2203      	movs	r2, #3
 80188f6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 80188f8:	68fb      	ldr	r3, [r7, #12]
 80188fa:	f103 0126 	add.w	r1, r3, #38	; 0x26
 80188fe:	79fa      	ldrb	r2, [r7, #7]
 8018900:	4613      	mov	r3, r2
 8018902:	005b      	lsls	r3, r3, #1
 8018904:	4413      	add	r3, r2
 8018906:	00db      	lsls	r3, r3, #3
 8018908:	3308      	adds	r3, #8
 801890a:	4a08      	ldr	r2, [pc, #32]	; (801892c <etharp_output_to_arp_index+0x124>)
 801890c:	4413      	add	r3, r2
 801890e:	3304      	adds	r3, #4
 8018910:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8018914:	9200      	str	r2, [sp, #0]
 8018916:	460a      	mov	r2, r1
 8018918:	68b9      	ldr	r1, [r7, #8]
 801891a:	68f8      	ldr	r0, [r7, #12]
 801891c:	f001 fef6 	bl	801a70c <ethernet_output>
 8018920:	4603      	mov	r3, r0
}
 8018922:	4618      	mov	r0, r3
 8018924:	3710      	adds	r7, #16
 8018926:	46bd      	mov	sp, r7
 8018928:	bd80      	pop	{r7, pc}
 801892a:	bf00      	nop
 801892c:	20007204 	.word	0x20007204
 8018930:	080202a8 	.word	0x080202a8
 8018934:	08020418 	.word	0x08020418
 8018938:	08020320 	.word	0x08020320

0801893c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801893c:	b580      	push	{r7, lr}
 801893e:	b08a      	sub	sp, #40	; 0x28
 8018940:	af02      	add	r7, sp, #8
 8018942:	60f8      	str	r0, [r7, #12]
 8018944:	60b9      	str	r1, [r7, #8]
 8018946:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8018948:	687b      	ldr	r3, [r7, #4]
 801894a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801894c:	68fb      	ldr	r3, [r7, #12]
 801894e:	2b00      	cmp	r3, #0
 8018950:	d106      	bne.n	8018960 <etharp_output+0x24>
 8018952:	4b73      	ldr	r3, [pc, #460]	; (8018b20 <etharp_output+0x1e4>)
 8018954:	f240 321e 	movw	r2, #798	; 0x31e
 8018958:	4972      	ldr	r1, [pc, #456]	; (8018b24 <etharp_output+0x1e8>)
 801895a:	4873      	ldr	r0, [pc, #460]	; (8018b28 <etharp_output+0x1ec>)
 801895c:	f002 fc58 	bl	801b210 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8018960:	68bb      	ldr	r3, [r7, #8]
 8018962:	2b00      	cmp	r3, #0
 8018964:	d106      	bne.n	8018974 <etharp_output+0x38>
 8018966:	4b6e      	ldr	r3, [pc, #440]	; (8018b20 <etharp_output+0x1e4>)
 8018968:	f240 321f 	movw	r2, #799	; 0x31f
 801896c:	496f      	ldr	r1, [pc, #444]	; (8018b2c <etharp_output+0x1f0>)
 801896e:	486e      	ldr	r0, [pc, #440]	; (8018b28 <etharp_output+0x1ec>)
 8018970:	f002 fc4e 	bl	801b210 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8018974:	687b      	ldr	r3, [r7, #4]
 8018976:	2b00      	cmp	r3, #0
 8018978:	d106      	bne.n	8018988 <etharp_output+0x4c>
 801897a:	4b69      	ldr	r3, [pc, #420]	; (8018b20 <etharp_output+0x1e4>)
 801897c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8018980:	496b      	ldr	r1, [pc, #428]	; (8018b30 <etharp_output+0x1f4>)
 8018982:	4869      	ldr	r0, [pc, #420]	; (8018b28 <etharp_output+0x1ec>)
 8018984:	f002 fc44 	bl	801b210 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8018988:	687b      	ldr	r3, [r7, #4]
 801898a:	681b      	ldr	r3, [r3, #0]
 801898c:	68f9      	ldr	r1, [r7, #12]
 801898e:	4618      	mov	r0, r3
 8018990:	f000 ff1e 	bl	80197d0 <ip4_addr_isbroadcast_u32>
 8018994:	4603      	mov	r3, r0
 8018996:	2b00      	cmp	r3, #0
 8018998:	d002      	beq.n	80189a0 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801899a:	4b66      	ldr	r3, [pc, #408]	; (8018b34 <etharp_output+0x1f8>)
 801899c:	61fb      	str	r3, [r7, #28]
 801899e:	e0af      	b.n	8018b00 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80189a0:	687b      	ldr	r3, [r7, #4]
 80189a2:	681b      	ldr	r3, [r3, #0]
 80189a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80189a8:	2be0      	cmp	r3, #224	; 0xe0
 80189aa:	d118      	bne.n	80189de <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80189ac:	2301      	movs	r3, #1
 80189ae:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80189b0:	2300      	movs	r3, #0
 80189b2:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80189b4:	235e      	movs	r3, #94	; 0x5e
 80189b6:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80189b8:	687b      	ldr	r3, [r7, #4]
 80189ba:	3301      	adds	r3, #1
 80189bc:	781b      	ldrb	r3, [r3, #0]
 80189be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80189c2:	b2db      	uxtb	r3, r3
 80189c4:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80189c6:	687b      	ldr	r3, [r7, #4]
 80189c8:	3302      	adds	r3, #2
 80189ca:	781b      	ldrb	r3, [r3, #0]
 80189cc:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80189ce:	687b      	ldr	r3, [r7, #4]
 80189d0:	3303      	adds	r3, #3
 80189d2:	781b      	ldrb	r3, [r3, #0]
 80189d4:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80189d6:	f107 0310 	add.w	r3, r7, #16
 80189da:	61fb      	str	r3, [r7, #28]
 80189dc:	e090      	b.n	8018b00 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80189de:	687b      	ldr	r3, [r7, #4]
 80189e0:	681a      	ldr	r2, [r3, #0]
 80189e2:	68fb      	ldr	r3, [r7, #12]
 80189e4:	3304      	adds	r3, #4
 80189e6:	681b      	ldr	r3, [r3, #0]
 80189e8:	405a      	eors	r2, r3
 80189ea:	68fb      	ldr	r3, [r7, #12]
 80189ec:	3308      	adds	r3, #8
 80189ee:	681b      	ldr	r3, [r3, #0]
 80189f0:	4013      	ands	r3, r2
 80189f2:	2b00      	cmp	r3, #0
 80189f4:	d012      	beq.n	8018a1c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 80189f6:	687b      	ldr	r3, [r7, #4]
 80189f8:	681b      	ldr	r3, [r3, #0]
 80189fa:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80189fc:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8018a00:	4293      	cmp	r3, r2
 8018a02:	d00b      	beq.n	8018a1c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8018a04:	68fb      	ldr	r3, [r7, #12]
 8018a06:	330c      	adds	r3, #12
 8018a08:	681b      	ldr	r3, [r3, #0]
 8018a0a:	2b00      	cmp	r3, #0
 8018a0c:	d003      	beq.n	8018a16 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8018a0e:	68fb      	ldr	r3, [r7, #12]
 8018a10:	330c      	adds	r3, #12
 8018a12:	61bb      	str	r3, [r7, #24]
 8018a14:	e002      	b.n	8018a1c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8018a16:	f06f 0303 	mvn.w	r3, #3
 8018a1a:	e07d      	b.n	8018b18 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8018a1c:	4b46      	ldr	r3, [pc, #280]	; (8018b38 <etharp_output+0x1fc>)
 8018a1e:	781b      	ldrb	r3, [r3, #0]
 8018a20:	4619      	mov	r1, r3
 8018a22:	4a46      	ldr	r2, [pc, #280]	; (8018b3c <etharp_output+0x200>)
 8018a24:	460b      	mov	r3, r1
 8018a26:	005b      	lsls	r3, r3, #1
 8018a28:	440b      	add	r3, r1
 8018a2a:	00db      	lsls	r3, r3, #3
 8018a2c:	4413      	add	r3, r2
 8018a2e:	3314      	adds	r3, #20
 8018a30:	781b      	ldrb	r3, [r3, #0]
 8018a32:	2b01      	cmp	r3, #1
 8018a34:	d925      	bls.n	8018a82 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8018a36:	4b40      	ldr	r3, [pc, #256]	; (8018b38 <etharp_output+0x1fc>)
 8018a38:	781b      	ldrb	r3, [r3, #0]
 8018a3a:	4619      	mov	r1, r3
 8018a3c:	4a3f      	ldr	r2, [pc, #252]	; (8018b3c <etharp_output+0x200>)
 8018a3e:	460b      	mov	r3, r1
 8018a40:	005b      	lsls	r3, r3, #1
 8018a42:	440b      	add	r3, r1
 8018a44:	00db      	lsls	r3, r3, #3
 8018a46:	4413      	add	r3, r2
 8018a48:	3308      	adds	r3, #8
 8018a4a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8018a4c:	68fa      	ldr	r2, [r7, #12]
 8018a4e:	429a      	cmp	r2, r3
 8018a50:	d117      	bne.n	8018a82 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8018a52:	69bb      	ldr	r3, [r7, #24]
 8018a54:	681a      	ldr	r2, [r3, #0]
 8018a56:	4b38      	ldr	r3, [pc, #224]	; (8018b38 <etharp_output+0x1fc>)
 8018a58:	781b      	ldrb	r3, [r3, #0]
 8018a5a:	4618      	mov	r0, r3
 8018a5c:	4937      	ldr	r1, [pc, #220]	; (8018b3c <etharp_output+0x200>)
 8018a5e:	4603      	mov	r3, r0
 8018a60:	005b      	lsls	r3, r3, #1
 8018a62:	4403      	add	r3, r0
 8018a64:	00db      	lsls	r3, r3, #3
 8018a66:	440b      	add	r3, r1
 8018a68:	3304      	adds	r3, #4
 8018a6a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8018a6c:	429a      	cmp	r2, r3
 8018a6e:	d108      	bne.n	8018a82 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8018a70:	4b31      	ldr	r3, [pc, #196]	; (8018b38 <etharp_output+0x1fc>)
 8018a72:	781b      	ldrb	r3, [r3, #0]
 8018a74:	461a      	mov	r2, r3
 8018a76:	68b9      	ldr	r1, [r7, #8]
 8018a78:	68f8      	ldr	r0, [r7, #12]
 8018a7a:	f7ff fec5 	bl	8018808 <etharp_output_to_arp_index>
 8018a7e:	4603      	mov	r3, r0
 8018a80:	e04a      	b.n	8018b18 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8018a82:	2300      	movs	r3, #0
 8018a84:	75fb      	strb	r3, [r7, #23]
 8018a86:	e031      	b.n	8018aec <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8018a88:	7dfa      	ldrb	r2, [r7, #23]
 8018a8a:	492c      	ldr	r1, [pc, #176]	; (8018b3c <etharp_output+0x200>)
 8018a8c:	4613      	mov	r3, r2
 8018a8e:	005b      	lsls	r3, r3, #1
 8018a90:	4413      	add	r3, r2
 8018a92:	00db      	lsls	r3, r3, #3
 8018a94:	440b      	add	r3, r1
 8018a96:	3314      	adds	r3, #20
 8018a98:	781b      	ldrb	r3, [r3, #0]
 8018a9a:	2b01      	cmp	r3, #1
 8018a9c:	d923      	bls.n	8018ae6 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8018a9e:	7dfa      	ldrb	r2, [r7, #23]
 8018aa0:	4926      	ldr	r1, [pc, #152]	; (8018b3c <etharp_output+0x200>)
 8018aa2:	4613      	mov	r3, r2
 8018aa4:	005b      	lsls	r3, r3, #1
 8018aa6:	4413      	add	r3, r2
 8018aa8:	00db      	lsls	r3, r3, #3
 8018aaa:	440b      	add	r3, r1
 8018aac:	3308      	adds	r3, #8
 8018aae:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8018ab0:	68fa      	ldr	r2, [r7, #12]
 8018ab2:	429a      	cmp	r2, r3
 8018ab4:	d117      	bne.n	8018ae6 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8018ab6:	69bb      	ldr	r3, [r7, #24]
 8018ab8:	6819      	ldr	r1, [r3, #0]
 8018aba:	7dfa      	ldrb	r2, [r7, #23]
 8018abc:	481f      	ldr	r0, [pc, #124]	; (8018b3c <etharp_output+0x200>)
 8018abe:	4613      	mov	r3, r2
 8018ac0:	005b      	lsls	r3, r3, #1
 8018ac2:	4413      	add	r3, r2
 8018ac4:	00db      	lsls	r3, r3, #3
 8018ac6:	4403      	add	r3, r0
 8018ac8:	3304      	adds	r3, #4
 8018aca:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8018acc:	4299      	cmp	r1, r3
 8018ace:	d10a      	bne.n	8018ae6 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8018ad0:	4a19      	ldr	r2, [pc, #100]	; (8018b38 <etharp_output+0x1fc>)
 8018ad2:	7dfb      	ldrb	r3, [r7, #23]
 8018ad4:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8018ad6:	7dfb      	ldrb	r3, [r7, #23]
 8018ad8:	461a      	mov	r2, r3
 8018ada:	68b9      	ldr	r1, [r7, #8]
 8018adc:	68f8      	ldr	r0, [r7, #12]
 8018ade:	f7ff fe93 	bl	8018808 <etharp_output_to_arp_index>
 8018ae2:	4603      	mov	r3, r0
 8018ae4:	e018      	b.n	8018b18 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8018ae6:	7dfb      	ldrb	r3, [r7, #23]
 8018ae8:	3301      	adds	r3, #1
 8018aea:	75fb      	strb	r3, [r7, #23]
 8018aec:	7dfb      	ldrb	r3, [r7, #23]
 8018aee:	2b09      	cmp	r3, #9
 8018af0:	d9ca      	bls.n	8018a88 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8018af2:	68ba      	ldr	r2, [r7, #8]
 8018af4:	69b9      	ldr	r1, [r7, #24]
 8018af6:	68f8      	ldr	r0, [r7, #12]
 8018af8:	f000 f822 	bl	8018b40 <etharp_query>
 8018afc:	4603      	mov	r3, r0
 8018afe:	e00b      	b.n	8018b18 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8018b00:	68fb      	ldr	r3, [r7, #12]
 8018b02:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8018b06:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8018b0a:	9300      	str	r3, [sp, #0]
 8018b0c:	69fb      	ldr	r3, [r7, #28]
 8018b0e:	68b9      	ldr	r1, [r7, #8]
 8018b10:	68f8      	ldr	r0, [r7, #12]
 8018b12:	f001 fdfb 	bl	801a70c <ethernet_output>
 8018b16:	4603      	mov	r3, r0
}
 8018b18:	4618      	mov	r0, r3
 8018b1a:	3720      	adds	r7, #32
 8018b1c:	46bd      	mov	sp, r7
 8018b1e:	bd80      	pop	{r7, pc}
 8018b20:	080202a8 	.word	0x080202a8
 8018b24:	080203f8 	.word	0x080203f8
 8018b28:	08020320 	.word	0x08020320
 8018b2c:	08020448 	.word	0x08020448
 8018b30:	080203e8 	.word	0x080203e8
 8018b34:	08020aa8 	.word	0x08020aa8
 8018b38:	200072f4 	.word	0x200072f4
 8018b3c:	20007204 	.word	0x20007204

08018b40 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8018b40:	b580      	push	{r7, lr}
 8018b42:	b08c      	sub	sp, #48	; 0x30
 8018b44:	af02      	add	r7, sp, #8
 8018b46:	60f8      	str	r0, [r7, #12]
 8018b48:	60b9      	str	r1, [r7, #8]
 8018b4a:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8018b4c:	68fb      	ldr	r3, [r7, #12]
 8018b4e:	3326      	adds	r3, #38	; 0x26
 8018b50:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8018b52:	23ff      	movs	r3, #255	; 0xff
 8018b54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8018b58:	2300      	movs	r3, #0
 8018b5a:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8018b5c:	68bb      	ldr	r3, [r7, #8]
 8018b5e:	681b      	ldr	r3, [r3, #0]
 8018b60:	68f9      	ldr	r1, [r7, #12]
 8018b62:	4618      	mov	r0, r3
 8018b64:	f000 fe34 	bl	80197d0 <ip4_addr_isbroadcast_u32>
 8018b68:	4603      	mov	r3, r0
 8018b6a:	2b00      	cmp	r3, #0
 8018b6c:	d10c      	bne.n	8018b88 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8018b6e:	68bb      	ldr	r3, [r7, #8]
 8018b70:	681b      	ldr	r3, [r3, #0]
 8018b72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8018b76:	2be0      	cmp	r3, #224	; 0xe0
 8018b78:	d006      	beq.n	8018b88 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8018b7a:	68bb      	ldr	r3, [r7, #8]
 8018b7c:	2b00      	cmp	r3, #0
 8018b7e:	d003      	beq.n	8018b88 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8018b80:	68bb      	ldr	r3, [r7, #8]
 8018b82:	681b      	ldr	r3, [r3, #0]
 8018b84:	2b00      	cmp	r3, #0
 8018b86:	d102      	bne.n	8018b8e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8018b88:	f06f 030f 	mvn.w	r3, #15
 8018b8c:	e101      	b.n	8018d92 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8018b8e:	68fa      	ldr	r2, [r7, #12]
 8018b90:	2101      	movs	r1, #1
 8018b92:	68b8      	ldr	r0, [r7, #8]
 8018b94:	f7ff fb60 	bl	8018258 <etharp_find_entry>
 8018b98:	4603      	mov	r3, r0
 8018b9a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8018b9c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8018ba0:	2b00      	cmp	r3, #0
 8018ba2:	da02      	bge.n	8018baa <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8018ba4:	8a7b      	ldrh	r3, [r7, #18]
 8018ba6:	b25b      	sxtb	r3, r3
 8018ba8:	e0f3      	b.n	8018d92 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8018baa:	8a7b      	ldrh	r3, [r7, #18]
 8018bac:	2b7e      	cmp	r3, #126	; 0x7e
 8018bae:	d906      	bls.n	8018bbe <etharp_query+0x7e>
 8018bb0:	4b7a      	ldr	r3, [pc, #488]	; (8018d9c <etharp_query+0x25c>)
 8018bb2:	f240 32c1 	movw	r2, #961	; 0x3c1
 8018bb6:	497a      	ldr	r1, [pc, #488]	; (8018da0 <etharp_query+0x260>)
 8018bb8:	487a      	ldr	r0, [pc, #488]	; (8018da4 <etharp_query+0x264>)
 8018bba:	f002 fb29 	bl	801b210 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8018bbe:	8a7b      	ldrh	r3, [r7, #18]
 8018bc0:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8018bc2:	7c7a      	ldrb	r2, [r7, #17]
 8018bc4:	4978      	ldr	r1, [pc, #480]	; (8018da8 <etharp_query+0x268>)
 8018bc6:	4613      	mov	r3, r2
 8018bc8:	005b      	lsls	r3, r3, #1
 8018bca:	4413      	add	r3, r2
 8018bcc:	00db      	lsls	r3, r3, #3
 8018bce:	440b      	add	r3, r1
 8018bd0:	3314      	adds	r3, #20
 8018bd2:	781b      	ldrb	r3, [r3, #0]
 8018bd4:	2b00      	cmp	r3, #0
 8018bd6:	d115      	bne.n	8018c04 <etharp_query+0xc4>
    is_new_entry = 1;
 8018bd8:	2301      	movs	r3, #1
 8018bda:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8018bdc:	7c7a      	ldrb	r2, [r7, #17]
 8018bde:	4972      	ldr	r1, [pc, #456]	; (8018da8 <etharp_query+0x268>)
 8018be0:	4613      	mov	r3, r2
 8018be2:	005b      	lsls	r3, r3, #1
 8018be4:	4413      	add	r3, r2
 8018be6:	00db      	lsls	r3, r3, #3
 8018be8:	440b      	add	r3, r1
 8018bea:	3314      	adds	r3, #20
 8018bec:	2201      	movs	r2, #1
 8018bee:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8018bf0:	7c7a      	ldrb	r2, [r7, #17]
 8018bf2:	496d      	ldr	r1, [pc, #436]	; (8018da8 <etharp_query+0x268>)
 8018bf4:	4613      	mov	r3, r2
 8018bf6:	005b      	lsls	r3, r3, #1
 8018bf8:	4413      	add	r3, r2
 8018bfa:	00db      	lsls	r3, r3, #3
 8018bfc:	440b      	add	r3, r1
 8018bfe:	3308      	adds	r3, #8
 8018c00:	68fa      	ldr	r2, [r7, #12]
 8018c02:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8018c04:	7c7a      	ldrb	r2, [r7, #17]
 8018c06:	4968      	ldr	r1, [pc, #416]	; (8018da8 <etharp_query+0x268>)
 8018c08:	4613      	mov	r3, r2
 8018c0a:	005b      	lsls	r3, r3, #1
 8018c0c:	4413      	add	r3, r2
 8018c0e:	00db      	lsls	r3, r3, #3
 8018c10:	440b      	add	r3, r1
 8018c12:	3314      	adds	r3, #20
 8018c14:	781b      	ldrb	r3, [r3, #0]
 8018c16:	2b01      	cmp	r3, #1
 8018c18:	d011      	beq.n	8018c3e <etharp_query+0xfe>
 8018c1a:	7c7a      	ldrb	r2, [r7, #17]
 8018c1c:	4962      	ldr	r1, [pc, #392]	; (8018da8 <etharp_query+0x268>)
 8018c1e:	4613      	mov	r3, r2
 8018c20:	005b      	lsls	r3, r3, #1
 8018c22:	4413      	add	r3, r2
 8018c24:	00db      	lsls	r3, r3, #3
 8018c26:	440b      	add	r3, r1
 8018c28:	3314      	adds	r3, #20
 8018c2a:	781b      	ldrb	r3, [r3, #0]
 8018c2c:	2b01      	cmp	r3, #1
 8018c2e:	d806      	bhi.n	8018c3e <etharp_query+0xfe>
 8018c30:	4b5a      	ldr	r3, [pc, #360]	; (8018d9c <etharp_query+0x25c>)
 8018c32:	f240 32cd 	movw	r2, #973	; 0x3cd
 8018c36:	495d      	ldr	r1, [pc, #372]	; (8018dac <etharp_query+0x26c>)
 8018c38:	485a      	ldr	r0, [pc, #360]	; (8018da4 <etharp_query+0x264>)
 8018c3a:	f002 fae9 	bl	801b210 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8018c3e:	6a3b      	ldr	r3, [r7, #32]
 8018c40:	2b00      	cmp	r3, #0
 8018c42:	d102      	bne.n	8018c4a <etharp_query+0x10a>
 8018c44:	687b      	ldr	r3, [r7, #4]
 8018c46:	2b00      	cmp	r3, #0
 8018c48:	d10c      	bne.n	8018c64 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8018c4a:	68b9      	ldr	r1, [r7, #8]
 8018c4c:	68f8      	ldr	r0, [r7, #12]
 8018c4e:	f000 f963 	bl	8018f18 <etharp_request>
 8018c52:	4603      	mov	r3, r0
 8018c54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8018c58:	687b      	ldr	r3, [r7, #4]
 8018c5a:	2b00      	cmp	r3, #0
 8018c5c:	d102      	bne.n	8018c64 <etharp_query+0x124>
      return result;
 8018c5e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8018c62:	e096      	b.n	8018d92 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8018c64:	687b      	ldr	r3, [r7, #4]
 8018c66:	2b00      	cmp	r3, #0
 8018c68:	d106      	bne.n	8018c78 <etharp_query+0x138>
 8018c6a:	4b4c      	ldr	r3, [pc, #304]	; (8018d9c <etharp_query+0x25c>)
 8018c6c:	f240 32e1 	movw	r2, #993	; 0x3e1
 8018c70:	494f      	ldr	r1, [pc, #316]	; (8018db0 <etharp_query+0x270>)
 8018c72:	484c      	ldr	r0, [pc, #304]	; (8018da4 <etharp_query+0x264>)
 8018c74:	f002 facc 	bl	801b210 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8018c78:	7c7a      	ldrb	r2, [r7, #17]
 8018c7a:	494b      	ldr	r1, [pc, #300]	; (8018da8 <etharp_query+0x268>)
 8018c7c:	4613      	mov	r3, r2
 8018c7e:	005b      	lsls	r3, r3, #1
 8018c80:	4413      	add	r3, r2
 8018c82:	00db      	lsls	r3, r3, #3
 8018c84:	440b      	add	r3, r1
 8018c86:	3314      	adds	r3, #20
 8018c88:	781b      	ldrb	r3, [r3, #0]
 8018c8a:	2b01      	cmp	r3, #1
 8018c8c:	d917      	bls.n	8018cbe <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8018c8e:	4a49      	ldr	r2, [pc, #292]	; (8018db4 <etharp_query+0x274>)
 8018c90:	7c7b      	ldrb	r3, [r7, #17]
 8018c92:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8018c94:	7c7a      	ldrb	r2, [r7, #17]
 8018c96:	4613      	mov	r3, r2
 8018c98:	005b      	lsls	r3, r3, #1
 8018c9a:	4413      	add	r3, r2
 8018c9c:	00db      	lsls	r3, r3, #3
 8018c9e:	3308      	adds	r3, #8
 8018ca0:	4a41      	ldr	r2, [pc, #260]	; (8018da8 <etharp_query+0x268>)
 8018ca2:	4413      	add	r3, r2
 8018ca4:	3304      	adds	r3, #4
 8018ca6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8018caa:	9200      	str	r2, [sp, #0]
 8018cac:	697a      	ldr	r2, [r7, #20]
 8018cae:	6879      	ldr	r1, [r7, #4]
 8018cb0:	68f8      	ldr	r0, [r7, #12]
 8018cb2:	f001 fd2b 	bl	801a70c <ethernet_output>
 8018cb6:	4603      	mov	r3, r0
 8018cb8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8018cbc:	e067      	b.n	8018d8e <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8018cbe:	7c7a      	ldrb	r2, [r7, #17]
 8018cc0:	4939      	ldr	r1, [pc, #228]	; (8018da8 <etharp_query+0x268>)
 8018cc2:	4613      	mov	r3, r2
 8018cc4:	005b      	lsls	r3, r3, #1
 8018cc6:	4413      	add	r3, r2
 8018cc8:	00db      	lsls	r3, r3, #3
 8018cca:	440b      	add	r3, r1
 8018ccc:	3314      	adds	r3, #20
 8018cce:	781b      	ldrb	r3, [r3, #0]
 8018cd0:	2b01      	cmp	r3, #1
 8018cd2:	d15c      	bne.n	8018d8e <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8018cd4:	2300      	movs	r3, #0
 8018cd6:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8018cd8:	687b      	ldr	r3, [r7, #4]
 8018cda:	61fb      	str	r3, [r7, #28]
    while (p) {
 8018cdc:	e01c      	b.n	8018d18 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8018cde:	69fb      	ldr	r3, [r7, #28]
 8018ce0:	895a      	ldrh	r2, [r3, #10]
 8018ce2:	69fb      	ldr	r3, [r7, #28]
 8018ce4:	891b      	ldrh	r3, [r3, #8]
 8018ce6:	429a      	cmp	r2, r3
 8018ce8:	d10a      	bne.n	8018d00 <etharp_query+0x1c0>
 8018cea:	69fb      	ldr	r3, [r7, #28]
 8018cec:	681b      	ldr	r3, [r3, #0]
 8018cee:	2b00      	cmp	r3, #0
 8018cf0:	d006      	beq.n	8018d00 <etharp_query+0x1c0>
 8018cf2:	4b2a      	ldr	r3, [pc, #168]	; (8018d9c <etharp_query+0x25c>)
 8018cf4:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8018cf8:	492f      	ldr	r1, [pc, #188]	; (8018db8 <etharp_query+0x278>)
 8018cfa:	482a      	ldr	r0, [pc, #168]	; (8018da4 <etharp_query+0x264>)
 8018cfc:	f002 fa88 	bl	801b210 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8018d00:	69fb      	ldr	r3, [r7, #28]
 8018d02:	7b1b      	ldrb	r3, [r3, #12]
 8018d04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8018d08:	2b00      	cmp	r3, #0
 8018d0a:	d002      	beq.n	8018d12 <etharp_query+0x1d2>
        copy_needed = 1;
 8018d0c:	2301      	movs	r3, #1
 8018d0e:	61bb      	str	r3, [r7, #24]
        break;
 8018d10:	e005      	b.n	8018d1e <etharp_query+0x1de>
      }
      p = p->next;
 8018d12:	69fb      	ldr	r3, [r7, #28]
 8018d14:	681b      	ldr	r3, [r3, #0]
 8018d16:	61fb      	str	r3, [r7, #28]
    while (p) {
 8018d18:	69fb      	ldr	r3, [r7, #28]
 8018d1a:	2b00      	cmp	r3, #0
 8018d1c:	d1df      	bne.n	8018cde <etharp_query+0x19e>
    }
    if (copy_needed) {
 8018d1e:	69bb      	ldr	r3, [r7, #24]
 8018d20:	2b00      	cmp	r3, #0
 8018d22:	d007      	beq.n	8018d34 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8018d24:	687a      	ldr	r2, [r7, #4]
 8018d26:	f44f 7120 	mov.w	r1, #640	; 0x280
 8018d2a:	200e      	movs	r0, #14
 8018d2c:	f7f8 febe 	bl	8011aac <pbuf_clone>
 8018d30:	61f8      	str	r0, [r7, #28]
 8018d32:	e004      	b.n	8018d3e <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8018d34:	687b      	ldr	r3, [r7, #4]
 8018d36:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8018d38:	69f8      	ldr	r0, [r7, #28]
 8018d3a:	f7f8 fc69 	bl	8011610 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8018d3e:	69fb      	ldr	r3, [r7, #28]
 8018d40:	2b00      	cmp	r3, #0
 8018d42:	d021      	beq.n	8018d88 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8018d44:	7c7a      	ldrb	r2, [r7, #17]
 8018d46:	4918      	ldr	r1, [pc, #96]	; (8018da8 <etharp_query+0x268>)
 8018d48:	4613      	mov	r3, r2
 8018d4a:	005b      	lsls	r3, r3, #1
 8018d4c:	4413      	add	r3, r2
 8018d4e:	00db      	lsls	r3, r3, #3
 8018d50:	440b      	add	r3, r1
 8018d52:	681b      	ldr	r3, [r3, #0]
 8018d54:	2b00      	cmp	r3, #0
 8018d56:	d00a      	beq.n	8018d6e <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8018d58:	7c7a      	ldrb	r2, [r7, #17]
 8018d5a:	4913      	ldr	r1, [pc, #76]	; (8018da8 <etharp_query+0x268>)
 8018d5c:	4613      	mov	r3, r2
 8018d5e:	005b      	lsls	r3, r3, #1
 8018d60:	4413      	add	r3, r2
 8018d62:	00db      	lsls	r3, r3, #3
 8018d64:	440b      	add	r3, r1
 8018d66:	681b      	ldr	r3, [r3, #0]
 8018d68:	4618      	mov	r0, r3
 8018d6a:	f7f8 fbb1 	bl	80114d0 <pbuf_free>
      }
      arp_table[i].q = p;
 8018d6e:	7c7a      	ldrb	r2, [r7, #17]
 8018d70:	490d      	ldr	r1, [pc, #52]	; (8018da8 <etharp_query+0x268>)
 8018d72:	4613      	mov	r3, r2
 8018d74:	005b      	lsls	r3, r3, #1
 8018d76:	4413      	add	r3, r2
 8018d78:	00db      	lsls	r3, r3, #3
 8018d7a:	440b      	add	r3, r1
 8018d7c:	69fa      	ldr	r2, [r7, #28]
 8018d7e:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8018d80:	2300      	movs	r3, #0
 8018d82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8018d86:	e002      	b.n	8018d8e <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8018d88:	23ff      	movs	r3, #255	; 0xff
 8018d8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8018d8e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8018d92:	4618      	mov	r0, r3
 8018d94:	3728      	adds	r7, #40	; 0x28
 8018d96:	46bd      	mov	sp, r7
 8018d98:	bd80      	pop	{r7, pc}
 8018d9a:	bf00      	nop
 8018d9c:	080202a8 	.word	0x080202a8
 8018da0:	08020454 	.word	0x08020454
 8018da4:	08020320 	.word	0x08020320
 8018da8:	20007204 	.word	0x20007204
 8018dac:	08020464 	.word	0x08020464
 8018db0:	08020448 	.word	0x08020448
 8018db4:	200072f4 	.word	0x200072f4
 8018db8:	0802048c 	.word	0x0802048c

08018dbc <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8018dbc:	b580      	push	{r7, lr}
 8018dbe:	b08a      	sub	sp, #40	; 0x28
 8018dc0:	af02      	add	r7, sp, #8
 8018dc2:	60f8      	str	r0, [r7, #12]
 8018dc4:	60b9      	str	r1, [r7, #8]
 8018dc6:	607a      	str	r2, [r7, #4]
 8018dc8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8018dca:	2300      	movs	r3, #0
 8018dcc:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8018dce:	68fb      	ldr	r3, [r7, #12]
 8018dd0:	2b00      	cmp	r3, #0
 8018dd2:	d106      	bne.n	8018de2 <etharp_raw+0x26>
 8018dd4:	4b3a      	ldr	r3, [pc, #232]	; (8018ec0 <etharp_raw+0x104>)
 8018dd6:	f240 4257 	movw	r2, #1111	; 0x457
 8018dda:	493a      	ldr	r1, [pc, #232]	; (8018ec4 <etharp_raw+0x108>)
 8018ddc:	483a      	ldr	r0, [pc, #232]	; (8018ec8 <etharp_raw+0x10c>)
 8018dde:	f002 fa17 	bl	801b210 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8018de2:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018de6:	211c      	movs	r1, #28
 8018de8:	200e      	movs	r0, #14
 8018dea:	f7f8 f88d 	bl	8010f08 <pbuf_alloc>
 8018dee:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8018df0:	69bb      	ldr	r3, [r7, #24]
 8018df2:	2b00      	cmp	r3, #0
 8018df4:	d102      	bne.n	8018dfc <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8018df6:	f04f 33ff 	mov.w	r3, #4294967295
 8018dfa:	e05d      	b.n	8018eb8 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8018dfc:	69bb      	ldr	r3, [r7, #24]
 8018dfe:	895b      	ldrh	r3, [r3, #10]
 8018e00:	2b1b      	cmp	r3, #27
 8018e02:	d806      	bhi.n	8018e12 <etharp_raw+0x56>
 8018e04:	4b2e      	ldr	r3, [pc, #184]	; (8018ec0 <etharp_raw+0x104>)
 8018e06:	f240 4262 	movw	r2, #1122	; 0x462
 8018e0a:	4930      	ldr	r1, [pc, #192]	; (8018ecc <etharp_raw+0x110>)
 8018e0c:	482e      	ldr	r0, [pc, #184]	; (8018ec8 <etharp_raw+0x10c>)
 8018e0e:	f002 f9ff 	bl	801b210 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8018e12:	69bb      	ldr	r3, [r7, #24]
 8018e14:	685b      	ldr	r3, [r3, #4]
 8018e16:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8018e18:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8018e1a:	4618      	mov	r0, r3
 8018e1c:	f7f6 ff54 	bl	800fcc8 <lwip_htons>
 8018e20:	4603      	mov	r3, r0
 8018e22:	461a      	mov	r2, r3
 8018e24:	697b      	ldr	r3, [r7, #20]
 8018e26:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8018e28:	68fb      	ldr	r3, [r7, #12]
 8018e2a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8018e2e:	2b06      	cmp	r3, #6
 8018e30:	d006      	beq.n	8018e40 <etharp_raw+0x84>
 8018e32:	4b23      	ldr	r3, [pc, #140]	; (8018ec0 <etharp_raw+0x104>)
 8018e34:	f240 4269 	movw	r2, #1129	; 0x469
 8018e38:	4925      	ldr	r1, [pc, #148]	; (8018ed0 <etharp_raw+0x114>)
 8018e3a:	4823      	ldr	r0, [pc, #140]	; (8018ec8 <etharp_raw+0x10c>)
 8018e3c:	f002 f9e8 	bl	801b210 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8018e40:	697b      	ldr	r3, [r7, #20]
 8018e42:	3308      	adds	r3, #8
 8018e44:	2206      	movs	r2, #6
 8018e46:	6839      	ldr	r1, [r7, #0]
 8018e48:	4618      	mov	r0, r3
 8018e4a:	f002 fbc2 	bl	801b5d2 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8018e4e:	697b      	ldr	r3, [r7, #20]
 8018e50:	3312      	adds	r3, #18
 8018e52:	2206      	movs	r2, #6
 8018e54:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8018e56:	4618      	mov	r0, r3
 8018e58:	f002 fbbb 	bl	801b5d2 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8018e5c:	697b      	ldr	r3, [r7, #20]
 8018e5e:	330e      	adds	r3, #14
 8018e60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8018e62:	6812      	ldr	r2, [r2, #0]
 8018e64:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8018e66:	697b      	ldr	r3, [r7, #20]
 8018e68:	3318      	adds	r3, #24
 8018e6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018e6c:	6812      	ldr	r2, [r2, #0]
 8018e6e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8018e70:	697b      	ldr	r3, [r7, #20]
 8018e72:	2200      	movs	r2, #0
 8018e74:	701a      	strb	r2, [r3, #0]
 8018e76:	2200      	movs	r2, #0
 8018e78:	f042 0201 	orr.w	r2, r2, #1
 8018e7c:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8018e7e:	697b      	ldr	r3, [r7, #20]
 8018e80:	2200      	movs	r2, #0
 8018e82:	f042 0208 	orr.w	r2, r2, #8
 8018e86:	709a      	strb	r2, [r3, #2]
 8018e88:	2200      	movs	r2, #0
 8018e8a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8018e8c:	697b      	ldr	r3, [r7, #20]
 8018e8e:	2206      	movs	r2, #6
 8018e90:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8018e92:	697b      	ldr	r3, [r7, #20]
 8018e94:	2204      	movs	r2, #4
 8018e96:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8018e98:	f640 0306 	movw	r3, #2054	; 0x806
 8018e9c:	9300      	str	r3, [sp, #0]
 8018e9e:	687b      	ldr	r3, [r7, #4]
 8018ea0:	68ba      	ldr	r2, [r7, #8]
 8018ea2:	69b9      	ldr	r1, [r7, #24]
 8018ea4:	68f8      	ldr	r0, [r7, #12]
 8018ea6:	f001 fc31 	bl	801a70c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8018eaa:	69b8      	ldr	r0, [r7, #24]
 8018eac:	f7f8 fb10 	bl	80114d0 <pbuf_free>
  p = NULL;
 8018eb0:	2300      	movs	r3, #0
 8018eb2:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8018eb4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8018eb8:	4618      	mov	r0, r3
 8018eba:	3720      	adds	r7, #32
 8018ebc:	46bd      	mov	sp, r7
 8018ebe:	bd80      	pop	{r7, pc}
 8018ec0:	080202a8 	.word	0x080202a8
 8018ec4:	080203f8 	.word	0x080203f8
 8018ec8:	08020320 	.word	0x08020320
 8018ecc:	080204a8 	.word	0x080204a8
 8018ed0:	080204dc 	.word	0x080204dc

08018ed4 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8018ed4:	b580      	push	{r7, lr}
 8018ed6:	b088      	sub	sp, #32
 8018ed8:	af04      	add	r7, sp, #16
 8018eda:	60f8      	str	r0, [r7, #12]
 8018edc:	60b9      	str	r1, [r7, #8]
 8018ede:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8018ee0:	68fb      	ldr	r3, [r7, #12]
 8018ee2:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8018ee6:	68fb      	ldr	r3, [r7, #12]
 8018ee8:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8018eec:	68fb      	ldr	r3, [r7, #12]
 8018eee:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8018ef0:	2201      	movs	r2, #1
 8018ef2:	9203      	str	r2, [sp, #12]
 8018ef4:	68ba      	ldr	r2, [r7, #8]
 8018ef6:	9202      	str	r2, [sp, #8]
 8018ef8:	4a06      	ldr	r2, [pc, #24]	; (8018f14 <etharp_request_dst+0x40>)
 8018efa:	9201      	str	r2, [sp, #4]
 8018efc:	9300      	str	r3, [sp, #0]
 8018efe:	4603      	mov	r3, r0
 8018f00:	687a      	ldr	r2, [r7, #4]
 8018f02:	68f8      	ldr	r0, [r7, #12]
 8018f04:	f7ff ff5a 	bl	8018dbc <etharp_raw>
 8018f08:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8018f0a:	4618      	mov	r0, r3
 8018f0c:	3710      	adds	r7, #16
 8018f0e:	46bd      	mov	sp, r7
 8018f10:	bd80      	pop	{r7, pc}
 8018f12:	bf00      	nop
 8018f14:	08020ab0 	.word	0x08020ab0

08018f18 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8018f18:	b580      	push	{r7, lr}
 8018f1a:	b082      	sub	sp, #8
 8018f1c:	af00      	add	r7, sp, #0
 8018f1e:	6078      	str	r0, [r7, #4]
 8018f20:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8018f22:	4a05      	ldr	r2, [pc, #20]	; (8018f38 <etharp_request+0x20>)
 8018f24:	6839      	ldr	r1, [r7, #0]
 8018f26:	6878      	ldr	r0, [r7, #4]
 8018f28:	f7ff ffd4 	bl	8018ed4 <etharp_request_dst>
 8018f2c:	4603      	mov	r3, r0
}
 8018f2e:	4618      	mov	r0, r3
 8018f30:	3708      	adds	r7, #8
 8018f32:	46bd      	mov	sp, r7
 8018f34:	bd80      	pop	{r7, pc}
 8018f36:	bf00      	nop
 8018f38:	08020aa8 	.word	0x08020aa8

08018f3c <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8018f3c:	b580      	push	{r7, lr}
 8018f3e:	b08e      	sub	sp, #56	; 0x38
 8018f40:	af04      	add	r7, sp, #16
 8018f42:	6078      	str	r0, [r7, #4]
 8018f44:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8018f46:	4b87      	ldr	r3, [pc, #540]	; (8019164 <icmp_input+0x228>)
 8018f48:	689b      	ldr	r3, [r3, #8]
 8018f4a:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8018f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f4e:	781b      	ldrb	r3, [r3, #0]
 8018f50:	f003 030f 	and.w	r3, r3, #15
 8018f54:	b2db      	uxtb	r3, r3
 8018f56:	009b      	lsls	r3, r3, #2
 8018f58:	b2db      	uxtb	r3, r3
 8018f5a:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8018f5c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018f5e:	2b13      	cmp	r3, #19
 8018f60:	f240 80e8 	bls.w	8019134 <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8018f64:	687b      	ldr	r3, [r7, #4]
 8018f66:	895b      	ldrh	r3, [r3, #10]
 8018f68:	2b03      	cmp	r3, #3
 8018f6a:	f240 80e5 	bls.w	8019138 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8018f6e:	687b      	ldr	r3, [r7, #4]
 8018f70:	685b      	ldr	r3, [r3, #4]
 8018f72:	781b      	ldrb	r3, [r3, #0]
 8018f74:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8018f78:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8018f7c:	2b00      	cmp	r3, #0
 8018f7e:	f000 80d2 	beq.w	8019126 <icmp_input+0x1ea>
 8018f82:	2b08      	cmp	r3, #8
 8018f84:	f040 80d2 	bne.w	801912c <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8018f88:	4b77      	ldr	r3, [pc, #476]	; (8019168 <icmp_input+0x22c>)
 8018f8a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8018f8c:	4b75      	ldr	r3, [pc, #468]	; (8019164 <icmp_input+0x228>)
 8018f8e:	695b      	ldr	r3, [r3, #20]
 8018f90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018f94:	2be0      	cmp	r3, #224	; 0xe0
 8018f96:	f000 80d6 	beq.w	8019146 <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8018f9a:	4b72      	ldr	r3, [pc, #456]	; (8019164 <icmp_input+0x228>)
 8018f9c:	695b      	ldr	r3, [r3, #20]
 8018f9e:	4a71      	ldr	r2, [pc, #452]	; (8019164 <icmp_input+0x228>)
 8018fa0:	6812      	ldr	r2, [r2, #0]
 8018fa2:	4611      	mov	r1, r2
 8018fa4:	4618      	mov	r0, r3
 8018fa6:	f000 fc13 	bl	80197d0 <ip4_addr_isbroadcast_u32>
 8018faa:	4603      	mov	r3, r0
 8018fac:	2b00      	cmp	r3, #0
 8018fae:	f040 80cc 	bne.w	801914a <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8018fb2:	687b      	ldr	r3, [r7, #4]
 8018fb4:	891b      	ldrh	r3, [r3, #8]
 8018fb6:	2b07      	cmp	r3, #7
 8018fb8:	f240 80c0 	bls.w	801913c <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 8018fbc:	6878      	ldr	r0, [r7, #4]
 8018fbe:	f7f6 ff20 	bl	800fe02 <inet_chksum_pbuf>
 8018fc2:	4603      	mov	r3, r0
 8018fc4:	2b00      	cmp	r3, #0
 8018fc6:	d003      	beq.n	8018fd0 <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 8018fc8:	6878      	ldr	r0, [r7, #4]
 8018fca:	f7f8 fa81 	bl	80114d0 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 8018fce:	e0c5      	b.n	801915c <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8018fd0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018fd2:	330e      	adds	r3, #14
 8018fd4:	4619      	mov	r1, r3
 8018fd6:	6878      	ldr	r0, [r7, #4]
 8018fd8:	f7f8 f9e4 	bl	80113a4 <pbuf_add_header>
 8018fdc:	4603      	mov	r3, r0
 8018fde:	2b00      	cmp	r3, #0
 8018fe0:	d04b      	beq.n	801907a <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8018fe2:	687b      	ldr	r3, [r7, #4]
 8018fe4:	891a      	ldrh	r2, [r3, #8]
 8018fe6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018fe8:	4413      	add	r3, r2
 8018fea:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8018fec:	687b      	ldr	r3, [r7, #4]
 8018fee:	891b      	ldrh	r3, [r3, #8]
 8018ff0:	8b7a      	ldrh	r2, [r7, #26]
 8018ff2:	429a      	cmp	r2, r3
 8018ff4:	f0c0 80ab 	bcc.w	801914e <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8018ff8:	8b7b      	ldrh	r3, [r7, #26]
 8018ffa:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018ffe:	4619      	mov	r1, r3
 8019000:	200e      	movs	r0, #14
 8019002:	f7f7 ff81 	bl	8010f08 <pbuf_alloc>
 8019006:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8019008:	697b      	ldr	r3, [r7, #20]
 801900a:	2b00      	cmp	r3, #0
 801900c:	f000 80a1 	beq.w	8019152 <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8019010:	697b      	ldr	r3, [r7, #20]
 8019012:	895b      	ldrh	r3, [r3, #10]
 8019014:	461a      	mov	r2, r3
 8019016:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019018:	3308      	adds	r3, #8
 801901a:	429a      	cmp	r2, r3
 801901c:	d203      	bcs.n	8019026 <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801901e:	6978      	ldr	r0, [r7, #20]
 8019020:	f7f8 fa56 	bl	80114d0 <pbuf_free>
          goto icmperr;
 8019024:	e096      	b.n	8019154 <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8019026:	697b      	ldr	r3, [r7, #20]
 8019028:	685b      	ldr	r3, [r3, #4]
 801902a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801902c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801902e:	4618      	mov	r0, r3
 8019030:	f002 facf 	bl	801b5d2 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8019034:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019036:	4619      	mov	r1, r3
 8019038:	6978      	ldr	r0, [r7, #20]
 801903a:	f7f8 f9c3 	bl	80113c4 <pbuf_remove_header>
 801903e:	4603      	mov	r3, r0
 8019040:	2b00      	cmp	r3, #0
 8019042:	d009      	beq.n	8019058 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8019044:	4b49      	ldr	r3, [pc, #292]	; (801916c <icmp_input+0x230>)
 8019046:	22b6      	movs	r2, #182	; 0xb6
 8019048:	4949      	ldr	r1, [pc, #292]	; (8019170 <icmp_input+0x234>)
 801904a:	484a      	ldr	r0, [pc, #296]	; (8019174 <icmp_input+0x238>)
 801904c:	f002 f8e0 	bl	801b210 <iprintf>
          pbuf_free(r);
 8019050:	6978      	ldr	r0, [r7, #20]
 8019052:	f7f8 fa3d 	bl	80114d0 <pbuf_free>
          goto icmperr;
 8019056:	e07d      	b.n	8019154 <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8019058:	6879      	ldr	r1, [r7, #4]
 801905a:	6978      	ldr	r0, [r7, #20]
 801905c:	f7f8 fb50 	bl	8011700 <pbuf_copy>
 8019060:	4603      	mov	r3, r0
 8019062:	2b00      	cmp	r3, #0
 8019064:	d003      	beq.n	801906e <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8019066:	6978      	ldr	r0, [r7, #20]
 8019068:	f7f8 fa32 	bl	80114d0 <pbuf_free>
          goto icmperr;
 801906c:	e072      	b.n	8019154 <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 801906e:	6878      	ldr	r0, [r7, #4]
 8019070:	f7f8 fa2e 	bl	80114d0 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8019074:	697b      	ldr	r3, [r7, #20]
 8019076:	607b      	str	r3, [r7, #4]
 8019078:	e00f      	b.n	801909a <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801907a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801907c:	330e      	adds	r3, #14
 801907e:	4619      	mov	r1, r3
 8019080:	6878      	ldr	r0, [r7, #4]
 8019082:	f7f8 f99f 	bl	80113c4 <pbuf_remove_header>
 8019086:	4603      	mov	r3, r0
 8019088:	2b00      	cmp	r3, #0
 801908a:	d006      	beq.n	801909a <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801908c:	4b37      	ldr	r3, [pc, #220]	; (801916c <icmp_input+0x230>)
 801908e:	22c7      	movs	r2, #199	; 0xc7
 8019090:	4939      	ldr	r1, [pc, #228]	; (8019178 <icmp_input+0x23c>)
 8019092:	4838      	ldr	r0, [pc, #224]	; (8019174 <icmp_input+0x238>)
 8019094:	f002 f8bc 	bl	801b210 <iprintf>
          goto icmperr;
 8019098:	e05c      	b.n	8019154 <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801909a:	687b      	ldr	r3, [r7, #4]
 801909c:	685b      	ldr	r3, [r3, #4]
 801909e:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 80190a0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80190a2:	4619      	mov	r1, r3
 80190a4:	6878      	ldr	r0, [r7, #4]
 80190a6:	f7f8 f97d 	bl	80113a4 <pbuf_add_header>
 80190aa:	4603      	mov	r3, r0
 80190ac:	2b00      	cmp	r3, #0
 80190ae:	d13c      	bne.n	801912a <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 80190b0:	687b      	ldr	r3, [r7, #4]
 80190b2:	685b      	ldr	r3, [r3, #4]
 80190b4:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 80190b6:	69fb      	ldr	r3, [r7, #28]
 80190b8:	681a      	ldr	r2, [r3, #0]
 80190ba:	68fb      	ldr	r3, [r7, #12]
 80190bc:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80190be:	4b29      	ldr	r3, [pc, #164]	; (8019164 <icmp_input+0x228>)
 80190c0:	691a      	ldr	r2, [r3, #16]
 80190c2:	68fb      	ldr	r3, [r7, #12]
 80190c4:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 80190c6:	693b      	ldr	r3, [r7, #16]
 80190c8:	2200      	movs	r2, #0
 80190ca:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 80190cc:	693b      	ldr	r3, [r7, #16]
 80190ce:	885b      	ldrh	r3, [r3, #2]
 80190d0:	b29b      	uxth	r3, r3
 80190d2:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 80190d6:	4293      	cmp	r3, r2
 80190d8:	d907      	bls.n	80190ea <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 80190da:	693b      	ldr	r3, [r7, #16]
 80190dc:	885b      	ldrh	r3, [r3, #2]
 80190de:	b29b      	uxth	r3, r3
 80190e0:	3309      	adds	r3, #9
 80190e2:	b29a      	uxth	r2, r3
 80190e4:	693b      	ldr	r3, [r7, #16]
 80190e6:	805a      	strh	r2, [r3, #2]
 80190e8:	e006      	b.n	80190f8 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 80190ea:	693b      	ldr	r3, [r7, #16]
 80190ec:	885b      	ldrh	r3, [r3, #2]
 80190ee:	b29b      	uxth	r3, r3
 80190f0:	3308      	adds	r3, #8
 80190f2:	b29a      	uxth	r2, r3
 80190f4:	693b      	ldr	r3, [r7, #16]
 80190f6:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80190f8:	68fb      	ldr	r3, [r7, #12]
 80190fa:	22ff      	movs	r2, #255	; 0xff
 80190fc:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 80190fe:	68fb      	ldr	r3, [r7, #12]
 8019100:	2200      	movs	r2, #0
 8019102:	729a      	strb	r2, [r3, #10]
 8019104:	2200      	movs	r2, #0
 8019106:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8019108:	683b      	ldr	r3, [r7, #0]
 801910a:	9302      	str	r3, [sp, #8]
 801910c:	2301      	movs	r3, #1
 801910e:	9301      	str	r3, [sp, #4]
 8019110:	2300      	movs	r3, #0
 8019112:	9300      	str	r3, [sp, #0]
 8019114:	23ff      	movs	r3, #255	; 0xff
 8019116:	2200      	movs	r2, #0
 8019118:	69f9      	ldr	r1, [r7, #28]
 801911a:	6878      	ldr	r0, [r7, #4]
 801911c:	f000 fa80 	bl	8019620 <ip4_output_if>
 8019120:	4603      	mov	r3, r0
 8019122:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8019124:	e001      	b.n	801912a <icmp_input+0x1ee>
      break;
 8019126:	bf00      	nop
 8019128:	e000      	b.n	801912c <icmp_input+0x1f0>
      break;
 801912a:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801912c:	6878      	ldr	r0, [r7, #4]
 801912e:	f7f8 f9cf 	bl	80114d0 <pbuf_free>
  return;
 8019132:	e013      	b.n	801915c <icmp_input+0x220>
    goto lenerr;
 8019134:	bf00      	nop
 8019136:	e002      	b.n	801913e <icmp_input+0x202>
    goto lenerr;
 8019138:	bf00      	nop
 801913a:	e000      	b.n	801913e <icmp_input+0x202>
        goto lenerr;
 801913c:	bf00      	nop
lenerr:
  pbuf_free(p);
 801913e:	6878      	ldr	r0, [r7, #4]
 8019140:	f7f8 f9c6 	bl	80114d0 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8019144:	e00a      	b.n	801915c <icmp_input+0x220>
        goto icmperr;
 8019146:	bf00      	nop
 8019148:	e004      	b.n	8019154 <icmp_input+0x218>
        goto icmperr;
 801914a:	bf00      	nop
 801914c:	e002      	b.n	8019154 <icmp_input+0x218>
          goto icmperr;
 801914e:	bf00      	nop
 8019150:	e000      	b.n	8019154 <icmp_input+0x218>
          goto icmperr;
 8019152:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8019154:	6878      	ldr	r0, [r7, #4]
 8019156:	f7f8 f9bb 	bl	80114d0 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801915a:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801915c:	3728      	adds	r7, #40	; 0x28
 801915e:	46bd      	mov	sp, r7
 8019160:	bd80      	pop	{r7, pc}
 8019162:	bf00      	nop
 8019164:	200008c8 	.word	0x200008c8
 8019168:	200008dc 	.word	0x200008dc
 801916c:	08020520 	.word	0x08020520
 8019170:	08020558 	.word	0x08020558
 8019174:	08020590 	.word	0x08020590
 8019178:	080205b8 	.word	0x080205b8

0801917c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801917c:	b580      	push	{r7, lr}
 801917e:	b082      	sub	sp, #8
 8019180:	af00      	add	r7, sp, #0
 8019182:	6078      	str	r0, [r7, #4]
 8019184:	460b      	mov	r3, r1
 8019186:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8019188:	78fb      	ldrb	r3, [r7, #3]
 801918a:	461a      	mov	r2, r3
 801918c:	2103      	movs	r1, #3
 801918e:	6878      	ldr	r0, [r7, #4]
 8019190:	f000 f814 	bl	80191bc <icmp_send_response>
}
 8019194:	bf00      	nop
 8019196:	3708      	adds	r7, #8
 8019198:	46bd      	mov	sp, r7
 801919a:	bd80      	pop	{r7, pc}

0801919c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801919c:	b580      	push	{r7, lr}
 801919e:	b082      	sub	sp, #8
 80191a0:	af00      	add	r7, sp, #0
 80191a2:	6078      	str	r0, [r7, #4]
 80191a4:	460b      	mov	r3, r1
 80191a6:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 80191a8:	78fb      	ldrb	r3, [r7, #3]
 80191aa:	461a      	mov	r2, r3
 80191ac:	210b      	movs	r1, #11
 80191ae:	6878      	ldr	r0, [r7, #4]
 80191b0:	f000 f804 	bl	80191bc <icmp_send_response>
}
 80191b4:	bf00      	nop
 80191b6:	3708      	adds	r7, #8
 80191b8:	46bd      	mov	sp, r7
 80191ba:	bd80      	pop	{r7, pc}

080191bc <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 80191bc:	b580      	push	{r7, lr}
 80191be:	b08c      	sub	sp, #48	; 0x30
 80191c0:	af04      	add	r7, sp, #16
 80191c2:	6078      	str	r0, [r7, #4]
 80191c4:	460b      	mov	r3, r1
 80191c6:	70fb      	strb	r3, [r7, #3]
 80191c8:	4613      	mov	r3, r2
 80191ca:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80191cc:	f44f 7220 	mov.w	r2, #640	; 0x280
 80191d0:	2124      	movs	r1, #36	; 0x24
 80191d2:	2022      	movs	r0, #34	; 0x22
 80191d4:	f7f7 fe98 	bl	8010f08 <pbuf_alloc>
 80191d8:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 80191da:	69fb      	ldr	r3, [r7, #28]
 80191dc:	2b00      	cmp	r3, #0
 80191de:	d056      	beq.n	801928e <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80191e0:	69fb      	ldr	r3, [r7, #28]
 80191e2:	895b      	ldrh	r3, [r3, #10]
 80191e4:	2b23      	cmp	r3, #35	; 0x23
 80191e6:	d806      	bhi.n	80191f6 <icmp_send_response+0x3a>
 80191e8:	4b2b      	ldr	r3, [pc, #172]	; (8019298 <icmp_send_response+0xdc>)
 80191ea:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80191ee:	492b      	ldr	r1, [pc, #172]	; (801929c <icmp_send_response+0xe0>)
 80191f0:	482b      	ldr	r0, [pc, #172]	; (80192a0 <icmp_send_response+0xe4>)
 80191f2:	f002 f80d 	bl	801b210 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80191f6:	687b      	ldr	r3, [r7, #4]
 80191f8:	685b      	ldr	r3, [r3, #4]
 80191fa:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80191fc:	69fb      	ldr	r3, [r7, #28]
 80191fe:	685b      	ldr	r3, [r3, #4]
 8019200:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8019202:	697b      	ldr	r3, [r7, #20]
 8019204:	78fa      	ldrb	r2, [r7, #3]
 8019206:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8019208:	697b      	ldr	r3, [r7, #20]
 801920a:	78ba      	ldrb	r2, [r7, #2]
 801920c:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801920e:	697b      	ldr	r3, [r7, #20]
 8019210:	2200      	movs	r2, #0
 8019212:	711a      	strb	r2, [r3, #4]
 8019214:	2200      	movs	r2, #0
 8019216:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8019218:	697b      	ldr	r3, [r7, #20]
 801921a:	2200      	movs	r2, #0
 801921c:	719a      	strb	r2, [r3, #6]
 801921e:	2200      	movs	r2, #0
 8019220:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8019222:	69fb      	ldr	r3, [r7, #28]
 8019224:	685b      	ldr	r3, [r3, #4]
 8019226:	f103 0008 	add.w	r0, r3, #8
 801922a:	687b      	ldr	r3, [r7, #4]
 801922c:	685b      	ldr	r3, [r3, #4]
 801922e:	221c      	movs	r2, #28
 8019230:	4619      	mov	r1, r3
 8019232:	f002 f9ce 	bl	801b5d2 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8019236:	69bb      	ldr	r3, [r7, #24]
 8019238:	68db      	ldr	r3, [r3, #12]
 801923a:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801923c:	f107 030c 	add.w	r3, r7, #12
 8019240:	4618      	mov	r0, r3
 8019242:	f000 f82f 	bl	80192a4 <ip4_route>
 8019246:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8019248:	693b      	ldr	r3, [r7, #16]
 801924a:	2b00      	cmp	r3, #0
 801924c:	d01b      	beq.n	8019286 <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801924e:	697b      	ldr	r3, [r7, #20]
 8019250:	2200      	movs	r2, #0
 8019252:	709a      	strb	r2, [r3, #2]
 8019254:	2200      	movs	r2, #0
 8019256:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8019258:	69fb      	ldr	r3, [r7, #28]
 801925a:	895b      	ldrh	r3, [r3, #10]
 801925c:	4619      	mov	r1, r3
 801925e:	6978      	ldr	r0, [r7, #20]
 8019260:	f7f6 fdbd 	bl	800fdde <inet_chksum>
 8019264:	4603      	mov	r3, r0
 8019266:	461a      	mov	r2, r3
 8019268:	697b      	ldr	r3, [r7, #20]
 801926a:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801926c:	f107 020c 	add.w	r2, r7, #12
 8019270:	693b      	ldr	r3, [r7, #16]
 8019272:	9302      	str	r3, [sp, #8]
 8019274:	2301      	movs	r3, #1
 8019276:	9301      	str	r3, [sp, #4]
 8019278:	2300      	movs	r3, #0
 801927a:	9300      	str	r3, [sp, #0]
 801927c:	23ff      	movs	r3, #255	; 0xff
 801927e:	2100      	movs	r1, #0
 8019280:	69f8      	ldr	r0, [r7, #28]
 8019282:	f000 f9cd 	bl	8019620 <ip4_output_if>
  }
  pbuf_free(q);
 8019286:	69f8      	ldr	r0, [r7, #28]
 8019288:	f7f8 f922 	bl	80114d0 <pbuf_free>
 801928c:	e000      	b.n	8019290 <icmp_send_response+0xd4>
    return;
 801928e:	bf00      	nop
}
 8019290:	3720      	adds	r7, #32
 8019292:	46bd      	mov	sp, r7
 8019294:	bd80      	pop	{r7, pc}
 8019296:	bf00      	nop
 8019298:	08020520 	.word	0x08020520
 801929c:	080205ec 	.word	0x080205ec
 80192a0:	08020590 	.word	0x08020590

080192a4 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 80192a4:	b480      	push	{r7}
 80192a6:	b085      	sub	sp, #20
 80192a8:	af00      	add	r7, sp, #0
 80192aa:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 80192ac:	4b33      	ldr	r3, [pc, #204]	; (801937c <ip4_route+0xd8>)
 80192ae:	681b      	ldr	r3, [r3, #0]
 80192b0:	60fb      	str	r3, [r7, #12]
 80192b2:	e036      	b.n	8019322 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80192b4:	68fb      	ldr	r3, [r7, #12]
 80192b6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80192ba:	f003 0301 	and.w	r3, r3, #1
 80192be:	b2db      	uxtb	r3, r3
 80192c0:	2b00      	cmp	r3, #0
 80192c2:	d02b      	beq.n	801931c <ip4_route+0x78>
 80192c4:	68fb      	ldr	r3, [r7, #12]
 80192c6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80192ca:	089b      	lsrs	r3, r3, #2
 80192cc:	f003 0301 	and.w	r3, r3, #1
 80192d0:	b2db      	uxtb	r3, r3
 80192d2:	2b00      	cmp	r3, #0
 80192d4:	d022      	beq.n	801931c <ip4_route+0x78>
 80192d6:	68fb      	ldr	r3, [r7, #12]
 80192d8:	3304      	adds	r3, #4
 80192da:	681b      	ldr	r3, [r3, #0]
 80192dc:	2b00      	cmp	r3, #0
 80192de:	d01d      	beq.n	801931c <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 80192e0:	687b      	ldr	r3, [r7, #4]
 80192e2:	681a      	ldr	r2, [r3, #0]
 80192e4:	68fb      	ldr	r3, [r7, #12]
 80192e6:	3304      	adds	r3, #4
 80192e8:	681b      	ldr	r3, [r3, #0]
 80192ea:	405a      	eors	r2, r3
 80192ec:	68fb      	ldr	r3, [r7, #12]
 80192ee:	3308      	adds	r3, #8
 80192f0:	681b      	ldr	r3, [r3, #0]
 80192f2:	4013      	ands	r3, r2
 80192f4:	2b00      	cmp	r3, #0
 80192f6:	d101      	bne.n	80192fc <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 80192f8:	68fb      	ldr	r3, [r7, #12]
 80192fa:	e038      	b.n	801936e <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80192fc:	68fb      	ldr	r3, [r7, #12]
 80192fe:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019302:	f003 0302 	and.w	r3, r3, #2
 8019306:	2b00      	cmp	r3, #0
 8019308:	d108      	bne.n	801931c <ip4_route+0x78>
 801930a:	687b      	ldr	r3, [r7, #4]
 801930c:	681a      	ldr	r2, [r3, #0]
 801930e:	68fb      	ldr	r3, [r7, #12]
 8019310:	330c      	adds	r3, #12
 8019312:	681b      	ldr	r3, [r3, #0]
 8019314:	429a      	cmp	r2, r3
 8019316:	d101      	bne.n	801931c <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8019318:	68fb      	ldr	r3, [r7, #12]
 801931a:	e028      	b.n	801936e <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801931c:	68fb      	ldr	r3, [r7, #12]
 801931e:	681b      	ldr	r3, [r3, #0]
 8019320:	60fb      	str	r3, [r7, #12]
 8019322:	68fb      	ldr	r3, [r7, #12]
 8019324:	2b00      	cmp	r3, #0
 8019326:	d1c5      	bne.n	80192b4 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8019328:	4b15      	ldr	r3, [pc, #84]	; (8019380 <ip4_route+0xdc>)
 801932a:	681b      	ldr	r3, [r3, #0]
 801932c:	2b00      	cmp	r3, #0
 801932e:	d01a      	beq.n	8019366 <ip4_route+0xc2>
 8019330:	4b13      	ldr	r3, [pc, #76]	; (8019380 <ip4_route+0xdc>)
 8019332:	681b      	ldr	r3, [r3, #0]
 8019334:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019338:	f003 0301 	and.w	r3, r3, #1
 801933c:	2b00      	cmp	r3, #0
 801933e:	d012      	beq.n	8019366 <ip4_route+0xc2>
 8019340:	4b0f      	ldr	r3, [pc, #60]	; (8019380 <ip4_route+0xdc>)
 8019342:	681b      	ldr	r3, [r3, #0]
 8019344:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019348:	f003 0304 	and.w	r3, r3, #4
 801934c:	2b00      	cmp	r3, #0
 801934e:	d00a      	beq.n	8019366 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8019350:	4b0b      	ldr	r3, [pc, #44]	; (8019380 <ip4_route+0xdc>)
 8019352:	681b      	ldr	r3, [r3, #0]
 8019354:	3304      	adds	r3, #4
 8019356:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8019358:	2b00      	cmp	r3, #0
 801935a:	d004      	beq.n	8019366 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801935c:	687b      	ldr	r3, [r7, #4]
 801935e:	681b      	ldr	r3, [r3, #0]
 8019360:	b2db      	uxtb	r3, r3
 8019362:	2b7f      	cmp	r3, #127	; 0x7f
 8019364:	d101      	bne.n	801936a <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8019366:	2300      	movs	r3, #0
 8019368:	e001      	b.n	801936e <ip4_route+0xca>
  }

  return netif_default;
 801936a:	4b05      	ldr	r3, [pc, #20]	; (8019380 <ip4_route+0xdc>)
 801936c:	681b      	ldr	r3, [r3, #0]
}
 801936e:	4618      	mov	r0, r3
 8019370:	3714      	adds	r7, #20
 8019372:	46bd      	mov	sp, r7
 8019374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019378:	4770      	bx	lr
 801937a:	bf00      	nop
 801937c:	20007198 	.word	0x20007198
 8019380:	2000719c 	.word	0x2000719c

08019384 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8019384:	b580      	push	{r7, lr}
 8019386:	b082      	sub	sp, #8
 8019388:	af00      	add	r7, sp, #0
 801938a:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801938c:	687b      	ldr	r3, [r7, #4]
 801938e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019392:	f003 0301 	and.w	r3, r3, #1
 8019396:	b2db      	uxtb	r3, r3
 8019398:	2b00      	cmp	r3, #0
 801939a:	d016      	beq.n	80193ca <ip4_input_accept+0x46>
 801939c:	687b      	ldr	r3, [r7, #4]
 801939e:	3304      	adds	r3, #4
 80193a0:	681b      	ldr	r3, [r3, #0]
 80193a2:	2b00      	cmp	r3, #0
 80193a4:	d011      	beq.n	80193ca <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80193a6:	4b0b      	ldr	r3, [pc, #44]	; (80193d4 <ip4_input_accept+0x50>)
 80193a8:	695a      	ldr	r2, [r3, #20]
 80193aa:	687b      	ldr	r3, [r7, #4]
 80193ac:	3304      	adds	r3, #4
 80193ae:	681b      	ldr	r3, [r3, #0]
 80193b0:	429a      	cmp	r2, r3
 80193b2:	d008      	beq.n	80193c6 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80193b4:	4b07      	ldr	r3, [pc, #28]	; (80193d4 <ip4_input_accept+0x50>)
 80193b6:	695b      	ldr	r3, [r3, #20]
 80193b8:	6879      	ldr	r1, [r7, #4]
 80193ba:	4618      	mov	r0, r3
 80193bc:	f000 fa08 	bl	80197d0 <ip4_addr_isbroadcast_u32>
 80193c0:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80193c2:	2b00      	cmp	r3, #0
 80193c4:	d001      	beq.n	80193ca <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 80193c6:	2301      	movs	r3, #1
 80193c8:	e000      	b.n	80193cc <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 80193ca:	2300      	movs	r3, #0
}
 80193cc:	4618      	mov	r0, r3
 80193ce:	3708      	adds	r7, #8
 80193d0:	46bd      	mov	sp, r7
 80193d2:	bd80      	pop	{r7, pc}
 80193d4:	200008c8 	.word	0x200008c8

080193d8 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80193d8:	b580      	push	{r7, lr}
 80193da:	b086      	sub	sp, #24
 80193dc:	af00      	add	r7, sp, #0
 80193de:	6078      	str	r0, [r7, #4]
 80193e0:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80193e2:	687b      	ldr	r3, [r7, #4]
 80193e4:	685b      	ldr	r3, [r3, #4]
 80193e6:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 80193e8:	697b      	ldr	r3, [r7, #20]
 80193ea:	781b      	ldrb	r3, [r3, #0]
 80193ec:	091b      	lsrs	r3, r3, #4
 80193ee:	b2db      	uxtb	r3, r3
 80193f0:	2b04      	cmp	r3, #4
 80193f2:	d004      	beq.n	80193fe <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 80193f4:	6878      	ldr	r0, [r7, #4]
 80193f6:	f7f8 f86b 	bl	80114d0 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 80193fa:	2300      	movs	r3, #0
 80193fc:	e107      	b.n	801960e <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80193fe:	697b      	ldr	r3, [r7, #20]
 8019400:	781b      	ldrb	r3, [r3, #0]
 8019402:	f003 030f 	and.w	r3, r3, #15
 8019406:	b2db      	uxtb	r3, r3
 8019408:	009b      	lsls	r3, r3, #2
 801940a:	b2db      	uxtb	r3, r3
 801940c:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801940e:	697b      	ldr	r3, [r7, #20]
 8019410:	885b      	ldrh	r3, [r3, #2]
 8019412:	b29b      	uxth	r3, r3
 8019414:	4618      	mov	r0, r3
 8019416:	f7f6 fc57 	bl	800fcc8 <lwip_htons>
 801941a:	4603      	mov	r3, r0
 801941c:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801941e:	687b      	ldr	r3, [r7, #4]
 8019420:	891b      	ldrh	r3, [r3, #8]
 8019422:	89ba      	ldrh	r2, [r7, #12]
 8019424:	429a      	cmp	r2, r3
 8019426:	d204      	bcs.n	8019432 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8019428:	89bb      	ldrh	r3, [r7, #12]
 801942a:	4619      	mov	r1, r3
 801942c:	6878      	ldr	r0, [r7, #4]
 801942e:	f7f7 fecb 	bl	80111c8 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8019432:	687b      	ldr	r3, [r7, #4]
 8019434:	895b      	ldrh	r3, [r3, #10]
 8019436:	89fa      	ldrh	r2, [r7, #14]
 8019438:	429a      	cmp	r2, r3
 801943a:	d807      	bhi.n	801944c <ip4_input+0x74>
 801943c:	687b      	ldr	r3, [r7, #4]
 801943e:	891b      	ldrh	r3, [r3, #8]
 8019440:	89ba      	ldrh	r2, [r7, #12]
 8019442:	429a      	cmp	r2, r3
 8019444:	d802      	bhi.n	801944c <ip4_input+0x74>
 8019446:	89fb      	ldrh	r3, [r7, #14]
 8019448:	2b13      	cmp	r3, #19
 801944a:	d804      	bhi.n	8019456 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801944c:	6878      	ldr	r0, [r7, #4]
 801944e:	f7f8 f83f 	bl	80114d0 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8019452:	2300      	movs	r3, #0
 8019454:	e0db      	b.n	801960e <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8019456:	697b      	ldr	r3, [r7, #20]
 8019458:	691b      	ldr	r3, [r3, #16]
 801945a:	4a6f      	ldr	r2, [pc, #444]	; (8019618 <ip4_input+0x240>)
 801945c:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801945e:	697b      	ldr	r3, [r7, #20]
 8019460:	68db      	ldr	r3, [r3, #12]
 8019462:	4a6d      	ldr	r2, [pc, #436]	; (8019618 <ip4_input+0x240>)
 8019464:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8019466:	4b6c      	ldr	r3, [pc, #432]	; (8019618 <ip4_input+0x240>)
 8019468:	695b      	ldr	r3, [r3, #20]
 801946a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801946e:	2be0      	cmp	r3, #224	; 0xe0
 8019470:	d112      	bne.n	8019498 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8019472:	683b      	ldr	r3, [r7, #0]
 8019474:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019478:	f003 0301 	and.w	r3, r3, #1
 801947c:	b2db      	uxtb	r3, r3
 801947e:	2b00      	cmp	r3, #0
 8019480:	d007      	beq.n	8019492 <ip4_input+0xba>
 8019482:	683b      	ldr	r3, [r7, #0]
 8019484:	3304      	adds	r3, #4
 8019486:	681b      	ldr	r3, [r3, #0]
 8019488:	2b00      	cmp	r3, #0
 801948a:	d002      	beq.n	8019492 <ip4_input+0xba>
      netif = inp;
 801948c:	683b      	ldr	r3, [r7, #0]
 801948e:	613b      	str	r3, [r7, #16]
 8019490:	e02a      	b.n	80194e8 <ip4_input+0x110>
    } else {
      netif = NULL;
 8019492:	2300      	movs	r3, #0
 8019494:	613b      	str	r3, [r7, #16]
 8019496:	e027      	b.n	80194e8 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8019498:	6838      	ldr	r0, [r7, #0]
 801949a:	f7ff ff73 	bl	8019384 <ip4_input_accept>
 801949e:	4603      	mov	r3, r0
 80194a0:	2b00      	cmp	r3, #0
 80194a2:	d002      	beq.n	80194aa <ip4_input+0xd2>
      netif = inp;
 80194a4:	683b      	ldr	r3, [r7, #0]
 80194a6:	613b      	str	r3, [r7, #16]
 80194a8:	e01e      	b.n	80194e8 <ip4_input+0x110>
    } else {
      netif = NULL;
 80194aa:	2300      	movs	r3, #0
 80194ac:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 80194ae:	4b5a      	ldr	r3, [pc, #360]	; (8019618 <ip4_input+0x240>)
 80194b0:	695b      	ldr	r3, [r3, #20]
 80194b2:	b2db      	uxtb	r3, r3
 80194b4:	2b7f      	cmp	r3, #127	; 0x7f
 80194b6:	d017      	beq.n	80194e8 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 80194b8:	4b58      	ldr	r3, [pc, #352]	; (801961c <ip4_input+0x244>)
 80194ba:	681b      	ldr	r3, [r3, #0]
 80194bc:	613b      	str	r3, [r7, #16]
 80194be:	e00e      	b.n	80194de <ip4_input+0x106>
          if (netif == inp) {
 80194c0:	693a      	ldr	r2, [r7, #16]
 80194c2:	683b      	ldr	r3, [r7, #0]
 80194c4:	429a      	cmp	r2, r3
 80194c6:	d006      	beq.n	80194d6 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 80194c8:	6938      	ldr	r0, [r7, #16]
 80194ca:	f7ff ff5b 	bl	8019384 <ip4_input_accept>
 80194ce:	4603      	mov	r3, r0
 80194d0:	2b00      	cmp	r3, #0
 80194d2:	d108      	bne.n	80194e6 <ip4_input+0x10e>
 80194d4:	e000      	b.n	80194d8 <ip4_input+0x100>
            continue;
 80194d6:	bf00      	nop
        NETIF_FOREACH(netif) {
 80194d8:	693b      	ldr	r3, [r7, #16]
 80194da:	681b      	ldr	r3, [r3, #0]
 80194dc:	613b      	str	r3, [r7, #16]
 80194de:	693b      	ldr	r3, [r7, #16]
 80194e0:	2b00      	cmp	r3, #0
 80194e2:	d1ed      	bne.n	80194c0 <ip4_input+0xe8>
 80194e4:	e000      	b.n	80194e8 <ip4_input+0x110>
            break;
 80194e6:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80194e8:	4b4b      	ldr	r3, [pc, #300]	; (8019618 <ip4_input+0x240>)
 80194ea:	691b      	ldr	r3, [r3, #16]
 80194ec:	6839      	ldr	r1, [r7, #0]
 80194ee:	4618      	mov	r0, r3
 80194f0:	f000 f96e 	bl	80197d0 <ip4_addr_isbroadcast_u32>
 80194f4:	4603      	mov	r3, r0
 80194f6:	2b00      	cmp	r3, #0
 80194f8:	d105      	bne.n	8019506 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 80194fa:	4b47      	ldr	r3, [pc, #284]	; (8019618 <ip4_input+0x240>)
 80194fc:	691b      	ldr	r3, [r3, #16]
 80194fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8019502:	2be0      	cmp	r3, #224	; 0xe0
 8019504:	d104      	bne.n	8019510 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8019506:	6878      	ldr	r0, [r7, #4]
 8019508:	f7f7 ffe2 	bl	80114d0 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801950c:	2300      	movs	r3, #0
 801950e:	e07e      	b.n	801960e <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8019510:	693b      	ldr	r3, [r7, #16]
 8019512:	2b00      	cmp	r3, #0
 8019514:	d104      	bne.n	8019520 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8019516:	6878      	ldr	r0, [r7, #4]
 8019518:	f7f7 ffda 	bl	80114d0 <pbuf_free>
    return ERR_OK;
 801951c:	2300      	movs	r3, #0
 801951e:	e076      	b.n	801960e <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8019520:	697b      	ldr	r3, [r7, #20]
 8019522:	88db      	ldrh	r3, [r3, #6]
 8019524:	b29b      	uxth	r3, r3
 8019526:	461a      	mov	r2, r3
 8019528:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801952c:	4013      	ands	r3, r2
 801952e:	2b00      	cmp	r3, #0
 8019530:	d00b      	beq.n	801954a <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8019532:	6878      	ldr	r0, [r7, #4]
 8019534:	f000 fd22 	bl	8019f7c <ip4_reass>
 8019538:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801953a:	687b      	ldr	r3, [r7, #4]
 801953c:	2b00      	cmp	r3, #0
 801953e:	d101      	bne.n	8019544 <ip4_input+0x16c>
      return ERR_OK;
 8019540:	2300      	movs	r3, #0
 8019542:	e064      	b.n	801960e <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8019544:	687b      	ldr	r3, [r7, #4]
 8019546:	685b      	ldr	r3, [r3, #4]
 8019548:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801954a:	4a33      	ldr	r2, [pc, #204]	; (8019618 <ip4_input+0x240>)
 801954c:	693b      	ldr	r3, [r7, #16]
 801954e:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8019550:	4a31      	ldr	r2, [pc, #196]	; (8019618 <ip4_input+0x240>)
 8019552:	683b      	ldr	r3, [r7, #0]
 8019554:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8019556:	4a30      	ldr	r2, [pc, #192]	; (8019618 <ip4_input+0x240>)
 8019558:	697b      	ldr	r3, [r7, #20]
 801955a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801955c:	697b      	ldr	r3, [r7, #20]
 801955e:	781b      	ldrb	r3, [r3, #0]
 8019560:	f003 030f 	and.w	r3, r3, #15
 8019564:	b2db      	uxtb	r3, r3
 8019566:	009b      	lsls	r3, r3, #2
 8019568:	b2db      	uxtb	r3, r3
 801956a:	b29a      	uxth	r2, r3
 801956c:	4b2a      	ldr	r3, [pc, #168]	; (8019618 <ip4_input+0x240>)
 801956e:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8019570:	89fb      	ldrh	r3, [r7, #14]
 8019572:	4619      	mov	r1, r3
 8019574:	6878      	ldr	r0, [r7, #4]
 8019576:	f7f7 ff25 	bl	80113c4 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801957a:	697b      	ldr	r3, [r7, #20]
 801957c:	7a5b      	ldrb	r3, [r3, #9]
 801957e:	2b11      	cmp	r3, #17
 8019580:	d006      	beq.n	8019590 <ip4_input+0x1b8>
 8019582:	2b11      	cmp	r3, #17
 8019584:	dc13      	bgt.n	80195ae <ip4_input+0x1d6>
 8019586:	2b01      	cmp	r3, #1
 8019588:	d00c      	beq.n	80195a4 <ip4_input+0x1cc>
 801958a:	2b06      	cmp	r3, #6
 801958c:	d005      	beq.n	801959a <ip4_input+0x1c2>
 801958e:	e00e      	b.n	80195ae <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8019590:	6839      	ldr	r1, [r7, #0]
 8019592:	6878      	ldr	r0, [r7, #4]
 8019594:	f7fe fc42 	bl	8017e1c <udp_input>
        break;
 8019598:	e026      	b.n	80195e8 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801959a:	6839      	ldr	r1, [r7, #0]
 801959c:	6878      	ldr	r0, [r7, #4]
 801959e:	f7fa f863 	bl	8013668 <tcp_input>
        break;
 80195a2:	e021      	b.n	80195e8 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 80195a4:	6839      	ldr	r1, [r7, #0]
 80195a6:	6878      	ldr	r0, [r7, #4]
 80195a8:	f7ff fcc8 	bl	8018f3c <icmp_input>
        break;
 80195ac:	e01c      	b.n	80195e8 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80195ae:	4b1a      	ldr	r3, [pc, #104]	; (8019618 <ip4_input+0x240>)
 80195b0:	695b      	ldr	r3, [r3, #20]
 80195b2:	6939      	ldr	r1, [r7, #16]
 80195b4:	4618      	mov	r0, r3
 80195b6:	f000 f90b 	bl	80197d0 <ip4_addr_isbroadcast_u32>
 80195ba:	4603      	mov	r3, r0
 80195bc:	2b00      	cmp	r3, #0
 80195be:	d10f      	bne.n	80195e0 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80195c0:	4b15      	ldr	r3, [pc, #84]	; (8019618 <ip4_input+0x240>)
 80195c2:	695b      	ldr	r3, [r3, #20]
 80195c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80195c8:	2be0      	cmp	r3, #224	; 0xe0
 80195ca:	d009      	beq.n	80195e0 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 80195cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80195d0:	4619      	mov	r1, r3
 80195d2:	6878      	ldr	r0, [r7, #4]
 80195d4:	f7f7 ff69 	bl	80114aa <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 80195d8:	2102      	movs	r1, #2
 80195da:	6878      	ldr	r0, [r7, #4]
 80195dc:	f7ff fdce 	bl	801917c <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 80195e0:	6878      	ldr	r0, [r7, #4]
 80195e2:	f7f7 ff75 	bl	80114d0 <pbuf_free>
        break;
 80195e6:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 80195e8:	4b0b      	ldr	r3, [pc, #44]	; (8019618 <ip4_input+0x240>)
 80195ea:	2200      	movs	r2, #0
 80195ec:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 80195ee:	4b0a      	ldr	r3, [pc, #40]	; (8019618 <ip4_input+0x240>)
 80195f0:	2200      	movs	r2, #0
 80195f2:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 80195f4:	4b08      	ldr	r3, [pc, #32]	; (8019618 <ip4_input+0x240>)
 80195f6:	2200      	movs	r2, #0
 80195f8:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 80195fa:	4b07      	ldr	r3, [pc, #28]	; (8019618 <ip4_input+0x240>)
 80195fc:	2200      	movs	r2, #0
 80195fe:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8019600:	4b05      	ldr	r3, [pc, #20]	; (8019618 <ip4_input+0x240>)
 8019602:	2200      	movs	r2, #0
 8019604:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8019606:	4b04      	ldr	r3, [pc, #16]	; (8019618 <ip4_input+0x240>)
 8019608:	2200      	movs	r2, #0
 801960a:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801960c:	2300      	movs	r3, #0
}
 801960e:	4618      	mov	r0, r3
 8019610:	3718      	adds	r7, #24
 8019612:	46bd      	mov	sp, r7
 8019614:	bd80      	pop	{r7, pc}
 8019616:	bf00      	nop
 8019618:	200008c8 	.word	0x200008c8
 801961c:	20007198 	.word	0x20007198

08019620 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8019620:	b580      	push	{r7, lr}
 8019622:	b08a      	sub	sp, #40	; 0x28
 8019624:	af04      	add	r7, sp, #16
 8019626:	60f8      	str	r0, [r7, #12]
 8019628:	60b9      	str	r1, [r7, #8]
 801962a:	607a      	str	r2, [r7, #4]
 801962c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801962e:	68bb      	ldr	r3, [r7, #8]
 8019630:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8019632:	687b      	ldr	r3, [r7, #4]
 8019634:	2b00      	cmp	r3, #0
 8019636:	d009      	beq.n	801964c <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8019638:	68bb      	ldr	r3, [r7, #8]
 801963a:	2b00      	cmp	r3, #0
 801963c:	d003      	beq.n	8019646 <ip4_output_if+0x26>
 801963e:	68bb      	ldr	r3, [r7, #8]
 8019640:	681b      	ldr	r3, [r3, #0]
 8019642:	2b00      	cmp	r3, #0
 8019644:	d102      	bne.n	801964c <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8019646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019648:	3304      	adds	r3, #4
 801964a:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801964c:	78fa      	ldrb	r2, [r7, #3]
 801964e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019650:	9302      	str	r3, [sp, #8]
 8019652:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8019656:	9301      	str	r3, [sp, #4]
 8019658:	f897 3020 	ldrb.w	r3, [r7, #32]
 801965c:	9300      	str	r3, [sp, #0]
 801965e:	4613      	mov	r3, r2
 8019660:	687a      	ldr	r2, [r7, #4]
 8019662:	6979      	ldr	r1, [r7, #20]
 8019664:	68f8      	ldr	r0, [r7, #12]
 8019666:	f000 f805 	bl	8019674 <ip4_output_if_src>
 801966a:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801966c:	4618      	mov	r0, r3
 801966e:	3718      	adds	r7, #24
 8019670:	46bd      	mov	sp, r7
 8019672:	bd80      	pop	{r7, pc}

08019674 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8019674:	b580      	push	{r7, lr}
 8019676:	b088      	sub	sp, #32
 8019678:	af00      	add	r7, sp, #0
 801967a:	60f8      	str	r0, [r7, #12]
 801967c:	60b9      	str	r1, [r7, #8]
 801967e:	607a      	str	r2, [r7, #4]
 8019680:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8019682:	68fb      	ldr	r3, [r7, #12]
 8019684:	7b9b      	ldrb	r3, [r3, #14]
 8019686:	2b01      	cmp	r3, #1
 8019688:	d006      	beq.n	8019698 <ip4_output_if_src+0x24>
 801968a:	4b4b      	ldr	r3, [pc, #300]	; (80197b8 <ip4_output_if_src+0x144>)
 801968c:	f44f 7255 	mov.w	r2, #852	; 0x354
 8019690:	494a      	ldr	r1, [pc, #296]	; (80197bc <ip4_output_if_src+0x148>)
 8019692:	484b      	ldr	r0, [pc, #300]	; (80197c0 <ip4_output_if_src+0x14c>)
 8019694:	f001 fdbc 	bl	801b210 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8019698:	687b      	ldr	r3, [r7, #4]
 801969a:	2b00      	cmp	r3, #0
 801969c:	d060      	beq.n	8019760 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801969e:	2314      	movs	r3, #20
 80196a0:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 80196a2:	2114      	movs	r1, #20
 80196a4:	68f8      	ldr	r0, [r7, #12]
 80196a6:	f7f7 fe7d 	bl	80113a4 <pbuf_add_header>
 80196aa:	4603      	mov	r3, r0
 80196ac:	2b00      	cmp	r3, #0
 80196ae:	d002      	beq.n	80196b6 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80196b0:	f06f 0301 	mvn.w	r3, #1
 80196b4:	e07c      	b.n	80197b0 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 80196b6:	68fb      	ldr	r3, [r7, #12]
 80196b8:	685b      	ldr	r3, [r3, #4]
 80196ba:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80196bc:	68fb      	ldr	r3, [r7, #12]
 80196be:	895b      	ldrh	r3, [r3, #10]
 80196c0:	2b13      	cmp	r3, #19
 80196c2:	d806      	bhi.n	80196d2 <ip4_output_if_src+0x5e>
 80196c4:	4b3c      	ldr	r3, [pc, #240]	; (80197b8 <ip4_output_if_src+0x144>)
 80196c6:	f44f 7262 	mov.w	r2, #904	; 0x388
 80196ca:	493e      	ldr	r1, [pc, #248]	; (80197c4 <ip4_output_if_src+0x150>)
 80196cc:	483c      	ldr	r0, [pc, #240]	; (80197c0 <ip4_output_if_src+0x14c>)
 80196ce:	f001 fd9f 	bl	801b210 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 80196d2:	69fb      	ldr	r3, [r7, #28]
 80196d4:	78fa      	ldrb	r2, [r7, #3]
 80196d6:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 80196d8:	69fb      	ldr	r3, [r7, #28]
 80196da:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80196de:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 80196e0:	687b      	ldr	r3, [r7, #4]
 80196e2:	681a      	ldr	r2, [r3, #0]
 80196e4:	69fb      	ldr	r3, [r7, #28]
 80196e6:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80196e8:	8b7b      	ldrh	r3, [r7, #26]
 80196ea:	089b      	lsrs	r3, r3, #2
 80196ec:	b29b      	uxth	r3, r3
 80196ee:	b2db      	uxtb	r3, r3
 80196f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80196f4:	b2da      	uxtb	r2, r3
 80196f6:	69fb      	ldr	r3, [r7, #28]
 80196f8:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 80196fa:	69fb      	ldr	r3, [r7, #28]
 80196fc:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8019700:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8019702:	68fb      	ldr	r3, [r7, #12]
 8019704:	891b      	ldrh	r3, [r3, #8]
 8019706:	4618      	mov	r0, r3
 8019708:	f7f6 fade 	bl	800fcc8 <lwip_htons>
 801970c:	4603      	mov	r3, r0
 801970e:	461a      	mov	r2, r3
 8019710:	69fb      	ldr	r3, [r7, #28]
 8019712:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8019714:	69fb      	ldr	r3, [r7, #28]
 8019716:	2200      	movs	r2, #0
 8019718:	719a      	strb	r2, [r3, #6]
 801971a:	2200      	movs	r2, #0
 801971c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801971e:	4b2a      	ldr	r3, [pc, #168]	; (80197c8 <ip4_output_if_src+0x154>)
 8019720:	881b      	ldrh	r3, [r3, #0]
 8019722:	4618      	mov	r0, r3
 8019724:	f7f6 fad0 	bl	800fcc8 <lwip_htons>
 8019728:	4603      	mov	r3, r0
 801972a:	461a      	mov	r2, r3
 801972c:	69fb      	ldr	r3, [r7, #28]
 801972e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8019730:	4b25      	ldr	r3, [pc, #148]	; (80197c8 <ip4_output_if_src+0x154>)
 8019732:	881b      	ldrh	r3, [r3, #0]
 8019734:	3301      	adds	r3, #1
 8019736:	b29a      	uxth	r2, r3
 8019738:	4b23      	ldr	r3, [pc, #140]	; (80197c8 <ip4_output_if_src+0x154>)
 801973a:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801973c:	68bb      	ldr	r3, [r7, #8]
 801973e:	2b00      	cmp	r3, #0
 8019740:	d104      	bne.n	801974c <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8019742:	4b22      	ldr	r3, [pc, #136]	; (80197cc <ip4_output_if_src+0x158>)
 8019744:	681a      	ldr	r2, [r3, #0]
 8019746:	69fb      	ldr	r3, [r7, #28]
 8019748:	60da      	str	r2, [r3, #12]
 801974a:	e003      	b.n	8019754 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801974c:	68bb      	ldr	r3, [r7, #8]
 801974e:	681a      	ldr	r2, [r3, #0]
 8019750:	69fb      	ldr	r3, [r7, #28]
 8019752:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8019754:	69fb      	ldr	r3, [r7, #28]
 8019756:	2200      	movs	r2, #0
 8019758:	729a      	strb	r2, [r3, #10]
 801975a:	2200      	movs	r2, #0
 801975c:	72da      	strb	r2, [r3, #11]
 801975e:	e00f      	b.n	8019780 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8019760:	68fb      	ldr	r3, [r7, #12]
 8019762:	895b      	ldrh	r3, [r3, #10]
 8019764:	2b13      	cmp	r3, #19
 8019766:	d802      	bhi.n	801976e <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8019768:	f06f 0301 	mvn.w	r3, #1
 801976c:	e020      	b.n	80197b0 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801976e:	68fb      	ldr	r3, [r7, #12]
 8019770:	685b      	ldr	r3, [r3, #4]
 8019772:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8019774:	69fb      	ldr	r3, [r7, #28]
 8019776:	691b      	ldr	r3, [r3, #16]
 8019778:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801977a:	f107 0314 	add.w	r3, r7, #20
 801977e:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8019780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019782:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8019784:	2b00      	cmp	r3, #0
 8019786:	d00c      	beq.n	80197a2 <ip4_output_if_src+0x12e>
 8019788:	68fb      	ldr	r3, [r7, #12]
 801978a:	891a      	ldrh	r2, [r3, #8]
 801978c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801978e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8019790:	429a      	cmp	r2, r3
 8019792:	d906      	bls.n	80197a2 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8019794:	687a      	ldr	r2, [r7, #4]
 8019796:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8019798:	68f8      	ldr	r0, [r7, #12]
 801979a:	f000 fde3 	bl	801a364 <ip4_frag>
 801979e:	4603      	mov	r3, r0
 80197a0:	e006      	b.n	80197b0 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 80197a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80197a4:	695b      	ldr	r3, [r3, #20]
 80197a6:	687a      	ldr	r2, [r7, #4]
 80197a8:	68f9      	ldr	r1, [r7, #12]
 80197aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80197ac:	4798      	blx	r3
 80197ae:	4603      	mov	r3, r0
}
 80197b0:	4618      	mov	r0, r3
 80197b2:	3720      	adds	r7, #32
 80197b4:	46bd      	mov	sp, r7
 80197b6:	bd80      	pop	{r7, pc}
 80197b8:	08020618 	.word	0x08020618
 80197bc:	0802064c 	.word	0x0802064c
 80197c0:	08020658 	.word	0x08020658
 80197c4:	08020680 	.word	0x08020680
 80197c8:	200072f6 	.word	0x200072f6
 80197cc:	08020aa4 	.word	0x08020aa4

080197d0 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 80197d0:	b480      	push	{r7}
 80197d2:	b085      	sub	sp, #20
 80197d4:	af00      	add	r7, sp, #0
 80197d6:	6078      	str	r0, [r7, #4]
 80197d8:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 80197da:	687b      	ldr	r3, [r7, #4]
 80197dc:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80197de:	687b      	ldr	r3, [r7, #4]
 80197e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80197e4:	d002      	beq.n	80197ec <ip4_addr_isbroadcast_u32+0x1c>
 80197e6:	687b      	ldr	r3, [r7, #4]
 80197e8:	2b00      	cmp	r3, #0
 80197ea:	d101      	bne.n	80197f0 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 80197ec:	2301      	movs	r3, #1
 80197ee:	e02a      	b.n	8019846 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 80197f0:	683b      	ldr	r3, [r7, #0]
 80197f2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80197f6:	f003 0302 	and.w	r3, r3, #2
 80197fa:	2b00      	cmp	r3, #0
 80197fc:	d101      	bne.n	8019802 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 80197fe:	2300      	movs	r3, #0
 8019800:	e021      	b.n	8019846 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8019802:	683b      	ldr	r3, [r7, #0]
 8019804:	3304      	adds	r3, #4
 8019806:	681b      	ldr	r3, [r3, #0]
 8019808:	687a      	ldr	r2, [r7, #4]
 801980a:	429a      	cmp	r2, r3
 801980c:	d101      	bne.n	8019812 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801980e:	2300      	movs	r3, #0
 8019810:	e019      	b.n	8019846 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8019812:	68fa      	ldr	r2, [r7, #12]
 8019814:	683b      	ldr	r3, [r7, #0]
 8019816:	3304      	adds	r3, #4
 8019818:	681b      	ldr	r3, [r3, #0]
 801981a:	405a      	eors	r2, r3
 801981c:	683b      	ldr	r3, [r7, #0]
 801981e:	3308      	adds	r3, #8
 8019820:	681b      	ldr	r3, [r3, #0]
 8019822:	4013      	ands	r3, r2
 8019824:	2b00      	cmp	r3, #0
 8019826:	d10d      	bne.n	8019844 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8019828:	683b      	ldr	r3, [r7, #0]
 801982a:	3308      	adds	r3, #8
 801982c:	681b      	ldr	r3, [r3, #0]
 801982e:	43da      	mvns	r2, r3
 8019830:	687b      	ldr	r3, [r7, #4]
 8019832:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8019834:	683b      	ldr	r3, [r7, #0]
 8019836:	3308      	adds	r3, #8
 8019838:	681b      	ldr	r3, [r3, #0]
 801983a:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801983c:	429a      	cmp	r2, r3
 801983e:	d101      	bne.n	8019844 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8019840:	2301      	movs	r3, #1
 8019842:	e000      	b.n	8019846 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8019844:	2300      	movs	r3, #0
  }
}
 8019846:	4618      	mov	r0, r3
 8019848:	3714      	adds	r7, #20
 801984a:	46bd      	mov	sp, r7
 801984c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019850:	4770      	bx	lr
	...

08019854 <ip4addr_ntoa>:
 * @return pointer to a global static (!) buffer that holds the ASCII
 *         representation of addr
 */
char *
ip4addr_ntoa(const ip4_addr_t *addr)
{
 8019854:	b580      	push	{r7, lr}
 8019856:	b082      	sub	sp, #8
 8019858:	af00      	add	r7, sp, #0
 801985a:	6078      	str	r0, [r7, #4]
  static char str[IP4ADDR_STRLEN_MAX];
  return ip4addr_ntoa_r(addr, str, IP4ADDR_STRLEN_MAX);
 801985c:	2210      	movs	r2, #16
 801985e:	4904      	ldr	r1, [pc, #16]	; (8019870 <ip4addr_ntoa+0x1c>)
 8019860:	6878      	ldr	r0, [r7, #4]
 8019862:	f000 f807 	bl	8019874 <ip4addr_ntoa_r>
 8019866:	4603      	mov	r3, r0
}
 8019868:	4618      	mov	r0, r3
 801986a:	3708      	adds	r7, #8
 801986c:	46bd      	mov	sp, r7
 801986e:	bd80      	pop	{r7, pc}
 8019870:	200072f8 	.word	0x200072f8

08019874 <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char *
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 8019874:	b480      	push	{r7}
 8019876:	b08d      	sub	sp, #52	; 0x34
 8019878:	af00      	add	r7, sp, #0
 801987a:	60f8      	str	r0, [r7, #12]
 801987c:	60b9      	str	r1, [r7, #8]
 801987e:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 8019880:	2300      	movs	r3, #0
 8019882:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 8019884:	68fb      	ldr	r3, [r7, #12]
 8019886:	681b      	ldr	r3, [r3, #0]
 8019888:	61bb      	str	r3, [r7, #24]

  rp = buf;
 801988a:	68bb      	ldr	r3, [r7, #8]
 801988c:	62fb      	str	r3, [r7, #44]	; 0x2c
  ap = (u8_t *)&s_addr;
 801988e:	f107 0318 	add.w	r3, r7, #24
 8019892:	62bb      	str	r3, [r7, #40]	; 0x28
  for (n = 0; n < 4; n++) {
 8019894:	2300      	movs	r3, #0
 8019896:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801989a:	e058      	b.n	801994e <ip4addr_ntoa_r+0xda>
    i = 0;
 801989c:	2300      	movs	r3, #0
 801989e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    do {
      rem = *ap % (u8_t)10;
 80198a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80198a4:	781a      	ldrb	r2, [r3, #0]
 80198a6:	4b32      	ldr	r3, [pc, #200]	; (8019970 <ip4addr_ntoa_r+0xfc>)
 80198a8:	fba3 1302 	umull	r1, r3, r3, r2
 80198ac:	08d9      	lsrs	r1, r3, #3
 80198ae:	460b      	mov	r3, r1
 80198b0:	009b      	lsls	r3, r3, #2
 80198b2:	440b      	add	r3, r1
 80198b4:	005b      	lsls	r3, r3, #1
 80198b6:	1ad3      	subs	r3, r2, r3
 80198b8:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 80198ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80198bc:	781b      	ldrb	r3, [r3, #0]
 80198be:	4a2c      	ldr	r2, [pc, #176]	; (8019970 <ip4addr_ntoa_r+0xfc>)
 80198c0:	fba2 2303 	umull	r2, r3, r2, r3
 80198c4:	08db      	lsrs	r3, r3, #3
 80198c6:	b2da      	uxtb	r2, r3
 80198c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80198ca:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 80198cc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80198d0:	1c5a      	adds	r2, r3, #1
 80198d2:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 80198d6:	4619      	mov	r1, r3
 80198d8:	7ffb      	ldrb	r3, [r7, #31]
 80198da:	3330      	adds	r3, #48	; 0x30
 80198dc:	b2da      	uxtb	r2, r3
 80198de:	f101 0330 	add.w	r3, r1, #48	; 0x30
 80198e2:	443b      	add	r3, r7
 80198e4:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 80198e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80198ea:	781b      	ldrb	r3, [r3, #0]
 80198ec:	2b00      	cmp	r3, #0
 80198ee:	d1d8      	bne.n	80198a2 <ip4addr_ntoa_r+0x2e>
    while (i--) {
 80198f0:	e011      	b.n	8019916 <ip4addr_ntoa_r+0xa2>
      if (len++ >= buflen) {
 80198f2:	6a3b      	ldr	r3, [r7, #32]
 80198f4:	1c5a      	adds	r2, r3, #1
 80198f6:	623a      	str	r2, [r7, #32]
 80198f8:	687a      	ldr	r2, [r7, #4]
 80198fa:	429a      	cmp	r2, r3
 80198fc:	dc01      	bgt.n	8019902 <ip4addr_ntoa_r+0x8e>
        return NULL;
 80198fe:	2300      	movs	r3, #0
 8019900:	e030      	b.n	8019964 <ip4addr_ntoa_r+0xf0>
      }
      *rp++ = inv[i];
 8019902:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8019906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019908:	1c59      	adds	r1, r3, #1
 801990a:	62f9      	str	r1, [r7, #44]	; 0x2c
 801990c:	3230      	adds	r2, #48	; 0x30
 801990e:	443a      	add	r2, r7
 8019910:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 8019914:	701a      	strb	r2, [r3, #0]
    while (i--) {
 8019916:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801991a:	1e5a      	subs	r2, r3, #1
 801991c:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 8019920:	2b00      	cmp	r3, #0
 8019922:	d1e6      	bne.n	80198f2 <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 8019924:	6a3b      	ldr	r3, [r7, #32]
 8019926:	1c5a      	adds	r2, r3, #1
 8019928:	623a      	str	r2, [r7, #32]
 801992a:	687a      	ldr	r2, [r7, #4]
 801992c:	429a      	cmp	r2, r3
 801992e:	dc01      	bgt.n	8019934 <ip4addr_ntoa_r+0xc0>
      return NULL;
 8019930:	2300      	movs	r3, #0
 8019932:	e017      	b.n	8019964 <ip4addr_ntoa_r+0xf0>
    }
    *rp++ = '.';
 8019934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019936:	1c5a      	adds	r2, r3, #1
 8019938:	62fa      	str	r2, [r7, #44]	; 0x2c
 801993a:	222e      	movs	r2, #46	; 0x2e
 801993c:	701a      	strb	r2, [r3, #0]
    ap++;
 801993e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019940:	3301      	adds	r3, #1
 8019942:	62bb      	str	r3, [r7, #40]	; 0x28
  for (n = 0; n < 4; n++) {
 8019944:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019948:	3301      	adds	r3, #1
 801994a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801994e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019952:	2b03      	cmp	r3, #3
 8019954:	d9a2      	bls.n	801989c <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 8019956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019958:	3b01      	subs	r3, #1
 801995a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801995c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801995e:	2200      	movs	r2, #0
 8019960:	701a      	strb	r2, [r3, #0]
  return buf;
 8019962:	68bb      	ldr	r3, [r7, #8]
}
 8019964:	4618      	mov	r0, r3
 8019966:	3734      	adds	r7, #52	; 0x34
 8019968:	46bd      	mov	sp, r7
 801996a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801996e:	4770      	bx	lr
 8019970:	cccccccd 	.word	0xcccccccd

08019974 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8019974:	b580      	push	{r7, lr}
 8019976:	b084      	sub	sp, #16
 8019978:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801997a:	2300      	movs	r3, #0
 801997c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801997e:	4b12      	ldr	r3, [pc, #72]	; (80199c8 <ip_reass_tmr+0x54>)
 8019980:	681b      	ldr	r3, [r3, #0]
 8019982:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8019984:	e018      	b.n	80199b8 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8019986:	68fb      	ldr	r3, [r7, #12]
 8019988:	7fdb      	ldrb	r3, [r3, #31]
 801998a:	2b00      	cmp	r3, #0
 801998c:	d00b      	beq.n	80199a6 <ip_reass_tmr+0x32>
      r->timer--;
 801998e:	68fb      	ldr	r3, [r7, #12]
 8019990:	7fdb      	ldrb	r3, [r3, #31]
 8019992:	3b01      	subs	r3, #1
 8019994:	b2da      	uxtb	r2, r3
 8019996:	68fb      	ldr	r3, [r7, #12]
 8019998:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801999a:	68fb      	ldr	r3, [r7, #12]
 801999c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801999e:	68fb      	ldr	r3, [r7, #12]
 80199a0:	681b      	ldr	r3, [r3, #0]
 80199a2:	60fb      	str	r3, [r7, #12]
 80199a4:	e008      	b.n	80199b8 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 80199a6:	68fb      	ldr	r3, [r7, #12]
 80199a8:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 80199aa:	68fb      	ldr	r3, [r7, #12]
 80199ac:	681b      	ldr	r3, [r3, #0]
 80199ae:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 80199b0:	68b9      	ldr	r1, [r7, #8]
 80199b2:	6878      	ldr	r0, [r7, #4]
 80199b4:	f000 f80a 	bl	80199cc <ip_reass_free_complete_datagram>
  while (r != NULL) {
 80199b8:	68fb      	ldr	r3, [r7, #12]
 80199ba:	2b00      	cmp	r3, #0
 80199bc:	d1e3      	bne.n	8019986 <ip_reass_tmr+0x12>
    }
  }
}
 80199be:	bf00      	nop
 80199c0:	bf00      	nop
 80199c2:	3710      	adds	r7, #16
 80199c4:	46bd      	mov	sp, r7
 80199c6:	bd80      	pop	{r7, pc}
 80199c8:	20007308 	.word	0x20007308

080199cc <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80199cc:	b580      	push	{r7, lr}
 80199ce:	b088      	sub	sp, #32
 80199d0:	af00      	add	r7, sp, #0
 80199d2:	6078      	str	r0, [r7, #4]
 80199d4:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 80199d6:	2300      	movs	r3, #0
 80199d8:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 80199da:	683a      	ldr	r2, [r7, #0]
 80199dc:	687b      	ldr	r3, [r7, #4]
 80199de:	429a      	cmp	r2, r3
 80199e0:	d105      	bne.n	80199ee <ip_reass_free_complete_datagram+0x22>
 80199e2:	4b45      	ldr	r3, [pc, #276]	; (8019af8 <ip_reass_free_complete_datagram+0x12c>)
 80199e4:	22ab      	movs	r2, #171	; 0xab
 80199e6:	4945      	ldr	r1, [pc, #276]	; (8019afc <ip_reass_free_complete_datagram+0x130>)
 80199e8:	4845      	ldr	r0, [pc, #276]	; (8019b00 <ip_reass_free_complete_datagram+0x134>)
 80199ea:	f001 fc11 	bl	801b210 <iprintf>
  if (prev != NULL) {
 80199ee:	683b      	ldr	r3, [r7, #0]
 80199f0:	2b00      	cmp	r3, #0
 80199f2:	d00a      	beq.n	8019a0a <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80199f4:	683b      	ldr	r3, [r7, #0]
 80199f6:	681b      	ldr	r3, [r3, #0]
 80199f8:	687a      	ldr	r2, [r7, #4]
 80199fa:	429a      	cmp	r2, r3
 80199fc:	d005      	beq.n	8019a0a <ip_reass_free_complete_datagram+0x3e>
 80199fe:	4b3e      	ldr	r3, [pc, #248]	; (8019af8 <ip_reass_free_complete_datagram+0x12c>)
 8019a00:	22ad      	movs	r2, #173	; 0xad
 8019a02:	4940      	ldr	r1, [pc, #256]	; (8019b04 <ip_reass_free_complete_datagram+0x138>)
 8019a04:	483e      	ldr	r0, [pc, #248]	; (8019b00 <ip_reass_free_complete_datagram+0x134>)
 8019a06:	f001 fc03 	bl	801b210 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8019a0a:	687b      	ldr	r3, [r7, #4]
 8019a0c:	685b      	ldr	r3, [r3, #4]
 8019a0e:	685b      	ldr	r3, [r3, #4]
 8019a10:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8019a12:	697b      	ldr	r3, [r7, #20]
 8019a14:	889b      	ldrh	r3, [r3, #4]
 8019a16:	b29b      	uxth	r3, r3
 8019a18:	2b00      	cmp	r3, #0
 8019a1a:	d12a      	bne.n	8019a72 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8019a1c:	687b      	ldr	r3, [r7, #4]
 8019a1e:	685b      	ldr	r3, [r3, #4]
 8019a20:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8019a22:	697b      	ldr	r3, [r7, #20]
 8019a24:	681a      	ldr	r2, [r3, #0]
 8019a26:	687b      	ldr	r3, [r7, #4]
 8019a28:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8019a2a:	69bb      	ldr	r3, [r7, #24]
 8019a2c:	6858      	ldr	r0, [r3, #4]
 8019a2e:	687b      	ldr	r3, [r7, #4]
 8019a30:	3308      	adds	r3, #8
 8019a32:	2214      	movs	r2, #20
 8019a34:	4619      	mov	r1, r3
 8019a36:	f001 fdcc 	bl	801b5d2 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8019a3a:	2101      	movs	r1, #1
 8019a3c:	69b8      	ldr	r0, [r7, #24]
 8019a3e:	f7ff fbad 	bl	801919c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8019a42:	69b8      	ldr	r0, [r7, #24]
 8019a44:	f7f7 fdcc 	bl	80115e0 <pbuf_clen>
 8019a48:	4603      	mov	r3, r0
 8019a4a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8019a4c:	8bfa      	ldrh	r2, [r7, #30]
 8019a4e:	8a7b      	ldrh	r3, [r7, #18]
 8019a50:	4413      	add	r3, r2
 8019a52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8019a56:	db05      	blt.n	8019a64 <ip_reass_free_complete_datagram+0x98>
 8019a58:	4b27      	ldr	r3, [pc, #156]	; (8019af8 <ip_reass_free_complete_datagram+0x12c>)
 8019a5a:	22bc      	movs	r2, #188	; 0xbc
 8019a5c:	492a      	ldr	r1, [pc, #168]	; (8019b08 <ip_reass_free_complete_datagram+0x13c>)
 8019a5e:	4828      	ldr	r0, [pc, #160]	; (8019b00 <ip_reass_free_complete_datagram+0x134>)
 8019a60:	f001 fbd6 	bl	801b210 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8019a64:	8bfa      	ldrh	r2, [r7, #30]
 8019a66:	8a7b      	ldrh	r3, [r7, #18]
 8019a68:	4413      	add	r3, r2
 8019a6a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8019a6c:	69b8      	ldr	r0, [r7, #24]
 8019a6e:	f7f7 fd2f 	bl	80114d0 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8019a72:	687b      	ldr	r3, [r7, #4]
 8019a74:	685b      	ldr	r3, [r3, #4]
 8019a76:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8019a78:	e01f      	b.n	8019aba <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8019a7a:	69bb      	ldr	r3, [r7, #24]
 8019a7c:	685b      	ldr	r3, [r3, #4]
 8019a7e:	617b      	str	r3, [r7, #20]
    pcur = p;
 8019a80:	69bb      	ldr	r3, [r7, #24]
 8019a82:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8019a84:	697b      	ldr	r3, [r7, #20]
 8019a86:	681b      	ldr	r3, [r3, #0]
 8019a88:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8019a8a:	68f8      	ldr	r0, [r7, #12]
 8019a8c:	f7f7 fda8 	bl	80115e0 <pbuf_clen>
 8019a90:	4603      	mov	r3, r0
 8019a92:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8019a94:	8bfa      	ldrh	r2, [r7, #30]
 8019a96:	8a7b      	ldrh	r3, [r7, #18]
 8019a98:	4413      	add	r3, r2
 8019a9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8019a9e:	db05      	blt.n	8019aac <ip_reass_free_complete_datagram+0xe0>
 8019aa0:	4b15      	ldr	r3, [pc, #84]	; (8019af8 <ip_reass_free_complete_datagram+0x12c>)
 8019aa2:	22cc      	movs	r2, #204	; 0xcc
 8019aa4:	4918      	ldr	r1, [pc, #96]	; (8019b08 <ip_reass_free_complete_datagram+0x13c>)
 8019aa6:	4816      	ldr	r0, [pc, #88]	; (8019b00 <ip_reass_free_complete_datagram+0x134>)
 8019aa8:	f001 fbb2 	bl	801b210 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8019aac:	8bfa      	ldrh	r2, [r7, #30]
 8019aae:	8a7b      	ldrh	r3, [r7, #18]
 8019ab0:	4413      	add	r3, r2
 8019ab2:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8019ab4:	68f8      	ldr	r0, [r7, #12]
 8019ab6:	f7f7 fd0b 	bl	80114d0 <pbuf_free>
  while (p != NULL) {
 8019aba:	69bb      	ldr	r3, [r7, #24]
 8019abc:	2b00      	cmp	r3, #0
 8019abe:	d1dc      	bne.n	8019a7a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8019ac0:	6839      	ldr	r1, [r7, #0]
 8019ac2:	6878      	ldr	r0, [r7, #4]
 8019ac4:	f000 f8c2 	bl	8019c4c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8019ac8:	4b10      	ldr	r3, [pc, #64]	; (8019b0c <ip_reass_free_complete_datagram+0x140>)
 8019aca:	881b      	ldrh	r3, [r3, #0]
 8019acc:	8bfa      	ldrh	r2, [r7, #30]
 8019ace:	429a      	cmp	r2, r3
 8019ad0:	d905      	bls.n	8019ade <ip_reass_free_complete_datagram+0x112>
 8019ad2:	4b09      	ldr	r3, [pc, #36]	; (8019af8 <ip_reass_free_complete_datagram+0x12c>)
 8019ad4:	22d2      	movs	r2, #210	; 0xd2
 8019ad6:	490e      	ldr	r1, [pc, #56]	; (8019b10 <ip_reass_free_complete_datagram+0x144>)
 8019ad8:	4809      	ldr	r0, [pc, #36]	; (8019b00 <ip_reass_free_complete_datagram+0x134>)
 8019ada:	f001 fb99 	bl	801b210 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8019ade:	4b0b      	ldr	r3, [pc, #44]	; (8019b0c <ip_reass_free_complete_datagram+0x140>)
 8019ae0:	881a      	ldrh	r2, [r3, #0]
 8019ae2:	8bfb      	ldrh	r3, [r7, #30]
 8019ae4:	1ad3      	subs	r3, r2, r3
 8019ae6:	b29a      	uxth	r2, r3
 8019ae8:	4b08      	ldr	r3, [pc, #32]	; (8019b0c <ip_reass_free_complete_datagram+0x140>)
 8019aea:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8019aec:	8bfb      	ldrh	r3, [r7, #30]
}
 8019aee:	4618      	mov	r0, r3
 8019af0:	3720      	adds	r7, #32
 8019af2:	46bd      	mov	sp, r7
 8019af4:	bd80      	pop	{r7, pc}
 8019af6:	bf00      	nop
 8019af8:	080206b0 	.word	0x080206b0
 8019afc:	080206ec 	.word	0x080206ec
 8019b00:	080206f8 	.word	0x080206f8
 8019b04:	08020720 	.word	0x08020720
 8019b08:	08020734 	.word	0x08020734
 8019b0c:	2000730c 	.word	0x2000730c
 8019b10:	08020754 	.word	0x08020754

08019b14 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8019b14:	b580      	push	{r7, lr}
 8019b16:	b08a      	sub	sp, #40	; 0x28
 8019b18:	af00      	add	r7, sp, #0
 8019b1a:	6078      	str	r0, [r7, #4]
 8019b1c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8019b1e:	2300      	movs	r3, #0
 8019b20:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8019b22:	2300      	movs	r3, #0
 8019b24:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8019b26:	2300      	movs	r3, #0
 8019b28:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8019b2a:	2300      	movs	r3, #0
 8019b2c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8019b2e:	2300      	movs	r3, #0
 8019b30:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8019b32:	4b28      	ldr	r3, [pc, #160]	; (8019bd4 <ip_reass_remove_oldest_datagram+0xc0>)
 8019b34:	681b      	ldr	r3, [r3, #0]
 8019b36:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8019b38:	e030      	b.n	8019b9c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8019b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b3c:	695a      	ldr	r2, [r3, #20]
 8019b3e:	687b      	ldr	r3, [r7, #4]
 8019b40:	68db      	ldr	r3, [r3, #12]
 8019b42:	429a      	cmp	r2, r3
 8019b44:	d10c      	bne.n	8019b60 <ip_reass_remove_oldest_datagram+0x4c>
 8019b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b48:	699a      	ldr	r2, [r3, #24]
 8019b4a:	687b      	ldr	r3, [r7, #4]
 8019b4c:	691b      	ldr	r3, [r3, #16]
 8019b4e:	429a      	cmp	r2, r3
 8019b50:	d106      	bne.n	8019b60 <ip_reass_remove_oldest_datagram+0x4c>
 8019b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b54:	899a      	ldrh	r2, [r3, #12]
 8019b56:	687b      	ldr	r3, [r7, #4]
 8019b58:	889b      	ldrh	r3, [r3, #4]
 8019b5a:	b29b      	uxth	r3, r3
 8019b5c:	429a      	cmp	r2, r3
 8019b5e:	d014      	beq.n	8019b8a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8019b60:	693b      	ldr	r3, [r7, #16]
 8019b62:	3301      	adds	r3, #1
 8019b64:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8019b66:	6a3b      	ldr	r3, [r7, #32]
 8019b68:	2b00      	cmp	r3, #0
 8019b6a:	d104      	bne.n	8019b76 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8019b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b6e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8019b70:	69fb      	ldr	r3, [r7, #28]
 8019b72:	61bb      	str	r3, [r7, #24]
 8019b74:	e009      	b.n	8019b8a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8019b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b78:	7fda      	ldrb	r2, [r3, #31]
 8019b7a:	6a3b      	ldr	r3, [r7, #32]
 8019b7c:	7fdb      	ldrb	r3, [r3, #31]
 8019b7e:	429a      	cmp	r2, r3
 8019b80:	d803      	bhi.n	8019b8a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8019b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b84:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8019b86:	69fb      	ldr	r3, [r7, #28]
 8019b88:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8019b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b8c:	681b      	ldr	r3, [r3, #0]
 8019b8e:	2b00      	cmp	r3, #0
 8019b90:	d001      	beq.n	8019b96 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8019b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b94:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8019b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b98:	681b      	ldr	r3, [r3, #0]
 8019b9a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8019b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b9e:	2b00      	cmp	r3, #0
 8019ba0:	d1cb      	bne.n	8019b3a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8019ba2:	6a3b      	ldr	r3, [r7, #32]
 8019ba4:	2b00      	cmp	r3, #0
 8019ba6:	d008      	beq.n	8019bba <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8019ba8:	69b9      	ldr	r1, [r7, #24]
 8019baa:	6a38      	ldr	r0, [r7, #32]
 8019bac:	f7ff ff0e 	bl	80199cc <ip_reass_free_complete_datagram>
 8019bb0:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8019bb2:	697a      	ldr	r2, [r7, #20]
 8019bb4:	68fb      	ldr	r3, [r7, #12]
 8019bb6:	4413      	add	r3, r2
 8019bb8:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8019bba:	697a      	ldr	r2, [r7, #20]
 8019bbc:	683b      	ldr	r3, [r7, #0]
 8019bbe:	429a      	cmp	r2, r3
 8019bc0:	da02      	bge.n	8019bc8 <ip_reass_remove_oldest_datagram+0xb4>
 8019bc2:	693b      	ldr	r3, [r7, #16]
 8019bc4:	2b01      	cmp	r3, #1
 8019bc6:	dcac      	bgt.n	8019b22 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8019bc8:	697b      	ldr	r3, [r7, #20]
}
 8019bca:	4618      	mov	r0, r3
 8019bcc:	3728      	adds	r7, #40	; 0x28
 8019bce:	46bd      	mov	sp, r7
 8019bd0:	bd80      	pop	{r7, pc}
 8019bd2:	bf00      	nop
 8019bd4:	20007308 	.word	0x20007308

08019bd8 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8019bd8:	b580      	push	{r7, lr}
 8019bda:	b084      	sub	sp, #16
 8019bdc:	af00      	add	r7, sp, #0
 8019bde:	6078      	str	r0, [r7, #4]
 8019be0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8019be2:	2004      	movs	r0, #4
 8019be4:	f7f6 fd8e 	bl	8010704 <memp_malloc>
 8019be8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8019bea:	68fb      	ldr	r3, [r7, #12]
 8019bec:	2b00      	cmp	r3, #0
 8019bee:	d110      	bne.n	8019c12 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8019bf0:	6839      	ldr	r1, [r7, #0]
 8019bf2:	6878      	ldr	r0, [r7, #4]
 8019bf4:	f7ff ff8e 	bl	8019b14 <ip_reass_remove_oldest_datagram>
 8019bf8:	4602      	mov	r2, r0
 8019bfa:	683b      	ldr	r3, [r7, #0]
 8019bfc:	4293      	cmp	r3, r2
 8019bfe:	dc03      	bgt.n	8019c08 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8019c00:	2004      	movs	r0, #4
 8019c02:	f7f6 fd7f 	bl	8010704 <memp_malloc>
 8019c06:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8019c08:	68fb      	ldr	r3, [r7, #12]
 8019c0a:	2b00      	cmp	r3, #0
 8019c0c:	d101      	bne.n	8019c12 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8019c0e:	2300      	movs	r3, #0
 8019c10:	e016      	b.n	8019c40 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8019c12:	2220      	movs	r2, #32
 8019c14:	2100      	movs	r1, #0
 8019c16:	68f8      	ldr	r0, [r7, #12]
 8019c18:	f001 fc50 	bl	801b4bc <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8019c1c:	68fb      	ldr	r3, [r7, #12]
 8019c1e:	220f      	movs	r2, #15
 8019c20:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8019c22:	4b09      	ldr	r3, [pc, #36]	; (8019c48 <ip_reass_enqueue_new_datagram+0x70>)
 8019c24:	681a      	ldr	r2, [r3, #0]
 8019c26:	68fb      	ldr	r3, [r7, #12]
 8019c28:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8019c2a:	4a07      	ldr	r2, [pc, #28]	; (8019c48 <ip_reass_enqueue_new_datagram+0x70>)
 8019c2c:	68fb      	ldr	r3, [r7, #12]
 8019c2e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8019c30:	68fb      	ldr	r3, [r7, #12]
 8019c32:	3308      	adds	r3, #8
 8019c34:	2214      	movs	r2, #20
 8019c36:	6879      	ldr	r1, [r7, #4]
 8019c38:	4618      	mov	r0, r3
 8019c3a:	f001 fcca 	bl	801b5d2 <memcpy>
  return ipr;
 8019c3e:	68fb      	ldr	r3, [r7, #12]
}
 8019c40:	4618      	mov	r0, r3
 8019c42:	3710      	adds	r7, #16
 8019c44:	46bd      	mov	sp, r7
 8019c46:	bd80      	pop	{r7, pc}
 8019c48:	20007308 	.word	0x20007308

08019c4c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8019c4c:	b580      	push	{r7, lr}
 8019c4e:	b082      	sub	sp, #8
 8019c50:	af00      	add	r7, sp, #0
 8019c52:	6078      	str	r0, [r7, #4]
 8019c54:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8019c56:	4b10      	ldr	r3, [pc, #64]	; (8019c98 <ip_reass_dequeue_datagram+0x4c>)
 8019c58:	681b      	ldr	r3, [r3, #0]
 8019c5a:	687a      	ldr	r2, [r7, #4]
 8019c5c:	429a      	cmp	r2, r3
 8019c5e:	d104      	bne.n	8019c6a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8019c60:	687b      	ldr	r3, [r7, #4]
 8019c62:	681b      	ldr	r3, [r3, #0]
 8019c64:	4a0c      	ldr	r2, [pc, #48]	; (8019c98 <ip_reass_dequeue_datagram+0x4c>)
 8019c66:	6013      	str	r3, [r2, #0]
 8019c68:	e00d      	b.n	8019c86 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8019c6a:	683b      	ldr	r3, [r7, #0]
 8019c6c:	2b00      	cmp	r3, #0
 8019c6e:	d106      	bne.n	8019c7e <ip_reass_dequeue_datagram+0x32>
 8019c70:	4b0a      	ldr	r3, [pc, #40]	; (8019c9c <ip_reass_dequeue_datagram+0x50>)
 8019c72:	f240 1245 	movw	r2, #325	; 0x145
 8019c76:	490a      	ldr	r1, [pc, #40]	; (8019ca0 <ip_reass_dequeue_datagram+0x54>)
 8019c78:	480a      	ldr	r0, [pc, #40]	; (8019ca4 <ip_reass_dequeue_datagram+0x58>)
 8019c7a:	f001 fac9 	bl	801b210 <iprintf>
    prev->next = ipr->next;
 8019c7e:	687b      	ldr	r3, [r7, #4]
 8019c80:	681a      	ldr	r2, [r3, #0]
 8019c82:	683b      	ldr	r3, [r7, #0]
 8019c84:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8019c86:	6879      	ldr	r1, [r7, #4]
 8019c88:	2004      	movs	r0, #4
 8019c8a:	f7f6 fdab 	bl	80107e4 <memp_free>
}
 8019c8e:	bf00      	nop
 8019c90:	3708      	adds	r7, #8
 8019c92:	46bd      	mov	sp, r7
 8019c94:	bd80      	pop	{r7, pc}
 8019c96:	bf00      	nop
 8019c98:	20007308 	.word	0x20007308
 8019c9c:	080206b0 	.word	0x080206b0
 8019ca0:	08020778 	.word	0x08020778
 8019ca4:	080206f8 	.word	0x080206f8

08019ca8 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8019ca8:	b580      	push	{r7, lr}
 8019caa:	b08c      	sub	sp, #48	; 0x30
 8019cac:	af00      	add	r7, sp, #0
 8019cae:	60f8      	str	r0, [r7, #12]
 8019cb0:	60b9      	str	r1, [r7, #8]
 8019cb2:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8019cb4:	2300      	movs	r3, #0
 8019cb6:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8019cb8:	2301      	movs	r3, #1
 8019cba:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8019cbc:	68bb      	ldr	r3, [r7, #8]
 8019cbe:	685b      	ldr	r3, [r3, #4]
 8019cc0:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8019cc2:	69fb      	ldr	r3, [r7, #28]
 8019cc4:	885b      	ldrh	r3, [r3, #2]
 8019cc6:	b29b      	uxth	r3, r3
 8019cc8:	4618      	mov	r0, r3
 8019cca:	f7f5 fffd 	bl	800fcc8 <lwip_htons>
 8019cce:	4603      	mov	r3, r0
 8019cd0:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8019cd2:	69fb      	ldr	r3, [r7, #28]
 8019cd4:	781b      	ldrb	r3, [r3, #0]
 8019cd6:	f003 030f 	and.w	r3, r3, #15
 8019cda:	b2db      	uxtb	r3, r3
 8019cdc:	009b      	lsls	r3, r3, #2
 8019cde:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8019ce0:	7e7b      	ldrb	r3, [r7, #25]
 8019ce2:	b29b      	uxth	r3, r3
 8019ce4:	8b7a      	ldrh	r2, [r7, #26]
 8019ce6:	429a      	cmp	r2, r3
 8019ce8:	d202      	bcs.n	8019cf0 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8019cea:	f04f 33ff 	mov.w	r3, #4294967295
 8019cee:	e135      	b.n	8019f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8019cf0:	7e7b      	ldrb	r3, [r7, #25]
 8019cf2:	b29b      	uxth	r3, r3
 8019cf4:	8b7a      	ldrh	r2, [r7, #26]
 8019cf6:	1ad3      	subs	r3, r2, r3
 8019cf8:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8019cfa:	69fb      	ldr	r3, [r7, #28]
 8019cfc:	88db      	ldrh	r3, [r3, #6]
 8019cfe:	b29b      	uxth	r3, r3
 8019d00:	4618      	mov	r0, r3
 8019d02:	f7f5 ffe1 	bl	800fcc8 <lwip_htons>
 8019d06:	4603      	mov	r3, r0
 8019d08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019d0c:	b29b      	uxth	r3, r3
 8019d0e:	00db      	lsls	r3, r3, #3
 8019d10:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8019d12:	68bb      	ldr	r3, [r7, #8]
 8019d14:	685b      	ldr	r3, [r3, #4]
 8019d16:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8019d18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019d1a:	2200      	movs	r2, #0
 8019d1c:	701a      	strb	r2, [r3, #0]
 8019d1e:	2200      	movs	r2, #0
 8019d20:	705a      	strb	r2, [r3, #1]
 8019d22:	2200      	movs	r2, #0
 8019d24:	709a      	strb	r2, [r3, #2]
 8019d26:	2200      	movs	r2, #0
 8019d28:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8019d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019d2c:	8afa      	ldrh	r2, [r7, #22]
 8019d2e:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8019d30:	8afa      	ldrh	r2, [r7, #22]
 8019d32:	8b7b      	ldrh	r3, [r7, #26]
 8019d34:	4413      	add	r3, r2
 8019d36:	b29a      	uxth	r2, r3
 8019d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019d3a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8019d3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019d3e:	88db      	ldrh	r3, [r3, #6]
 8019d40:	b29b      	uxth	r3, r3
 8019d42:	8afa      	ldrh	r2, [r7, #22]
 8019d44:	429a      	cmp	r2, r3
 8019d46:	d902      	bls.n	8019d4e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8019d48:	f04f 33ff 	mov.w	r3, #4294967295
 8019d4c:	e106      	b.n	8019f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8019d4e:	68fb      	ldr	r3, [r7, #12]
 8019d50:	685b      	ldr	r3, [r3, #4]
 8019d52:	627b      	str	r3, [r7, #36]	; 0x24
 8019d54:	e068      	b.n	8019e28 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8019d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d58:	685b      	ldr	r3, [r3, #4]
 8019d5a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8019d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019d5e:	889b      	ldrh	r3, [r3, #4]
 8019d60:	b29a      	uxth	r2, r3
 8019d62:	693b      	ldr	r3, [r7, #16]
 8019d64:	889b      	ldrh	r3, [r3, #4]
 8019d66:	b29b      	uxth	r3, r3
 8019d68:	429a      	cmp	r2, r3
 8019d6a:	d235      	bcs.n	8019dd8 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8019d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019d6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019d70:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8019d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019d74:	2b00      	cmp	r3, #0
 8019d76:	d020      	beq.n	8019dba <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8019d78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019d7a:	889b      	ldrh	r3, [r3, #4]
 8019d7c:	b29a      	uxth	r2, r3
 8019d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019d80:	88db      	ldrh	r3, [r3, #6]
 8019d82:	b29b      	uxth	r3, r3
 8019d84:	429a      	cmp	r2, r3
 8019d86:	d307      	bcc.n	8019d98 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8019d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019d8a:	88db      	ldrh	r3, [r3, #6]
 8019d8c:	b29a      	uxth	r2, r3
 8019d8e:	693b      	ldr	r3, [r7, #16]
 8019d90:	889b      	ldrh	r3, [r3, #4]
 8019d92:	b29b      	uxth	r3, r3
 8019d94:	429a      	cmp	r2, r3
 8019d96:	d902      	bls.n	8019d9e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8019d98:	f04f 33ff 	mov.w	r3, #4294967295
 8019d9c:	e0de      	b.n	8019f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8019d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019da0:	68ba      	ldr	r2, [r7, #8]
 8019da2:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8019da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019da6:	88db      	ldrh	r3, [r3, #6]
 8019da8:	b29a      	uxth	r2, r3
 8019daa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019dac:	889b      	ldrh	r3, [r3, #4]
 8019dae:	b29b      	uxth	r3, r3
 8019db0:	429a      	cmp	r2, r3
 8019db2:	d03d      	beq.n	8019e30 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8019db4:	2300      	movs	r3, #0
 8019db6:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8019db8:	e03a      	b.n	8019e30 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8019dba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019dbc:	88db      	ldrh	r3, [r3, #6]
 8019dbe:	b29a      	uxth	r2, r3
 8019dc0:	693b      	ldr	r3, [r7, #16]
 8019dc2:	889b      	ldrh	r3, [r3, #4]
 8019dc4:	b29b      	uxth	r3, r3
 8019dc6:	429a      	cmp	r2, r3
 8019dc8:	d902      	bls.n	8019dd0 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8019dca:	f04f 33ff 	mov.w	r3, #4294967295
 8019dce:	e0c5      	b.n	8019f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8019dd0:	68fb      	ldr	r3, [r7, #12]
 8019dd2:	68ba      	ldr	r2, [r7, #8]
 8019dd4:	605a      	str	r2, [r3, #4]
      break;
 8019dd6:	e02b      	b.n	8019e30 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8019dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019dda:	889b      	ldrh	r3, [r3, #4]
 8019ddc:	b29a      	uxth	r2, r3
 8019dde:	693b      	ldr	r3, [r7, #16]
 8019de0:	889b      	ldrh	r3, [r3, #4]
 8019de2:	b29b      	uxth	r3, r3
 8019de4:	429a      	cmp	r2, r3
 8019de6:	d102      	bne.n	8019dee <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8019de8:	f04f 33ff 	mov.w	r3, #4294967295
 8019dec:	e0b6      	b.n	8019f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8019dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019df0:	889b      	ldrh	r3, [r3, #4]
 8019df2:	b29a      	uxth	r2, r3
 8019df4:	693b      	ldr	r3, [r7, #16]
 8019df6:	88db      	ldrh	r3, [r3, #6]
 8019df8:	b29b      	uxth	r3, r3
 8019dfa:	429a      	cmp	r2, r3
 8019dfc:	d202      	bcs.n	8019e04 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8019dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8019e02:	e0ab      	b.n	8019f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8019e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019e06:	2b00      	cmp	r3, #0
 8019e08:	d009      	beq.n	8019e1e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8019e0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019e0c:	88db      	ldrh	r3, [r3, #6]
 8019e0e:	b29a      	uxth	r2, r3
 8019e10:	693b      	ldr	r3, [r7, #16]
 8019e12:	889b      	ldrh	r3, [r3, #4]
 8019e14:	b29b      	uxth	r3, r3
 8019e16:	429a      	cmp	r2, r3
 8019e18:	d001      	beq.n	8019e1e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8019e1a:	2300      	movs	r3, #0
 8019e1c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8019e1e:	693b      	ldr	r3, [r7, #16]
 8019e20:	681b      	ldr	r3, [r3, #0]
 8019e22:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8019e24:	693b      	ldr	r3, [r7, #16]
 8019e26:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8019e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019e2a:	2b00      	cmp	r3, #0
 8019e2c:	d193      	bne.n	8019d56 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8019e2e:	e000      	b.n	8019e32 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8019e30:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8019e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019e34:	2b00      	cmp	r3, #0
 8019e36:	d12d      	bne.n	8019e94 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8019e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019e3a:	2b00      	cmp	r3, #0
 8019e3c:	d01c      	beq.n	8019e78 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8019e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019e40:	88db      	ldrh	r3, [r3, #6]
 8019e42:	b29a      	uxth	r2, r3
 8019e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019e46:	889b      	ldrh	r3, [r3, #4]
 8019e48:	b29b      	uxth	r3, r3
 8019e4a:	429a      	cmp	r2, r3
 8019e4c:	d906      	bls.n	8019e5c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8019e4e:	4b45      	ldr	r3, [pc, #276]	; (8019f64 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019e50:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8019e54:	4944      	ldr	r1, [pc, #272]	; (8019f68 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8019e56:	4845      	ldr	r0, [pc, #276]	; (8019f6c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8019e58:	f001 f9da 	bl	801b210 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8019e5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019e5e:	68ba      	ldr	r2, [r7, #8]
 8019e60:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8019e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019e64:	88db      	ldrh	r3, [r3, #6]
 8019e66:	b29a      	uxth	r2, r3
 8019e68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019e6a:	889b      	ldrh	r3, [r3, #4]
 8019e6c:	b29b      	uxth	r3, r3
 8019e6e:	429a      	cmp	r2, r3
 8019e70:	d010      	beq.n	8019e94 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8019e72:	2300      	movs	r3, #0
 8019e74:	623b      	str	r3, [r7, #32]
 8019e76:	e00d      	b.n	8019e94 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8019e78:	68fb      	ldr	r3, [r7, #12]
 8019e7a:	685b      	ldr	r3, [r3, #4]
 8019e7c:	2b00      	cmp	r3, #0
 8019e7e:	d006      	beq.n	8019e8e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8019e80:	4b38      	ldr	r3, [pc, #224]	; (8019f64 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019e82:	f44f 72df 	mov.w	r2, #446	; 0x1be
 8019e86:	493a      	ldr	r1, [pc, #232]	; (8019f70 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8019e88:	4838      	ldr	r0, [pc, #224]	; (8019f6c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8019e8a:	f001 f9c1 	bl	801b210 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8019e8e:	68fb      	ldr	r3, [r7, #12]
 8019e90:	68ba      	ldr	r2, [r7, #8]
 8019e92:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8019e94:	687b      	ldr	r3, [r7, #4]
 8019e96:	2b00      	cmp	r3, #0
 8019e98:	d105      	bne.n	8019ea6 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8019e9a:	68fb      	ldr	r3, [r7, #12]
 8019e9c:	7f9b      	ldrb	r3, [r3, #30]
 8019e9e:	f003 0301 	and.w	r3, r3, #1
 8019ea2:	2b00      	cmp	r3, #0
 8019ea4:	d059      	beq.n	8019f5a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8019ea6:	6a3b      	ldr	r3, [r7, #32]
 8019ea8:	2b00      	cmp	r3, #0
 8019eaa:	d04f      	beq.n	8019f4c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8019eac:	68fb      	ldr	r3, [r7, #12]
 8019eae:	685b      	ldr	r3, [r3, #4]
 8019eb0:	2b00      	cmp	r3, #0
 8019eb2:	d006      	beq.n	8019ec2 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8019eb4:	68fb      	ldr	r3, [r7, #12]
 8019eb6:	685b      	ldr	r3, [r3, #4]
 8019eb8:	685b      	ldr	r3, [r3, #4]
 8019eba:	889b      	ldrh	r3, [r3, #4]
 8019ebc:	b29b      	uxth	r3, r3
 8019ebe:	2b00      	cmp	r3, #0
 8019ec0:	d002      	beq.n	8019ec8 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8019ec2:	2300      	movs	r3, #0
 8019ec4:	623b      	str	r3, [r7, #32]
 8019ec6:	e041      	b.n	8019f4c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8019ec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019eca:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8019ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019ece:	681b      	ldr	r3, [r3, #0]
 8019ed0:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8019ed2:	e012      	b.n	8019efa <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8019ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019ed6:	685b      	ldr	r3, [r3, #4]
 8019ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8019eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019edc:	88db      	ldrh	r3, [r3, #6]
 8019ede:	b29a      	uxth	r2, r3
 8019ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019ee2:	889b      	ldrh	r3, [r3, #4]
 8019ee4:	b29b      	uxth	r3, r3
 8019ee6:	429a      	cmp	r2, r3
 8019ee8:	d002      	beq.n	8019ef0 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8019eea:	2300      	movs	r3, #0
 8019eec:	623b      	str	r3, [r7, #32]
            break;
 8019eee:	e007      	b.n	8019f00 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8019ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019ef2:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8019ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019ef6:	681b      	ldr	r3, [r3, #0]
 8019ef8:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8019efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019efc:	2b00      	cmp	r3, #0
 8019efe:	d1e9      	bne.n	8019ed4 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8019f00:	6a3b      	ldr	r3, [r7, #32]
 8019f02:	2b00      	cmp	r3, #0
 8019f04:	d022      	beq.n	8019f4c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8019f06:	68fb      	ldr	r3, [r7, #12]
 8019f08:	685b      	ldr	r3, [r3, #4]
 8019f0a:	2b00      	cmp	r3, #0
 8019f0c:	d106      	bne.n	8019f1c <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8019f0e:	4b15      	ldr	r3, [pc, #84]	; (8019f64 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019f10:	f240 12df 	movw	r2, #479	; 0x1df
 8019f14:	4917      	ldr	r1, [pc, #92]	; (8019f74 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8019f16:	4815      	ldr	r0, [pc, #84]	; (8019f6c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8019f18:	f001 f97a 	bl	801b210 <iprintf>
          LWIP_ASSERT("sanity check",
 8019f1c:	68fb      	ldr	r3, [r7, #12]
 8019f1e:	685b      	ldr	r3, [r3, #4]
 8019f20:	685b      	ldr	r3, [r3, #4]
 8019f22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019f24:	429a      	cmp	r2, r3
 8019f26:	d106      	bne.n	8019f36 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8019f28:	4b0e      	ldr	r3, [pc, #56]	; (8019f64 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019f2a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8019f2e:	4911      	ldr	r1, [pc, #68]	; (8019f74 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8019f30:	480e      	ldr	r0, [pc, #56]	; (8019f6c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8019f32:	f001 f96d 	bl	801b210 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8019f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019f38:	681b      	ldr	r3, [r3, #0]
 8019f3a:	2b00      	cmp	r3, #0
 8019f3c:	d006      	beq.n	8019f4c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8019f3e:	4b09      	ldr	r3, [pc, #36]	; (8019f64 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019f40:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8019f44:	490c      	ldr	r1, [pc, #48]	; (8019f78 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8019f46:	4809      	ldr	r0, [pc, #36]	; (8019f6c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8019f48:	f001 f962 	bl	801b210 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8019f4c:	6a3b      	ldr	r3, [r7, #32]
 8019f4e:	2b00      	cmp	r3, #0
 8019f50:	bf14      	ite	ne
 8019f52:	2301      	movne	r3, #1
 8019f54:	2300      	moveq	r3, #0
 8019f56:	b2db      	uxtb	r3, r3
 8019f58:	e000      	b.n	8019f5c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8019f5a:	2300      	movs	r3, #0
}
 8019f5c:	4618      	mov	r0, r3
 8019f5e:	3730      	adds	r7, #48	; 0x30
 8019f60:	46bd      	mov	sp, r7
 8019f62:	bd80      	pop	{r7, pc}
 8019f64:	080206b0 	.word	0x080206b0
 8019f68:	08020794 	.word	0x08020794
 8019f6c:	080206f8 	.word	0x080206f8
 8019f70:	080207b4 	.word	0x080207b4
 8019f74:	080207ec 	.word	0x080207ec
 8019f78:	080207fc 	.word	0x080207fc

08019f7c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8019f7c:	b580      	push	{r7, lr}
 8019f7e:	b08e      	sub	sp, #56	; 0x38
 8019f80:	af00      	add	r7, sp, #0
 8019f82:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8019f84:	687b      	ldr	r3, [r7, #4]
 8019f86:	685b      	ldr	r3, [r3, #4]
 8019f88:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8019f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019f8c:	781b      	ldrb	r3, [r3, #0]
 8019f8e:	f003 030f 	and.w	r3, r3, #15
 8019f92:	b2db      	uxtb	r3, r3
 8019f94:	009b      	lsls	r3, r3, #2
 8019f96:	b2db      	uxtb	r3, r3
 8019f98:	2b14      	cmp	r3, #20
 8019f9a:	f040 8171 	bne.w	801a280 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8019f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019fa0:	88db      	ldrh	r3, [r3, #6]
 8019fa2:	b29b      	uxth	r3, r3
 8019fa4:	4618      	mov	r0, r3
 8019fa6:	f7f5 fe8f 	bl	800fcc8 <lwip_htons>
 8019faa:	4603      	mov	r3, r0
 8019fac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019fb0:	b29b      	uxth	r3, r3
 8019fb2:	00db      	lsls	r3, r3, #3
 8019fb4:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8019fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019fb8:	885b      	ldrh	r3, [r3, #2]
 8019fba:	b29b      	uxth	r3, r3
 8019fbc:	4618      	mov	r0, r3
 8019fbe:	f7f5 fe83 	bl	800fcc8 <lwip_htons>
 8019fc2:	4603      	mov	r3, r0
 8019fc4:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8019fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019fc8:	781b      	ldrb	r3, [r3, #0]
 8019fca:	f003 030f 	and.w	r3, r3, #15
 8019fce:	b2db      	uxtb	r3, r3
 8019fd0:	009b      	lsls	r3, r3, #2
 8019fd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 8019fd6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8019fda:	b29b      	uxth	r3, r3
 8019fdc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8019fde:	429a      	cmp	r2, r3
 8019fe0:	f0c0 8150 	bcc.w	801a284 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8019fe4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8019fe8:	b29b      	uxth	r3, r3
 8019fea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8019fec:	1ad3      	subs	r3, r2, r3
 8019fee:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8019ff0:	6878      	ldr	r0, [r7, #4]
 8019ff2:	f7f7 faf5 	bl	80115e0 <pbuf_clen>
 8019ff6:	4603      	mov	r3, r0
 8019ff8:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8019ffa:	4b8c      	ldr	r3, [pc, #560]	; (801a22c <ip4_reass+0x2b0>)
 8019ffc:	881b      	ldrh	r3, [r3, #0]
 8019ffe:	461a      	mov	r2, r3
 801a000:	8c3b      	ldrh	r3, [r7, #32]
 801a002:	4413      	add	r3, r2
 801a004:	2b0a      	cmp	r3, #10
 801a006:	dd10      	ble.n	801a02a <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801a008:	8c3b      	ldrh	r3, [r7, #32]
 801a00a:	4619      	mov	r1, r3
 801a00c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801a00e:	f7ff fd81 	bl	8019b14 <ip_reass_remove_oldest_datagram>
 801a012:	4603      	mov	r3, r0
 801a014:	2b00      	cmp	r3, #0
 801a016:	f000 8137 	beq.w	801a288 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801a01a:	4b84      	ldr	r3, [pc, #528]	; (801a22c <ip4_reass+0x2b0>)
 801a01c:	881b      	ldrh	r3, [r3, #0]
 801a01e:	461a      	mov	r2, r3
 801a020:	8c3b      	ldrh	r3, [r7, #32]
 801a022:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801a024:	2b0a      	cmp	r3, #10
 801a026:	f300 812f 	bgt.w	801a288 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801a02a:	4b81      	ldr	r3, [pc, #516]	; (801a230 <ip4_reass+0x2b4>)
 801a02c:	681b      	ldr	r3, [r3, #0]
 801a02e:	633b      	str	r3, [r7, #48]	; 0x30
 801a030:	e015      	b.n	801a05e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801a032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a034:	695a      	ldr	r2, [r3, #20]
 801a036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a038:	68db      	ldr	r3, [r3, #12]
 801a03a:	429a      	cmp	r2, r3
 801a03c:	d10c      	bne.n	801a058 <ip4_reass+0xdc>
 801a03e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a040:	699a      	ldr	r2, [r3, #24]
 801a042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a044:	691b      	ldr	r3, [r3, #16]
 801a046:	429a      	cmp	r2, r3
 801a048:	d106      	bne.n	801a058 <ip4_reass+0xdc>
 801a04a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a04c:	899a      	ldrh	r2, [r3, #12]
 801a04e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a050:	889b      	ldrh	r3, [r3, #4]
 801a052:	b29b      	uxth	r3, r3
 801a054:	429a      	cmp	r2, r3
 801a056:	d006      	beq.n	801a066 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801a058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a05a:	681b      	ldr	r3, [r3, #0]
 801a05c:	633b      	str	r3, [r7, #48]	; 0x30
 801a05e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a060:	2b00      	cmp	r3, #0
 801a062:	d1e6      	bne.n	801a032 <ip4_reass+0xb6>
 801a064:	e000      	b.n	801a068 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801a066:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801a068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a06a:	2b00      	cmp	r3, #0
 801a06c:	d109      	bne.n	801a082 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801a06e:	8c3b      	ldrh	r3, [r7, #32]
 801a070:	4619      	mov	r1, r3
 801a072:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801a074:	f7ff fdb0 	bl	8019bd8 <ip_reass_enqueue_new_datagram>
 801a078:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801a07a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a07c:	2b00      	cmp	r3, #0
 801a07e:	d11c      	bne.n	801a0ba <ip4_reass+0x13e>
      goto nullreturn;
 801a080:	e105      	b.n	801a28e <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801a082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a084:	88db      	ldrh	r3, [r3, #6]
 801a086:	b29b      	uxth	r3, r3
 801a088:	4618      	mov	r0, r3
 801a08a:	f7f5 fe1d 	bl	800fcc8 <lwip_htons>
 801a08e:	4603      	mov	r3, r0
 801a090:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801a094:	2b00      	cmp	r3, #0
 801a096:	d110      	bne.n	801a0ba <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801a098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a09a:	89db      	ldrh	r3, [r3, #14]
 801a09c:	4618      	mov	r0, r3
 801a09e:	f7f5 fe13 	bl	800fcc8 <lwip_htons>
 801a0a2:	4603      	mov	r3, r0
 801a0a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801a0a8:	2b00      	cmp	r3, #0
 801a0aa:	d006      	beq.n	801a0ba <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801a0ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a0ae:	3308      	adds	r3, #8
 801a0b0:	2214      	movs	r2, #20
 801a0b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801a0b4:	4618      	mov	r0, r3
 801a0b6:	f001 fa8c 	bl	801b5d2 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801a0ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a0bc:	88db      	ldrh	r3, [r3, #6]
 801a0be:	b29b      	uxth	r3, r3
 801a0c0:	f003 0320 	and.w	r3, r3, #32
 801a0c4:	2b00      	cmp	r3, #0
 801a0c6:	bf0c      	ite	eq
 801a0c8:	2301      	moveq	r3, #1
 801a0ca:	2300      	movne	r3, #0
 801a0cc:	b2db      	uxtb	r3, r3
 801a0ce:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801a0d0:	69fb      	ldr	r3, [r7, #28]
 801a0d2:	2b00      	cmp	r3, #0
 801a0d4:	d00e      	beq.n	801a0f4 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801a0d6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801a0d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a0da:	4413      	add	r3, r2
 801a0dc:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801a0de:	8b7a      	ldrh	r2, [r7, #26]
 801a0e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801a0e2:	429a      	cmp	r2, r3
 801a0e4:	f0c0 80a0 	bcc.w	801a228 <ip4_reass+0x2ac>
 801a0e8:	8b7b      	ldrh	r3, [r7, #26]
 801a0ea:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801a0ee:	4293      	cmp	r3, r2
 801a0f0:	f200 809a 	bhi.w	801a228 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801a0f4:	69fa      	ldr	r2, [r7, #28]
 801a0f6:	6879      	ldr	r1, [r7, #4]
 801a0f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801a0fa:	f7ff fdd5 	bl	8019ca8 <ip_reass_chain_frag_into_datagram_and_validate>
 801a0fe:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801a100:	697b      	ldr	r3, [r7, #20]
 801a102:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a106:	f000 809b 	beq.w	801a240 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801a10a:	4b48      	ldr	r3, [pc, #288]	; (801a22c <ip4_reass+0x2b0>)
 801a10c:	881a      	ldrh	r2, [r3, #0]
 801a10e:	8c3b      	ldrh	r3, [r7, #32]
 801a110:	4413      	add	r3, r2
 801a112:	b29a      	uxth	r2, r3
 801a114:	4b45      	ldr	r3, [pc, #276]	; (801a22c <ip4_reass+0x2b0>)
 801a116:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801a118:	69fb      	ldr	r3, [r7, #28]
 801a11a:	2b00      	cmp	r3, #0
 801a11c:	d00d      	beq.n	801a13a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801a11e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801a120:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a122:	4413      	add	r3, r2
 801a124:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801a126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a128:	8a7a      	ldrh	r2, [r7, #18]
 801a12a:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801a12c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a12e:	7f9b      	ldrb	r3, [r3, #30]
 801a130:	f043 0301 	orr.w	r3, r3, #1
 801a134:	b2da      	uxtb	r2, r3
 801a136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a138:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801a13a:	697b      	ldr	r3, [r7, #20]
 801a13c:	2b01      	cmp	r3, #1
 801a13e:	d171      	bne.n	801a224 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801a140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a142:	8b9b      	ldrh	r3, [r3, #28]
 801a144:	3314      	adds	r3, #20
 801a146:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801a148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a14a:	685b      	ldr	r3, [r3, #4]
 801a14c:	685b      	ldr	r3, [r3, #4]
 801a14e:	681b      	ldr	r3, [r3, #0]
 801a150:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801a152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a154:	685b      	ldr	r3, [r3, #4]
 801a156:	685b      	ldr	r3, [r3, #4]
 801a158:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801a15a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a15c:	3308      	adds	r3, #8
 801a15e:	2214      	movs	r2, #20
 801a160:	4619      	mov	r1, r3
 801a162:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801a164:	f001 fa35 	bl	801b5d2 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801a168:	8a3b      	ldrh	r3, [r7, #16]
 801a16a:	4618      	mov	r0, r3
 801a16c:	f7f5 fdac 	bl	800fcc8 <lwip_htons>
 801a170:	4603      	mov	r3, r0
 801a172:	461a      	mov	r2, r3
 801a174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a176:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801a178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a17a:	2200      	movs	r2, #0
 801a17c:	719a      	strb	r2, [r3, #6]
 801a17e:	2200      	movs	r2, #0
 801a180:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801a182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a184:	2200      	movs	r2, #0
 801a186:	729a      	strb	r2, [r3, #10]
 801a188:	2200      	movs	r2, #0
 801a18a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801a18c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a18e:	685b      	ldr	r3, [r3, #4]
 801a190:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801a192:	e00d      	b.n	801a1b0 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801a194:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a196:	685b      	ldr	r3, [r3, #4]
 801a198:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801a19a:	2114      	movs	r1, #20
 801a19c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801a19e:	f7f7 f911 	bl	80113c4 <pbuf_remove_header>
      pbuf_cat(p, r);
 801a1a2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801a1a4:	6878      	ldr	r0, [r7, #4]
 801a1a6:	f7f7 fa55 	bl	8011654 <pbuf_cat>
      r = iprh->next_pbuf;
 801a1aa:	68fb      	ldr	r3, [r7, #12]
 801a1ac:	681b      	ldr	r3, [r3, #0]
 801a1ae:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801a1b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a1b2:	2b00      	cmp	r3, #0
 801a1b4:	d1ee      	bne.n	801a194 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801a1b6:	4b1e      	ldr	r3, [pc, #120]	; (801a230 <ip4_reass+0x2b4>)
 801a1b8:	681b      	ldr	r3, [r3, #0]
 801a1ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801a1bc:	429a      	cmp	r2, r3
 801a1be:	d102      	bne.n	801a1c6 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801a1c0:	2300      	movs	r3, #0
 801a1c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 801a1c4:	e010      	b.n	801a1e8 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801a1c6:	4b1a      	ldr	r3, [pc, #104]	; (801a230 <ip4_reass+0x2b4>)
 801a1c8:	681b      	ldr	r3, [r3, #0]
 801a1ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 801a1cc:	e007      	b.n	801a1de <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801a1ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a1d0:	681b      	ldr	r3, [r3, #0]
 801a1d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801a1d4:	429a      	cmp	r2, r3
 801a1d6:	d006      	beq.n	801a1e6 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801a1d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a1da:	681b      	ldr	r3, [r3, #0]
 801a1dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 801a1de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a1e0:	2b00      	cmp	r3, #0
 801a1e2:	d1f4      	bne.n	801a1ce <ip4_reass+0x252>
 801a1e4:	e000      	b.n	801a1e8 <ip4_reass+0x26c>
          break;
 801a1e6:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801a1e8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801a1ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801a1ec:	f7ff fd2e 	bl	8019c4c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801a1f0:	6878      	ldr	r0, [r7, #4]
 801a1f2:	f7f7 f9f5 	bl	80115e0 <pbuf_clen>
 801a1f6:	4603      	mov	r3, r0
 801a1f8:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801a1fa:	4b0c      	ldr	r3, [pc, #48]	; (801a22c <ip4_reass+0x2b0>)
 801a1fc:	881b      	ldrh	r3, [r3, #0]
 801a1fe:	8c3a      	ldrh	r2, [r7, #32]
 801a200:	429a      	cmp	r2, r3
 801a202:	d906      	bls.n	801a212 <ip4_reass+0x296>
 801a204:	4b0b      	ldr	r3, [pc, #44]	; (801a234 <ip4_reass+0x2b8>)
 801a206:	f240 229b 	movw	r2, #667	; 0x29b
 801a20a:	490b      	ldr	r1, [pc, #44]	; (801a238 <ip4_reass+0x2bc>)
 801a20c:	480b      	ldr	r0, [pc, #44]	; (801a23c <ip4_reass+0x2c0>)
 801a20e:	f000 ffff 	bl	801b210 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801a212:	4b06      	ldr	r3, [pc, #24]	; (801a22c <ip4_reass+0x2b0>)
 801a214:	881a      	ldrh	r2, [r3, #0]
 801a216:	8c3b      	ldrh	r3, [r7, #32]
 801a218:	1ad3      	subs	r3, r2, r3
 801a21a:	b29a      	uxth	r2, r3
 801a21c:	4b03      	ldr	r3, [pc, #12]	; (801a22c <ip4_reass+0x2b0>)
 801a21e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801a220:	687b      	ldr	r3, [r7, #4]
 801a222:	e038      	b.n	801a296 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801a224:	2300      	movs	r3, #0
 801a226:	e036      	b.n	801a296 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801a228:	bf00      	nop
 801a22a:	e00a      	b.n	801a242 <ip4_reass+0x2c6>
 801a22c:	2000730c 	.word	0x2000730c
 801a230:	20007308 	.word	0x20007308
 801a234:	080206b0 	.word	0x080206b0
 801a238:	08020820 	.word	0x08020820
 801a23c:	080206f8 	.word	0x080206f8
    goto nullreturn_ipr;
 801a240:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801a242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a244:	2b00      	cmp	r3, #0
 801a246:	d106      	bne.n	801a256 <ip4_reass+0x2da>
 801a248:	4b15      	ldr	r3, [pc, #84]	; (801a2a0 <ip4_reass+0x324>)
 801a24a:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801a24e:	4915      	ldr	r1, [pc, #84]	; (801a2a4 <ip4_reass+0x328>)
 801a250:	4815      	ldr	r0, [pc, #84]	; (801a2a8 <ip4_reass+0x32c>)
 801a252:	f000 ffdd 	bl	801b210 <iprintf>
  if (ipr->p == NULL) {
 801a256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a258:	685b      	ldr	r3, [r3, #4]
 801a25a:	2b00      	cmp	r3, #0
 801a25c:	d116      	bne.n	801a28c <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801a25e:	4b13      	ldr	r3, [pc, #76]	; (801a2ac <ip4_reass+0x330>)
 801a260:	681b      	ldr	r3, [r3, #0]
 801a262:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801a264:	429a      	cmp	r2, r3
 801a266:	d006      	beq.n	801a276 <ip4_reass+0x2fa>
 801a268:	4b0d      	ldr	r3, [pc, #52]	; (801a2a0 <ip4_reass+0x324>)
 801a26a:	f240 22ab 	movw	r2, #683	; 0x2ab
 801a26e:	4910      	ldr	r1, [pc, #64]	; (801a2b0 <ip4_reass+0x334>)
 801a270:	480d      	ldr	r0, [pc, #52]	; (801a2a8 <ip4_reass+0x32c>)
 801a272:	f000 ffcd 	bl	801b210 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801a276:	2100      	movs	r1, #0
 801a278:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801a27a:	f7ff fce7 	bl	8019c4c <ip_reass_dequeue_datagram>
 801a27e:	e006      	b.n	801a28e <ip4_reass+0x312>
    goto nullreturn;
 801a280:	bf00      	nop
 801a282:	e004      	b.n	801a28e <ip4_reass+0x312>
    goto nullreturn;
 801a284:	bf00      	nop
 801a286:	e002      	b.n	801a28e <ip4_reass+0x312>
      goto nullreturn;
 801a288:	bf00      	nop
 801a28a:	e000      	b.n	801a28e <ip4_reass+0x312>
  }

nullreturn:
 801a28c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801a28e:	6878      	ldr	r0, [r7, #4]
 801a290:	f7f7 f91e 	bl	80114d0 <pbuf_free>
  return NULL;
 801a294:	2300      	movs	r3, #0
}
 801a296:	4618      	mov	r0, r3
 801a298:	3738      	adds	r7, #56	; 0x38
 801a29a:	46bd      	mov	sp, r7
 801a29c:	bd80      	pop	{r7, pc}
 801a29e:	bf00      	nop
 801a2a0:	080206b0 	.word	0x080206b0
 801a2a4:	0802083c 	.word	0x0802083c
 801a2a8:	080206f8 	.word	0x080206f8
 801a2ac:	20007308 	.word	0x20007308
 801a2b0:	08020848 	.word	0x08020848

0801a2b4 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801a2b4:	b580      	push	{r7, lr}
 801a2b6:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801a2b8:	2005      	movs	r0, #5
 801a2ba:	f7f6 fa23 	bl	8010704 <memp_malloc>
 801a2be:	4603      	mov	r3, r0
}
 801a2c0:	4618      	mov	r0, r3
 801a2c2:	bd80      	pop	{r7, pc}

0801a2c4 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801a2c4:	b580      	push	{r7, lr}
 801a2c6:	b082      	sub	sp, #8
 801a2c8:	af00      	add	r7, sp, #0
 801a2ca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801a2cc:	687b      	ldr	r3, [r7, #4]
 801a2ce:	2b00      	cmp	r3, #0
 801a2d0:	d106      	bne.n	801a2e0 <ip_frag_free_pbuf_custom_ref+0x1c>
 801a2d2:	4b07      	ldr	r3, [pc, #28]	; (801a2f0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801a2d4:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801a2d8:	4906      	ldr	r1, [pc, #24]	; (801a2f4 <ip_frag_free_pbuf_custom_ref+0x30>)
 801a2da:	4807      	ldr	r0, [pc, #28]	; (801a2f8 <ip_frag_free_pbuf_custom_ref+0x34>)
 801a2dc:	f000 ff98 	bl	801b210 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801a2e0:	6879      	ldr	r1, [r7, #4]
 801a2e2:	2005      	movs	r0, #5
 801a2e4:	f7f6 fa7e 	bl	80107e4 <memp_free>
}
 801a2e8:	bf00      	nop
 801a2ea:	3708      	adds	r7, #8
 801a2ec:	46bd      	mov	sp, r7
 801a2ee:	bd80      	pop	{r7, pc}
 801a2f0:	080206b0 	.word	0x080206b0
 801a2f4:	08020868 	.word	0x08020868
 801a2f8:	080206f8 	.word	0x080206f8

0801a2fc <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801a2fc:	b580      	push	{r7, lr}
 801a2fe:	b084      	sub	sp, #16
 801a300:	af00      	add	r7, sp, #0
 801a302:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801a304:	687b      	ldr	r3, [r7, #4]
 801a306:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801a308:	68fb      	ldr	r3, [r7, #12]
 801a30a:	2b00      	cmp	r3, #0
 801a30c:	d106      	bne.n	801a31c <ipfrag_free_pbuf_custom+0x20>
 801a30e:	4b11      	ldr	r3, [pc, #68]	; (801a354 <ipfrag_free_pbuf_custom+0x58>)
 801a310:	f240 22ce 	movw	r2, #718	; 0x2ce
 801a314:	4910      	ldr	r1, [pc, #64]	; (801a358 <ipfrag_free_pbuf_custom+0x5c>)
 801a316:	4811      	ldr	r0, [pc, #68]	; (801a35c <ipfrag_free_pbuf_custom+0x60>)
 801a318:	f000 ff7a 	bl	801b210 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801a31c:	68fa      	ldr	r2, [r7, #12]
 801a31e:	687b      	ldr	r3, [r7, #4]
 801a320:	429a      	cmp	r2, r3
 801a322:	d006      	beq.n	801a332 <ipfrag_free_pbuf_custom+0x36>
 801a324:	4b0b      	ldr	r3, [pc, #44]	; (801a354 <ipfrag_free_pbuf_custom+0x58>)
 801a326:	f240 22cf 	movw	r2, #719	; 0x2cf
 801a32a:	490d      	ldr	r1, [pc, #52]	; (801a360 <ipfrag_free_pbuf_custom+0x64>)
 801a32c:	480b      	ldr	r0, [pc, #44]	; (801a35c <ipfrag_free_pbuf_custom+0x60>)
 801a32e:	f000 ff6f 	bl	801b210 <iprintf>
  if (pcr->original != NULL) {
 801a332:	68fb      	ldr	r3, [r7, #12]
 801a334:	695b      	ldr	r3, [r3, #20]
 801a336:	2b00      	cmp	r3, #0
 801a338:	d004      	beq.n	801a344 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801a33a:	68fb      	ldr	r3, [r7, #12]
 801a33c:	695b      	ldr	r3, [r3, #20]
 801a33e:	4618      	mov	r0, r3
 801a340:	f7f7 f8c6 	bl	80114d0 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801a344:	68f8      	ldr	r0, [r7, #12]
 801a346:	f7ff ffbd 	bl	801a2c4 <ip_frag_free_pbuf_custom_ref>
}
 801a34a:	bf00      	nop
 801a34c:	3710      	adds	r7, #16
 801a34e:	46bd      	mov	sp, r7
 801a350:	bd80      	pop	{r7, pc}
 801a352:	bf00      	nop
 801a354:	080206b0 	.word	0x080206b0
 801a358:	08020874 	.word	0x08020874
 801a35c:	080206f8 	.word	0x080206f8
 801a360:	08020880 	.word	0x08020880

0801a364 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801a364:	b580      	push	{r7, lr}
 801a366:	b094      	sub	sp, #80	; 0x50
 801a368:	af02      	add	r7, sp, #8
 801a36a:	60f8      	str	r0, [r7, #12]
 801a36c:	60b9      	str	r1, [r7, #8]
 801a36e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801a370:	2300      	movs	r3, #0
 801a372:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801a376:	68bb      	ldr	r3, [r7, #8]
 801a378:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801a37a:	3b14      	subs	r3, #20
 801a37c:	2b00      	cmp	r3, #0
 801a37e:	da00      	bge.n	801a382 <ip4_frag+0x1e>
 801a380:	3307      	adds	r3, #7
 801a382:	10db      	asrs	r3, r3, #3
 801a384:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801a386:	2314      	movs	r3, #20
 801a388:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801a38a:	68fb      	ldr	r3, [r7, #12]
 801a38c:	685b      	ldr	r3, [r3, #4]
 801a38e:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801a390:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a392:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801a394:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a396:	781b      	ldrb	r3, [r3, #0]
 801a398:	f003 030f 	and.w	r3, r3, #15
 801a39c:	b2db      	uxtb	r3, r3
 801a39e:	009b      	lsls	r3, r3, #2
 801a3a0:	b2db      	uxtb	r3, r3
 801a3a2:	2b14      	cmp	r3, #20
 801a3a4:	d002      	beq.n	801a3ac <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801a3a6:	f06f 0305 	mvn.w	r3, #5
 801a3aa:	e110      	b.n	801a5ce <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801a3ac:	68fb      	ldr	r3, [r7, #12]
 801a3ae:	895b      	ldrh	r3, [r3, #10]
 801a3b0:	2b13      	cmp	r3, #19
 801a3b2:	d809      	bhi.n	801a3c8 <ip4_frag+0x64>
 801a3b4:	4b88      	ldr	r3, [pc, #544]	; (801a5d8 <ip4_frag+0x274>)
 801a3b6:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801a3ba:	4988      	ldr	r1, [pc, #544]	; (801a5dc <ip4_frag+0x278>)
 801a3bc:	4888      	ldr	r0, [pc, #544]	; (801a5e0 <ip4_frag+0x27c>)
 801a3be:	f000 ff27 	bl	801b210 <iprintf>
 801a3c2:	f06f 0305 	mvn.w	r3, #5
 801a3c6:	e102      	b.n	801a5ce <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801a3c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a3ca:	88db      	ldrh	r3, [r3, #6]
 801a3cc:	b29b      	uxth	r3, r3
 801a3ce:	4618      	mov	r0, r3
 801a3d0:	f7f5 fc7a 	bl	800fcc8 <lwip_htons>
 801a3d4:	4603      	mov	r3, r0
 801a3d6:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801a3d8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801a3da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801a3de:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801a3e2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801a3e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801a3e8:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801a3ea:	68fb      	ldr	r3, [r7, #12]
 801a3ec:	891b      	ldrh	r3, [r3, #8]
 801a3ee:	3b14      	subs	r3, #20
 801a3f0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801a3f4:	e0e1      	b.n	801a5ba <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801a3f6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801a3f8:	00db      	lsls	r3, r3, #3
 801a3fa:	b29b      	uxth	r3, r3
 801a3fc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801a400:	4293      	cmp	r3, r2
 801a402:	bf28      	it	cs
 801a404:	4613      	movcs	r3, r2
 801a406:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801a408:	f44f 7220 	mov.w	r2, #640	; 0x280
 801a40c:	2114      	movs	r1, #20
 801a40e:	200e      	movs	r0, #14
 801a410:	f7f6 fd7a 	bl	8010f08 <pbuf_alloc>
 801a414:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801a416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a418:	2b00      	cmp	r3, #0
 801a41a:	f000 80d5 	beq.w	801a5c8 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801a41e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a420:	895b      	ldrh	r3, [r3, #10]
 801a422:	2b13      	cmp	r3, #19
 801a424:	d806      	bhi.n	801a434 <ip4_frag+0xd0>
 801a426:	4b6c      	ldr	r3, [pc, #432]	; (801a5d8 <ip4_frag+0x274>)
 801a428:	f44f 7249 	mov.w	r2, #804	; 0x324
 801a42c:	496d      	ldr	r1, [pc, #436]	; (801a5e4 <ip4_frag+0x280>)
 801a42e:	486c      	ldr	r0, [pc, #432]	; (801a5e0 <ip4_frag+0x27c>)
 801a430:	f000 feee 	bl	801b210 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801a434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a436:	685b      	ldr	r3, [r3, #4]
 801a438:	2214      	movs	r2, #20
 801a43a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801a43c:	4618      	mov	r0, r3
 801a43e:	f001 f8c8 	bl	801b5d2 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801a442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a444:	685b      	ldr	r3, [r3, #4]
 801a446:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 801a448:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801a44a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801a44e:	e064      	b.n	801a51a <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801a450:	68fb      	ldr	r3, [r7, #12]
 801a452:	895a      	ldrh	r2, [r3, #10]
 801a454:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801a456:	1ad3      	subs	r3, r2, r3
 801a458:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801a45a:	68fb      	ldr	r3, [r7, #12]
 801a45c:	895b      	ldrh	r3, [r3, #10]
 801a45e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801a460:	429a      	cmp	r2, r3
 801a462:	d906      	bls.n	801a472 <ip4_frag+0x10e>
 801a464:	4b5c      	ldr	r3, [pc, #368]	; (801a5d8 <ip4_frag+0x274>)
 801a466:	f240 322d 	movw	r2, #813	; 0x32d
 801a46a:	495f      	ldr	r1, [pc, #380]	; (801a5e8 <ip4_frag+0x284>)
 801a46c:	485c      	ldr	r0, [pc, #368]	; (801a5e0 <ip4_frag+0x27c>)
 801a46e:	f000 fecf 	bl	801b210 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801a472:	8bfa      	ldrh	r2, [r7, #30]
 801a474:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801a478:	4293      	cmp	r3, r2
 801a47a:	bf28      	it	cs
 801a47c:	4613      	movcs	r3, r2
 801a47e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801a482:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801a486:	2b00      	cmp	r3, #0
 801a488:	d105      	bne.n	801a496 <ip4_frag+0x132>
        poff = 0;
 801a48a:	2300      	movs	r3, #0
 801a48c:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801a48e:	68fb      	ldr	r3, [r7, #12]
 801a490:	681b      	ldr	r3, [r3, #0]
 801a492:	60fb      	str	r3, [r7, #12]
        continue;
 801a494:	e041      	b.n	801a51a <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801a496:	f7ff ff0d 	bl	801a2b4 <ip_frag_alloc_pbuf_custom_ref>
 801a49a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801a49c:	69bb      	ldr	r3, [r7, #24]
 801a49e:	2b00      	cmp	r3, #0
 801a4a0:	d103      	bne.n	801a4aa <ip4_frag+0x146>
        pbuf_free(rambuf);
 801a4a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a4a4:	f7f7 f814 	bl	80114d0 <pbuf_free>
        goto memerr;
 801a4a8:	e08f      	b.n	801a5ca <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801a4aa:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801a4ac:	68fb      	ldr	r3, [r7, #12]
 801a4ae:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801a4b0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801a4b2:	4413      	add	r3, r2
 801a4b4:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 801a4b8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801a4bc:	9201      	str	r2, [sp, #4]
 801a4be:	9300      	str	r3, [sp, #0]
 801a4c0:	4603      	mov	r3, r0
 801a4c2:	2241      	movs	r2, #65	; 0x41
 801a4c4:	2000      	movs	r0, #0
 801a4c6:	f7f6 fe4b 	bl	8011160 <pbuf_alloced_custom>
 801a4ca:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801a4cc:	697b      	ldr	r3, [r7, #20]
 801a4ce:	2b00      	cmp	r3, #0
 801a4d0:	d106      	bne.n	801a4e0 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801a4d2:	69b8      	ldr	r0, [r7, #24]
 801a4d4:	f7ff fef6 	bl	801a2c4 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801a4d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a4da:	f7f6 fff9 	bl	80114d0 <pbuf_free>
        goto memerr;
 801a4de:	e074      	b.n	801a5ca <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801a4e0:	68f8      	ldr	r0, [r7, #12]
 801a4e2:	f7f7 f895 	bl	8011610 <pbuf_ref>
      pcr->original = p;
 801a4e6:	69bb      	ldr	r3, [r7, #24]
 801a4e8:	68fa      	ldr	r2, [r7, #12]
 801a4ea:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801a4ec:	69bb      	ldr	r3, [r7, #24]
 801a4ee:	4a3f      	ldr	r2, [pc, #252]	; (801a5ec <ip4_frag+0x288>)
 801a4f0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801a4f2:	6979      	ldr	r1, [r7, #20]
 801a4f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a4f6:	f7f7 f8ad 	bl	8011654 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801a4fa:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801a4fe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801a502:	1ad3      	subs	r3, r2, r3
 801a504:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801a508:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801a50c:	2b00      	cmp	r3, #0
 801a50e:	d004      	beq.n	801a51a <ip4_frag+0x1b6>
        poff = 0;
 801a510:	2300      	movs	r3, #0
 801a512:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801a514:	68fb      	ldr	r3, [r7, #12]
 801a516:	681b      	ldr	r3, [r3, #0]
 801a518:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801a51a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801a51e:	2b00      	cmp	r3, #0
 801a520:	d196      	bne.n	801a450 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801a522:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801a524:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801a528:	4413      	add	r3, r2
 801a52a:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801a52c:	68bb      	ldr	r3, [r7, #8]
 801a52e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801a530:	f1a3 0213 	sub.w	r2, r3, #19
 801a534:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801a538:	429a      	cmp	r2, r3
 801a53a:	bfcc      	ite	gt
 801a53c:	2301      	movgt	r3, #1
 801a53e:	2300      	movle	r3, #0
 801a540:	b2db      	uxtb	r3, r3
 801a542:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801a544:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801a548:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801a54c:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801a54e:	6a3b      	ldr	r3, [r7, #32]
 801a550:	2b00      	cmp	r3, #0
 801a552:	d002      	beq.n	801a55a <ip4_frag+0x1f6>
 801a554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a556:	2b00      	cmp	r3, #0
 801a558:	d003      	beq.n	801a562 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801a55a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801a55c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801a560:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801a562:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801a564:	4618      	mov	r0, r3
 801a566:	f7f5 fbaf 	bl	800fcc8 <lwip_htons>
 801a56a:	4603      	mov	r3, r0
 801a56c:	461a      	mov	r2, r3
 801a56e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a570:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801a572:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801a574:	3314      	adds	r3, #20
 801a576:	b29b      	uxth	r3, r3
 801a578:	4618      	mov	r0, r3
 801a57a:	f7f5 fba5 	bl	800fcc8 <lwip_htons>
 801a57e:	4603      	mov	r3, r0
 801a580:	461a      	mov	r2, r3
 801a582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a584:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801a586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a588:	2200      	movs	r2, #0
 801a58a:	729a      	strb	r2, [r3, #10]
 801a58c:	2200      	movs	r2, #0
 801a58e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801a590:	68bb      	ldr	r3, [r7, #8]
 801a592:	695b      	ldr	r3, [r3, #20]
 801a594:	687a      	ldr	r2, [r7, #4]
 801a596:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801a598:	68b8      	ldr	r0, [r7, #8]
 801a59a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801a59c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a59e:	f7f6 ff97 	bl	80114d0 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801a5a2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801a5a6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801a5a8:	1ad3      	subs	r3, r2, r3
 801a5aa:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801a5ae:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801a5b2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801a5b4:	4413      	add	r3, r2
 801a5b6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801a5ba:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801a5be:	2b00      	cmp	r3, #0
 801a5c0:	f47f af19 	bne.w	801a3f6 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801a5c4:	2300      	movs	r3, #0
 801a5c6:	e002      	b.n	801a5ce <ip4_frag+0x26a>
      goto memerr;
 801a5c8:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801a5ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 801a5ce:	4618      	mov	r0, r3
 801a5d0:	3748      	adds	r7, #72	; 0x48
 801a5d2:	46bd      	mov	sp, r7
 801a5d4:	bd80      	pop	{r7, pc}
 801a5d6:	bf00      	nop
 801a5d8:	080206b0 	.word	0x080206b0
 801a5dc:	0802088c 	.word	0x0802088c
 801a5e0:	080206f8 	.word	0x080206f8
 801a5e4:	080208a8 	.word	0x080208a8
 801a5e8:	080208c8 	.word	0x080208c8
 801a5ec:	0801a2fd 	.word	0x0801a2fd

0801a5f0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801a5f0:	b580      	push	{r7, lr}
 801a5f2:	b086      	sub	sp, #24
 801a5f4:	af00      	add	r7, sp, #0
 801a5f6:	6078      	str	r0, [r7, #4]
 801a5f8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801a5fa:	230e      	movs	r3, #14
 801a5fc:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801a5fe:	687b      	ldr	r3, [r7, #4]
 801a600:	895b      	ldrh	r3, [r3, #10]
 801a602:	2b0e      	cmp	r3, #14
 801a604:	d96e      	bls.n	801a6e4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801a606:	687b      	ldr	r3, [r7, #4]
 801a608:	7bdb      	ldrb	r3, [r3, #15]
 801a60a:	2b00      	cmp	r3, #0
 801a60c:	d106      	bne.n	801a61c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801a60e:	683b      	ldr	r3, [r7, #0]
 801a610:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801a614:	3301      	adds	r3, #1
 801a616:	b2da      	uxtb	r2, r3
 801a618:	687b      	ldr	r3, [r7, #4]
 801a61a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801a61c:	687b      	ldr	r3, [r7, #4]
 801a61e:	685b      	ldr	r3, [r3, #4]
 801a620:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801a622:	693b      	ldr	r3, [r7, #16]
 801a624:	7b1a      	ldrb	r2, [r3, #12]
 801a626:	7b5b      	ldrb	r3, [r3, #13]
 801a628:	021b      	lsls	r3, r3, #8
 801a62a:	4313      	orrs	r3, r2
 801a62c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801a62e:	693b      	ldr	r3, [r7, #16]
 801a630:	781b      	ldrb	r3, [r3, #0]
 801a632:	f003 0301 	and.w	r3, r3, #1
 801a636:	2b00      	cmp	r3, #0
 801a638:	d023      	beq.n	801a682 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801a63a:	693b      	ldr	r3, [r7, #16]
 801a63c:	781b      	ldrb	r3, [r3, #0]
 801a63e:	2b01      	cmp	r3, #1
 801a640:	d10f      	bne.n	801a662 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801a642:	693b      	ldr	r3, [r7, #16]
 801a644:	785b      	ldrb	r3, [r3, #1]
 801a646:	2b00      	cmp	r3, #0
 801a648:	d11b      	bne.n	801a682 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801a64a:	693b      	ldr	r3, [r7, #16]
 801a64c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801a64e:	2b5e      	cmp	r3, #94	; 0x5e
 801a650:	d117      	bne.n	801a682 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801a652:	687b      	ldr	r3, [r7, #4]
 801a654:	7b5b      	ldrb	r3, [r3, #13]
 801a656:	f043 0310 	orr.w	r3, r3, #16
 801a65a:	b2da      	uxtb	r2, r3
 801a65c:	687b      	ldr	r3, [r7, #4]
 801a65e:	735a      	strb	r2, [r3, #13]
 801a660:	e00f      	b.n	801a682 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801a662:	693b      	ldr	r3, [r7, #16]
 801a664:	2206      	movs	r2, #6
 801a666:	4928      	ldr	r1, [pc, #160]	; (801a708 <ethernet_input+0x118>)
 801a668:	4618      	mov	r0, r3
 801a66a:	f000 ff17 	bl	801b49c <memcmp>
 801a66e:	4603      	mov	r3, r0
 801a670:	2b00      	cmp	r3, #0
 801a672:	d106      	bne.n	801a682 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801a674:	687b      	ldr	r3, [r7, #4]
 801a676:	7b5b      	ldrb	r3, [r3, #13]
 801a678:	f043 0308 	orr.w	r3, r3, #8
 801a67c:	b2da      	uxtb	r2, r3
 801a67e:	687b      	ldr	r3, [r7, #4]
 801a680:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801a682:	89fb      	ldrh	r3, [r7, #14]
 801a684:	2b08      	cmp	r3, #8
 801a686:	d003      	beq.n	801a690 <ethernet_input+0xa0>
 801a688:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801a68c:	d014      	beq.n	801a6b8 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801a68e:	e032      	b.n	801a6f6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801a690:	683b      	ldr	r3, [r7, #0]
 801a692:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801a696:	f003 0308 	and.w	r3, r3, #8
 801a69a:	2b00      	cmp	r3, #0
 801a69c:	d024      	beq.n	801a6e8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801a69e:	8afb      	ldrh	r3, [r7, #22]
 801a6a0:	4619      	mov	r1, r3
 801a6a2:	6878      	ldr	r0, [r7, #4]
 801a6a4:	f7f6 fe8e 	bl	80113c4 <pbuf_remove_header>
 801a6a8:	4603      	mov	r3, r0
 801a6aa:	2b00      	cmp	r3, #0
 801a6ac:	d11e      	bne.n	801a6ec <ethernet_input+0xfc>
        ip4_input(p, netif);
 801a6ae:	6839      	ldr	r1, [r7, #0]
 801a6b0:	6878      	ldr	r0, [r7, #4]
 801a6b2:	f7fe fe91 	bl	80193d8 <ip4_input>
      break;
 801a6b6:	e013      	b.n	801a6e0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801a6b8:	683b      	ldr	r3, [r7, #0]
 801a6ba:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801a6be:	f003 0308 	and.w	r3, r3, #8
 801a6c2:	2b00      	cmp	r3, #0
 801a6c4:	d014      	beq.n	801a6f0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801a6c6:	8afb      	ldrh	r3, [r7, #22]
 801a6c8:	4619      	mov	r1, r3
 801a6ca:	6878      	ldr	r0, [r7, #4]
 801a6cc:	f7f6 fe7a 	bl	80113c4 <pbuf_remove_header>
 801a6d0:	4603      	mov	r3, r0
 801a6d2:	2b00      	cmp	r3, #0
 801a6d4:	d10e      	bne.n	801a6f4 <ethernet_input+0x104>
        etharp_input(p, netif);
 801a6d6:	6839      	ldr	r1, [r7, #0]
 801a6d8:	6878      	ldr	r0, [r7, #4]
 801a6da:	f7fe f80b 	bl	80186f4 <etharp_input>
      break;
 801a6de:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801a6e0:	2300      	movs	r3, #0
 801a6e2:	e00c      	b.n	801a6fe <ethernet_input+0x10e>
    goto free_and_return;
 801a6e4:	bf00      	nop
 801a6e6:	e006      	b.n	801a6f6 <ethernet_input+0x106>
        goto free_and_return;
 801a6e8:	bf00      	nop
 801a6ea:	e004      	b.n	801a6f6 <ethernet_input+0x106>
        goto free_and_return;
 801a6ec:	bf00      	nop
 801a6ee:	e002      	b.n	801a6f6 <ethernet_input+0x106>
        goto free_and_return;
 801a6f0:	bf00      	nop
 801a6f2:	e000      	b.n	801a6f6 <ethernet_input+0x106>
        goto free_and_return;
 801a6f4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801a6f6:	6878      	ldr	r0, [r7, #4]
 801a6f8:	f7f6 feea 	bl	80114d0 <pbuf_free>
  return ERR_OK;
 801a6fc:	2300      	movs	r3, #0
}
 801a6fe:	4618      	mov	r0, r3
 801a700:	3718      	adds	r7, #24
 801a702:	46bd      	mov	sp, r7
 801a704:	bd80      	pop	{r7, pc}
 801a706:	bf00      	nop
 801a708:	08020aa8 	.word	0x08020aa8

0801a70c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801a70c:	b580      	push	{r7, lr}
 801a70e:	b086      	sub	sp, #24
 801a710:	af00      	add	r7, sp, #0
 801a712:	60f8      	str	r0, [r7, #12]
 801a714:	60b9      	str	r1, [r7, #8]
 801a716:	607a      	str	r2, [r7, #4]
 801a718:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801a71a:	8c3b      	ldrh	r3, [r7, #32]
 801a71c:	4618      	mov	r0, r3
 801a71e:	f7f5 fad3 	bl	800fcc8 <lwip_htons>
 801a722:	4603      	mov	r3, r0
 801a724:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801a726:	210e      	movs	r1, #14
 801a728:	68b8      	ldr	r0, [r7, #8]
 801a72a:	f7f6 fe3b 	bl	80113a4 <pbuf_add_header>
 801a72e:	4603      	mov	r3, r0
 801a730:	2b00      	cmp	r3, #0
 801a732:	d125      	bne.n	801a780 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801a734:	68bb      	ldr	r3, [r7, #8]
 801a736:	685b      	ldr	r3, [r3, #4]
 801a738:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801a73a:	693b      	ldr	r3, [r7, #16]
 801a73c:	8afa      	ldrh	r2, [r7, #22]
 801a73e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801a740:	693b      	ldr	r3, [r7, #16]
 801a742:	2206      	movs	r2, #6
 801a744:	6839      	ldr	r1, [r7, #0]
 801a746:	4618      	mov	r0, r3
 801a748:	f000 ff43 	bl	801b5d2 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801a74c:	693b      	ldr	r3, [r7, #16]
 801a74e:	3306      	adds	r3, #6
 801a750:	2206      	movs	r2, #6
 801a752:	6879      	ldr	r1, [r7, #4]
 801a754:	4618      	mov	r0, r3
 801a756:	f000 ff3c 	bl	801b5d2 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801a75a:	68fb      	ldr	r3, [r7, #12]
 801a75c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801a760:	2b06      	cmp	r3, #6
 801a762:	d006      	beq.n	801a772 <ethernet_output+0x66>
 801a764:	4b0a      	ldr	r3, [pc, #40]	; (801a790 <ethernet_output+0x84>)
 801a766:	f44f 7299 	mov.w	r2, #306	; 0x132
 801a76a:	490a      	ldr	r1, [pc, #40]	; (801a794 <ethernet_output+0x88>)
 801a76c:	480a      	ldr	r0, [pc, #40]	; (801a798 <ethernet_output+0x8c>)
 801a76e:	f000 fd4f 	bl	801b210 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801a772:	68fb      	ldr	r3, [r7, #12]
 801a774:	699b      	ldr	r3, [r3, #24]
 801a776:	68b9      	ldr	r1, [r7, #8]
 801a778:	68f8      	ldr	r0, [r7, #12]
 801a77a:	4798      	blx	r3
 801a77c:	4603      	mov	r3, r0
 801a77e:	e002      	b.n	801a786 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801a780:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801a782:	f06f 0301 	mvn.w	r3, #1
}
 801a786:	4618      	mov	r0, r3
 801a788:	3718      	adds	r7, #24
 801a78a:	46bd      	mov	sp, r7
 801a78c:	bd80      	pop	{r7, pc}
 801a78e:	bf00      	nop
 801a790:	080208d8 	.word	0x080208d8
 801a794:	08020910 	.word	0x08020910
 801a798:	08020944 	.word	0x08020944

0801a79c <rand>:
 801a79c:	4b16      	ldr	r3, [pc, #88]	; (801a7f8 <rand+0x5c>)
 801a79e:	b510      	push	{r4, lr}
 801a7a0:	681c      	ldr	r4, [r3, #0]
 801a7a2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801a7a4:	b9b3      	cbnz	r3, 801a7d4 <rand+0x38>
 801a7a6:	2018      	movs	r0, #24
 801a7a8:	f001 fd82 	bl	801c2b0 <malloc>
 801a7ac:	4602      	mov	r2, r0
 801a7ae:	6320      	str	r0, [r4, #48]	; 0x30
 801a7b0:	b920      	cbnz	r0, 801a7bc <rand+0x20>
 801a7b2:	4b12      	ldr	r3, [pc, #72]	; (801a7fc <rand+0x60>)
 801a7b4:	4812      	ldr	r0, [pc, #72]	; (801a800 <rand+0x64>)
 801a7b6:	2152      	movs	r1, #82	; 0x52
 801a7b8:	f000 ff1a 	bl	801b5f0 <__assert_func>
 801a7bc:	4911      	ldr	r1, [pc, #68]	; (801a804 <rand+0x68>)
 801a7be:	4b12      	ldr	r3, [pc, #72]	; (801a808 <rand+0x6c>)
 801a7c0:	e9c0 1300 	strd	r1, r3, [r0]
 801a7c4:	4b11      	ldr	r3, [pc, #68]	; (801a80c <rand+0x70>)
 801a7c6:	6083      	str	r3, [r0, #8]
 801a7c8:	230b      	movs	r3, #11
 801a7ca:	8183      	strh	r3, [r0, #12]
 801a7cc:	2100      	movs	r1, #0
 801a7ce:	2001      	movs	r0, #1
 801a7d0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801a7d4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801a7d6:	480e      	ldr	r0, [pc, #56]	; (801a810 <rand+0x74>)
 801a7d8:	690b      	ldr	r3, [r1, #16]
 801a7da:	694c      	ldr	r4, [r1, #20]
 801a7dc:	4a0d      	ldr	r2, [pc, #52]	; (801a814 <rand+0x78>)
 801a7de:	4358      	muls	r0, r3
 801a7e0:	fb02 0004 	mla	r0, r2, r4, r0
 801a7e4:	fba3 3202 	umull	r3, r2, r3, r2
 801a7e8:	3301      	adds	r3, #1
 801a7ea:	eb40 0002 	adc.w	r0, r0, r2
 801a7ee:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801a7f2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801a7f6:	bd10      	pop	{r4, pc}
 801a7f8:	200000bc 	.word	0x200000bc
 801a7fc:	08020ab6 	.word	0x08020ab6
 801a800:	08020acd 	.word	0x08020acd
 801a804:	abcd330e 	.word	0xabcd330e
 801a808:	e66d1234 	.word	0xe66d1234
 801a80c:	0005deec 	.word	0x0005deec
 801a810:	5851f42d 	.word	0x5851f42d
 801a814:	4c957f2d 	.word	0x4c957f2d

0801a818 <__cvt>:
 801a818:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a81a:	ed2d 8b02 	vpush	{d8}
 801a81e:	eeb0 8b40 	vmov.f64	d8, d0
 801a822:	b085      	sub	sp, #20
 801a824:	4617      	mov	r7, r2
 801a826:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801a828:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801a82a:	ee18 2a90 	vmov	r2, s17
 801a82e:	f025 0520 	bic.w	r5, r5, #32
 801a832:	2a00      	cmp	r2, #0
 801a834:	bfb6      	itet	lt
 801a836:	222d      	movlt	r2, #45	; 0x2d
 801a838:	2200      	movge	r2, #0
 801a83a:	eeb1 8b40 	vneglt.f64	d8, d0
 801a83e:	2d46      	cmp	r5, #70	; 0x46
 801a840:	460c      	mov	r4, r1
 801a842:	701a      	strb	r2, [r3, #0]
 801a844:	d004      	beq.n	801a850 <__cvt+0x38>
 801a846:	2d45      	cmp	r5, #69	; 0x45
 801a848:	d100      	bne.n	801a84c <__cvt+0x34>
 801a84a:	3401      	adds	r4, #1
 801a84c:	2102      	movs	r1, #2
 801a84e:	e000      	b.n	801a852 <__cvt+0x3a>
 801a850:	2103      	movs	r1, #3
 801a852:	ab03      	add	r3, sp, #12
 801a854:	9301      	str	r3, [sp, #4]
 801a856:	ab02      	add	r3, sp, #8
 801a858:	9300      	str	r3, [sp, #0]
 801a85a:	4622      	mov	r2, r4
 801a85c:	4633      	mov	r3, r6
 801a85e:	eeb0 0b48 	vmov.f64	d0, d8
 801a862:	f000 ff6d 	bl	801b740 <_dtoa_r>
 801a866:	2d47      	cmp	r5, #71	; 0x47
 801a868:	d101      	bne.n	801a86e <__cvt+0x56>
 801a86a:	07fb      	lsls	r3, r7, #31
 801a86c:	d51a      	bpl.n	801a8a4 <__cvt+0x8c>
 801a86e:	2d46      	cmp	r5, #70	; 0x46
 801a870:	eb00 0204 	add.w	r2, r0, r4
 801a874:	d10c      	bne.n	801a890 <__cvt+0x78>
 801a876:	7803      	ldrb	r3, [r0, #0]
 801a878:	2b30      	cmp	r3, #48	; 0x30
 801a87a:	d107      	bne.n	801a88c <__cvt+0x74>
 801a87c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a884:	bf1c      	itt	ne
 801a886:	f1c4 0401 	rsbne	r4, r4, #1
 801a88a:	6034      	strne	r4, [r6, #0]
 801a88c:	6833      	ldr	r3, [r6, #0]
 801a88e:	441a      	add	r2, r3
 801a890:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a898:	bf08      	it	eq
 801a89a:	9203      	streq	r2, [sp, #12]
 801a89c:	2130      	movs	r1, #48	; 0x30
 801a89e:	9b03      	ldr	r3, [sp, #12]
 801a8a0:	4293      	cmp	r3, r2
 801a8a2:	d307      	bcc.n	801a8b4 <__cvt+0x9c>
 801a8a4:	9b03      	ldr	r3, [sp, #12]
 801a8a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a8a8:	1a1b      	subs	r3, r3, r0
 801a8aa:	6013      	str	r3, [r2, #0]
 801a8ac:	b005      	add	sp, #20
 801a8ae:	ecbd 8b02 	vpop	{d8}
 801a8b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a8b4:	1c5c      	adds	r4, r3, #1
 801a8b6:	9403      	str	r4, [sp, #12]
 801a8b8:	7019      	strb	r1, [r3, #0]
 801a8ba:	e7f0      	b.n	801a89e <__cvt+0x86>

0801a8bc <__exponent>:
 801a8bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a8be:	4603      	mov	r3, r0
 801a8c0:	2900      	cmp	r1, #0
 801a8c2:	bfb8      	it	lt
 801a8c4:	4249      	neglt	r1, r1
 801a8c6:	f803 2b02 	strb.w	r2, [r3], #2
 801a8ca:	bfb4      	ite	lt
 801a8cc:	222d      	movlt	r2, #45	; 0x2d
 801a8ce:	222b      	movge	r2, #43	; 0x2b
 801a8d0:	2909      	cmp	r1, #9
 801a8d2:	7042      	strb	r2, [r0, #1]
 801a8d4:	dd2a      	ble.n	801a92c <__exponent+0x70>
 801a8d6:	f10d 0207 	add.w	r2, sp, #7
 801a8da:	4617      	mov	r7, r2
 801a8dc:	260a      	movs	r6, #10
 801a8de:	4694      	mov	ip, r2
 801a8e0:	fb91 f5f6 	sdiv	r5, r1, r6
 801a8e4:	fb06 1415 	mls	r4, r6, r5, r1
 801a8e8:	3430      	adds	r4, #48	; 0x30
 801a8ea:	f80c 4c01 	strb.w	r4, [ip, #-1]
 801a8ee:	460c      	mov	r4, r1
 801a8f0:	2c63      	cmp	r4, #99	; 0x63
 801a8f2:	f102 32ff 	add.w	r2, r2, #4294967295
 801a8f6:	4629      	mov	r1, r5
 801a8f8:	dcf1      	bgt.n	801a8de <__exponent+0x22>
 801a8fa:	3130      	adds	r1, #48	; 0x30
 801a8fc:	f1ac 0402 	sub.w	r4, ip, #2
 801a900:	f802 1c01 	strb.w	r1, [r2, #-1]
 801a904:	1c41      	adds	r1, r0, #1
 801a906:	4622      	mov	r2, r4
 801a908:	42ba      	cmp	r2, r7
 801a90a:	d30a      	bcc.n	801a922 <__exponent+0x66>
 801a90c:	f10d 0209 	add.w	r2, sp, #9
 801a910:	eba2 020c 	sub.w	r2, r2, ip
 801a914:	42bc      	cmp	r4, r7
 801a916:	bf88      	it	hi
 801a918:	2200      	movhi	r2, #0
 801a91a:	4413      	add	r3, r2
 801a91c:	1a18      	subs	r0, r3, r0
 801a91e:	b003      	add	sp, #12
 801a920:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a922:	f812 5b01 	ldrb.w	r5, [r2], #1
 801a926:	f801 5f01 	strb.w	r5, [r1, #1]!
 801a92a:	e7ed      	b.n	801a908 <__exponent+0x4c>
 801a92c:	2330      	movs	r3, #48	; 0x30
 801a92e:	3130      	adds	r1, #48	; 0x30
 801a930:	7083      	strb	r3, [r0, #2]
 801a932:	70c1      	strb	r1, [r0, #3]
 801a934:	1d03      	adds	r3, r0, #4
 801a936:	e7f1      	b.n	801a91c <__exponent+0x60>

0801a938 <_printf_float>:
 801a938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a93c:	b08b      	sub	sp, #44	; 0x2c
 801a93e:	460c      	mov	r4, r1
 801a940:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801a944:	4616      	mov	r6, r2
 801a946:	461f      	mov	r7, r3
 801a948:	4605      	mov	r5, r0
 801a94a:	f000 fdd1 	bl	801b4f0 <_localeconv_r>
 801a94e:	f8d0 b000 	ldr.w	fp, [r0]
 801a952:	4658      	mov	r0, fp
 801a954:	f7e7 fb24 	bl	8001fa0 <strlen>
 801a958:	2300      	movs	r3, #0
 801a95a:	9308      	str	r3, [sp, #32]
 801a95c:	f8d8 3000 	ldr.w	r3, [r8]
 801a960:	f894 9018 	ldrb.w	r9, [r4, #24]
 801a964:	6822      	ldr	r2, [r4, #0]
 801a966:	3307      	adds	r3, #7
 801a968:	f023 0307 	bic.w	r3, r3, #7
 801a96c:	f103 0108 	add.w	r1, r3, #8
 801a970:	f8c8 1000 	str.w	r1, [r8]
 801a974:	ed93 0b00 	vldr	d0, [r3]
 801a978:	ed9f 6b97 	vldr	d6, [pc, #604]	; 801abd8 <_printf_float+0x2a0>
 801a97c:	eeb0 7bc0 	vabs.f64	d7, d0
 801a980:	eeb4 7b46 	vcmp.f64	d7, d6
 801a984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a988:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 801a98c:	4682      	mov	sl, r0
 801a98e:	dd24      	ble.n	801a9da <_printf_float+0xa2>
 801a990:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801a994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a998:	d502      	bpl.n	801a9a0 <_printf_float+0x68>
 801a99a:	232d      	movs	r3, #45	; 0x2d
 801a99c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a9a0:	498f      	ldr	r1, [pc, #572]	; (801abe0 <_printf_float+0x2a8>)
 801a9a2:	4b90      	ldr	r3, [pc, #576]	; (801abe4 <_printf_float+0x2ac>)
 801a9a4:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801a9a8:	bf94      	ite	ls
 801a9aa:	4688      	movls	r8, r1
 801a9ac:	4698      	movhi	r8, r3
 801a9ae:	2303      	movs	r3, #3
 801a9b0:	6123      	str	r3, [r4, #16]
 801a9b2:	f022 0204 	bic.w	r2, r2, #4
 801a9b6:	2300      	movs	r3, #0
 801a9b8:	6022      	str	r2, [r4, #0]
 801a9ba:	9304      	str	r3, [sp, #16]
 801a9bc:	9700      	str	r7, [sp, #0]
 801a9be:	4633      	mov	r3, r6
 801a9c0:	aa09      	add	r2, sp, #36	; 0x24
 801a9c2:	4621      	mov	r1, r4
 801a9c4:	4628      	mov	r0, r5
 801a9c6:	f000 f9d1 	bl	801ad6c <_printf_common>
 801a9ca:	3001      	adds	r0, #1
 801a9cc:	f040 808a 	bne.w	801aae4 <_printf_float+0x1ac>
 801a9d0:	f04f 30ff 	mov.w	r0, #4294967295
 801a9d4:	b00b      	add	sp, #44	; 0x2c
 801a9d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a9da:	eeb4 0b40 	vcmp.f64	d0, d0
 801a9de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a9e2:	d709      	bvc.n	801a9f8 <_printf_float+0xc0>
 801a9e4:	ee10 3a90 	vmov	r3, s1
 801a9e8:	2b00      	cmp	r3, #0
 801a9ea:	bfbc      	itt	lt
 801a9ec:	232d      	movlt	r3, #45	; 0x2d
 801a9ee:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801a9f2:	497d      	ldr	r1, [pc, #500]	; (801abe8 <_printf_float+0x2b0>)
 801a9f4:	4b7d      	ldr	r3, [pc, #500]	; (801abec <_printf_float+0x2b4>)
 801a9f6:	e7d5      	b.n	801a9a4 <_printf_float+0x6c>
 801a9f8:	6863      	ldr	r3, [r4, #4]
 801a9fa:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 801a9fe:	9104      	str	r1, [sp, #16]
 801aa00:	1c59      	adds	r1, r3, #1
 801aa02:	d13c      	bne.n	801aa7e <_printf_float+0x146>
 801aa04:	2306      	movs	r3, #6
 801aa06:	6063      	str	r3, [r4, #4]
 801aa08:	2300      	movs	r3, #0
 801aa0a:	9303      	str	r3, [sp, #12]
 801aa0c:	ab08      	add	r3, sp, #32
 801aa0e:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801aa12:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801aa16:	ab07      	add	r3, sp, #28
 801aa18:	6861      	ldr	r1, [r4, #4]
 801aa1a:	9300      	str	r3, [sp, #0]
 801aa1c:	6022      	str	r2, [r4, #0]
 801aa1e:	f10d 031b 	add.w	r3, sp, #27
 801aa22:	4628      	mov	r0, r5
 801aa24:	f7ff fef8 	bl	801a818 <__cvt>
 801aa28:	9b04      	ldr	r3, [sp, #16]
 801aa2a:	9907      	ldr	r1, [sp, #28]
 801aa2c:	2b47      	cmp	r3, #71	; 0x47
 801aa2e:	4680      	mov	r8, r0
 801aa30:	d108      	bne.n	801aa44 <_printf_float+0x10c>
 801aa32:	1cc8      	adds	r0, r1, #3
 801aa34:	db02      	blt.n	801aa3c <_printf_float+0x104>
 801aa36:	6863      	ldr	r3, [r4, #4]
 801aa38:	4299      	cmp	r1, r3
 801aa3a:	dd41      	ble.n	801aac0 <_printf_float+0x188>
 801aa3c:	f1a9 0902 	sub.w	r9, r9, #2
 801aa40:	fa5f f989 	uxtb.w	r9, r9
 801aa44:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801aa48:	d820      	bhi.n	801aa8c <_printf_float+0x154>
 801aa4a:	3901      	subs	r1, #1
 801aa4c:	464a      	mov	r2, r9
 801aa4e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801aa52:	9107      	str	r1, [sp, #28]
 801aa54:	f7ff ff32 	bl	801a8bc <__exponent>
 801aa58:	9a08      	ldr	r2, [sp, #32]
 801aa5a:	9004      	str	r0, [sp, #16]
 801aa5c:	1813      	adds	r3, r2, r0
 801aa5e:	2a01      	cmp	r2, #1
 801aa60:	6123      	str	r3, [r4, #16]
 801aa62:	dc02      	bgt.n	801aa6a <_printf_float+0x132>
 801aa64:	6822      	ldr	r2, [r4, #0]
 801aa66:	07d2      	lsls	r2, r2, #31
 801aa68:	d501      	bpl.n	801aa6e <_printf_float+0x136>
 801aa6a:	3301      	adds	r3, #1
 801aa6c:	6123      	str	r3, [r4, #16]
 801aa6e:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801aa72:	2b00      	cmp	r3, #0
 801aa74:	d0a2      	beq.n	801a9bc <_printf_float+0x84>
 801aa76:	232d      	movs	r3, #45	; 0x2d
 801aa78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801aa7c:	e79e      	b.n	801a9bc <_printf_float+0x84>
 801aa7e:	9904      	ldr	r1, [sp, #16]
 801aa80:	2947      	cmp	r1, #71	; 0x47
 801aa82:	d1c1      	bne.n	801aa08 <_printf_float+0xd0>
 801aa84:	2b00      	cmp	r3, #0
 801aa86:	d1bf      	bne.n	801aa08 <_printf_float+0xd0>
 801aa88:	2301      	movs	r3, #1
 801aa8a:	e7bc      	b.n	801aa06 <_printf_float+0xce>
 801aa8c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801aa90:	d118      	bne.n	801aac4 <_printf_float+0x18c>
 801aa92:	2900      	cmp	r1, #0
 801aa94:	6863      	ldr	r3, [r4, #4]
 801aa96:	dd0b      	ble.n	801aab0 <_printf_float+0x178>
 801aa98:	6121      	str	r1, [r4, #16]
 801aa9a:	b913      	cbnz	r3, 801aaa2 <_printf_float+0x16a>
 801aa9c:	6822      	ldr	r2, [r4, #0]
 801aa9e:	07d0      	lsls	r0, r2, #31
 801aaa0:	d502      	bpl.n	801aaa8 <_printf_float+0x170>
 801aaa2:	3301      	adds	r3, #1
 801aaa4:	440b      	add	r3, r1
 801aaa6:	6123      	str	r3, [r4, #16]
 801aaa8:	2300      	movs	r3, #0
 801aaaa:	65a1      	str	r1, [r4, #88]	; 0x58
 801aaac:	9304      	str	r3, [sp, #16]
 801aaae:	e7de      	b.n	801aa6e <_printf_float+0x136>
 801aab0:	b913      	cbnz	r3, 801aab8 <_printf_float+0x180>
 801aab2:	6822      	ldr	r2, [r4, #0]
 801aab4:	07d2      	lsls	r2, r2, #31
 801aab6:	d501      	bpl.n	801aabc <_printf_float+0x184>
 801aab8:	3302      	adds	r3, #2
 801aaba:	e7f4      	b.n	801aaa6 <_printf_float+0x16e>
 801aabc:	2301      	movs	r3, #1
 801aabe:	e7f2      	b.n	801aaa6 <_printf_float+0x16e>
 801aac0:	f04f 0967 	mov.w	r9, #103	; 0x67
 801aac4:	9b08      	ldr	r3, [sp, #32]
 801aac6:	4299      	cmp	r1, r3
 801aac8:	db05      	blt.n	801aad6 <_printf_float+0x19e>
 801aaca:	6823      	ldr	r3, [r4, #0]
 801aacc:	6121      	str	r1, [r4, #16]
 801aace:	07d8      	lsls	r0, r3, #31
 801aad0:	d5ea      	bpl.n	801aaa8 <_printf_float+0x170>
 801aad2:	1c4b      	adds	r3, r1, #1
 801aad4:	e7e7      	b.n	801aaa6 <_printf_float+0x16e>
 801aad6:	2900      	cmp	r1, #0
 801aad8:	bfd4      	ite	le
 801aada:	f1c1 0202 	rsble	r2, r1, #2
 801aade:	2201      	movgt	r2, #1
 801aae0:	4413      	add	r3, r2
 801aae2:	e7e0      	b.n	801aaa6 <_printf_float+0x16e>
 801aae4:	6823      	ldr	r3, [r4, #0]
 801aae6:	055a      	lsls	r2, r3, #21
 801aae8:	d407      	bmi.n	801aafa <_printf_float+0x1c2>
 801aaea:	6923      	ldr	r3, [r4, #16]
 801aaec:	4642      	mov	r2, r8
 801aaee:	4631      	mov	r1, r6
 801aaf0:	4628      	mov	r0, r5
 801aaf2:	47b8      	blx	r7
 801aaf4:	3001      	adds	r0, #1
 801aaf6:	d12a      	bne.n	801ab4e <_printf_float+0x216>
 801aaf8:	e76a      	b.n	801a9d0 <_printf_float+0x98>
 801aafa:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801aafe:	f240 80e0 	bls.w	801acc2 <_printf_float+0x38a>
 801ab02:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801ab06:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801ab0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ab0e:	d133      	bne.n	801ab78 <_printf_float+0x240>
 801ab10:	4a37      	ldr	r2, [pc, #220]	; (801abf0 <_printf_float+0x2b8>)
 801ab12:	2301      	movs	r3, #1
 801ab14:	4631      	mov	r1, r6
 801ab16:	4628      	mov	r0, r5
 801ab18:	47b8      	blx	r7
 801ab1a:	3001      	adds	r0, #1
 801ab1c:	f43f af58 	beq.w	801a9d0 <_printf_float+0x98>
 801ab20:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801ab24:	429a      	cmp	r2, r3
 801ab26:	db02      	blt.n	801ab2e <_printf_float+0x1f6>
 801ab28:	6823      	ldr	r3, [r4, #0]
 801ab2a:	07d8      	lsls	r0, r3, #31
 801ab2c:	d50f      	bpl.n	801ab4e <_printf_float+0x216>
 801ab2e:	4653      	mov	r3, sl
 801ab30:	465a      	mov	r2, fp
 801ab32:	4631      	mov	r1, r6
 801ab34:	4628      	mov	r0, r5
 801ab36:	47b8      	blx	r7
 801ab38:	3001      	adds	r0, #1
 801ab3a:	f43f af49 	beq.w	801a9d0 <_printf_float+0x98>
 801ab3e:	f04f 0800 	mov.w	r8, #0
 801ab42:	f104 091a 	add.w	r9, r4, #26
 801ab46:	9b08      	ldr	r3, [sp, #32]
 801ab48:	3b01      	subs	r3, #1
 801ab4a:	4543      	cmp	r3, r8
 801ab4c:	dc09      	bgt.n	801ab62 <_printf_float+0x22a>
 801ab4e:	6823      	ldr	r3, [r4, #0]
 801ab50:	079b      	lsls	r3, r3, #30
 801ab52:	f100 8106 	bmi.w	801ad62 <_printf_float+0x42a>
 801ab56:	68e0      	ldr	r0, [r4, #12]
 801ab58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ab5a:	4298      	cmp	r0, r3
 801ab5c:	bfb8      	it	lt
 801ab5e:	4618      	movlt	r0, r3
 801ab60:	e738      	b.n	801a9d4 <_printf_float+0x9c>
 801ab62:	2301      	movs	r3, #1
 801ab64:	464a      	mov	r2, r9
 801ab66:	4631      	mov	r1, r6
 801ab68:	4628      	mov	r0, r5
 801ab6a:	47b8      	blx	r7
 801ab6c:	3001      	adds	r0, #1
 801ab6e:	f43f af2f 	beq.w	801a9d0 <_printf_float+0x98>
 801ab72:	f108 0801 	add.w	r8, r8, #1
 801ab76:	e7e6      	b.n	801ab46 <_printf_float+0x20e>
 801ab78:	9b07      	ldr	r3, [sp, #28]
 801ab7a:	2b00      	cmp	r3, #0
 801ab7c:	dc3a      	bgt.n	801abf4 <_printf_float+0x2bc>
 801ab7e:	4a1c      	ldr	r2, [pc, #112]	; (801abf0 <_printf_float+0x2b8>)
 801ab80:	2301      	movs	r3, #1
 801ab82:	4631      	mov	r1, r6
 801ab84:	4628      	mov	r0, r5
 801ab86:	47b8      	blx	r7
 801ab88:	3001      	adds	r0, #1
 801ab8a:	f43f af21 	beq.w	801a9d0 <_printf_float+0x98>
 801ab8e:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 801ab92:	4313      	orrs	r3, r2
 801ab94:	d102      	bne.n	801ab9c <_printf_float+0x264>
 801ab96:	6823      	ldr	r3, [r4, #0]
 801ab98:	07d9      	lsls	r1, r3, #31
 801ab9a:	d5d8      	bpl.n	801ab4e <_printf_float+0x216>
 801ab9c:	4653      	mov	r3, sl
 801ab9e:	465a      	mov	r2, fp
 801aba0:	4631      	mov	r1, r6
 801aba2:	4628      	mov	r0, r5
 801aba4:	47b8      	blx	r7
 801aba6:	3001      	adds	r0, #1
 801aba8:	f43f af12 	beq.w	801a9d0 <_printf_float+0x98>
 801abac:	f04f 0900 	mov.w	r9, #0
 801abb0:	f104 0a1a 	add.w	sl, r4, #26
 801abb4:	9b07      	ldr	r3, [sp, #28]
 801abb6:	425b      	negs	r3, r3
 801abb8:	454b      	cmp	r3, r9
 801abba:	dc01      	bgt.n	801abc0 <_printf_float+0x288>
 801abbc:	9b08      	ldr	r3, [sp, #32]
 801abbe:	e795      	b.n	801aaec <_printf_float+0x1b4>
 801abc0:	2301      	movs	r3, #1
 801abc2:	4652      	mov	r2, sl
 801abc4:	4631      	mov	r1, r6
 801abc6:	4628      	mov	r0, r5
 801abc8:	47b8      	blx	r7
 801abca:	3001      	adds	r0, #1
 801abcc:	f43f af00 	beq.w	801a9d0 <_printf_float+0x98>
 801abd0:	f109 0901 	add.w	r9, r9, #1
 801abd4:	e7ee      	b.n	801abb4 <_printf_float+0x27c>
 801abd6:	bf00      	nop
 801abd8:	ffffffff 	.word	0xffffffff
 801abdc:	7fefffff 	.word	0x7fefffff
 801abe0:	08020c26 	.word	0x08020c26
 801abe4:	08020c2a 	.word	0x08020c2a
 801abe8:	08020c2e 	.word	0x08020c2e
 801abec:	08020c32 	.word	0x08020c32
 801abf0:	08020c36 	.word	0x08020c36
 801abf4:	9a08      	ldr	r2, [sp, #32]
 801abf6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801abf8:	429a      	cmp	r2, r3
 801abfa:	bfa8      	it	ge
 801abfc:	461a      	movge	r2, r3
 801abfe:	2a00      	cmp	r2, #0
 801ac00:	4691      	mov	r9, r2
 801ac02:	dc38      	bgt.n	801ac76 <_printf_float+0x33e>
 801ac04:	2300      	movs	r3, #0
 801ac06:	9305      	str	r3, [sp, #20]
 801ac08:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801ac0c:	f104 021a 	add.w	r2, r4, #26
 801ac10:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801ac12:	9905      	ldr	r1, [sp, #20]
 801ac14:	9304      	str	r3, [sp, #16]
 801ac16:	eba3 0309 	sub.w	r3, r3, r9
 801ac1a:	428b      	cmp	r3, r1
 801ac1c:	dc33      	bgt.n	801ac86 <_printf_float+0x34e>
 801ac1e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801ac22:	429a      	cmp	r2, r3
 801ac24:	db3c      	blt.n	801aca0 <_printf_float+0x368>
 801ac26:	6823      	ldr	r3, [r4, #0]
 801ac28:	07da      	lsls	r2, r3, #31
 801ac2a:	d439      	bmi.n	801aca0 <_printf_float+0x368>
 801ac2c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 801ac30:	eba2 0903 	sub.w	r9, r2, r3
 801ac34:	9b04      	ldr	r3, [sp, #16]
 801ac36:	1ad2      	subs	r2, r2, r3
 801ac38:	4591      	cmp	r9, r2
 801ac3a:	bfa8      	it	ge
 801ac3c:	4691      	movge	r9, r2
 801ac3e:	f1b9 0f00 	cmp.w	r9, #0
 801ac42:	dc35      	bgt.n	801acb0 <_printf_float+0x378>
 801ac44:	f04f 0800 	mov.w	r8, #0
 801ac48:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801ac4c:	f104 0a1a 	add.w	sl, r4, #26
 801ac50:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801ac54:	1a9b      	subs	r3, r3, r2
 801ac56:	eba3 0309 	sub.w	r3, r3, r9
 801ac5a:	4543      	cmp	r3, r8
 801ac5c:	f77f af77 	ble.w	801ab4e <_printf_float+0x216>
 801ac60:	2301      	movs	r3, #1
 801ac62:	4652      	mov	r2, sl
 801ac64:	4631      	mov	r1, r6
 801ac66:	4628      	mov	r0, r5
 801ac68:	47b8      	blx	r7
 801ac6a:	3001      	adds	r0, #1
 801ac6c:	f43f aeb0 	beq.w	801a9d0 <_printf_float+0x98>
 801ac70:	f108 0801 	add.w	r8, r8, #1
 801ac74:	e7ec      	b.n	801ac50 <_printf_float+0x318>
 801ac76:	4613      	mov	r3, r2
 801ac78:	4631      	mov	r1, r6
 801ac7a:	4642      	mov	r2, r8
 801ac7c:	4628      	mov	r0, r5
 801ac7e:	47b8      	blx	r7
 801ac80:	3001      	adds	r0, #1
 801ac82:	d1bf      	bne.n	801ac04 <_printf_float+0x2cc>
 801ac84:	e6a4      	b.n	801a9d0 <_printf_float+0x98>
 801ac86:	2301      	movs	r3, #1
 801ac88:	4631      	mov	r1, r6
 801ac8a:	4628      	mov	r0, r5
 801ac8c:	9204      	str	r2, [sp, #16]
 801ac8e:	47b8      	blx	r7
 801ac90:	3001      	adds	r0, #1
 801ac92:	f43f ae9d 	beq.w	801a9d0 <_printf_float+0x98>
 801ac96:	9b05      	ldr	r3, [sp, #20]
 801ac98:	9a04      	ldr	r2, [sp, #16]
 801ac9a:	3301      	adds	r3, #1
 801ac9c:	9305      	str	r3, [sp, #20]
 801ac9e:	e7b7      	b.n	801ac10 <_printf_float+0x2d8>
 801aca0:	4653      	mov	r3, sl
 801aca2:	465a      	mov	r2, fp
 801aca4:	4631      	mov	r1, r6
 801aca6:	4628      	mov	r0, r5
 801aca8:	47b8      	blx	r7
 801acaa:	3001      	adds	r0, #1
 801acac:	d1be      	bne.n	801ac2c <_printf_float+0x2f4>
 801acae:	e68f      	b.n	801a9d0 <_printf_float+0x98>
 801acb0:	9a04      	ldr	r2, [sp, #16]
 801acb2:	464b      	mov	r3, r9
 801acb4:	4442      	add	r2, r8
 801acb6:	4631      	mov	r1, r6
 801acb8:	4628      	mov	r0, r5
 801acba:	47b8      	blx	r7
 801acbc:	3001      	adds	r0, #1
 801acbe:	d1c1      	bne.n	801ac44 <_printf_float+0x30c>
 801acc0:	e686      	b.n	801a9d0 <_printf_float+0x98>
 801acc2:	9a08      	ldr	r2, [sp, #32]
 801acc4:	2a01      	cmp	r2, #1
 801acc6:	dc01      	bgt.n	801accc <_printf_float+0x394>
 801acc8:	07db      	lsls	r3, r3, #31
 801acca:	d537      	bpl.n	801ad3c <_printf_float+0x404>
 801accc:	2301      	movs	r3, #1
 801acce:	4642      	mov	r2, r8
 801acd0:	4631      	mov	r1, r6
 801acd2:	4628      	mov	r0, r5
 801acd4:	47b8      	blx	r7
 801acd6:	3001      	adds	r0, #1
 801acd8:	f43f ae7a 	beq.w	801a9d0 <_printf_float+0x98>
 801acdc:	4653      	mov	r3, sl
 801acde:	465a      	mov	r2, fp
 801ace0:	4631      	mov	r1, r6
 801ace2:	4628      	mov	r0, r5
 801ace4:	47b8      	blx	r7
 801ace6:	3001      	adds	r0, #1
 801ace8:	f43f ae72 	beq.w	801a9d0 <_printf_float+0x98>
 801acec:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801acf0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801acf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801acf8:	9b08      	ldr	r3, [sp, #32]
 801acfa:	d01a      	beq.n	801ad32 <_printf_float+0x3fa>
 801acfc:	3b01      	subs	r3, #1
 801acfe:	f108 0201 	add.w	r2, r8, #1
 801ad02:	4631      	mov	r1, r6
 801ad04:	4628      	mov	r0, r5
 801ad06:	47b8      	blx	r7
 801ad08:	3001      	adds	r0, #1
 801ad0a:	d10e      	bne.n	801ad2a <_printf_float+0x3f2>
 801ad0c:	e660      	b.n	801a9d0 <_printf_float+0x98>
 801ad0e:	2301      	movs	r3, #1
 801ad10:	464a      	mov	r2, r9
 801ad12:	4631      	mov	r1, r6
 801ad14:	4628      	mov	r0, r5
 801ad16:	47b8      	blx	r7
 801ad18:	3001      	adds	r0, #1
 801ad1a:	f43f ae59 	beq.w	801a9d0 <_printf_float+0x98>
 801ad1e:	f108 0801 	add.w	r8, r8, #1
 801ad22:	9b08      	ldr	r3, [sp, #32]
 801ad24:	3b01      	subs	r3, #1
 801ad26:	4543      	cmp	r3, r8
 801ad28:	dcf1      	bgt.n	801ad0e <_printf_float+0x3d6>
 801ad2a:	9b04      	ldr	r3, [sp, #16]
 801ad2c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801ad30:	e6dd      	b.n	801aaee <_printf_float+0x1b6>
 801ad32:	f04f 0800 	mov.w	r8, #0
 801ad36:	f104 091a 	add.w	r9, r4, #26
 801ad3a:	e7f2      	b.n	801ad22 <_printf_float+0x3ea>
 801ad3c:	2301      	movs	r3, #1
 801ad3e:	4642      	mov	r2, r8
 801ad40:	e7df      	b.n	801ad02 <_printf_float+0x3ca>
 801ad42:	2301      	movs	r3, #1
 801ad44:	464a      	mov	r2, r9
 801ad46:	4631      	mov	r1, r6
 801ad48:	4628      	mov	r0, r5
 801ad4a:	47b8      	blx	r7
 801ad4c:	3001      	adds	r0, #1
 801ad4e:	f43f ae3f 	beq.w	801a9d0 <_printf_float+0x98>
 801ad52:	f108 0801 	add.w	r8, r8, #1
 801ad56:	68e3      	ldr	r3, [r4, #12]
 801ad58:	9909      	ldr	r1, [sp, #36]	; 0x24
 801ad5a:	1a5b      	subs	r3, r3, r1
 801ad5c:	4543      	cmp	r3, r8
 801ad5e:	dcf0      	bgt.n	801ad42 <_printf_float+0x40a>
 801ad60:	e6f9      	b.n	801ab56 <_printf_float+0x21e>
 801ad62:	f04f 0800 	mov.w	r8, #0
 801ad66:	f104 0919 	add.w	r9, r4, #25
 801ad6a:	e7f4      	b.n	801ad56 <_printf_float+0x41e>

0801ad6c <_printf_common>:
 801ad6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ad70:	4616      	mov	r6, r2
 801ad72:	4699      	mov	r9, r3
 801ad74:	688a      	ldr	r2, [r1, #8]
 801ad76:	690b      	ldr	r3, [r1, #16]
 801ad78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801ad7c:	4293      	cmp	r3, r2
 801ad7e:	bfb8      	it	lt
 801ad80:	4613      	movlt	r3, r2
 801ad82:	6033      	str	r3, [r6, #0]
 801ad84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801ad88:	4607      	mov	r7, r0
 801ad8a:	460c      	mov	r4, r1
 801ad8c:	b10a      	cbz	r2, 801ad92 <_printf_common+0x26>
 801ad8e:	3301      	adds	r3, #1
 801ad90:	6033      	str	r3, [r6, #0]
 801ad92:	6823      	ldr	r3, [r4, #0]
 801ad94:	0699      	lsls	r1, r3, #26
 801ad96:	bf42      	ittt	mi
 801ad98:	6833      	ldrmi	r3, [r6, #0]
 801ad9a:	3302      	addmi	r3, #2
 801ad9c:	6033      	strmi	r3, [r6, #0]
 801ad9e:	6825      	ldr	r5, [r4, #0]
 801ada0:	f015 0506 	ands.w	r5, r5, #6
 801ada4:	d106      	bne.n	801adb4 <_printf_common+0x48>
 801ada6:	f104 0a19 	add.w	sl, r4, #25
 801adaa:	68e3      	ldr	r3, [r4, #12]
 801adac:	6832      	ldr	r2, [r6, #0]
 801adae:	1a9b      	subs	r3, r3, r2
 801adb0:	42ab      	cmp	r3, r5
 801adb2:	dc26      	bgt.n	801ae02 <_printf_common+0x96>
 801adb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801adb8:	1e13      	subs	r3, r2, #0
 801adba:	6822      	ldr	r2, [r4, #0]
 801adbc:	bf18      	it	ne
 801adbe:	2301      	movne	r3, #1
 801adc0:	0692      	lsls	r2, r2, #26
 801adc2:	d42b      	bmi.n	801ae1c <_printf_common+0xb0>
 801adc4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801adc8:	4649      	mov	r1, r9
 801adca:	4638      	mov	r0, r7
 801adcc:	47c0      	blx	r8
 801adce:	3001      	adds	r0, #1
 801add0:	d01e      	beq.n	801ae10 <_printf_common+0xa4>
 801add2:	6823      	ldr	r3, [r4, #0]
 801add4:	6922      	ldr	r2, [r4, #16]
 801add6:	f003 0306 	and.w	r3, r3, #6
 801adda:	2b04      	cmp	r3, #4
 801addc:	bf02      	ittt	eq
 801adde:	68e5      	ldreq	r5, [r4, #12]
 801ade0:	6833      	ldreq	r3, [r6, #0]
 801ade2:	1aed      	subeq	r5, r5, r3
 801ade4:	68a3      	ldr	r3, [r4, #8]
 801ade6:	bf0c      	ite	eq
 801ade8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801adec:	2500      	movne	r5, #0
 801adee:	4293      	cmp	r3, r2
 801adf0:	bfc4      	itt	gt
 801adf2:	1a9b      	subgt	r3, r3, r2
 801adf4:	18ed      	addgt	r5, r5, r3
 801adf6:	2600      	movs	r6, #0
 801adf8:	341a      	adds	r4, #26
 801adfa:	42b5      	cmp	r5, r6
 801adfc:	d11a      	bne.n	801ae34 <_printf_common+0xc8>
 801adfe:	2000      	movs	r0, #0
 801ae00:	e008      	b.n	801ae14 <_printf_common+0xa8>
 801ae02:	2301      	movs	r3, #1
 801ae04:	4652      	mov	r2, sl
 801ae06:	4649      	mov	r1, r9
 801ae08:	4638      	mov	r0, r7
 801ae0a:	47c0      	blx	r8
 801ae0c:	3001      	adds	r0, #1
 801ae0e:	d103      	bne.n	801ae18 <_printf_common+0xac>
 801ae10:	f04f 30ff 	mov.w	r0, #4294967295
 801ae14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ae18:	3501      	adds	r5, #1
 801ae1a:	e7c6      	b.n	801adaa <_printf_common+0x3e>
 801ae1c:	18e1      	adds	r1, r4, r3
 801ae1e:	1c5a      	adds	r2, r3, #1
 801ae20:	2030      	movs	r0, #48	; 0x30
 801ae22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801ae26:	4422      	add	r2, r4
 801ae28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801ae2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801ae30:	3302      	adds	r3, #2
 801ae32:	e7c7      	b.n	801adc4 <_printf_common+0x58>
 801ae34:	2301      	movs	r3, #1
 801ae36:	4622      	mov	r2, r4
 801ae38:	4649      	mov	r1, r9
 801ae3a:	4638      	mov	r0, r7
 801ae3c:	47c0      	blx	r8
 801ae3e:	3001      	adds	r0, #1
 801ae40:	d0e6      	beq.n	801ae10 <_printf_common+0xa4>
 801ae42:	3601      	adds	r6, #1
 801ae44:	e7d9      	b.n	801adfa <_printf_common+0x8e>
	...

0801ae48 <_printf_i>:
 801ae48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ae4c:	7e0f      	ldrb	r7, [r1, #24]
 801ae4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801ae50:	2f78      	cmp	r7, #120	; 0x78
 801ae52:	4691      	mov	r9, r2
 801ae54:	4680      	mov	r8, r0
 801ae56:	460c      	mov	r4, r1
 801ae58:	469a      	mov	sl, r3
 801ae5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801ae5e:	d807      	bhi.n	801ae70 <_printf_i+0x28>
 801ae60:	2f62      	cmp	r7, #98	; 0x62
 801ae62:	d80a      	bhi.n	801ae7a <_printf_i+0x32>
 801ae64:	2f00      	cmp	r7, #0
 801ae66:	f000 80d4 	beq.w	801b012 <_printf_i+0x1ca>
 801ae6a:	2f58      	cmp	r7, #88	; 0x58
 801ae6c:	f000 80c0 	beq.w	801aff0 <_printf_i+0x1a8>
 801ae70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801ae74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801ae78:	e03a      	b.n	801aef0 <_printf_i+0xa8>
 801ae7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801ae7e:	2b15      	cmp	r3, #21
 801ae80:	d8f6      	bhi.n	801ae70 <_printf_i+0x28>
 801ae82:	a101      	add	r1, pc, #4	; (adr r1, 801ae88 <_printf_i+0x40>)
 801ae84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801ae88:	0801aee1 	.word	0x0801aee1
 801ae8c:	0801aef5 	.word	0x0801aef5
 801ae90:	0801ae71 	.word	0x0801ae71
 801ae94:	0801ae71 	.word	0x0801ae71
 801ae98:	0801ae71 	.word	0x0801ae71
 801ae9c:	0801ae71 	.word	0x0801ae71
 801aea0:	0801aef5 	.word	0x0801aef5
 801aea4:	0801ae71 	.word	0x0801ae71
 801aea8:	0801ae71 	.word	0x0801ae71
 801aeac:	0801ae71 	.word	0x0801ae71
 801aeb0:	0801ae71 	.word	0x0801ae71
 801aeb4:	0801aff9 	.word	0x0801aff9
 801aeb8:	0801af21 	.word	0x0801af21
 801aebc:	0801afb3 	.word	0x0801afb3
 801aec0:	0801ae71 	.word	0x0801ae71
 801aec4:	0801ae71 	.word	0x0801ae71
 801aec8:	0801b01b 	.word	0x0801b01b
 801aecc:	0801ae71 	.word	0x0801ae71
 801aed0:	0801af21 	.word	0x0801af21
 801aed4:	0801ae71 	.word	0x0801ae71
 801aed8:	0801ae71 	.word	0x0801ae71
 801aedc:	0801afbb 	.word	0x0801afbb
 801aee0:	682b      	ldr	r3, [r5, #0]
 801aee2:	1d1a      	adds	r2, r3, #4
 801aee4:	681b      	ldr	r3, [r3, #0]
 801aee6:	602a      	str	r2, [r5, #0]
 801aee8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801aeec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801aef0:	2301      	movs	r3, #1
 801aef2:	e09f      	b.n	801b034 <_printf_i+0x1ec>
 801aef4:	6820      	ldr	r0, [r4, #0]
 801aef6:	682b      	ldr	r3, [r5, #0]
 801aef8:	0607      	lsls	r7, r0, #24
 801aefa:	f103 0104 	add.w	r1, r3, #4
 801aefe:	6029      	str	r1, [r5, #0]
 801af00:	d501      	bpl.n	801af06 <_printf_i+0xbe>
 801af02:	681e      	ldr	r6, [r3, #0]
 801af04:	e003      	b.n	801af0e <_printf_i+0xc6>
 801af06:	0646      	lsls	r6, r0, #25
 801af08:	d5fb      	bpl.n	801af02 <_printf_i+0xba>
 801af0a:	f9b3 6000 	ldrsh.w	r6, [r3]
 801af0e:	2e00      	cmp	r6, #0
 801af10:	da03      	bge.n	801af1a <_printf_i+0xd2>
 801af12:	232d      	movs	r3, #45	; 0x2d
 801af14:	4276      	negs	r6, r6
 801af16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801af1a:	485a      	ldr	r0, [pc, #360]	; (801b084 <_printf_i+0x23c>)
 801af1c:	230a      	movs	r3, #10
 801af1e:	e012      	b.n	801af46 <_printf_i+0xfe>
 801af20:	682b      	ldr	r3, [r5, #0]
 801af22:	6820      	ldr	r0, [r4, #0]
 801af24:	1d19      	adds	r1, r3, #4
 801af26:	6029      	str	r1, [r5, #0]
 801af28:	0605      	lsls	r5, r0, #24
 801af2a:	d501      	bpl.n	801af30 <_printf_i+0xe8>
 801af2c:	681e      	ldr	r6, [r3, #0]
 801af2e:	e002      	b.n	801af36 <_printf_i+0xee>
 801af30:	0641      	lsls	r1, r0, #25
 801af32:	d5fb      	bpl.n	801af2c <_printf_i+0xe4>
 801af34:	881e      	ldrh	r6, [r3, #0]
 801af36:	4853      	ldr	r0, [pc, #332]	; (801b084 <_printf_i+0x23c>)
 801af38:	2f6f      	cmp	r7, #111	; 0x6f
 801af3a:	bf0c      	ite	eq
 801af3c:	2308      	moveq	r3, #8
 801af3e:	230a      	movne	r3, #10
 801af40:	2100      	movs	r1, #0
 801af42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801af46:	6865      	ldr	r5, [r4, #4]
 801af48:	60a5      	str	r5, [r4, #8]
 801af4a:	2d00      	cmp	r5, #0
 801af4c:	bfa2      	ittt	ge
 801af4e:	6821      	ldrge	r1, [r4, #0]
 801af50:	f021 0104 	bicge.w	r1, r1, #4
 801af54:	6021      	strge	r1, [r4, #0]
 801af56:	b90e      	cbnz	r6, 801af5c <_printf_i+0x114>
 801af58:	2d00      	cmp	r5, #0
 801af5a:	d04b      	beq.n	801aff4 <_printf_i+0x1ac>
 801af5c:	4615      	mov	r5, r2
 801af5e:	fbb6 f1f3 	udiv	r1, r6, r3
 801af62:	fb03 6711 	mls	r7, r3, r1, r6
 801af66:	5dc7      	ldrb	r7, [r0, r7]
 801af68:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801af6c:	4637      	mov	r7, r6
 801af6e:	42bb      	cmp	r3, r7
 801af70:	460e      	mov	r6, r1
 801af72:	d9f4      	bls.n	801af5e <_printf_i+0x116>
 801af74:	2b08      	cmp	r3, #8
 801af76:	d10b      	bne.n	801af90 <_printf_i+0x148>
 801af78:	6823      	ldr	r3, [r4, #0]
 801af7a:	07de      	lsls	r6, r3, #31
 801af7c:	d508      	bpl.n	801af90 <_printf_i+0x148>
 801af7e:	6923      	ldr	r3, [r4, #16]
 801af80:	6861      	ldr	r1, [r4, #4]
 801af82:	4299      	cmp	r1, r3
 801af84:	bfde      	ittt	le
 801af86:	2330      	movle	r3, #48	; 0x30
 801af88:	f805 3c01 	strble.w	r3, [r5, #-1]
 801af8c:	f105 35ff 	addle.w	r5, r5, #4294967295
 801af90:	1b52      	subs	r2, r2, r5
 801af92:	6122      	str	r2, [r4, #16]
 801af94:	f8cd a000 	str.w	sl, [sp]
 801af98:	464b      	mov	r3, r9
 801af9a:	aa03      	add	r2, sp, #12
 801af9c:	4621      	mov	r1, r4
 801af9e:	4640      	mov	r0, r8
 801afa0:	f7ff fee4 	bl	801ad6c <_printf_common>
 801afa4:	3001      	adds	r0, #1
 801afa6:	d14a      	bne.n	801b03e <_printf_i+0x1f6>
 801afa8:	f04f 30ff 	mov.w	r0, #4294967295
 801afac:	b004      	add	sp, #16
 801afae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801afb2:	6823      	ldr	r3, [r4, #0]
 801afb4:	f043 0320 	orr.w	r3, r3, #32
 801afb8:	6023      	str	r3, [r4, #0]
 801afba:	4833      	ldr	r0, [pc, #204]	; (801b088 <_printf_i+0x240>)
 801afbc:	2778      	movs	r7, #120	; 0x78
 801afbe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801afc2:	6823      	ldr	r3, [r4, #0]
 801afc4:	6829      	ldr	r1, [r5, #0]
 801afc6:	061f      	lsls	r7, r3, #24
 801afc8:	f851 6b04 	ldr.w	r6, [r1], #4
 801afcc:	d402      	bmi.n	801afd4 <_printf_i+0x18c>
 801afce:	065f      	lsls	r7, r3, #25
 801afd0:	bf48      	it	mi
 801afd2:	b2b6      	uxthmi	r6, r6
 801afd4:	07df      	lsls	r7, r3, #31
 801afd6:	bf48      	it	mi
 801afd8:	f043 0320 	orrmi.w	r3, r3, #32
 801afdc:	6029      	str	r1, [r5, #0]
 801afde:	bf48      	it	mi
 801afe0:	6023      	strmi	r3, [r4, #0]
 801afe2:	b91e      	cbnz	r6, 801afec <_printf_i+0x1a4>
 801afe4:	6823      	ldr	r3, [r4, #0]
 801afe6:	f023 0320 	bic.w	r3, r3, #32
 801afea:	6023      	str	r3, [r4, #0]
 801afec:	2310      	movs	r3, #16
 801afee:	e7a7      	b.n	801af40 <_printf_i+0xf8>
 801aff0:	4824      	ldr	r0, [pc, #144]	; (801b084 <_printf_i+0x23c>)
 801aff2:	e7e4      	b.n	801afbe <_printf_i+0x176>
 801aff4:	4615      	mov	r5, r2
 801aff6:	e7bd      	b.n	801af74 <_printf_i+0x12c>
 801aff8:	682b      	ldr	r3, [r5, #0]
 801affa:	6826      	ldr	r6, [r4, #0]
 801affc:	6961      	ldr	r1, [r4, #20]
 801affe:	1d18      	adds	r0, r3, #4
 801b000:	6028      	str	r0, [r5, #0]
 801b002:	0635      	lsls	r5, r6, #24
 801b004:	681b      	ldr	r3, [r3, #0]
 801b006:	d501      	bpl.n	801b00c <_printf_i+0x1c4>
 801b008:	6019      	str	r1, [r3, #0]
 801b00a:	e002      	b.n	801b012 <_printf_i+0x1ca>
 801b00c:	0670      	lsls	r0, r6, #25
 801b00e:	d5fb      	bpl.n	801b008 <_printf_i+0x1c0>
 801b010:	8019      	strh	r1, [r3, #0]
 801b012:	2300      	movs	r3, #0
 801b014:	6123      	str	r3, [r4, #16]
 801b016:	4615      	mov	r5, r2
 801b018:	e7bc      	b.n	801af94 <_printf_i+0x14c>
 801b01a:	682b      	ldr	r3, [r5, #0]
 801b01c:	1d1a      	adds	r2, r3, #4
 801b01e:	602a      	str	r2, [r5, #0]
 801b020:	681d      	ldr	r5, [r3, #0]
 801b022:	6862      	ldr	r2, [r4, #4]
 801b024:	2100      	movs	r1, #0
 801b026:	4628      	mov	r0, r5
 801b028:	f7e6 ff6a 	bl	8001f00 <memchr>
 801b02c:	b108      	cbz	r0, 801b032 <_printf_i+0x1ea>
 801b02e:	1b40      	subs	r0, r0, r5
 801b030:	6060      	str	r0, [r4, #4]
 801b032:	6863      	ldr	r3, [r4, #4]
 801b034:	6123      	str	r3, [r4, #16]
 801b036:	2300      	movs	r3, #0
 801b038:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b03c:	e7aa      	b.n	801af94 <_printf_i+0x14c>
 801b03e:	6923      	ldr	r3, [r4, #16]
 801b040:	462a      	mov	r2, r5
 801b042:	4649      	mov	r1, r9
 801b044:	4640      	mov	r0, r8
 801b046:	47d0      	blx	sl
 801b048:	3001      	adds	r0, #1
 801b04a:	d0ad      	beq.n	801afa8 <_printf_i+0x160>
 801b04c:	6823      	ldr	r3, [r4, #0]
 801b04e:	079b      	lsls	r3, r3, #30
 801b050:	d413      	bmi.n	801b07a <_printf_i+0x232>
 801b052:	68e0      	ldr	r0, [r4, #12]
 801b054:	9b03      	ldr	r3, [sp, #12]
 801b056:	4298      	cmp	r0, r3
 801b058:	bfb8      	it	lt
 801b05a:	4618      	movlt	r0, r3
 801b05c:	e7a6      	b.n	801afac <_printf_i+0x164>
 801b05e:	2301      	movs	r3, #1
 801b060:	4632      	mov	r2, r6
 801b062:	4649      	mov	r1, r9
 801b064:	4640      	mov	r0, r8
 801b066:	47d0      	blx	sl
 801b068:	3001      	adds	r0, #1
 801b06a:	d09d      	beq.n	801afa8 <_printf_i+0x160>
 801b06c:	3501      	adds	r5, #1
 801b06e:	68e3      	ldr	r3, [r4, #12]
 801b070:	9903      	ldr	r1, [sp, #12]
 801b072:	1a5b      	subs	r3, r3, r1
 801b074:	42ab      	cmp	r3, r5
 801b076:	dcf2      	bgt.n	801b05e <_printf_i+0x216>
 801b078:	e7eb      	b.n	801b052 <_printf_i+0x20a>
 801b07a:	2500      	movs	r5, #0
 801b07c:	f104 0619 	add.w	r6, r4, #25
 801b080:	e7f5      	b.n	801b06e <_printf_i+0x226>
 801b082:	bf00      	nop
 801b084:	08020c38 	.word	0x08020c38
 801b088:	08020c49 	.word	0x08020c49

0801b08c <std>:
 801b08c:	2300      	movs	r3, #0
 801b08e:	b510      	push	{r4, lr}
 801b090:	4604      	mov	r4, r0
 801b092:	e9c0 3300 	strd	r3, r3, [r0]
 801b096:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801b09a:	6083      	str	r3, [r0, #8]
 801b09c:	8181      	strh	r1, [r0, #12]
 801b09e:	6643      	str	r3, [r0, #100]	; 0x64
 801b0a0:	81c2      	strh	r2, [r0, #14]
 801b0a2:	6183      	str	r3, [r0, #24]
 801b0a4:	4619      	mov	r1, r3
 801b0a6:	2208      	movs	r2, #8
 801b0a8:	305c      	adds	r0, #92	; 0x5c
 801b0aa:	f000 fa07 	bl	801b4bc <memset>
 801b0ae:	4b0d      	ldr	r3, [pc, #52]	; (801b0e4 <std+0x58>)
 801b0b0:	6263      	str	r3, [r4, #36]	; 0x24
 801b0b2:	4b0d      	ldr	r3, [pc, #52]	; (801b0e8 <std+0x5c>)
 801b0b4:	62a3      	str	r3, [r4, #40]	; 0x28
 801b0b6:	4b0d      	ldr	r3, [pc, #52]	; (801b0ec <std+0x60>)
 801b0b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 801b0ba:	4b0d      	ldr	r3, [pc, #52]	; (801b0f0 <std+0x64>)
 801b0bc:	6323      	str	r3, [r4, #48]	; 0x30
 801b0be:	4b0d      	ldr	r3, [pc, #52]	; (801b0f4 <std+0x68>)
 801b0c0:	6224      	str	r4, [r4, #32]
 801b0c2:	429c      	cmp	r4, r3
 801b0c4:	d006      	beq.n	801b0d4 <std+0x48>
 801b0c6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 801b0ca:	4294      	cmp	r4, r2
 801b0cc:	d002      	beq.n	801b0d4 <std+0x48>
 801b0ce:	33d0      	adds	r3, #208	; 0xd0
 801b0d0:	429c      	cmp	r4, r3
 801b0d2:	d105      	bne.n	801b0e0 <std+0x54>
 801b0d4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801b0d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b0dc:	f000 ba76 	b.w	801b5cc <__retarget_lock_init_recursive>
 801b0e0:	bd10      	pop	{r4, pc}
 801b0e2:	bf00      	nop
 801b0e4:	0801b2ed 	.word	0x0801b2ed
 801b0e8:	0801b30f 	.word	0x0801b30f
 801b0ec:	0801b347 	.word	0x0801b347
 801b0f0:	0801b36b 	.word	0x0801b36b
 801b0f4:	20007310 	.word	0x20007310

0801b0f8 <stdio_exit_handler>:
 801b0f8:	4a02      	ldr	r2, [pc, #8]	; (801b104 <stdio_exit_handler+0xc>)
 801b0fa:	4903      	ldr	r1, [pc, #12]	; (801b108 <stdio_exit_handler+0x10>)
 801b0fc:	4803      	ldr	r0, [pc, #12]	; (801b10c <stdio_exit_handler+0x14>)
 801b0fe:	f000 b869 	b.w	801b1d4 <_fwalk_sglue>
 801b102:	bf00      	nop
 801b104:	20000064 	.word	0x20000064
 801b108:	0801cea5 	.word	0x0801cea5
 801b10c:	20000070 	.word	0x20000070

0801b110 <cleanup_stdio>:
 801b110:	6841      	ldr	r1, [r0, #4]
 801b112:	4b0c      	ldr	r3, [pc, #48]	; (801b144 <cleanup_stdio+0x34>)
 801b114:	4299      	cmp	r1, r3
 801b116:	b510      	push	{r4, lr}
 801b118:	4604      	mov	r4, r0
 801b11a:	d001      	beq.n	801b120 <cleanup_stdio+0x10>
 801b11c:	f001 fec2 	bl	801cea4 <_fflush_r>
 801b120:	68a1      	ldr	r1, [r4, #8]
 801b122:	4b09      	ldr	r3, [pc, #36]	; (801b148 <cleanup_stdio+0x38>)
 801b124:	4299      	cmp	r1, r3
 801b126:	d002      	beq.n	801b12e <cleanup_stdio+0x1e>
 801b128:	4620      	mov	r0, r4
 801b12a:	f001 febb 	bl	801cea4 <_fflush_r>
 801b12e:	68e1      	ldr	r1, [r4, #12]
 801b130:	4b06      	ldr	r3, [pc, #24]	; (801b14c <cleanup_stdio+0x3c>)
 801b132:	4299      	cmp	r1, r3
 801b134:	d004      	beq.n	801b140 <cleanup_stdio+0x30>
 801b136:	4620      	mov	r0, r4
 801b138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b13c:	f001 beb2 	b.w	801cea4 <_fflush_r>
 801b140:	bd10      	pop	{r4, pc}
 801b142:	bf00      	nop
 801b144:	20007310 	.word	0x20007310
 801b148:	20007378 	.word	0x20007378
 801b14c:	200073e0 	.word	0x200073e0

0801b150 <global_stdio_init.part.0>:
 801b150:	b510      	push	{r4, lr}
 801b152:	4b0b      	ldr	r3, [pc, #44]	; (801b180 <global_stdio_init.part.0+0x30>)
 801b154:	4c0b      	ldr	r4, [pc, #44]	; (801b184 <global_stdio_init.part.0+0x34>)
 801b156:	4a0c      	ldr	r2, [pc, #48]	; (801b188 <global_stdio_init.part.0+0x38>)
 801b158:	601a      	str	r2, [r3, #0]
 801b15a:	4620      	mov	r0, r4
 801b15c:	2200      	movs	r2, #0
 801b15e:	2104      	movs	r1, #4
 801b160:	f7ff ff94 	bl	801b08c <std>
 801b164:	f104 0068 	add.w	r0, r4, #104	; 0x68
 801b168:	2201      	movs	r2, #1
 801b16a:	2109      	movs	r1, #9
 801b16c:	f7ff ff8e 	bl	801b08c <std>
 801b170:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 801b174:	2202      	movs	r2, #2
 801b176:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b17a:	2112      	movs	r1, #18
 801b17c:	f7ff bf86 	b.w	801b08c <std>
 801b180:	20007448 	.word	0x20007448
 801b184:	20007310 	.word	0x20007310
 801b188:	0801b0f9 	.word	0x0801b0f9

0801b18c <__sfp_lock_acquire>:
 801b18c:	4801      	ldr	r0, [pc, #4]	; (801b194 <__sfp_lock_acquire+0x8>)
 801b18e:	f000 ba1e 	b.w	801b5ce <__retarget_lock_acquire_recursive>
 801b192:	bf00      	nop
 801b194:	20007451 	.word	0x20007451

0801b198 <__sfp_lock_release>:
 801b198:	4801      	ldr	r0, [pc, #4]	; (801b1a0 <__sfp_lock_release+0x8>)
 801b19a:	f000 ba19 	b.w	801b5d0 <__retarget_lock_release_recursive>
 801b19e:	bf00      	nop
 801b1a0:	20007451 	.word	0x20007451

0801b1a4 <__sinit>:
 801b1a4:	b510      	push	{r4, lr}
 801b1a6:	4604      	mov	r4, r0
 801b1a8:	f7ff fff0 	bl	801b18c <__sfp_lock_acquire>
 801b1ac:	6a23      	ldr	r3, [r4, #32]
 801b1ae:	b11b      	cbz	r3, 801b1b8 <__sinit+0x14>
 801b1b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b1b4:	f7ff bff0 	b.w	801b198 <__sfp_lock_release>
 801b1b8:	4b04      	ldr	r3, [pc, #16]	; (801b1cc <__sinit+0x28>)
 801b1ba:	6223      	str	r3, [r4, #32]
 801b1bc:	4b04      	ldr	r3, [pc, #16]	; (801b1d0 <__sinit+0x2c>)
 801b1be:	681b      	ldr	r3, [r3, #0]
 801b1c0:	2b00      	cmp	r3, #0
 801b1c2:	d1f5      	bne.n	801b1b0 <__sinit+0xc>
 801b1c4:	f7ff ffc4 	bl	801b150 <global_stdio_init.part.0>
 801b1c8:	e7f2      	b.n	801b1b0 <__sinit+0xc>
 801b1ca:	bf00      	nop
 801b1cc:	0801b111 	.word	0x0801b111
 801b1d0:	20007448 	.word	0x20007448

0801b1d4 <_fwalk_sglue>:
 801b1d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b1d8:	4607      	mov	r7, r0
 801b1da:	4688      	mov	r8, r1
 801b1dc:	4614      	mov	r4, r2
 801b1de:	2600      	movs	r6, #0
 801b1e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801b1e4:	f1b9 0901 	subs.w	r9, r9, #1
 801b1e8:	d505      	bpl.n	801b1f6 <_fwalk_sglue+0x22>
 801b1ea:	6824      	ldr	r4, [r4, #0]
 801b1ec:	2c00      	cmp	r4, #0
 801b1ee:	d1f7      	bne.n	801b1e0 <_fwalk_sglue+0xc>
 801b1f0:	4630      	mov	r0, r6
 801b1f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b1f6:	89ab      	ldrh	r3, [r5, #12]
 801b1f8:	2b01      	cmp	r3, #1
 801b1fa:	d907      	bls.n	801b20c <_fwalk_sglue+0x38>
 801b1fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b200:	3301      	adds	r3, #1
 801b202:	d003      	beq.n	801b20c <_fwalk_sglue+0x38>
 801b204:	4629      	mov	r1, r5
 801b206:	4638      	mov	r0, r7
 801b208:	47c0      	blx	r8
 801b20a:	4306      	orrs	r6, r0
 801b20c:	3568      	adds	r5, #104	; 0x68
 801b20e:	e7e9      	b.n	801b1e4 <_fwalk_sglue+0x10>

0801b210 <iprintf>:
 801b210:	b40f      	push	{r0, r1, r2, r3}
 801b212:	b507      	push	{r0, r1, r2, lr}
 801b214:	4906      	ldr	r1, [pc, #24]	; (801b230 <iprintf+0x20>)
 801b216:	ab04      	add	r3, sp, #16
 801b218:	6808      	ldr	r0, [r1, #0]
 801b21a:	f853 2b04 	ldr.w	r2, [r3], #4
 801b21e:	6881      	ldr	r1, [r0, #8]
 801b220:	9301      	str	r3, [sp, #4]
 801b222:	f001 fc9f 	bl	801cb64 <_vfiprintf_r>
 801b226:	b003      	add	sp, #12
 801b228:	f85d eb04 	ldr.w	lr, [sp], #4
 801b22c:	b004      	add	sp, #16
 801b22e:	4770      	bx	lr
 801b230:	200000bc 	.word	0x200000bc

0801b234 <_puts_r>:
 801b234:	6a03      	ldr	r3, [r0, #32]
 801b236:	b570      	push	{r4, r5, r6, lr}
 801b238:	6884      	ldr	r4, [r0, #8]
 801b23a:	4605      	mov	r5, r0
 801b23c:	460e      	mov	r6, r1
 801b23e:	b90b      	cbnz	r3, 801b244 <_puts_r+0x10>
 801b240:	f7ff ffb0 	bl	801b1a4 <__sinit>
 801b244:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b246:	07db      	lsls	r3, r3, #31
 801b248:	d405      	bmi.n	801b256 <_puts_r+0x22>
 801b24a:	89a3      	ldrh	r3, [r4, #12]
 801b24c:	0598      	lsls	r0, r3, #22
 801b24e:	d402      	bmi.n	801b256 <_puts_r+0x22>
 801b250:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b252:	f000 f9bc 	bl	801b5ce <__retarget_lock_acquire_recursive>
 801b256:	89a3      	ldrh	r3, [r4, #12]
 801b258:	0719      	lsls	r1, r3, #28
 801b25a:	d513      	bpl.n	801b284 <_puts_r+0x50>
 801b25c:	6923      	ldr	r3, [r4, #16]
 801b25e:	b18b      	cbz	r3, 801b284 <_puts_r+0x50>
 801b260:	3e01      	subs	r6, #1
 801b262:	68a3      	ldr	r3, [r4, #8]
 801b264:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801b268:	3b01      	subs	r3, #1
 801b26a:	60a3      	str	r3, [r4, #8]
 801b26c:	b9e9      	cbnz	r1, 801b2aa <_puts_r+0x76>
 801b26e:	2b00      	cmp	r3, #0
 801b270:	da2e      	bge.n	801b2d0 <_puts_r+0x9c>
 801b272:	4622      	mov	r2, r4
 801b274:	210a      	movs	r1, #10
 801b276:	4628      	mov	r0, r5
 801b278:	f000 f87b 	bl	801b372 <__swbuf_r>
 801b27c:	3001      	adds	r0, #1
 801b27e:	d007      	beq.n	801b290 <_puts_r+0x5c>
 801b280:	250a      	movs	r5, #10
 801b282:	e007      	b.n	801b294 <_puts_r+0x60>
 801b284:	4621      	mov	r1, r4
 801b286:	4628      	mov	r0, r5
 801b288:	f000 f8b0 	bl	801b3ec <__swsetup_r>
 801b28c:	2800      	cmp	r0, #0
 801b28e:	d0e7      	beq.n	801b260 <_puts_r+0x2c>
 801b290:	f04f 35ff 	mov.w	r5, #4294967295
 801b294:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b296:	07da      	lsls	r2, r3, #31
 801b298:	d405      	bmi.n	801b2a6 <_puts_r+0x72>
 801b29a:	89a3      	ldrh	r3, [r4, #12]
 801b29c:	059b      	lsls	r3, r3, #22
 801b29e:	d402      	bmi.n	801b2a6 <_puts_r+0x72>
 801b2a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b2a2:	f000 f995 	bl	801b5d0 <__retarget_lock_release_recursive>
 801b2a6:	4628      	mov	r0, r5
 801b2a8:	bd70      	pop	{r4, r5, r6, pc}
 801b2aa:	2b00      	cmp	r3, #0
 801b2ac:	da04      	bge.n	801b2b8 <_puts_r+0x84>
 801b2ae:	69a2      	ldr	r2, [r4, #24]
 801b2b0:	429a      	cmp	r2, r3
 801b2b2:	dc06      	bgt.n	801b2c2 <_puts_r+0x8e>
 801b2b4:	290a      	cmp	r1, #10
 801b2b6:	d004      	beq.n	801b2c2 <_puts_r+0x8e>
 801b2b8:	6823      	ldr	r3, [r4, #0]
 801b2ba:	1c5a      	adds	r2, r3, #1
 801b2bc:	6022      	str	r2, [r4, #0]
 801b2be:	7019      	strb	r1, [r3, #0]
 801b2c0:	e7cf      	b.n	801b262 <_puts_r+0x2e>
 801b2c2:	4622      	mov	r2, r4
 801b2c4:	4628      	mov	r0, r5
 801b2c6:	f000 f854 	bl	801b372 <__swbuf_r>
 801b2ca:	3001      	adds	r0, #1
 801b2cc:	d1c9      	bne.n	801b262 <_puts_r+0x2e>
 801b2ce:	e7df      	b.n	801b290 <_puts_r+0x5c>
 801b2d0:	6823      	ldr	r3, [r4, #0]
 801b2d2:	250a      	movs	r5, #10
 801b2d4:	1c5a      	adds	r2, r3, #1
 801b2d6:	6022      	str	r2, [r4, #0]
 801b2d8:	701d      	strb	r5, [r3, #0]
 801b2da:	e7db      	b.n	801b294 <_puts_r+0x60>

0801b2dc <puts>:
 801b2dc:	4b02      	ldr	r3, [pc, #8]	; (801b2e8 <puts+0xc>)
 801b2de:	4601      	mov	r1, r0
 801b2e0:	6818      	ldr	r0, [r3, #0]
 801b2e2:	f7ff bfa7 	b.w	801b234 <_puts_r>
 801b2e6:	bf00      	nop
 801b2e8:	200000bc 	.word	0x200000bc

0801b2ec <__sread>:
 801b2ec:	b510      	push	{r4, lr}
 801b2ee:	460c      	mov	r4, r1
 801b2f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b2f4:	f000 f922 	bl	801b53c <_read_r>
 801b2f8:	2800      	cmp	r0, #0
 801b2fa:	bfab      	itete	ge
 801b2fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801b2fe:	89a3      	ldrhlt	r3, [r4, #12]
 801b300:	181b      	addge	r3, r3, r0
 801b302:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801b306:	bfac      	ite	ge
 801b308:	6563      	strge	r3, [r4, #84]	; 0x54
 801b30a:	81a3      	strhlt	r3, [r4, #12]
 801b30c:	bd10      	pop	{r4, pc}

0801b30e <__swrite>:
 801b30e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b312:	461f      	mov	r7, r3
 801b314:	898b      	ldrh	r3, [r1, #12]
 801b316:	05db      	lsls	r3, r3, #23
 801b318:	4605      	mov	r5, r0
 801b31a:	460c      	mov	r4, r1
 801b31c:	4616      	mov	r6, r2
 801b31e:	d505      	bpl.n	801b32c <__swrite+0x1e>
 801b320:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b324:	2302      	movs	r3, #2
 801b326:	2200      	movs	r2, #0
 801b328:	f000 f8f6 	bl	801b518 <_lseek_r>
 801b32c:	89a3      	ldrh	r3, [r4, #12]
 801b32e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b332:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801b336:	81a3      	strh	r3, [r4, #12]
 801b338:	4632      	mov	r2, r6
 801b33a:	463b      	mov	r3, r7
 801b33c:	4628      	mov	r0, r5
 801b33e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b342:	f000 b90d 	b.w	801b560 <_write_r>

0801b346 <__sseek>:
 801b346:	b510      	push	{r4, lr}
 801b348:	460c      	mov	r4, r1
 801b34a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b34e:	f000 f8e3 	bl	801b518 <_lseek_r>
 801b352:	1c43      	adds	r3, r0, #1
 801b354:	89a3      	ldrh	r3, [r4, #12]
 801b356:	bf15      	itete	ne
 801b358:	6560      	strne	r0, [r4, #84]	; 0x54
 801b35a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801b35e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801b362:	81a3      	strheq	r3, [r4, #12]
 801b364:	bf18      	it	ne
 801b366:	81a3      	strhne	r3, [r4, #12]
 801b368:	bd10      	pop	{r4, pc}

0801b36a <__sclose>:
 801b36a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b36e:	f000 b8c3 	b.w	801b4f8 <_close_r>

0801b372 <__swbuf_r>:
 801b372:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b374:	460e      	mov	r6, r1
 801b376:	4614      	mov	r4, r2
 801b378:	4605      	mov	r5, r0
 801b37a:	b118      	cbz	r0, 801b384 <__swbuf_r+0x12>
 801b37c:	6a03      	ldr	r3, [r0, #32]
 801b37e:	b90b      	cbnz	r3, 801b384 <__swbuf_r+0x12>
 801b380:	f7ff ff10 	bl	801b1a4 <__sinit>
 801b384:	69a3      	ldr	r3, [r4, #24]
 801b386:	60a3      	str	r3, [r4, #8]
 801b388:	89a3      	ldrh	r3, [r4, #12]
 801b38a:	071a      	lsls	r2, r3, #28
 801b38c:	d525      	bpl.n	801b3da <__swbuf_r+0x68>
 801b38e:	6923      	ldr	r3, [r4, #16]
 801b390:	b31b      	cbz	r3, 801b3da <__swbuf_r+0x68>
 801b392:	6823      	ldr	r3, [r4, #0]
 801b394:	6922      	ldr	r2, [r4, #16]
 801b396:	1a98      	subs	r0, r3, r2
 801b398:	6963      	ldr	r3, [r4, #20]
 801b39a:	b2f6      	uxtb	r6, r6
 801b39c:	4283      	cmp	r3, r0
 801b39e:	4637      	mov	r7, r6
 801b3a0:	dc04      	bgt.n	801b3ac <__swbuf_r+0x3a>
 801b3a2:	4621      	mov	r1, r4
 801b3a4:	4628      	mov	r0, r5
 801b3a6:	f001 fd7d 	bl	801cea4 <_fflush_r>
 801b3aa:	b9e0      	cbnz	r0, 801b3e6 <__swbuf_r+0x74>
 801b3ac:	68a3      	ldr	r3, [r4, #8]
 801b3ae:	3b01      	subs	r3, #1
 801b3b0:	60a3      	str	r3, [r4, #8]
 801b3b2:	6823      	ldr	r3, [r4, #0]
 801b3b4:	1c5a      	adds	r2, r3, #1
 801b3b6:	6022      	str	r2, [r4, #0]
 801b3b8:	701e      	strb	r6, [r3, #0]
 801b3ba:	6962      	ldr	r2, [r4, #20]
 801b3bc:	1c43      	adds	r3, r0, #1
 801b3be:	429a      	cmp	r2, r3
 801b3c0:	d004      	beq.n	801b3cc <__swbuf_r+0x5a>
 801b3c2:	89a3      	ldrh	r3, [r4, #12]
 801b3c4:	07db      	lsls	r3, r3, #31
 801b3c6:	d506      	bpl.n	801b3d6 <__swbuf_r+0x64>
 801b3c8:	2e0a      	cmp	r6, #10
 801b3ca:	d104      	bne.n	801b3d6 <__swbuf_r+0x64>
 801b3cc:	4621      	mov	r1, r4
 801b3ce:	4628      	mov	r0, r5
 801b3d0:	f001 fd68 	bl	801cea4 <_fflush_r>
 801b3d4:	b938      	cbnz	r0, 801b3e6 <__swbuf_r+0x74>
 801b3d6:	4638      	mov	r0, r7
 801b3d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b3da:	4621      	mov	r1, r4
 801b3dc:	4628      	mov	r0, r5
 801b3de:	f000 f805 	bl	801b3ec <__swsetup_r>
 801b3e2:	2800      	cmp	r0, #0
 801b3e4:	d0d5      	beq.n	801b392 <__swbuf_r+0x20>
 801b3e6:	f04f 37ff 	mov.w	r7, #4294967295
 801b3ea:	e7f4      	b.n	801b3d6 <__swbuf_r+0x64>

0801b3ec <__swsetup_r>:
 801b3ec:	b538      	push	{r3, r4, r5, lr}
 801b3ee:	4b2a      	ldr	r3, [pc, #168]	; (801b498 <__swsetup_r+0xac>)
 801b3f0:	4605      	mov	r5, r0
 801b3f2:	6818      	ldr	r0, [r3, #0]
 801b3f4:	460c      	mov	r4, r1
 801b3f6:	b118      	cbz	r0, 801b400 <__swsetup_r+0x14>
 801b3f8:	6a03      	ldr	r3, [r0, #32]
 801b3fa:	b90b      	cbnz	r3, 801b400 <__swsetup_r+0x14>
 801b3fc:	f7ff fed2 	bl	801b1a4 <__sinit>
 801b400:	89a3      	ldrh	r3, [r4, #12]
 801b402:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b406:	0718      	lsls	r0, r3, #28
 801b408:	d422      	bmi.n	801b450 <__swsetup_r+0x64>
 801b40a:	06d9      	lsls	r1, r3, #27
 801b40c:	d407      	bmi.n	801b41e <__swsetup_r+0x32>
 801b40e:	2309      	movs	r3, #9
 801b410:	602b      	str	r3, [r5, #0]
 801b412:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801b416:	81a3      	strh	r3, [r4, #12]
 801b418:	f04f 30ff 	mov.w	r0, #4294967295
 801b41c:	e034      	b.n	801b488 <__swsetup_r+0x9c>
 801b41e:	0758      	lsls	r0, r3, #29
 801b420:	d512      	bpl.n	801b448 <__swsetup_r+0x5c>
 801b422:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b424:	b141      	cbz	r1, 801b438 <__swsetup_r+0x4c>
 801b426:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b42a:	4299      	cmp	r1, r3
 801b42c:	d002      	beq.n	801b434 <__swsetup_r+0x48>
 801b42e:	4628      	mov	r0, r5
 801b430:	f000 fef2 	bl	801c218 <_free_r>
 801b434:	2300      	movs	r3, #0
 801b436:	6363      	str	r3, [r4, #52]	; 0x34
 801b438:	89a3      	ldrh	r3, [r4, #12]
 801b43a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801b43e:	81a3      	strh	r3, [r4, #12]
 801b440:	2300      	movs	r3, #0
 801b442:	6063      	str	r3, [r4, #4]
 801b444:	6923      	ldr	r3, [r4, #16]
 801b446:	6023      	str	r3, [r4, #0]
 801b448:	89a3      	ldrh	r3, [r4, #12]
 801b44a:	f043 0308 	orr.w	r3, r3, #8
 801b44e:	81a3      	strh	r3, [r4, #12]
 801b450:	6923      	ldr	r3, [r4, #16]
 801b452:	b94b      	cbnz	r3, 801b468 <__swsetup_r+0x7c>
 801b454:	89a3      	ldrh	r3, [r4, #12]
 801b456:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801b45a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801b45e:	d003      	beq.n	801b468 <__swsetup_r+0x7c>
 801b460:	4621      	mov	r1, r4
 801b462:	4628      	mov	r0, r5
 801b464:	f001 fd7e 	bl	801cf64 <__smakebuf_r>
 801b468:	89a0      	ldrh	r0, [r4, #12]
 801b46a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b46e:	f010 0301 	ands.w	r3, r0, #1
 801b472:	d00a      	beq.n	801b48a <__swsetup_r+0x9e>
 801b474:	2300      	movs	r3, #0
 801b476:	60a3      	str	r3, [r4, #8]
 801b478:	6963      	ldr	r3, [r4, #20]
 801b47a:	425b      	negs	r3, r3
 801b47c:	61a3      	str	r3, [r4, #24]
 801b47e:	6923      	ldr	r3, [r4, #16]
 801b480:	b943      	cbnz	r3, 801b494 <__swsetup_r+0xa8>
 801b482:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801b486:	d1c4      	bne.n	801b412 <__swsetup_r+0x26>
 801b488:	bd38      	pop	{r3, r4, r5, pc}
 801b48a:	0781      	lsls	r1, r0, #30
 801b48c:	bf58      	it	pl
 801b48e:	6963      	ldrpl	r3, [r4, #20]
 801b490:	60a3      	str	r3, [r4, #8]
 801b492:	e7f4      	b.n	801b47e <__swsetup_r+0x92>
 801b494:	2000      	movs	r0, #0
 801b496:	e7f7      	b.n	801b488 <__swsetup_r+0x9c>
 801b498:	200000bc 	.word	0x200000bc

0801b49c <memcmp>:
 801b49c:	b510      	push	{r4, lr}
 801b49e:	3901      	subs	r1, #1
 801b4a0:	4402      	add	r2, r0
 801b4a2:	4290      	cmp	r0, r2
 801b4a4:	d101      	bne.n	801b4aa <memcmp+0xe>
 801b4a6:	2000      	movs	r0, #0
 801b4a8:	e005      	b.n	801b4b6 <memcmp+0x1a>
 801b4aa:	7803      	ldrb	r3, [r0, #0]
 801b4ac:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801b4b0:	42a3      	cmp	r3, r4
 801b4b2:	d001      	beq.n	801b4b8 <memcmp+0x1c>
 801b4b4:	1b18      	subs	r0, r3, r4
 801b4b6:	bd10      	pop	{r4, pc}
 801b4b8:	3001      	adds	r0, #1
 801b4ba:	e7f2      	b.n	801b4a2 <memcmp+0x6>

0801b4bc <memset>:
 801b4bc:	4402      	add	r2, r0
 801b4be:	4603      	mov	r3, r0
 801b4c0:	4293      	cmp	r3, r2
 801b4c2:	d100      	bne.n	801b4c6 <memset+0xa>
 801b4c4:	4770      	bx	lr
 801b4c6:	f803 1b01 	strb.w	r1, [r3], #1
 801b4ca:	e7f9      	b.n	801b4c0 <memset+0x4>

0801b4cc <strncmp>:
 801b4cc:	b510      	push	{r4, lr}
 801b4ce:	b16a      	cbz	r2, 801b4ec <strncmp+0x20>
 801b4d0:	3901      	subs	r1, #1
 801b4d2:	1884      	adds	r4, r0, r2
 801b4d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b4d8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801b4dc:	429a      	cmp	r2, r3
 801b4de:	d103      	bne.n	801b4e8 <strncmp+0x1c>
 801b4e0:	42a0      	cmp	r0, r4
 801b4e2:	d001      	beq.n	801b4e8 <strncmp+0x1c>
 801b4e4:	2a00      	cmp	r2, #0
 801b4e6:	d1f5      	bne.n	801b4d4 <strncmp+0x8>
 801b4e8:	1ad0      	subs	r0, r2, r3
 801b4ea:	bd10      	pop	{r4, pc}
 801b4ec:	4610      	mov	r0, r2
 801b4ee:	e7fc      	b.n	801b4ea <strncmp+0x1e>

0801b4f0 <_localeconv_r>:
 801b4f0:	4800      	ldr	r0, [pc, #0]	; (801b4f4 <_localeconv_r+0x4>)
 801b4f2:	4770      	bx	lr
 801b4f4:	200001b0 	.word	0x200001b0

0801b4f8 <_close_r>:
 801b4f8:	b538      	push	{r3, r4, r5, lr}
 801b4fa:	4d06      	ldr	r5, [pc, #24]	; (801b514 <_close_r+0x1c>)
 801b4fc:	2300      	movs	r3, #0
 801b4fe:	4604      	mov	r4, r0
 801b500:	4608      	mov	r0, r1
 801b502:	602b      	str	r3, [r5, #0]
 801b504:	f7e8 fad7 	bl	8003ab6 <_close>
 801b508:	1c43      	adds	r3, r0, #1
 801b50a:	d102      	bne.n	801b512 <_close_r+0x1a>
 801b50c:	682b      	ldr	r3, [r5, #0]
 801b50e:	b103      	cbz	r3, 801b512 <_close_r+0x1a>
 801b510:	6023      	str	r3, [r4, #0]
 801b512:	bd38      	pop	{r3, r4, r5, pc}
 801b514:	2000744c 	.word	0x2000744c

0801b518 <_lseek_r>:
 801b518:	b538      	push	{r3, r4, r5, lr}
 801b51a:	4d07      	ldr	r5, [pc, #28]	; (801b538 <_lseek_r+0x20>)
 801b51c:	4604      	mov	r4, r0
 801b51e:	4608      	mov	r0, r1
 801b520:	4611      	mov	r1, r2
 801b522:	2200      	movs	r2, #0
 801b524:	602a      	str	r2, [r5, #0]
 801b526:	461a      	mov	r2, r3
 801b528:	f7e8 faec 	bl	8003b04 <_lseek>
 801b52c:	1c43      	adds	r3, r0, #1
 801b52e:	d102      	bne.n	801b536 <_lseek_r+0x1e>
 801b530:	682b      	ldr	r3, [r5, #0]
 801b532:	b103      	cbz	r3, 801b536 <_lseek_r+0x1e>
 801b534:	6023      	str	r3, [r4, #0]
 801b536:	bd38      	pop	{r3, r4, r5, pc}
 801b538:	2000744c 	.word	0x2000744c

0801b53c <_read_r>:
 801b53c:	b538      	push	{r3, r4, r5, lr}
 801b53e:	4d07      	ldr	r5, [pc, #28]	; (801b55c <_read_r+0x20>)
 801b540:	4604      	mov	r4, r0
 801b542:	4608      	mov	r0, r1
 801b544:	4611      	mov	r1, r2
 801b546:	2200      	movs	r2, #0
 801b548:	602a      	str	r2, [r5, #0]
 801b54a:	461a      	mov	r2, r3
 801b54c:	f7e8 fa7a 	bl	8003a44 <_read>
 801b550:	1c43      	adds	r3, r0, #1
 801b552:	d102      	bne.n	801b55a <_read_r+0x1e>
 801b554:	682b      	ldr	r3, [r5, #0]
 801b556:	b103      	cbz	r3, 801b55a <_read_r+0x1e>
 801b558:	6023      	str	r3, [r4, #0]
 801b55a:	bd38      	pop	{r3, r4, r5, pc}
 801b55c:	2000744c 	.word	0x2000744c

0801b560 <_write_r>:
 801b560:	b538      	push	{r3, r4, r5, lr}
 801b562:	4d07      	ldr	r5, [pc, #28]	; (801b580 <_write_r+0x20>)
 801b564:	4604      	mov	r4, r0
 801b566:	4608      	mov	r0, r1
 801b568:	4611      	mov	r1, r2
 801b56a:	2200      	movs	r2, #0
 801b56c:	602a      	str	r2, [r5, #0]
 801b56e:	461a      	mov	r2, r3
 801b570:	f7e8 fa85 	bl	8003a7e <_write>
 801b574:	1c43      	adds	r3, r0, #1
 801b576:	d102      	bne.n	801b57e <_write_r+0x1e>
 801b578:	682b      	ldr	r3, [r5, #0]
 801b57a:	b103      	cbz	r3, 801b57e <_write_r+0x1e>
 801b57c:	6023      	str	r3, [r4, #0]
 801b57e:	bd38      	pop	{r3, r4, r5, pc}
 801b580:	2000744c 	.word	0x2000744c

0801b584 <__libc_init_array>:
 801b584:	b570      	push	{r4, r5, r6, lr}
 801b586:	4d0d      	ldr	r5, [pc, #52]	; (801b5bc <__libc_init_array+0x38>)
 801b588:	4c0d      	ldr	r4, [pc, #52]	; (801b5c0 <__libc_init_array+0x3c>)
 801b58a:	1b64      	subs	r4, r4, r5
 801b58c:	10a4      	asrs	r4, r4, #2
 801b58e:	2600      	movs	r6, #0
 801b590:	42a6      	cmp	r6, r4
 801b592:	d109      	bne.n	801b5a8 <__libc_init_array+0x24>
 801b594:	4d0b      	ldr	r5, [pc, #44]	; (801b5c4 <__libc_init_array+0x40>)
 801b596:	4c0c      	ldr	r4, [pc, #48]	; (801b5c8 <__libc_init_array+0x44>)
 801b598:	f001 fdd2 	bl	801d140 <_init>
 801b59c:	1b64      	subs	r4, r4, r5
 801b59e:	10a4      	asrs	r4, r4, #2
 801b5a0:	2600      	movs	r6, #0
 801b5a2:	42a6      	cmp	r6, r4
 801b5a4:	d105      	bne.n	801b5b2 <__libc_init_array+0x2e>
 801b5a6:	bd70      	pop	{r4, r5, r6, pc}
 801b5a8:	f855 3b04 	ldr.w	r3, [r5], #4
 801b5ac:	4798      	blx	r3
 801b5ae:	3601      	adds	r6, #1
 801b5b0:	e7ee      	b.n	801b590 <__libc_init_array+0xc>
 801b5b2:	f855 3b04 	ldr.w	r3, [r5], #4
 801b5b6:	4798      	blx	r3
 801b5b8:	3601      	adds	r6, #1
 801b5ba:	e7f2      	b.n	801b5a2 <__libc_init_array+0x1e>
 801b5bc:	08020e88 	.word	0x08020e88
 801b5c0:	08020e88 	.word	0x08020e88
 801b5c4:	08020e88 	.word	0x08020e88
 801b5c8:	08020e8c 	.word	0x08020e8c

0801b5cc <__retarget_lock_init_recursive>:
 801b5cc:	4770      	bx	lr

0801b5ce <__retarget_lock_acquire_recursive>:
 801b5ce:	4770      	bx	lr

0801b5d0 <__retarget_lock_release_recursive>:
 801b5d0:	4770      	bx	lr

0801b5d2 <memcpy>:
 801b5d2:	440a      	add	r2, r1
 801b5d4:	4291      	cmp	r1, r2
 801b5d6:	f100 33ff 	add.w	r3, r0, #4294967295
 801b5da:	d100      	bne.n	801b5de <memcpy+0xc>
 801b5dc:	4770      	bx	lr
 801b5de:	b510      	push	{r4, lr}
 801b5e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b5e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 801b5e8:	4291      	cmp	r1, r2
 801b5ea:	d1f9      	bne.n	801b5e0 <memcpy+0xe>
 801b5ec:	bd10      	pop	{r4, pc}
	...

0801b5f0 <__assert_func>:
 801b5f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b5f2:	4614      	mov	r4, r2
 801b5f4:	461a      	mov	r2, r3
 801b5f6:	4b09      	ldr	r3, [pc, #36]	; (801b61c <__assert_func+0x2c>)
 801b5f8:	681b      	ldr	r3, [r3, #0]
 801b5fa:	4605      	mov	r5, r0
 801b5fc:	68d8      	ldr	r0, [r3, #12]
 801b5fe:	b14c      	cbz	r4, 801b614 <__assert_func+0x24>
 801b600:	4b07      	ldr	r3, [pc, #28]	; (801b620 <__assert_func+0x30>)
 801b602:	9100      	str	r1, [sp, #0]
 801b604:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801b608:	4906      	ldr	r1, [pc, #24]	; (801b624 <__assert_func+0x34>)
 801b60a:	462b      	mov	r3, r5
 801b60c:	f001 fc72 	bl	801cef4 <fiprintf>
 801b610:	f001 fd16 	bl	801d040 <abort>
 801b614:	4b04      	ldr	r3, [pc, #16]	; (801b628 <__assert_func+0x38>)
 801b616:	461c      	mov	r4, r3
 801b618:	e7f3      	b.n	801b602 <__assert_func+0x12>
 801b61a:	bf00      	nop
 801b61c:	200000bc 	.word	0x200000bc
 801b620:	08020c5a 	.word	0x08020c5a
 801b624:	08020c67 	.word	0x08020c67
 801b628:	08020c95 	.word	0x08020c95

0801b62c <quorem>:
 801b62c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b630:	6903      	ldr	r3, [r0, #16]
 801b632:	690c      	ldr	r4, [r1, #16]
 801b634:	42a3      	cmp	r3, r4
 801b636:	4607      	mov	r7, r0
 801b638:	db7e      	blt.n	801b738 <quorem+0x10c>
 801b63a:	3c01      	subs	r4, #1
 801b63c:	f101 0814 	add.w	r8, r1, #20
 801b640:	f100 0514 	add.w	r5, r0, #20
 801b644:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801b648:	9301      	str	r3, [sp, #4]
 801b64a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801b64e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801b652:	3301      	adds	r3, #1
 801b654:	429a      	cmp	r2, r3
 801b656:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801b65a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801b65e:	fbb2 f6f3 	udiv	r6, r2, r3
 801b662:	d331      	bcc.n	801b6c8 <quorem+0x9c>
 801b664:	f04f 0e00 	mov.w	lr, #0
 801b668:	4640      	mov	r0, r8
 801b66a:	46ac      	mov	ip, r5
 801b66c:	46f2      	mov	sl, lr
 801b66e:	f850 2b04 	ldr.w	r2, [r0], #4
 801b672:	b293      	uxth	r3, r2
 801b674:	fb06 e303 	mla	r3, r6, r3, lr
 801b678:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801b67c:	0c1a      	lsrs	r2, r3, #16
 801b67e:	b29b      	uxth	r3, r3
 801b680:	ebaa 0303 	sub.w	r3, sl, r3
 801b684:	f8dc a000 	ldr.w	sl, [ip]
 801b688:	fa13 f38a 	uxtah	r3, r3, sl
 801b68c:	fb06 220e 	mla	r2, r6, lr, r2
 801b690:	9300      	str	r3, [sp, #0]
 801b692:	9b00      	ldr	r3, [sp, #0]
 801b694:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801b698:	b292      	uxth	r2, r2
 801b69a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801b69e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801b6a2:	f8bd 3000 	ldrh.w	r3, [sp]
 801b6a6:	4581      	cmp	r9, r0
 801b6a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801b6ac:	f84c 3b04 	str.w	r3, [ip], #4
 801b6b0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801b6b4:	d2db      	bcs.n	801b66e <quorem+0x42>
 801b6b6:	f855 300b 	ldr.w	r3, [r5, fp]
 801b6ba:	b92b      	cbnz	r3, 801b6c8 <quorem+0x9c>
 801b6bc:	9b01      	ldr	r3, [sp, #4]
 801b6be:	3b04      	subs	r3, #4
 801b6c0:	429d      	cmp	r5, r3
 801b6c2:	461a      	mov	r2, r3
 801b6c4:	d32c      	bcc.n	801b720 <quorem+0xf4>
 801b6c6:	613c      	str	r4, [r7, #16]
 801b6c8:	4638      	mov	r0, r7
 801b6ca:	f001 f921 	bl	801c910 <__mcmp>
 801b6ce:	2800      	cmp	r0, #0
 801b6d0:	db22      	blt.n	801b718 <quorem+0xec>
 801b6d2:	3601      	adds	r6, #1
 801b6d4:	4629      	mov	r1, r5
 801b6d6:	2000      	movs	r0, #0
 801b6d8:	f858 2b04 	ldr.w	r2, [r8], #4
 801b6dc:	f8d1 c000 	ldr.w	ip, [r1]
 801b6e0:	b293      	uxth	r3, r2
 801b6e2:	1ac3      	subs	r3, r0, r3
 801b6e4:	0c12      	lsrs	r2, r2, #16
 801b6e6:	fa13 f38c 	uxtah	r3, r3, ip
 801b6ea:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801b6ee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801b6f2:	b29b      	uxth	r3, r3
 801b6f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801b6f8:	45c1      	cmp	r9, r8
 801b6fa:	f841 3b04 	str.w	r3, [r1], #4
 801b6fe:	ea4f 4022 	mov.w	r0, r2, asr #16
 801b702:	d2e9      	bcs.n	801b6d8 <quorem+0xac>
 801b704:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801b708:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801b70c:	b922      	cbnz	r2, 801b718 <quorem+0xec>
 801b70e:	3b04      	subs	r3, #4
 801b710:	429d      	cmp	r5, r3
 801b712:	461a      	mov	r2, r3
 801b714:	d30a      	bcc.n	801b72c <quorem+0x100>
 801b716:	613c      	str	r4, [r7, #16]
 801b718:	4630      	mov	r0, r6
 801b71a:	b003      	add	sp, #12
 801b71c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b720:	6812      	ldr	r2, [r2, #0]
 801b722:	3b04      	subs	r3, #4
 801b724:	2a00      	cmp	r2, #0
 801b726:	d1ce      	bne.n	801b6c6 <quorem+0x9a>
 801b728:	3c01      	subs	r4, #1
 801b72a:	e7c9      	b.n	801b6c0 <quorem+0x94>
 801b72c:	6812      	ldr	r2, [r2, #0]
 801b72e:	3b04      	subs	r3, #4
 801b730:	2a00      	cmp	r2, #0
 801b732:	d1f0      	bne.n	801b716 <quorem+0xea>
 801b734:	3c01      	subs	r4, #1
 801b736:	e7eb      	b.n	801b710 <quorem+0xe4>
 801b738:	2000      	movs	r0, #0
 801b73a:	e7ee      	b.n	801b71a <quorem+0xee>
 801b73c:	0000      	movs	r0, r0
	...

0801b740 <_dtoa_r>:
 801b740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b744:	ed2d 8b02 	vpush	{d8}
 801b748:	69c5      	ldr	r5, [r0, #28]
 801b74a:	b091      	sub	sp, #68	; 0x44
 801b74c:	ed8d 0b02 	vstr	d0, [sp, #8]
 801b750:	ec59 8b10 	vmov	r8, r9, d0
 801b754:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 801b756:	9106      	str	r1, [sp, #24]
 801b758:	4606      	mov	r6, r0
 801b75a:	9208      	str	r2, [sp, #32]
 801b75c:	930c      	str	r3, [sp, #48]	; 0x30
 801b75e:	b975      	cbnz	r5, 801b77e <_dtoa_r+0x3e>
 801b760:	2010      	movs	r0, #16
 801b762:	f000 fda5 	bl	801c2b0 <malloc>
 801b766:	4602      	mov	r2, r0
 801b768:	61f0      	str	r0, [r6, #28]
 801b76a:	b920      	cbnz	r0, 801b776 <_dtoa_r+0x36>
 801b76c:	4ba6      	ldr	r3, [pc, #664]	; (801ba08 <_dtoa_r+0x2c8>)
 801b76e:	21ef      	movs	r1, #239	; 0xef
 801b770:	48a6      	ldr	r0, [pc, #664]	; (801ba0c <_dtoa_r+0x2cc>)
 801b772:	f7ff ff3d 	bl	801b5f0 <__assert_func>
 801b776:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801b77a:	6005      	str	r5, [r0, #0]
 801b77c:	60c5      	str	r5, [r0, #12]
 801b77e:	69f3      	ldr	r3, [r6, #28]
 801b780:	6819      	ldr	r1, [r3, #0]
 801b782:	b151      	cbz	r1, 801b79a <_dtoa_r+0x5a>
 801b784:	685a      	ldr	r2, [r3, #4]
 801b786:	604a      	str	r2, [r1, #4]
 801b788:	2301      	movs	r3, #1
 801b78a:	4093      	lsls	r3, r2
 801b78c:	608b      	str	r3, [r1, #8]
 801b78e:	4630      	mov	r0, r6
 801b790:	f000 fe82 	bl	801c498 <_Bfree>
 801b794:	69f3      	ldr	r3, [r6, #28]
 801b796:	2200      	movs	r2, #0
 801b798:	601a      	str	r2, [r3, #0]
 801b79a:	f1b9 0300 	subs.w	r3, r9, #0
 801b79e:	bfbb      	ittet	lt
 801b7a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801b7a4:	9303      	strlt	r3, [sp, #12]
 801b7a6:	2300      	movge	r3, #0
 801b7a8:	2201      	movlt	r2, #1
 801b7aa:	bfac      	ite	ge
 801b7ac:	6023      	strge	r3, [r4, #0]
 801b7ae:	6022      	strlt	r2, [r4, #0]
 801b7b0:	4b97      	ldr	r3, [pc, #604]	; (801ba10 <_dtoa_r+0x2d0>)
 801b7b2:	9c03      	ldr	r4, [sp, #12]
 801b7b4:	43a3      	bics	r3, r4
 801b7b6:	d11c      	bne.n	801b7f2 <_dtoa_r+0xb2>
 801b7b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801b7ba:	f242 730f 	movw	r3, #9999	; 0x270f
 801b7be:	6013      	str	r3, [r2, #0]
 801b7c0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 801b7c4:	ea53 0308 	orrs.w	r3, r3, r8
 801b7c8:	f000 84fb 	beq.w	801c1c2 <_dtoa_r+0xa82>
 801b7cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801b7ce:	b963      	cbnz	r3, 801b7ea <_dtoa_r+0xaa>
 801b7d0:	4b90      	ldr	r3, [pc, #576]	; (801ba14 <_dtoa_r+0x2d4>)
 801b7d2:	e020      	b.n	801b816 <_dtoa_r+0xd6>
 801b7d4:	4b90      	ldr	r3, [pc, #576]	; (801ba18 <_dtoa_r+0x2d8>)
 801b7d6:	9301      	str	r3, [sp, #4]
 801b7d8:	3308      	adds	r3, #8
 801b7da:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801b7dc:	6013      	str	r3, [r2, #0]
 801b7de:	9801      	ldr	r0, [sp, #4]
 801b7e0:	b011      	add	sp, #68	; 0x44
 801b7e2:	ecbd 8b02 	vpop	{d8}
 801b7e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b7ea:	4b8a      	ldr	r3, [pc, #552]	; (801ba14 <_dtoa_r+0x2d4>)
 801b7ec:	9301      	str	r3, [sp, #4]
 801b7ee:	3303      	adds	r3, #3
 801b7f0:	e7f3      	b.n	801b7da <_dtoa_r+0x9a>
 801b7f2:	ed9d 8b02 	vldr	d8, [sp, #8]
 801b7f6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801b7fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b7fe:	d10c      	bne.n	801b81a <_dtoa_r+0xda>
 801b800:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801b802:	2301      	movs	r3, #1
 801b804:	6013      	str	r3, [r2, #0]
 801b806:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801b808:	2b00      	cmp	r3, #0
 801b80a:	f000 84d7 	beq.w	801c1bc <_dtoa_r+0xa7c>
 801b80e:	4b83      	ldr	r3, [pc, #524]	; (801ba1c <_dtoa_r+0x2dc>)
 801b810:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801b812:	6013      	str	r3, [r2, #0]
 801b814:	3b01      	subs	r3, #1
 801b816:	9301      	str	r3, [sp, #4]
 801b818:	e7e1      	b.n	801b7de <_dtoa_r+0x9e>
 801b81a:	aa0e      	add	r2, sp, #56	; 0x38
 801b81c:	a90f      	add	r1, sp, #60	; 0x3c
 801b81e:	4630      	mov	r0, r6
 801b820:	eeb0 0b48 	vmov.f64	d0, d8
 801b824:	f001 f91a 	bl	801ca5c <__d2b>
 801b828:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801b82c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801b82e:	4605      	mov	r5, r0
 801b830:	2b00      	cmp	r3, #0
 801b832:	d046      	beq.n	801b8c2 <_dtoa_r+0x182>
 801b834:	eeb0 7b48 	vmov.f64	d7, d8
 801b838:	ee18 1a90 	vmov	r1, s17
 801b83c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801b840:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 801b844:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801b848:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801b84c:	2000      	movs	r0, #0
 801b84e:	ee07 1a90 	vmov	s15, r1
 801b852:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 801b856:	ed9f 5b66 	vldr	d5, [pc, #408]	; 801b9f0 <_dtoa_r+0x2b0>
 801b85a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801b85e:	ed9f 6b66 	vldr	d6, [pc, #408]	; 801b9f8 <_dtoa_r+0x2b8>
 801b862:	eea7 6b05 	vfma.f64	d6, d7, d5
 801b866:	ed9f 5b66 	vldr	d5, [pc, #408]	; 801ba00 <_dtoa_r+0x2c0>
 801b86a:	ee07 3a90 	vmov	s15, r3
 801b86e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801b872:	eeb0 7b46 	vmov.f64	d7, d6
 801b876:	eea4 7b05 	vfma.f64	d7, d4, d5
 801b87a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801b87e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801b882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b886:	ee16 ba90 	vmov	fp, s13
 801b88a:	9009      	str	r0, [sp, #36]	; 0x24
 801b88c:	d508      	bpl.n	801b8a0 <_dtoa_r+0x160>
 801b88e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801b892:	eeb4 6b47 	vcmp.f64	d6, d7
 801b896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b89a:	bf18      	it	ne
 801b89c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 801b8a0:	f1bb 0f16 	cmp.w	fp, #22
 801b8a4:	d82b      	bhi.n	801b8fe <_dtoa_r+0x1be>
 801b8a6:	495e      	ldr	r1, [pc, #376]	; (801ba20 <_dtoa_r+0x2e0>)
 801b8a8:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 801b8ac:	ed91 7b00 	vldr	d7, [r1]
 801b8b0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801b8b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b8b8:	d501      	bpl.n	801b8be <_dtoa_r+0x17e>
 801b8ba:	f10b 3bff 	add.w	fp, fp, #4294967295
 801b8be:	2100      	movs	r1, #0
 801b8c0:	e01e      	b.n	801b900 <_dtoa_r+0x1c0>
 801b8c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801b8c4:	4413      	add	r3, r2
 801b8c6:	f203 4132 	addw	r1, r3, #1074	; 0x432
 801b8ca:	2920      	cmp	r1, #32
 801b8cc:	bfc1      	itttt	gt
 801b8ce:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 801b8d2:	408c      	lslgt	r4, r1
 801b8d4:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 801b8d8:	fa28 f101 	lsrgt.w	r1, r8, r1
 801b8dc:	bfd6      	itet	le
 801b8de:	f1c1 0120 	rsble	r1, r1, #32
 801b8e2:	4321      	orrgt	r1, r4
 801b8e4:	fa08 f101 	lslle.w	r1, r8, r1
 801b8e8:	ee07 1a90 	vmov	s15, r1
 801b8ec:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801b8f0:	3b01      	subs	r3, #1
 801b8f2:	ee17 1a90 	vmov	r1, s15
 801b8f6:	2001      	movs	r0, #1
 801b8f8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801b8fc:	e7a7      	b.n	801b84e <_dtoa_r+0x10e>
 801b8fe:	2101      	movs	r1, #1
 801b900:	1ad2      	subs	r2, r2, r3
 801b902:	1e53      	subs	r3, r2, #1
 801b904:	9305      	str	r3, [sp, #20]
 801b906:	bf45      	ittet	mi
 801b908:	f1c2 0301 	rsbmi	r3, r2, #1
 801b90c:	9304      	strmi	r3, [sp, #16]
 801b90e:	2300      	movpl	r3, #0
 801b910:	2300      	movmi	r3, #0
 801b912:	bf4c      	ite	mi
 801b914:	9305      	strmi	r3, [sp, #20]
 801b916:	9304      	strpl	r3, [sp, #16]
 801b918:	f1bb 0f00 	cmp.w	fp, #0
 801b91c:	910b      	str	r1, [sp, #44]	; 0x2c
 801b91e:	db18      	blt.n	801b952 <_dtoa_r+0x212>
 801b920:	9b05      	ldr	r3, [sp, #20]
 801b922:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801b926:	445b      	add	r3, fp
 801b928:	9305      	str	r3, [sp, #20]
 801b92a:	2300      	movs	r3, #0
 801b92c:	9a06      	ldr	r2, [sp, #24]
 801b92e:	2a09      	cmp	r2, #9
 801b930:	d848      	bhi.n	801b9c4 <_dtoa_r+0x284>
 801b932:	2a05      	cmp	r2, #5
 801b934:	bfc4      	itt	gt
 801b936:	3a04      	subgt	r2, #4
 801b938:	9206      	strgt	r2, [sp, #24]
 801b93a:	9a06      	ldr	r2, [sp, #24]
 801b93c:	f1a2 0202 	sub.w	r2, r2, #2
 801b940:	bfcc      	ite	gt
 801b942:	2400      	movgt	r4, #0
 801b944:	2401      	movle	r4, #1
 801b946:	2a03      	cmp	r2, #3
 801b948:	d847      	bhi.n	801b9da <_dtoa_r+0x29a>
 801b94a:	e8df f002 	tbb	[pc, r2]
 801b94e:	2d0b      	.short	0x2d0b
 801b950:	392b      	.short	0x392b
 801b952:	9b04      	ldr	r3, [sp, #16]
 801b954:	2200      	movs	r2, #0
 801b956:	eba3 030b 	sub.w	r3, r3, fp
 801b95a:	9304      	str	r3, [sp, #16]
 801b95c:	920a      	str	r2, [sp, #40]	; 0x28
 801b95e:	f1cb 0300 	rsb	r3, fp, #0
 801b962:	e7e3      	b.n	801b92c <_dtoa_r+0x1ec>
 801b964:	2200      	movs	r2, #0
 801b966:	9207      	str	r2, [sp, #28]
 801b968:	9a08      	ldr	r2, [sp, #32]
 801b96a:	2a00      	cmp	r2, #0
 801b96c:	dc38      	bgt.n	801b9e0 <_dtoa_r+0x2a0>
 801b96e:	f04f 0a01 	mov.w	sl, #1
 801b972:	46d1      	mov	r9, sl
 801b974:	4652      	mov	r2, sl
 801b976:	f8cd a020 	str.w	sl, [sp, #32]
 801b97a:	69f7      	ldr	r7, [r6, #28]
 801b97c:	2100      	movs	r1, #0
 801b97e:	2004      	movs	r0, #4
 801b980:	f100 0c14 	add.w	ip, r0, #20
 801b984:	4594      	cmp	ip, r2
 801b986:	d930      	bls.n	801b9ea <_dtoa_r+0x2aa>
 801b988:	6079      	str	r1, [r7, #4]
 801b98a:	4630      	mov	r0, r6
 801b98c:	930d      	str	r3, [sp, #52]	; 0x34
 801b98e:	f000 fd43 	bl	801c418 <_Balloc>
 801b992:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b994:	9001      	str	r0, [sp, #4]
 801b996:	4602      	mov	r2, r0
 801b998:	2800      	cmp	r0, #0
 801b99a:	d145      	bne.n	801ba28 <_dtoa_r+0x2e8>
 801b99c:	4b21      	ldr	r3, [pc, #132]	; (801ba24 <_dtoa_r+0x2e4>)
 801b99e:	f240 11af 	movw	r1, #431	; 0x1af
 801b9a2:	e6e5      	b.n	801b770 <_dtoa_r+0x30>
 801b9a4:	2201      	movs	r2, #1
 801b9a6:	e7de      	b.n	801b966 <_dtoa_r+0x226>
 801b9a8:	2200      	movs	r2, #0
 801b9aa:	9207      	str	r2, [sp, #28]
 801b9ac:	9a08      	ldr	r2, [sp, #32]
 801b9ae:	eb0b 0a02 	add.w	sl, fp, r2
 801b9b2:	f10a 0901 	add.w	r9, sl, #1
 801b9b6:	464a      	mov	r2, r9
 801b9b8:	2a01      	cmp	r2, #1
 801b9ba:	bfb8      	it	lt
 801b9bc:	2201      	movlt	r2, #1
 801b9be:	e7dc      	b.n	801b97a <_dtoa_r+0x23a>
 801b9c0:	2201      	movs	r2, #1
 801b9c2:	e7f2      	b.n	801b9aa <_dtoa_r+0x26a>
 801b9c4:	2401      	movs	r4, #1
 801b9c6:	2200      	movs	r2, #0
 801b9c8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 801b9cc:	f04f 3aff 	mov.w	sl, #4294967295
 801b9d0:	2100      	movs	r1, #0
 801b9d2:	46d1      	mov	r9, sl
 801b9d4:	2212      	movs	r2, #18
 801b9d6:	9108      	str	r1, [sp, #32]
 801b9d8:	e7cf      	b.n	801b97a <_dtoa_r+0x23a>
 801b9da:	2201      	movs	r2, #1
 801b9dc:	9207      	str	r2, [sp, #28]
 801b9de:	e7f5      	b.n	801b9cc <_dtoa_r+0x28c>
 801b9e0:	f8dd a020 	ldr.w	sl, [sp, #32]
 801b9e4:	46d1      	mov	r9, sl
 801b9e6:	4652      	mov	r2, sl
 801b9e8:	e7c7      	b.n	801b97a <_dtoa_r+0x23a>
 801b9ea:	3101      	adds	r1, #1
 801b9ec:	0040      	lsls	r0, r0, #1
 801b9ee:	e7c7      	b.n	801b980 <_dtoa_r+0x240>
 801b9f0:	636f4361 	.word	0x636f4361
 801b9f4:	3fd287a7 	.word	0x3fd287a7
 801b9f8:	8b60c8b3 	.word	0x8b60c8b3
 801b9fc:	3fc68a28 	.word	0x3fc68a28
 801ba00:	509f79fb 	.word	0x509f79fb
 801ba04:	3fd34413 	.word	0x3fd34413
 801ba08:	08020ab6 	.word	0x08020ab6
 801ba0c:	08020ca3 	.word	0x08020ca3
 801ba10:	7ff00000 	.word	0x7ff00000
 801ba14:	08020c9f 	.word	0x08020c9f
 801ba18:	08020c96 	.word	0x08020c96
 801ba1c:	08020c37 	.word	0x08020c37
 801ba20:	08020d90 	.word	0x08020d90
 801ba24:	08020cfb 	.word	0x08020cfb
 801ba28:	69f2      	ldr	r2, [r6, #28]
 801ba2a:	9901      	ldr	r1, [sp, #4]
 801ba2c:	6011      	str	r1, [r2, #0]
 801ba2e:	f1b9 0f0e 	cmp.w	r9, #14
 801ba32:	d86c      	bhi.n	801bb0e <_dtoa_r+0x3ce>
 801ba34:	2c00      	cmp	r4, #0
 801ba36:	d06a      	beq.n	801bb0e <_dtoa_r+0x3ce>
 801ba38:	f1bb 0f00 	cmp.w	fp, #0
 801ba3c:	f340 80a0 	ble.w	801bb80 <_dtoa_r+0x440>
 801ba40:	4ac1      	ldr	r2, [pc, #772]	; (801bd48 <_dtoa_r+0x608>)
 801ba42:	f00b 010f 	and.w	r1, fp, #15
 801ba46:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801ba4a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 801ba4e:	ed92 7b00 	vldr	d7, [r2]
 801ba52:	ea4f 122b 	mov.w	r2, fp, asr #4
 801ba56:	f000 8087 	beq.w	801bb68 <_dtoa_r+0x428>
 801ba5a:	49bc      	ldr	r1, [pc, #752]	; (801bd4c <_dtoa_r+0x60c>)
 801ba5c:	ed91 6b08 	vldr	d6, [r1, #32]
 801ba60:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801ba64:	ed8d 6b02 	vstr	d6, [sp, #8]
 801ba68:	f002 020f 	and.w	r2, r2, #15
 801ba6c:	2103      	movs	r1, #3
 801ba6e:	48b7      	ldr	r0, [pc, #732]	; (801bd4c <_dtoa_r+0x60c>)
 801ba70:	2a00      	cmp	r2, #0
 801ba72:	d17b      	bne.n	801bb6c <_dtoa_r+0x42c>
 801ba74:	ed9d 6b02 	vldr	d6, [sp, #8]
 801ba78:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801ba7c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ba80:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801ba82:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ba86:	2a00      	cmp	r2, #0
 801ba88:	f000 80a0 	beq.w	801bbcc <_dtoa_r+0x48c>
 801ba8c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801ba90:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801ba94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ba98:	f140 8098 	bpl.w	801bbcc <_dtoa_r+0x48c>
 801ba9c:	f1b9 0f00 	cmp.w	r9, #0
 801baa0:	f000 8094 	beq.w	801bbcc <_dtoa_r+0x48c>
 801baa4:	f1ba 0f00 	cmp.w	sl, #0
 801baa8:	dd2f      	ble.n	801bb0a <_dtoa_r+0x3ca>
 801baaa:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801baae:	ee27 7b06 	vmul.f64	d7, d7, d6
 801bab2:	ed8d 7b02 	vstr	d7, [sp, #8]
 801bab6:	f10b 32ff 	add.w	r2, fp, #4294967295
 801baba:	3101      	adds	r1, #1
 801babc:	4654      	mov	r4, sl
 801babe:	ed9d 6b02 	vldr	d6, [sp, #8]
 801bac2:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 801bac6:	ee07 1a90 	vmov	s15, r1
 801baca:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801bace:	eea7 5b06 	vfma.f64	d5, d7, d6
 801bad2:	ee15 7a90 	vmov	r7, s11
 801bad6:	ec51 0b15 	vmov	r0, r1, d5
 801bada:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 801bade:	2c00      	cmp	r4, #0
 801bae0:	d177      	bne.n	801bbd2 <_dtoa_r+0x492>
 801bae2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801bae6:	ee36 6b47 	vsub.f64	d6, d6, d7
 801baea:	ec41 0b17 	vmov	d7, r0, r1
 801baee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801baf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801baf6:	f300 826a 	bgt.w	801bfce <_dtoa_r+0x88e>
 801bafa:	eeb1 7b47 	vneg.f64	d7, d7
 801bafe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801bb02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bb06:	f100 8260 	bmi.w	801bfca <_dtoa_r+0x88a>
 801bb0a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801bb0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801bb10:	2a00      	cmp	r2, #0
 801bb12:	f2c0 811d 	blt.w	801bd50 <_dtoa_r+0x610>
 801bb16:	f1bb 0f0e 	cmp.w	fp, #14
 801bb1a:	f300 8119 	bgt.w	801bd50 <_dtoa_r+0x610>
 801bb1e:	4b8a      	ldr	r3, [pc, #552]	; (801bd48 <_dtoa_r+0x608>)
 801bb20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801bb24:	ed93 6b00 	vldr	d6, [r3]
 801bb28:	9b08      	ldr	r3, [sp, #32]
 801bb2a:	2b00      	cmp	r3, #0
 801bb2c:	f280 80b7 	bge.w	801bc9e <_dtoa_r+0x55e>
 801bb30:	f1b9 0f00 	cmp.w	r9, #0
 801bb34:	f300 80b3 	bgt.w	801bc9e <_dtoa_r+0x55e>
 801bb38:	f040 8246 	bne.w	801bfc8 <_dtoa_r+0x888>
 801bb3c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801bb40:	ee26 6b07 	vmul.f64	d6, d6, d7
 801bb44:	ed9d 7b02 	vldr	d7, [sp, #8]
 801bb48:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801bb4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bb50:	464c      	mov	r4, r9
 801bb52:	464f      	mov	r7, r9
 801bb54:	f280 821c 	bge.w	801bf90 <_dtoa_r+0x850>
 801bb58:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801bb5c:	2331      	movs	r3, #49	; 0x31
 801bb5e:	f808 3b01 	strb.w	r3, [r8], #1
 801bb62:	f10b 0b01 	add.w	fp, fp, #1
 801bb66:	e218      	b.n	801bf9a <_dtoa_r+0x85a>
 801bb68:	2102      	movs	r1, #2
 801bb6a:	e780      	b.n	801ba6e <_dtoa_r+0x32e>
 801bb6c:	07d4      	lsls	r4, r2, #31
 801bb6e:	d504      	bpl.n	801bb7a <_dtoa_r+0x43a>
 801bb70:	ed90 6b00 	vldr	d6, [r0]
 801bb74:	3101      	adds	r1, #1
 801bb76:	ee27 7b06 	vmul.f64	d7, d7, d6
 801bb7a:	1052      	asrs	r2, r2, #1
 801bb7c:	3008      	adds	r0, #8
 801bb7e:	e777      	b.n	801ba70 <_dtoa_r+0x330>
 801bb80:	d022      	beq.n	801bbc8 <_dtoa_r+0x488>
 801bb82:	f1cb 0200 	rsb	r2, fp, #0
 801bb86:	4970      	ldr	r1, [pc, #448]	; (801bd48 <_dtoa_r+0x608>)
 801bb88:	f002 000f 	and.w	r0, r2, #15
 801bb8c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801bb90:	ed91 7b00 	vldr	d7, [r1]
 801bb94:	ee28 7b07 	vmul.f64	d7, d8, d7
 801bb98:	ed8d 7b02 	vstr	d7, [sp, #8]
 801bb9c:	486b      	ldr	r0, [pc, #428]	; (801bd4c <_dtoa_r+0x60c>)
 801bb9e:	1112      	asrs	r2, r2, #4
 801bba0:	2400      	movs	r4, #0
 801bba2:	2102      	movs	r1, #2
 801bba4:	b92a      	cbnz	r2, 801bbb2 <_dtoa_r+0x472>
 801bba6:	2c00      	cmp	r4, #0
 801bba8:	f43f af6a 	beq.w	801ba80 <_dtoa_r+0x340>
 801bbac:	ed8d 7b02 	vstr	d7, [sp, #8]
 801bbb0:	e766      	b.n	801ba80 <_dtoa_r+0x340>
 801bbb2:	07d7      	lsls	r7, r2, #31
 801bbb4:	d505      	bpl.n	801bbc2 <_dtoa_r+0x482>
 801bbb6:	ed90 6b00 	vldr	d6, [r0]
 801bbba:	3101      	adds	r1, #1
 801bbbc:	2401      	movs	r4, #1
 801bbbe:	ee27 7b06 	vmul.f64	d7, d7, d6
 801bbc2:	1052      	asrs	r2, r2, #1
 801bbc4:	3008      	adds	r0, #8
 801bbc6:	e7ed      	b.n	801bba4 <_dtoa_r+0x464>
 801bbc8:	2102      	movs	r1, #2
 801bbca:	e759      	b.n	801ba80 <_dtoa_r+0x340>
 801bbcc:	465a      	mov	r2, fp
 801bbce:	464c      	mov	r4, r9
 801bbd0:	e775      	b.n	801babe <_dtoa_r+0x37e>
 801bbd2:	ec41 0b17 	vmov	d7, r0, r1
 801bbd6:	495c      	ldr	r1, [pc, #368]	; (801bd48 <_dtoa_r+0x608>)
 801bbd8:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 801bbdc:	ed11 4b02 	vldr	d4, [r1, #-8]
 801bbe0:	9901      	ldr	r1, [sp, #4]
 801bbe2:	440c      	add	r4, r1
 801bbe4:	9907      	ldr	r1, [sp, #28]
 801bbe6:	b351      	cbz	r1, 801bc3e <_dtoa_r+0x4fe>
 801bbe8:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801bbec:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 801bbf0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801bbf4:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801bbf8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801bbfc:	ee35 7b47 	vsub.f64	d7, d5, d7
 801bc00:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801bc04:	ee14 1a90 	vmov	r1, s9
 801bc08:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801bc0c:	3130      	adds	r1, #48	; 0x30
 801bc0e:	ee36 6b45 	vsub.f64	d6, d6, d5
 801bc12:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801bc16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bc1a:	f808 1b01 	strb.w	r1, [r8], #1
 801bc1e:	d439      	bmi.n	801bc94 <_dtoa_r+0x554>
 801bc20:	ee32 5b46 	vsub.f64	d5, d2, d6
 801bc24:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801bc28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bc2c:	d472      	bmi.n	801bd14 <_dtoa_r+0x5d4>
 801bc2e:	45a0      	cmp	r8, r4
 801bc30:	f43f af6b 	beq.w	801bb0a <_dtoa_r+0x3ca>
 801bc34:	ee27 7b03 	vmul.f64	d7, d7, d3
 801bc38:	ee26 6b03 	vmul.f64	d6, d6, d3
 801bc3c:	e7e0      	b.n	801bc00 <_dtoa_r+0x4c0>
 801bc3e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801bc42:	ee27 7b04 	vmul.f64	d7, d7, d4
 801bc46:	4620      	mov	r0, r4
 801bc48:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801bc4c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801bc50:	ee14 1a90 	vmov	r1, s9
 801bc54:	3130      	adds	r1, #48	; 0x30
 801bc56:	f808 1b01 	strb.w	r1, [r8], #1
 801bc5a:	45a0      	cmp	r8, r4
 801bc5c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801bc60:	ee36 6b45 	vsub.f64	d6, d6, d5
 801bc64:	d118      	bne.n	801bc98 <_dtoa_r+0x558>
 801bc66:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801bc6a:	ee37 4b05 	vadd.f64	d4, d7, d5
 801bc6e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801bc72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bc76:	dc4d      	bgt.n	801bd14 <_dtoa_r+0x5d4>
 801bc78:	ee35 5b47 	vsub.f64	d5, d5, d7
 801bc7c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801bc80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bc84:	f57f af41 	bpl.w	801bb0a <_dtoa_r+0x3ca>
 801bc88:	4680      	mov	r8, r0
 801bc8a:	3801      	subs	r0, #1
 801bc8c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 801bc90:	2b30      	cmp	r3, #48	; 0x30
 801bc92:	d0f9      	beq.n	801bc88 <_dtoa_r+0x548>
 801bc94:	4693      	mov	fp, r2
 801bc96:	e02a      	b.n	801bcee <_dtoa_r+0x5ae>
 801bc98:	ee26 6b03 	vmul.f64	d6, d6, d3
 801bc9c:	e7d6      	b.n	801bc4c <_dtoa_r+0x50c>
 801bc9e:	ed9d 7b02 	vldr	d7, [sp, #8]
 801bca2:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801bca6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801bcaa:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801bcae:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801bcb2:	ee15 3a10 	vmov	r3, s10
 801bcb6:	3330      	adds	r3, #48	; 0x30
 801bcb8:	f808 3b01 	strb.w	r3, [r8], #1
 801bcbc:	9b01      	ldr	r3, [sp, #4]
 801bcbe:	eba8 0303 	sub.w	r3, r8, r3
 801bcc2:	4599      	cmp	r9, r3
 801bcc4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801bcc8:	eea3 7b46 	vfms.f64	d7, d3, d6
 801bccc:	d133      	bne.n	801bd36 <_dtoa_r+0x5f6>
 801bcce:	ee37 7b07 	vadd.f64	d7, d7, d7
 801bcd2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801bcd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bcda:	dc1a      	bgt.n	801bd12 <_dtoa_r+0x5d2>
 801bcdc:	eeb4 7b46 	vcmp.f64	d7, d6
 801bce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bce4:	d103      	bne.n	801bcee <_dtoa_r+0x5ae>
 801bce6:	ee15 3a10 	vmov	r3, s10
 801bcea:	07d9      	lsls	r1, r3, #31
 801bcec:	d411      	bmi.n	801bd12 <_dtoa_r+0x5d2>
 801bcee:	4629      	mov	r1, r5
 801bcf0:	4630      	mov	r0, r6
 801bcf2:	f000 fbd1 	bl	801c498 <_Bfree>
 801bcf6:	2300      	movs	r3, #0
 801bcf8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801bcfa:	f888 3000 	strb.w	r3, [r8]
 801bcfe:	f10b 0301 	add.w	r3, fp, #1
 801bd02:	6013      	str	r3, [r2, #0]
 801bd04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bd06:	2b00      	cmp	r3, #0
 801bd08:	f43f ad69 	beq.w	801b7de <_dtoa_r+0x9e>
 801bd0c:	f8c3 8000 	str.w	r8, [r3]
 801bd10:	e565      	b.n	801b7de <_dtoa_r+0x9e>
 801bd12:	465a      	mov	r2, fp
 801bd14:	4643      	mov	r3, r8
 801bd16:	4698      	mov	r8, r3
 801bd18:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 801bd1c:	2939      	cmp	r1, #57	; 0x39
 801bd1e:	d106      	bne.n	801bd2e <_dtoa_r+0x5ee>
 801bd20:	9901      	ldr	r1, [sp, #4]
 801bd22:	4299      	cmp	r1, r3
 801bd24:	d1f7      	bne.n	801bd16 <_dtoa_r+0x5d6>
 801bd26:	9801      	ldr	r0, [sp, #4]
 801bd28:	2130      	movs	r1, #48	; 0x30
 801bd2a:	3201      	adds	r2, #1
 801bd2c:	7001      	strb	r1, [r0, #0]
 801bd2e:	7819      	ldrb	r1, [r3, #0]
 801bd30:	3101      	adds	r1, #1
 801bd32:	7019      	strb	r1, [r3, #0]
 801bd34:	e7ae      	b.n	801bc94 <_dtoa_r+0x554>
 801bd36:	ee27 7b04 	vmul.f64	d7, d7, d4
 801bd3a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801bd3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bd42:	d1b2      	bne.n	801bcaa <_dtoa_r+0x56a>
 801bd44:	e7d3      	b.n	801bcee <_dtoa_r+0x5ae>
 801bd46:	bf00      	nop
 801bd48:	08020d90 	.word	0x08020d90
 801bd4c:	08020d68 	.word	0x08020d68
 801bd50:	9907      	ldr	r1, [sp, #28]
 801bd52:	2900      	cmp	r1, #0
 801bd54:	f000 80d0 	beq.w	801bef8 <_dtoa_r+0x7b8>
 801bd58:	9906      	ldr	r1, [sp, #24]
 801bd5a:	2901      	cmp	r1, #1
 801bd5c:	f300 80b4 	bgt.w	801bec8 <_dtoa_r+0x788>
 801bd60:	9909      	ldr	r1, [sp, #36]	; 0x24
 801bd62:	2900      	cmp	r1, #0
 801bd64:	f000 80ac 	beq.w	801bec0 <_dtoa_r+0x780>
 801bd68:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801bd6c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801bd70:	461c      	mov	r4, r3
 801bd72:	9309      	str	r3, [sp, #36]	; 0x24
 801bd74:	9b04      	ldr	r3, [sp, #16]
 801bd76:	4413      	add	r3, r2
 801bd78:	9304      	str	r3, [sp, #16]
 801bd7a:	9b05      	ldr	r3, [sp, #20]
 801bd7c:	2101      	movs	r1, #1
 801bd7e:	4413      	add	r3, r2
 801bd80:	4630      	mov	r0, r6
 801bd82:	9305      	str	r3, [sp, #20]
 801bd84:	f000 fc3e 	bl	801c604 <__i2b>
 801bd88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bd8a:	4607      	mov	r7, r0
 801bd8c:	f1b8 0f00 	cmp.w	r8, #0
 801bd90:	d00d      	beq.n	801bdae <_dtoa_r+0x66e>
 801bd92:	9a05      	ldr	r2, [sp, #20]
 801bd94:	2a00      	cmp	r2, #0
 801bd96:	dd0a      	ble.n	801bdae <_dtoa_r+0x66e>
 801bd98:	4542      	cmp	r2, r8
 801bd9a:	9904      	ldr	r1, [sp, #16]
 801bd9c:	bfa8      	it	ge
 801bd9e:	4642      	movge	r2, r8
 801bda0:	1a89      	subs	r1, r1, r2
 801bda2:	9104      	str	r1, [sp, #16]
 801bda4:	9905      	ldr	r1, [sp, #20]
 801bda6:	eba8 0802 	sub.w	r8, r8, r2
 801bdaa:	1a8a      	subs	r2, r1, r2
 801bdac:	9205      	str	r2, [sp, #20]
 801bdae:	b303      	cbz	r3, 801bdf2 <_dtoa_r+0x6b2>
 801bdb0:	9a07      	ldr	r2, [sp, #28]
 801bdb2:	2a00      	cmp	r2, #0
 801bdb4:	f000 80a5 	beq.w	801bf02 <_dtoa_r+0x7c2>
 801bdb8:	2c00      	cmp	r4, #0
 801bdba:	dd13      	ble.n	801bde4 <_dtoa_r+0x6a4>
 801bdbc:	4639      	mov	r1, r7
 801bdbe:	4622      	mov	r2, r4
 801bdc0:	4630      	mov	r0, r6
 801bdc2:	930d      	str	r3, [sp, #52]	; 0x34
 801bdc4:	f000 fcde 	bl	801c784 <__pow5mult>
 801bdc8:	462a      	mov	r2, r5
 801bdca:	4601      	mov	r1, r0
 801bdcc:	4607      	mov	r7, r0
 801bdce:	4630      	mov	r0, r6
 801bdd0:	f000 fc2e 	bl	801c630 <__multiply>
 801bdd4:	4629      	mov	r1, r5
 801bdd6:	9009      	str	r0, [sp, #36]	; 0x24
 801bdd8:	4630      	mov	r0, r6
 801bdda:	f000 fb5d 	bl	801c498 <_Bfree>
 801bdde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801bde0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801bde2:	4615      	mov	r5, r2
 801bde4:	1b1a      	subs	r2, r3, r4
 801bde6:	d004      	beq.n	801bdf2 <_dtoa_r+0x6b2>
 801bde8:	4629      	mov	r1, r5
 801bdea:	4630      	mov	r0, r6
 801bdec:	f000 fcca 	bl	801c784 <__pow5mult>
 801bdf0:	4605      	mov	r5, r0
 801bdf2:	2101      	movs	r1, #1
 801bdf4:	4630      	mov	r0, r6
 801bdf6:	f000 fc05 	bl	801c604 <__i2b>
 801bdfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801bdfc:	2b00      	cmp	r3, #0
 801bdfe:	4604      	mov	r4, r0
 801be00:	f340 8081 	ble.w	801bf06 <_dtoa_r+0x7c6>
 801be04:	461a      	mov	r2, r3
 801be06:	4601      	mov	r1, r0
 801be08:	4630      	mov	r0, r6
 801be0a:	f000 fcbb 	bl	801c784 <__pow5mult>
 801be0e:	9b06      	ldr	r3, [sp, #24]
 801be10:	2b01      	cmp	r3, #1
 801be12:	4604      	mov	r4, r0
 801be14:	dd7a      	ble.n	801bf0c <_dtoa_r+0x7cc>
 801be16:	2300      	movs	r3, #0
 801be18:	9309      	str	r3, [sp, #36]	; 0x24
 801be1a:	6922      	ldr	r2, [r4, #16]
 801be1c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801be20:	6910      	ldr	r0, [r2, #16]
 801be22:	f000 fba1 	bl	801c568 <__hi0bits>
 801be26:	f1c0 0020 	rsb	r0, r0, #32
 801be2a:	9b05      	ldr	r3, [sp, #20]
 801be2c:	4418      	add	r0, r3
 801be2e:	f010 001f 	ands.w	r0, r0, #31
 801be32:	f000 8093 	beq.w	801bf5c <_dtoa_r+0x81c>
 801be36:	f1c0 0220 	rsb	r2, r0, #32
 801be3a:	2a04      	cmp	r2, #4
 801be3c:	f340 8085 	ble.w	801bf4a <_dtoa_r+0x80a>
 801be40:	9b04      	ldr	r3, [sp, #16]
 801be42:	f1c0 001c 	rsb	r0, r0, #28
 801be46:	4403      	add	r3, r0
 801be48:	9304      	str	r3, [sp, #16]
 801be4a:	9b05      	ldr	r3, [sp, #20]
 801be4c:	4480      	add	r8, r0
 801be4e:	4403      	add	r3, r0
 801be50:	9305      	str	r3, [sp, #20]
 801be52:	9b04      	ldr	r3, [sp, #16]
 801be54:	2b00      	cmp	r3, #0
 801be56:	dd05      	ble.n	801be64 <_dtoa_r+0x724>
 801be58:	4629      	mov	r1, r5
 801be5a:	461a      	mov	r2, r3
 801be5c:	4630      	mov	r0, r6
 801be5e:	f000 fceb 	bl	801c838 <__lshift>
 801be62:	4605      	mov	r5, r0
 801be64:	9b05      	ldr	r3, [sp, #20]
 801be66:	2b00      	cmp	r3, #0
 801be68:	dd05      	ble.n	801be76 <_dtoa_r+0x736>
 801be6a:	4621      	mov	r1, r4
 801be6c:	461a      	mov	r2, r3
 801be6e:	4630      	mov	r0, r6
 801be70:	f000 fce2 	bl	801c838 <__lshift>
 801be74:	4604      	mov	r4, r0
 801be76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801be78:	2b00      	cmp	r3, #0
 801be7a:	d071      	beq.n	801bf60 <_dtoa_r+0x820>
 801be7c:	4621      	mov	r1, r4
 801be7e:	4628      	mov	r0, r5
 801be80:	f000 fd46 	bl	801c910 <__mcmp>
 801be84:	2800      	cmp	r0, #0
 801be86:	da6b      	bge.n	801bf60 <_dtoa_r+0x820>
 801be88:	2300      	movs	r3, #0
 801be8a:	4629      	mov	r1, r5
 801be8c:	220a      	movs	r2, #10
 801be8e:	4630      	mov	r0, r6
 801be90:	f000 fb24 	bl	801c4dc <__multadd>
 801be94:	9b07      	ldr	r3, [sp, #28]
 801be96:	f10b 3bff 	add.w	fp, fp, #4294967295
 801be9a:	4605      	mov	r5, r0
 801be9c:	2b00      	cmp	r3, #0
 801be9e:	f000 8197 	beq.w	801c1d0 <_dtoa_r+0xa90>
 801bea2:	4639      	mov	r1, r7
 801bea4:	2300      	movs	r3, #0
 801bea6:	220a      	movs	r2, #10
 801bea8:	4630      	mov	r0, r6
 801beaa:	f000 fb17 	bl	801c4dc <__multadd>
 801beae:	f1ba 0f00 	cmp.w	sl, #0
 801beb2:	4607      	mov	r7, r0
 801beb4:	f300 8093 	bgt.w	801bfde <_dtoa_r+0x89e>
 801beb8:	9b06      	ldr	r3, [sp, #24]
 801beba:	2b02      	cmp	r3, #2
 801bebc:	dc57      	bgt.n	801bf6e <_dtoa_r+0x82e>
 801bebe:	e08e      	b.n	801bfde <_dtoa_r+0x89e>
 801bec0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801bec2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801bec6:	e751      	b.n	801bd6c <_dtoa_r+0x62c>
 801bec8:	f109 34ff 	add.w	r4, r9, #4294967295
 801becc:	42a3      	cmp	r3, r4
 801bece:	bfbf      	itttt	lt
 801bed0:	1ae2      	sublt	r2, r4, r3
 801bed2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801bed4:	189b      	addlt	r3, r3, r2
 801bed6:	930a      	strlt	r3, [sp, #40]	; 0x28
 801bed8:	bfae      	itee	ge
 801beda:	1b1c      	subge	r4, r3, r4
 801bedc:	4623      	movlt	r3, r4
 801bede:	2400      	movlt	r4, #0
 801bee0:	f1b9 0f00 	cmp.w	r9, #0
 801bee4:	bfb5      	itete	lt
 801bee6:	9a04      	ldrlt	r2, [sp, #16]
 801bee8:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 801beec:	eba2 0809 	sublt.w	r8, r2, r9
 801bef0:	464a      	movge	r2, r9
 801bef2:	bfb8      	it	lt
 801bef4:	2200      	movlt	r2, #0
 801bef6:	e73c      	b.n	801bd72 <_dtoa_r+0x632>
 801bef8:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801befc:	9f07      	ldr	r7, [sp, #28]
 801befe:	461c      	mov	r4, r3
 801bf00:	e744      	b.n	801bd8c <_dtoa_r+0x64c>
 801bf02:	461a      	mov	r2, r3
 801bf04:	e770      	b.n	801bde8 <_dtoa_r+0x6a8>
 801bf06:	9b06      	ldr	r3, [sp, #24]
 801bf08:	2b01      	cmp	r3, #1
 801bf0a:	dc18      	bgt.n	801bf3e <_dtoa_r+0x7fe>
 801bf0c:	9b02      	ldr	r3, [sp, #8]
 801bf0e:	b9b3      	cbnz	r3, 801bf3e <_dtoa_r+0x7fe>
 801bf10:	9b03      	ldr	r3, [sp, #12]
 801bf12:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801bf16:	b9a2      	cbnz	r2, 801bf42 <_dtoa_r+0x802>
 801bf18:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801bf1c:	0d12      	lsrs	r2, r2, #20
 801bf1e:	0512      	lsls	r2, r2, #20
 801bf20:	b18a      	cbz	r2, 801bf46 <_dtoa_r+0x806>
 801bf22:	9b04      	ldr	r3, [sp, #16]
 801bf24:	3301      	adds	r3, #1
 801bf26:	9304      	str	r3, [sp, #16]
 801bf28:	9b05      	ldr	r3, [sp, #20]
 801bf2a:	3301      	adds	r3, #1
 801bf2c:	9305      	str	r3, [sp, #20]
 801bf2e:	2301      	movs	r3, #1
 801bf30:	9309      	str	r3, [sp, #36]	; 0x24
 801bf32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801bf34:	2b00      	cmp	r3, #0
 801bf36:	f47f af70 	bne.w	801be1a <_dtoa_r+0x6da>
 801bf3a:	2001      	movs	r0, #1
 801bf3c:	e775      	b.n	801be2a <_dtoa_r+0x6ea>
 801bf3e:	2300      	movs	r3, #0
 801bf40:	e7f6      	b.n	801bf30 <_dtoa_r+0x7f0>
 801bf42:	9b02      	ldr	r3, [sp, #8]
 801bf44:	e7f4      	b.n	801bf30 <_dtoa_r+0x7f0>
 801bf46:	9209      	str	r2, [sp, #36]	; 0x24
 801bf48:	e7f3      	b.n	801bf32 <_dtoa_r+0x7f2>
 801bf4a:	d082      	beq.n	801be52 <_dtoa_r+0x712>
 801bf4c:	9b04      	ldr	r3, [sp, #16]
 801bf4e:	321c      	adds	r2, #28
 801bf50:	4413      	add	r3, r2
 801bf52:	9304      	str	r3, [sp, #16]
 801bf54:	9b05      	ldr	r3, [sp, #20]
 801bf56:	4490      	add	r8, r2
 801bf58:	4413      	add	r3, r2
 801bf5a:	e779      	b.n	801be50 <_dtoa_r+0x710>
 801bf5c:	4602      	mov	r2, r0
 801bf5e:	e7f5      	b.n	801bf4c <_dtoa_r+0x80c>
 801bf60:	f1b9 0f00 	cmp.w	r9, #0
 801bf64:	dc36      	bgt.n	801bfd4 <_dtoa_r+0x894>
 801bf66:	9b06      	ldr	r3, [sp, #24]
 801bf68:	2b02      	cmp	r3, #2
 801bf6a:	dd33      	ble.n	801bfd4 <_dtoa_r+0x894>
 801bf6c:	46ca      	mov	sl, r9
 801bf6e:	f1ba 0f00 	cmp.w	sl, #0
 801bf72:	d10d      	bne.n	801bf90 <_dtoa_r+0x850>
 801bf74:	4621      	mov	r1, r4
 801bf76:	4653      	mov	r3, sl
 801bf78:	2205      	movs	r2, #5
 801bf7a:	4630      	mov	r0, r6
 801bf7c:	f000 faae 	bl	801c4dc <__multadd>
 801bf80:	4601      	mov	r1, r0
 801bf82:	4604      	mov	r4, r0
 801bf84:	4628      	mov	r0, r5
 801bf86:	f000 fcc3 	bl	801c910 <__mcmp>
 801bf8a:	2800      	cmp	r0, #0
 801bf8c:	f73f ade4 	bgt.w	801bb58 <_dtoa_r+0x418>
 801bf90:	9b08      	ldr	r3, [sp, #32]
 801bf92:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801bf96:	ea6f 0b03 	mvn.w	fp, r3
 801bf9a:	f04f 0900 	mov.w	r9, #0
 801bf9e:	4621      	mov	r1, r4
 801bfa0:	4630      	mov	r0, r6
 801bfa2:	f000 fa79 	bl	801c498 <_Bfree>
 801bfa6:	2f00      	cmp	r7, #0
 801bfa8:	f43f aea1 	beq.w	801bcee <_dtoa_r+0x5ae>
 801bfac:	f1b9 0f00 	cmp.w	r9, #0
 801bfb0:	d005      	beq.n	801bfbe <_dtoa_r+0x87e>
 801bfb2:	45b9      	cmp	r9, r7
 801bfb4:	d003      	beq.n	801bfbe <_dtoa_r+0x87e>
 801bfb6:	4649      	mov	r1, r9
 801bfb8:	4630      	mov	r0, r6
 801bfba:	f000 fa6d 	bl	801c498 <_Bfree>
 801bfbe:	4639      	mov	r1, r7
 801bfc0:	4630      	mov	r0, r6
 801bfc2:	f000 fa69 	bl	801c498 <_Bfree>
 801bfc6:	e692      	b.n	801bcee <_dtoa_r+0x5ae>
 801bfc8:	2400      	movs	r4, #0
 801bfca:	4627      	mov	r7, r4
 801bfcc:	e7e0      	b.n	801bf90 <_dtoa_r+0x850>
 801bfce:	4693      	mov	fp, r2
 801bfd0:	4627      	mov	r7, r4
 801bfd2:	e5c1      	b.n	801bb58 <_dtoa_r+0x418>
 801bfd4:	9b07      	ldr	r3, [sp, #28]
 801bfd6:	46ca      	mov	sl, r9
 801bfd8:	2b00      	cmp	r3, #0
 801bfda:	f000 8100 	beq.w	801c1de <_dtoa_r+0xa9e>
 801bfde:	f1b8 0f00 	cmp.w	r8, #0
 801bfe2:	dd05      	ble.n	801bff0 <_dtoa_r+0x8b0>
 801bfe4:	4639      	mov	r1, r7
 801bfe6:	4642      	mov	r2, r8
 801bfe8:	4630      	mov	r0, r6
 801bfea:	f000 fc25 	bl	801c838 <__lshift>
 801bfee:	4607      	mov	r7, r0
 801bff0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bff2:	2b00      	cmp	r3, #0
 801bff4:	d05d      	beq.n	801c0b2 <_dtoa_r+0x972>
 801bff6:	6879      	ldr	r1, [r7, #4]
 801bff8:	4630      	mov	r0, r6
 801bffa:	f000 fa0d 	bl	801c418 <_Balloc>
 801bffe:	4680      	mov	r8, r0
 801c000:	b928      	cbnz	r0, 801c00e <_dtoa_r+0x8ce>
 801c002:	4b82      	ldr	r3, [pc, #520]	; (801c20c <_dtoa_r+0xacc>)
 801c004:	4602      	mov	r2, r0
 801c006:	f240 21ef 	movw	r1, #751	; 0x2ef
 801c00a:	f7ff bbb1 	b.w	801b770 <_dtoa_r+0x30>
 801c00e:	693a      	ldr	r2, [r7, #16]
 801c010:	3202      	adds	r2, #2
 801c012:	0092      	lsls	r2, r2, #2
 801c014:	f107 010c 	add.w	r1, r7, #12
 801c018:	300c      	adds	r0, #12
 801c01a:	f7ff fada 	bl	801b5d2 <memcpy>
 801c01e:	2201      	movs	r2, #1
 801c020:	4641      	mov	r1, r8
 801c022:	4630      	mov	r0, r6
 801c024:	f000 fc08 	bl	801c838 <__lshift>
 801c028:	9b01      	ldr	r3, [sp, #4]
 801c02a:	3301      	adds	r3, #1
 801c02c:	9304      	str	r3, [sp, #16]
 801c02e:	9b01      	ldr	r3, [sp, #4]
 801c030:	4453      	add	r3, sl
 801c032:	9308      	str	r3, [sp, #32]
 801c034:	9b02      	ldr	r3, [sp, #8]
 801c036:	f003 0301 	and.w	r3, r3, #1
 801c03a:	46b9      	mov	r9, r7
 801c03c:	9307      	str	r3, [sp, #28]
 801c03e:	4607      	mov	r7, r0
 801c040:	9b04      	ldr	r3, [sp, #16]
 801c042:	4621      	mov	r1, r4
 801c044:	3b01      	subs	r3, #1
 801c046:	4628      	mov	r0, r5
 801c048:	9302      	str	r3, [sp, #8]
 801c04a:	f7ff faef 	bl	801b62c <quorem>
 801c04e:	4603      	mov	r3, r0
 801c050:	3330      	adds	r3, #48	; 0x30
 801c052:	9005      	str	r0, [sp, #20]
 801c054:	4649      	mov	r1, r9
 801c056:	4628      	mov	r0, r5
 801c058:	9309      	str	r3, [sp, #36]	; 0x24
 801c05a:	f000 fc59 	bl	801c910 <__mcmp>
 801c05e:	463a      	mov	r2, r7
 801c060:	4682      	mov	sl, r0
 801c062:	4621      	mov	r1, r4
 801c064:	4630      	mov	r0, r6
 801c066:	f000 fc6f 	bl	801c948 <__mdiff>
 801c06a:	68c2      	ldr	r2, [r0, #12]
 801c06c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c06e:	4680      	mov	r8, r0
 801c070:	bb0a      	cbnz	r2, 801c0b6 <_dtoa_r+0x976>
 801c072:	4601      	mov	r1, r0
 801c074:	4628      	mov	r0, r5
 801c076:	f000 fc4b 	bl	801c910 <__mcmp>
 801c07a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c07c:	4602      	mov	r2, r0
 801c07e:	4641      	mov	r1, r8
 801c080:	4630      	mov	r0, r6
 801c082:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 801c086:	f000 fa07 	bl	801c498 <_Bfree>
 801c08a:	9b06      	ldr	r3, [sp, #24]
 801c08c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801c08e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801c092:	ea43 0102 	orr.w	r1, r3, r2
 801c096:	9b07      	ldr	r3, [sp, #28]
 801c098:	4319      	orrs	r1, r3
 801c09a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c09c:	d10d      	bne.n	801c0ba <_dtoa_r+0x97a>
 801c09e:	2b39      	cmp	r3, #57	; 0x39
 801c0a0:	d029      	beq.n	801c0f6 <_dtoa_r+0x9b6>
 801c0a2:	f1ba 0f00 	cmp.w	sl, #0
 801c0a6:	dd01      	ble.n	801c0ac <_dtoa_r+0x96c>
 801c0a8:	9b05      	ldr	r3, [sp, #20]
 801c0aa:	3331      	adds	r3, #49	; 0x31
 801c0ac:	9a02      	ldr	r2, [sp, #8]
 801c0ae:	7013      	strb	r3, [r2, #0]
 801c0b0:	e775      	b.n	801bf9e <_dtoa_r+0x85e>
 801c0b2:	4638      	mov	r0, r7
 801c0b4:	e7b8      	b.n	801c028 <_dtoa_r+0x8e8>
 801c0b6:	2201      	movs	r2, #1
 801c0b8:	e7e1      	b.n	801c07e <_dtoa_r+0x93e>
 801c0ba:	f1ba 0f00 	cmp.w	sl, #0
 801c0be:	db06      	blt.n	801c0ce <_dtoa_r+0x98e>
 801c0c0:	9906      	ldr	r1, [sp, #24]
 801c0c2:	ea41 0a0a 	orr.w	sl, r1, sl
 801c0c6:	9907      	ldr	r1, [sp, #28]
 801c0c8:	ea5a 0a01 	orrs.w	sl, sl, r1
 801c0cc:	d120      	bne.n	801c110 <_dtoa_r+0x9d0>
 801c0ce:	2a00      	cmp	r2, #0
 801c0d0:	ddec      	ble.n	801c0ac <_dtoa_r+0x96c>
 801c0d2:	4629      	mov	r1, r5
 801c0d4:	2201      	movs	r2, #1
 801c0d6:	4630      	mov	r0, r6
 801c0d8:	9304      	str	r3, [sp, #16]
 801c0da:	f000 fbad 	bl	801c838 <__lshift>
 801c0de:	4621      	mov	r1, r4
 801c0e0:	4605      	mov	r5, r0
 801c0e2:	f000 fc15 	bl	801c910 <__mcmp>
 801c0e6:	2800      	cmp	r0, #0
 801c0e8:	9b04      	ldr	r3, [sp, #16]
 801c0ea:	dc02      	bgt.n	801c0f2 <_dtoa_r+0x9b2>
 801c0ec:	d1de      	bne.n	801c0ac <_dtoa_r+0x96c>
 801c0ee:	07da      	lsls	r2, r3, #31
 801c0f0:	d5dc      	bpl.n	801c0ac <_dtoa_r+0x96c>
 801c0f2:	2b39      	cmp	r3, #57	; 0x39
 801c0f4:	d1d8      	bne.n	801c0a8 <_dtoa_r+0x968>
 801c0f6:	9a02      	ldr	r2, [sp, #8]
 801c0f8:	2339      	movs	r3, #57	; 0x39
 801c0fa:	7013      	strb	r3, [r2, #0]
 801c0fc:	4643      	mov	r3, r8
 801c0fe:	4698      	mov	r8, r3
 801c100:	3b01      	subs	r3, #1
 801c102:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 801c106:	2a39      	cmp	r2, #57	; 0x39
 801c108:	d051      	beq.n	801c1ae <_dtoa_r+0xa6e>
 801c10a:	3201      	adds	r2, #1
 801c10c:	701a      	strb	r2, [r3, #0]
 801c10e:	e746      	b.n	801bf9e <_dtoa_r+0x85e>
 801c110:	2a00      	cmp	r2, #0
 801c112:	dd03      	ble.n	801c11c <_dtoa_r+0x9dc>
 801c114:	2b39      	cmp	r3, #57	; 0x39
 801c116:	d0ee      	beq.n	801c0f6 <_dtoa_r+0x9b6>
 801c118:	3301      	adds	r3, #1
 801c11a:	e7c7      	b.n	801c0ac <_dtoa_r+0x96c>
 801c11c:	9a04      	ldr	r2, [sp, #16]
 801c11e:	9908      	ldr	r1, [sp, #32]
 801c120:	f802 3c01 	strb.w	r3, [r2, #-1]
 801c124:	428a      	cmp	r2, r1
 801c126:	d02b      	beq.n	801c180 <_dtoa_r+0xa40>
 801c128:	4629      	mov	r1, r5
 801c12a:	2300      	movs	r3, #0
 801c12c:	220a      	movs	r2, #10
 801c12e:	4630      	mov	r0, r6
 801c130:	f000 f9d4 	bl	801c4dc <__multadd>
 801c134:	45b9      	cmp	r9, r7
 801c136:	4605      	mov	r5, r0
 801c138:	f04f 0300 	mov.w	r3, #0
 801c13c:	f04f 020a 	mov.w	r2, #10
 801c140:	4649      	mov	r1, r9
 801c142:	4630      	mov	r0, r6
 801c144:	d107      	bne.n	801c156 <_dtoa_r+0xa16>
 801c146:	f000 f9c9 	bl	801c4dc <__multadd>
 801c14a:	4681      	mov	r9, r0
 801c14c:	4607      	mov	r7, r0
 801c14e:	9b04      	ldr	r3, [sp, #16]
 801c150:	3301      	adds	r3, #1
 801c152:	9304      	str	r3, [sp, #16]
 801c154:	e774      	b.n	801c040 <_dtoa_r+0x900>
 801c156:	f000 f9c1 	bl	801c4dc <__multadd>
 801c15a:	4639      	mov	r1, r7
 801c15c:	4681      	mov	r9, r0
 801c15e:	2300      	movs	r3, #0
 801c160:	220a      	movs	r2, #10
 801c162:	4630      	mov	r0, r6
 801c164:	f000 f9ba 	bl	801c4dc <__multadd>
 801c168:	4607      	mov	r7, r0
 801c16a:	e7f0      	b.n	801c14e <_dtoa_r+0xa0e>
 801c16c:	f1ba 0f00 	cmp.w	sl, #0
 801c170:	9a01      	ldr	r2, [sp, #4]
 801c172:	bfcc      	ite	gt
 801c174:	46d0      	movgt	r8, sl
 801c176:	f04f 0801 	movle.w	r8, #1
 801c17a:	4490      	add	r8, r2
 801c17c:	f04f 0900 	mov.w	r9, #0
 801c180:	4629      	mov	r1, r5
 801c182:	2201      	movs	r2, #1
 801c184:	4630      	mov	r0, r6
 801c186:	9302      	str	r3, [sp, #8]
 801c188:	f000 fb56 	bl	801c838 <__lshift>
 801c18c:	4621      	mov	r1, r4
 801c18e:	4605      	mov	r5, r0
 801c190:	f000 fbbe 	bl	801c910 <__mcmp>
 801c194:	2800      	cmp	r0, #0
 801c196:	dcb1      	bgt.n	801c0fc <_dtoa_r+0x9bc>
 801c198:	d102      	bne.n	801c1a0 <_dtoa_r+0xa60>
 801c19a:	9b02      	ldr	r3, [sp, #8]
 801c19c:	07db      	lsls	r3, r3, #31
 801c19e:	d4ad      	bmi.n	801c0fc <_dtoa_r+0x9bc>
 801c1a0:	4643      	mov	r3, r8
 801c1a2:	4698      	mov	r8, r3
 801c1a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801c1a8:	2a30      	cmp	r2, #48	; 0x30
 801c1aa:	d0fa      	beq.n	801c1a2 <_dtoa_r+0xa62>
 801c1ac:	e6f7      	b.n	801bf9e <_dtoa_r+0x85e>
 801c1ae:	9a01      	ldr	r2, [sp, #4]
 801c1b0:	429a      	cmp	r2, r3
 801c1b2:	d1a4      	bne.n	801c0fe <_dtoa_r+0x9be>
 801c1b4:	f10b 0b01 	add.w	fp, fp, #1
 801c1b8:	2331      	movs	r3, #49	; 0x31
 801c1ba:	e778      	b.n	801c0ae <_dtoa_r+0x96e>
 801c1bc:	4b14      	ldr	r3, [pc, #80]	; (801c210 <_dtoa_r+0xad0>)
 801c1be:	f7ff bb2a 	b.w	801b816 <_dtoa_r+0xd6>
 801c1c2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801c1c4:	2b00      	cmp	r3, #0
 801c1c6:	f47f ab05 	bne.w	801b7d4 <_dtoa_r+0x94>
 801c1ca:	4b12      	ldr	r3, [pc, #72]	; (801c214 <_dtoa_r+0xad4>)
 801c1cc:	f7ff bb23 	b.w	801b816 <_dtoa_r+0xd6>
 801c1d0:	f1ba 0f00 	cmp.w	sl, #0
 801c1d4:	dc03      	bgt.n	801c1de <_dtoa_r+0xa9e>
 801c1d6:	9b06      	ldr	r3, [sp, #24]
 801c1d8:	2b02      	cmp	r3, #2
 801c1da:	f73f aec8 	bgt.w	801bf6e <_dtoa_r+0x82e>
 801c1de:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801c1e2:	4621      	mov	r1, r4
 801c1e4:	4628      	mov	r0, r5
 801c1e6:	f7ff fa21 	bl	801b62c <quorem>
 801c1ea:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801c1ee:	f808 3b01 	strb.w	r3, [r8], #1
 801c1f2:	9a01      	ldr	r2, [sp, #4]
 801c1f4:	eba8 0202 	sub.w	r2, r8, r2
 801c1f8:	4592      	cmp	sl, r2
 801c1fa:	ddb7      	ble.n	801c16c <_dtoa_r+0xa2c>
 801c1fc:	4629      	mov	r1, r5
 801c1fe:	2300      	movs	r3, #0
 801c200:	220a      	movs	r2, #10
 801c202:	4630      	mov	r0, r6
 801c204:	f000 f96a 	bl	801c4dc <__multadd>
 801c208:	4605      	mov	r5, r0
 801c20a:	e7ea      	b.n	801c1e2 <_dtoa_r+0xaa2>
 801c20c:	08020cfb 	.word	0x08020cfb
 801c210:	08020c36 	.word	0x08020c36
 801c214:	08020c96 	.word	0x08020c96

0801c218 <_free_r>:
 801c218:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801c21a:	2900      	cmp	r1, #0
 801c21c:	d044      	beq.n	801c2a8 <_free_r+0x90>
 801c21e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c222:	9001      	str	r0, [sp, #4]
 801c224:	2b00      	cmp	r3, #0
 801c226:	f1a1 0404 	sub.w	r4, r1, #4
 801c22a:	bfb8      	it	lt
 801c22c:	18e4      	addlt	r4, r4, r3
 801c22e:	f000 f8e7 	bl	801c400 <__malloc_lock>
 801c232:	4a1e      	ldr	r2, [pc, #120]	; (801c2ac <_free_r+0x94>)
 801c234:	9801      	ldr	r0, [sp, #4]
 801c236:	6813      	ldr	r3, [r2, #0]
 801c238:	b933      	cbnz	r3, 801c248 <_free_r+0x30>
 801c23a:	6063      	str	r3, [r4, #4]
 801c23c:	6014      	str	r4, [r2, #0]
 801c23e:	b003      	add	sp, #12
 801c240:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c244:	f000 b8e2 	b.w	801c40c <__malloc_unlock>
 801c248:	42a3      	cmp	r3, r4
 801c24a:	d908      	bls.n	801c25e <_free_r+0x46>
 801c24c:	6825      	ldr	r5, [r4, #0]
 801c24e:	1961      	adds	r1, r4, r5
 801c250:	428b      	cmp	r3, r1
 801c252:	bf01      	itttt	eq
 801c254:	6819      	ldreq	r1, [r3, #0]
 801c256:	685b      	ldreq	r3, [r3, #4]
 801c258:	1949      	addeq	r1, r1, r5
 801c25a:	6021      	streq	r1, [r4, #0]
 801c25c:	e7ed      	b.n	801c23a <_free_r+0x22>
 801c25e:	461a      	mov	r2, r3
 801c260:	685b      	ldr	r3, [r3, #4]
 801c262:	b10b      	cbz	r3, 801c268 <_free_r+0x50>
 801c264:	42a3      	cmp	r3, r4
 801c266:	d9fa      	bls.n	801c25e <_free_r+0x46>
 801c268:	6811      	ldr	r1, [r2, #0]
 801c26a:	1855      	adds	r5, r2, r1
 801c26c:	42a5      	cmp	r5, r4
 801c26e:	d10b      	bne.n	801c288 <_free_r+0x70>
 801c270:	6824      	ldr	r4, [r4, #0]
 801c272:	4421      	add	r1, r4
 801c274:	1854      	adds	r4, r2, r1
 801c276:	42a3      	cmp	r3, r4
 801c278:	6011      	str	r1, [r2, #0]
 801c27a:	d1e0      	bne.n	801c23e <_free_r+0x26>
 801c27c:	681c      	ldr	r4, [r3, #0]
 801c27e:	685b      	ldr	r3, [r3, #4]
 801c280:	6053      	str	r3, [r2, #4]
 801c282:	440c      	add	r4, r1
 801c284:	6014      	str	r4, [r2, #0]
 801c286:	e7da      	b.n	801c23e <_free_r+0x26>
 801c288:	d902      	bls.n	801c290 <_free_r+0x78>
 801c28a:	230c      	movs	r3, #12
 801c28c:	6003      	str	r3, [r0, #0]
 801c28e:	e7d6      	b.n	801c23e <_free_r+0x26>
 801c290:	6825      	ldr	r5, [r4, #0]
 801c292:	1961      	adds	r1, r4, r5
 801c294:	428b      	cmp	r3, r1
 801c296:	bf04      	itt	eq
 801c298:	6819      	ldreq	r1, [r3, #0]
 801c29a:	685b      	ldreq	r3, [r3, #4]
 801c29c:	6063      	str	r3, [r4, #4]
 801c29e:	bf04      	itt	eq
 801c2a0:	1949      	addeq	r1, r1, r5
 801c2a2:	6021      	streq	r1, [r4, #0]
 801c2a4:	6054      	str	r4, [r2, #4]
 801c2a6:	e7ca      	b.n	801c23e <_free_r+0x26>
 801c2a8:	b003      	add	sp, #12
 801c2aa:	bd30      	pop	{r4, r5, pc}
 801c2ac:	20007454 	.word	0x20007454

0801c2b0 <malloc>:
 801c2b0:	4b02      	ldr	r3, [pc, #8]	; (801c2bc <malloc+0xc>)
 801c2b2:	4601      	mov	r1, r0
 801c2b4:	6818      	ldr	r0, [r3, #0]
 801c2b6:	f000 b823 	b.w	801c300 <_malloc_r>
 801c2ba:	bf00      	nop
 801c2bc:	200000bc 	.word	0x200000bc

0801c2c0 <sbrk_aligned>:
 801c2c0:	b570      	push	{r4, r5, r6, lr}
 801c2c2:	4e0e      	ldr	r6, [pc, #56]	; (801c2fc <sbrk_aligned+0x3c>)
 801c2c4:	460c      	mov	r4, r1
 801c2c6:	6831      	ldr	r1, [r6, #0]
 801c2c8:	4605      	mov	r5, r0
 801c2ca:	b911      	cbnz	r1, 801c2d2 <sbrk_aligned+0x12>
 801c2cc:	f000 fea8 	bl	801d020 <_sbrk_r>
 801c2d0:	6030      	str	r0, [r6, #0]
 801c2d2:	4621      	mov	r1, r4
 801c2d4:	4628      	mov	r0, r5
 801c2d6:	f000 fea3 	bl	801d020 <_sbrk_r>
 801c2da:	1c43      	adds	r3, r0, #1
 801c2dc:	d00a      	beq.n	801c2f4 <sbrk_aligned+0x34>
 801c2de:	1cc4      	adds	r4, r0, #3
 801c2e0:	f024 0403 	bic.w	r4, r4, #3
 801c2e4:	42a0      	cmp	r0, r4
 801c2e6:	d007      	beq.n	801c2f8 <sbrk_aligned+0x38>
 801c2e8:	1a21      	subs	r1, r4, r0
 801c2ea:	4628      	mov	r0, r5
 801c2ec:	f000 fe98 	bl	801d020 <_sbrk_r>
 801c2f0:	3001      	adds	r0, #1
 801c2f2:	d101      	bne.n	801c2f8 <sbrk_aligned+0x38>
 801c2f4:	f04f 34ff 	mov.w	r4, #4294967295
 801c2f8:	4620      	mov	r0, r4
 801c2fa:	bd70      	pop	{r4, r5, r6, pc}
 801c2fc:	20007458 	.word	0x20007458

0801c300 <_malloc_r>:
 801c300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c304:	1ccd      	adds	r5, r1, #3
 801c306:	f025 0503 	bic.w	r5, r5, #3
 801c30a:	3508      	adds	r5, #8
 801c30c:	2d0c      	cmp	r5, #12
 801c30e:	bf38      	it	cc
 801c310:	250c      	movcc	r5, #12
 801c312:	2d00      	cmp	r5, #0
 801c314:	4607      	mov	r7, r0
 801c316:	db01      	blt.n	801c31c <_malloc_r+0x1c>
 801c318:	42a9      	cmp	r1, r5
 801c31a:	d905      	bls.n	801c328 <_malloc_r+0x28>
 801c31c:	230c      	movs	r3, #12
 801c31e:	603b      	str	r3, [r7, #0]
 801c320:	2600      	movs	r6, #0
 801c322:	4630      	mov	r0, r6
 801c324:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c328:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801c3fc <_malloc_r+0xfc>
 801c32c:	f000 f868 	bl	801c400 <__malloc_lock>
 801c330:	f8d8 3000 	ldr.w	r3, [r8]
 801c334:	461c      	mov	r4, r3
 801c336:	bb5c      	cbnz	r4, 801c390 <_malloc_r+0x90>
 801c338:	4629      	mov	r1, r5
 801c33a:	4638      	mov	r0, r7
 801c33c:	f7ff ffc0 	bl	801c2c0 <sbrk_aligned>
 801c340:	1c43      	adds	r3, r0, #1
 801c342:	4604      	mov	r4, r0
 801c344:	d155      	bne.n	801c3f2 <_malloc_r+0xf2>
 801c346:	f8d8 4000 	ldr.w	r4, [r8]
 801c34a:	4626      	mov	r6, r4
 801c34c:	2e00      	cmp	r6, #0
 801c34e:	d145      	bne.n	801c3dc <_malloc_r+0xdc>
 801c350:	2c00      	cmp	r4, #0
 801c352:	d048      	beq.n	801c3e6 <_malloc_r+0xe6>
 801c354:	6823      	ldr	r3, [r4, #0]
 801c356:	4631      	mov	r1, r6
 801c358:	4638      	mov	r0, r7
 801c35a:	eb04 0903 	add.w	r9, r4, r3
 801c35e:	f000 fe5f 	bl	801d020 <_sbrk_r>
 801c362:	4581      	cmp	r9, r0
 801c364:	d13f      	bne.n	801c3e6 <_malloc_r+0xe6>
 801c366:	6821      	ldr	r1, [r4, #0]
 801c368:	1a6d      	subs	r5, r5, r1
 801c36a:	4629      	mov	r1, r5
 801c36c:	4638      	mov	r0, r7
 801c36e:	f7ff ffa7 	bl	801c2c0 <sbrk_aligned>
 801c372:	3001      	adds	r0, #1
 801c374:	d037      	beq.n	801c3e6 <_malloc_r+0xe6>
 801c376:	6823      	ldr	r3, [r4, #0]
 801c378:	442b      	add	r3, r5
 801c37a:	6023      	str	r3, [r4, #0]
 801c37c:	f8d8 3000 	ldr.w	r3, [r8]
 801c380:	2b00      	cmp	r3, #0
 801c382:	d038      	beq.n	801c3f6 <_malloc_r+0xf6>
 801c384:	685a      	ldr	r2, [r3, #4]
 801c386:	42a2      	cmp	r2, r4
 801c388:	d12b      	bne.n	801c3e2 <_malloc_r+0xe2>
 801c38a:	2200      	movs	r2, #0
 801c38c:	605a      	str	r2, [r3, #4]
 801c38e:	e00f      	b.n	801c3b0 <_malloc_r+0xb0>
 801c390:	6822      	ldr	r2, [r4, #0]
 801c392:	1b52      	subs	r2, r2, r5
 801c394:	d41f      	bmi.n	801c3d6 <_malloc_r+0xd6>
 801c396:	2a0b      	cmp	r2, #11
 801c398:	d917      	bls.n	801c3ca <_malloc_r+0xca>
 801c39a:	1961      	adds	r1, r4, r5
 801c39c:	42a3      	cmp	r3, r4
 801c39e:	6025      	str	r5, [r4, #0]
 801c3a0:	bf18      	it	ne
 801c3a2:	6059      	strne	r1, [r3, #4]
 801c3a4:	6863      	ldr	r3, [r4, #4]
 801c3a6:	bf08      	it	eq
 801c3a8:	f8c8 1000 	streq.w	r1, [r8]
 801c3ac:	5162      	str	r2, [r4, r5]
 801c3ae:	604b      	str	r3, [r1, #4]
 801c3b0:	4638      	mov	r0, r7
 801c3b2:	f104 060b 	add.w	r6, r4, #11
 801c3b6:	f000 f829 	bl	801c40c <__malloc_unlock>
 801c3ba:	f026 0607 	bic.w	r6, r6, #7
 801c3be:	1d23      	adds	r3, r4, #4
 801c3c0:	1af2      	subs	r2, r6, r3
 801c3c2:	d0ae      	beq.n	801c322 <_malloc_r+0x22>
 801c3c4:	1b9b      	subs	r3, r3, r6
 801c3c6:	50a3      	str	r3, [r4, r2]
 801c3c8:	e7ab      	b.n	801c322 <_malloc_r+0x22>
 801c3ca:	42a3      	cmp	r3, r4
 801c3cc:	6862      	ldr	r2, [r4, #4]
 801c3ce:	d1dd      	bne.n	801c38c <_malloc_r+0x8c>
 801c3d0:	f8c8 2000 	str.w	r2, [r8]
 801c3d4:	e7ec      	b.n	801c3b0 <_malloc_r+0xb0>
 801c3d6:	4623      	mov	r3, r4
 801c3d8:	6864      	ldr	r4, [r4, #4]
 801c3da:	e7ac      	b.n	801c336 <_malloc_r+0x36>
 801c3dc:	4634      	mov	r4, r6
 801c3de:	6876      	ldr	r6, [r6, #4]
 801c3e0:	e7b4      	b.n	801c34c <_malloc_r+0x4c>
 801c3e2:	4613      	mov	r3, r2
 801c3e4:	e7cc      	b.n	801c380 <_malloc_r+0x80>
 801c3e6:	230c      	movs	r3, #12
 801c3e8:	603b      	str	r3, [r7, #0]
 801c3ea:	4638      	mov	r0, r7
 801c3ec:	f000 f80e 	bl	801c40c <__malloc_unlock>
 801c3f0:	e797      	b.n	801c322 <_malloc_r+0x22>
 801c3f2:	6025      	str	r5, [r4, #0]
 801c3f4:	e7dc      	b.n	801c3b0 <_malloc_r+0xb0>
 801c3f6:	605b      	str	r3, [r3, #4]
 801c3f8:	deff      	udf	#255	; 0xff
 801c3fa:	bf00      	nop
 801c3fc:	20007454 	.word	0x20007454

0801c400 <__malloc_lock>:
 801c400:	4801      	ldr	r0, [pc, #4]	; (801c408 <__malloc_lock+0x8>)
 801c402:	f7ff b8e4 	b.w	801b5ce <__retarget_lock_acquire_recursive>
 801c406:	bf00      	nop
 801c408:	20007450 	.word	0x20007450

0801c40c <__malloc_unlock>:
 801c40c:	4801      	ldr	r0, [pc, #4]	; (801c414 <__malloc_unlock+0x8>)
 801c40e:	f7ff b8df 	b.w	801b5d0 <__retarget_lock_release_recursive>
 801c412:	bf00      	nop
 801c414:	20007450 	.word	0x20007450

0801c418 <_Balloc>:
 801c418:	b570      	push	{r4, r5, r6, lr}
 801c41a:	69c6      	ldr	r6, [r0, #28]
 801c41c:	4604      	mov	r4, r0
 801c41e:	460d      	mov	r5, r1
 801c420:	b976      	cbnz	r6, 801c440 <_Balloc+0x28>
 801c422:	2010      	movs	r0, #16
 801c424:	f7ff ff44 	bl	801c2b0 <malloc>
 801c428:	4602      	mov	r2, r0
 801c42a:	61e0      	str	r0, [r4, #28]
 801c42c:	b920      	cbnz	r0, 801c438 <_Balloc+0x20>
 801c42e:	4b18      	ldr	r3, [pc, #96]	; (801c490 <_Balloc+0x78>)
 801c430:	4818      	ldr	r0, [pc, #96]	; (801c494 <_Balloc+0x7c>)
 801c432:	216b      	movs	r1, #107	; 0x6b
 801c434:	f7ff f8dc 	bl	801b5f0 <__assert_func>
 801c438:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801c43c:	6006      	str	r6, [r0, #0]
 801c43e:	60c6      	str	r6, [r0, #12]
 801c440:	69e6      	ldr	r6, [r4, #28]
 801c442:	68f3      	ldr	r3, [r6, #12]
 801c444:	b183      	cbz	r3, 801c468 <_Balloc+0x50>
 801c446:	69e3      	ldr	r3, [r4, #28]
 801c448:	68db      	ldr	r3, [r3, #12]
 801c44a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801c44e:	b9b8      	cbnz	r0, 801c480 <_Balloc+0x68>
 801c450:	2101      	movs	r1, #1
 801c452:	fa01 f605 	lsl.w	r6, r1, r5
 801c456:	1d72      	adds	r2, r6, #5
 801c458:	0092      	lsls	r2, r2, #2
 801c45a:	4620      	mov	r0, r4
 801c45c:	f000 fdf7 	bl	801d04e <_calloc_r>
 801c460:	b160      	cbz	r0, 801c47c <_Balloc+0x64>
 801c462:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801c466:	e00e      	b.n	801c486 <_Balloc+0x6e>
 801c468:	2221      	movs	r2, #33	; 0x21
 801c46a:	2104      	movs	r1, #4
 801c46c:	4620      	mov	r0, r4
 801c46e:	f000 fdee 	bl	801d04e <_calloc_r>
 801c472:	69e3      	ldr	r3, [r4, #28]
 801c474:	60f0      	str	r0, [r6, #12]
 801c476:	68db      	ldr	r3, [r3, #12]
 801c478:	2b00      	cmp	r3, #0
 801c47a:	d1e4      	bne.n	801c446 <_Balloc+0x2e>
 801c47c:	2000      	movs	r0, #0
 801c47e:	bd70      	pop	{r4, r5, r6, pc}
 801c480:	6802      	ldr	r2, [r0, #0]
 801c482:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801c486:	2300      	movs	r3, #0
 801c488:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801c48c:	e7f7      	b.n	801c47e <_Balloc+0x66>
 801c48e:	bf00      	nop
 801c490:	08020ab6 	.word	0x08020ab6
 801c494:	08020d0c 	.word	0x08020d0c

0801c498 <_Bfree>:
 801c498:	b570      	push	{r4, r5, r6, lr}
 801c49a:	69c6      	ldr	r6, [r0, #28]
 801c49c:	4605      	mov	r5, r0
 801c49e:	460c      	mov	r4, r1
 801c4a0:	b976      	cbnz	r6, 801c4c0 <_Bfree+0x28>
 801c4a2:	2010      	movs	r0, #16
 801c4a4:	f7ff ff04 	bl	801c2b0 <malloc>
 801c4a8:	4602      	mov	r2, r0
 801c4aa:	61e8      	str	r0, [r5, #28]
 801c4ac:	b920      	cbnz	r0, 801c4b8 <_Bfree+0x20>
 801c4ae:	4b09      	ldr	r3, [pc, #36]	; (801c4d4 <_Bfree+0x3c>)
 801c4b0:	4809      	ldr	r0, [pc, #36]	; (801c4d8 <_Bfree+0x40>)
 801c4b2:	218f      	movs	r1, #143	; 0x8f
 801c4b4:	f7ff f89c 	bl	801b5f0 <__assert_func>
 801c4b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801c4bc:	6006      	str	r6, [r0, #0]
 801c4be:	60c6      	str	r6, [r0, #12]
 801c4c0:	b13c      	cbz	r4, 801c4d2 <_Bfree+0x3a>
 801c4c2:	69eb      	ldr	r3, [r5, #28]
 801c4c4:	6862      	ldr	r2, [r4, #4]
 801c4c6:	68db      	ldr	r3, [r3, #12]
 801c4c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801c4cc:	6021      	str	r1, [r4, #0]
 801c4ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801c4d2:	bd70      	pop	{r4, r5, r6, pc}
 801c4d4:	08020ab6 	.word	0x08020ab6
 801c4d8:	08020d0c 	.word	0x08020d0c

0801c4dc <__multadd>:
 801c4dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c4e0:	690d      	ldr	r5, [r1, #16]
 801c4e2:	4607      	mov	r7, r0
 801c4e4:	460c      	mov	r4, r1
 801c4e6:	461e      	mov	r6, r3
 801c4e8:	f101 0c14 	add.w	ip, r1, #20
 801c4ec:	2000      	movs	r0, #0
 801c4ee:	f8dc 3000 	ldr.w	r3, [ip]
 801c4f2:	b299      	uxth	r1, r3
 801c4f4:	fb02 6101 	mla	r1, r2, r1, r6
 801c4f8:	0c1e      	lsrs	r6, r3, #16
 801c4fa:	0c0b      	lsrs	r3, r1, #16
 801c4fc:	fb02 3306 	mla	r3, r2, r6, r3
 801c500:	b289      	uxth	r1, r1
 801c502:	3001      	adds	r0, #1
 801c504:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801c508:	4285      	cmp	r5, r0
 801c50a:	f84c 1b04 	str.w	r1, [ip], #4
 801c50e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801c512:	dcec      	bgt.n	801c4ee <__multadd+0x12>
 801c514:	b30e      	cbz	r6, 801c55a <__multadd+0x7e>
 801c516:	68a3      	ldr	r3, [r4, #8]
 801c518:	42ab      	cmp	r3, r5
 801c51a:	dc19      	bgt.n	801c550 <__multadd+0x74>
 801c51c:	6861      	ldr	r1, [r4, #4]
 801c51e:	4638      	mov	r0, r7
 801c520:	3101      	adds	r1, #1
 801c522:	f7ff ff79 	bl	801c418 <_Balloc>
 801c526:	4680      	mov	r8, r0
 801c528:	b928      	cbnz	r0, 801c536 <__multadd+0x5a>
 801c52a:	4602      	mov	r2, r0
 801c52c:	4b0c      	ldr	r3, [pc, #48]	; (801c560 <__multadd+0x84>)
 801c52e:	480d      	ldr	r0, [pc, #52]	; (801c564 <__multadd+0x88>)
 801c530:	21ba      	movs	r1, #186	; 0xba
 801c532:	f7ff f85d 	bl	801b5f0 <__assert_func>
 801c536:	6922      	ldr	r2, [r4, #16]
 801c538:	3202      	adds	r2, #2
 801c53a:	f104 010c 	add.w	r1, r4, #12
 801c53e:	0092      	lsls	r2, r2, #2
 801c540:	300c      	adds	r0, #12
 801c542:	f7ff f846 	bl	801b5d2 <memcpy>
 801c546:	4621      	mov	r1, r4
 801c548:	4638      	mov	r0, r7
 801c54a:	f7ff ffa5 	bl	801c498 <_Bfree>
 801c54e:	4644      	mov	r4, r8
 801c550:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801c554:	3501      	adds	r5, #1
 801c556:	615e      	str	r6, [r3, #20]
 801c558:	6125      	str	r5, [r4, #16]
 801c55a:	4620      	mov	r0, r4
 801c55c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c560:	08020cfb 	.word	0x08020cfb
 801c564:	08020d0c 	.word	0x08020d0c

0801c568 <__hi0bits>:
 801c568:	0c03      	lsrs	r3, r0, #16
 801c56a:	041b      	lsls	r3, r3, #16
 801c56c:	b9d3      	cbnz	r3, 801c5a4 <__hi0bits+0x3c>
 801c56e:	0400      	lsls	r0, r0, #16
 801c570:	2310      	movs	r3, #16
 801c572:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801c576:	bf04      	itt	eq
 801c578:	0200      	lsleq	r0, r0, #8
 801c57a:	3308      	addeq	r3, #8
 801c57c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801c580:	bf04      	itt	eq
 801c582:	0100      	lsleq	r0, r0, #4
 801c584:	3304      	addeq	r3, #4
 801c586:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801c58a:	bf04      	itt	eq
 801c58c:	0080      	lsleq	r0, r0, #2
 801c58e:	3302      	addeq	r3, #2
 801c590:	2800      	cmp	r0, #0
 801c592:	db05      	blt.n	801c5a0 <__hi0bits+0x38>
 801c594:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801c598:	f103 0301 	add.w	r3, r3, #1
 801c59c:	bf08      	it	eq
 801c59e:	2320      	moveq	r3, #32
 801c5a0:	4618      	mov	r0, r3
 801c5a2:	4770      	bx	lr
 801c5a4:	2300      	movs	r3, #0
 801c5a6:	e7e4      	b.n	801c572 <__hi0bits+0xa>

0801c5a8 <__lo0bits>:
 801c5a8:	6803      	ldr	r3, [r0, #0]
 801c5aa:	f013 0207 	ands.w	r2, r3, #7
 801c5ae:	d00c      	beq.n	801c5ca <__lo0bits+0x22>
 801c5b0:	07d9      	lsls	r1, r3, #31
 801c5b2:	d422      	bmi.n	801c5fa <__lo0bits+0x52>
 801c5b4:	079a      	lsls	r2, r3, #30
 801c5b6:	bf49      	itett	mi
 801c5b8:	085b      	lsrmi	r3, r3, #1
 801c5ba:	089b      	lsrpl	r3, r3, #2
 801c5bc:	6003      	strmi	r3, [r0, #0]
 801c5be:	2201      	movmi	r2, #1
 801c5c0:	bf5c      	itt	pl
 801c5c2:	6003      	strpl	r3, [r0, #0]
 801c5c4:	2202      	movpl	r2, #2
 801c5c6:	4610      	mov	r0, r2
 801c5c8:	4770      	bx	lr
 801c5ca:	b299      	uxth	r1, r3
 801c5cc:	b909      	cbnz	r1, 801c5d2 <__lo0bits+0x2a>
 801c5ce:	0c1b      	lsrs	r3, r3, #16
 801c5d0:	2210      	movs	r2, #16
 801c5d2:	b2d9      	uxtb	r1, r3
 801c5d4:	b909      	cbnz	r1, 801c5da <__lo0bits+0x32>
 801c5d6:	3208      	adds	r2, #8
 801c5d8:	0a1b      	lsrs	r3, r3, #8
 801c5da:	0719      	lsls	r1, r3, #28
 801c5dc:	bf04      	itt	eq
 801c5de:	091b      	lsreq	r3, r3, #4
 801c5e0:	3204      	addeq	r2, #4
 801c5e2:	0799      	lsls	r1, r3, #30
 801c5e4:	bf04      	itt	eq
 801c5e6:	089b      	lsreq	r3, r3, #2
 801c5e8:	3202      	addeq	r2, #2
 801c5ea:	07d9      	lsls	r1, r3, #31
 801c5ec:	d403      	bmi.n	801c5f6 <__lo0bits+0x4e>
 801c5ee:	085b      	lsrs	r3, r3, #1
 801c5f0:	f102 0201 	add.w	r2, r2, #1
 801c5f4:	d003      	beq.n	801c5fe <__lo0bits+0x56>
 801c5f6:	6003      	str	r3, [r0, #0]
 801c5f8:	e7e5      	b.n	801c5c6 <__lo0bits+0x1e>
 801c5fa:	2200      	movs	r2, #0
 801c5fc:	e7e3      	b.n	801c5c6 <__lo0bits+0x1e>
 801c5fe:	2220      	movs	r2, #32
 801c600:	e7e1      	b.n	801c5c6 <__lo0bits+0x1e>
	...

0801c604 <__i2b>:
 801c604:	b510      	push	{r4, lr}
 801c606:	460c      	mov	r4, r1
 801c608:	2101      	movs	r1, #1
 801c60a:	f7ff ff05 	bl	801c418 <_Balloc>
 801c60e:	4602      	mov	r2, r0
 801c610:	b928      	cbnz	r0, 801c61e <__i2b+0x1a>
 801c612:	4b05      	ldr	r3, [pc, #20]	; (801c628 <__i2b+0x24>)
 801c614:	4805      	ldr	r0, [pc, #20]	; (801c62c <__i2b+0x28>)
 801c616:	f240 1145 	movw	r1, #325	; 0x145
 801c61a:	f7fe ffe9 	bl	801b5f0 <__assert_func>
 801c61e:	2301      	movs	r3, #1
 801c620:	6144      	str	r4, [r0, #20]
 801c622:	6103      	str	r3, [r0, #16]
 801c624:	bd10      	pop	{r4, pc}
 801c626:	bf00      	nop
 801c628:	08020cfb 	.word	0x08020cfb
 801c62c:	08020d0c 	.word	0x08020d0c

0801c630 <__multiply>:
 801c630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c634:	4691      	mov	r9, r2
 801c636:	690a      	ldr	r2, [r1, #16]
 801c638:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801c63c:	429a      	cmp	r2, r3
 801c63e:	bfb8      	it	lt
 801c640:	460b      	movlt	r3, r1
 801c642:	460c      	mov	r4, r1
 801c644:	bfbc      	itt	lt
 801c646:	464c      	movlt	r4, r9
 801c648:	4699      	movlt	r9, r3
 801c64a:	6927      	ldr	r7, [r4, #16]
 801c64c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801c650:	68a3      	ldr	r3, [r4, #8]
 801c652:	6861      	ldr	r1, [r4, #4]
 801c654:	eb07 060a 	add.w	r6, r7, sl
 801c658:	42b3      	cmp	r3, r6
 801c65a:	b085      	sub	sp, #20
 801c65c:	bfb8      	it	lt
 801c65e:	3101      	addlt	r1, #1
 801c660:	f7ff feda 	bl	801c418 <_Balloc>
 801c664:	b930      	cbnz	r0, 801c674 <__multiply+0x44>
 801c666:	4602      	mov	r2, r0
 801c668:	4b44      	ldr	r3, [pc, #272]	; (801c77c <__multiply+0x14c>)
 801c66a:	4845      	ldr	r0, [pc, #276]	; (801c780 <__multiply+0x150>)
 801c66c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 801c670:	f7fe ffbe 	bl	801b5f0 <__assert_func>
 801c674:	f100 0514 	add.w	r5, r0, #20
 801c678:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801c67c:	462b      	mov	r3, r5
 801c67e:	2200      	movs	r2, #0
 801c680:	4543      	cmp	r3, r8
 801c682:	d321      	bcc.n	801c6c8 <__multiply+0x98>
 801c684:	f104 0314 	add.w	r3, r4, #20
 801c688:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801c68c:	f109 0314 	add.w	r3, r9, #20
 801c690:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801c694:	9202      	str	r2, [sp, #8]
 801c696:	1b3a      	subs	r2, r7, r4
 801c698:	3a15      	subs	r2, #21
 801c69a:	f022 0203 	bic.w	r2, r2, #3
 801c69e:	3204      	adds	r2, #4
 801c6a0:	f104 0115 	add.w	r1, r4, #21
 801c6a4:	428f      	cmp	r7, r1
 801c6a6:	bf38      	it	cc
 801c6a8:	2204      	movcc	r2, #4
 801c6aa:	9201      	str	r2, [sp, #4]
 801c6ac:	9a02      	ldr	r2, [sp, #8]
 801c6ae:	9303      	str	r3, [sp, #12]
 801c6b0:	429a      	cmp	r2, r3
 801c6b2:	d80c      	bhi.n	801c6ce <__multiply+0x9e>
 801c6b4:	2e00      	cmp	r6, #0
 801c6b6:	dd03      	ble.n	801c6c0 <__multiply+0x90>
 801c6b8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801c6bc:	2b00      	cmp	r3, #0
 801c6be:	d05b      	beq.n	801c778 <__multiply+0x148>
 801c6c0:	6106      	str	r6, [r0, #16]
 801c6c2:	b005      	add	sp, #20
 801c6c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c6c8:	f843 2b04 	str.w	r2, [r3], #4
 801c6cc:	e7d8      	b.n	801c680 <__multiply+0x50>
 801c6ce:	f8b3 a000 	ldrh.w	sl, [r3]
 801c6d2:	f1ba 0f00 	cmp.w	sl, #0
 801c6d6:	d024      	beq.n	801c722 <__multiply+0xf2>
 801c6d8:	f104 0e14 	add.w	lr, r4, #20
 801c6dc:	46a9      	mov	r9, r5
 801c6de:	f04f 0c00 	mov.w	ip, #0
 801c6e2:	f85e 2b04 	ldr.w	r2, [lr], #4
 801c6e6:	f8d9 1000 	ldr.w	r1, [r9]
 801c6ea:	fa1f fb82 	uxth.w	fp, r2
 801c6ee:	b289      	uxth	r1, r1
 801c6f0:	fb0a 110b 	mla	r1, sl, fp, r1
 801c6f4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801c6f8:	f8d9 2000 	ldr.w	r2, [r9]
 801c6fc:	4461      	add	r1, ip
 801c6fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801c702:	fb0a c20b 	mla	r2, sl, fp, ip
 801c706:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801c70a:	b289      	uxth	r1, r1
 801c70c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801c710:	4577      	cmp	r7, lr
 801c712:	f849 1b04 	str.w	r1, [r9], #4
 801c716:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801c71a:	d8e2      	bhi.n	801c6e2 <__multiply+0xb2>
 801c71c:	9a01      	ldr	r2, [sp, #4]
 801c71e:	f845 c002 	str.w	ip, [r5, r2]
 801c722:	9a03      	ldr	r2, [sp, #12]
 801c724:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801c728:	3304      	adds	r3, #4
 801c72a:	f1b9 0f00 	cmp.w	r9, #0
 801c72e:	d021      	beq.n	801c774 <__multiply+0x144>
 801c730:	6829      	ldr	r1, [r5, #0]
 801c732:	f104 0c14 	add.w	ip, r4, #20
 801c736:	46ae      	mov	lr, r5
 801c738:	f04f 0a00 	mov.w	sl, #0
 801c73c:	f8bc b000 	ldrh.w	fp, [ip]
 801c740:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801c744:	fb09 220b 	mla	r2, r9, fp, r2
 801c748:	4452      	add	r2, sl
 801c74a:	b289      	uxth	r1, r1
 801c74c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801c750:	f84e 1b04 	str.w	r1, [lr], #4
 801c754:	f85c 1b04 	ldr.w	r1, [ip], #4
 801c758:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801c75c:	f8be 1000 	ldrh.w	r1, [lr]
 801c760:	fb09 110a 	mla	r1, r9, sl, r1
 801c764:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 801c768:	4567      	cmp	r7, ip
 801c76a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801c76e:	d8e5      	bhi.n	801c73c <__multiply+0x10c>
 801c770:	9a01      	ldr	r2, [sp, #4]
 801c772:	50a9      	str	r1, [r5, r2]
 801c774:	3504      	adds	r5, #4
 801c776:	e799      	b.n	801c6ac <__multiply+0x7c>
 801c778:	3e01      	subs	r6, #1
 801c77a:	e79b      	b.n	801c6b4 <__multiply+0x84>
 801c77c:	08020cfb 	.word	0x08020cfb
 801c780:	08020d0c 	.word	0x08020d0c

0801c784 <__pow5mult>:
 801c784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c788:	4615      	mov	r5, r2
 801c78a:	f012 0203 	ands.w	r2, r2, #3
 801c78e:	4606      	mov	r6, r0
 801c790:	460f      	mov	r7, r1
 801c792:	d007      	beq.n	801c7a4 <__pow5mult+0x20>
 801c794:	4c25      	ldr	r4, [pc, #148]	; (801c82c <__pow5mult+0xa8>)
 801c796:	3a01      	subs	r2, #1
 801c798:	2300      	movs	r3, #0
 801c79a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801c79e:	f7ff fe9d 	bl	801c4dc <__multadd>
 801c7a2:	4607      	mov	r7, r0
 801c7a4:	10ad      	asrs	r5, r5, #2
 801c7a6:	d03d      	beq.n	801c824 <__pow5mult+0xa0>
 801c7a8:	69f4      	ldr	r4, [r6, #28]
 801c7aa:	b97c      	cbnz	r4, 801c7cc <__pow5mult+0x48>
 801c7ac:	2010      	movs	r0, #16
 801c7ae:	f7ff fd7f 	bl	801c2b0 <malloc>
 801c7b2:	4602      	mov	r2, r0
 801c7b4:	61f0      	str	r0, [r6, #28]
 801c7b6:	b928      	cbnz	r0, 801c7c4 <__pow5mult+0x40>
 801c7b8:	4b1d      	ldr	r3, [pc, #116]	; (801c830 <__pow5mult+0xac>)
 801c7ba:	481e      	ldr	r0, [pc, #120]	; (801c834 <__pow5mult+0xb0>)
 801c7bc:	f240 11b3 	movw	r1, #435	; 0x1b3
 801c7c0:	f7fe ff16 	bl	801b5f0 <__assert_func>
 801c7c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801c7c8:	6004      	str	r4, [r0, #0]
 801c7ca:	60c4      	str	r4, [r0, #12]
 801c7cc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801c7d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801c7d4:	b94c      	cbnz	r4, 801c7ea <__pow5mult+0x66>
 801c7d6:	f240 2171 	movw	r1, #625	; 0x271
 801c7da:	4630      	mov	r0, r6
 801c7dc:	f7ff ff12 	bl	801c604 <__i2b>
 801c7e0:	2300      	movs	r3, #0
 801c7e2:	f8c8 0008 	str.w	r0, [r8, #8]
 801c7e6:	4604      	mov	r4, r0
 801c7e8:	6003      	str	r3, [r0, #0]
 801c7ea:	f04f 0900 	mov.w	r9, #0
 801c7ee:	07eb      	lsls	r3, r5, #31
 801c7f0:	d50a      	bpl.n	801c808 <__pow5mult+0x84>
 801c7f2:	4639      	mov	r1, r7
 801c7f4:	4622      	mov	r2, r4
 801c7f6:	4630      	mov	r0, r6
 801c7f8:	f7ff ff1a 	bl	801c630 <__multiply>
 801c7fc:	4639      	mov	r1, r7
 801c7fe:	4680      	mov	r8, r0
 801c800:	4630      	mov	r0, r6
 801c802:	f7ff fe49 	bl	801c498 <_Bfree>
 801c806:	4647      	mov	r7, r8
 801c808:	106d      	asrs	r5, r5, #1
 801c80a:	d00b      	beq.n	801c824 <__pow5mult+0xa0>
 801c80c:	6820      	ldr	r0, [r4, #0]
 801c80e:	b938      	cbnz	r0, 801c820 <__pow5mult+0x9c>
 801c810:	4622      	mov	r2, r4
 801c812:	4621      	mov	r1, r4
 801c814:	4630      	mov	r0, r6
 801c816:	f7ff ff0b 	bl	801c630 <__multiply>
 801c81a:	6020      	str	r0, [r4, #0]
 801c81c:	f8c0 9000 	str.w	r9, [r0]
 801c820:	4604      	mov	r4, r0
 801c822:	e7e4      	b.n	801c7ee <__pow5mult+0x6a>
 801c824:	4638      	mov	r0, r7
 801c826:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c82a:	bf00      	nop
 801c82c:	08020e58 	.word	0x08020e58
 801c830:	08020ab6 	.word	0x08020ab6
 801c834:	08020d0c 	.word	0x08020d0c

0801c838 <__lshift>:
 801c838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c83c:	460c      	mov	r4, r1
 801c83e:	6849      	ldr	r1, [r1, #4]
 801c840:	6923      	ldr	r3, [r4, #16]
 801c842:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801c846:	68a3      	ldr	r3, [r4, #8]
 801c848:	4607      	mov	r7, r0
 801c84a:	4691      	mov	r9, r2
 801c84c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801c850:	f108 0601 	add.w	r6, r8, #1
 801c854:	42b3      	cmp	r3, r6
 801c856:	db0b      	blt.n	801c870 <__lshift+0x38>
 801c858:	4638      	mov	r0, r7
 801c85a:	f7ff fddd 	bl	801c418 <_Balloc>
 801c85e:	4605      	mov	r5, r0
 801c860:	b948      	cbnz	r0, 801c876 <__lshift+0x3e>
 801c862:	4602      	mov	r2, r0
 801c864:	4b28      	ldr	r3, [pc, #160]	; (801c908 <__lshift+0xd0>)
 801c866:	4829      	ldr	r0, [pc, #164]	; (801c90c <__lshift+0xd4>)
 801c868:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 801c86c:	f7fe fec0 	bl	801b5f0 <__assert_func>
 801c870:	3101      	adds	r1, #1
 801c872:	005b      	lsls	r3, r3, #1
 801c874:	e7ee      	b.n	801c854 <__lshift+0x1c>
 801c876:	2300      	movs	r3, #0
 801c878:	f100 0114 	add.w	r1, r0, #20
 801c87c:	f100 0210 	add.w	r2, r0, #16
 801c880:	4618      	mov	r0, r3
 801c882:	4553      	cmp	r3, sl
 801c884:	db33      	blt.n	801c8ee <__lshift+0xb6>
 801c886:	6920      	ldr	r0, [r4, #16]
 801c888:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801c88c:	f104 0314 	add.w	r3, r4, #20
 801c890:	f019 091f 	ands.w	r9, r9, #31
 801c894:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801c898:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801c89c:	d02b      	beq.n	801c8f6 <__lshift+0xbe>
 801c89e:	f1c9 0e20 	rsb	lr, r9, #32
 801c8a2:	468a      	mov	sl, r1
 801c8a4:	2200      	movs	r2, #0
 801c8a6:	6818      	ldr	r0, [r3, #0]
 801c8a8:	fa00 f009 	lsl.w	r0, r0, r9
 801c8ac:	4310      	orrs	r0, r2
 801c8ae:	f84a 0b04 	str.w	r0, [sl], #4
 801c8b2:	f853 2b04 	ldr.w	r2, [r3], #4
 801c8b6:	459c      	cmp	ip, r3
 801c8b8:	fa22 f20e 	lsr.w	r2, r2, lr
 801c8bc:	d8f3      	bhi.n	801c8a6 <__lshift+0x6e>
 801c8be:	ebac 0304 	sub.w	r3, ip, r4
 801c8c2:	3b15      	subs	r3, #21
 801c8c4:	f023 0303 	bic.w	r3, r3, #3
 801c8c8:	3304      	adds	r3, #4
 801c8ca:	f104 0015 	add.w	r0, r4, #21
 801c8ce:	4584      	cmp	ip, r0
 801c8d0:	bf38      	it	cc
 801c8d2:	2304      	movcc	r3, #4
 801c8d4:	50ca      	str	r2, [r1, r3]
 801c8d6:	b10a      	cbz	r2, 801c8dc <__lshift+0xa4>
 801c8d8:	f108 0602 	add.w	r6, r8, #2
 801c8dc:	3e01      	subs	r6, #1
 801c8de:	4638      	mov	r0, r7
 801c8e0:	612e      	str	r6, [r5, #16]
 801c8e2:	4621      	mov	r1, r4
 801c8e4:	f7ff fdd8 	bl	801c498 <_Bfree>
 801c8e8:	4628      	mov	r0, r5
 801c8ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c8ee:	f842 0f04 	str.w	r0, [r2, #4]!
 801c8f2:	3301      	adds	r3, #1
 801c8f4:	e7c5      	b.n	801c882 <__lshift+0x4a>
 801c8f6:	3904      	subs	r1, #4
 801c8f8:	f853 2b04 	ldr.w	r2, [r3], #4
 801c8fc:	f841 2f04 	str.w	r2, [r1, #4]!
 801c900:	459c      	cmp	ip, r3
 801c902:	d8f9      	bhi.n	801c8f8 <__lshift+0xc0>
 801c904:	e7ea      	b.n	801c8dc <__lshift+0xa4>
 801c906:	bf00      	nop
 801c908:	08020cfb 	.word	0x08020cfb
 801c90c:	08020d0c 	.word	0x08020d0c

0801c910 <__mcmp>:
 801c910:	b530      	push	{r4, r5, lr}
 801c912:	6902      	ldr	r2, [r0, #16]
 801c914:	690c      	ldr	r4, [r1, #16]
 801c916:	1b12      	subs	r2, r2, r4
 801c918:	d10e      	bne.n	801c938 <__mcmp+0x28>
 801c91a:	f100 0314 	add.w	r3, r0, #20
 801c91e:	3114      	adds	r1, #20
 801c920:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801c924:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801c928:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801c92c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801c930:	42a5      	cmp	r5, r4
 801c932:	d003      	beq.n	801c93c <__mcmp+0x2c>
 801c934:	d305      	bcc.n	801c942 <__mcmp+0x32>
 801c936:	2201      	movs	r2, #1
 801c938:	4610      	mov	r0, r2
 801c93a:	bd30      	pop	{r4, r5, pc}
 801c93c:	4283      	cmp	r3, r0
 801c93e:	d3f3      	bcc.n	801c928 <__mcmp+0x18>
 801c940:	e7fa      	b.n	801c938 <__mcmp+0x28>
 801c942:	f04f 32ff 	mov.w	r2, #4294967295
 801c946:	e7f7      	b.n	801c938 <__mcmp+0x28>

0801c948 <__mdiff>:
 801c948:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c94c:	460c      	mov	r4, r1
 801c94e:	4606      	mov	r6, r0
 801c950:	4611      	mov	r1, r2
 801c952:	4620      	mov	r0, r4
 801c954:	4690      	mov	r8, r2
 801c956:	f7ff ffdb 	bl	801c910 <__mcmp>
 801c95a:	1e05      	subs	r5, r0, #0
 801c95c:	d110      	bne.n	801c980 <__mdiff+0x38>
 801c95e:	4629      	mov	r1, r5
 801c960:	4630      	mov	r0, r6
 801c962:	f7ff fd59 	bl	801c418 <_Balloc>
 801c966:	b930      	cbnz	r0, 801c976 <__mdiff+0x2e>
 801c968:	4b3a      	ldr	r3, [pc, #232]	; (801ca54 <__mdiff+0x10c>)
 801c96a:	4602      	mov	r2, r0
 801c96c:	f240 2137 	movw	r1, #567	; 0x237
 801c970:	4839      	ldr	r0, [pc, #228]	; (801ca58 <__mdiff+0x110>)
 801c972:	f7fe fe3d 	bl	801b5f0 <__assert_func>
 801c976:	2301      	movs	r3, #1
 801c978:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801c97c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c980:	bfa4      	itt	ge
 801c982:	4643      	movge	r3, r8
 801c984:	46a0      	movge	r8, r4
 801c986:	4630      	mov	r0, r6
 801c988:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801c98c:	bfa6      	itte	ge
 801c98e:	461c      	movge	r4, r3
 801c990:	2500      	movge	r5, #0
 801c992:	2501      	movlt	r5, #1
 801c994:	f7ff fd40 	bl	801c418 <_Balloc>
 801c998:	b920      	cbnz	r0, 801c9a4 <__mdiff+0x5c>
 801c99a:	4b2e      	ldr	r3, [pc, #184]	; (801ca54 <__mdiff+0x10c>)
 801c99c:	4602      	mov	r2, r0
 801c99e:	f240 2145 	movw	r1, #581	; 0x245
 801c9a2:	e7e5      	b.n	801c970 <__mdiff+0x28>
 801c9a4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801c9a8:	6926      	ldr	r6, [r4, #16]
 801c9aa:	60c5      	str	r5, [r0, #12]
 801c9ac:	f104 0914 	add.w	r9, r4, #20
 801c9b0:	f108 0514 	add.w	r5, r8, #20
 801c9b4:	f100 0e14 	add.w	lr, r0, #20
 801c9b8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801c9bc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801c9c0:	f108 0210 	add.w	r2, r8, #16
 801c9c4:	46f2      	mov	sl, lr
 801c9c6:	2100      	movs	r1, #0
 801c9c8:	f859 3b04 	ldr.w	r3, [r9], #4
 801c9cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801c9d0:	fa11 f88b 	uxtah	r8, r1, fp
 801c9d4:	b299      	uxth	r1, r3
 801c9d6:	0c1b      	lsrs	r3, r3, #16
 801c9d8:	eba8 0801 	sub.w	r8, r8, r1
 801c9dc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801c9e0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801c9e4:	fa1f f888 	uxth.w	r8, r8
 801c9e8:	1419      	asrs	r1, r3, #16
 801c9ea:	454e      	cmp	r6, r9
 801c9ec:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801c9f0:	f84a 3b04 	str.w	r3, [sl], #4
 801c9f4:	d8e8      	bhi.n	801c9c8 <__mdiff+0x80>
 801c9f6:	1b33      	subs	r3, r6, r4
 801c9f8:	3b15      	subs	r3, #21
 801c9fa:	f023 0303 	bic.w	r3, r3, #3
 801c9fe:	3304      	adds	r3, #4
 801ca00:	3415      	adds	r4, #21
 801ca02:	42a6      	cmp	r6, r4
 801ca04:	bf38      	it	cc
 801ca06:	2304      	movcc	r3, #4
 801ca08:	441d      	add	r5, r3
 801ca0a:	4473      	add	r3, lr
 801ca0c:	469e      	mov	lr, r3
 801ca0e:	462e      	mov	r6, r5
 801ca10:	4566      	cmp	r6, ip
 801ca12:	d30e      	bcc.n	801ca32 <__mdiff+0xea>
 801ca14:	f10c 0203 	add.w	r2, ip, #3
 801ca18:	1b52      	subs	r2, r2, r5
 801ca1a:	f022 0203 	bic.w	r2, r2, #3
 801ca1e:	3d03      	subs	r5, #3
 801ca20:	45ac      	cmp	ip, r5
 801ca22:	bf38      	it	cc
 801ca24:	2200      	movcc	r2, #0
 801ca26:	4413      	add	r3, r2
 801ca28:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801ca2c:	b17a      	cbz	r2, 801ca4e <__mdiff+0x106>
 801ca2e:	6107      	str	r7, [r0, #16]
 801ca30:	e7a4      	b.n	801c97c <__mdiff+0x34>
 801ca32:	f856 8b04 	ldr.w	r8, [r6], #4
 801ca36:	fa11 f288 	uxtah	r2, r1, r8
 801ca3a:	1414      	asrs	r4, r2, #16
 801ca3c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801ca40:	b292      	uxth	r2, r2
 801ca42:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801ca46:	f84e 2b04 	str.w	r2, [lr], #4
 801ca4a:	1421      	asrs	r1, r4, #16
 801ca4c:	e7e0      	b.n	801ca10 <__mdiff+0xc8>
 801ca4e:	3f01      	subs	r7, #1
 801ca50:	e7ea      	b.n	801ca28 <__mdiff+0xe0>
 801ca52:	bf00      	nop
 801ca54:	08020cfb 	.word	0x08020cfb
 801ca58:	08020d0c 	.word	0x08020d0c

0801ca5c <__d2b>:
 801ca5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801ca60:	460f      	mov	r7, r1
 801ca62:	2101      	movs	r1, #1
 801ca64:	ec59 8b10 	vmov	r8, r9, d0
 801ca68:	4616      	mov	r6, r2
 801ca6a:	f7ff fcd5 	bl	801c418 <_Balloc>
 801ca6e:	4604      	mov	r4, r0
 801ca70:	b930      	cbnz	r0, 801ca80 <__d2b+0x24>
 801ca72:	4602      	mov	r2, r0
 801ca74:	4b24      	ldr	r3, [pc, #144]	; (801cb08 <__d2b+0xac>)
 801ca76:	4825      	ldr	r0, [pc, #148]	; (801cb0c <__d2b+0xb0>)
 801ca78:	f240 310f 	movw	r1, #783	; 0x30f
 801ca7c:	f7fe fdb8 	bl	801b5f0 <__assert_func>
 801ca80:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801ca84:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801ca88:	bb2d      	cbnz	r5, 801cad6 <__d2b+0x7a>
 801ca8a:	9301      	str	r3, [sp, #4]
 801ca8c:	f1b8 0300 	subs.w	r3, r8, #0
 801ca90:	d026      	beq.n	801cae0 <__d2b+0x84>
 801ca92:	4668      	mov	r0, sp
 801ca94:	9300      	str	r3, [sp, #0]
 801ca96:	f7ff fd87 	bl	801c5a8 <__lo0bits>
 801ca9a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801ca9e:	b1e8      	cbz	r0, 801cadc <__d2b+0x80>
 801caa0:	f1c0 0320 	rsb	r3, r0, #32
 801caa4:	fa02 f303 	lsl.w	r3, r2, r3
 801caa8:	430b      	orrs	r3, r1
 801caaa:	40c2      	lsrs	r2, r0
 801caac:	6163      	str	r3, [r4, #20]
 801caae:	9201      	str	r2, [sp, #4]
 801cab0:	9b01      	ldr	r3, [sp, #4]
 801cab2:	61a3      	str	r3, [r4, #24]
 801cab4:	2b00      	cmp	r3, #0
 801cab6:	bf14      	ite	ne
 801cab8:	2202      	movne	r2, #2
 801caba:	2201      	moveq	r2, #1
 801cabc:	6122      	str	r2, [r4, #16]
 801cabe:	b1bd      	cbz	r5, 801caf0 <__d2b+0x94>
 801cac0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801cac4:	4405      	add	r5, r0
 801cac6:	603d      	str	r5, [r7, #0]
 801cac8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801cacc:	6030      	str	r0, [r6, #0]
 801cace:	4620      	mov	r0, r4
 801cad0:	b003      	add	sp, #12
 801cad2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801cad6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801cada:	e7d6      	b.n	801ca8a <__d2b+0x2e>
 801cadc:	6161      	str	r1, [r4, #20]
 801cade:	e7e7      	b.n	801cab0 <__d2b+0x54>
 801cae0:	a801      	add	r0, sp, #4
 801cae2:	f7ff fd61 	bl	801c5a8 <__lo0bits>
 801cae6:	9b01      	ldr	r3, [sp, #4]
 801cae8:	6163      	str	r3, [r4, #20]
 801caea:	3020      	adds	r0, #32
 801caec:	2201      	movs	r2, #1
 801caee:	e7e5      	b.n	801cabc <__d2b+0x60>
 801caf0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801caf4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801caf8:	6038      	str	r0, [r7, #0]
 801cafa:	6918      	ldr	r0, [r3, #16]
 801cafc:	f7ff fd34 	bl	801c568 <__hi0bits>
 801cb00:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801cb04:	e7e2      	b.n	801cacc <__d2b+0x70>
 801cb06:	bf00      	nop
 801cb08:	08020cfb 	.word	0x08020cfb
 801cb0c:	08020d0c 	.word	0x08020d0c

0801cb10 <__sfputc_r>:
 801cb10:	6893      	ldr	r3, [r2, #8]
 801cb12:	3b01      	subs	r3, #1
 801cb14:	2b00      	cmp	r3, #0
 801cb16:	b410      	push	{r4}
 801cb18:	6093      	str	r3, [r2, #8]
 801cb1a:	da08      	bge.n	801cb2e <__sfputc_r+0x1e>
 801cb1c:	6994      	ldr	r4, [r2, #24]
 801cb1e:	42a3      	cmp	r3, r4
 801cb20:	db01      	blt.n	801cb26 <__sfputc_r+0x16>
 801cb22:	290a      	cmp	r1, #10
 801cb24:	d103      	bne.n	801cb2e <__sfputc_r+0x1e>
 801cb26:	f85d 4b04 	ldr.w	r4, [sp], #4
 801cb2a:	f7fe bc22 	b.w	801b372 <__swbuf_r>
 801cb2e:	6813      	ldr	r3, [r2, #0]
 801cb30:	1c58      	adds	r0, r3, #1
 801cb32:	6010      	str	r0, [r2, #0]
 801cb34:	7019      	strb	r1, [r3, #0]
 801cb36:	4608      	mov	r0, r1
 801cb38:	f85d 4b04 	ldr.w	r4, [sp], #4
 801cb3c:	4770      	bx	lr

0801cb3e <__sfputs_r>:
 801cb3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cb40:	4606      	mov	r6, r0
 801cb42:	460f      	mov	r7, r1
 801cb44:	4614      	mov	r4, r2
 801cb46:	18d5      	adds	r5, r2, r3
 801cb48:	42ac      	cmp	r4, r5
 801cb4a:	d101      	bne.n	801cb50 <__sfputs_r+0x12>
 801cb4c:	2000      	movs	r0, #0
 801cb4e:	e007      	b.n	801cb60 <__sfputs_r+0x22>
 801cb50:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cb54:	463a      	mov	r2, r7
 801cb56:	4630      	mov	r0, r6
 801cb58:	f7ff ffda 	bl	801cb10 <__sfputc_r>
 801cb5c:	1c43      	adds	r3, r0, #1
 801cb5e:	d1f3      	bne.n	801cb48 <__sfputs_r+0xa>
 801cb60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801cb64 <_vfiprintf_r>:
 801cb64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cb68:	460d      	mov	r5, r1
 801cb6a:	b09d      	sub	sp, #116	; 0x74
 801cb6c:	4614      	mov	r4, r2
 801cb6e:	4698      	mov	r8, r3
 801cb70:	4606      	mov	r6, r0
 801cb72:	b118      	cbz	r0, 801cb7c <_vfiprintf_r+0x18>
 801cb74:	6a03      	ldr	r3, [r0, #32]
 801cb76:	b90b      	cbnz	r3, 801cb7c <_vfiprintf_r+0x18>
 801cb78:	f7fe fb14 	bl	801b1a4 <__sinit>
 801cb7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801cb7e:	07d9      	lsls	r1, r3, #31
 801cb80:	d405      	bmi.n	801cb8e <_vfiprintf_r+0x2a>
 801cb82:	89ab      	ldrh	r3, [r5, #12]
 801cb84:	059a      	lsls	r2, r3, #22
 801cb86:	d402      	bmi.n	801cb8e <_vfiprintf_r+0x2a>
 801cb88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801cb8a:	f7fe fd20 	bl	801b5ce <__retarget_lock_acquire_recursive>
 801cb8e:	89ab      	ldrh	r3, [r5, #12]
 801cb90:	071b      	lsls	r3, r3, #28
 801cb92:	d501      	bpl.n	801cb98 <_vfiprintf_r+0x34>
 801cb94:	692b      	ldr	r3, [r5, #16]
 801cb96:	b99b      	cbnz	r3, 801cbc0 <_vfiprintf_r+0x5c>
 801cb98:	4629      	mov	r1, r5
 801cb9a:	4630      	mov	r0, r6
 801cb9c:	f7fe fc26 	bl	801b3ec <__swsetup_r>
 801cba0:	b170      	cbz	r0, 801cbc0 <_vfiprintf_r+0x5c>
 801cba2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801cba4:	07dc      	lsls	r4, r3, #31
 801cba6:	d504      	bpl.n	801cbb2 <_vfiprintf_r+0x4e>
 801cba8:	f04f 30ff 	mov.w	r0, #4294967295
 801cbac:	b01d      	add	sp, #116	; 0x74
 801cbae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cbb2:	89ab      	ldrh	r3, [r5, #12]
 801cbb4:	0598      	lsls	r0, r3, #22
 801cbb6:	d4f7      	bmi.n	801cba8 <_vfiprintf_r+0x44>
 801cbb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801cbba:	f7fe fd09 	bl	801b5d0 <__retarget_lock_release_recursive>
 801cbbe:	e7f3      	b.n	801cba8 <_vfiprintf_r+0x44>
 801cbc0:	2300      	movs	r3, #0
 801cbc2:	9309      	str	r3, [sp, #36]	; 0x24
 801cbc4:	2320      	movs	r3, #32
 801cbc6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801cbca:	f8cd 800c 	str.w	r8, [sp, #12]
 801cbce:	2330      	movs	r3, #48	; 0x30
 801cbd0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801cd84 <_vfiprintf_r+0x220>
 801cbd4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801cbd8:	f04f 0901 	mov.w	r9, #1
 801cbdc:	4623      	mov	r3, r4
 801cbde:	469a      	mov	sl, r3
 801cbe0:	f813 2b01 	ldrb.w	r2, [r3], #1
 801cbe4:	b10a      	cbz	r2, 801cbea <_vfiprintf_r+0x86>
 801cbe6:	2a25      	cmp	r2, #37	; 0x25
 801cbe8:	d1f9      	bne.n	801cbde <_vfiprintf_r+0x7a>
 801cbea:	ebba 0b04 	subs.w	fp, sl, r4
 801cbee:	d00b      	beq.n	801cc08 <_vfiprintf_r+0xa4>
 801cbf0:	465b      	mov	r3, fp
 801cbf2:	4622      	mov	r2, r4
 801cbf4:	4629      	mov	r1, r5
 801cbf6:	4630      	mov	r0, r6
 801cbf8:	f7ff ffa1 	bl	801cb3e <__sfputs_r>
 801cbfc:	3001      	adds	r0, #1
 801cbfe:	f000 80a9 	beq.w	801cd54 <_vfiprintf_r+0x1f0>
 801cc02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801cc04:	445a      	add	r2, fp
 801cc06:	9209      	str	r2, [sp, #36]	; 0x24
 801cc08:	f89a 3000 	ldrb.w	r3, [sl]
 801cc0c:	2b00      	cmp	r3, #0
 801cc0e:	f000 80a1 	beq.w	801cd54 <_vfiprintf_r+0x1f0>
 801cc12:	2300      	movs	r3, #0
 801cc14:	f04f 32ff 	mov.w	r2, #4294967295
 801cc18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801cc1c:	f10a 0a01 	add.w	sl, sl, #1
 801cc20:	9304      	str	r3, [sp, #16]
 801cc22:	9307      	str	r3, [sp, #28]
 801cc24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801cc28:	931a      	str	r3, [sp, #104]	; 0x68
 801cc2a:	4654      	mov	r4, sl
 801cc2c:	2205      	movs	r2, #5
 801cc2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cc32:	4854      	ldr	r0, [pc, #336]	; (801cd84 <_vfiprintf_r+0x220>)
 801cc34:	f7e5 f964 	bl	8001f00 <memchr>
 801cc38:	9a04      	ldr	r2, [sp, #16]
 801cc3a:	b9d8      	cbnz	r0, 801cc74 <_vfiprintf_r+0x110>
 801cc3c:	06d1      	lsls	r1, r2, #27
 801cc3e:	bf44      	itt	mi
 801cc40:	2320      	movmi	r3, #32
 801cc42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801cc46:	0713      	lsls	r3, r2, #28
 801cc48:	bf44      	itt	mi
 801cc4a:	232b      	movmi	r3, #43	; 0x2b
 801cc4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801cc50:	f89a 3000 	ldrb.w	r3, [sl]
 801cc54:	2b2a      	cmp	r3, #42	; 0x2a
 801cc56:	d015      	beq.n	801cc84 <_vfiprintf_r+0x120>
 801cc58:	9a07      	ldr	r2, [sp, #28]
 801cc5a:	4654      	mov	r4, sl
 801cc5c:	2000      	movs	r0, #0
 801cc5e:	f04f 0c0a 	mov.w	ip, #10
 801cc62:	4621      	mov	r1, r4
 801cc64:	f811 3b01 	ldrb.w	r3, [r1], #1
 801cc68:	3b30      	subs	r3, #48	; 0x30
 801cc6a:	2b09      	cmp	r3, #9
 801cc6c:	d94d      	bls.n	801cd0a <_vfiprintf_r+0x1a6>
 801cc6e:	b1b0      	cbz	r0, 801cc9e <_vfiprintf_r+0x13a>
 801cc70:	9207      	str	r2, [sp, #28]
 801cc72:	e014      	b.n	801cc9e <_vfiprintf_r+0x13a>
 801cc74:	eba0 0308 	sub.w	r3, r0, r8
 801cc78:	fa09 f303 	lsl.w	r3, r9, r3
 801cc7c:	4313      	orrs	r3, r2
 801cc7e:	9304      	str	r3, [sp, #16]
 801cc80:	46a2      	mov	sl, r4
 801cc82:	e7d2      	b.n	801cc2a <_vfiprintf_r+0xc6>
 801cc84:	9b03      	ldr	r3, [sp, #12]
 801cc86:	1d19      	adds	r1, r3, #4
 801cc88:	681b      	ldr	r3, [r3, #0]
 801cc8a:	9103      	str	r1, [sp, #12]
 801cc8c:	2b00      	cmp	r3, #0
 801cc8e:	bfbb      	ittet	lt
 801cc90:	425b      	neglt	r3, r3
 801cc92:	f042 0202 	orrlt.w	r2, r2, #2
 801cc96:	9307      	strge	r3, [sp, #28]
 801cc98:	9307      	strlt	r3, [sp, #28]
 801cc9a:	bfb8      	it	lt
 801cc9c:	9204      	strlt	r2, [sp, #16]
 801cc9e:	7823      	ldrb	r3, [r4, #0]
 801cca0:	2b2e      	cmp	r3, #46	; 0x2e
 801cca2:	d10c      	bne.n	801ccbe <_vfiprintf_r+0x15a>
 801cca4:	7863      	ldrb	r3, [r4, #1]
 801cca6:	2b2a      	cmp	r3, #42	; 0x2a
 801cca8:	d134      	bne.n	801cd14 <_vfiprintf_r+0x1b0>
 801ccaa:	9b03      	ldr	r3, [sp, #12]
 801ccac:	1d1a      	adds	r2, r3, #4
 801ccae:	681b      	ldr	r3, [r3, #0]
 801ccb0:	9203      	str	r2, [sp, #12]
 801ccb2:	2b00      	cmp	r3, #0
 801ccb4:	bfb8      	it	lt
 801ccb6:	f04f 33ff 	movlt.w	r3, #4294967295
 801ccba:	3402      	adds	r4, #2
 801ccbc:	9305      	str	r3, [sp, #20]
 801ccbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801cd94 <_vfiprintf_r+0x230>
 801ccc2:	7821      	ldrb	r1, [r4, #0]
 801ccc4:	2203      	movs	r2, #3
 801ccc6:	4650      	mov	r0, sl
 801ccc8:	f7e5 f91a 	bl	8001f00 <memchr>
 801cccc:	b138      	cbz	r0, 801ccde <_vfiprintf_r+0x17a>
 801ccce:	9b04      	ldr	r3, [sp, #16]
 801ccd0:	eba0 000a 	sub.w	r0, r0, sl
 801ccd4:	2240      	movs	r2, #64	; 0x40
 801ccd6:	4082      	lsls	r2, r0
 801ccd8:	4313      	orrs	r3, r2
 801ccda:	3401      	adds	r4, #1
 801ccdc:	9304      	str	r3, [sp, #16]
 801ccde:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cce2:	4829      	ldr	r0, [pc, #164]	; (801cd88 <_vfiprintf_r+0x224>)
 801cce4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801cce8:	2206      	movs	r2, #6
 801ccea:	f7e5 f909 	bl	8001f00 <memchr>
 801ccee:	2800      	cmp	r0, #0
 801ccf0:	d03f      	beq.n	801cd72 <_vfiprintf_r+0x20e>
 801ccf2:	4b26      	ldr	r3, [pc, #152]	; (801cd8c <_vfiprintf_r+0x228>)
 801ccf4:	bb1b      	cbnz	r3, 801cd3e <_vfiprintf_r+0x1da>
 801ccf6:	9b03      	ldr	r3, [sp, #12]
 801ccf8:	3307      	adds	r3, #7
 801ccfa:	f023 0307 	bic.w	r3, r3, #7
 801ccfe:	3308      	adds	r3, #8
 801cd00:	9303      	str	r3, [sp, #12]
 801cd02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cd04:	443b      	add	r3, r7
 801cd06:	9309      	str	r3, [sp, #36]	; 0x24
 801cd08:	e768      	b.n	801cbdc <_vfiprintf_r+0x78>
 801cd0a:	fb0c 3202 	mla	r2, ip, r2, r3
 801cd0e:	460c      	mov	r4, r1
 801cd10:	2001      	movs	r0, #1
 801cd12:	e7a6      	b.n	801cc62 <_vfiprintf_r+0xfe>
 801cd14:	2300      	movs	r3, #0
 801cd16:	3401      	adds	r4, #1
 801cd18:	9305      	str	r3, [sp, #20]
 801cd1a:	4619      	mov	r1, r3
 801cd1c:	f04f 0c0a 	mov.w	ip, #10
 801cd20:	4620      	mov	r0, r4
 801cd22:	f810 2b01 	ldrb.w	r2, [r0], #1
 801cd26:	3a30      	subs	r2, #48	; 0x30
 801cd28:	2a09      	cmp	r2, #9
 801cd2a:	d903      	bls.n	801cd34 <_vfiprintf_r+0x1d0>
 801cd2c:	2b00      	cmp	r3, #0
 801cd2e:	d0c6      	beq.n	801ccbe <_vfiprintf_r+0x15a>
 801cd30:	9105      	str	r1, [sp, #20]
 801cd32:	e7c4      	b.n	801ccbe <_vfiprintf_r+0x15a>
 801cd34:	fb0c 2101 	mla	r1, ip, r1, r2
 801cd38:	4604      	mov	r4, r0
 801cd3a:	2301      	movs	r3, #1
 801cd3c:	e7f0      	b.n	801cd20 <_vfiprintf_r+0x1bc>
 801cd3e:	ab03      	add	r3, sp, #12
 801cd40:	9300      	str	r3, [sp, #0]
 801cd42:	462a      	mov	r2, r5
 801cd44:	4b12      	ldr	r3, [pc, #72]	; (801cd90 <_vfiprintf_r+0x22c>)
 801cd46:	a904      	add	r1, sp, #16
 801cd48:	4630      	mov	r0, r6
 801cd4a:	f7fd fdf5 	bl	801a938 <_printf_float>
 801cd4e:	4607      	mov	r7, r0
 801cd50:	1c78      	adds	r0, r7, #1
 801cd52:	d1d6      	bne.n	801cd02 <_vfiprintf_r+0x19e>
 801cd54:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801cd56:	07d9      	lsls	r1, r3, #31
 801cd58:	d405      	bmi.n	801cd66 <_vfiprintf_r+0x202>
 801cd5a:	89ab      	ldrh	r3, [r5, #12]
 801cd5c:	059a      	lsls	r2, r3, #22
 801cd5e:	d402      	bmi.n	801cd66 <_vfiprintf_r+0x202>
 801cd60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801cd62:	f7fe fc35 	bl	801b5d0 <__retarget_lock_release_recursive>
 801cd66:	89ab      	ldrh	r3, [r5, #12]
 801cd68:	065b      	lsls	r3, r3, #25
 801cd6a:	f53f af1d 	bmi.w	801cba8 <_vfiprintf_r+0x44>
 801cd6e:	9809      	ldr	r0, [sp, #36]	; 0x24
 801cd70:	e71c      	b.n	801cbac <_vfiprintf_r+0x48>
 801cd72:	ab03      	add	r3, sp, #12
 801cd74:	9300      	str	r3, [sp, #0]
 801cd76:	462a      	mov	r2, r5
 801cd78:	4b05      	ldr	r3, [pc, #20]	; (801cd90 <_vfiprintf_r+0x22c>)
 801cd7a:	a904      	add	r1, sp, #16
 801cd7c:	4630      	mov	r0, r6
 801cd7e:	f7fe f863 	bl	801ae48 <_printf_i>
 801cd82:	e7e4      	b.n	801cd4e <_vfiprintf_r+0x1ea>
 801cd84:	08020e64 	.word	0x08020e64
 801cd88:	08020e6e 	.word	0x08020e6e
 801cd8c:	0801a939 	.word	0x0801a939
 801cd90:	0801cb3f 	.word	0x0801cb3f
 801cd94:	08020e6a 	.word	0x08020e6a

0801cd98 <__sflush_r>:
 801cd98:	898a      	ldrh	r2, [r1, #12]
 801cd9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cd9e:	4605      	mov	r5, r0
 801cda0:	0710      	lsls	r0, r2, #28
 801cda2:	460c      	mov	r4, r1
 801cda4:	d458      	bmi.n	801ce58 <__sflush_r+0xc0>
 801cda6:	684b      	ldr	r3, [r1, #4]
 801cda8:	2b00      	cmp	r3, #0
 801cdaa:	dc05      	bgt.n	801cdb8 <__sflush_r+0x20>
 801cdac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801cdae:	2b00      	cmp	r3, #0
 801cdb0:	dc02      	bgt.n	801cdb8 <__sflush_r+0x20>
 801cdb2:	2000      	movs	r0, #0
 801cdb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cdb8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801cdba:	2e00      	cmp	r6, #0
 801cdbc:	d0f9      	beq.n	801cdb2 <__sflush_r+0x1a>
 801cdbe:	2300      	movs	r3, #0
 801cdc0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801cdc4:	682f      	ldr	r7, [r5, #0]
 801cdc6:	6a21      	ldr	r1, [r4, #32]
 801cdc8:	602b      	str	r3, [r5, #0]
 801cdca:	d032      	beq.n	801ce32 <__sflush_r+0x9a>
 801cdcc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801cdce:	89a3      	ldrh	r3, [r4, #12]
 801cdd0:	075a      	lsls	r2, r3, #29
 801cdd2:	d505      	bpl.n	801cde0 <__sflush_r+0x48>
 801cdd4:	6863      	ldr	r3, [r4, #4]
 801cdd6:	1ac0      	subs	r0, r0, r3
 801cdd8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801cdda:	b10b      	cbz	r3, 801cde0 <__sflush_r+0x48>
 801cddc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801cdde:	1ac0      	subs	r0, r0, r3
 801cde0:	2300      	movs	r3, #0
 801cde2:	4602      	mov	r2, r0
 801cde4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801cde6:	6a21      	ldr	r1, [r4, #32]
 801cde8:	4628      	mov	r0, r5
 801cdea:	47b0      	blx	r6
 801cdec:	1c43      	adds	r3, r0, #1
 801cdee:	89a3      	ldrh	r3, [r4, #12]
 801cdf0:	d106      	bne.n	801ce00 <__sflush_r+0x68>
 801cdf2:	6829      	ldr	r1, [r5, #0]
 801cdf4:	291d      	cmp	r1, #29
 801cdf6:	d82b      	bhi.n	801ce50 <__sflush_r+0xb8>
 801cdf8:	4a29      	ldr	r2, [pc, #164]	; (801cea0 <__sflush_r+0x108>)
 801cdfa:	410a      	asrs	r2, r1
 801cdfc:	07d6      	lsls	r6, r2, #31
 801cdfe:	d427      	bmi.n	801ce50 <__sflush_r+0xb8>
 801ce00:	2200      	movs	r2, #0
 801ce02:	6062      	str	r2, [r4, #4]
 801ce04:	04d9      	lsls	r1, r3, #19
 801ce06:	6922      	ldr	r2, [r4, #16]
 801ce08:	6022      	str	r2, [r4, #0]
 801ce0a:	d504      	bpl.n	801ce16 <__sflush_r+0x7e>
 801ce0c:	1c42      	adds	r2, r0, #1
 801ce0e:	d101      	bne.n	801ce14 <__sflush_r+0x7c>
 801ce10:	682b      	ldr	r3, [r5, #0]
 801ce12:	b903      	cbnz	r3, 801ce16 <__sflush_r+0x7e>
 801ce14:	6560      	str	r0, [r4, #84]	; 0x54
 801ce16:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801ce18:	602f      	str	r7, [r5, #0]
 801ce1a:	2900      	cmp	r1, #0
 801ce1c:	d0c9      	beq.n	801cdb2 <__sflush_r+0x1a>
 801ce1e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ce22:	4299      	cmp	r1, r3
 801ce24:	d002      	beq.n	801ce2c <__sflush_r+0x94>
 801ce26:	4628      	mov	r0, r5
 801ce28:	f7ff f9f6 	bl	801c218 <_free_r>
 801ce2c:	2000      	movs	r0, #0
 801ce2e:	6360      	str	r0, [r4, #52]	; 0x34
 801ce30:	e7c0      	b.n	801cdb4 <__sflush_r+0x1c>
 801ce32:	2301      	movs	r3, #1
 801ce34:	4628      	mov	r0, r5
 801ce36:	47b0      	blx	r6
 801ce38:	1c41      	adds	r1, r0, #1
 801ce3a:	d1c8      	bne.n	801cdce <__sflush_r+0x36>
 801ce3c:	682b      	ldr	r3, [r5, #0]
 801ce3e:	2b00      	cmp	r3, #0
 801ce40:	d0c5      	beq.n	801cdce <__sflush_r+0x36>
 801ce42:	2b1d      	cmp	r3, #29
 801ce44:	d001      	beq.n	801ce4a <__sflush_r+0xb2>
 801ce46:	2b16      	cmp	r3, #22
 801ce48:	d101      	bne.n	801ce4e <__sflush_r+0xb6>
 801ce4a:	602f      	str	r7, [r5, #0]
 801ce4c:	e7b1      	b.n	801cdb2 <__sflush_r+0x1a>
 801ce4e:	89a3      	ldrh	r3, [r4, #12]
 801ce50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ce54:	81a3      	strh	r3, [r4, #12]
 801ce56:	e7ad      	b.n	801cdb4 <__sflush_r+0x1c>
 801ce58:	690f      	ldr	r7, [r1, #16]
 801ce5a:	2f00      	cmp	r7, #0
 801ce5c:	d0a9      	beq.n	801cdb2 <__sflush_r+0x1a>
 801ce5e:	0793      	lsls	r3, r2, #30
 801ce60:	680e      	ldr	r6, [r1, #0]
 801ce62:	bf08      	it	eq
 801ce64:	694b      	ldreq	r3, [r1, #20]
 801ce66:	600f      	str	r7, [r1, #0]
 801ce68:	bf18      	it	ne
 801ce6a:	2300      	movne	r3, #0
 801ce6c:	eba6 0807 	sub.w	r8, r6, r7
 801ce70:	608b      	str	r3, [r1, #8]
 801ce72:	f1b8 0f00 	cmp.w	r8, #0
 801ce76:	dd9c      	ble.n	801cdb2 <__sflush_r+0x1a>
 801ce78:	6a21      	ldr	r1, [r4, #32]
 801ce7a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801ce7c:	4643      	mov	r3, r8
 801ce7e:	463a      	mov	r2, r7
 801ce80:	4628      	mov	r0, r5
 801ce82:	47b0      	blx	r6
 801ce84:	2800      	cmp	r0, #0
 801ce86:	dc06      	bgt.n	801ce96 <__sflush_r+0xfe>
 801ce88:	89a3      	ldrh	r3, [r4, #12]
 801ce8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ce8e:	81a3      	strh	r3, [r4, #12]
 801ce90:	f04f 30ff 	mov.w	r0, #4294967295
 801ce94:	e78e      	b.n	801cdb4 <__sflush_r+0x1c>
 801ce96:	4407      	add	r7, r0
 801ce98:	eba8 0800 	sub.w	r8, r8, r0
 801ce9c:	e7e9      	b.n	801ce72 <__sflush_r+0xda>
 801ce9e:	bf00      	nop
 801cea0:	dfbffffe 	.word	0xdfbffffe

0801cea4 <_fflush_r>:
 801cea4:	b538      	push	{r3, r4, r5, lr}
 801cea6:	690b      	ldr	r3, [r1, #16]
 801cea8:	4605      	mov	r5, r0
 801ceaa:	460c      	mov	r4, r1
 801ceac:	b913      	cbnz	r3, 801ceb4 <_fflush_r+0x10>
 801ceae:	2500      	movs	r5, #0
 801ceb0:	4628      	mov	r0, r5
 801ceb2:	bd38      	pop	{r3, r4, r5, pc}
 801ceb4:	b118      	cbz	r0, 801cebe <_fflush_r+0x1a>
 801ceb6:	6a03      	ldr	r3, [r0, #32]
 801ceb8:	b90b      	cbnz	r3, 801cebe <_fflush_r+0x1a>
 801ceba:	f7fe f973 	bl	801b1a4 <__sinit>
 801cebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cec2:	2b00      	cmp	r3, #0
 801cec4:	d0f3      	beq.n	801ceae <_fflush_r+0xa>
 801cec6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801cec8:	07d0      	lsls	r0, r2, #31
 801ceca:	d404      	bmi.n	801ced6 <_fflush_r+0x32>
 801cecc:	0599      	lsls	r1, r3, #22
 801cece:	d402      	bmi.n	801ced6 <_fflush_r+0x32>
 801ced0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801ced2:	f7fe fb7c 	bl	801b5ce <__retarget_lock_acquire_recursive>
 801ced6:	4628      	mov	r0, r5
 801ced8:	4621      	mov	r1, r4
 801ceda:	f7ff ff5d 	bl	801cd98 <__sflush_r>
 801cede:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801cee0:	07da      	lsls	r2, r3, #31
 801cee2:	4605      	mov	r5, r0
 801cee4:	d4e4      	bmi.n	801ceb0 <_fflush_r+0xc>
 801cee6:	89a3      	ldrh	r3, [r4, #12]
 801cee8:	059b      	lsls	r3, r3, #22
 801ceea:	d4e1      	bmi.n	801ceb0 <_fflush_r+0xc>
 801ceec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801ceee:	f7fe fb6f 	bl	801b5d0 <__retarget_lock_release_recursive>
 801cef2:	e7dd      	b.n	801ceb0 <_fflush_r+0xc>

0801cef4 <fiprintf>:
 801cef4:	b40e      	push	{r1, r2, r3}
 801cef6:	b503      	push	{r0, r1, lr}
 801cef8:	4601      	mov	r1, r0
 801cefa:	ab03      	add	r3, sp, #12
 801cefc:	4805      	ldr	r0, [pc, #20]	; (801cf14 <fiprintf+0x20>)
 801cefe:	f853 2b04 	ldr.w	r2, [r3], #4
 801cf02:	6800      	ldr	r0, [r0, #0]
 801cf04:	9301      	str	r3, [sp, #4]
 801cf06:	f7ff fe2d 	bl	801cb64 <_vfiprintf_r>
 801cf0a:	b002      	add	sp, #8
 801cf0c:	f85d eb04 	ldr.w	lr, [sp], #4
 801cf10:	b003      	add	sp, #12
 801cf12:	4770      	bx	lr
 801cf14:	200000bc 	.word	0x200000bc

0801cf18 <__swhatbuf_r>:
 801cf18:	b570      	push	{r4, r5, r6, lr}
 801cf1a:	460c      	mov	r4, r1
 801cf1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801cf20:	2900      	cmp	r1, #0
 801cf22:	b096      	sub	sp, #88	; 0x58
 801cf24:	4615      	mov	r5, r2
 801cf26:	461e      	mov	r6, r3
 801cf28:	da0d      	bge.n	801cf46 <__swhatbuf_r+0x2e>
 801cf2a:	89a3      	ldrh	r3, [r4, #12]
 801cf2c:	f013 0f80 	tst.w	r3, #128	; 0x80
 801cf30:	f04f 0100 	mov.w	r1, #0
 801cf34:	bf0c      	ite	eq
 801cf36:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801cf3a:	2340      	movne	r3, #64	; 0x40
 801cf3c:	2000      	movs	r0, #0
 801cf3e:	6031      	str	r1, [r6, #0]
 801cf40:	602b      	str	r3, [r5, #0]
 801cf42:	b016      	add	sp, #88	; 0x58
 801cf44:	bd70      	pop	{r4, r5, r6, pc}
 801cf46:	466a      	mov	r2, sp
 801cf48:	f000 f848 	bl	801cfdc <_fstat_r>
 801cf4c:	2800      	cmp	r0, #0
 801cf4e:	dbec      	blt.n	801cf2a <__swhatbuf_r+0x12>
 801cf50:	9901      	ldr	r1, [sp, #4]
 801cf52:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801cf56:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801cf5a:	4259      	negs	r1, r3
 801cf5c:	4159      	adcs	r1, r3
 801cf5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801cf62:	e7eb      	b.n	801cf3c <__swhatbuf_r+0x24>

0801cf64 <__smakebuf_r>:
 801cf64:	898b      	ldrh	r3, [r1, #12]
 801cf66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801cf68:	079d      	lsls	r5, r3, #30
 801cf6a:	4606      	mov	r6, r0
 801cf6c:	460c      	mov	r4, r1
 801cf6e:	d507      	bpl.n	801cf80 <__smakebuf_r+0x1c>
 801cf70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801cf74:	6023      	str	r3, [r4, #0]
 801cf76:	6123      	str	r3, [r4, #16]
 801cf78:	2301      	movs	r3, #1
 801cf7a:	6163      	str	r3, [r4, #20]
 801cf7c:	b002      	add	sp, #8
 801cf7e:	bd70      	pop	{r4, r5, r6, pc}
 801cf80:	ab01      	add	r3, sp, #4
 801cf82:	466a      	mov	r2, sp
 801cf84:	f7ff ffc8 	bl	801cf18 <__swhatbuf_r>
 801cf88:	9900      	ldr	r1, [sp, #0]
 801cf8a:	4605      	mov	r5, r0
 801cf8c:	4630      	mov	r0, r6
 801cf8e:	f7ff f9b7 	bl	801c300 <_malloc_r>
 801cf92:	b948      	cbnz	r0, 801cfa8 <__smakebuf_r+0x44>
 801cf94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cf98:	059a      	lsls	r2, r3, #22
 801cf9a:	d4ef      	bmi.n	801cf7c <__smakebuf_r+0x18>
 801cf9c:	f023 0303 	bic.w	r3, r3, #3
 801cfa0:	f043 0302 	orr.w	r3, r3, #2
 801cfa4:	81a3      	strh	r3, [r4, #12]
 801cfa6:	e7e3      	b.n	801cf70 <__smakebuf_r+0xc>
 801cfa8:	89a3      	ldrh	r3, [r4, #12]
 801cfaa:	6020      	str	r0, [r4, #0]
 801cfac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801cfb0:	81a3      	strh	r3, [r4, #12]
 801cfb2:	9b00      	ldr	r3, [sp, #0]
 801cfb4:	6163      	str	r3, [r4, #20]
 801cfb6:	9b01      	ldr	r3, [sp, #4]
 801cfb8:	6120      	str	r0, [r4, #16]
 801cfba:	b15b      	cbz	r3, 801cfd4 <__smakebuf_r+0x70>
 801cfbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801cfc0:	4630      	mov	r0, r6
 801cfc2:	f000 f81d 	bl	801d000 <_isatty_r>
 801cfc6:	b128      	cbz	r0, 801cfd4 <__smakebuf_r+0x70>
 801cfc8:	89a3      	ldrh	r3, [r4, #12]
 801cfca:	f023 0303 	bic.w	r3, r3, #3
 801cfce:	f043 0301 	orr.w	r3, r3, #1
 801cfd2:	81a3      	strh	r3, [r4, #12]
 801cfd4:	89a3      	ldrh	r3, [r4, #12]
 801cfd6:	431d      	orrs	r5, r3
 801cfd8:	81a5      	strh	r5, [r4, #12]
 801cfda:	e7cf      	b.n	801cf7c <__smakebuf_r+0x18>

0801cfdc <_fstat_r>:
 801cfdc:	b538      	push	{r3, r4, r5, lr}
 801cfde:	4d07      	ldr	r5, [pc, #28]	; (801cffc <_fstat_r+0x20>)
 801cfe0:	2300      	movs	r3, #0
 801cfe2:	4604      	mov	r4, r0
 801cfe4:	4608      	mov	r0, r1
 801cfe6:	4611      	mov	r1, r2
 801cfe8:	602b      	str	r3, [r5, #0]
 801cfea:	f7e6 fd70 	bl	8003ace <_fstat>
 801cfee:	1c43      	adds	r3, r0, #1
 801cff0:	d102      	bne.n	801cff8 <_fstat_r+0x1c>
 801cff2:	682b      	ldr	r3, [r5, #0]
 801cff4:	b103      	cbz	r3, 801cff8 <_fstat_r+0x1c>
 801cff6:	6023      	str	r3, [r4, #0]
 801cff8:	bd38      	pop	{r3, r4, r5, pc}
 801cffa:	bf00      	nop
 801cffc:	2000744c 	.word	0x2000744c

0801d000 <_isatty_r>:
 801d000:	b538      	push	{r3, r4, r5, lr}
 801d002:	4d06      	ldr	r5, [pc, #24]	; (801d01c <_isatty_r+0x1c>)
 801d004:	2300      	movs	r3, #0
 801d006:	4604      	mov	r4, r0
 801d008:	4608      	mov	r0, r1
 801d00a:	602b      	str	r3, [r5, #0]
 801d00c:	f7e6 fd6f 	bl	8003aee <_isatty>
 801d010:	1c43      	adds	r3, r0, #1
 801d012:	d102      	bne.n	801d01a <_isatty_r+0x1a>
 801d014:	682b      	ldr	r3, [r5, #0]
 801d016:	b103      	cbz	r3, 801d01a <_isatty_r+0x1a>
 801d018:	6023      	str	r3, [r4, #0]
 801d01a:	bd38      	pop	{r3, r4, r5, pc}
 801d01c:	2000744c 	.word	0x2000744c

0801d020 <_sbrk_r>:
 801d020:	b538      	push	{r3, r4, r5, lr}
 801d022:	4d06      	ldr	r5, [pc, #24]	; (801d03c <_sbrk_r+0x1c>)
 801d024:	2300      	movs	r3, #0
 801d026:	4604      	mov	r4, r0
 801d028:	4608      	mov	r0, r1
 801d02a:	602b      	str	r3, [r5, #0]
 801d02c:	f7e6 fd78 	bl	8003b20 <_sbrk>
 801d030:	1c43      	adds	r3, r0, #1
 801d032:	d102      	bne.n	801d03a <_sbrk_r+0x1a>
 801d034:	682b      	ldr	r3, [r5, #0]
 801d036:	b103      	cbz	r3, 801d03a <_sbrk_r+0x1a>
 801d038:	6023      	str	r3, [r4, #0]
 801d03a:	bd38      	pop	{r3, r4, r5, pc}
 801d03c:	2000744c 	.word	0x2000744c

0801d040 <abort>:
 801d040:	b508      	push	{r3, lr}
 801d042:	2006      	movs	r0, #6
 801d044:	f000 f860 	bl	801d108 <raise>
 801d048:	2001      	movs	r0, #1
 801d04a:	f7e6 fcf1 	bl	8003a30 <_exit>

0801d04e <_calloc_r>:
 801d04e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801d050:	fba1 2402 	umull	r2, r4, r1, r2
 801d054:	b94c      	cbnz	r4, 801d06a <_calloc_r+0x1c>
 801d056:	4611      	mov	r1, r2
 801d058:	9201      	str	r2, [sp, #4]
 801d05a:	f7ff f951 	bl	801c300 <_malloc_r>
 801d05e:	9a01      	ldr	r2, [sp, #4]
 801d060:	4605      	mov	r5, r0
 801d062:	b930      	cbnz	r0, 801d072 <_calloc_r+0x24>
 801d064:	4628      	mov	r0, r5
 801d066:	b003      	add	sp, #12
 801d068:	bd30      	pop	{r4, r5, pc}
 801d06a:	220c      	movs	r2, #12
 801d06c:	6002      	str	r2, [r0, #0]
 801d06e:	2500      	movs	r5, #0
 801d070:	e7f8      	b.n	801d064 <_calloc_r+0x16>
 801d072:	4621      	mov	r1, r4
 801d074:	f7fe fa22 	bl	801b4bc <memset>
 801d078:	e7f4      	b.n	801d064 <_calloc_r+0x16>

0801d07a <__ascii_mbtowc>:
 801d07a:	b082      	sub	sp, #8
 801d07c:	b901      	cbnz	r1, 801d080 <__ascii_mbtowc+0x6>
 801d07e:	a901      	add	r1, sp, #4
 801d080:	b142      	cbz	r2, 801d094 <__ascii_mbtowc+0x1a>
 801d082:	b14b      	cbz	r3, 801d098 <__ascii_mbtowc+0x1e>
 801d084:	7813      	ldrb	r3, [r2, #0]
 801d086:	600b      	str	r3, [r1, #0]
 801d088:	7812      	ldrb	r2, [r2, #0]
 801d08a:	1e10      	subs	r0, r2, #0
 801d08c:	bf18      	it	ne
 801d08e:	2001      	movne	r0, #1
 801d090:	b002      	add	sp, #8
 801d092:	4770      	bx	lr
 801d094:	4610      	mov	r0, r2
 801d096:	e7fb      	b.n	801d090 <__ascii_mbtowc+0x16>
 801d098:	f06f 0001 	mvn.w	r0, #1
 801d09c:	e7f8      	b.n	801d090 <__ascii_mbtowc+0x16>

0801d09e <__ascii_wctomb>:
 801d09e:	b149      	cbz	r1, 801d0b4 <__ascii_wctomb+0x16>
 801d0a0:	2aff      	cmp	r2, #255	; 0xff
 801d0a2:	bf85      	ittet	hi
 801d0a4:	238a      	movhi	r3, #138	; 0x8a
 801d0a6:	6003      	strhi	r3, [r0, #0]
 801d0a8:	700a      	strbls	r2, [r1, #0]
 801d0aa:	f04f 30ff 	movhi.w	r0, #4294967295
 801d0ae:	bf98      	it	ls
 801d0b0:	2001      	movls	r0, #1
 801d0b2:	4770      	bx	lr
 801d0b4:	4608      	mov	r0, r1
 801d0b6:	4770      	bx	lr

0801d0b8 <_raise_r>:
 801d0b8:	291f      	cmp	r1, #31
 801d0ba:	b538      	push	{r3, r4, r5, lr}
 801d0bc:	4604      	mov	r4, r0
 801d0be:	460d      	mov	r5, r1
 801d0c0:	d904      	bls.n	801d0cc <_raise_r+0x14>
 801d0c2:	2316      	movs	r3, #22
 801d0c4:	6003      	str	r3, [r0, #0]
 801d0c6:	f04f 30ff 	mov.w	r0, #4294967295
 801d0ca:	bd38      	pop	{r3, r4, r5, pc}
 801d0cc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801d0ce:	b112      	cbz	r2, 801d0d6 <_raise_r+0x1e>
 801d0d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801d0d4:	b94b      	cbnz	r3, 801d0ea <_raise_r+0x32>
 801d0d6:	4620      	mov	r0, r4
 801d0d8:	f000 f830 	bl	801d13c <_getpid_r>
 801d0dc:	462a      	mov	r2, r5
 801d0de:	4601      	mov	r1, r0
 801d0e0:	4620      	mov	r0, r4
 801d0e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d0e6:	f000 b817 	b.w	801d118 <_kill_r>
 801d0ea:	2b01      	cmp	r3, #1
 801d0ec:	d00a      	beq.n	801d104 <_raise_r+0x4c>
 801d0ee:	1c59      	adds	r1, r3, #1
 801d0f0:	d103      	bne.n	801d0fa <_raise_r+0x42>
 801d0f2:	2316      	movs	r3, #22
 801d0f4:	6003      	str	r3, [r0, #0]
 801d0f6:	2001      	movs	r0, #1
 801d0f8:	e7e7      	b.n	801d0ca <_raise_r+0x12>
 801d0fa:	2400      	movs	r4, #0
 801d0fc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801d100:	4628      	mov	r0, r5
 801d102:	4798      	blx	r3
 801d104:	2000      	movs	r0, #0
 801d106:	e7e0      	b.n	801d0ca <_raise_r+0x12>

0801d108 <raise>:
 801d108:	4b02      	ldr	r3, [pc, #8]	; (801d114 <raise+0xc>)
 801d10a:	4601      	mov	r1, r0
 801d10c:	6818      	ldr	r0, [r3, #0]
 801d10e:	f7ff bfd3 	b.w	801d0b8 <_raise_r>
 801d112:	bf00      	nop
 801d114:	200000bc 	.word	0x200000bc

0801d118 <_kill_r>:
 801d118:	b538      	push	{r3, r4, r5, lr}
 801d11a:	4d07      	ldr	r5, [pc, #28]	; (801d138 <_kill_r+0x20>)
 801d11c:	2300      	movs	r3, #0
 801d11e:	4604      	mov	r4, r0
 801d120:	4608      	mov	r0, r1
 801d122:	4611      	mov	r1, r2
 801d124:	602b      	str	r3, [r5, #0]
 801d126:	f7e6 fc71 	bl	8003a0c <_kill>
 801d12a:	1c43      	adds	r3, r0, #1
 801d12c:	d102      	bne.n	801d134 <_kill_r+0x1c>
 801d12e:	682b      	ldr	r3, [r5, #0]
 801d130:	b103      	cbz	r3, 801d134 <_kill_r+0x1c>
 801d132:	6023      	str	r3, [r4, #0]
 801d134:	bd38      	pop	{r3, r4, r5, pc}
 801d136:	bf00      	nop
 801d138:	2000744c 	.word	0x2000744c

0801d13c <_getpid_r>:
 801d13c:	f7e6 bc5e 	b.w	80039fc <_getpid>

0801d140 <_init>:
 801d140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d142:	bf00      	nop
 801d144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d146:	bc08      	pop	{r3}
 801d148:	469e      	mov	lr, r3
 801d14a:	4770      	bx	lr

0801d14c <_fini>:
 801d14c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d14e:	bf00      	nop
 801d150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d152:	bc08      	pop	{r3}
 801d154:	469e      	mov	lr, r3
 801d156:	4770      	bx	lr

0801d158 <__stop_pop_veneer>:
 801d158:	f85f f000 	ldr.w	pc, [pc]	; 801d15c <__stop_pop_veneer+0x4>
 801d15c:	00001aa1 	.word	0x00001aa1

0801d160 <__timer_delay_veneer>:
 801d160:	f85f f000 	ldr.w	pc, [pc]	; 801d164 <__timer_delay_veneer+0x4>
 801d164:	00001955 	.word	0x00001955

0801d168 <__init_ldc_comms_veneer>:
 801d168:	f85f f000 	ldr.w	pc, [pc]	; 801d16c <__init_ldc_comms_veneer+0x4>
 801d16c:	00000001 	.word	0x00000001

0801d170 <__start_timer_veneer>:
 801d170:	f85f f000 	ldr.w	pc, [pc]	; 801d174 <__start_timer_veneer+0x4>
 801d174:	000018dd 	.word	0x000018dd

0801d178 <__stop_timer_veneer>:
 801d178:	f85f f000 	ldr.w	pc, [pc]	; 801d17c <__stop_timer_veneer+0x4>
 801d17c:	00001919 	.word	0x00001919

0801d180 <__calc_fixed_time_MW_sweep_veneer>:
 801d180:	f85f f000 	ldr.w	pc, [pc]	; 801d184 <__calc_fixed_time_MW_sweep_veneer+0x4>
 801d184:	00000ea1 	.word	0x00000ea1

0801d188 <__check_timer_veneer>:
 801d188:	f85f f000 	ldr.w	pc, [pc]	; 801d18c <__check_timer_veneer+0x4>
 801d18c:	0000193d 	.word	0x0000193d

0801d190 <__MW_update_veneer>:
 801d190:	f85f f000 	ldr.w	pc, [pc]	; 801d194 <__MW_update_veneer+0x4>
 801d194:	00001435 	.word	0x00001435

0801d198 <__start_POP_calibration_veneer>:
 801d198:	f85f f000 	ldr.w	pc, [pc]	; 801d19c <__start_POP_calibration_veneer+0x4>
 801d19c:	00001319 	.word	0x00001319

0801d1a0 <__start_pop_veneer>:
 801d1a0:	f85f f000 	ldr.w	pc, [pc]	; 801d1a4 <__start_pop_veneer+0x4>
 801d1a4:	00001a45 	.word	0x00001a45
