Analysis & Synthesis report for keyscan
Sat Jul 06 15:39:35 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. General Register Statistics
  9. Source assignments for BB:inst|16COUNTER:inst1|lpm_counter:lpm_counter_component
 10. Source assignments for BB:inst|VOICE:inst|altsyncram:altsyncram_component|altsyncram_ik21:auto_generated
 11. Source assignments for ROM:inst5|altsyncram:altsyncram_component|altsyncram_fj21:auto_generated
 12. Source assignments for ROM2:inst15|altsyncram:altsyncram_component|altsyncram_1l21:auto_generated
 13. Source assignments for FLASH:inst3|ROM3:inst6|altsyncram:altsyncram_component|altsyncram_uu21:auto_generated
 14. Parameter Settings for User Entity Instance: BASIC:inst2|74161:inst1
 15. Parameter Settings for User Entity Instance: BASIC:inst2|74161:inst10
 16. Parameter Settings for User Entity Instance: BB:inst|16COUNTER:inst1|lpm_counter:lpm_counter_component
 17. Parameter Settings for User Entity Instance: BB:inst|VOICE:inst
 18. Parameter Settings for User Entity Instance: BB:inst|VOICE:inst|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: ROM:inst5
 20. Parameter Settings for User Entity Instance: ROM:inst5|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: ROM2:inst15
 22. Parameter Settings for User Entity Instance: ROM2:inst15|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: FLASH:inst3|ROM3:inst6
 24. Parameter Settings for User Entity Instance: FLASH:inst3|ROM3:inst6|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: FLASH:inst3|74161:inst11
 26. altsyncram Parameter Settings by Entity Instance
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat Jul 06 15:39:35 2019   ;
; Quartus II Version          ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name               ; keyscan                                 ;
; Top-level Entity Name       ; FINAL                                   ;
; Family                      ; Cyclone                                 ;
; Total logic elements        ; 111                                     ;
; Total pins                  ; 25                                      ;
; Total virtual pins          ; 0                                       ;
; Total memory bits           ; 3,328                                   ;
; Total PLLs                  ; 0                                       ;
+-----------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP1C3T144C8        ;                    ;
; Top-level entity name                                          ; FINAL              ; keyscan            ;
; Family name                                                    ; Cyclone            ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                             ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+
; 16COUNTER.tdf                    ; yes             ; User Wizard-Generated File         ; C:/Users/cloud/Desktop/课设/111/keyscan/16COUNTER.tdf                    ;
; ROM.tdf                          ; yes             ; User Wizard-Generated File         ; C:/Users/cloud/Desktop/课设/111/keyscan/ROM.tdf                          ;
; ROM2.tdf                         ; yes             ; User Wizard-Generated File         ; C:/Users/cloud/Desktop/课设/111/keyscan/ROM2.tdf                         ;
; ROM3.tdf                         ; yes             ; User Wizard-Generated File         ; C:/Users/cloud/Desktop/课设/111/keyscan/ROM3.tdf                         ;
; VOICE.tdf                        ; yes             ; User Wizard-Generated File         ; C:/Users/cloud/Desktop/课设/111/keyscan/VOICE.tdf                        ;
; BASIC.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/cloud/Desktop/课设/111/keyscan/BASIC.bdf                        ;
; 10.bdf                           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/cloud/Desktop/课设/111/keyscan/10.bdf                           ;
; 7_10.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/cloud/Desktop/课设/111/keyscan/7_10.bdf                         ;
; BB.bdf                           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/cloud/Desktop/课设/111/keyscan/BB.bdf                           ;
; FLASH.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/cloud/Desktop/课设/111/keyscan/FLASH.bdf                        ;
; FINAL.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/cloud/Desktop/课设/111/keyscan/FINAL.bdf                        ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/lpm_counter.inc         ;
; altsyncram.inc                   ; yes             ; Auto-Found AHDL File               ; d:/exa/altera/90/quartus/libraries/megafunctions/altsyncram.inc          ;
; 74161.tdf                        ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/others/maxplus2/74161.tdf             ;
; aglobal.inc                      ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/aglobal.inc             ;
; f74161.bdf                       ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/others/maxplus2/f74161.bdf            ;
; 7490.bdf                         ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/others/maxplus2/7490.bdf              ;
; 74153M.bdf                       ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/others/maxplus2/74153M.bdf            ;
; 74175.bdf                        ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/others/maxplus2/74175.bdf             ;
; 74240.bdf                        ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/others/maxplus2/74240.bdf             ;
; 74138.bdf                        ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/others/maxplus2/74138.bdf             ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/lpm_constant.inc        ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/lpm_compare.inc         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/aglobal90.inc           ;
; db/cntr_ohj.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/cloud/Desktop/课设/111/keyscan/db/cntr_ohj.tdf                  ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/altsyncram.tdf          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc   ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/lpm_mux.inc             ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc           ;
; altrom.inc                       ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/altrom.inc              ;
; altram.inc                       ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/altram.inc              ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/altdpram.inc            ;
; altqpram.inc                     ; yes             ; Megafunction                       ; d:/exa/altera/90/quartus/libraries/megafunctions/altqpram.inc            ;
; db/altsyncram_ik21.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/cloud/Desktop/课设/111/keyscan/db/altsyncram_ik21.tdf           ;
; db/altsyncram_fj21.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/cloud/Desktop/课设/111/keyscan/db/altsyncram_fj21.tdf           ;
; db/altsyncram_1l21.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/cloud/Desktop/课设/111/keyscan/db/altsyncram_1l21.tdf           ;
; db/altsyncram_uu21.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/cloud/Desktop/课设/111/keyscan/db/altsyncram_uu21.tdf           ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 111   ;
;     -- Combinational with no register       ; 33    ;
;     -- Register only                        ; 2     ;
;     -- Combinational with a register        ; 76    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 12    ;
;     -- 3 input functions                    ; 36    ;
;     -- 2 input functions                    ; 41    ;
;     -- 1 input functions                    ; 20    ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 90    ;
;     -- arithmetic mode                      ; 21    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 16    ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 78    ;
; Total logic cells in carry chains           ; 24    ;
; I/O pins                                    ; 25    ;
; Total memory bits                           ; 3328  ;
; Maximum fan-out node                        ; OSC   ;
; Maximum fan-out                             ; 38    ;
; Total fan-out                               ; 661   ;
; Average fan-out                             ; 3.76  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+----------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                          ; Library Name ;
+----------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------+--------------+
; |FINAL                                       ; 111 (16)    ; 78           ; 3328        ; 25   ; 0            ; 33 (16)      ; 2 (0)             ; 76 (0)           ; 24 (0)          ; 0 (0)      ; |FINAL                                                                                       ; work         ;
;    |BASIC:inst2|                             ; 45 (2)      ; 29           ; 0           ; 0    ; 0            ; 16 (1)       ; 2 (0)             ; 27 (1)           ; 3 (0)           ; 0 (0)      ; |FINAL|BASIC:inst2                                                                           ; work         ;
;       |74138:inst14|                         ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|BASIC:inst2|74138:inst14                                                              ; work         ;
;       |74153M:inst9|                         ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|BASIC:inst2|74153M:inst9                                                              ; work         ;
;       |74161:inst10|                         ; 3 (0)       ; 3            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; 3 (0)           ; 0 (0)      ; |FINAL|BASIC:inst2|74161:inst10                                                              ; work         ;
;          |f74161:sub|                        ; 3 (3)       ; 3            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 3 (3)           ; 0 (0)      ; |FINAL|BASIC:inst2|74161:inst10|f74161:sub                                                   ; work         ;
;       |74161:inst1|                          ; 7 (0)       ; 4            ; 0           ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 4 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|BASIC:inst2|74161:inst1                                                               ; work         ;
;          |f74161:sub|                        ; 7 (7)       ; 4            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |FINAL|BASIC:inst2|74161:inst1|f74161:sub                                                    ; work         ;
;       |74175:inst7|                          ; 6 (6)       ; 4            ; 0           ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |FINAL|BASIC:inst2|74175:inst7                                                               ; work         ;
;       |7490:inst11|                          ; 1 (1)       ; 1            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |FINAL|BASIC:inst2|7490:inst11                                                               ; work         ;
;       |7_10:inst|                            ; 16 (0)      ; 16           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 0 (0)           ; 0 (0)      ; |FINAL|BASIC:inst2|7_10:inst                                                                 ; work         ;
;          |10:inst3|                          ; 4 (0)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|BASIC:inst2|7_10:inst|10:inst3                                                        ; work         ;
;             |7490:inst|                      ; 4 (4)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |FINAL|BASIC:inst2|7_10:inst|10:inst3|7490:inst                                              ; work         ;
;          |10:inst4|                          ; 4 (0)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|BASIC:inst2|7_10:inst|10:inst4                                                        ; work         ;
;             |7490:inst|                      ; 4 (4)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |FINAL|BASIC:inst2|7_10:inst|10:inst4|7490:inst                                              ; work         ;
;          |10:inst5|                          ; 4 (0)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|BASIC:inst2|7_10:inst|10:inst5                                                        ; work         ;
;             |7490:inst|                      ; 4 (4)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |FINAL|BASIC:inst2|7_10:inst|10:inst5|7490:inst                                              ; work         ;
;          |10:inst|                           ; 4 (0)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|BASIC:inst2|7_10:inst|10:inst                                                         ; work         ;
;             |7490:inst|                      ; 4 (4)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |FINAL|BASIC:inst2|7_10:inst|10:inst|7490:inst                                               ; work         ;
;    |BB:inst|                                 ; 18 (1)      ; 17           ; 256         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 17 (1)           ; 17 (0)          ; 0 (0)      ; |FINAL|BB:inst                                                                               ; work         ;
;       |16COUNTER:inst1|                      ; 17 (0)      ; 16           ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 16 (0)           ; 17 (0)          ; 0 (0)      ; |FINAL|BB:inst|16COUNTER:inst1                                                               ; work         ;
;          |lpm_counter:lpm_counter_component| ; 17 (0)      ; 16           ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 16 (0)           ; 17 (0)          ; 0 (0)      ; |FINAL|BB:inst|16COUNTER:inst1|lpm_counter:lpm_counter_component                             ; work         ;
;             |cntr_ohj:auto_generated|        ; 17 (17)     ; 16           ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 17 (17)         ; 0 (0)      ; |FINAL|BB:inst|16COUNTER:inst1|lpm_counter:lpm_counter_component|cntr_ohj:auto_generated     ; work         ;
;       |VOICE:inst|                           ; 0 (0)       ; 0            ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|BB:inst|VOICE:inst                                                                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0            ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|BB:inst|VOICE:inst|altsyncram:altsyncram_component                                    ; work         ;
;             |altsyncram_ik21:auto_generated| ; 0 (0)       ; 0            ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|BB:inst|VOICE:inst|altsyncram:altsyncram_component|altsyncram_ik21:auto_generated     ; work         ;
;    |FLASH:inst3|                             ; 32 (0)      ; 32           ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (0)           ; 4 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3                                                                           ; work         ;
;       |74161:inst11|                         ; 4 (0)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|74161:inst11                                                              ; work         ;
;          |f74161:sub|                        ; 4 (4)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |FINAL|FLASH:inst3|74161:inst11|f74161:sub                                                   ; work         ;
;       |7_10:inst|                            ; 28 (0)      ; 28           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (0)           ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|7_10:inst                                                                 ; work         ;
;          |10:inst3|                          ; 4 (0)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|7_10:inst|10:inst3                                                        ; work         ;
;             |7490:inst|                      ; 4 (4)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|7_10:inst|10:inst3|7490:inst                                              ; work         ;
;          |10:inst4|                          ; 4 (0)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|7_10:inst|10:inst4                                                        ; work         ;
;             |7490:inst|                      ; 4 (4)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|7_10:inst|10:inst4|7490:inst                                              ; work         ;
;          |10:inst5|                          ; 4 (0)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|7_10:inst|10:inst5                                                        ; work         ;
;             |7490:inst|                      ; 4 (4)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|7_10:inst|10:inst5|7490:inst                                              ; work         ;
;          |10:inst6|                          ; 4 (0)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|7_10:inst|10:inst6                                                        ; work         ;
;             |7490:inst|                      ; 4 (4)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|7_10:inst|10:inst6|7490:inst                                              ; work         ;
;          |10:inst7|                          ; 4 (0)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|7_10:inst|10:inst7                                                        ; work         ;
;             |7490:inst|                      ; 4 (4)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|7_10:inst|10:inst7|7490:inst                                              ; work         ;
;          |10:inst8|                          ; 4 (0)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|7_10:inst|10:inst8                                                        ; work         ;
;             |7490:inst|                      ; 4 (4)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|7_10:inst|10:inst8|7490:inst                                              ; work         ;
;          |10:inst|                           ; 4 (0)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|7_10:inst|10:inst                                                         ; work         ;
;             |7490:inst|                      ; 4 (4)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|7_10:inst|10:inst|7490:inst                                               ; work         ;
;       |ROM3:inst6|                           ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|ROM3:inst6                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|ROM3:inst6|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_uu21:auto_generated| ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|FLASH:inst3|ROM3:inst6|altsyncram:altsyncram_component|altsyncram_uu21:auto_generated ; work         ;
;    |ROM2:inst15|                             ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|ROM2:inst15                                                                           ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|ROM2:inst15|altsyncram:altsyncram_component                                           ; work         ;
;          |altsyncram_1l21:auto_generated|    ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|ROM2:inst15|altsyncram:altsyncram_component|altsyncram_1l21:auto_generated            ; work         ;
;    |ROM:inst5|                               ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|ROM:inst5                                                                             ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|ROM:inst5|altsyncram:altsyncram_component                                             ; work         ;
;          |altsyncram_fj21:auto_generated|    ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |FINAL|ROM:inst5|altsyncram:altsyncram_component|altsyncram_fj21:auto_generated              ; work         ;
+----------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------+
; Name                                                                                             ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF       ;
+--------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------+
; BB:inst|VOICE:inst|altsyncram:altsyncram_component|altsyncram_ik21:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 16           ; 16           ; --           ; --           ; 256  ; 1216.mif  ;
; FLASH:inst3|ROM3:inst6|altsyncram:altsyncram_component|altsyncram_uu21:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 128          ; 8            ; --           ; --           ; 1024 ; FLASH.mif ;
; ROM2:inst15|altsyncram:altsyncram_component|altsyncram_1l21:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 128          ; 8            ; --           ; --           ; 1024 ; 8162.mif  ;
; ROM:inst5|altsyncram:altsyncram_component|altsyncram_fj21:auto_generated|ALTSYNCRAM              ; AUTO ; ROM  ; 128          ; 8            ; --           ; --           ; 1024 ; 816.mif   ;
+--------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 78    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Source assignments for BB:inst|16COUNTER:inst1|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+---------------------------------------+
; Assignment                ; Value ; From ; To                                    ;
+---------------------------+-------+------+---------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                     ;
+---------------------------+-------+------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for BB:inst|VOICE:inst|altsyncram:altsyncram_component|altsyncram_ik21:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ROM:inst5|altsyncram:altsyncram_component|altsyncram_fj21:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for ROM2:inst15|altsyncram:altsyncram_component|altsyncram_1l21:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for FLASH:inst3|ROM3:inst6|altsyncram:altsyncram_component|altsyncram_uu21:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BASIC:inst2|74161:inst1 ;
+------------------------+---------+-----------------------------------+
; Parameter Name         ; Value   ; Type                              ;
+------------------------+---------+-----------------------------------+
; DEVICE_FAMILY          ; Cyclone ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                    ;
+------------------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BASIC:inst2|74161:inst10 ;
+------------------------+---------+------------------------------------+
; Parameter Name         ; Value   ; Type                               ;
+------------------------+---------+------------------------------------+
; DEVICE_FAMILY          ; Cyclone ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                     ;
+------------------------+---------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BB:inst|16COUNTER:inst1|lpm_counter:lpm_counter_component ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
; LPM_WIDTH              ; 16          ; Untyped                                                         ;
; LPM_DIRECTION          ; UP          ; Untyped                                                         ;
; LPM_MODULUS            ; 0           ; Untyped                                                         ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                         ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                         ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone     ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                              ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                         ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                         ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                         ;
; CBXI_PARAMETER         ; cntr_ohj    ; Untyped                                                         ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BB:inst|VOICE:inst ;
+-----------------+-------+---------------------------------------+
; Parameter Name  ; Value ; Type                                  ;
+-----------------+-------+---------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                               ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                               ;
+-----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BB:inst|VOICE:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 16                   ; Untyped                             ;
; WIDTHAD_A                          ; 4                    ; Untyped                             ;
; NUMWORDS_A                         ; 16                   ; Untyped                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; 1216.mif             ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_ik21      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:inst5 ;
+-----------------+-------+------------------------------+
; Parameter Name  ; Value ; Type                         ;
+-----------------+-------+------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                      ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                      ;
+-----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:inst5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Untyped                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; 816.mif              ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_fj21      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM2:inst15 ;
+-----------------+-------+--------------------------------+
; Parameter Name  ; Value ; Type                           ;
+-----------------+-------+--------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                        ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                        ;
+-----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM2:inst15|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 8                    ; Untyped                      ;
; WIDTHAD_A                          ; 7                    ; Untyped                      ;
; NUMWORDS_A                         ; 128                  ; Untyped                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; 8162.mif             ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_1l21      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FLASH:inst3|ROM3:inst6 ;
+-----------------+-------+-------------------------------------------+
; Parameter Name  ; Value ; Type                                      ;
+-----------------+-------+-------------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                                   ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                                   ;
+-----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FLASH:inst3|ROM3:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                 ;
; WIDTHAD_A                          ; 7                    ; Untyped                                 ;
; NUMWORDS_A                         ; 128                  ; Untyped                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; FLASH.mif            ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_uu21      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FLASH:inst3|74161:inst11 ;
+------------------------+---------+------------------------------------+
; Parameter Name         ; Value   ; Type                               ;
+------------------------+---------+------------------------------------+
; DEVICE_FAMILY          ; Cyclone ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                     ;
+------------------------+---------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 4                                                      ;
; Entity Instance                           ; BB:inst|VOICE:inst|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                    ;
;     -- WIDTH_A                            ; 16                                                     ;
;     -- NUMWORDS_A                         ; 16                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                 ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; ROM:inst5|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                    ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 128                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                 ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; ROM2:inst15|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                    ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 128                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                 ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; FLASH:inst3|ROM3:inst6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                    ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 128                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                 ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sat Jul 06 15:39:31 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off keyscan -c keyscan
Info: Found 1 design units, including 1 entities, in source file 16COUNTER.tdf
    Info: Found entity 1: 16COUNTER
Info: Found 1 design units, including 1 entities, in source file LED.bdf
    Info: Found entity 1: LED
Info: Found 1 design units, including 1 entities, in source file MAIN - 0.4.bdf
    Info: Found entity 1: MAIN - 0.4
Info: Found 1 design units, including 1 entities, in source file ROM.tdf
    Info: Found entity 1: ROM
Info: Found 1 design units, including 1 entities, in source file ROM2.tdf
    Info: Found entity 1: ROM2
Info: Found 1 design units, including 1 entities, in source file ROM3.tdf
    Info: Found entity 1: ROM3
Info: Found 1 design units, including 1 entities, in source file VOICE.tdf
    Info: Found entity 1: VOICE
Info: Found 1 design units, including 1 entities, in source file MAIN-0.5.bdf
    Info: Found entity 1: MAIN-0.5
Info: Found 1 design units, including 1 entities, in source file MAIN0.59.bdf
    Info: Found entity 1: MAIN0.59
Info: Found 1 design units, including 1 entities, in source file MAIN2.bdf
    Info: Found entity 1: MAIN2
Info: Found 1 design units, including 1 entities, in source file BASIC.bdf
    Info: Found entity 1: BASIC
Info: Found 1 design units, including 1 entities, in source file 10.bdf
    Info: Found entity 1: 10
Info: Found 1 design units, including 1 entities, in source file 7_10.bdf
    Info: Found entity 1: 7_10
Info: Found 1 design units, including 1 entities, in source file MAIN.bdf
    Info: Found entity 1: MAIN
Info: Found 1 design units, including 1 entities, in source file dfftest.bdf
    Info: Found entity 1: dfftest
Info: Found 1 design units, including 1 entities, in source file BB.bdf
    Info: Found entity 1: BB
Info: Found 1 design units, including 1 entities, in source file aaaaaa.bdf
    Info: Found entity 1: aaaaaa
Info: Found 1 design units, including 1 entities, in source file FLASH.bdf
    Info: Found entity 1: FLASH
Info: Found 1 design units, including 1 entities, in source file FINAL.bdf
    Info: Found entity 1: FINAL
Info: Elaborating entity "FINAL" for the top level hierarchy
Info: Elaborating entity "BASIC" for hierarchy "BASIC:inst2"
Info: Elaborating entity "74161" for hierarchy "BASIC:inst2|74161:inst1"
Info: Elaborated megafunction instantiation "BASIC:inst2|74161:inst1"
Info: Elaborating entity "f74161" for hierarchy "BASIC:inst2|74161:inst1|f74161:sub"
Info: Elaborated megafunction instantiation "BASIC:inst2|74161:inst1|f74161:sub", which is child of megafunction instantiation "BASIC:inst2|74161:inst1"
Info: Elaborating entity "7_10" for hierarchy "BASIC:inst2|7_10:inst"
Info: Elaborating entity "10" for hierarchy "BASIC:inst2|7_10:inst|10:inst"
Info: Elaborating entity "7490" for hierarchy "BASIC:inst2|7_10:inst|10:inst|7490:inst"
Info: Elaborated megafunction instantiation "BASIC:inst2|7_10:inst|10:inst|7490:inst"
Info: Elaborating entity "74153M" for hierarchy "BASIC:inst2|74153M:inst9"
Info: Elaborated megafunction instantiation "BASIC:inst2|74153M:inst9"
Info: Elaborating entity "74175" for hierarchy "BASIC:inst2|74175:inst7"
Info: Elaborated megafunction instantiation "BASIC:inst2|74175:inst7"
Info: Elaborating entity "74161" for hierarchy "BASIC:inst2|74161:inst10"
Info: Elaborated megafunction instantiation "BASIC:inst2|74161:inst10"
Info: Elaborating entity "74240" for hierarchy "BASIC:inst2|74240:inst21"
Info: Elaborated megafunction instantiation "BASIC:inst2|74240:inst21"
Info: Elaborating entity "74138" for hierarchy "BASIC:inst2|74138:inst14"
Info: Elaborated megafunction instantiation "BASIC:inst2|74138:inst14"
Info: Elaborating entity "BB" for hierarchy "BB:inst"
Info: Elaborating entity "16COUNTER" for hierarchy "BB:inst|16COUNTER:inst1"
Info: Elaborating entity "lpm_counter" for hierarchy "BB:inst|16COUNTER:inst1|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "BB:inst|16COUNTER:inst1|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "BB:inst|16COUNTER:inst1|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_PORT_UPDOWN" = "PORT_UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/cntr_ohj.tdf
    Info: Found entity 1: cntr_ohj
Info: Elaborating entity "cntr_ohj" for hierarchy "BB:inst|16COUNTER:inst1|lpm_counter:lpm_counter_component|cntr_ohj:auto_generated"
Info: Elaborating entity "VOICE" for hierarchy "BB:inst|VOICE:inst"
Info: Elaborating entity "altsyncram" for hierarchy "BB:inst|VOICE:inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "BB:inst|VOICE:inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "BB:inst|VOICE:inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone"
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "16"
    Info: Parameter "WIDTHAD_A" = "4"
    Info: Parameter "NUMWORDS_A" = "16"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_A" = "CLOCK0"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "1216.mif"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ik21.tdf
    Info: Found entity 1: altsyncram_ik21
Info: Elaborating entity "altsyncram_ik21" for hierarchy "BB:inst|VOICE:inst|altsyncram:altsyncram_component|altsyncram_ik21:auto_generated"
Info: Elaborating entity "ROM" for hierarchy "ROM:inst5"
Info: Elaborating entity "altsyncram" for hierarchy "ROM:inst5|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ROM:inst5|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ROM:inst5|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone"
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "7"
    Info: Parameter "NUMWORDS_A" = "128"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_A" = "CLOCK0"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "816.mif"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fj21.tdf
    Info: Found entity 1: altsyncram_fj21
Info: Elaborating entity "altsyncram_fj21" for hierarchy "ROM:inst5|altsyncram:altsyncram_component|altsyncram_fj21:auto_generated"
Info: Elaborating entity "ROM2" for hierarchy "ROM2:inst15"
Info: Elaborating entity "altsyncram" for hierarchy "ROM2:inst15|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ROM2:inst15|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ROM2:inst15|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone"
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "7"
    Info: Parameter "NUMWORDS_A" = "128"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_A" = "CLOCK0"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "8162.mif"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1l21.tdf
    Info: Found entity 1: altsyncram_1l21
Info: Elaborating entity "altsyncram_1l21" for hierarchy "ROM2:inst15|altsyncram:altsyncram_component|altsyncram_1l21:auto_generated"
Info: Elaborating entity "FLASH" for hierarchy "FLASH:inst3"
Info: Elaborating entity "ROM3" for hierarchy "FLASH:inst3|ROM3:inst6"
Info: Elaborating entity "altsyncram" for hierarchy "FLASH:inst3|ROM3:inst6|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "FLASH:inst3|ROM3:inst6|altsyncram:altsyncram_component"
Info: Instantiated megafunction "FLASH:inst3|ROM3:inst6|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone"
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "7"
    Info: Parameter "NUMWORDS_A" = "128"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_A" = "CLOCK0"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "FLASH.mif"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uu21.tdf
    Info: Found entity 1: altsyncram_uu21
Info: Elaborating entity "altsyncram_uu21" for hierarchy "FLASH:inst3|ROM3:inst6|altsyncram:altsyncram_component|altsyncram_uu21:auto_generated"
Info: Elaborating entity "74161" for hierarchy "FLASH:inst3|74161:inst11"
Info: Elaborated megafunction instantiation "FLASH:inst3|74161:inst11"
Warning: Always-enabled tri-state buffer(s) removed
    Warning: Converted the fanout from the always-enabled tri-state buffer "BASIC:inst2|74240:inst21|1" to the node "Y[0]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "BASIC:inst2|74240:inst21|6" to the node "Y[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "BASIC:inst2|74240:inst21|10" to the node "Y[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "BASIC:inst2|74240:inst21|11" to the node "Y[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "BASIC:inst2|74240:inst21|36" to the node "Y[4]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "BASIC:inst2|74240:inst21|31" to the node "Y[5]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "BASIC:inst2|74240:inst21|27" to the node "Y[6]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "BASIC:inst2|74240:inst21|26" to the node "Y[7]" into a wire
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "inst21[7]~synth"
    Warning: Node "inst21[6]~synth"
    Warning: Node "inst21[5]~synth"
    Warning: Node "inst21[4]~synth"
    Warning: Node "inst21[3]~synth"
    Warning: Node "inst21[2]~synth"
    Warning: Node "inst21[1]~synth"
    Warning: Node "inst21[0]~synth"
Info: Converted 3 single input CARRY primitives to CARRY_SUM primitives
Warning: Ignored 4 CARRY_SUM primitives
    Warning: Ignored 1 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell
        Warning: Can't place logic fed by CARRY_SUM primitive "BASIC:inst2|74161:inst1|f74161:sub|82~0" into a single logic cell
            Warning: Node "BASIC:inst2|74161:inst1|f74161:sub|80" of type LUT
            Warning: Node "BASIC:inst2|74161:inst1|f74161:sub|9" of type DFFE
    Warning: Ignored 3 CARRY_SUM primitives -- logic cell requires more inputs than it can contain
        Warning: Can't place CARRY primitive "BASIC:inst2|74161:inst1|f74161:sub|81~0" -- logic cell requires more inputs than it can contain
        Warning: Can't place CARRY primitive "BASIC:inst2|74161:inst1|f74161:sub|85~0" -- logic cell requires more inputs than it can contain
        Warning: Can't place CARRY primitive "BASIC:inst2|74161:inst1|f74161:sub|95~0" -- logic cell requires more inputs than it can contain
Info: Implemented 176 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 19 output pins
    Info: Implemented 111 logic cells
    Info: Implemented 40 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 244 megabytes
    Info: Processing ended: Sat Jul 06 15:39:35 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


