{"Source Block": ["oh/elink/dv/elink_e16_model.v@4298:4314@HdlStmProcess", "   assign txo_op_ack_first = txo_launch_ack_del1 & ~txo_launch_ack_del2;\n\n   //# Request and rotate disable\n   //# On the first cycle of the acknowledge the launch count is not incremented\n   //# yet, therefore we have to force request and rotate disable \"artificially\"\n   always @ (posedge txo_lclk or posedge reset)\n     if (reset)\n       txo_launch_init_req <= 1'b0;\n     else if(start_new_read)\n       txo_launch_init_req <= 1'b1;\n     else if(txo_launch_ack)\n       txo_launch_init_req <= 1'b0;\n\n   assign txo_launch_req = txo_launch_init_req | \n\t\t\t    txo_op_ack_first | (|(txo_launch_cnt[2:0]));\n\n   assign txo_rotate_dis = ~txo_launch_init_req & \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[4303, "   always @ (posedge txo_lclk or posedge reset)\n"], [4304, "     if (reset)\n"], [4305, "       txo_launch_init_req <= 1'b0;\n"], [4306, "     else if(start_new_read)\n"], [4307, "       txo_launch_init_req <= 1'b1;\n"], [4308, "     else if(txo_launch_ack)\n"], [4309, "       txo_launch_init_req <= 1'b0;\n"]], "Add": [[4309, "   assign traninfo0_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo0_tlc[FAD-1:0]];\n"]]}}