# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Ripple_Carry_Adder.srcs/sources_1/new/Ripple_Carry_Adder.vhd" \
"../../../../Ripple_Carry_Adder.srcs/sim_1/new/Ripple_Carry_Addeer_tb.vhd" \

# Do not sort compile order
nosort
