0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Cyphe/Documents/SUSTech Assignment/Term 4/Computer Organization/Lab/Week 8/Practice 2/Practice 2.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,,,,,,,,,
C:/Users/Cyphe/Documents/SUSTech Assignment/Term 4/Computer Organization/Lab/Week 8/Practice 2/Practice 2.srcs/sim_1/new/tb_inst_mem.v,1712935338,verilog,,,,tb_inst_mem,,,,,,,,
C:/Users/Cyphe/Documents/SUSTech Assignment/Term 4/Computer Organization/Lab/Week 8/Practice 2/Practice 2.srcs/sources_1/ip/prgrom/prgrom_sim_netlist.v,1713237884,verilog,,C:/Users/Cyphe/Documents/SUSTech Assignment/Term 4/Computer Organization/Lab/Week 8/Practice 2/Practice 2.srcs/sources_1/new/m_inst.v,,glbl;prgrom;prgrom_bindec;prgrom_blk_mem_gen_generic_cstr;prgrom_blk_mem_gen_mux;prgrom_blk_mem_gen_prim_width;prgrom_blk_mem_gen_prim_width__parameterized0;prgrom_blk_mem_gen_prim_width__parameterized1;prgrom_blk_mem_gen_prim_width__parameterized10;prgrom_blk_mem_gen_prim_width__parameterized11;prgrom_blk_mem_gen_prim_width__parameterized12;prgrom_blk_mem_gen_prim_width__parameterized13;prgrom_blk_mem_gen_prim_width__parameterized2;prgrom_blk_mem_gen_prim_width__parameterized3;prgrom_blk_mem_gen_prim_width__parameterized4;prgrom_blk_mem_gen_prim_width__parameterized5;prgrom_blk_mem_gen_prim_width__parameterized6;prgrom_blk_mem_gen_prim_width__parameterized7;prgrom_blk_mem_gen_prim_width__parameterized8;prgrom_blk_mem_gen_prim_width__parameterized9;prgrom_blk_mem_gen_prim_wrapper_init;prgrom_blk_mem_gen_prim_wrapper_init__parameterized0;prgrom_blk_mem_gen_prim_wrapper_init__parameterized1;prgrom_blk_mem_gen_prim_wrapper_init__parameterized10;prgrom_blk_mem_gen_prim_wrapper_init__parameterized11;prgrom_blk_mem_gen_prim_wrapper_init__parameterized12;prgrom_blk_mem_gen_prim_wrapper_init__parameterized13;prgrom_blk_mem_gen_prim_wrapper_init__parameterized2;prgrom_blk_mem_gen_prim_wrapper_init__parameterized3;prgrom_blk_mem_gen_prim_wrapper_init__parameterized4;prgrom_blk_mem_gen_prim_wrapper_init__parameterized5;prgrom_blk_mem_gen_prim_wrapper_init__parameterized6;prgrom_blk_mem_gen_prim_wrapper_init__parameterized7;prgrom_blk_mem_gen_prim_wrapper_init__parameterized8;prgrom_blk_mem_gen_prim_wrapper_init__parameterized9;prgrom_blk_mem_gen_top;prgrom_blk_mem_gen_v8_4_1;prgrom_blk_mem_gen_v8_4_1_synth,,,,,,,,
C:/Users/Cyphe/Documents/SUSTech Assignment/Term 4/Computer Organization/Lab/Week 8/Practice 2/Practice 2.srcs/sources_1/new/m_inst.v,1712935213,verilog,,C:/Users/Cyphe/Documents/SUSTech Assignment/Term 4/Computer Organization/Lab/Week 8/Practice 2/Practice 2.srcs/sim_1/new/tb_inst_mem.v,,m_inst,,,,,,,,
