{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484513995858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484513995860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 20:59:55 2017 " "Processing started: Sun Jan 15 20:59:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484513995860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484513995860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_subsystem -c alu_subsystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_subsystem -c alu_subsystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484513995861 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484513996119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1_bit-rtl " "Found design unit 1: register_1_bit-rtl" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996722 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1_bit " "Found entity 1: register_1_bit" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484513996722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd 20 10 " "Found 20 design units, including 10 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-rtl " "Found design unit 1: NOT_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_3_gate-rtl " "Found design unit 2: NAND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NAND_gate-rtl " "Found design unit 3: NAND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_gate-rtl " "Found design unit 4: AND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_3_gate-rtl " "Found design unit 5: AND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_5_gate-rtl " "Found design unit 6: OR_5_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_4_gate-rtl " "Found design unit 7: OR_4_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 OR_3_gate-rtl " "Found design unit 8: OR_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 OR_gate-rtl " "Found design unit 9: OR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XOR_gate-rtl " "Found design unit 10: XOR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND_3_gate " "Found entity 2: NAND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_gate " "Found entity 3: NAND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_gate " "Found entity 4: AND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_ENTITY_NAME" "5 AND_3_gate " "Found entity 5: AND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_5_gate " "Found entity 6: OR_5_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_ENTITY_NAME" "7 OR_4_gate " "Found entity 7: OR_4_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_ENTITY_NAME" "8 OR_3_gate " "Found entity 8: OR_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_ENTITY_NAME" "9 OR_gate " "Found entity 9: OR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""} { "Info" "ISGN_ENTITY_NAME" "10 XOR_gate " "Found entity 10: XOR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484513996725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ms_jk_ff-gates " "Found design unit 1: ms_jk_ff-gates" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996730 ""} { "Info" "ISGN_ENTITY_NAME" "1 ms_jk_ff " "Found entity 1: ms_jk_ff" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484513996730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_xor-rtl " "Found design unit 1: alu_xor-rtl" {  } { { "../alu_xor/alu_xor.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996734 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_xor " "Found entity 1: alu_xor" {  } { { "../alu_xor/alu_xor.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484513996734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_shifter/alu_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_shifter/alu_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_shifter-rtl " "Found design unit 1: alu_shifter-rtl" {  } { { "../alu_shifter/alu_shifter.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_shifter/alu_shifter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996740 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_shifter " "Found entity 1: alu_shifter" {  } { { "../alu_shifter/alu_shifter.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_shifter/alu_shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484513996740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_output_mux/alu_output_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_output_mux/alu_output_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_output_mux-behavior " "Found design unit 1: alu_output_mux-behavior" {  } { { "../alu_output_mux/alu_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_output_mux/alu_output_mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996742 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_output_mux " "Found entity 1: alu_output_mux" {  } { { "../alu_output_mux/alu_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_output_mux/alu_output_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484513996742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_1_bit_full_adder-rtl " "Found design unit 1: nand_1_bit_full_adder-rtl" {  } { { "../alu_main/nand_1_bit_full_adder.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996745 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_1_bit_full_adder " "Found entity 1: nand_1_bit_full_adder" {  } { { "../alu_main/nand_1_bit_full_adder.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484513996745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_or-rtl " "Found design unit 1: alu_or-rtl" {  } { { "../alu_main/alu_or.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996748 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_or " "Found entity 1: alu_or" {  } { { "../alu_main/alu_or.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484513996748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_mux-rtl " "Found design unit 1: alu_mux-rtl" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996751 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_mux " "Found entity 1: alu_mux" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484513996751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_main-rtl " "Found design unit 1: alu_main-rtl" {  } { { "../alu_main/alu_main.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996753 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_main " "Found entity 1: alu_main" {  } { { "../alu_main/alu_main.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484513996753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_and-rtl " "Found design unit 1: alu_and-rtl" {  } { { "../alu_main/alu_and.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996758 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_and " "Found entity 1: alu_and" {  } { { "../alu_main/alu_and.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484513996758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_add-rtl " "Found design unit 1: alu_add-rtl" {  } { { "../alu_main/alu_add.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996760 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_add " "Found entity 1: alu_add" {  } { { "../alu_main/alu_add.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484513996760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_incrementer-rtl " "Found design unit 1: alu_incrementer-rtl" {  } { { "../alu_inc/alu_inc.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996762 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_incrementer " "Found entity 1: alu_incrementer" {  } { { "../alu_inc/alu_inc.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484513996762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_comparator/alu_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_comparator/alu_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_comparator-rtl " "Found design unit 1: alu_comparator-rtl" {  } { { "../alu_comparator/alu_comparator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_comparator/alu_comparator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996764 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_comparator " "Found entity 1: alu_comparator" {  } { { "../alu_comparator/alu_comparator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_comparator/alu_comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484513996764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_clear/alu_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_clear/alu_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_clr-rtl " "Found design unit 1: alu_clr-rtl" {  } { { "../alu_clear/alu_clear.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_clear/alu_clear.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996767 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_clr " "Found entity 1: alu_clr" {  } { { "../alu_clear/alu_clear.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_clear/alu_clear.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484513996767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_subsystem-rtl " "Found design unit 1: alu_subsystem-rtl" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996769 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_subsystem " "Found entity 1: alu_subsystem" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484513996769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484513996769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_subsystem " "Elaborating entity \"alu_subsystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484513996871 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "top_bus_output alu_subsystem.vhd(30) " "VHDL Signal Declaration warning at alu_subsystem.vhd(30): used implicit default value for signal \"top_bus_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484513996875 "|alu_subsystem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_comp_output alu_subsystem.vhd(102) " "Verilog HDL or VHDL warning at alu_subsystem.vhd(102): object \"alu_comp_output\" assigned a value but never read" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484513996876 "|alu_subsystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_main alu_main:alu_main_0 " "Elaborating entity \"alu_main\" for hierarchy \"alu_main:alu_main_0\"" {  } { { "alu_subsystem.vhd" "alu_main_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513996881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mux alu_main:alu_main_0\|alu_mux:alu_mux_0 " "Elaborating entity \"alu_mux\" for hierarchy \"alu_main:alu_main_0\|alu_mux:alu_mux_0\"" {  } { { "../alu_main/alu_main.vhd" "alu_mux_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513996885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_and alu_main:alu_main_0\|alu_and:alu_and_0 " "Elaborating entity \"alu_and\" for hierarchy \"alu_main:alu_main_0\|alu_and:alu_and_0\"" {  } { { "../alu_main/alu_main.vhd" "alu_and_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513996888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate alu_main:alu_main_0\|alu_and:alu_and_0\|AND_gate:and_0 " "Elaborating entity \"AND_gate\" for hierarchy \"alu_main:alu_main_0\|alu_and:alu_and_0\|AND_gate:and_0\"" {  } { { "../alu_main/alu_and.vhd" "and_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513996890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_add alu_main:alu_main_0\|alu_add:alu_add_0 " "Elaborating entity \"alu_add\" for hierarchy \"alu_main:alu_main_0\|alu_add:alu_add_0\"" {  } { { "../alu_main/alu_main.vhd" "alu_add_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513996904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_1_bit_full_adder alu_main:alu_main_0\|alu_add:alu_add_0\|nand_1_bit_full_adder:adder_0 " "Elaborating entity \"nand_1_bit_full_adder\" for hierarchy \"alu_main:alu_main_0\|alu_add:alu_add_0\|nand_1_bit_full_adder:adder_0\"" {  } { { "../alu_main/alu_add.vhd" "adder_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513996906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_gate alu_main:alu_main_0\|alu_add:alu_add_0\|nand_1_bit_full_adder:adder_0\|NAND_gate:nand_0 " "Elaborating entity \"NAND_gate\" for hierarchy \"alu_main:alu_main_0\|alu_add:alu_add_0\|nand_1_bit_full_adder:adder_0\|NAND_gate:nand_0\"" {  } { { "../alu_main/nand_1_bit_full_adder.vhd" "nand_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513996908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_or alu_main:alu_main_0\|alu_or:alu_or_0 " "Elaborating entity \"alu_or\" for hierarchy \"alu_main:alu_main_0\|alu_or:alu_or_0\"" {  } { { "../alu_main/alu_main.vhd" "alu_or_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513997026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate alu_main:alu_main_0\|alu_or:alu_or_0\|OR_gate:or_0 " "Elaborating entity \"OR_gate\" for hierarchy \"alu_main:alu_main_0\|alu_or:alu_or_0\|OR_gate:or_0\"" {  } { { "../alu_main/alu_or.vhd" "or_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513997028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_clr alu_clr:alu_clr_0 " "Elaborating entity \"alu_clr\" for hierarchy \"alu_clr:alu_clr_0\"" {  } { { "alu_subsystem.vhd" "alu_clr_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513997041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_xor alu_xor:alu_xor_0 " "Elaborating entity \"alu_xor\" for hierarchy \"alu_xor:alu_xor_0\"" {  } { { "alu_subsystem.vhd" "alu_xor_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513997053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_gate alu_xor:alu_xor_0\|XOR_gate:xor_0 " "Elaborating entity \"XOR_gate\" for hierarchy \"alu_xor:alu_xor_0\|XOR_gate:xor_0\"" {  } { { "../alu_xor/alu_xor.vhd" "xor_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513997054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_incrementer alu_incrementer:alu_inc_0 " "Elaborating entity \"alu_incrementer\" for hierarchy \"alu_incrementer:alu_inc_0\"" {  } { { "alu_subsystem.vhd" "alu_inc_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513997112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_shifter alu_shifter:alu_rot_0 " "Elaborating entity \"alu_shifter\" for hierarchy \"alu_shifter:alu_rot_0\"" {  } { { "alu_subsystem.vhd" "alu_rot_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513997175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_3_gate alu_shifter:alu_rot_0\|OR_3_gate:or_3_0 " "Elaborating entity \"OR_3_gate\" for hierarchy \"alu_shifter:alu_rot_0\|OR_3_gate:or_3_0\"" {  } { { "../alu_shifter/alu_shifter.vhd" "or_3_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_shifter/alu_shifter.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513997210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_comparator alu_comparator:alu_comp_0 " "Elaborating entity \"alu_comparator\" for hierarchy \"alu_comparator:alu_comp_0\"" {  } { { "alu_subsystem.vhd" "alu_comp_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513997222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1_bit alu_comparator:alu_comp_0\|register_1_bit:register_0 " "Elaborating entity \"register_1_bit\" for hierarchy \"alu_comparator:alu_comp_0\|register_1_bit:register_0\"" {  } { { "../alu_comparator/alu_comparator.vhd" "register_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_comparator/alu_comparator.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513997233 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_1_bit.vhd(28) " "Verilog HDL or VHDL warning at register_1_bit.vhd(28): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484513997236 "|alu_subsystem|alu_comparator:alu_comp_0|register_1_bit:register_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ms_jk_ff alu_comparator:alu_comp_0\|register_1_bit:register_0\|ms_jk_ff:ms_jk_ff_0 " "Elaborating entity \"ms_jk_ff\" for hierarchy \"alu_comparator:alu_comp_0\|register_1_bit:register_0\|ms_jk_ff:ms_jk_ff_0\"" {  } { { "../12_bit_register/register_1_bit.vhd" "ms_jk_ff_0" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513997249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_3_gate alu_comparator:alu_comp_0\|register_1_bit:register_0\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1 " "Elaborating entity \"NAND_3_gate\" for hierarchy \"alu_comparator:alu_comp_0\|register_1_bit:register_0\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1\"" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "nand_3_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484513997255 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "top_bus_output\[0\] GND " "Pin \"top_bus_output\[0\]\" is stuck at GND" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484513997909 "|alu_subsystem|top_bus_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "top_bus_output\[1\] GND " "Pin \"top_bus_output\[1\]\" is stuck at GND" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484513997909 "|alu_subsystem|top_bus_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "top_bus_output\[2\] GND " "Pin \"top_bus_output\[2\]\" is stuck at GND" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484513997909 "|alu_subsystem|top_bus_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "top_bus_output\[3\] GND " "Pin \"top_bus_output\[3\]\" is stuck at GND" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484513997909 "|alu_subsystem|top_bus_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "top_bus_output\[4\] GND " "Pin \"top_bus_output\[4\]\" is stuck at GND" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484513997909 "|alu_subsystem|top_bus_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "top_bus_output\[5\] GND " "Pin \"top_bus_output\[5\]\" is stuck at GND" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484513997909 "|alu_subsystem|top_bus_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "top_bus_output\[6\] GND " "Pin \"top_bus_output\[6\]\" is stuck at GND" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484513997909 "|alu_subsystem|top_bus_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "top_bus_output\[7\] GND " "Pin \"top_bus_output\[7\]\" is stuck at GND" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484513997909 "|alu_subsystem|top_bus_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "top_bus_output\[8\] GND " "Pin \"top_bus_output\[8\]\" is stuck at GND" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484513997909 "|alu_subsystem|top_bus_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "top_bus_output\[9\] GND " "Pin \"top_bus_output\[9\]\" is stuck at GND" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484513997909 "|alu_subsystem|top_bus_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "top_bus_output\[10\] GND " "Pin \"top_bus_output\[10\]\" is stuck at GND" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484513997909 "|alu_subsystem|top_bus_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "top_bus_output\[11\] GND " "Pin \"top_bus_output\[11\]\" is stuck at GND" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484513997909 "|alu_subsystem|top_bus_output[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1484513997909 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484513999160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999160 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_A\[0\] " "No output dependent on input pin \"ALU_input_A\[0\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_A\[1\] " "No output dependent on input pin \"ALU_input_A\[1\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_A\[2\] " "No output dependent on input pin \"ALU_input_A\[2\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_A\[3\] " "No output dependent on input pin \"ALU_input_A\[3\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_A\[4\] " "No output dependent on input pin \"ALU_input_A\[4\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_A\[5\] " "No output dependent on input pin \"ALU_input_A\[5\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_A\[6\] " "No output dependent on input pin \"ALU_input_A\[6\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_A\[7\] " "No output dependent on input pin \"ALU_input_A\[7\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_A\[8\] " "No output dependent on input pin \"ALU_input_A\[8\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_A[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_A\[9\] " "No output dependent on input pin \"ALU_input_A\[9\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_A[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_A\[10\] " "No output dependent on input pin \"ALU_input_A\[10\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_A[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_A\[11\] " "No output dependent on input pin \"ALU_input_A\[11\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_A[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_B\[0\] " "No output dependent on input pin \"ALU_input_B\[0\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_B\[1\] " "No output dependent on input pin \"ALU_input_B\[1\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_B\[2\] " "No output dependent on input pin \"ALU_input_B\[2\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_B\[3\] " "No output dependent on input pin \"ALU_input_B\[3\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_B\[4\] " "No output dependent on input pin \"ALU_input_B\[4\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_B\[5\] " "No output dependent on input pin \"ALU_input_B\[5\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_B\[6\] " "No output dependent on input pin \"ALU_input_B\[6\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_B\[7\] " "No output dependent on input pin \"ALU_input_B\[7\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_B\[8\] " "No output dependent on input pin \"ALU_input_B\[8\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_B[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_B\[9\] " "No output dependent on input pin \"ALU_input_B\[9\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_B[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_B\[10\] " "No output dependent on input pin \"ALU_input_B\[10\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_B[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_input_B\[11\] " "No output dependent on input pin \"ALU_input_B\[11\]\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|ALU_input_B[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LINK_OUT_SEL " "No output dependent on input pin \"LINK_OUT_SEL\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|LINK_OUT_SEL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LINK_COMP " "No output dependent on input pin \"LINK_COMP\"" {  } { { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484513999339 "|alu_subsystem|LINK_COMP"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1484513999339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484513999341 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484513999341 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484513999341 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484513999341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484513999354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 20:59:59 2017 " "Processing ended: Sun Jan 15 20:59:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484513999354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484513999354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484513999354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484513999354 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484514001919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484514001921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 21:00:01 2017 " "Processing started: Sun Jan 15 21:00:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484514001921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1484514001921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu_subsystem -c alu_subsystem " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alu_subsystem -c alu_subsystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1484514001922 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1484514001968 ""}
{ "Info" "0" "" "Project  = alu_subsystem" {  } {  } 0 0 "Project  = alu_subsystem" 0 0 "Fitter" 0 0 1484514001970 ""}
{ "Info" "0" "" "Revision = alu_subsystem" {  } {  } 0 0 "Revision = alu_subsystem" 0 0 "Fitter" 0 0 1484514001971 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1484514002077 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu_subsystem EP2C5AT144A7 " "Selected device EP2C5AT144A7 for design \"alu_subsystem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1484514002084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484514002111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484514002111 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1484514002515 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1484514002543 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1484514002875 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 625 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484514002897 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 626 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484514002897 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 627 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484514002897 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1484514002897 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "82 82 " "No exact pin location assignment(s) for 82 pins of 82 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_A\[0\] " "Pin ALU_input_A\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_A[0] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_A\[1\] " "Pin ALU_input_A\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_A[1] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_A\[2\] " "Pin ALU_input_A\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_A[2] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_A\[3\] " "Pin ALU_input_A\[3\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_A[3] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_A\[4\] " "Pin ALU_input_A\[4\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_A[4] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_A\[5\] " "Pin ALU_input_A\[5\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_A[5] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_A\[6\] " "Pin ALU_input_A\[6\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_A[6] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_A\[7\] " "Pin ALU_input_A\[7\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_A[7] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_A\[8\] " "Pin ALU_input_A\[8\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_A[8] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_A\[9\] " "Pin ALU_input_A\[9\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_A[9] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_A\[10\] " "Pin ALU_input_A\[10\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_A[10] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_A\[11\] " "Pin ALU_input_A\[11\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_A[11] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_B\[0\] " "Pin ALU_input_B\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_B[0] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_B\[1\] " "Pin ALU_input_B\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_B[1] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_B\[2\] " "Pin ALU_input_B\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_B[2] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_B\[3\] " "Pin ALU_input_B\[3\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_B[3] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_B\[4\] " "Pin ALU_input_B\[4\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_B[4] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_B\[5\] " "Pin ALU_input_B\[5\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_B[5] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_B\[6\] " "Pin ALU_input_B\[6\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_B[6] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_B\[7\] " "Pin ALU_input_B\[7\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_B[7] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_B\[8\] " "Pin ALU_input_B\[8\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_B[8] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_B\[9\] " "Pin ALU_input_B\[9\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_B[9] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_B\[10\] " "Pin ALU_input_B\[10\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_B[10] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_B[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_input_B\[11\] " "Pin ALU_input_B\[11\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_input_B[11] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_input_B[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LINK_OUT_SEL " "Pin LINK_OUT_SEL not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LINK_OUT_SEL } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 12 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LINK_OUT_SEL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LINK_COMP " "Pin LINK_COMP not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LINK_COMP } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 13 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LINK_COMP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADD_CARRY " "Pin ADD_CARRY not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ADD_CARRY } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 25 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADD_CARRY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INC_CARRY " "Pin INC_CARRY not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { INC_CARRY } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 26 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { INC_CARRY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IS_ZERO_LAST " "Pin IS_ZERO_LAST not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IS_ZERO_LAST } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 27 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IS_ZERO_LAST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IS_ZERO " "Pin IS_ZERO not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IS_ZERO } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 28 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IS_ZERO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IS_NEG " "Pin IS_NEG not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { IS_NEG } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 29 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IS_NEG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "top_bus_output\[0\] " "Pin top_bus_output\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { top_bus_output[0] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_bus_output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "top_bus_output\[1\] " "Pin top_bus_output\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { top_bus_output[1] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_bus_output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "top_bus_output\[2\] " "Pin top_bus_output\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { top_bus_output[2] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_bus_output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "top_bus_output\[3\] " "Pin top_bus_output\[3\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { top_bus_output[3] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_bus_output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "top_bus_output\[4\] " "Pin top_bus_output\[4\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { top_bus_output[4] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_bus_output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "top_bus_output\[5\] " "Pin top_bus_output\[5\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { top_bus_output[5] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_bus_output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "top_bus_output\[6\] " "Pin top_bus_output\[6\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { top_bus_output[6] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_bus_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "top_bus_output\[7\] " "Pin top_bus_output\[7\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { top_bus_output[7] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_bus_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "top_bus_output\[8\] " "Pin top_bus_output\[8\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { top_bus_output[8] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_bus_output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "top_bus_output\[9\] " "Pin top_bus_output\[9\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { top_bus_output[9] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_bus_output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "top_bus_output\[10\] " "Pin top_bus_output\[10\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { top_bus_output[10] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_bus_output[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "top_bus_output\[11\] " "Pin top_bus_output\[11\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { top_bus_output[11] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 30 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top_bus_output[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LINK_output " "Pin LINK_output not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LINK_output } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 31 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LINK_output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_input\[11\] " "Pin AC_input\[11\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { AC_input[11] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AC_input[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_bus_input\[11\] " "Pin register_bus_input\[11\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { register_bus_input[11] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { register_bus_input[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_input\[10\] " "Pin AC_input\[10\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { AC_input[10] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AC_input[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_bus_input\[10\] " "Pin register_bus_input\[10\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { register_bus_input[10] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { register_bus_input[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_input\[9\] " "Pin AC_input\[9\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { AC_input[9] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AC_input[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_bus_input\[9\] " "Pin register_bus_input\[9\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { register_bus_input[9] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { register_bus_input[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_input\[8\] " "Pin AC_input\[8\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { AC_input[8] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AC_input[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_bus_input\[8\] " "Pin register_bus_input\[8\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { register_bus_input[8] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { register_bus_input[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_input\[7\] " "Pin AC_input\[7\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { AC_input[7] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AC_input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_bus_input\[7\] " "Pin register_bus_input\[7\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { register_bus_input[7] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { register_bus_input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_input\[6\] " "Pin AC_input\[6\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { AC_input[6] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AC_input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_bus_input\[6\] " "Pin register_bus_input\[6\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { register_bus_input[6] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { register_bus_input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_input\[5\] " "Pin AC_input\[5\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { AC_input[5] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AC_input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_bus_input\[5\] " "Pin register_bus_input\[5\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { register_bus_input[5] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { register_bus_input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_input\[4\] " "Pin AC_input\[4\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { AC_input[4] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AC_input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_bus_input\[4\] " "Pin register_bus_input\[4\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { register_bus_input[4] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { register_bus_input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_input\[3\] " "Pin AC_input\[3\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { AC_input[3] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AC_input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_bus_input\[3\] " "Pin register_bus_input\[3\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { register_bus_input[3] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { register_bus_input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_input\[2\] " "Pin AC_input\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { AC_input[2] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AC_input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_bus_input\[2\] " "Pin register_bus_input\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { register_bus_input[2] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { register_bus_input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_input\[1\] " "Pin AC_input\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { AC_input[1] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AC_input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_bus_input\[1\] " "Pin register_bus_input\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { register_bus_input[1] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { register_bus_input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_input\[0\] " "Pin AC_input\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { AC_input[0] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { AC_input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_bus_input\[0\] " "Pin register_bus_input\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { register_bus_input[0] } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { register_bus_input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT_SEL_1 " "Pin ALU_OUT_SEL_1 not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_OUT_SEL_1 } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 18 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_OUT_SEL_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_FUNC_SEL_2 " "Pin ALU_FUNC_SEL_2 not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_FUNC_SEL_2 } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 16 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_FUNC_SEL_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_FUNC_SEL_1 " "Pin ALU_FUNC_SEL_1 not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_FUNC_SEL_1 } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 15 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_FUNC_SEL_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_FUNC_SEL_0 " "Pin ALU_FUNC_SEL_0 not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_FUNC_SEL_0 } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 14 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_FUNC_SEL_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT_SEL_2 " "Pin ALU_OUT_SEL_2 not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_OUT_SEL_2 } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 19 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_OUT_SEL_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT_SEL_0 " "Pin ALU_OUT_SEL_0 not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_OUT_SEL_0 } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 17 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_OUT_SEL_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_CLEAR " "Pin ALU_CLEAR not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_CLEAR } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 22 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_CLEAR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_INC " "Pin ALU_INC not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_INC } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 21 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_INC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_COMP " "Pin ALU_COMP not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_COMP } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 20 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_COMP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_ROT_2 " "Pin ALU_ROT_2 not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_ROT_2 } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 24 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_ROT_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LINK_input " "Pin LINK_input not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LINK_input } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LINK_input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_ROT_1 " "Pin ALU_ROT_1 not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ALU_ROT_1 } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 23 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ALU_ROT_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 5 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "not_reset " "Pin not_reset not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { not_reset } } } { "alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 6 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { not_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1484514002966 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1484514002966 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1484514003129 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu_subsystem.sdc " "Synopsys Design Constraints File file not found: 'alu_subsystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1484514003131 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1484514003133 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484514003138 ""} { "Warning" "WSTA_SCC_NODE" "alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484514003138 ""} { "Warning" "WSTA_SCC_NODE" "alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484514003138 ""} { "Warning" "WSTA_SCC_NODE" "alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484514003138 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1484514003138 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1484514003141 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1484514003175 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484514003176 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484514003176 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484514003178 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484514003179 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1484514003179 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1484514003179 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1484514003179 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1484514003180 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1484514003180 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1484514003180 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "82 unused 3.3V 64 18 0 " "Number of I/O pins in group: 82 (unused VREF, 3.3V VCCIO, 64 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1484514003184 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1484514003184 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1484514003184 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484514003185 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484514003185 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484514003185 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1484514003185 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1484514003185 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1484514003185 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484514003213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1484514003637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484514003708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1484514003721 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1484514004006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484514004006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1484514004069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1484514004892 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1484514004892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484514004987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1484514004989 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1484514004989 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.60 " "Total time spent on timing analysis during the Fitter is 0.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1484514005000 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484514005006 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADD_CARRY 0 " "Pin \"ADD_CARRY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INC_CARRY 0 " "Pin \"INC_CARRY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IS_ZERO_LAST 0 " "Pin \"IS_ZERO_LAST\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IS_ZERO 0 " "Pin \"IS_ZERO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IS_NEG 0 " "Pin \"IS_NEG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "top_bus_output\[0\] 0 " "Pin \"top_bus_output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "top_bus_output\[1\] 0 " "Pin \"top_bus_output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "top_bus_output\[2\] 0 " "Pin \"top_bus_output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "top_bus_output\[3\] 0 " "Pin \"top_bus_output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "top_bus_output\[4\] 0 " "Pin \"top_bus_output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "top_bus_output\[5\] 0 " "Pin \"top_bus_output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "top_bus_output\[6\] 0 " "Pin \"top_bus_output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "top_bus_output\[7\] 0 " "Pin \"top_bus_output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "top_bus_output\[8\] 0 " "Pin \"top_bus_output\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "top_bus_output\[9\] 0 " "Pin \"top_bus_output\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "top_bus_output\[10\] 0 " "Pin \"top_bus_output\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "top_bus_output\[11\] 0 " "Pin \"top_bus_output\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LINK_output 0 " "Pin \"LINK_output\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1484514005013 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1484514005013 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484514005130 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484514005151 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484514005269 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484514005404 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1484514005433 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/output_files/alu_subsystem.fit.smsg " "Generated suppressed messages file /home/sebsikora/altera/projects/pdp-8/alu_subsystem/output_files/alu_subsystem.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1484514005533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484514005656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 21:00:05 2017 " "Processing ended: Sun Jan 15 21:00:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484514005656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484514005656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484514005656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1484514005656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1484514008187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484514008189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 21:00:07 2017 " "Processing started: Sun Jan 15 21:00:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484514008189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1484514008189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu_subsystem -c alu_subsystem " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alu_subsystem -c alu_subsystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1484514008190 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1484514008686 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1484514008701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484514008930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 21:00:08 2017 " "Processing ended: Sun Jan 15 21:00:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484514008930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484514008930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484514008930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1484514008930 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1484514009043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1484514010902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484514010903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 21:00:10 2017 " "Processing started: Sun Jan 15 21:00:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484514010903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484514010903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu_subsystem -c alu_subsystem " "Command: quartus_sta alu_subsystem -c alu_subsystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484514010904 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1484514010951 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484514011143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1484514011172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1484514011172 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1484514011240 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu_subsystem.sdc " "Synopsys Design Constraints File file not found: 'alu_subsystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1484514011254 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1484514011255 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011257 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011257 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484514011258 ""} { "Warning" "WSTA_SCC_NODE" "alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~1\|datab " "Node \"alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484514011258 ""} { "Warning" "WSTA_SCC_NODE" "alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484514011258 ""} { "Warning" "WSTA_SCC_NODE" "alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~2\|datab " "Node \"alu_comp_0\|register_0\|ms_jk_ff_0\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484514011258 ""}  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1484514011258 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1484514011261 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1484514011269 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1484514011273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.414 " "Worst-case setup slack is -1.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.414        -1.414 clk  " "   -1.414        -1.414 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484514011274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.488 " "Worst-case hold slack is 0.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488         0.000 clk  " "    0.488         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484514011275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484514011276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484514011277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.469 " "Worst-case minimum pulse width slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -1.469 clk  " "   -1.469        -1.469 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484514011278 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1484514011307 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1484514011309 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1484514011323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.106 " "Worst-case setup slack is -0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106        -0.106 clk  " "   -0.106        -0.106 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484514011325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157         0.000 clk  " "    0.157         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484514011327 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484514011329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1484514011331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 clk  " "   -1.222        -1.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484514011333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484514011333 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1484514011362 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1484514011400 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1484514011401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "587 " "Peak virtual memory: 587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484514011444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 21:00:11 2017 " "Processing ended: Sun Jan 15 21:00:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484514011444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484514011444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484514011444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484514011444 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484514014623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484514014625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 21:00:14 2017 " "Processing started: Sun Jan 15 21:00:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484514014625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484514014625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu_subsystem -c alu_subsystem " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu_subsystem -c alu_subsystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484514014627 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "alu_subsystem.vho\", \"alu_subsystem_fast.vho alu_subsystem_vhd.sdo alu_subsystem_vhd_fast.sdo /home/sebsikora/altera/projects/pdp-8/alu_subsystem/simulation/modelsim/ simulation " "Generated files \"alu_subsystem.vho\", \"alu_subsystem_fast.vho\", \"alu_subsystem_vhd.sdo\" and \"alu_subsystem_vhd_fast.sdo\" in directory \"/home/sebsikora/altera/projects/pdp-8/alu_subsystem/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1484514015029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "892 " "Peak virtual memory: 892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484514015079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 21:00:15 2017 " "Processing ended: Sun Jan 15 21:00:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484514015079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484514015079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484514015079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484514015079 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus II Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484514015189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484514020949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484514020950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 21:00:20 2017 " "Processing started: Sun Jan 15 21:00:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484514020950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1484514020950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp alu_subsystem -c alu_subsystem --netlist_type=sgate " "Command: quartus_rpp alu_subsystem -c alu_subsystem --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1484514020951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484514021084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 21:00:21 2017 " "Processing ended: Sun Jan 15 21:00:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484514021084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484514021084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484514021084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1484514021084 ""}
