$date
	Sat Oct 22 23:41:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1058263
b1000 !
1"
#1058266
b1000 &
b1000 %
1$
#1058267
0"
#1058270
b100 &
b100 %
#1058274
b10 &
b10 %
#1058278
b1 &
1#
b1 %
#1058282
b0 &
b0 %
0#
0$
#1989809
b1101 !
1"
#1989810
b1101 &
b1101 %
1$
#1989811
0"
#1989814
b101000 &
b101000 %
#1989818
b10100 &
b10100 %
#1989822
b1010 &
b1010 %
#1989826
b101 &
b101 %
#1989830
b10000 &
b10000 %
#1989834
b1000 &
b1000 %
#1989838
b100 &
b100 %
#1989842
b10 &
b10 %
#1989846
b1 &
1#
b1 %
#1989850
b0 &
b0 %
0#
0$
#3005008
b1001 !
1"
#3005010
b1001 &
b1001 %
1$
#3005011
0"
#3005014
b11100 &
b11100 %
#3005018
b1110 &
b1110 %
#3005022
b111 &
b111 %
#3005026
b10110 &
b10110 %
#3005030
b1011 &
b1011 %
#3005034
b100010 &
b100010 %
#3005038
b10001 &
b10001 %
#3005042
b110100 &
b110100 %
#3005046
b11010 &
b11010 %
#3005050
b1101 &
b1101 %
#3005054
b101000 &
b101000 %
#3005058
b10100 &
b10100 %
#3005062
b1010 &
b1010 %
#3005066
b101 &
b101 %
#3005070
b10000 &
b10000 %
#3005074
b1000 &
b1000 %
#3005078
b100 &
b100 %
#3005082
b10 &
b10 %
#3005086
b1 &
1#
b1 %
#3005090
b0 &
b0 %
0#
0$
#4500012
