// Seed: 335422560
module module_0 (
    input logic id_0,
    input id_1
);
  always @(posedge id_1 - 1'h0 * id_0) id_2 = id_1 & 1;
  assign id_2 = 1;
  always @(1 or id_2) begin
    id_2 <= 1;
  end
  logic id_3;
  logic id_4;
endmodule
