{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745875048079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745875048080 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745875048080 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745875048080 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745875048080 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745875048080 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745875048080 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745875048080 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745875048080 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745875048080 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745875048080 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745875048080 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745875048080 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745875048080 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745875048080 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745875048080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 16:17:27 2025 " "Processing started: Mon Apr 28 16:17:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745875048080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1745875048080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1745875048080 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1745875048565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1745875048677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1745875048677 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1745875048701 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1745875048701 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1745875049079 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1745875049099 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745875049115 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1745875049152 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745875049152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.112 " "Worst-case setup slack is -1.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875049155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875049155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.112              -4.536 iCLK  " "   -1.112              -4.536 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875049155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745875049155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.407 " "Worst-case hold slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875049162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875049162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 iCLK  " "    0.407               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875049162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745875049162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.848 " "Worst-case recovery slack is 0.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875049168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875049168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.848               0.000 iCLK  " "    0.848               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875049168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745875049168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.790 " "Worst-case removal slack is 1.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875049174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875049174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.790               0.000 iCLK  " "    1.790               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875049174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745875049174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.624 " "Worst-case minimum pulse width slack is 9.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875049178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875049178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.624               0.000 iCLK  " "    9.624               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875049178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745875049178 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875049830 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875049830 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875049830 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875049830 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.352 ns " "Worst Case Available Settling Time: 37.352 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875049830 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875049830 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875049830 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.112 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.112" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875049838 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.112 (VIOLATED) " "Path #1: Setup slack is -1.112 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q " "To Node      : Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.430      3.430  R        clock network delay " "     3.430      3.430  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.693      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.693      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.542      2.849 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[4\] " "     6.542      2.849 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.661      1.119 FF    IC  memToRegMux\|o_O~4\|dataa " "     7.661      1.119 FF    IC  memToRegMux\|o_O~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.085      0.424 FF  CELL  memToRegMux\|o_O~4\|combout " "     8.085      0.424 FF  CELL  memToRegMux\|o_O~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.336      0.251 FF    IC  luiMux\|o_O\[0\]~8\|datad " "     8.336      0.251 FF    IC  luiMux\|o_O\[0\]~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.461      0.125 FF  CELL  luiMux\|o_O\[0\]~8\|combout " "     8.461      0.125 FF  CELL  luiMux\|o_O\[0\]~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.723      0.262 FF    IC  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O~0\|datad " "     8.723      0.262 FF    IC  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.848      0.125 FF  CELL  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout " "     8.848      0.125 FF  CELL  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.080      0.232 FF    IC  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O\|datac " "     9.080      0.232 FF    IC  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.361      0.281 FF  CELL  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O\|combout " "     9.361      0.281 FF  CELL  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.282      0.921 FF    IC  ALU\|adder\|adder\|\\N_loop:0:full_add\|o_C~0\|datac " "    10.282      0.921 FF    IC  ALU\|adder\|adder\|\\N_loop:0:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.563      0.281 FF  CELL  ALU\|adder\|adder\|\\N_loop:0:full_add\|o_C~0\|combout " "    10.563      0.281 FF  CELL  ALU\|adder\|adder\|\\N_loop:0:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.830      0.267 FF    IC  ALU\|adder\|adder\|\\N_loop:1:full_add\|o_C~0\|datab " "    10.830      0.267 FF    IC  ALU\|adder\|adder\|\\N_loop:1:full_add\|o_C~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.255      0.425 FF  CELL  ALU\|adder\|adder\|\\N_loop:1:full_add\|o_C~0\|combout " "    11.255      0.425 FF  CELL  ALU\|adder\|adder\|\\N_loop:1:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.507      0.252 FF    IC  ALU\|adder\|adder\|\\N_loop:2:full_add\|o_C~0\|datad " "    11.507      0.252 FF    IC  ALU\|adder\|adder\|\\N_loop:2:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.632      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:2:full_add\|o_C~0\|combout " "    11.632      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:2:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.884      0.252 FF    IC  ALU\|adder\|adder\|\\N_loop:3:full_add\|o_C~0\|datad " "    11.884      0.252 FF    IC  ALU\|adder\|adder\|\\N_loop:3:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.009      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:3:full_add\|o_C~0\|combout " "    12.009      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:3:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.260      0.251 FF    IC  ALU\|adder\|adder\|\\N_loop:4:full_add\|o_C~0\|datad " "    12.260      0.251 FF    IC  ALU\|adder\|adder\|\\N_loop:4:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.385      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:4:full_add\|o_C~0\|combout " "    12.385      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:4:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.634      0.249 FF    IC  ALU\|adder\|adder\|\\N_loop:5:full_add\|o_C~0\|datad " "    12.634      0.249 FF    IC  ALU\|adder\|adder\|\\N_loop:5:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.759      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:5:full_add\|o_C~0\|combout " "    12.759      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:5:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.009      0.250 FF    IC  ALU\|adder\|adder\|\\N_loop:6:full_add\|o_C~0\|datad " "    13.009      0.250 FF    IC  ALU\|adder\|adder\|\\N_loop:6:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.134      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:6:full_add\|o_C~0\|combout " "    13.134      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:6:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.385      0.251 FF    IC  ALU\|adder\|adder\|\\N_loop:7:full_add\|o_C~0\|datad " "    13.385      0.251 FF    IC  ALU\|adder\|adder\|\\N_loop:7:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.510      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:7:full_add\|o_C~0\|combout " "    13.510      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:7:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.765      0.255 FF    IC  ALU\|adder\|adder\|\\N_loop:8:full_add\|o_C~0\|datac " "    13.765      0.255 FF    IC  ALU\|adder\|adder\|\\N_loop:8:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.046      0.281 FF  CELL  ALU\|adder\|adder\|\\N_loop:8:full_add\|o_C~0\|combout " "    14.046      0.281 FF  CELL  ALU\|adder\|adder\|\\N_loop:8:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.295      0.249 FF    IC  ALU\|adder\|adder\|\\N_loop:9:full_add\|o_C~0\|datad " "    14.295      0.249 FF    IC  ALU\|adder\|adder\|\\N_loop:9:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.420      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:9:full_add\|o_C~0\|combout " "    14.420      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:9:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.677      0.257 FF    IC  ALU\|adder\|adder\|\\N_loop:10:full_add\|o_C~0\|datac " "    14.677      0.257 FF    IC  ALU\|adder\|adder\|\\N_loop:10:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.958      0.281 FF  CELL  ALU\|adder\|adder\|\\N_loop:10:full_add\|o_C~0\|combout " "    14.958      0.281 FF  CELL  ALU\|adder\|adder\|\\N_loop:10:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.213      0.255 FF    IC  ALU\|adder\|adder\|\\N_loop:11:full_add\|o_C~0\|datac " "    15.213      0.255 FF    IC  ALU\|adder\|adder\|\\N_loop:11:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.494      0.281 FF  CELL  ALU\|adder\|adder\|\\N_loop:11:full_add\|o_C~0\|combout " "    15.494      0.281 FF  CELL  ALU\|adder\|adder\|\\N_loop:11:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.742      0.248 FF    IC  ALU\|adder\|adder\|\\N_loop:12:full_add\|o_C~0\|datad " "    15.742      0.248 FF    IC  ALU\|adder\|adder\|\\N_loop:12:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.867      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:12:full_add\|o_C~0\|combout " "    15.867      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:12:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.119      0.252 FF    IC  ALU\|adder\|adder\|\\N_loop:13:full_add\|o_C~0\|datad " "    16.119      0.252 FF    IC  ALU\|adder\|adder\|\\N_loop:13:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.244      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:13:full_add\|o_C~0\|combout " "    16.244      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:13:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.499      0.255 FF    IC  ALU\|adder\|adder\|\\N_loop:14:full_add\|o_C~0\|datac " "    16.499      0.255 FF    IC  ALU\|adder\|adder\|\\N_loop:14:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.780      0.281 FF  CELL  ALU\|adder\|adder\|\\N_loop:14:full_add\|o_C~0\|combout " "    16.780      0.281 FF  CELL  ALU\|adder\|adder\|\\N_loop:14:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.030      0.250 FF    IC  ALU\|adder\|adder\|\\N_loop:15:full_add\|o_C~0\|datad " "    17.030      0.250 FF    IC  ALU\|adder\|adder\|\\N_loop:15:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.155      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:15:full_add\|o_C~0\|combout " "    17.155      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:15:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.544      0.389 FF    IC  ALU\|adder\|adder\|\\N_loop:16:full_add\|o_C~0\|datad " "    17.544      0.389 FF    IC  ALU\|adder\|adder\|\\N_loop:16:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.669      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:16:full_add\|o_C~0\|combout " "    17.669      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:16:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.909      0.240 FF    IC  ALU\|adder\|adder\|\\N_loop:17:full_add\|o_C~0\|datad " "    17.909      0.240 FF    IC  ALU\|adder\|adder\|\\N_loop:17:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.034      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:17:full_add\|o_C~0\|combout " "    18.034      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:17:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.454      0.420 FF    IC  ALU\|adder\|adder\|\\N_loop:18:full_add\|o_C~0\|datad " "    18.454      0.420 FF    IC  ALU\|adder\|adder\|\\N_loop:18:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.579      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:18:full_add\|o_C~0\|combout " "    18.579      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:18:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.833      0.254 FF    IC  ALU\|adder\|adder\|\\N_loop:19:full_add\|o_C~0\|datac " "    18.833      0.254 FF    IC  ALU\|adder\|adder\|\\N_loop:19:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.114      0.281 FF  CELL  ALU\|adder\|adder\|\\N_loop:19:full_add\|o_C~0\|combout " "    19.114      0.281 FF  CELL  ALU\|adder\|adder\|\\N_loop:19:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.365      0.251 FF    IC  ALU\|adder\|adder\|\\N_loop:20:full_add\|o_C~0\|datad " "    19.365      0.251 FF    IC  ALU\|adder\|adder\|\\N_loop:20:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.490      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:20:full_add\|o_C~0\|combout " "    19.490      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:20:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.740      0.250 FF    IC  ALU\|adder\|adder\|\\N_loop:21:full_add\|o_C~0\|datad " "    19.740      0.250 FF    IC  ALU\|adder\|adder\|\\N_loop:21:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.865      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:21:full_add\|o_C~0\|combout " "    19.865      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:21:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.114      0.249 FF    IC  ALU\|adder\|adder\|\\N_loop:22:full_add\|o_C~0\|datad " "    20.114      0.249 FF    IC  ALU\|adder\|adder\|\\N_loop:22:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.239      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:22:full_add\|o_C~0\|combout " "    20.239      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:22:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.489      0.250 FF    IC  ALU\|adder\|adder\|\\N_loop:23:full_add\|o_C~0\|datad " "    20.489      0.250 FF    IC  ALU\|adder\|adder\|\\N_loop:23:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.614      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:23:full_add\|o_C~0\|combout " "    20.614      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:23:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.864      0.250 FF    IC  ALU\|adder\|adder\|\\N_loop:24:full_add\|o_C~0\|datad " "    20.864      0.250 FF    IC  ALU\|adder\|adder\|\\N_loop:24:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.989      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:24:full_add\|o_C~0\|combout " "    20.989      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:24:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.248      0.259 FF    IC  ALU\|adder\|adder\|\\N_loop:25:full_add\|o_C~0\|datac " "    21.248      0.259 FF    IC  ALU\|adder\|adder\|\\N_loop:25:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.529      0.281 FF  CELL  ALU\|adder\|adder\|\\N_loop:25:full_add\|o_C~0\|combout " "    21.529      0.281 FF  CELL  ALU\|adder\|adder\|\\N_loop:25:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.777      0.248 FF    IC  ALU\|adder\|adder\|\\N_loop:26:full_add\|o_C~0\|datad " "    21.777      0.248 FF    IC  ALU\|adder\|adder\|\\N_loop:26:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.902      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:26:full_add\|o_C~0\|combout " "    21.902      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:26:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.154      0.252 FF    IC  ALU\|adder\|adder\|\\N_loop:27:full_add\|o_C~0\|datad " "    22.154      0.252 FF    IC  ALU\|adder\|adder\|\\N_loop:27:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.279      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:27:full_add\|o_C~0\|combout " "    22.279      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:27:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.532      0.253 FF    IC  ALU\|adder\|adder\|\\N_loop:28:full_add\|o_C~0\|datad " "    22.532      0.253 FF    IC  ALU\|adder\|adder\|\\N_loop:28:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.657      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:28:full_add\|o_C~0\|combout " "    22.657      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:28:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.905      0.248 FF    IC  ALU\|adder\|adder\|\\N_loop:29:full_add\|o_C~0\|datad " "    22.905      0.248 FF    IC  ALU\|adder\|adder\|\\N_loop:29:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.030      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:29:full_add\|o_C~0\|combout " "    23.030      0.125 FF  CELL  ALU\|adder\|adder\|\\N_loop:29:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.297      0.267 FF    IC  ALU\|adder\|adder\|\\N_loop:30:full_add\|o_C~0\|datac " "    23.297      0.267 FF    IC  ALU\|adder\|adder\|\\N_loop:30:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.578      0.281 FF  CELL  ALU\|adder\|adder\|\\N_loop:30:full_add\|o_C~0\|combout " "    23.578      0.281 FF  CELL  ALU\|adder\|adder\|\\N_loop:30:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.267      0.689 FF    IC  ALU\|mux\|o_out\[31\]\|datad " "    24.267      0.689 FF    IC  ALU\|mux\|o_out\[31\]\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.417      0.150 FR  CELL  ALU\|mux\|o_out\[31\]\|combout " "    24.417      0.150 FR  CELL  ALU\|mux\|o_out\[31\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.417      0.000 RR    IC  EX_MEM_reg\|ALUout\|\\n_loop:31:d_flip_flop\|s_Q\|d " "    24.417      0.000 RR    IC  EX_MEM_reg\|ALUout\|\\n_loop:31:d_flip_flop\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.504      0.087 RR  CELL  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q " "    24.504      0.087 RR  CELL  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.386      3.386  R        clock network delay " "    23.386      3.386  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.394      0.008           clock pessimism removed " "    23.394      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.374     -0.020           clock uncertainty " "    23.374     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.392      0.018     uTsu  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q " "    23.392      0.018     uTsu  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.504 " "Data Arrival Time  :    24.504" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.392 " "Data Required Time :    23.392" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.112 (VIOLATED) " "Slack              :    -1.112 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049838 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875049838 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.407 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.407" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875049844 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.407  " "Path #1: Hold slack is 0.407 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q " "From Node    : PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q " "To Node      : PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.982      2.982  R        clock network delay " "     2.982      2.982  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.214      0.232     uTco  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q " "     3.214      0.232     uTco  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.214      0.000 FF  CELL  PC\|\\n_loop:2:d_flip_flop\|s_Q\|q " "     3.214      0.000 FF  CELL  PC\|\\n_loop:2:d_flip_flop\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.214      0.000 FF    IC  PC\|s_data\[2\]~1\|datac " "     3.214      0.000 FF    IC  PC\|s_data\[2\]~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.587      0.373 FR  CELL  PC\|s_data\[2\]~1\|combout " "     3.587      0.373 FR  CELL  PC\|s_data\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.587      0.000 RR    IC  PC\|\\n_loop:2:d_flip_flop\|s_Q\|d " "     3.587      0.000 RR    IC  PC\|\\n_loop:2:d_flip_flop\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.656      0.069 RR  CELL  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q " "     3.656      0.069 RR  CELL  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.095      3.095  R        clock network delay " "     3.095      3.095  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.063     -0.032           clock pessimism removed " "     3.063     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.063      0.000           clock uncertainty " "     3.063      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.249      0.186      uTh  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q " "     3.249      0.186      uTh  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.656 " "Data Arrival Time  :     3.656" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.249 " "Data Required Time :     3.249" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.407  " "Slack              :     0.407 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049844 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875049844 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.848 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.848" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049847 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875049847 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 0.848  " "Path #1: Recovery slack is 0.848 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Pipeline_IF_ID:IF_ID_reg\|reg_N:reg1\|dffg:\\n_loop:6:d_flip_flop\|s_Q " "To Node      : Pipeline_IF_ID:IF_ID_reg\|reg_N:reg1\|dffg:\\n_loop:6:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.430      3.430  R        clock network delay " "     3.430      3.430  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.693      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.693      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.542      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[1\] " "     6.542      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.282      0.740 RR    IC  DMem\|ram~46\|datad " "     7.282      0.740 RR    IC  DMem\|ram~46\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.437      0.155 RR  CELL  DMem\|ram~46\|combout " "     7.437      0.155 RR  CELL  DMem\|ram~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.696      0.259 RR    IC  byteSelect\|o_O\[7\]~0\|dataa " "     7.696      0.259 RR    IC  byteSelect\|o_O\[7\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.113      0.417 RR  CELL  byteSelect\|o_O\[7\]~0\|combout " "     8.113      0.417 RR  CELL  byteSelect\|o_O\[7\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.318      0.205 RR    IC  byteSelect\|o_O\[7\]~1\|datad " "     8.318      0.205 RR    IC  byteSelect\|o_O\[7\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.457      0.139 RF  CELL  byteSelect\|o_O\[7\]~1\|combout " "     8.457      0.139 RF  CELL  byteSelect\|o_O\[7\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.716      0.259 FF    IC  memToRegMux\|o_O~0\|datad " "     8.716      0.259 FF    IC  memToRegMux\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.841      0.125 FF  CELL  memToRegMux\|o_O~0\|combout " "     8.841      0.125 FF  CELL  memToRegMux\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.615      0.774 FF    IC  luiMux\|o_O\[18\]~48\|datac " "     9.615      0.774 FF    IC  luiMux\|o_O\[18\]~48\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.895      0.280 FF  CELL  luiMux\|o_O\[18\]~48\|combout " "     9.895      0.280 FF  CELL  luiMux\|o_O\[18\]~48\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.124      0.229 FF    IC  luiMux\|o_O\[18\]~49\|datad " "    10.124      0.229 FF    IC  luiMux\|o_O\[18\]~49\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.249      0.125 FF  CELL  luiMux\|o_O\[18\]~49\|combout " "    10.249      0.125 FF  CELL  luiMux\|o_O\[18\]~49\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.832      1.583 FF    IC  reg_file\|reg12\|o_output\[18\]~11\|dataa " "    11.832      1.583 FF    IC  reg_file\|reg12\|o_output\[18\]~11\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.186      0.354 FF  CELL  reg_file\|reg12\|o_output\[18\]~11\|combout " "    12.186      0.354 FF  CELL  reg_file\|reg12\|o_output\[18\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.477      0.291 FF    IC  ForwardRs\|o_O\[18\]~401\|dataa " "    12.477      0.291 FF    IC  ForwardRs\|o_O\[18\]~401\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.845      0.368 FF  CELL  ForwardRs\|o_O\[18\]~401\|combout " "    12.845      0.368 FF  CELL  ForwardRs\|o_O\[18\]~401\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.541      0.696 FF    IC  ForwardRs\|o_O\[18\]~402\|datac " "    13.541      0.696 FF    IC  ForwardRs\|o_O\[18\]~402\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.801      0.260 FR  CELL  ForwardRs\|o_O\[18\]~402\|combout " "    13.801      0.260 FR  CELL  ForwardRs\|o_O\[18\]~402\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.003      0.202 RR    IC  ForwardRs\|o_O\[18\]~403\|datac " "    14.003      0.202 RR    IC  ForwardRs\|o_O\[18\]~403\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.290      0.287 RR  CELL  ForwardRs\|o_O\[18\]~403\|combout " "    14.290      0.287 RR  CELL  ForwardRs\|o_O\[18\]~403\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.519      1.229 RR    IC  ForwardRs\|o_O\[18\]~404\|datad " "    15.519      1.229 RR    IC  ForwardRs\|o_O\[18\]~404\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.658      0.139 RF  CELL  ForwardRs\|o_O\[18\]~404\|combout " "    15.658      0.139 RF  CELL  ForwardRs\|o_O\[18\]~404\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.927      0.269 FF    IC  ForwardRs\|o_O\[18\]~420\|datab " "    15.927      0.269 FF    IC  ForwardRs\|o_O\[18\]~420\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.352      0.425 FF  CELL  ForwardRs\|o_O\[18\]~420\|combout " "    16.352      0.425 FF  CELL  ForwardRs\|o_O\[18\]~420\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.579      0.227 FF    IC  ForwardRs\|o_O\[18\]~421\|datad " "    16.579      0.227 FF    IC  ForwardRs\|o_O\[18\]~421\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.704      0.125 FF  CELL  ForwardRs\|o_O\[18\]~421\|combout " "    16.704      0.125 FF  CELL  ForwardRs\|o_O\[18\]~421\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.327      0.623 FF    IC  ForwardRs\|o_O\[18\]~422\|datad " "    17.327      0.623 FF    IC  ForwardRs\|o_O\[18\]~422\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.477      0.150 FR  CELL  ForwardRs\|o_O\[18\]~422\|combout " "    17.477      0.150 FR  CELL  ForwardRs\|o_O\[18\]~422\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.735      0.258 RR    IC  Equal0~1\|datab " "    17.735      0.258 RR    IC  Equal0~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.167      0.432 RF  CELL  Equal0~1\|combout " "    18.167      0.432 RF  CELL  Equal0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.437      0.270 FF    IC  Equal0~4\|datab " "    18.437      0.270 FF    IC  Equal0~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.787      0.350 FF  CELL  Equal0~4\|combout " "    18.787      0.350 FF  CELL  Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.262      0.475 FF    IC  Equal0~20\|dataa " "    19.262      0.475 FF    IC  Equal0~20\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.615      0.353 FF  CELL  Equal0~20\|combout " "    19.615      0.353 FF  CELL  Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.842      0.227 FF    IC  IF_ID_reg\|s_reset~0\|datad " "    19.842      0.227 FF    IC  IF_ID_reg\|s_reset~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.967      0.125 FF  CELL  IF_ID_reg\|s_reset~0\|combout " "    19.967      0.125 FF  CELL  IF_ID_reg\|s_reset~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.218      0.251 FF    IC  IF_ID_reg\|s_reset~1\|datad " "    20.218      0.251 FF    IC  IF_ID_reg\|s_reset~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.368      0.150 FR  CELL  IF_ID_reg\|s_reset~1\|combout " "    20.368      0.150 FR  CELL  IF_ID_reg\|s_reset~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.370      1.002 RR    IC  IF_ID_reg\|reg1\|\\n_loop:6:d_flip_flop\|s_Q\|clrn " "    21.370      1.002 RR    IC  IF_ID_reg\|reg1\|\\n_loop:6:d_flip_flop\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.139      0.769 RF  CELL  Pipeline_IF_ID:IF_ID_reg\|reg_N:reg1\|dffg:\\n_loop:6:d_flip_flop\|s_Q " "    22.139      0.769 RF  CELL  Pipeline_IF_ID:IF_ID_reg\|reg_N:reg1\|dffg:\\n_loop:6:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.981      2.981  R        clock network delay " "    22.981      2.981  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.989      0.008           clock pessimism removed " "    22.989      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.969     -0.020           clock uncertainty " "    22.969     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.987      0.018     uTsu  Pipeline_IF_ID:IF_ID_reg\|reg_N:reg1\|dffg:\\n_loop:6:d_flip_flop\|s_Q " "    22.987      0.018     uTsu  Pipeline_IF_ID:IF_ID_reg\|reg_N:reg1\|dffg:\\n_loop:6:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.139 " "Data Arrival Time  :    22.139" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.987 " "Data Required Time :    22.987" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.848  " "Slack              :     0.848 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049848 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875049848 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.790 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.790" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875049852 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.790  " "Path #1: Removal slack is 1.790 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q " "To Node      : Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        iCLK " "     0.000      0.000  R        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  iCLK~input\|i " "     0.000      0.000 RR    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.730      0.730 RR  CELL  iCLK~input\|o " "     0.730      0.730 RR  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.742      3.012 RR    IC  EX_MEM_reg\|s_reset\|dataa " "     3.742      3.012 RR    IC  EX_MEM_reg\|s_reset\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.123      0.381 RR  CELL  EX_MEM_reg\|s_reset\|combout " "     4.123      0.381 RR  CELL  EX_MEM_reg\|s_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.347      0.224 RR    IC  EX_MEM_reg\|PCAdd4\|\\n_loop:4:d_flip_flop\|s_Q\|clrn " "     4.347      0.224 RR    IC  EX_MEM_reg\|PCAdd4\|\\n_loop:4:d_flip_flop\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.076      0.729 RF  CELL  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q " "     5.076      0.729 RF  CELL  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.100      3.100  R        clock network delay " "     3.100      3.100  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.100      0.000           clock uncertainty " "     3.100      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.286      0.186      uTh  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q " "     3.286      0.186      uTh  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.076 " "Data Arrival Time  :     5.076" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.286 " "Data Required Time :     3.286" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.790  " "Slack              :     1.790 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875049852 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875049852 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745875049852 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745875049871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745875050216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.550 " "Worst-case setup slack is 0.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875050354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875050354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 iCLK  " "    0.550               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875050354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745875050354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.365 " "Worst-case hold slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875050362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875050362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 iCLK  " "    0.365               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875050362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745875050362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.396 " "Worst-case recovery slack is 2.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875050369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875050369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.396               0.000 iCLK  " "    2.396               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875050369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745875050369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.629 " "Worst-case removal slack is 1.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875050375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875050375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.629               0.000 iCLK  " "    1.629               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875050375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745875050375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.648 " "Worst-case minimum pulse width slack is 9.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875050378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875050378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 iCLK  " "    9.648               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875050378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745875050378 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875051013 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875051013 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875051013 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875051013 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.610 ns " "Worst Case Available Settling Time: 37.610 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875051013 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875051013 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051013 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.550 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.550" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051021 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051021 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.550  " "Path #1: Setup slack is 0.550 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q " "To Node      : Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.110      3.110  R        clock network delay " "     3.110      3.110  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.346      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.346      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.931      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     5.931      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.870      0.939 RR    IC  memToRegMux\|o_O~3\|datad " "     6.870      0.939 RR    IC  memToRegMux\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.014      0.144 RR  CELL  memToRegMux\|o_O~3\|combout " "     7.014      0.144 RR  CELL  memToRegMux\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.203      0.189 RR    IC  memToRegMux\|o_O~4\|datad " "     7.203      0.189 RR    IC  memToRegMux\|o_O~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.347      0.144 RR  CELL  memToRegMux\|o_O~4\|combout " "     7.347      0.144 RR  CELL  memToRegMux\|o_O~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.557      0.210 RR    IC  luiMux\|o_O\[0\]~8\|datad " "     7.557      0.210 RR    IC  luiMux\|o_O\[0\]~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.701      0.144 RR  CELL  luiMux\|o_O\[0\]~8\|combout " "     7.701      0.144 RR  CELL  luiMux\|o_O\[0\]~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.918      0.217 RR    IC  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O~0\|datad " "     7.918      0.217 RR    IC  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.062      0.144 RR  CELL  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout " "     8.062      0.144 RR  CELL  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.247      0.185 RR    IC  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O\|datac " "     8.247      0.185 RR    IC  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.512      0.265 RR  CELL  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O\|combout " "     8.512      0.265 RR  CELL  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.402      0.890 RR    IC  ALU\|adder\|adder\|\\N_loop:0:full_add\|o_C~0\|datac " "     9.402      0.890 RR    IC  ALU\|adder\|adder\|\\N_loop:0:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.665      0.263 RR  CELL  ALU\|adder\|adder\|\\N_loop:0:full_add\|o_C~0\|combout " "     9.665      0.263 RR  CELL  ALU\|adder\|adder\|\\N_loop:0:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.881      0.216 RR    IC  ALU\|adder\|adder\|\\N_loop:1:full_add\|o_C~0\|datab " "     9.881      0.216 RR    IC  ALU\|adder\|adder\|\\N_loop:1:full_add\|o_C~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.250      0.369 RR  CELL  ALU\|adder\|adder\|\\N_loop:1:full_add\|o_C~0\|combout " "    10.250      0.369 RR  CELL  ALU\|adder\|adder\|\\N_loop:1:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.461      0.211 RR    IC  ALU\|adder\|adder\|\\N_loop:2:full_add\|o_C~0\|datad " "    10.461      0.211 RR    IC  ALU\|adder\|adder\|\\N_loop:2:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.605      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:2:full_add\|o_C~0\|combout " "    10.605      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:2:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.816      0.211 RR    IC  ALU\|adder\|adder\|\\N_loop:3:full_add\|o_C~0\|datad " "    10.816      0.211 RR    IC  ALU\|adder\|adder\|\\N_loop:3:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.960      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:3:full_add\|o_C~0\|combout " "    10.960      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:3:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.170      0.210 RR    IC  ALU\|adder\|adder\|\\N_loop:4:full_add\|o_C~0\|datad " "    11.170      0.210 RR    IC  ALU\|adder\|adder\|\\N_loop:4:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.314      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:4:full_add\|o_C~0\|combout " "    11.314      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:4:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.523      0.209 RR    IC  ALU\|adder\|adder\|\\N_loop:5:full_add\|o_C~0\|datad " "    11.523      0.209 RR    IC  ALU\|adder\|adder\|\\N_loop:5:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.667      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:5:full_add\|o_C~0\|combout " "    11.667      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:5:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.876      0.209 RR    IC  ALU\|adder\|adder\|\\N_loop:6:full_add\|o_C~0\|datad " "    11.876      0.209 RR    IC  ALU\|adder\|adder\|\\N_loop:6:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.020      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:6:full_add\|o_C~0\|combout " "    12.020      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:6:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.230      0.210 RR    IC  ALU\|adder\|adder\|\\N_loop:7:full_add\|o_C~0\|datad " "    12.230      0.210 RR    IC  ALU\|adder\|adder\|\\N_loop:7:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.374      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:7:full_add\|o_C~0\|combout " "    12.374      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:7:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.579      0.205 RR    IC  ALU\|adder\|adder\|\\N_loop:8:full_add\|o_C~0\|datac " "    12.579      0.205 RR    IC  ALU\|adder\|adder\|\\N_loop:8:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.844      0.265 RR  CELL  ALU\|adder\|adder\|\\N_loop:8:full_add\|o_C~0\|combout " "    12.844      0.265 RR  CELL  ALU\|adder\|adder\|\\N_loop:8:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.052      0.208 RR    IC  ALU\|adder\|adder\|\\N_loop:9:full_add\|o_C~0\|datad " "    13.052      0.208 RR    IC  ALU\|adder\|adder\|\\N_loop:9:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.196      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:9:full_add\|o_C~0\|combout " "    13.196      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:9:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.404      0.208 RR    IC  ALU\|adder\|adder\|\\N_loop:10:full_add\|o_C~0\|datac " "    13.404      0.208 RR    IC  ALU\|adder\|adder\|\\N_loop:10:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.669      0.265 RR  CELL  ALU\|adder\|adder\|\\N_loop:10:full_add\|o_C~0\|combout " "    13.669      0.265 RR  CELL  ALU\|adder\|adder\|\\N_loop:10:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.875      0.206 RR    IC  ALU\|adder\|adder\|\\N_loop:11:full_add\|o_C~0\|datac " "    13.875      0.206 RR    IC  ALU\|adder\|adder\|\\N_loop:11:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.140      0.265 RR  CELL  ALU\|adder\|adder\|\\N_loop:11:full_add\|o_C~0\|combout " "    14.140      0.265 RR  CELL  ALU\|adder\|adder\|\\N_loop:11:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.348      0.208 RR    IC  ALU\|adder\|adder\|\\N_loop:12:full_add\|o_C~0\|datad " "    14.348      0.208 RR    IC  ALU\|adder\|adder\|\\N_loop:12:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.492      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:12:full_add\|o_C~0\|combout " "    14.492      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:12:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.703      0.211 RR    IC  ALU\|adder\|adder\|\\N_loop:13:full_add\|o_C~0\|datad " "    14.703      0.211 RR    IC  ALU\|adder\|adder\|\\N_loop:13:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.847      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:13:full_add\|o_C~0\|combout " "    14.847      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:13:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.053      0.206 RR    IC  ALU\|adder\|adder\|\\N_loop:14:full_add\|o_C~0\|datac " "    15.053      0.206 RR    IC  ALU\|adder\|adder\|\\N_loop:14:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.318      0.265 RR  CELL  ALU\|adder\|adder\|\\N_loop:14:full_add\|o_C~0\|combout " "    15.318      0.265 RR  CELL  ALU\|adder\|adder\|\\N_loop:14:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.527      0.209 RR    IC  ALU\|adder\|adder\|\\N_loop:15:full_add\|o_C~0\|datad " "    15.527      0.209 RR    IC  ALU\|adder\|adder\|\\N_loop:15:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.671      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:15:full_add\|o_C~0\|combout " "    15.671      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:15:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.039      0.368 RR    IC  ALU\|adder\|adder\|\\N_loop:16:full_add\|o_C~0\|datad " "    16.039      0.368 RR    IC  ALU\|adder\|adder\|\\N_loop:16:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.183      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:16:full_add\|o_C~0\|combout " "    16.183      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:16:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.379      0.196 RR    IC  ALU\|adder\|adder\|\\N_loop:17:full_add\|o_C~0\|datad " "    16.379      0.196 RR    IC  ALU\|adder\|adder\|\\N_loop:17:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.523      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:17:full_add\|o_C~0\|combout " "    16.523      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:17:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.916      0.393 RR    IC  ALU\|adder\|adder\|\\N_loop:18:full_add\|o_C~0\|datad " "    16.916      0.393 RR    IC  ALU\|adder\|adder\|\\N_loop:18:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.060      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:18:full_add\|o_C~0\|combout " "    17.060      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:18:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.265      0.205 RR    IC  ALU\|adder\|adder\|\\N_loop:19:full_add\|o_C~0\|datac " "    17.265      0.205 RR    IC  ALU\|adder\|adder\|\\N_loop:19:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.530      0.265 RR  CELL  ALU\|adder\|adder\|\\N_loop:19:full_add\|o_C~0\|combout " "    17.530      0.265 RR  CELL  ALU\|adder\|adder\|\\N_loop:19:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.740      0.210 RR    IC  ALU\|adder\|adder\|\\N_loop:20:full_add\|o_C~0\|datad " "    17.740      0.210 RR    IC  ALU\|adder\|adder\|\\N_loop:20:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.884      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:20:full_add\|o_C~0\|combout " "    17.884      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:20:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.094      0.210 RR    IC  ALU\|adder\|adder\|\\N_loop:21:full_add\|o_C~0\|datad " "    18.094      0.210 RR    IC  ALU\|adder\|adder\|\\N_loop:21:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.238      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:21:full_add\|o_C~0\|combout " "    18.238      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:21:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.447      0.209 RR    IC  ALU\|adder\|adder\|\\N_loop:22:full_add\|o_C~0\|datad " "    18.447      0.209 RR    IC  ALU\|adder\|adder\|\\N_loop:22:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.591      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:22:full_add\|o_C~0\|combout " "    18.591      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:22:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.800      0.209 RR    IC  ALU\|adder\|adder\|\\N_loop:23:full_add\|o_C~0\|datad " "    18.800      0.209 RR    IC  ALU\|adder\|adder\|\\N_loop:23:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.944      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:23:full_add\|o_C~0\|combout " "    18.944      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:23:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.153      0.209 RR    IC  ALU\|adder\|adder\|\\N_loop:24:full_add\|o_C~0\|datad " "    19.153      0.209 RR    IC  ALU\|adder\|adder\|\\N_loop:24:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.297      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:24:full_add\|o_C~0\|combout " "    19.297      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:24:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.506      0.209 RR    IC  ALU\|adder\|adder\|\\N_loop:25:full_add\|o_C~0\|datac " "    19.506      0.209 RR    IC  ALU\|adder\|adder\|\\N_loop:25:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.771      0.265 RR  CELL  ALU\|adder\|adder\|\\N_loop:25:full_add\|o_C~0\|combout " "    19.771      0.265 RR  CELL  ALU\|adder\|adder\|\\N_loop:25:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.979      0.208 RR    IC  ALU\|adder\|adder\|\\N_loop:26:full_add\|o_C~0\|datad " "    19.979      0.208 RR    IC  ALU\|adder\|adder\|\\N_loop:26:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.123      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:26:full_add\|o_C~0\|combout " "    20.123      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:26:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.334      0.211 RR    IC  ALU\|adder\|adder\|\\N_loop:27:full_add\|o_C~0\|datad " "    20.334      0.211 RR    IC  ALU\|adder\|adder\|\\N_loop:27:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.478      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:27:full_add\|o_C~0\|combout " "    20.478      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:27:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.690      0.212 RR    IC  ALU\|adder\|adder\|\\N_loop:28:full_add\|o_C~0\|datad " "    20.690      0.212 RR    IC  ALU\|adder\|adder\|\\N_loop:28:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.834      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:28:full_add\|o_C~0\|combout " "    20.834      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:28:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.042      0.208 RR    IC  ALU\|adder\|adder\|\\N_loop:29:full_add\|o_C~0\|datad " "    21.042      0.208 RR    IC  ALU\|adder\|adder\|\\N_loop:29:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.186      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:29:full_add\|o_C~0\|combout " "    21.186      0.144 RR  CELL  ALU\|adder\|adder\|\\N_loop:29:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.399      0.213 RR    IC  ALU\|adder\|adder\|\\N_loop:30:full_add\|o_C~0\|datac " "    21.399      0.213 RR    IC  ALU\|adder\|adder\|\\N_loop:30:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.664      0.265 RR  CELL  ALU\|adder\|adder\|\\N_loop:30:full_add\|o_C~0\|combout " "    21.664      0.265 RR  CELL  ALU\|adder\|adder\|\\N_loop:30:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.312      0.648 RR    IC  ALU\|mux\|o_out\[31\]\|datad " "    22.312      0.648 RR    IC  ALU\|mux\|o_out\[31\]\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.456      0.144 RR  CELL  ALU\|mux\|o_out\[31\]\|combout " "    22.456      0.144 RR  CELL  ALU\|mux\|o_out\[31\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.456      0.000 RR    IC  EX_MEM_reg\|ALUout\|\\n_loop:31:d_flip_flop\|s_Q\|d " "    22.456      0.000 RR    IC  EX_MEM_reg\|ALUout\|\\n_loop:31:d_flip_flop\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.536      0.080 RR  CELL  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q " "    22.536      0.080 RR  CELL  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.080      3.080  R        clock network delay " "    23.080      3.080  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.087      0.007           clock pessimism removed " "    23.087      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.067     -0.020           clock uncertainty " "    23.067     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.086      0.019     uTsu  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q " "    23.086      0.019     uTsu  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.536 " "Data Arrival Time  :    22.536" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.086 " "Data Required Time :    23.086" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.550  " "Slack              :     0.550 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051022 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051022 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.365 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.365" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051027 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.365  " "Path #1: Hold slack is 0.365 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q " "From Node    : PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q " "To Node      : PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.710      2.710  R        clock network delay " "     2.710      2.710  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.923      0.213     uTco  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q " "     2.923      0.213     uTco  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.923      0.000 FF  CELL  PC\|\\n_loop:2:d_flip_flop\|s_Q\|q " "     2.923      0.000 FF  CELL  PC\|\\n_loop:2:d_flip_flop\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.923      0.000 FF    IC  PC\|s_data\[2\]~1\|datac " "     2.923      0.000 FF    IC  PC\|s_data\[2\]~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.256      0.333 FR  CELL  PC\|s_data\[2\]~1\|combout " "     3.256      0.333 FR  CELL  PC\|s_data\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.256      0.000 RR    IC  PC\|\\n_loop:2:d_flip_flop\|s_Q\|d " "     3.256      0.000 RR    IC  PC\|\\n_loop:2:d_flip_flop\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.318      0.062 RR  CELL  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q " "     3.318      0.062 RR  CELL  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.810      2.810  R        clock network delay " "     2.810      2.810  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.782     -0.028           clock pessimism removed " "     2.782     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.782      0.000           clock uncertainty " "     2.782      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.953      0.171      uTh  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q " "     2.953      0.171      uTh  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.318 " "Data Arrival Time  :     3.318" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.953 " "Data Required Time :     2.953" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.365  " "Slack              :     0.365 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051027 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051027 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.396 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.396" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051030 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051030 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 2.396  " "Path #1: Recovery slack is 2.396 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Pipeline_IF_ID:IF_ID_reg\|reg_N:reg1\|dffg:\\n_loop:6:d_flip_flop\|s_Q " "To Node      : Pipeline_IF_ID:IF_ID_reg\|reg_N:reg1\|dffg:\\n_loop:6:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.110      3.110  R        clock network delay " "     3.110      3.110  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.346      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.346      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.931      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[1\] " "     5.931      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.621      0.690 RR    IC  DMem\|ram~46\|datad " "     6.621      0.690 RR    IC  DMem\|ram~46\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.765      0.144 RR  CELL  DMem\|ram~46\|combout " "     6.765      0.144 RR  CELL  DMem\|ram~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.006      0.241 RR    IC  byteSelect\|o_O\[7\]~0\|dataa " "     7.006      0.241 RR    IC  byteSelect\|o_O\[7\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.386      0.380 RR  CELL  byteSelect\|o_O\[7\]~0\|combout " "     7.386      0.380 RR  CELL  byteSelect\|o_O\[7\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.575      0.189 RR    IC  byteSelect\|o_O\[7\]~1\|datad " "     7.575      0.189 RR    IC  byteSelect\|o_O\[7\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.719      0.144 RR  CELL  byteSelect\|o_O\[7\]~1\|combout " "     7.719      0.144 RR  CELL  byteSelect\|o_O\[7\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.934      0.215 RR    IC  memToRegMux\|o_O~0\|datad " "     7.934      0.215 RR    IC  memToRegMux\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.078      0.144 RR  CELL  memToRegMux\|o_O~0\|combout " "     8.078      0.144 RR  CELL  memToRegMux\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.512      0.434 RR    IC  luiMux\|o_O\[28\]~105\|datac " "     8.512      0.434 RR    IC  luiMux\|o_O\[28\]~105\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.777      0.265 RR  CELL  luiMux\|o_O\[28\]~105\|combout " "     8.777      0.265 RR  CELL  luiMux\|o_O\[28\]~105\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.122      0.345 RR    IC  luiMux\|o_O\[28\]~106\|datad " "     9.122      0.345 RR    IC  luiMux\|o_O\[28\]~106\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.266      0.144 RR  CELL  luiMux\|o_O\[28\]~106\|combout " "     9.266      0.144 RR  CELL  luiMux\|o_O\[28\]~106\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.892      1.626 RR    IC  reg_file\|reg15\|o_output\[28\]~28\|datab " "    10.892      1.626 RR    IC  reg_file\|reg15\|o_output\[28\]~28\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.223      0.331 RR  CELL  reg_file\|reg15\|o_output\[28\]~28\|combout " "    11.223      0.331 RR  CELL  reg_file\|reg15\|o_output\[28\]~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.135      0.912 RR    IC  ForwardRs\|o_O\[28\]~193\|datac " "    12.135      0.912 RR    IC  ForwardRs\|o_O\[28\]~193\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.398      0.263 RR  CELL  ForwardRs\|o_O\[28\]~193\|combout " "    12.398      0.263 RR  CELL  ForwardRs\|o_O\[28\]~193\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.599      1.201 RR    IC  ForwardRs\|o_O\[28\]~196\|datac " "    13.599      1.201 RR    IC  ForwardRs\|o_O\[28\]~196\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.864      0.265 RR  CELL  ForwardRs\|o_O\[28\]~196\|combout " "    13.864      0.265 RR  CELL  ForwardRs\|o_O\[28\]~196\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.052      0.188 RR    IC  ForwardRs\|o_O\[28\]~199\|datad " "    14.052      0.188 RR    IC  ForwardRs\|o_O\[28\]~199\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.196      0.144 RR  CELL  ForwardRs\|o_O\[28\]~199\|combout " "    14.196      0.144 RR  CELL  ForwardRs\|o_O\[28\]~199\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.380      0.184 RR    IC  ForwardRs\|o_O\[28\]~200\|datac " "    14.380      0.184 RR    IC  ForwardRs\|o_O\[28\]~200\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.645      0.265 RR  CELL  ForwardRs\|o_O\[28\]~200\|combout " "    14.645      0.265 RR  CELL  ForwardRs\|o_O\[28\]~200\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.507      0.862 RR    IC  ForwardRs\|o_O\[28\]~201\|datad " "    15.507      0.862 RR    IC  ForwardRs\|o_O\[28\]~201\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.651      0.144 RR  CELL  ForwardRs\|o_O\[28\]~201\|combout " "    15.651      0.144 RR  CELL  ForwardRs\|o_O\[28\]~201\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.839      0.188 RR    IC  ForwardRs\|o_O\[28\]~202\|datad " "    15.839      0.188 RR    IC  ForwardRs\|o_O\[28\]~202\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.964      0.125 RF  CELL  ForwardRs\|o_O\[28\]~202\|combout " "    15.964      0.125 RF  CELL  ForwardRs\|o_O\[28\]~202\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.234      0.270 FF    IC  Equal0~7\|dataa " "    16.234      0.270 FF    IC  Equal0~7\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.594      0.360 FR  CELL  Equal0~7\|combout " "    16.594      0.360 FR  CELL  Equal0~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.257      0.663 RR    IC  Equal0~9\|datab " "    17.257      0.663 RR    IC  Equal0~9\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.570      0.313 RR  CELL  Equal0~9\|combout " "    17.570      0.313 RR  CELL  Equal0~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.756      0.186 RR    IC  Equal0~20\|datac " "    17.756      0.186 RR    IC  Equal0~20\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.019      0.263 RR  CELL  Equal0~20\|combout " "    18.019      0.263 RR  CELL  Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.207      0.188 RR    IC  IF_ID_reg\|s_reset~0\|datad " "    18.207      0.188 RR    IC  IF_ID_reg\|s_reset~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.332      0.125 RF  CELL  IF_ID_reg\|s_reset~0\|combout " "    18.332      0.125 RF  CELL  IF_ID_reg\|s_reset~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.560      0.228 FF    IC  IF_ID_reg\|s_reset~1\|datad " "    18.560      0.228 FF    IC  IF_ID_reg\|s_reset~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.694      0.134 FR  CELL  IF_ID_reg\|s_reset~1\|combout " "    18.694      0.134 FR  CELL  IF_ID_reg\|s_reset~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.628      0.934 RR    IC  IF_ID_reg\|reg1\|\\n_loop:6:d_flip_flop\|s_Q\|clrn " "    19.628      0.934 RR    IC  IF_ID_reg\|reg1\|\\n_loop:6:d_flip_flop\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.318      0.690 RF  CELL  Pipeline_IF_ID:IF_ID_reg\|reg_N:reg1\|dffg:\\n_loop:6:d_flip_flop\|s_Q " "    20.318      0.690 RF  CELL  Pipeline_IF_ID:IF_ID_reg\|reg_N:reg1\|dffg:\\n_loop:6:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.708      2.708  R        clock network delay " "    22.708      2.708  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.715      0.007           clock pessimism removed " "    22.715      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.695     -0.020           clock uncertainty " "    22.695     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.714      0.019     uTsu  Pipeline_IF_ID:IF_ID_reg\|reg_N:reg1\|dffg:\\n_loop:6:d_flip_flop\|s_Q " "    22.714      0.019     uTsu  Pipeline_IF_ID:IF_ID_reg\|reg_N:reg1\|dffg:\\n_loop:6:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.318 " "Data Arrival Time  :    20.318" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.714 " "Data Required Time :    22.714" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.396  " "Slack              :     2.396 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051031 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051031 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.629 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.629" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051034 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.629  " "Path #1: Removal slack is 1.629 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q " "To Node      : Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        iCLK " "     0.000      0.000  R        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  iCLK~input\|i " "     0.000      0.000 RR    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.714      0.714 RR  CELL  iCLK~input\|o " "     0.714      0.714 RR  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.414      2.700 RR    IC  EX_MEM_reg\|s_reset\|dataa " "     3.414      2.700 RR    IC  EX_MEM_reg\|s_reset\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.757      0.343 RR  CELL  EX_MEM_reg\|s_reset\|combout " "     3.757      0.343 RR  CELL  EX_MEM_reg\|s_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.961      0.204 RR    IC  EX_MEM_reg\|PCAdd4\|\\n_loop:4:d_flip_flop\|s_Q\|clrn " "     3.961      0.204 RR    IC  EX_MEM_reg\|PCAdd4\|\\n_loop:4:d_flip_flop\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.615      0.654 RF  CELL  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q " "     4.615      0.654 RF  CELL  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.815      2.815  R        clock network delay " "     2.815      2.815  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.815      0.000           clock uncertainty " "     2.815      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.986      0.171      uTh  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q " "     2.986      0.171      uTh  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.615 " "Data Arrival Time  :     4.615" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.986 " "Data Required Time :     2.986" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.629  " "Slack              :     1.629 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051034 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051034 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745875051035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.814 " "Worst-case setup slack is 9.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875051138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875051138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.814               0.000 iCLK  " "    9.814               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875051138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745875051138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875051147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875051147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 iCLK  " "    0.188               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875051147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745875051147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.029 " "Worst-case recovery slack is 7.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875051153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875051153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.029               0.000 iCLK  " "    7.029               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875051153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745875051153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.971 " "Worst-case removal slack is 0.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875051161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875051161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.971               0.000 iCLK  " "    0.971               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875051161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745875051161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.373 " "Worst-case minimum pulse width slack is 9.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875051165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875051165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.373               0.000 iCLK  " "    9.373               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745875051165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745875051165 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875051756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875051756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875051756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875051756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.681 ns " "Worst Case Available Settling Time: 38.681 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875051756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745875051756 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051756 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.814 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.814" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051766 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051766 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051766 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.814  " "Path #1: Setup slack is 9.814 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q " "To Node      : Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.826      1.826  R        clock network delay " "     1.826      1.826  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.954      0.128     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     1.954      0.128     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.088      1.134 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[4\] " "     3.088      1.134 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.713      0.625 FF    IC  memToRegMux\|o_O~4\|dataa " "     3.713      0.625 FF    IC  memToRegMux\|o_O~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.917      0.204 FF  CELL  memToRegMux\|o_O~4\|combout " "     3.917      0.204 FF  CELL  memToRegMux\|o_O~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.038      0.121 FF    IC  luiMux\|o_O\[0\]~8\|datad " "     4.038      0.121 FF    IC  luiMux\|o_O\[0\]~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.101      0.063 FF  CELL  luiMux\|o_O\[0\]~8\|combout " "     4.101      0.063 FF  CELL  luiMux\|o_O\[0\]~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.228      0.127 FF    IC  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O~0\|datad " "     4.228      0.127 FF    IC  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.291      0.063 FF  CELL  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout " "     4.291      0.063 FF  CELL  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.402      0.111 FF    IC  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O\|datac " "     4.402      0.111 FF    IC  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.535      0.133 FF  CELL  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O\|combout " "     4.535      0.133 FF  CELL  ForwardAandStall\|\\G_NBit_MUX:0:MUXI\|o_O\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.028      0.493 FF    IC  ALU\|adder\|adder\|\\N_loop:0:full_add\|o_C~0\|datac " "     5.028      0.493 FF    IC  ALU\|adder\|adder\|\\N_loop:0:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.161      0.133 FF  CELL  ALU\|adder\|adder\|\\N_loop:0:full_add\|o_C~0\|combout " "     5.161      0.133 FF  CELL  ALU\|adder\|adder\|\\N_loop:0:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.292      0.131 FF    IC  ALU\|adder\|adder\|\\N_loop:1:full_add\|o_C~0\|datab " "     5.292      0.131 FF    IC  ALU\|adder\|adder\|\\N_loop:1:full_add\|o_C~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.499      0.207 FF  CELL  ALU\|adder\|adder\|\\N_loop:1:full_add\|o_C~0\|combout " "     5.499      0.207 FF  CELL  ALU\|adder\|adder\|\\N_loop:1:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.620      0.121 FF    IC  ALU\|adder\|adder\|\\N_loop:2:full_add\|o_C~0\|datad " "     5.620      0.121 FF    IC  ALU\|adder\|adder\|\\N_loop:2:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.683      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:2:full_add\|o_C~0\|combout " "     5.683      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:2:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.805      0.122 FF    IC  ALU\|adder\|adder\|\\N_loop:3:full_add\|o_C~0\|datad " "     5.805      0.122 FF    IC  ALU\|adder\|adder\|\\N_loop:3:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.868      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:3:full_add\|o_C~0\|combout " "     5.868      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:3:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.989      0.121 FF    IC  ALU\|adder\|adder\|\\N_loop:4:full_add\|o_C~0\|datad " "     5.989      0.121 FF    IC  ALU\|adder\|adder\|\\N_loop:4:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.052      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:4:full_add\|o_C~0\|combout " "     6.052      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:4:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.171      0.119 FF    IC  ALU\|adder\|adder\|\\N_loop:5:full_add\|o_C~0\|datad " "     6.171      0.119 FF    IC  ALU\|adder\|adder\|\\N_loop:5:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.234      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:5:full_add\|o_C~0\|combout " "     6.234      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:5:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.354      0.120 FF    IC  ALU\|adder\|adder\|\\N_loop:6:full_add\|o_C~0\|datad " "     6.354      0.120 FF    IC  ALU\|adder\|adder\|\\N_loop:6:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.417      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:6:full_add\|o_C~0\|combout " "     6.417      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:6:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.538      0.121 FF    IC  ALU\|adder\|adder\|\\N_loop:7:full_add\|o_C~0\|datad " "     6.538      0.121 FF    IC  ALU\|adder\|adder\|\\N_loop:7:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.601      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:7:full_add\|o_C~0\|combout " "     6.601      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:7:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.722      0.121 FF    IC  ALU\|adder\|adder\|\\N_loop:8:full_add\|o_C~0\|datac " "     6.722      0.121 FF    IC  ALU\|adder\|adder\|\\N_loop:8:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.855      0.133 FF  CELL  ALU\|adder\|adder\|\\N_loop:8:full_add\|o_C~0\|combout " "     6.855      0.133 FF  CELL  ALU\|adder\|adder\|\\N_loop:8:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.973      0.118 FF    IC  ALU\|adder\|adder\|\\N_loop:9:full_add\|o_C~0\|datad " "     6.973      0.118 FF    IC  ALU\|adder\|adder\|\\N_loop:9:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.036      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:9:full_add\|o_C~0\|combout " "     7.036      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:9:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.161      0.125 FF    IC  ALU\|adder\|adder\|\\N_loop:10:full_add\|o_C~0\|datac " "     7.161      0.125 FF    IC  ALU\|adder\|adder\|\\N_loop:10:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.294      0.133 FF  CELL  ALU\|adder\|adder\|\\N_loop:10:full_add\|o_C~0\|combout " "     7.294      0.133 FF  CELL  ALU\|adder\|adder\|\\N_loop:10:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.415      0.121 FF    IC  ALU\|adder\|adder\|\\N_loop:11:full_add\|o_C~0\|datac " "     7.415      0.121 FF    IC  ALU\|adder\|adder\|\\N_loop:11:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.548      0.133 FF  CELL  ALU\|adder\|adder\|\\N_loop:11:full_add\|o_C~0\|combout " "     7.548      0.133 FF  CELL  ALU\|adder\|adder\|\\N_loop:11:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.666      0.118 FF    IC  ALU\|adder\|adder\|\\N_loop:12:full_add\|o_C~0\|datad " "     7.666      0.118 FF    IC  ALU\|adder\|adder\|\\N_loop:12:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.729      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:12:full_add\|o_C~0\|combout " "     7.729      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:12:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.851      0.122 FF    IC  ALU\|adder\|adder\|\\N_loop:13:full_add\|o_C~0\|datad " "     7.851      0.122 FF    IC  ALU\|adder\|adder\|\\N_loop:13:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.914      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:13:full_add\|o_C~0\|combout " "     7.914      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:13:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.036      0.122 FF    IC  ALU\|adder\|adder\|\\N_loop:14:full_add\|o_C~0\|datac " "     8.036      0.122 FF    IC  ALU\|adder\|adder\|\\N_loop:14:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.169      0.133 FF  CELL  ALU\|adder\|adder\|\\N_loop:14:full_add\|o_C~0\|combout " "     8.169      0.133 FF  CELL  ALU\|adder\|adder\|\\N_loop:14:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.288      0.119 FF    IC  ALU\|adder\|adder\|\\N_loop:15:full_add\|o_C~0\|datad " "     8.288      0.119 FF    IC  ALU\|adder\|adder\|\\N_loop:15:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.351      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:15:full_add\|o_C~0\|combout " "     8.351      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:15:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.546      0.195 FF    IC  ALU\|adder\|adder\|\\N_loop:16:full_add\|o_C~0\|datad " "     8.546      0.195 FF    IC  ALU\|adder\|adder\|\\N_loop:16:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.609      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:16:full_add\|o_C~0\|combout " "     8.609      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:16:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.725      0.116 FF    IC  ALU\|adder\|adder\|\\N_loop:17:full_add\|o_C~0\|datad " "     8.725      0.116 FF    IC  ALU\|adder\|adder\|\\N_loop:17:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.788      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:17:full_add\|o_C~0\|combout " "     8.788      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:17:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.997      0.209 FF    IC  ALU\|adder\|adder\|\\N_loop:18:full_add\|o_C~0\|datad " "     8.997      0.209 FF    IC  ALU\|adder\|adder\|\\N_loop:18:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.060      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:18:full_add\|o_C~0\|combout " "     9.060      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:18:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.182      0.122 FF    IC  ALU\|adder\|adder\|\\N_loop:19:full_add\|o_C~0\|datac " "     9.182      0.122 FF    IC  ALU\|adder\|adder\|\\N_loop:19:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.315      0.133 FF  CELL  ALU\|adder\|adder\|\\N_loop:19:full_add\|o_C~0\|combout " "     9.315      0.133 FF  CELL  ALU\|adder\|adder\|\\N_loop:19:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.436      0.121 FF    IC  ALU\|adder\|adder\|\\N_loop:20:full_add\|o_C~0\|datad " "     9.436      0.121 FF    IC  ALU\|adder\|adder\|\\N_loop:20:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.499      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:20:full_add\|o_C~0\|combout " "     9.499      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:20:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.619      0.120 FF    IC  ALU\|adder\|adder\|\\N_loop:21:full_add\|o_C~0\|datad " "     9.619      0.120 FF    IC  ALU\|adder\|adder\|\\N_loop:21:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.682      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:21:full_add\|o_C~0\|combout " "     9.682      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:21:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.801      0.119 FF    IC  ALU\|adder\|adder\|\\N_loop:22:full_add\|o_C~0\|datad " "     9.801      0.119 FF    IC  ALU\|adder\|adder\|\\N_loop:22:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.864      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:22:full_add\|o_C~0\|combout " "     9.864      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:22:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.983      0.119 FF    IC  ALU\|adder\|adder\|\\N_loop:23:full_add\|o_C~0\|datad " "     9.983      0.119 FF    IC  ALU\|adder\|adder\|\\N_loop:23:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.046      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:23:full_add\|o_C~0\|combout " "    10.046      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:23:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.165      0.119 FF    IC  ALU\|adder\|adder\|\\N_loop:24:full_add\|o_C~0\|datad " "    10.165      0.119 FF    IC  ALU\|adder\|adder\|\\N_loop:24:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.228      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:24:full_add\|o_C~0\|combout " "    10.228      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:24:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.354      0.126 FF    IC  ALU\|adder\|adder\|\\N_loop:25:full_add\|o_C~0\|datac " "    10.354      0.126 FF    IC  ALU\|adder\|adder\|\\N_loop:25:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.487      0.133 FF  CELL  ALU\|adder\|adder\|\\N_loop:25:full_add\|o_C~0\|combout " "    10.487      0.133 FF  CELL  ALU\|adder\|adder\|\\N_loop:25:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.606      0.119 FF    IC  ALU\|adder\|adder\|\\N_loop:26:full_add\|o_C~0\|datad " "    10.606      0.119 FF    IC  ALU\|adder\|adder\|\\N_loop:26:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.669      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:26:full_add\|o_C~0\|combout " "    10.669      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:26:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.791      0.122 FF    IC  ALU\|adder\|adder\|\\N_loop:27:full_add\|o_C~0\|datad " "    10.791      0.122 FF    IC  ALU\|adder\|adder\|\\N_loop:27:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.854      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:27:full_add\|o_C~0\|combout " "    10.854      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:27:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.977      0.123 FF    IC  ALU\|adder\|adder\|\\N_loop:28:full_add\|o_C~0\|datad " "    10.977      0.123 FF    IC  ALU\|adder\|adder\|\\N_loop:28:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.040      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:28:full_add\|o_C~0\|combout " "    11.040      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:28:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.159      0.119 FF    IC  ALU\|adder\|adder\|\\N_loop:29:full_add\|o_C~0\|datad " "    11.159      0.119 FF    IC  ALU\|adder\|adder\|\\N_loop:29:full_add\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.222      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:29:full_add\|o_C~0\|combout " "    11.222      0.063 FF  CELL  ALU\|adder\|adder\|\\N_loop:29:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.351      0.129 FF    IC  ALU\|adder\|adder\|\\N_loop:30:full_add\|o_C~0\|datac " "    11.351      0.129 FF    IC  ALU\|adder\|adder\|\\N_loop:30:full_add\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.484      0.133 FF  CELL  ALU\|adder\|adder\|\\N_loop:30:full_add\|o_C~0\|combout " "    11.484      0.133 FF  CELL  ALU\|adder\|adder\|\\N_loop:30:full_add\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.848      0.364 FF    IC  ALU\|mux\|o_out\[31\]\|datad " "    11.848      0.364 FF    IC  ALU\|mux\|o_out\[31\]\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.911      0.063 FF  CELL  ALU\|mux\|o_out\[31\]\|combout " "    11.911      0.063 FF  CELL  ALU\|mux\|o_out\[31\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.911      0.000 FF    IC  EX_MEM_reg\|ALUout\|\\n_loop:31:d_flip_flop\|s_Q\|d " "    11.911      0.000 FF    IC  EX_MEM_reg\|ALUout\|\\n_loop:31:d_flip_flop\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.961      0.050 FF  CELL  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q " "    11.961      0.050 FF  CELL  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.783      1.783  R        clock network delay " "    21.783      1.783  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.788      0.005           clock pessimism removed " "    21.788      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.768     -0.020           clock uncertainty " "    21.768     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.775      0.007     uTsu  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q " "    21.775      0.007     uTsu  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:ALUout\|dffg:\\n_loop:31:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.961 " "Data Arrival Time  :    11.961" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.775 " "Data Required Time :    21.775" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.814  " "Slack              :     9.814 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051767 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051767 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051773 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.188  " "Path #1: Hold slack is 0.188 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q " "From Node    : PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q " "To Node      : PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.595      1.595  R        clock network delay " "     1.595      1.595  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.700      0.105     uTco  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q " "     1.700      0.105     uTco  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.700      0.000 FF  CELL  PC\|\\n_loop:2:d_flip_flop\|s_Q\|q " "     1.700      0.000 FF  CELL  PC\|\\n_loop:2:d_flip_flop\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.700      0.000 FF    IC  PC\|s_data\[2\]~1\|datac " "     1.700      0.000 FF    IC  PC\|s_data\[2\]~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.878      0.178 FR  CELL  PC\|s_data\[2\]~1\|combout " "     1.878      0.178 FR  CELL  PC\|s_data\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.878      0.000 RR    IC  PC\|\\n_loop:2:d_flip_flop\|s_Q\|d " "     1.878      0.000 RR    IC  PC\|\\n_loop:2:d_flip_flop\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.909      0.031 RR  CELL  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q " "     1.909      0.031 RR  CELL  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.657      1.657  R        clock network delay " "     1.657      1.657  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.637     -0.020           clock pessimism removed " "     1.637     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.637      0.000           clock uncertainty " "     1.637      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.084      uTh  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q " "     1.721      0.084      uTh  PC_reg:PC\|dffg:\\n_loop:2:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.909 " "Data Arrival Time  :     1.909" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.721 " "Data Required Time :     1.721" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.188  " "Slack              :     0.188 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051773 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051773 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.029 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.029" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051777 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.029  " "Path #1: Recovery slack is 7.029 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Pipeline_ID_EX:ID_EX_reg\|reg_N:RsVal\|dffg:\\n_loop:5:d_flip_flop\|s_Q " "To Node      : Pipeline_ID_EX:ID_EX_reg\|reg_N:RsVal\|dffg:\\n_loop:5:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        iCLK " "    10.000      0.000  F        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  iCLK~input\|i " "    10.000      0.000 FF    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.748      0.748 FF  CELL  iCLK~input\|o " "    10.748      0.748 FF  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.912      1.164 FF    IC  ID_EX_reg\|s_reset\|datac " "    11.912      1.164 FF    IC  ID_EX_reg\|s_reset\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.045      0.133 FF  CELL  ID_EX_reg\|s_reset\|combout " "    12.045      0.133 FF  CELL  ID_EX_reg\|s_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.064      1.019 FF    IC  ID_EX_reg\|s_reset~clkctrl\|inclk\[0\] " "    13.064      1.019 FF    IC  ID_EX_reg\|s_reset~clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.064      0.000 FF  CELL  ID_EX_reg\|s_reset~clkctrl\|outclk " "    13.064      0.000 FF  CELL  ID_EX_reg\|s_reset~clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.156      1.092 FF    IC  ID_EX_reg\|RsVal\|\\n_loop:5:d_flip_flop\|s_Q\|clrn " "    14.156      1.092 FF    IC  ID_EX_reg\|RsVal\|\\n_loop:5:d_flip_flop\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.547      0.391 FR  CELL  Pipeline_ID_EX:ID_EX_reg\|reg_N:RsVal\|dffg:\\n_loop:5:d_flip_flop\|s_Q " "    14.547      0.391 FR  CELL  Pipeline_ID_EX:ID_EX_reg\|reg_N:RsVal\|dffg:\\n_loop:5:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.589      1.589  R        clock network delay " "    21.589      1.589  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.569     -0.020           clock uncertainty " "    21.569     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.576      0.007     uTsu  Pipeline_ID_EX:ID_EX_reg\|reg_N:RsVal\|dffg:\\n_loop:5:d_flip_flop\|s_Q " "    21.576      0.007     uTsu  Pipeline_ID_EX:ID_EX_reg\|reg_N:RsVal\|dffg:\\n_loop:5:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.547 " "Data Arrival Time  :    14.547" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.576 " "Data Required Time :    21.576" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.029  " "Slack              :     7.029 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051777 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051777 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.971 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.971" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.971  " "Path #1: Removal slack is 0.971 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q " "To Node      : Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        iCLK " "     0.000      0.000  R        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  iCLK~input\|i " "     0.000      0.000 RR    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.368      0.368 RR  CELL  iCLK~input\|o " "     0.368      0.368 RR  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.070      1.702 RR    IC  EX_MEM_reg\|s_reset\|dataa " "     2.070      1.702 RR    IC  EX_MEM_reg\|s_reset\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.251      0.181 RR  CELL  EX_MEM_reg\|s_reset\|combout " "     2.251      0.181 RR  CELL  EX_MEM_reg\|s_reset\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.352      0.101 RR    IC  EX_MEM_reg\|PCAdd4\|\\n_loop:4:d_flip_flop\|s_Q\|clrn " "     2.352      0.101 RR    IC  EX_MEM_reg\|PCAdd4\|\\n_loop:4:d_flip_flop\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.718      0.366 RF  CELL  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q " "     2.718      0.366 RF  CELL  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.663      1.663  R        clock network delay " "     1.663      1.663  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.663      0.000           clock uncertainty " "     1.663      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.747      0.084      uTh  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q " "     1.747      0.084      uTh  Pipeline_EX_MEM:EX_MEM_reg\|reg_N:PCAdd4\|dffg:\\n_loop:4:d_flip_flop\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.718 " "Data Arrival Time  :     2.718" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.747 " "Data Required Time :     1.747" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.971  " "Slack              :     0.971 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745875051781 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745875051781 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745875052035 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745875052051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745875052121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 28 16:17:32 2025 " "Processing ended: Mon Apr 28 16:17:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745875052121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745875052121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745875052121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745875052121 ""}
