#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000221b557ed20 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000221b55f7f40_0 .net "PC", 31 0, v00000221b55bb610_0;  1 drivers
v00000221b55f83a0_0 .var "clk", 0 0;
v00000221b55f8760_0 .net "clkout", 0 0, L_00000221b55f8c90;  1 drivers
v00000221b55f8800_0 .net "cycles_consumed", 31 0, v00000221b55f84e0_0;  1 drivers
v00000221b55f7fe0_0 .var "rst", 0 0;
S_00000221b5525c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000221b557ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000221b5595010 .param/l "RType" 0 4 2, C4<000000>;
P_00000221b5595048 .param/l "add" 0 4 5, C4<100000>;
P_00000221b5595080 .param/l "addi" 0 4 8, C4<001000>;
P_00000221b55950b8 .param/l "addu" 0 4 5, C4<100001>;
P_00000221b55950f0 .param/l "and_" 0 4 5, C4<100100>;
P_00000221b5595128 .param/l "andi" 0 4 8, C4<001100>;
P_00000221b5595160 .param/l "beq" 0 4 10, C4<000100>;
P_00000221b5595198 .param/l "bne" 0 4 10, C4<000101>;
P_00000221b55951d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000221b5595208 .param/l "j" 0 4 12, C4<000010>;
P_00000221b5595240 .param/l "jal" 0 4 12, C4<000011>;
P_00000221b5595278 .param/l "jr" 0 4 6, C4<001000>;
P_00000221b55952b0 .param/l "lw" 0 4 8, C4<100011>;
P_00000221b55952e8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000221b5595320 .param/l "or_" 0 4 5, C4<100101>;
P_00000221b5595358 .param/l "ori" 0 4 8, C4<001101>;
P_00000221b5595390 .param/l "sgt" 0 4 6, C4<101011>;
P_00000221b55953c8 .param/l "sll" 0 4 6, C4<000000>;
P_00000221b5595400 .param/l "slt" 0 4 5, C4<101010>;
P_00000221b5595438 .param/l "slti" 0 4 8, C4<101010>;
P_00000221b5595470 .param/l "srl" 0 4 6, C4<000010>;
P_00000221b55954a8 .param/l "sub" 0 4 5, C4<100010>;
P_00000221b55954e0 .param/l "subu" 0 4 5, C4<100011>;
P_00000221b5595518 .param/l "sw" 0 4 8, C4<101011>;
P_00000221b5595550 .param/l "xor_" 0 4 5, C4<100110>;
P_00000221b5595588 .param/l "xori" 0 4 8, C4<001110>;
L_00000221b55f8e50 .functor NOT 1, v00000221b55f7fe0_0, C4<0>, C4<0>, C4<0>;
L_00000221b55f9940 .functor NOT 1, v00000221b55f7fe0_0, C4<0>, C4<0>, C4<0>;
L_00000221b55f9010 .functor NOT 1, v00000221b55f7fe0_0, C4<0>, C4<0>, C4<0>;
L_00000221b55f96a0 .functor NOT 1, v00000221b55f7fe0_0, C4<0>, C4<0>, C4<0>;
L_00000221b55f95c0 .functor NOT 1, v00000221b55f7fe0_0, C4<0>, C4<0>, C4<0>;
L_00000221b55f9240 .functor NOT 1, v00000221b55f7fe0_0, C4<0>, C4<0>, C4<0>;
L_00000221b55f98d0 .functor NOT 1, v00000221b55f7fe0_0, C4<0>, C4<0>, C4<0>;
L_00000221b55f99b0 .functor NOT 1, v00000221b55f7fe0_0, C4<0>, C4<0>, C4<0>;
L_00000221b55f8c90 .functor OR 1, v00000221b55f83a0_0, v00000221b5585e50_0, C4<0>, C4<0>;
L_00000221b55f9320 .functor OR 1, L_00000221b5643330, L_00000221b5642930, C4<0>, C4<0>;
L_00000221b55f8f30 .functor AND 1, L_00000221b56421b0, L_00000221b56426b0, C4<1>, C4<1>;
L_00000221b55f8fa0 .functor NOT 1, v00000221b55f7fe0_0, C4<0>, C4<0>, C4<0>;
L_00000221b55f9390 .functor OR 1, L_00000221b5643790, L_00000221b56429d0, C4<0>, C4<0>;
L_00000221b55f8d70 .functor OR 1, L_00000221b55f9390, L_00000221b5641df0, C4<0>, C4<0>;
L_00000221b55f9860 .functor OR 1, L_00000221b5643290, L_00000221b56553f0, C4<0>, C4<0>;
L_00000221b55f9630 .functor AND 1, L_00000221b56431f0, L_00000221b55f9860, C4<1>, C4<1>;
L_00000221b55f92b0 .functor OR 1, L_00000221b5654a90, L_00000221b5655710, C4<0>, C4<0>;
L_00000221b55f8de0 .functor AND 1, L_00000221b5655530, L_00000221b55f92b0, C4<1>, C4<1>;
L_00000221b55f90f0 .functor NOT 1, L_00000221b55f8c90, C4<0>, C4<0>, C4<0>;
v00000221b55bb7f0_0 .net "ALUOp", 3 0, v00000221b5587cf0_0;  1 drivers
v00000221b55bb890_0 .net "ALUResult", 31 0, v00000221b55ba350_0;  1 drivers
v00000221b55bb930_0 .net "ALUSrc", 0 0, v00000221b5587750_0;  1 drivers
v00000221b55f5670_0 .net "ALUin2", 31 0, L_00000221b56558f0;  1 drivers
v00000221b55f53f0_0 .net "MemReadEn", 0 0, v00000221b5586490_0;  1 drivers
v00000221b55f52b0_0 .net "MemWriteEn", 0 0, v00000221b5586b70_0;  1 drivers
v00000221b55f50d0_0 .net "MemtoReg", 0 0, v00000221b55877f0_0;  1 drivers
v00000221b55f5350_0 .net "PC", 31 0, v00000221b55bb610_0;  alias, 1 drivers
v00000221b55f5f30_0 .net "PCPlus1", 31 0, L_00000221b5641fd0;  1 drivers
v00000221b55f64d0_0 .net "PCsrc", 0 0, v00000221b55bae90_0;  1 drivers
v00000221b55f5490_0 .net "RegDst", 0 0, v00000221b55863f0_0;  1 drivers
v00000221b55f5530_0 .net "RegWriteEn", 0 0, v00000221b5587110_0;  1 drivers
v00000221b55f5030_0 .net "WriteRegister", 4 0, L_00000221b56427f0;  1 drivers
v00000221b55f55d0_0 .net *"_ivl_0", 0 0, L_00000221b55f8e50;  1 drivers
L_00000221b55f9ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000221b55f4db0_0 .net/2u *"_ivl_10", 4 0, L_00000221b55f9ca0;  1 drivers
L_00000221b55fa090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221b55f62f0_0 .net *"_ivl_101", 15 0, L_00000221b55fa090;  1 drivers
v00000221b55f6070_0 .net *"_ivl_102", 31 0, L_00000221b5643a10;  1 drivers
L_00000221b55fa0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221b55f6890_0 .net *"_ivl_105", 25 0, L_00000221b55fa0d8;  1 drivers
L_00000221b55fa120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221b55f5710_0 .net/2u *"_ivl_106", 31 0, L_00000221b55fa120;  1 drivers
v00000221b55f6a70_0 .net *"_ivl_108", 0 0, L_00000221b56421b0;  1 drivers
L_00000221b55fa168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000221b55f4e50_0 .net/2u *"_ivl_110", 5 0, L_00000221b55fa168;  1 drivers
v00000221b55f69d0_0 .net *"_ivl_112", 0 0, L_00000221b56426b0;  1 drivers
v00000221b55f6b10_0 .net *"_ivl_115", 0 0, L_00000221b55f8f30;  1 drivers
v00000221b55f57b0_0 .net *"_ivl_116", 47 0, L_00000221b5642f70;  1 drivers
L_00000221b55fa1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221b55f5850_0 .net *"_ivl_119", 15 0, L_00000221b55fa1b0;  1 drivers
L_00000221b55f9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000221b55f6930_0 .net/2u *"_ivl_12", 5 0, L_00000221b55f9ce8;  1 drivers
v00000221b55f6570_0 .net *"_ivl_120", 47 0, L_00000221b5643510;  1 drivers
L_00000221b55fa1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221b55f58f0_0 .net *"_ivl_123", 15 0, L_00000221b55fa1f8;  1 drivers
v00000221b55f5990_0 .net *"_ivl_125", 0 0, L_00000221b5642390;  1 drivers
v00000221b55f5a30_0 .net *"_ivl_126", 31 0, L_00000221b5642cf0;  1 drivers
v00000221b55f6430_0 .net *"_ivl_128", 47 0, L_00000221b5643470;  1 drivers
v00000221b55f5ad0_0 .net *"_ivl_130", 47 0, L_00000221b5643ab0;  1 drivers
v00000221b55f4c70_0 .net *"_ivl_132", 47 0, L_00000221b5641cb0;  1 drivers
v00000221b55f4ef0_0 .net *"_ivl_134", 47 0, L_00000221b5641d50;  1 drivers
v00000221b55f6750_0 .net *"_ivl_14", 0 0, L_00000221b55f7ae0;  1 drivers
v00000221b55f5210_0 .net *"_ivl_140", 0 0, L_00000221b55f8fa0;  1 drivers
L_00000221b55fa288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221b55f6610_0 .net/2u *"_ivl_142", 31 0, L_00000221b55fa288;  1 drivers
L_00000221b55fa360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000221b55f5b70_0 .net/2u *"_ivl_146", 5 0, L_00000221b55fa360;  1 drivers
v00000221b55f67f0_0 .net *"_ivl_148", 0 0, L_00000221b5643790;  1 drivers
L_00000221b55fa3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000221b55f5c10_0 .net/2u *"_ivl_150", 5 0, L_00000221b55fa3a8;  1 drivers
v00000221b55f4d10_0 .net *"_ivl_152", 0 0, L_00000221b56429d0;  1 drivers
v00000221b55f5cb0_0 .net *"_ivl_155", 0 0, L_00000221b55f9390;  1 drivers
L_00000221b55fa3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000221b55f4f90_0 .net/2u *"_ivl_156", 5 0, L_00000221b55fa3f0;  1 drivers
v00000221b55f66b0_0 .net *"_ivl_158", 0 0, L_00000221b5641df0;  1 drivers
L_00000221b55f9d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000221b55f5170_0 .net/2u *"_ivl_16", 4 0, L_00000221b55f9d30;  1 drivers
v00000221b55f5d50_0 .net *"_ivl_161", 0 0, L_00000221b55f8d70;  1 drivers
L_00000221b55fa438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221b55f5df0_0 .net/2u *"_ivl_162", 15 0, L_00000221b55fa438;  1 drivers
v00000221b55f5e90_0 .net *"_ivl_164", 31 0, L_00000221b5642a70;  1 drivers
v00000221b55f5fd0_0 .net *"_ivl_167", 0 0, L_00000221b5642b10;  1 drivers
v00000221b55f6110_0 .net *"_ivl_168", 15 0, L_00000221b56433d0;  1 drivers
v00000221b55f61b0_0 .net *"_ivl_170", 31 0, L_00000221b5642bb0;  1 drivers
v00000221b55f6390_0 .net *"_ivl_174", 31 0, L_00000221b56430b0;  1 drivers
L_00000221b55fa480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221b55f6250_0 .net *"_ivl_177", 25 0, L_00000221b55fa480;  1 drivers
L_00000221b55fa4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221b55bdb20_0 .net/2u *"_ivl_178", 31 0, L_00000221b55fa4c8;  1 drivers
v00000221b55bd800_0 .net *"_ivl_180", 0 0, L_00000221b56431f0;  1 drivers
L_00000221b55fa510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000221b55bcea0_0 .net/2u *"_ivl_182", 5 0, L_00000221b55fa510;  1 drivers
v00000221b55bca40_0 .net *"_ivl_184", 0 0, L_00000221b5643290;  1 drivers
L_00000221b55fa558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000221b55bcae0_0 .net/2u *"_ivl_186", 5 0, L_00000221b55fa558;  1 drivers
v00000221b55bc9a0_0 .net *"_ivl_188", 0 0, L_00000221b56553f0;  1 drivers
v00000221b55bdda0_0 .net *"_ivl_19", 4 0, L_00000221b55f6d20;  1 drivers
v00000221b55bdc60_0 .net *"_ivl_191", 0 0, L_00000221b55f9860;  1 drivers
v00000221b55bc4a0_0 .net *"_ivl_193", 0 0, L_00000221b55f9630;  1 drivers
L_00000221b55fa5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000221b55bd440_0 .net/2u *"_ivl_194", 5 0, L_00000221b55fa5a0;  1 drivers
v00000221b55bd8a0_0 .net *"_ivl_196", 0 0, L_00000221b5654bd0;  1 drivers
L_00000221b55fa5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000221b55bd4e0_0 .net/2u *"_ivl_198", 31 0, L_00000221b55fa5e8;  1 drivers
L_00000221b55f9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000221b55bd9e0_0 .net/2u *"_ivl_2", 5 0, L_00000221b55f9c58;  1 drivers
v00000221b55bdd00_0 .net *"_ivl_20", 4 0, L_00000221b55f72c0;  1 drivers
v00000221b55bd940_0 .net *"_ivl_200", 31 0, L_00000221b5654c70;  1 drivers
v00000221b55be200_0 .net *"_ivl_204", 31 0, L_00000221b5655ad0;  1 drivers
L_00000221b55fa630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221b55bdbc0_0 .net *"_ivl_207", 25 0, L_00000221b55fa630;  1 drivers
L_00000221b55fa678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221b55bc860_0 .net/2u *"_ivl_208", 31 0, L_00000221b55fa678;  1 drivers
v00000221b55bda80_0 .net *"_ivl_210", 0 0, L_00000221b5655530;  1 drivers
L_00000221b55fa6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000221b55bcb80_0 .net/2u *"_ivl_212", 5 0, L_00000221b55fa6c0;  1 drivers
v00000221b55bde40_0 .net *"_ivl_214", 0 0, L_00000221b5654a90;  1 drivers
L_00000221b55fa708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000221b55bd080_0 .net/2u *"_ivl_216", 5 0, L_00000221b55fa708;  1 drivers
v00000221b55bcc20_0 .net *"_ivl_218", 0 0, L_00000221b5655710;  1 drivers
v00000221b55bd300_0 .net *"_ivl_221", 0 0, L_00000221b55f92b0;  1 drivers
v00000221b55bd6c0_0 .net *"_ivl_223", 0 0, L_00000221b55f8de0;  1 drivers
L_00000221b55fa750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000221b55bc540_0 .net/2u *"_ivl_224", 5 0, L_00000221b55fa750;  1 drivers
v00000221b55be0c0_0 .net *"_ivl_226", 0 0, L_00000221b5654e50;  1 drivers
v00000221b55bdf80_0 .net *"_ivl_228", 31 0, L_00000221b5655670;  1 drivers
v00000221b55bcf40_0 .net *"_ivl_24", 0 0, L_00000221b55f9010;  1 drivers
L_00000221b55f9d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000221b55bc680_0 .net/2u *"_ivl_26", 4 0, L_00000221b55f9d78;  1 drivers
v00000221b55bc7c0_0 .net *"_ivl_29", 4 0, L_00000221b55f70e0;  1 drivers
v00000221b55bccc0_0 .net *"_ivl_32", 0 0, L_00000221b55f96a0;  1 drivers
L_00000221b55f9dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000221b55bcd60_0 .net/2u *"_ivl_34", 4 0, L_00000221b55f9dc0;  1 drivers
v00000221b55bc720_0 .net *"_ivl_37", 4 0, L_00000221b55f8260;  1 drivers
v00000221b55bc900_0 .net *"_ivl_40", 0 0, L_00000221b55f95c0;  1 drivers
L_00000221b55f9e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221b55bd760_0 .net/2u *"_ivl_42", 15 0, L_00000221b55f9e08;  1 drivers
v00000221b55bc400_0 .net *"_ivl_45", 15 0, L_00000221b5641e90;  1 drivers
v00000221b55bce00_0 .net *"_ivl_48", 0 0, L_00000221b55f9240;  1 drivers
v00000221b55bd3a0_0 .net *"_ivl_5", 5 0, L_00000221b55f8940;  1 drivers
L_00000221b55f9e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221b55bdee0_0 .net/2u *"_ivl_50", 36 0, L_00000221b55f9e50;  1 drivers
L_00000221b55f9e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221b55be020_0 .net/2u *"_ivl_52", 31 0, L_00000221b55f9e98;  1 drivers
v00000221b55be160_0 .net *"_ivl_55", 4 0, L_00000221b56422f0;  1 drivers
v00000221b55bd260_0 .net *"_ivl_56", 36 0, L_00000221b5642110;  1 drivers
v00000221b55bc360_0 .net *"_ivl_58", 36 0, L_00000221b5642d90;  1 drivers
v00000221b55bcfe0_0 .net *"_ivl_62", 0 0, L_00000221b55f98d0;  1 drivers
L_00000221b55f9ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000221b55bc5e0_0 .net/2u *"_ivl_64", 5 0, L_00000221b55f9ee0;  1 drivers
v00000221b55bd580_0 .net *"_ivl_67", 5 0, L_00000221b56438d0;  1 drivers
v00000221b55bd120_0 .net *"_ivl_70", 0 0, L_00000221b55f99b0;  1 drivers
L_00000221b55f9f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221b55bd1c0_0 .net/2u *"_ivl_72", 57 0, L_00000221b55f9f28;  1 drivers
L_00000221b55f9f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221b55bd620_0 .net/2u *"_ivl_74", 31 0, L_00000221b55f9f70;  1 drivers
v00000221b55f8440_0 .net *"_ivl_77", 25 0, L_00000221b5642c50;  1 drivers
v00000221b55f7720_0 .net *"_ivl_78", 57 0, L_00000221b5643150;  1 drivers
v00000221b55f6e60_0 .net *"_ivl_8", 0 0, L_00000221b55f9940;  1 drivers
v00000221b55f6f00_0 .net *"_ivl_80", 57 0, L_00000221b5643b50;  1 drivers
L_00000221b55f9fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000221b55f7c20_0 .net/2u *"_ivl_84", 31 0, L_00000221b55f9fb8;  1 drivers
L_00000221b55fa000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000221b55f7ea0_0 .net/2u *"_ivl_88", 5 0, L_00000221b55fa000;  1 drivers
v00000221b55f7220_0 .net *"_ivl_90", 0 0, L_00000221b5643330;  1 drivers
L_00000221b55fa048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000221b55f6c80_0 .net/2u *"_ivl_92", 5 0, L_00000221b55fa048;  1 drivers
v00000221b55f6dc0_0 .net *"_ivl_94", 0 0, L_00000221b5642930;  1 drivers
v00000221b55f8a80_0 .net *"_ivl_97", 0 0, L_00000221b55f9320;  1 drivers
v00000221b55f7e00_0 .net *"_ivl_98", 47 0, L_00000221b5642250;  1 drivers
v00000221b55f74a0_0 .net "adderResult", 31 0, L_00000221b5643650;  1 drivers
v00000221b55f7360_0 .net "address", 31 0, L_00000221b5643970;  1 drivers
v00000221b55f7900_0 .net "clk", 0 0, L_00000221b55f8c90;  alias, 1 drivers
v00000221b55f84e0_0 .var "cycles_consumed", 31 0;
v00000221b55f8120_0 .net "extImm", 31 0, L_00000221b5642e30;  1 drivers
v00000221b55f7a40_0 .net "funct", 5 0, L_00000221b5642070;  1 drivers
v00000221b55f89e0_0 .net "hlt", 0 0, v00000221b5585e50_0;  1 drivers
v00000221b55f8080_0 .net "imm", 15 0, L_00000221b5641f30;  1 drivers
v00000221b55f7400_0 .net "immediate", 31 0, L_00000221b5655490;  1 drivers
v00000221b55f7540_0 .net "input_clk", 0 0, v00000221b55f83a0_0;  1 drivers
v00000221b55f77c0_0 .net "instruction", 31 0, L_00000221b56424d0;  1 drivers
v00000221b55f7cc0_0 .net "memoryReadData", 31 0, v00000221b55bb250_0;  1 drivers
v00000221b55f7b80_0 .net "nextPC", 31 0, L_00000221b5642610;  1 drivers
v00000221b55f8580_0 .net "opcode", 5 0, L_00000221b55f7040;  1 drivers
v00000221b55f8300_0 .net "rd", 4 0, L_00000221b55f81c0;  1 drivers
v00000221b55f88a0_0 .net "readData1", 31 0, L_00000221b55f97f0;  1 drivers
v00000221b55f8b20_0 .net "readData1_w", 31 0, L_00000221b5653d70;  1 drivers
v00000221b55f8620_0 .net "readData2", 31 0, L_00000221b55f9080;  1 drivers
v00000221b55f7680_0 .net "rs", 4 0, L_00000221b55f7d60;  1 drivers
v00000221b55f7860_0 .net "rst", 0 0, v00000221b55f7fe0_0;  1 drivers
v00000221b55f6fa0_0 .net "rt", 4 0, L_00000221b5643010;  1 drivers
v00000221b55f75e0_0 .net "shamt", 31 0, L_00000221b5642ed0;  1 drivers
v00000221b55f79a0_0 .net "wire_instruction", 31 0, L_00000221b55f8ec0;  1 drivers
v00000221b55f7180_0 .net "writeData", 31 0, L_00000221b5655a30;  1 drivers
v00000221b55f86c0_0 .net "zero", 0 0, L_00000221b5653eb0;  1 drivers
L_00000221b55f8940 .part L_00000221b56424d0, 26, 6;
L_00000221b55f7040 .functor MUXZ 6, L_00000221b55f8940, L_00000221b55f9c58, L_00000221b55f8e50, C4<>;
L_00000221b55f7ae0 .cmp/eq 6, L_00000221b55f7040, L_00000221b55f9ce8;
L_00000221b55f6d20 .part L_00000221b56424d0, 11, 5;
L_00000221b55f72c0 .functor MUXZ 5, L_00000221b55f6d20, L_00000221b55f9d30, L_00000221b55f7ae0, C4<>;
L_00000221b55f81c0 .functor MUXZ 5, L_00000221b55f72c0, L_00000221b55f9ca0, L_00000221b55f9940, C4<>;
L_00000221b55f70e0 .part L_00000221b56424d0, 21, 5;
L_00000221b55f7d60 .functor MUXZ 5, L_00000221b55f70e0, L_00000221b55f9d78, L_00000221b55f9010, C4<>;
L_00000221b55f8260 .part L_00000221b56424d0, 16, 5;
L_00000221b5643010 .functor MUXZ 5, L_00000221b55f8260, L_00000221b55f9dc0, L_00000221b55f96a0, C4<>;
L_00000221b5641e90 .part L_00000221b56424d0, 0, 16;
L_00000221b5641f30 .functor MUXZ 16, L_00000221b5641e90, L_00000221b55f9e08, L_00000221b55f95c0, C4<>;
L_00000221b56422f0 .part L_00000221b56424d0, 6, 5;
L_00000221b5642110 .concat [ 5 32 0 0], L_00000221b56422f0, L_00000221b55f9e98;
L_00000221b5642d90 .functor MUXZ 37, L_00000221b5642110, L_00000221b55f9e50, L_00000221b55f9240, C4<>;
L_00000221b5642ed0 .part L_00000221b5642d90, 0, 32;
L_00000221b56438d0 .part L_00000221b56424d0, 0, 6;
L_00000221b5642070 .functor MUXZ 6, L_00000221b56438d0, L_00000221b55f9ee0, L_00000221b55f98d0, C4<>;
L_00000221b5642c50 .part L_00000221b56424d0, 0, 26;
L_00000221b5643150 .concat [ 26 32 0 0], L_00000221b5642c50, L_00000221b55f9f70;
L_00000221b5643b50 .functor MUXZ 58, L_00000221b5643150, L_00000221b55f9f28, L_00000221b55f99b0, C4<>;
L_00000221b5643970 .part L_00000221b5643b50, 0, 32;
L_00000221b5641fd0 .arith/sum 32, v00000221b55bb610_0, L_00000221b55f9fb8;
L_00000221b5643330 .cmp/eq 6, L_00000221b55f7040, L_00000221b55fa000;
L_00000221b5642930 .cmp/eq 6, L_00000221b55f7040, L_00000221b55fa048;
L_00000221b5642250 .concat [ 32 16 0 0], L_00000221b5643970, L_00000221b55fa090;
L_00000221b5643a10 .concat [ 6 26 0 0], L_00000221b55f7040, L_00000221b55fa0d8;
L_00000221b56421b0 .cmp/eq 32, L_00000221b5643a10, L_00000221b55fa120;
L_00000221b56426b0 .cmp/eq 6, L_00000221b5642070, L_00000221b55fa168;
L_00000221b5642f70 .concat [ 32 16 0 0], L_00000221b55f97f0, L_00000221b55fa1b0;
L_00000221b5643510 .concat [ 32 16 0 0], v00000221b55bb610_0, L_00000221b55fa1f8;
L_00000221b5642390 .part L_00000221b5641f30, 15, 1;
LS_00000221b5642cf0_0_0 .concat [ 1 1 1 1], L_00000221b5642390, L_00000221b5642390, L_00000221b5642390, L_00000221b5642390;
LS_00000221b5642cf0_0_4 .concat [ 1 1 1 1], L_00000221b5642390, L_00000221b5642390, L_00000221b5642390, L_00000221b5642390;
LS_00000221b5642cf0_0_8 .concat [ 1 1 1 1], L_00000221b5642390, L_00000221b5642390, L_00000221b5642390, L_00000221b5642390;
LS_00000221b5642cf0_0_12 .concat [ 1 1 1 1], L_00000221b5642390, L_00000221b5642390, L_00000221b5642390, L_00000221b5642390;
LS_00000221b5642cf0_0_16 .concat [ 1 1 1 1], L_00000221b5642390, L_00000221b5642390, L_00000221b5642390, L_00000221b5642390;
LS_00000221b5642cf0_0_20 .concat [ 1 1 1 1], L_00000221b5642390, L_00000221b5642390, L_00000221b5642390, L_00000221b5642390;
LS_00000221b5642cf0_0_24 .concat [ 1 1 1 1], L_00000221b5642390, L_00000221b5642390, L_00000221b5642390, L_00000221b5642390;
LS_00000221b5642cf0_0_28 .concat [ 1 1 1 1], L_00000221b5642390, L_00000221b5642390, L_00000221b5642390, L_00000221b5642390;
LS_00000221b5642cf0_1_0 .concat [ 4 4 4 4], LS_00000221b5642cf0_0_0, LS_00000221b5642cf0_0_4, LS_00000221b5642cf0_0_8, LS_00000221b5642cf0_0_12;
LS_00000221b5642cf0_1_4 .concat [ 4 4 4 4], LS_00000221b5642cf0_0_16, LS_00000221b5642cf0_0_20, LS_00000221b5642cf0_0_24, LS_00000221b5642cf0_0_28;
L_00000221b5642cf0 .concat [ 16 16 0 0], LS_00000221b5642cf0_1_0, LS_00000221b5642cf0_1_4;
L_00000221b5643470 .concat [ 16 32 0 0], L_00000221b5641f30, L_00000221b5642cf0;
L_00000221b5643ab0 .arith/sum 48, L_00000221b5643510, L_00000221b5643470;
L_00000221b5641cb0 .functor MUXZ 48, L_00000221b5643ab0, L_00000221b5642f70, L_00000221b55f8f30, C4<>;
L_00000221b5641d50 .functor MUXZ 48, L_00000221b5641cb0, L_00000221b5642250, L_00000221b55f9320, C4<>;
L_00000221b5643650 .part L_00000221b5641d50, 0, 32;
L_00000221b5642610 .functor MUXZ 32, L_00000221b5641fd0, L_00000221b5643650, v00000221b55bae90_0, C4<>;
L_00000221b56424d0 .functor MUXZ 32, L_00000221b55f8ec0, L_00000221b55fa288, L_00000221b55f8fa0, C4<>;
L_00000221b5643790 .cmp/eq 6, L_00000221b55f7040, L_00000221b55fa360;
L_00000221b56429d0 .cmp/eq 6, L_00000221b55f7040, L_00000221b55fa3a8;
L_00000221b5641df0 .cmp/eq 6, L_00000221b55f7040, L_00000221b55fa3f0;
L_00000221b5642a70 .concat [ 16 16 0 0], L_00000221b5641f30, L_00000221b55fa438;
L_00000221b5642b10 .part L_00000221b5641f30, 15, 1;
LS_00000221b56433d0_0_0 .concat [ 1 1 1 1], L_00000221b5642b10, L_00000221b5642b10, L_00000221b5642b10, L_00000221b5642b10;
LS_00000221b56433d0_0_4 .concat [ 1 1 1 1], L_00000221b5642b10, L_00000221b5642b10, L_00000221b5642b10, L_00000221b5642b10;
LS_00000221b56433d0_0_8 .concat [ 1 1 1 1], L_00000221b5642b10, L_00000221b5642b10, L_00000221b5642b10, L_00000221b5642b10;
LS_00000221b56433d0_0_12 .concat [ 1 1 1 1], L_00000221b5642b10, L_00000221b5642b10, L_00000221b5642b10, L_00000221b5642b10;
L_00000221b56433d0 .concat [ 4 4 4 4], LS_00000221b56433d0_0_0, LS_00000221b56433d0_0_4, LS_00000221b56433d0_0_8, LS_00000221b56433d0_0_12;
L_00000221b5642bb0 .concat [ 16 16 0 0], L_00000221b5641f30, L_00000221b56433d0;
L_00000221b5642e30 .functor MUXZ 32, L_00000221b5642bb0, L_00000221b5642a70, L_00000221b55f8d70, C4<>;
L_00000221b56430b0 .concat [ 6 26 0 0], L_00000221b55f7040, L_00000221b55fa480;
L_00000221b56431f0 .cmp/eq 32, L_00000221b56430b0, L_00000221b55fa4c8;
L_00000221b5643290 .cmp/eq 6, L_00000221b5642070, L_00000221b55fa510;
L_00000221b56553f0 .cmp/eq 6, L_00000221b5642070, L_00000221b55fa558;
L_00000221b5654bd0 .cmp/eq 6, L_00000221b55f7040, L_00000221b55fa5a0;
L_00000221b5654c70 .functor MUXZ 32, L_00000221b5642e30, L_00000221b55fa5e8, L_00000221b5654bd0, C4<>;
L_00000221b5655490 .functor MUXZ 32, L_00000221b5654c70, L_00000221b5642ed0, L_00000221b55f9630, C4<>;
L_00000221b5655ad0 .concat [ 6 26 0 0], L_00000221b55f7040, L_00000221b55fa630;
L_00000221b5655530 .cmp/eq 32, L_00000221b5655ad0, L_00000221b55fa678;
L_00000221b5654a90 .cmp/eq 6, L_00000221b5642070, L_00000221b55fa6c0;
L_00000221b5655710 .cmp/eq 6, L_00000221b5642070, L_00000221b55fa708;
L_00000221b5654e50 .cmp/eq 6, L_00000221b55f7040, L_00000221b55fa750;
L_00000221b5655670 .functor MUXZ 32, L_00000221b55f97f0, v00000221b55bb610_0, L_00000221b5654e50, C4<>;
L_00000221b5653d70 .functor MUXZ 32, L_00000221b5655670, L_00000221b55f9080, L_00000221b55f8de0, C4<>;
S_00000221b55955d0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000221b5525c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000221b5577520 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000221b55f9470 .functor NOT 1, v00000221b5587750_0, C4<0>, C4<0>, C4<0>;
v00000221b5587b10_0 .net *"_ivl_0", 0 0, L_00000221b55f9470;  1 drivers
v00000221b5586ad0_0 .net "in1", 31 0, L_00000221b55f9080;  alias, 1 drivers
v00000221b5586670_0 .net "in2", 31 0, L_00000221b5655490;  alias, 1 drivers
v00000221b55860d0_0 .net "out", 31 0, L_00000221b56558f0;  alias, 1 drivers
v00000221b5586350_0 .net "s", 0 0, v00000221b5587750_0;  alias, 1 drivers
L_00000221b56558f0 .functor MUXZ 32, L_00000221b5655490, L_00000221b55f9080, L_00000221b55f9470, C4<>;
S_00000221b5525db0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000221b5525c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000221b55f0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000221b55f00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000221b55f0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000221b55f0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000221b55f0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000221b55f01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000221b55f01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000221b55f0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000221b55f0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000221b55f0288 .param/l "j" 0 4 12, C4<000010>;
P_00000221b55f02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000221b55f02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000221b55f0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000221b55f0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000221b55f03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000221b55f03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000221b55f0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000221b55f0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000221b55f0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000221b55f04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000221b55f04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000221b55f0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000221b55f0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000221b55f0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000221b55f05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000221b55f0608 .param/l "xori" 0 4 8, C4<001110>;
v00000221b5587cf0_0 .var "ALUOp", 3 0;
v00000221b5587750_0 .var "ALUSrc", 0 0;
v00000221b5586490_0 .var "MemReadEn", 0 0;
v00000221b5586b70_0 .var "MemWriteEn", 0 0;
v00000221b55877f0_0 .var "MemtoReg", 0 0;
v00000221b55863f0_0 .var "RegDst", 0 0;
v00000221b5587110_0 .var "RegWriteEn", 0 0;
v00000221b5586710_0 .net "funct", 5 0, L_00000221b5642070;  alias, 1 drivers
v00000221b5585e50_0 .var "hlt", 0 0;
v00000221b5585f90_0 .net "opcode", 5 0, L_00000221b55f7040;  alias, 1 drivers
v00000221b5587930_0 .net "rst", 0 0, v00000221b55f7fe0_0;  alias, 1 drivers
E_00000221b5577b60 .event anyedge, v00000221b5587930_0, v00000221b5585f90_0, v00000221b5586710_0;
S_00000221b54b69c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000221b5525c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000221b55777e0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000221b55f8ec0 .functor BUFZ 32, L_00000221b5643830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000221b5587890_0 .net "Data_Out", 31 0, L_00000221b55f8ec0;  alias, 1 drivers
v00000221b55867b0 .array "InstMem", 0 1023, 31 0;
v00000221b5586850_0 .net *"_ivl_0", 31 0, L_00000221b5643830;  1 drivers
v00000221b5586fd0_0 .net *"_ivl_3", 9 0, L_00000221b5642890;  1 drivers
v00000221b5586c10_0 .net *"_ivl_4", 11 0, L_00000221b5642430;  1 drivers
L_00000221b55fa240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000221b5585ef0_0 .net *"_ivl_7", 1 0, L_00000221b55fa240;  1 drivers
v00000221b5586170_0 .net "addr", 31 0, v00000221b55bb610_0;  alias, 1 drivers
v00000221b5586cb0_0 .var/i "i", 31 0;
L_00000221b5643830 .array/port v00000221b55867b0, L_00000221b5642430;
L_00000221b5642890 .part v00000221b55bb610_0, 0, 10;
L_00000221b5642430 .concat [ 10 2 0 0], L_00000221b5642890, L_00000221b55fa240;
S_00000221b54b6b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000221b5525c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000221b55f97f0 .functor BUFZ 32, L_00000221b56436f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000221b55f9080 .functor BUFZ 32, L_00000221b5642570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000221b5587390_0 .net *"_ivl_0", 31 0, L_00000221b56436f0;  1 drivers
v00000221b55871b0_0 .net *"_ivl_10", 6 0, L_00000221b5642750;  1 drivers
L_00000221b55fa318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000221b5565530_0 .net *"_ivl_13", 1 0, L_00000221b55fa318;  1 drivers
v00000221b5564a90_0 .net *"_ivl_2", 6 0, L_00000221b56435b0;  1 drivers
L_00000221b55fa2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000221b55ba530_0 .net *"_ivl_5", 1 0, L_00000221b55fa2d0;  1 drivers
v00000221b55bbf70_0 .net *"_ivl_8", 31 0, L_00000221b5642570;  1 drivers
v00000221b55bb9d0_0 .net "clk", 0 0, L_00000221b55f8c90;  alias, 1 drivers
v00000221b55bbcf0_0 .var/i "i", 31 0;
v00000221b55ba490_0 .net "readData1", 31 0, L_00000221b55f97f0;  alias, 1 drivers
v00000221b55baf30_0 .net "readData2", 31 0, L_00000221b55f9080;  alias, 1 drivers
v00000221b55bbd90_0 .net "readRegister1", 4 0, L_00000221b55f7d60;  alias, 1 drivers
v00000221b55bbe30_0 .net "readRegister2", 4 0, L_00000221b5643010;  alias, 1 drivers
v00000221b55bab70 .array "registers", 31 0, 31 0;
v00000221b55ba5d0_0 .net "rst", 0 0, v00000221b55f7fe0_0;  alias, 1 drivers
v00000221b55bbed0_0 .net "we", 0 0, v00000221b5587110_0;  alias, 1 drivers
v00000221b55bac10_0 .net "writeData", 31 0, L_00000221b5655a30;  alias, 1 drivers
v00000221b55bc010_0 .net "writeRegister", 4 0, L_00000221b56427f0;  alias, 1 drivers
E_00000221b5577920/0 .event negedge, v00000221b5587930_0;
E_00000221b5577920/1 .event posedge, v00000221b55bb9d0_0;
E_00000221b5577920 .event/or E_00000221b5577920/0, E_00000221b5577920/1;
L_00000221b56436f0 .array/port v00000221b55bab70, L_00000221b56435b0;
L_00000221b56435b0 .concat [ 5 2 0 0], L_00000221b55f7d60, L_00000221b55fa2d0;
L_00000221b5642570 .array/port v00000221b55bab70, L_00000221b5642750;
L_00000221b5642750 .concat [ 5 2 0 0], L_00000221b5643010, L_00000221b55fa318;
S_00000221b55252e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000221b54b6b50;
 .timescale 0 0;
v00000221b5586d50_0 .var/i "i", 31 0;
S_00000221b5525470 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000221b5525c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000221b5577ba0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000221b55f9b70 .functor NOT 1, v00000221b55863f0_0, C4<0>, C4<0>, C4<0>;
v00000221b55badf0_0 .net *"_ivl_0", 0 0, L_00000221b55f9b70;  1 drivers
v00000221b55ba990_0 .net "in1", 4 0, L_00000221b5643010;  alias, 1 drivers
v00000221b55ba670_0 .net "in2", 4 0, L_00000221b55f81c0;  alias, 1 drivers
v00000221b55ba710_0 .net "out", 4 0, L_00000221b56427f0;  alias, 1 drivers
v00000221b55bb4d0_0 .net "s", 0 0, v00000221b55863f0_0;  alias, 1 drivers
L_00000221b56427f0 .functor MUXZ 5, L_00000221b55f81c0, L_00000221b5643010, L_00000221b55f9b70, C4<>;
S_00000221b550d530 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000221b5525c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000221b5577aa0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000221b55f9a20 .functor NOT 1, v00000221b55877f0_0, C4<0>, C4<0>, C4<0>;
v00000221b55bbb10_0 .net *"_ivl_0", 0 0, L_00000221b55f9a20;  1 drivers
v00000221b55bc0b0_0 .net "in1", 31 0, v00000221b55ba350_0;  alias, 1 drivers
v00000221b55baad0_0 .net "in2", 31 0, v00000221b55bb250_0;  alias, 1 drivers
v00000221b55ba3f0_0 .net "out", 31 0, L_00000221b5655a30;  alias, 1 drivers
v00000221b55bc150_0 .net "s", 0 0, v00000221b55877f0_0;  alias, 1 drivers
L_00000221b5655a30 .functor MUXZ 32, v00000221b55bb250_0, v00000221b55ba350_0, L_00000221b55f9a20, C4<>;
S_00000221b550d6c0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000221b5525c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000221b5555120 .param/l "ADD" 0 9 12, C4<0000>;
P_00000221b5555158 .param/l "AND" 0 9 12, C4<0010>;
P_00000221b5555190 .param/l "NOR" 0 9 12, C4<0101>;
P_00000221b55551c8 .param/l "OR" 0 9 12, C4<0011>;
P_00000221b5555200 .param/l "SGT" 0 9 12, C4<0111>;
P_00000221b5555238 .param/l "SLL" 0 9 12, C4<1000>;
P_00000221b5555270 .param/l "SLT" 0 9 12, C4<0110>;
P_00000221b55552a8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000221b55552e0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000221b5555318 .param/l "XOR" 0 9 12, C4<0100>;
P_00000221b5555350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000221b5555388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000221b55fa798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000221b55bbc50_0 .net/2u *"_ivl_0", 31 0, L_00000221b55fa798;  1 drivers
v00000221b55bb430_0 .net "opSel", 3 0, v00000221b5587cf0_0;  alias, 1 drivers
v00000221b55bc1f0_0 .net "operand1", 31 0, L_00000221b5653d70;  alias, 1 drivers
v00000221b55bba70_0 .net "operand2", 31 0, L_00000221b56558f0;  alias, 1 drivers
v00000221b55ba350_0 .var "result", 31 0;
v00000221b55ba7b0_0 .net "zero", 0 0, L_00000221b5653eb0;  alias, 1 drivers
E_00000221b5577ae0 .event anyedge, v00000221b5587cf0_0, v00000221b55bc1f0_0, v00000221b55860d0_0;
L_00000221b5653eb0 .cmp/eq 32, v00000221b55ba350_0, L_00000221b55fa798;
S_00000221b55553d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000221b5525c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000221b55f0650 .param/l "RType" 0 4 2, C4<000000>;
P_00000221b55f0688 .param/l "add" 0 4 5, C4<100000>;
P_00000221b55f06c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000221b55f06f8 .param/l "addu" 0 4 5, C4<100001>;
P_00000221b55f0730 .param/l "and_" 0 4 5, C4<100100>;
P_00000221b55f0768 .param/l "andi" 0 4 8, C4<001100>;
P_00000221b55f07a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000221b55f07d8 .param/l "bne" 0 4 10, C4<000101>;
P_00000221b55f0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000221b55f0848 .param/l "j" 0 4 12, C4<000010>;
P_00000221b55f0880 .param/l "jal" 0 4 12, C4<000011>;
P_00000221b55f08b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000221b55f08f0 .param/l "lw" 0 4 8, C4<100011>;
P_00000221b55f0928 .param/l "nor_" 0 4 5, C4<100111>;
P_00000221b55f0960 .param/l "or_" 0 4 5, C4<100101>;
P_00000221b55f0998 .param/l "ori" 0 4 8, C4<001101>;
P_00000221b55f09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000221b55f0a08 .param/l "sll" 0 4 6, C4<000000>;
P_00000221b55f0a40 .param/l "slt" 0 4 5, C4<101010>;
P_00000221b55f0a78 .param/l "slti" 0 4 8, C4<101010>;
P_00000221b55f0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_00000221b55f0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_00000221b55f0b20 .param/l "subu" 0 4 5, C4<100011>;
P_00000221b55f0b58 .param/l "sw" 0 4 8, C4<101011>;
P_00000221b55f0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_00000221b55f0bc8 .param/l "xori" 0 4 8, C4<001110>;
v00000221b55bae90_0 .var "PCsrc", 0 0;
v00000221b55ba850_0 .net "funct", 5 0, L_00000221b5642070;  alias, 1 drivers
v00000221b55bb070_0 .net "opcode", 5 0, L_00000221b55f7040;  alias, 1 drivers
v00000221b55bacb0_0 .net "operand1", 31 0, L_00000221b55f97f0;  alias, 1 drivers
v00000221b55bb110_0 .net "operand2", 31 0, L_00000221b56558f0;  alias, 1 drivers
v00000221b55ba8f0_0 .net "rst", 0 0, v00000221b55f7fe0_0;  alias, 1 drivers
E_00000221b55788e0/0 .event anyedge, v00000221b5587930_0, v00000221b5585f90_0, v00000221b55ba490_0, v00000221b55860d0_0;
E_00000221b55788e0/1 .event anyedge, v00000221b5586710_0;
E_00000221b55788e0 .event/or E_00000221b55788e0/0, E_00000221b55788e0/1;
S_00000221b553d7b0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000221b5525c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000221b55bad50 .array "DataMem", 0 1023, 31 0;
v00000221b55bbbb0_0 .net "address", 31 0, v00000221b55ba350_0;  alias, 1 drivers
v00000221b55baa30_0 .net "clock", 0 0, L_00000221b55f90f0;  1 drivers
v00000221b55bafd0_0 .net "data", 31 0, L_00000221b55f9080;  alias, 1 drivers
v00000221b55bb1b0_0 .var/i "i", 31 0;
v00000221b55bb250_0 .var "q", 31 0;
v00000221b55bb2f0_0 .net "rden", 0 0, v00000221b5586490_0;  alias, 1 drivers
v00000221b55bb390_0 .net "wren", 0 0, v00000221b5586b70_0;  alias, 1 drivers
E_00000221b5579220 .event posedge, v00000221b55baa30_0;
S_00000221b553d940 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000221b5525c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000221b5577b20 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000221b55bb570_0 .net "PCin", 31 0, L_00000221b5642610;  alias, 1 drivers
v00000221b55bb610_0 .var "PCout", 31 0;
v00000221b55bb6b0_0 .net "clk", 0 0, L_00000221b55f8c90;  alias, 1 drivers
v00000221b55bb750_0 .net "rst", 0 0, v00000221b55f7fe0_0;  alias, 1 drivers
    .scope S_00000221b55553d0;
T_0 ;
    %wait E_00000221b55788e0;
    %load/vec4 v00000221b55ba8f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221b55bae90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000221b55bb070_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000221b55bacb0_0;
    %load/vec4 v00000221b55bb110_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000221b55bb070_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000221b55bacb0_0;
    %load/vec4 v00000221b55bb110_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000221b55bb070_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000221b55bb070_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000221b55bb070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000221b55ba850_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000221b55bae90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000221b553d940;
T_1 ;
    %wait E_00000221b5577920;
    %load/vec4 v00000221b55bb750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000221b55bb610_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000221b55bb570_0;
    %assign/vec4 v00000221b55bb610_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000221b54b69c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000221b5586cb0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000221b5586cb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000221b5586cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %load/vec4 v00000221b5586cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000221b5586cb0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55867b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000221b5525db0;
T_3 ;
    %wait E_00000221b5577b60;
    %load/vec4 v00000221b5587930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000221b5585e50_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000221b5587750_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000221b5587110_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000221b5586b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000221b55877f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000221b5586490_0, 0;
    %assign/vec4 v00000221b55863f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000221b5585e50_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000221b5587cf0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000221b5587750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000221b5587110_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000221b5586b70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000221b55877f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000221b5586490_0, 0, 1;
    %store/vec4 v00000221b55863f0_0, 0, 1;
    %load/vec4 v00000221b5585f90_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5585e50_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b55863f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587110_0, 0;
    %load/vec4 v00000221b5586710_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587750_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587750_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b55863f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587750_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000221b55863f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587750_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587750_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587750_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587750_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587750_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5586490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b55877f0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5586b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000221b5587750_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000221b5587cf0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000221b54b6b50;
T_4 ;
    %wait E_00000221b5577920;
    %fork t_1, S_00000221b55252e0;
    %jmp t_0;
    .scope S_00000221b55252e0;
t_1 ;
    %load/vec4 v00000221b55ba5d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000221b5586d50_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000221b5586d50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000221b5586d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55bab70, 0, 4;
    %load/vec4 v00000221b5586d50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000221b5586d50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000221b55bbed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000221b55bac10_0;
    %load/vec4 v00000221b55bc010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55bab70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55bab70, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000221b54b6b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000221b54b6b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000221b55bbcf0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000221b55bbcf0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000221b55bbcf0_0;
    %ix/getv/s 4, v00000221b55bbcf0_0;
    %load/vec4a v00000221b55bab70, 4;
    %ix/getv/s 4, v00000221b55bbcf0_0;
    %load/vec4a v00000221b55bab70, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000221b55bbcf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000221b55bbcf0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000221b550d6c0;
T_6 ;
    %wait E_00000221b5577ae0;
    %load/vec4 v00000221b55bb430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000221b55ba350_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000221b55bc1f0_0;
    %load/vec4 v00000221b55bba70_0;
    %add;
    %assign/vec4 v00000221b55ba350_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000221b55bc1f0_0;
    %load/vec4 v00000221b55bba70_0;
    %sub;
    %assign/vec4 v00000221b55ba350_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000221b55bc1f0_0;
    %load/vec4 v00000221b55bba70_0;
    %and;
    %assign/vec4 v00000221b55ba350_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000221b55bc1f0_0;
    %load/vec4 v00000221b55bba70_0;
    %or;
    %assign/vec4 v00000221b55ba350_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000221b55bc1f0_0;
    %load/vec4 v00000221b55bba70_0;
    %xor;
    %assign/vec4 v00000221b55ba350_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000221b55bc1f0_0;
    %load/vec4 v00000221b55bba70_0;
    %or;
    %inv;
    %assign/vec4 v00000221b55ba350_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000221b55bc1f0_0;
    %load/vec4 v00000221b55bba70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000221b55ba350_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000221b55bba70_0;
    %load/vec4 v00000221b55bc1f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000221b55ba350_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000221b55bc1f0_0;
    %ix/getv 4, v00000221b55bba70_0;
    %shiftl 4;
    %assign/vec4 v00000221b55ba350_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000221b55bc1f0_0;
    %ix/getv 4, v00000221b55bba70_0;
    %shiftr 4;
    %assign/vec4 v00000221b55ba350_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000221b553d7b0;
T_7 ;
    %wait E_00000221b5579220;
    %load/vec4 v00000221b55bb2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000221b55bbbb0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000221b55bad50, 4;
    %assign/vec4 v00000221b55bb250_0, 0;
T_7.0 ;
    %load/vec4 v00000221b55bb390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000221b55bafd0_0;
    %ix/getv 3, v00000221b55bbbb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55bad50, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000221b553d7b0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000221b55bb1b0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000221b55bb1b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000221b55bb1b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55bad50, 0, 4;
    %load/vec4 v00000221b55bb1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000221b55bb1b0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55bad50, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55bad50, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55bad50, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55bad50, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55bad50, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55bad50, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55bad50, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55bad50, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55bad50, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000221b55bad50, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000221b553d7b0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000221b55bb1b0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000221b55bb1b0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000221b55bb1b0_0;
    %load/vec4a v00000221b55bad50, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000221b55bb1b0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000221b55bb1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000221b55bb1b0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000221b5525c20;
T_10 ;
    %wait E_00000221b5577920;
    %load/vec4 v00000221b55f7860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000221b55f84e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000221b55f84e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000221b55f84e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000221b557ed20;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221b55f83a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221b55f7fe0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000221b557ed20;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000221b55f83a0_0;
    %inv;
    %assign/vec4 v00000221b55f83a0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000221b557ed20;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221b55f7fe0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221b55f7fe0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000221b55f8800_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
