/* ======================================================================
 *   Copyright (C) 2025 Texas Instruments Incorporated
 *
 *   All rights reserved. Property of Texas Instruments Incorporated.
 *   Restricted rights to use, duplicate or disclose this code are
 *   granted through contract.
 *
 *   The program may not be used without the written permission
 *   of Texas Instruments Incorporated or against the terms and conditions
 *   stipulated in the agreement under which this program has been
 *   supplied.
 * ==================================================================== */

/**
 *  \file     Cdd_Dma_Cfg.c
 *
 *  \brief    This file contains generated pre-compile configuration file
 *            for DMA Complex Device Driver
 */

  /********************************************************************************************************************
  Project: adc_hw_trig_dma_app


    This file is generated by EB Tresos
    Do not modify this file, otherwise the software may behave in unexpected way.

 *********************************************************************************************************************/
/**********************************************************************************************************************
 *  INCLUDES
 *********************************************************************************************************************/
#include "Cdd_Dma_Cfg.h"
#include "soc.h"
#include "Cdd_Dma_xbar.h"

/**********************************************************************************************************************
 *  VERSION CHECK
 *********************************************************************************************************************/
#if ( (CDD_DMA_MAJOR_VERSION != (10U)) \
    ||(CDD_DMA_MINOR_VERSION != (2U)))
  #error "Version numbers of Cdd_Dma_Cfg.c and Cdd_Dma_Cfg.h are inconsistent!"
#endif

/**********************************************************************************************************************
 *  LOCAL CONSTANT MACROS
 **********************************************************************************************************************/

#define CDD_DMA_SOURCE 1U

/**********************************************************************************************************************
 *  LOCAL FUNCTION MACROS
 **********************************************************************************************************************/

/**********************************************************************************************************************
 *  LOCAL DATA TYPES AND STRUCTURES
 **********************************************************************************************************************/

/**********************************************************************************************************************
 *  LOCAL DATA PROTOTYPES
 **********************************************************************************************************************/

/**********************************************************************************************************************
 *  GLOBAL DATA
 **********************************************************************************************************************/

#define  CDD_DMA_START_SEC_CONFIG_DATA
#include "Cdd_Dma_MemMap.h"

/* Runtime Configuration Generation */
static Cdd_Dma_ParamSets
CddDmaDriverHandler_0_Adc_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 15,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_1_Adc_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 16,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_2_Adc_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 17,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_3_Adc_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 18,
};
static Cdd_Dma_ParamSets
CddDmaDriverHandler_4_Adc_CddDmaChannelGroup_0_CddDmaParamSets_0 =
{
        .paramId = 19,
};


static Cdd_Dma_ParamSets
*CddDmaDriverHandler_0_Adc_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_0_Adc_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_1_Adc_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_1_Adc_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_2_Adc_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_2_Adc_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_3_Adc_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_3_Adc_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};
static Cdd_Dma_ParamSets
*CddDmaDriverHandler_4_Adc_CddDmaChannelGroup_0_ParamList[] =
{
    
        &CddDmaDriverHandler_4_Adc_CddDmaChannelGroup_0_CddDmaParamSets_0,
    
};

static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_0_Adc_CddDmaChannelGroup_0 =
{
        .channelId = 10,
        .maxParam =  (1U),
         CddDmaDriverHandler_0_Adc_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_1_Adc_CddDmaChannelGroup_0 =
{
        .channelId = 11,
        .maxParam =  (1U),
         CddDmaDriverHandler_1_Adc_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_2_Adc_CddDmaChannelGroup_0 =
{
        .channelId = 12,
        .maxParam =  (1U),
         CddDmaDriverHandler_2_Adc_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_3_Adc_CddDmaChannelGroup_0 =
{
        .channelId = 13,
        .maxParam =  (1U),
         CddDmaDriverHandler_3_Adc_CddDmaChannelGroup_0_ParamList,
};
static Cdd_Dma_ChannelGroup
CddDmaDriverHandler_4_Adc_CddDmaChannelGroup_0 =
{
        .channelId = 14,
        .maxParam =  (1U),
         CddDmaDriverHandler_4_Adc_CddDmaChannelGroup_0_ParamList,
};

static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_0_Adc_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_0_Adc_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_1_Adc_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_1_Adc_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_2_Adc_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_2_Adc_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_3_Adc_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_3_Adc_CddDmaChannelGroup_0,
    
};
static Cdd_Dma_ChannelGroup
*CddDmaDriverHandler_4_Adc_ChannelGroupList[] =
{
    
        &CddDmaDriverHandler_4_Adc_CddDmaChannelGroup_0,
    
};

/* Requirements : SitaraMCU_MCAL-__, SitaraMCU_MCAL-__ */
static Cdd_Dma_Handler CddDmaDriverHandler_0_Adc =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FF & (~(2U << 0)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0),
        .intrEnable = TRUE,
        .regionId = 0,
        .queNum = 0,
        .tcc = 10,
        .transferType = CDD_DMA_TRANSFER_TYPE_ADC,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_0_Adc_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_1_Adc =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FF & (~(2U << 0)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0),
        .intrEnable = TRUE,
        .regionId = 0,
        .queNum = 0,
        .tcc = 11,
        .transferType = CDD_DMA_TRANSFER_TYPE_ADC,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_1_Adc_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_2_Adc =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FF & (~(2U << 0)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0),
        .intrEnable = TRUE,
        .regionId = 0,
        .queNum = 0,
        .tcc = 12,
        .transferType = CDD_DMA_TRANSFER_TYPE_ADC,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_2_Adc_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_3_Adc =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FF & (~(2U << 0)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0),
        .intrEnable = TRUE,
        .regionId = 0,
        .queNum = 0,
        .tcc = 13,
        .transferType = CDD_DMA_TRANSFER_TYPE_ADC,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_3_Adc_ChannelGroupList     ,
        },
    }
};
static Cdd_Dma_Handler CddDmaDriverHandler_4_Adc =
{
    .baseAddr = MCAL_MSS_TPCC_A_U_BASE,
    .edmaConfig =
    {
        .compIntrNumber = MCAL_MSS_INTR_MSS_TPCC_A_INTAGG,
        .intrAggEnableAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_MASK,
        .intrAggEnableMask = 0x1FF & (~(2U << 0)),
        .intrAggStatusAddr = MCAL_MSS_CTRL_U_BASE + MCAL_MSS_CTRL_MSS_TPCC_A_INTAGG_STATUS,
        .intrAggClearMask = (2U << 0),
        .intrEnable = TRUE,
        .regionId = 0,
        .queNum = 0,
        .tcc = 14,
        .transferType = CDD_DMA_TRANSFER_TYPE_ADC,
        .transferMode = CDD_DMA_TRANSFER_MODE_NORMAL,
        .ownResource =
        {
                    .maxChannel =(1U),
                CddDmaDriverHandler_4_Adc_ChannelGroupList     ,
        },
    }
};


static Cdd_Dma_Handler
*CddDmaDriverHandlerList[] =
{
        &CddDmaDriverHandler_0_Adc,
        &CddDmaDriverHandler_1_Adc,
        &CddDmaDriverHandler_2_Adc,
        &CddDmaDriverHandler_3_Adc,
        &CddDmaDriverHandler_4_Adc,
  };


CONST(Cdd_Dma_ConfigType, CDD_DMA_CFG) CddDmaDriverHandler =
{
        CddDmaDriverHandlerList     
};

#define  CDD_DMA_STOP_SEC_CONFIG_DATA
#include "Cdd_Dma_MemMap.h"

#define CDD_DMA_START_SEC_CODE
#include "Cdd_Dma_MemMap.h"

void Cdd_Dma_TrigXbar(void)
{
   /*
    * DMA TRIGGER XBAR 1
    */

    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_10, CDD_DMA_TRIG_XBAR_EDMA_MODULE_10_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_11, CDD_DMA_TRIG_XBAR_EDMA_MODULE_11_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_12, CDD_DMA_TRIG_XBAR_EDMA_MODULE_12_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_13, CDD_DMA_TRIG_XBAR_EDMA_MODULE_13_INPUT);
    Cdd_Dma_Soc_xbarSelectEdmaTrigXbarInputSource(MCAL_CSL_EDMA_TRIG_XBAR_U_BASE, CDD_DMA_TRIG_XBAR_EDMA_MODULE_14, CDD_DMA_TRIG_XBAR_EDMA_MODULE_14_INPUT);
}

void Cdd_Dma_Xbar(void)
{
    /* DMA XBAR */

    Cdd_Dma_Soc_xbarSelectDmaXBarInputSourceExt(MCAL_CSL_CONTROLSS_DMAXBAR_U_BASE, CDD_DMA_XBAR_DMA_TRIG_XBAR_0, 2, 0, 0, CDD_DMA_XBAR_ADC0_INT1, 0, 0, 0, 0);
    Cdd_Dma_Soc_xbarSelectDmaXBarInputSourceExt(MCAL_CSL_CONTROLSS_DMAXBAR_U_BASE, CDD_DMA_XBAR_DMA_TRIG_XBAR_1, 2, 0, 0, CDD_DMA_XBAR_ADC0_INT2, 0, 0, 0, 0);
    Cdd_Dma_Soc_xbarSelectDmaXBarInputSourceExt(MCAL_CSL_CONTROLSS_DMAXBAR_U_BASE, CDD_DMA_XBAR_DMA_TRIG_XBAR_2, 2, 0, 0, CDD_DMA_XBAR_ADC3_INT1, 0, 0, 0, 0);
    Cdd_Dma_Soc_xbarSelectDmaXBarInputSourceExt(MCAL_CSL_CONTROLSS_DMAXBAR_U_BASE, CDD_DMA_XBAR_DMA_TRIG_XBAR_3, 2, 0, 0, CDD_DMA_XBAR_ADC3_INT1, 0, 0, 0, 0);
    Cdd_Dma_Soc_xbarSelectDmaXBarInputSourceExt(MCAL_CSL_CONTROLSS_DMAXBAR_U_BASE, CDD_DMA_XBAR_DMA_TRIG_XBAR_4, 2, 0, 0, CDD_DMA_XBAR_ADC3_INT1, 0, 0, 0, 0);
}
#define CDD_DMA_STOP_SEC_CODE
#include "Cdd_Dma_MemMap.h"

/**********************************************************************************************************************
 *  END OF FILE: Cdd_Dma_Cfg.c
 **********************************************************************************************************************/
