/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  reg [2:0] celloutsig_0_19z;
  reg [9:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [12:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_14z;
  reg [17:0] celloutsig_1_17z;
  reg [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_1z & celloutsig_1_5z[7]);
  assign celloutsig_0_23z = ~(celloutsig_0_14z & celloutsig_0_7z);
  assign celloutsig_1_12z = !(celloutsig_1_3z[2] ? celloutsig_1_0z : celloutsig_1_10z[10]);
  assign celloutsig_0_6z = !(celloutsig_0_5z ? celloutsig_0_0z : in_data[61]);
  assign celloutsig_0_12z = !(celloutsig_0_7z ? in_data[51] : in_data[4]);
  assign celloutsig_0_13z = !(celloutsig_0_3z ? celloutsig_0_11z : celloutsig_0_5z);
  assign celloutsig_1_0z = !(in_data[187] ? in_data[139] : in_data[137]);
  assign celloutsig_1_9z = ~celloutsig_1_7z;
  assign celloutsig_0_21z = ~celloutsig_0_1z[4];
  assign celloutsig_0_7z = ~((celloutsig_0_0z | celloutsig_0_4z) & celloutsig_0_2z);
  assign celloutsig_0_25z = ~((celloutsig_0_19z[1] | celloutsig_0_23z) & celloutsig_0_2z);
  assign celloutsig_0_5z = celloutsig_0_3z ^ celloutsig_0_2z;
  assign celloutsig_0_10z = celloutsig_0_6z ^ in_data[7];
  assign celloutsig_0_14z = celloutsig_0_4z ^ celloutsig_0_1z[3];
  assign celloutsig_0_16z = celloutsig_0_12z ^ celloutsig_0_0z;
  assign celloutsig_0_17z = celloutsig_0_12z ^ celloutsig_0_14z;
  assign celloutsig_0_24z = celloutsig_0_23z ^ celloutsig_0_16z;
  assign celloutsig_1_1z = in_data[155] ^ in_data[156];
  assign celloutsig_1_19z = { in_data[178], celloutsig_1_9z, celloutsig_1_4z } && celloutsig_1_17z[11:9];
  assign celloutsig_0_2z = in_data[86:82] && { in_data[66:63], celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_18z[12:1], celloutsig_0_21z } && { in_data[91:81], celloutsig_0_6z, celloutsig_0_25z };
  assign celloutsig_0_3z = ! celloutsig_0_1z[3:0];
  assign celloutsig_0_4z = ! { celloutsig_0_1z[6:1], celloutsig_0_3z };
  assign celloutsig_1_5z = { in_data[189:180], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z } * in_data[181:168];
  assign celloutsig_1_4z = | celloutsig_1_3z[5:3];
  assign celloutsig_0_8z = | { in_data[83], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_0z = ^ in_data[41:27];
  assign celloutsig_0_11z = ^ { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_1_6z = { in_data[189:187], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } >> { in_data[136:131], celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[108:96], celloutsig_1_0z } >> { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_14z = { celloutsig_1_6z[5:0], celloutsig_1_1z, celloutsig_1_12z } >> { in_data[159:153], celloutsig_1_9z };
  assign celloutsig_0_15z = { celloutsig_0_1z[9], celloutsig_0_13z, celloutsig_0_2z } >> { celloutsig_0_1z[9:8], celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_9z[1:0], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z } >> { in_data[29:18], celloutsig_0_16z };
  assign celloutsig_1_10z = celloutsig_1_8z[12:0] >>> { celloutsig_1_3z[5:2], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_9z = { in_data[67], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z } >>> { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_19z } >>> { celloutsig_0_18z[5:1], celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_23z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } >>> in_data[182:177];
  always_latch
    if (!clkin_data[96]) celloutsig_1_17z = 18'h00000;
    else if (!clkin_data[32]) celloutsig_1_17z = { celloutsig_1_14z[7:4], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_12z };
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_18z = celloutsig_1_3z[5:3];
  always_latch
    if (!clkin_data[64]) celloutsig_0_1z = 10'h000;
    else if (celloutsig_1_19z) celloutsig_0_1z = { in_data[17:9], celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_19z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_19z = { celloutsig_0_15z[0], celloutsig_0_6z, celloutsig_0_13z };
  assign { out_data[130:128], out_data[96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
