@       RISC-V Assembly         Description     	Address   	Machine Code
main:   addi t3, x0, 8          # t3 = 0x8       	00			0x00800E13	# 0000000_01000_00000_000_11100_0010011
		addi x3, x0, 5 			# x3 = 5			04			0x00500193	# 0000000_00101_00000_000_00011_0010011
		slli t3, t3, 1 			# t3 << 1 = 0x10	08  		0x001E3E13	# 0000000_00001_11100_011_11100_0010011
		srli t3, t3, 2			# t3 >> 2 = 0x04	0C			0x002E4E13	# 0000000_00010_11100_100_11100_0010011
		sll  t3, t3, x3 		# t3 << 5(x3)=0x80  10 			0x003E3E33	# 0000000_00011_11100_011_11100_0110011
		srl  t3, t3, x3 		# t3 >> 5(x3)=0x04  14 			0x003E4E33	# 0000000_00011_11100_100_11100_0110011
		xori t3, t3, 7 			# t3 ^ 7 = 0x3 		18  		0x007E5E13	# 0000000_00111_11100_101_11100_0010011
		ori  t3, t3, 15 		# t3 | 15 = 0xF 	1C			0x00FE6E13	# 0000000_01111_11100_110_11100_0010011
		xor  t3, t3, x3 		# t3 ^ 5(x3) = 0xA 	20			0x003E5E33	# 0000000_00011_11100_101_11100_0110011
		or 	 t3, t3, x3 		# t3 | 5(x3) = 0xF	24			0x003E6E33	# 0000000_00011_11100_110_11100_0110011