#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov  4 22:15:40 2020
# Process ID: 90360
# Current directory: C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 93728
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1013.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter BUTTON_UP bound to: 1'b0 
	Parameter BUTTON_DOWN bound to: 2'b10 
	Parameter BUTTON_LEFT bound to: 2'b11 
	Parameter BUTTON_RIGHT bound to: 3'b100 
	Parameter BUTTON_MIDDLE bound to: 1'b1 
	Parameter TEST_CASE_INOUT bound to: 912'b000000001010101000000000111111110000000110101001010000000000000001000000000000001000000000000000000000001010101000000000111111111111111110101011011101010011000011011000111100001001110001000000101010101010101011001100110011001000100010001000101010101010101011001100110011001110111011101110101010101010101011001100110011000110011001100110101010101010101011001100110011001010101010101010101010101010101010101010101010100000000000000001101010101010101010101010101010000000000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010000000000000000010000000000000001000000000000000000000000000001010000000000000000000000000000010000000000000000000011110000111100000000000000110111100001111000000011110000111100000000000000110000000111100001000011110000111100000000000000110000000111100001100011110000111100000000000000111111000111100001000000001010101000000000110011001000011101111000 
	Parameter TEST_CASE_ALUFN bound to: 114'b000000000000000001000001011000011110010110011010110011110011110101110101110111110111100000100001100011100011100010 
	Parameter TEST_CASE_TZVN bound to: 76'b1000101110011011000000000000000000000000000000000000000000000000000000000000 
	Parameter TEST_CASE_AMOUNT bound to: 5'b10011 
	Parameter TEST_CASE_DELAY_TIME bound to: 5'b11100 
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'counter_2' [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/counter_2.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 17'b01111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_2' (2#1) [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/counter_2.v:14]
INFO: [Synth 8-6157] synthesizing module 'decoder_3' [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/decoder_3.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_3' (3#1) [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/decoder_3.v:11]
INFO: [Synth 8-6157] synthesizing module 'display_manager_4' [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/display_manager_4.v:7]
	Parameter LETTER_A bound to: 7'b1110111 
	Parameter LETTER_B bound to: 7'b1111100 
	Parameter LETTER_C bound to: 7'b1011000 
	Parameter LETTER_D bound to: 7'b1011110 
	Parameter LETTER_E bound to: 7'b1111001 
	Parameter LETTER_H bound to: 7'b1110100 
	Parameter LETTER_I bound to: 7'b0000110 
	Parameter LETTER_L bound to: 7'b0111000 
	Parameter LETTER_N bound to: 7'b1010100 
	Parameter LETTER_O bound to: 7'b1011100 
	Parameter LETTER_P bound to: 7'b1110011 
	Parameter LETTER_Q bound to: 7'b1100111 
	Parameter LETTER_R bound to: 7'b1010000 
	Parameter LETTER_S bound to: 7'b1101101 
	Parameter LETTER_T bound to: 7'b1111000 
	Parameter LETTER_U bound to: 7'b0011100 
	Parameter LETTER_V bound to: 7'b0111110 
	Parameter LETTER_X bound to: 7'b1110110 
	Parameter LETTER_Z bound to: 7'b1011011 
	Parameter LETTER_ bound to: 7'b0000000 
	Parameter LETTER_DASH bound to: 7'b1000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/display_manager_4.v:119]
INFO: [Synth 8-6155] done synthesizing module 'display_manager_4' (4#1) [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/display_manager_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_whole_5' [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/alu_whole_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_adder_6' [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/alu_adder_6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_adder_6' (5#1) [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/alu_adder_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_boolean_7' [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/alu_boolean_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_boolean_7' (6#1) [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/alu_boolean_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_shifter_8' [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/alu_shifter_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_multiply_10' [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/alu_multiply_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_multiply_10' (7#1) [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/alu_multiply_10.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/alu_shifter_8.v:32]
INFO: [Synth 8-6155] done synthesizing module 'alu_shifter_8' (8#1) [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/alu_shifter_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_compare_9' [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/alu_compare_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_compare_9' (9#1) [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/alu_compare_9.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/alu_whole_5.v:89]
INFO: [Synth 8-6155] done synthesizing module 'alu_whole_5' (10#1) [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/alu_whole_5.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/au_top_0.v:235]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (11#1) [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1013.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.828 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1013.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/constraint/constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'io_button_IBUF[2]'. [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/constraint/constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/constraint/constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/constraint/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/constraint/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1013.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1013.828 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'display_output_reg' [C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.srcs/sources_1/imports/verilog/display_manager_4.v:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   8 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   28 Bit        Muxes := 1     
	  19 Input   28 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1013.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1198.273 ; gain = 184.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1199.422 ; gain = 185.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1199.422 ; gain = 185.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1199.422 ; gain = 185.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1199.422 ; gain = 185.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1199.422 ; gain = 185.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1199.422 ; gain = 185.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1199.422 ; gain = 185.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |    14|
|4     |LUT2   |    77|
|5     |LUT3   |    51|
|6     |LUT4   |    74|
|7     |LUT5   |   138|
|8     |LUT6   |   216|
|9     |FDRE   |   113|
|10    |FDSE   |     5|
|11    |IBUF   |    30|
|12    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1199.422 ; gain = 185.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1199.422 ; gain = 185.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1199.422 ; gain = 185.594
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1199.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1199.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1199.422 ; gain = 185.594
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Documents/alchitry/AwesomeLogicUnit/work/vivado/AwesomeLogicUnit/AwesomeLogicUnit.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  4 22:16:36 2020...
