
5. Printing statistics.

=== shift_register_group_18_32_14 ===

   Number of wires:                 67
   Number of wire bits:           1155
   Number of public wires:          67
   Number of public wire bits:    1155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     shift_register_unit_18_14      32

=== shift_register_unit_18_14 ===

   Number of wires:                 19
   Number of wire bits:            291
   Number of public wires:          19
   Number of public wire bits:     291
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $sdffe_18                      14

=== design hierarchy ===

   shift_register_group_18_32_14      1
     shift_register_unit_18_14      32

   Number of wires:                675
   Number of wire bits:          10467
   Number of public wires:         675
   Number of public wire bits:   10467
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                448
     $sdffe_18                     448

