
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.12.2
// timestamp : Wed Sep 25 06:02:02 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/testing/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32Zhinx/rv32h_fsub.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fsub.h instruction of the RISC-V RV32_Zfinx_Zhinx,RV64_Zfinx_Zhinx extension for the fsub_b8 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32I_Zfinx_Zhinx,RV64I_Zfinx_Zhinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*Zhinx.*);def TEST_CASE_1=True;",fsub_b8)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x1,test_dataset_0)
RVTEST_SIGBASE(x10,signature_x10_1)

inst_0:
// rs1 == rs2 == rd, rs1==x0, rs2==x0, rd==x0,fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ec and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ec and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x0; op2:x0; dest:x0; op1val:0x0; op2val:0x0;
   valaddr_reg:x1; val_offset:0*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x14*/
TEST_FPRR_OP(fsub.h, x0, x0, x0, dyn, 0, 0, x1, 0*FLEN/8, x2, x10, x14)

inst_1:
// rs2 == rd != rs1, rs1==x16, rs2==x31, rd==x31,fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ec and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ec and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x16; op2:x31; dest:x31; op1val:0x3aec; op2val:0x3aec;
   valaddr_reg:x1; val_offset:2*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x14*/
TEST_FPRR_OP(fsub.h, x31, x16, x31, dyn, 32, 0, x1, 2*FLEN/8, x2, x10, x14)

inst_2:
// rs1 == rd != rs2, rs1==x8, rs2==x21, rd==x8,fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ec and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ec and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x8; op2:x21; dest:x8; op1val:0x3aec; op2val:0x3aec;
   valaddr_reg:x1; val_offset:4*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x14*/
TEST_FPRR_OP(fsub.h, x8, x8, x21, dyn, 64, 0, x1, 4*FLEN/8, x2, x10, x14)

inst_3:
// rs1 != rs2  and rs1 != rd and rs2 != rd, rs1==x22, rs2==x24, rd==x15,fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ec and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ec and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x22; op2:x24; dest:x15; op1val:0x3aec; op2val:0x3aec;
   valaddr_reg:x1; val_offset:6*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x14*/
TEST_FPRR_OP(fsub.h, x15, x22, x24, dyn, 96, 0, x1, 6*FLEN/8, x2, x10, x14)

inst_4:
// rs1 == rs2 != rd, rs1==x29, rs2==x29, rd==x18,fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ec and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ec and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x29; op2:x29; dest:x18; op1val:0x3aec; op2val:0x3aec;
   valaddr_reg:x1; val_offset:8*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x14*/
TEST_FPRR_OP(fsub.h, x18, x29, x29, dyn, 128, 0, x1, 8*FLEN/8, x2, x10, x14)

inst_5:
// rs1==x17, rs2==x27, rd==x19,fs1 == 0 and fe1 == 0x0c and fm1 == 0x38f and fs2 == 0 and fe2 == 0x0c and fm2 == 0x38f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x17; op2:x27; dest:x19; op1val:0x338f; op2val:0x338f;
   valaddr_reg:x1; val_offset:10*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x14*/
TEST_FPRR_OP(fsub.h, x19, x17, x27, dyn, 0, 0, x1, 10*FLEN/8, x2, x10, x14)

inst_6:
// rs1==x7, rs2==x23, rd==x4,fs1 == 0 and fe1 == 0x0c and fm1 == 0x38f and fs2 == 0 and fe2 == 0x0c and fm2 == 0x38f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x7; op2:x23; dest:x4; op1val:0x338f; op2val:0x338f;
   valaddr_reg:x1; val_offset:12*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x14*/
TEST_FPRR_OP(fsub.h, x4, x7, x23, dyn, 32, 0, x1, 12*FLEN/8, x2, x10, x14)

inst_7:
// rs1==x23, rs2==x22, rd==x11,fs1 == 0 and fe1 == 0x0c and fm1 == 0x38f and fs2 == 0 and fe2 == 0x0c and fm2 == 0x38f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x23; op2:x22; dest:x11; op1val:0x338f; op2val:0x338f;
   valaddr_reg:x1; val_offset:14*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x14*/
TEST_FPRR_OP(fsub.h, x11, x23, x22, dyn, 64, 0, x1, 14*FLEN/8, x2, x10, x14)

inst_8:
// rs1==x15, rs2==x13, rd==x12,fs1 == 0 and fe1 == 0x0c and fm1 == 0x38f and fs2 == 0 and fe2 == 0x0c and fm2 == 0x38f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x15; op2:x13; dest:x12; op1val:0x338f; op2val:0x338f;
   valaddr_reg:x1; val_offset:16*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x14*/
TEST_FPRR_OP(fsub.h, x12, x15, x13, dyn, 96, 0, x1, 16*FLEN/8, x2, x10, x14)

inst_9:
// rs1==x30, rs2==x17, rd==x25,fs1 == 0 and fe1 == 0x0c and fm1 == 0x38f and fs2 == 0 and fe2 == 0x0c and fm2 == 0x38f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x17; dest:x25; op1val:0x338f; op2val:0x338f;
   valaddr_reg:x1; val_offset:18*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x14*/
TEST_FPRR_OP(fsub.h, x25, x30, x17, dyn, 128, 0, x1, 18*FLEN/8, x2, x10, x14)

inst_10:
// rs1==x4, rs2==x16, rd==x5,fs1 == 0 and fe1 == 0x0e and fm1 == 0x009 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x009 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x4; op2:x16; dest:x5; op1val:0x3809; op2val:0x3809;
   valaddr_reg:x1; val_offset:20*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x14*/
TEST_FPRR_OP(fsub.h, x5, x4, x16, dyn, 0, 0, x1, 20*FLEN/8, x2, x10, x14)

inst_11:
// rs1==x19, rs2==x6, rd==x23,fs1 == 0 and fe1 == 0x0e and fm1 == 0x009 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x009 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x19; op2:x6; dest:x23; op1val:0x3809; op2val:0x3809;
   valaddr_reg:x1; val_offset:22*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x14*/
TEST_FPRR_OP(fsub.h, x23, x19, x6, dyn, 32, 0, x1, 22*FLEN/8, x2, x10, x14)

inst_12:
// rs1==x11, rs2==x7, rd==x16,fs1 == 0 and fe1 == 0x0e and fm1 == 0x009 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x009 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x11; op2:x7; dest:x16; op1val:0x3809; op2val:0x3809;
   valaddr_reg:x1; val_offset:24*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x14*/
TEST_FPRR_OP(fsub.h, x16, x11, x7, dyn, 64, 0, x1, 24*FLEN/8, x2, x10, x14)

inst_13:
// rs1==x18, rs2==x4, rd==x3,fs1 == 0 and fe1 == 0x0e and fm1 == 0x009 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x009 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x18; op2:x4; dest:x3; op1val:0x3809; op2val:0x3809;
   valaddr_reg:x1; val_offset:26*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x14*/
TEST_FPRR_OP(fsub.h, x3, x18, x4, dyn, 96, 0, x1, 26*FLEN/8, x2, x10, x14)
RVTEST_VALBASEUPD(x11,test_dataset_1)

inst_14:
// rs1==x6, rs2==x3, rd==x9,fs1 == 0 and fe1 == 0x0e and fm1 == 0x009 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x009 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x6; op2:x3; dest:x9; op1val:0x3809; op2val:0x3809;
   valaddr_reg:x11; val_offset:0*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x14*/
TEST_FPRR_OP(fsub.h, x9, x6, x3, dyn, 128, 0, x11, 0*FLEN/8, x13, x10, x14)

inst_15:
// rs1==x1, rs2==x2, rd==x29,fs1 == 0 and fe1 == 0x0d and fm1 == 0x193 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x193 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x1; op2:x2; dest:x29; op1val:0x3593; op2val:0x3593;
   valaddr_reg:x11; val_offset:2*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x14*/
TEST_FPRR_OP(fsub.h, x29, x1, x2, dyn, 0, 0, x11, 2*FLEN/8, x13, x10, x14)
RVTEST_SIGBASE(x4,signature_x4_0)

inst_16:
// rs1==x28, rs2==x14, rd==x30,fs1 == 0 and fe1 == 0x0d and fm1 == 0x193 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x193 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x28; op2:x14; dest:x30; op1val:0x3593; op2val:0x3593;
   valaddr_reg:x11; val_offset:4*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x6*/
TEST_FPRR_OP(fsub.h, x30, x28, x14, dyn, 32, 0, x11, 4*FLEN/8, x13, x4, x6)

inst_17:
// rs1==x31, rs2==x25, rd==x17,fs1 == 0 and fe1 == 0x0d and fm1 == 0x193 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x193 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x31; op2:x25; dest:x17; op1val:0x3593; op2val:0x3593;
   valaddr_reg:x11; val_offset:6*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x6*/
TEST_FPRR_OP(fsub.h, x17, x31, x25, dyn, 64, 0, x11, 6*FLEN/8, x13, x4, x6)

inst_18:
// rs1==x10, rs2==x8, rd==x20,fs1 == 0 and fe1 == 0x0d and fm1 == 0x193 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x193 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x10; op2:x8; dest:x20; op1val:0x3593; op2val:0x3593;
   valaddr_reg:x11; val_offset:8*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x6*/
TEST_FPRR_OP(fsub.h, x20, x10, x8, dyn, 96, 0, x11, 8*FLEN/8, x13, x4, x6)

inst_19:
// rs1==x3, rs2==x18, rd==x27,fs1 == 0 and fe1 == 0x0d and fm1 == 0x193 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x193 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x3; op2:x18; dest:x27; op1val:0x3593; op2val:0x3593;
   valaddr_reg:x11; val_offset:10*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x6*/
TEST_FPRR_OP(fsub.h, x27, x3, x18, dyn, 128, 0, x11, 10*FLEN/8, x13, x4, x6)

inst_20:
// rs1==x26, rs2==x30, rd==x7,fs1 == 0 and fe1 == 0x0e and fm1 == 0x33f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x33f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x26; op2:x30; dest:x7; op1val:0x3b3f; op2val:0x3b3f;
   valaddr_reg:x11; val_offset:12*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x6*/
TEST_FPRR_OP(fsub.h, x7, x26, x30, dyn, 0, 0, x11, 12*FLEN/8, x13, x4, x6)

inst_21:
// rs1==x5, rs2==x19, rd==x14,fs1 == 0 and fe1 == 0x0e and fm1 == 0x33f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x33f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x5; op2:x19; dest:x14; op1val:0x3b3f; op2val:0x3b3f;
   valaddr_reg:x11; val_offset:14*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x6*/
TEST_FPRR_OP(fsub.h, x14, x5, x19, dyn, 32, 0, x11, 14*FLEN/8, x13, x4, x6)

inst_22:
// rs1==x14, rs2==x12, rd==x26,fs1 == 0 and fe1 == 0x0e and fm1 == 0x33f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x33f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x14; op2:x12; dest:x26; op1val:0x3b3f; op2val:0x3b3f;
   valaddr_reg:x11; val_offset:16*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x6*/
TEST_FPRR_OP(fsub.h, x26, x14, x12, dyn, 64, 0, x11, 16*FLEN/8, x13, x4, x6)

inst_23:
// rs1==x2, rs2==x20, rd==x10,fs1 == 0 and fe1 == 0x0e and fm1 == 0x33f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x33f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x2; op2:x20; dest:x10; op1val:0x3b3f; op2val:0x3b3f;
   valaddr_reg:x11; val_offset:18*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x6*/
TEST_FPRR_OP(fsub.h, x10, x2, x20, dyn, 96, 0, x11, 18*FLEN/8, x13, x4, x6)

inst_24:
// rs1==x27, rs2==x28, rd==x24,fs1 == 0 and fe1 == 0x0e and fm1 == 0x33f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x33f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x27; op2:x28; dest:x24; op1val:0x3b3f; op2val:0x3b3f;
   valaddr_reg:x11; val_offset:20*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x6*/
TEST_FPRR_OP(fsub.h, x24, x27, x28, dyn, 128, 0, x11, 20*FLEN/8, x13, x4, x6)

inst_25:
// rs1==x12, rs2==x1, rd==x22,fs1 == 0 and fe1 == 0x0c and fm1 == 0x141 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x141 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x12; op2:x1; dest:x22; op1val:0x3141; op2val:0x3141;
   valaddr_reg:x11; val_offset:22*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x6*/
TEST_FPRR_OP(fsub.h, x22, x12, x1, dyn, 0, 0, x11, 22*FLEN/8, x13, x4, x6)
RVTEST_VALBASEUPD(x3,test_dataset_2)

inst_26:
// rs1==x9, rs2==x26, rd==x21,fs1 == 0 and fe1 == 0x0c and fm1 == 0x141 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x141 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x9; op2:x26; dest:x21; op1val:0x3141; op2val:0x3141;
   valaddr_reg:x3; val_offset:0*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x6*/
TEST_FPRR_OP(fsub.h, x21, x9, x26, dyn, 32, 0, x3, 0*FLEN/8, x7, x4, x6)

inst_27:
// rs1==x25, rs2==x5, rd==x13,fs1 == 0 and fe1 == 0x0c and fm1 == 0x141 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x141 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x25; op2:x5; dest:x13; op1val:0x3141; op2val:0x3141;
   valaddr_reg:x3; val_offset:2*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x6*/
TEST_FPRR_OP(fsub.h, x13, x25, x5, dyn, 64, 0, x3, 2*FLEN/8, x7, x4, x6)

inst_28:
// rs1==x13, rs2==x10, rd==x1,fs1 == 0 and fe1 == 0x0c and fm1 == 0x141 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x141 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x13; op2:x10; dest:x1; op1val:0x3141; op2val:0x3141;
   valaddr_reg:x3; val_offset:4*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x6*/
TEST_FPRR_OP(fsub.h, x1, x13, x10, dyn, 96, 0, x3, 4*FLEN/8, x7, x4, x6)

inst_29:
// rs1==x21, rs2==x9, rd==x2,fs1 == 0 and fe1 == 0x0c and fm1 == 0x141 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x141 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x21; op2:x9; dest:x2; op1val:0x3141; op2val:0x3141;
   valaddr_reg:x3; val_offset:6*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x6*/
TEST_FPRR_OP(fsub.h, x2, x21, x9, dyn, 128, 0, x3, 6*FLEN/8, x7, x4, x6)

inst_30:
// rs1==x20, rs2==x11, rd==x28,fs1 == 0 and fe1 == 0x0c and fm1 == 0x39b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x39b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x20; op2:x11; dest:x28; op1val:0x339b; op2val:0x339b;
   valaddr_reg:x3; val_offset:8*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x6*/
TEST_FPRR_OP(fsub.h, x28, x20, x11, dyn, 0, 0, x3, 8*FLEN/8, x7, x4, x6)

inst_31:
// rs1==x24, rs2==x15, rd==x6,fs1 == 0 and fe1 == 0x0c and fm1 == 0x39b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x39b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x24; op2:x15; dest:x6; op1val:0x339b; op2val:0x339b;
   valaddr_reg:x3; val_offset:10*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x6, x24, x15, dyn, 32, 0, x3, 10*FLEN/8, x7, x4, x2)
RVTEST_SIGBASE(x1,signature_x1_0)

inst_32:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x39b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x39b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x339b; op2val:0x339b;
   valaddr_reg:x3; val_offset:12*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 12*FLEN/8, x7, x1, x2)

inst_33:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x39b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x39b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x339b; op2val:0x339b;
   valaddr_reg:x3; val_offset:14*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 14*FLEN/8, x7, x1, x2)

inst_34:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x39b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x39b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x339b; op2val:0x339b;
   valaddr_reg:x3; val_offset:16*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 16*FLEN/8, x7, x1, x2)

inst_35:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x06f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x06f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x386f; op2val:0x386f;
   valaddr_reg:x3; val_offset:18*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 18*FLEN/8, x7, x1, x2)

inst_36:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x06f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x06f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x386f; op2val:0x386f;
   valaddr_reg:x3; val_offset:20*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 20*FLEN/8, x7, x1, x2)

inst_37:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x06f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x06f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x386f; op2val:0x386f;
   valaddr_reg:x3; val_offset:22*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 22*FLEN/8, x7, x1, x2)

inst_38:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x06f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x06f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x386f; op2val:0x386f;
   valaddr_reg:x3; val_offset:24*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 24*FLEN/8, x7, x1, x2)

inst_39:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x06f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x06f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x386f; op2val:0x386f;
   valaddr_reg:x3; val_offset:26*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 26*FLEN/8, x7, x1, x2)

inst_40:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x22b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x22b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a2b; op2val:0x3a2b;
   valaddr_reg:x3; val_offset:28*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 28*FLEN/8, x7, x1, x2)

inst_41:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x22b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x22b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a2b; op2val:0x3a2b;
   valaddr_reg:x3; val_offset:30*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 30*FLEN/8, x7, x1, x2)

inst_42:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x22b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x22b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a2b; op2val:0x3a2b;
   valaddr_reg:x3; val_offset:32*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 32*FLEN/8, x7, x1, x2)

inst_43:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x22b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x22b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a2b; op2val:0x3a2b;
   valaddr_reg:x3; val_offset:34*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 34*FLEN/8, x7, x1, x2)

inst_44:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x22b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x22b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a2b; op2val:0x3a2b;
   valaddr_reg:x3; val_offset:36*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 36*FLEN/8, x7, x1, x2)

inst_45:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x24f and fs2 == 0 and fe2 == 0x0b and fm2 == 0x24f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2e4f; op2val:0x2e4f;
   valaddr_reg:x3; val_offset:38*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 38*FLEN/8, x7, x1, x2)

inst_46:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x24f and fs2 == 0 and fe2 == 0x0b and fm2 == 0x24f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2e4f; op2val:0x2e4f;
   valaddr_reg:x3; val_offset:40*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 40*FLEN/8, x7, x1, x2)

inst_47:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x24f and fs2 == 0 and fe2 == 0x0b and fm2 == 0x24f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2e4f; op2val:0x2e4f;
   valaddr_reg:x3; val_offset:42*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 42*FLEN/8, x7, x1, x2)

inst_48:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x24f and fs2 == 0 and fe2 == 0x0b and fm2 == 0x24f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2e4f; op2val:0x2e4f;
   valaddr_reg:x3; val_offset:44*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 44*FLEN/8, x7, x1, x2)

inst_49:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x24f and fs2 == 0 and fe2 == 0x0b and fm2 == 0x24f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2e4f; op2val:0x2e4f;
   valaddr_reg:x3; val_offset:46*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 46*FLEN/8, x7, x1, x2)

inst_50:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3cb and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3cb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bcb; op2val:0x3bcb;
   valaddr_reg:x3; val_offset:48*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 48*FLEN/8, x7, x1, x2)

inst_51:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3cb and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3cb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bcb; op2val:0x3bcb;
   valaddr_reg:x3; val_offset:50*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 50*FLEN/8, x7, x1, x2)

inst_52:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3cb and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3cb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bcb; op2val:0x3bcb;
   valaddr_reg:x3; val_offset:52*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 52*FLEN/8, x7, x1, x2)

inst_53:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3cb and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3cb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bcb; op2val:0x3bcb;
   valaddr_reg:x3; val_offset:54*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 54*FLEN/8, x7, x1, x2)

inst_54:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3cb and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3cb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bcb; op2val:0x3bcb;
   valaddr_reg:x3; val_offset:56*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 56*FLEN/8, x7, x1, x2)

inst_55:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x3c9 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x3c9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2bc9; op2val:0x2bc9;
   valaddr_reg:x3; val_offset:58*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 58*FLEN/8, x7, x1, x2)

inst_56:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x3c9 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x3c9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2bc9; op2val:0x2bc9;
   valaddr_reg:x3; val_offset:60*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 60*FLEN/8, x7, x1, x2)

inst_57:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x3c9 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x3c9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2bc9; op2val:0x2bc9;
   valaddr_reg:x3; val_offset:62*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 62*FLEN/8, x7, x1, x2)

inst_58:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x3c9 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x3c9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2bc9; op2val:0x2bc9;
   valaddr_reg:x3; val_offset:64*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 64*FLEN/8, x7, x1, x2)

inst_59:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x3c9 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x3c9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2bc9; op2val:0x2bc9;
   valaddr_reg:x3; val_offset:66*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 66*FLEN/8, x7, x1, x2)

inst_60:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x244 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x244 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a44; op2val:0x3a44;
   valaddr_reg:x3; val_offset:68*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 68*FLEN/8, x7, x1, x2)

inst_61:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x244 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x244 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a44; op2val:0x3a44;
   valaddr_reg:x3; val_offset:70*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 70*FLEN/8, x7, x1, x2)

inst_62:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x244 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x244 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a44; op2val:0x3a44;
   valaddr_reg:x3; val_offset:72*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 72*FLEN/8, x7, x1, x2)

inst_63:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x244 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x244 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a44; op2val:0x3a44;
   valaddr_reg:x3; val_offset:74*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 74*FLEN/8, x7, x1, x2)

inst_64:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x244 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x244 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a44; op2val:0x3a44;
   valaddr_reg:x3; val_offset:76*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 76*FLEN/8, x7, x1, x2)

inst_65:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3c4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bc4; op2val:0x3bc4;
   valaddr_reg:x3; val_offset:78*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 78*FLEN/8, x7, x1, x2)

inst_66:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3c4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bc4; op2val:0x3bc4;
   valaddr_reg:x3; val_offset:80*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 80*FLEN/8, x7, x1, x2)

inst_67:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3c4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bc4; op2val:0x3bc4;
   valaddr_reg:x3; val_offset:82*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 82*FLEN/8, x7, x1, x2)

inst_68:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3c4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bc4; op2val:0x3bc4;
   valaddr_reg:x3; val_offset:84*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 84*FLEN/8, x7, x1, x2)

inst_69:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3c4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bc4; op2val:0x3bc4;
   valaddr_reg:x3; val_offset:86*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 86*FLEN/8, x7, x1, x2)

inst_70:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x07f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x387f; op2val:0x387f;
   valaddr_reg:x3; val_offset:88*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 88*FLEN/8, x7, x1, x2)

inst_71:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x07f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x07f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x387f; op2val:0x387f;
   valaddr_reg:x3; val_offset:90*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 90*FLEN/8, x7, x1, x2)

inst_72:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x07f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x07f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x387f; op2val:0x387f;
   valaddr_reg:x3; val_offset:92*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 92*FLEN/8, x7, x1, x2)

inst_73:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x07f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x07f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x387f; op2val:0x387f;
   valaddr_reg:x3; val_offset:94*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 94*FLEN/8, x7, x1, x2)

inst_74:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x07f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x07f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x387f; op2val:0x387f;
   valaddr_reg:x3; val_offset:96*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 96*FLEN/8, x7, x1, x2)

inst_75:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x222 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x222 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a22; op2val:0x3a22;
   valaddr_reg:x3; val_offset:98*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 98*FLEN/8, x7, x1, x2)

inst_76:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x222 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x222 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a22; op2val:0x3a22;
   valaddr_reg:x3; val_offset:100*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 100*FLEN/8, x7, x1, x2)

inst_77:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x222 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x222 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a22; op2val:0x3a22;
   valaddr_reg:x3; val_offset:102*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 102*FLEN/8, x7, x1, x2)

inst_78:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x222 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x222 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a22; op2val:0x3a22;
   valaddr_reg:x3; val_offset:104*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 104*FLEN/8, x7, x1, x2)

inst_79:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x222 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x222 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a22; op2val:0x3a22;
   valaddr_reg:x3; val_offset:106*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 106*FLEN/8, x7, x1, x2)

inst_80:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x23f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x23f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a3f; op2val:0x3a3f;
   valaddr_reg:x3; val_offset:108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 108*FLEN/8, x7, x1, x2)

inst_81:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x23f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x23f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a3f; op2val:0x3a3f;
   valaddr_reg:x3; val_offset:110*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 110*FLEN/8, x7, x1, x2)

inst_82:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x23f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x23f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a3f; op2val:0x3a3f;
   valaddr_reg:x3; val_offset:112*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 112*FLEN/8, x7, x1, x2)

inst_83:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x23f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x23f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a3f; op2val:0x3a3f;
   valaddr_reg:x3; val_offset:114*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 114*FLEN/8, x7, x1, x2)

inst_84:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x23f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x23f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a3f; op2val:0x3a3f;
   valaddr_reg:x3; val_offset:116*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 116*FLEN/8, x7, x1, x2)

inst_85:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ae and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ae; op2val:0x39ae;
   valaddr_reg:x3; val_offset:118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 118*FLEN/8, x7, x1, x2)

inst_86:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ae and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ae; op2val:0x39ae;
   valaddr_reg:x3; val_offset:120*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 120*FLEN/8, x7, x1, x2)

inst_87:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ae and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ae; op2val:0x39ae;
   valaddr_reg:x3; val_offset:122*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 122*FLEN/8, x7, x1, x2)

inst_88:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ae and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ae; op2val:0x39ae;
   valaddr_reg:x3; val_offset:124*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 124*FLEN/8, x7, x1, x2)

inst_89:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ae and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ae; op2val:0x39ae;
   valaddr_reg:x3; val_offset:126*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 126*FLEN/8, x7, x1, x2)

inst_90:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x132 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x132 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3132; op2val:0x3132;
   valaddr_reg:x3; val_offset:128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 128*FLEN/8, x7, x1, x2)

inst_91:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x132 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x132 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3132; op2val:0x3132;
   valaddr_reg:x3; val_offset:130*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 130*FLEN/8, x7, x1, x2)

inst_92:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x132 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x132 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3132; op2val:0x3132;
   valaddr_reg:x3; val_offset:132*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 132*FLEN/8, x7, x1, x2)

inst_93:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x132 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x132 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3132; op2val:0x3132;
   valaddr_reg:x3; val_offset:134*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 134*FLEN/8, x7, x1, x2)

inst_94:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x132 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x132 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3132; op2val:0x3132;
   valaddr_reg:x3; val_offset:136*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 136*FLEN/8, x7, x1, x2)

inst_95:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1b9 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1b9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x35b9; op2val:0x35b9;
   valaddr_reg:x3; val_offset:138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 138*FLEN/8, x7, x1, x2)

inst_96:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1b9 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1b9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x35b9; op2val:0x35b9;
   valaddr_reg:x3; val_offset:140*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 140*FLEN/8, x7, x1, x2)

inst_97:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1b9 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1b9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x35b9; op2val:0x35b9;
   valaddr_reg:x3; val_offset:142*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 142*FLEN/8, x7, x1, x2)

inst_98:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1b9 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1b9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x35b9; op2val:0x35b9;
   valaddr_reg:x3; val_offset:144*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 144*FLEN/8, x7, x1, x2)

inst_99:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1b9 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1b9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x35b9; op2val:0x35b9;
   valaddr_reg:x3; val_offset:146*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 146*FLEN/8, x7, x1, x2)

inst_100:
// fs1 == 0 and fe1 == 0x07 and fm1 == 0x3a2 and fs2 == 0 and fe2 == 0x07 and fm2 == 0x3a2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x1fa2; op2val:0x1fa2;
   valaddr_reg:x3; val_offset:148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 148*FLEN/8, x7, x1, x2)

inst_101:
// fs1 == 0 and fe1 == 0x07 and fm1 == 0x3a2 and fs2 == 0 and fe2 == 0x07 and fm2 == 0x3a2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x1fa2; op2val:0x1fa2;
   valaddr_reg:x3; val_offset:150*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 150*FLEN/8, x7, x1, x2)

inst_102:
// fs1 == 0 and fe1 == 0x07 and fm1 == 0x3a2 and fs2 == 0 and fe2 == 0x07 and fm2 == 0x3a2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x1fa2; op2val:0x1fa2;
   valaddr_reg:x3; val_offset:152*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 152*FLEN/8, x7, x1, x2)

inst_103:
// fs1 == 0 and fe1 == 0x07 and fm1 == 0x3a2 and fs2 == 0 and fe2 == 0x07 and fm2 == 0x3a2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x1fa2; op2val:0x1fa2;
   valaddr_reg:x3; val_offset:154*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 154*FLEN/8, x7, x1, x2)

inst_104:
// fs1 == 0 and fe1 == 0x07 and fm1 == 0x3a2 and fs2 == 0 and fe2 == 0x07 and fm2 == 0x3a2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x1fa2; op2val:0x1fa2;
   valaddr_reg:x3; val_offset:156*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 156*FLEN/8, x7, x1, x2)

inst_105:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x308 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x308 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b08; op2val:0x3b08;
   valaddr_reg:x3; val_offset:158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 158*FLEN/8, x7, x1, x2)

inst_106:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x308 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x308 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b08; op2val:0x3b08;
   valaddr_reg:x3; val_offset:160*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 160*FLEN/8, x7, x1, x2)

inst_107:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x308 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x308 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b08; op2val:0x3b08;
   valaddr_reg:x3; val_offset:162*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 162*FLEN/8, x7, x1, x2)

inst_108:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x308 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x308 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b08; op2val:0x3b08;
   valaddr_reg:x3; val_offset:164*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 164*FLEN/8, x7, x1, x2)

inst_109:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x308 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x308 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b08; op2val:0x3b08;
   valaddr_reg:x3; val_offset:166*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 166*FLEN/8, x7, x1, x2)

inst_110:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x074 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x074 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3474; op2val:0x3474;
   valaddr_reg:x3; val_offset:168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 168*FLEN/8, x7, x1, x2)

inst_111:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x074 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x074 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3474; op2val:0x3474;
   valaddr_reg:x3; val_offset:170*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 170*FLEN/8, x7, x1, x2)

inst_112:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x074 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x074 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3474; op2val:0x3474;
   valaddr_reg:x3; val_offset:172*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 172*FLEN/8, x7, x1, x2)

inst_113:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x074 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x074 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3474; op2val:0x3474;
   valaddr_reg:x3; val_offset:174*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 174*FLEN/8, x7, x1, x2)

inst_114:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x074 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x074 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3474; op2val:0x3474;
   valaddr_reg:x3; val_offset:176*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 176*FLEN/8, x7, x1, x2)

inst_115:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x011 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x011 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2c11; op2val:0x2c11;
   valaddr_reg:x3; val_offset:178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 178*FLEN/8, x7, x1, x2)

inst_116:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x011 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x011 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2c11; op2val:0x2c11;
   valaddr_reg:x3; val_offset:180*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 180*FLEN/8, x7, x1, x2)

inst_117:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x011 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x011 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2c11; op2val:0x2c11;
   valaddr_reg:x3; val_offset:182*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 182*FLEN/8, x7, x1, x2)

inst_118:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x011 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x011 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2c11; op2val:0x2c11;
   valaddr_reg:x3; val_offset:184*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 184*FLEN/8, x7, x1, x2)

inst_119:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x011 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x011 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2c11; op2val:0x2c11;
   valaddr_reg:x3; val_offset:186*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 186*FLEN/8, x7, x1, x2)

inst_120:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x170 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x170 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3170; op2val:0x3170;
   valaddr_reg:x3; val_offset:188*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 188*FLEN/8, x7, x1, x2)

inst_121:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x170 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x170 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3170; op2val:0x3170;
   valaddr_reg:x3; val_offset:190*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 190*FLEN/8, x7, x1, x2)

inst_122:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x170 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x170 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3170; op2val:0x3170;
   valaddr_reg:x3; val_offset:192*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 192*FLEN/8, x7, x1, x2)

inst_123:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x170 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x170 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3170; op2val:0x3170;
   valaddr_reg:x3; val_offset:194*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 194*FLEN/8, x7, x1, x2)

inst_124:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x170 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x170 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3170; op2val:0x3170;
   valaddr_reg:x3; val_offset:196*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 196*FLEN/8, x7, x1, x2)

inst_125:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x192 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x192 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3992; op2val:0x3992;
   valaddr_reg:x3; val_offset:198*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 198*FLEN/8, x7, x1, x2)

inst_126:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x192 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x192 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3992; op2val:0x3992;
   valaddr_reg:x3; val_offset:200*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 200*FLEN/8, x7, x1, x2)

inst_127:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x192 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x192 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3992; op2val:0x3992;
   valaddr_reg:x3; val_offset:202*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 202*FLEN/8, x7, x1, x2)

inst_128:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x192 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x192 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3992; op2val:0x3992;
   valaddr_reg:x3; val_offset:204*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 204*FLEN/8, x7, x1, x2)

inst_129:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x192 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x192 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3992; op2val:0x3992;
   valaddr_reg:x3; val_offset:206*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 206*FLEN/8, x7, x1, x2)

inst_130:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x385 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x385 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f85; op2val:0x2f85;
   valaddr_reg:x3; val_offset:208*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 208*FLEN/8, x7, x1, x2)

inst_131:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x385 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x385 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f85; op2val:0x2f85;
   valaddr_reg:x3; val_offset:210*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 210*FLEN/8, x7, x1, x2)

inst_132:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x385 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x385 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f85; op2val:0x2f85;
   valaddr_reg:x3; val_offset:212*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 212*FLEN/8, x7, x1, x2)

inst_133:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x385 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x385 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f85; op2val:0x2f85;
   valaddr_reg:x3; val_offset:214*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 214*FLEN/8, x7, x1, x2)

inst_134:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x385 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x385 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f85; op2val:0x2f85;
   valaddr_reg:x3; val_offset:216*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 216*FLEN/8, x7, x1, x2)

inst_135:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3ea and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3ea and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37ea; op2val:0x37ea;
   valaddr_reg:x3; val_offset:218*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 218*FLEN/8, x7, x1, x2)

inst_136:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3ea and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3ea and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37ea; op2val:0x37ea;
   valaddr_reg:x3; val_offset:220*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 220*FLEN/8, x7, x1, x2)

inst_137:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3ea and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3ea and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37ea; op2val:0x37ea;
   valaddr_reg:x3; val_offset:222*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 222*FLEN/8, x7, x1, x2)

inst_138:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3ea and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3ea and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37ea; op2val:0x37ea;
   valaddr_reg:x3; val_offset:224*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 224*FLEN/8, x7, x1, x2)

inst_139:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3ea and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3ea and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37ea; op2val:0x37ea;
   valaddr_reg:x3; val_offset:226*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 226*FLEN/8, x7, x1, x2)

inst_140:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3b9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bb9; op2val:0x3bb9;
   valaddr_reg:x3; val_offset:228*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 228*FLEN/8, x7, x1, x2)

inst_141:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3b9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bb9; op2val:0x3bb9;
   valaddr_reg:x3; val_offset:230*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 230*FLEN/8, x7, x1, x2)

inst_142:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3b9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bb9; op2val:0x3bb9;
   valaddr_reg:x3; val_offset:232*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 232*FLEN/8, x7, x1, x2)

inst_143:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3b9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bb9; op2val:0x3bb9;
   valaddr_reg:x3; val_offset:234*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 234*FLEN/8, x7, x1, x2)

inst_144:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3b9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3b9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bb9; op2val:0x3bb9;
   valaddr_reg:x3; val_offset:236*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 236*FLEN/8, x7, x1, x2)

inst_145:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x27b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x327b; op2val:0x327b;
   valaddr_reg:x3; val_offset:238*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 238*FLEN/8, x7, x1, x2)

inst_146:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x27b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x327b; op2val:0x327b;
   valaddr_reg:x3; val_offset:240*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 240*FLEN/8, x7, x1, x2)

inst_147:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x27b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x327b; op2val:0x327b;
   valaddr_reg:x3; val_offset:242*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 242*FLEN/8, x7, x1, x2)

inst_148:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x27b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x327b; op2val:0x327b;
   valaddr_reg:x3; val_offset:244*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 244*FLEN/8, x7, x1, x2)

inst_149:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x27b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x327b; op2val:0x327b;
   valaddr_reg:x3; val_offset:246*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 246*FLEN/8, x7, x1, x2)

inst_150:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x29d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x29d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a9d; op2val:0x3a9d;
   valaddr_reg:x3; val_offset:248*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 248*FLEN/8, x7, x1, x2)

inst_151:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x29d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x29d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a9d; op2val:0x3a9d;
   valaddr_reg:x3; val_offset:250*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 250*FLEN/8, x7, x1, x2)

inst_152:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x29d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x29d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a9d; op2val:0x3a9d;
   valaddr_reg:x3; val_offset:252*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 252*FLEN/8, x7, x1, x2)

inst_153:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x29d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x29d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a9d; op2val:0x3a9d;
   valaddr_reg:x3; val_offset:254*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 254*FLEN/8, x7, x1, x2)

inst_154:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x29d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x29d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a9d; op2val:0x3a9d;
   valaddr_reg:x3; val_offset:256*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 256*FLEN/8, x7, x1, x2)

inst_155:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0c0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0c0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34c0; op2val:0x34c0;
   valaddr_reg:x3; val_offset:258*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 258*FLEN/8, x7, x1, x2)

inst_156:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0c0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0c0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34c0; op2val:0x34c0;
   valaddr_reg:x3; val_offset:260*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 260*FLEN/8, x7, x1, x2)

inst_157:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0c0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0c0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34c0; op2val:0x34c0;
   valaddr_reg:x3; val_offset:262*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 262*FLEN/8, x7, x1, x2)

inst_158:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0c0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0c0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34c0; op2val:0x34c0;
   valaddr_reg:x3; val_offset:264*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 264*FLEN/8, x7, x1, x2)

inst_159:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0c0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0c0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34c0; op2val:0x34c0;
   valaddr_reg:x3; val_offset:266*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 266*FLEN/8, x7, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_160:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x100 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x100 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3900; op2val:0x3900;
   valaddr_reg:x3; val_offset:268*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 268*FLEN/8, x7, x1, x2)

inst_161:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x100 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x100 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3900; op2val:0x3900;
   valaddr_reg:x3; val_offset:270*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 270*FLEN/8, x7, x1, x2)

inst_162:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x100 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x100 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3900; op2val:0x3900;
   valaddr_reg:x3; val_offset:272*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 272*FLEN/8, x7, x1, x2)

inst_163:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x100 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x100 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3900; op2val:0x3900;
   valaddr_reg:x3; val_offset:274*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 274*FLEN/8, x7, x1, x2)

inst_164:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x100 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x100 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3900; op2val:0x3900;
   valaddr_reg:x3; val_offset:276*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 276*FLEN/8, x7, x1, x2)

inst_165:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3dd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3dd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37dd; op2val:0x37dd;
   valaddr_reg:x3; val_offset:278*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 278*FLEN/8, x7, x1, x2)

inst_166:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3dd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3dd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37dd; op2val:0x37dd;
   valaddr_reg:x3; val_offset:280*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 280*FLEN/8, x7, x1, x2)

inst_167:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3dd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3dd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37dd; op2val:0x37dd;
   valaddr_reg:x3; val_offset:282*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 282*FLEN/8, x7, x1, x2)

inst_168:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3dd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3dd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37dd; op2val:0x37dd;
   valaddr_reg:x3; val_offset:284*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 284*FLEN/8, x7, x1, x2)

inst_169:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3dd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3dd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37dd; op2val:0x37dd;
   valaddr_reg:x3; val_offset:286*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 286*FLEN/8, x7, x1, x2)

inst_170:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3aa and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3aa and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37aa; op2val:0x37aa;
   valaddr_reg:x3; val_offset:288*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 288*FLEN/8, x7, x1, x2)

inst_171:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3aa and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3aa and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37aa; op2val:0x37aa;
   valaddr_reg:x3; val_offset:290*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 290*FLEN/8, x7, x1, x2)

inst_172:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3aa and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3aa and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37aa; op2val:0x37aa;
   valaddr_reg:x3; val_offset:292*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 292*FLEN/8, x7, x1, x2)

inst_173:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3aa and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3aa and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37aa; op2val:0x37aa;
   valaddr_reg:x3; val_offset:294*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 294*FLEN/8, x7, x1, x2)

inst_174:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3aa and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3aa and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37aa; op2val:0x37aa;
   valaddr_reg:x3; val_offset:296*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 296*FLEN/8, x7, x1, x2)

inst_175:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x015 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x015 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3815; op2val:0x3815;
   valaddr_reg:x3; val_offset:298*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 298*FLEN/8, x7, x1, x2)

inst_176:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x015 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x015 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3815; op2val:0x3815;
   valaddr_reg:x3; val_offset:300*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 300*FLEN/8, x7, x1, x2)

inst_177:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x015 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x015 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3815; op2val:0x3815;
   valaddr_reg:x3; val_offset:302*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 302*FLEN/8, x7, x1, x2)

inst_178:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x015 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x015 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3815; op2val:0x3815;
   valaddr_reg:x3; val_offset:304*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 304*FLEN/8, x7, x1, x2)

inst_179:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x015 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x015 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3815; op2val:0x3815;
   valaddr_reg:x3; val_offset:306*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 306*FLEN/8, x7, x1, x2)

inst_180:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3a6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3a6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ba6; op2val:0x3ba6;
   valaddr_reg:x3; val_offset:308*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 308*FLEN/8, x7, x1, x2)

inst_181:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3a6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3a6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ba6; op2val:0x3ba6;
   valaddr_reg:x3; val_offset:310*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 310*FLEN/8, x7, x1, x2)

inst_182:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3a6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3a6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ba6; op2val:0x3ba6;
   valaddr_reg:x3; val_offset:312*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 312*FLEN/8, x7, x1, x2)

inst_183:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3a6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3a6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ba6; op2val:0x3ba6;
   valaddr_reg:x3; val_offset:314*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 314*FLEN/8, x7, x1, x2)

inst_184:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3a6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3a6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ba6; op2val:0x3ba6;
   valaddr_reg:x3; val_offset:316*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 316*FLEN/8, x7, x1, x2)

inst_185:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x04d and fs2 == 0 and fe2 == 0x09 and fm2 == 0x04d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x244d; op2val:0x244d;
   valaddr_reg:x3; val_offset:318*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 318*FLEN/8, x7, x1, x2)

inst_186:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x04d and fs2 == 0 and fe2 == 0x09 and fm2 == 0x04d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x244d; op2val:0x244d;
   valaddr_reg:x3; val_offset:320*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 320*FLEN/8, x7, x1, x2)

inst_187:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x04d and fs2 == 0 and fe2 == 0x09 and fm2 == 0x04d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x244d; op2val:0x244d;
   valaddr_reg:x3; val_offset:322*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 322*FLEN/8, x7, x1, x2)

inst_188:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x04d and fs2 == 0 and fe2 == 0x09 and fm2 == 0x04d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x244d; op2val:0x244d;
   valaddr_reg:x3; val_offset:324*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 324*FLEN/8, x7, x1, x2)

inst_189:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x04d and fs2 == 0 and fe2 == 0x09 and fm2 == 0x04d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x244d; op2val:0x244d;
   valaddr_reg:x3; val_offset:326*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 326*FLEN/8, x7, x1, x2)

inst_190:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0d9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0d9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38d9; op2val:0x38d9;
   valaddr_reg:x3; val_offset:328*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 328*FLEN/8, x7, x1, x2)

inst_191:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0d9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0d9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38d9; op2val:0x38d9;
   valaddr_reg:x3; val_offset:330*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 330*FLEN/8, x7, x1, x2)

inst_192:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0d9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0d9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38d9; op2val:0x38d9;
   valaddr_reg:x3; val_offset:332*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 332*FLEN/8, x7, x1, x2)

inst_193:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0d9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0d9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38d9; op2val:0x38d9;
   valaddr_reg:x3; val_offset:334*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 334*FLEN/8, x7, x1, x2)

inst_194:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0d9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0d9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38d9; op2val:0x38d9;
   valaddr_reg:x3; val_offset:336*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 336*FLEN/8, x7, x1, x2)

inst_195:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3f6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3f6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37f6; op2val:0x37f6;
   valaddr_reg:x3; val_offset:338*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 338*FLEN/8, x7, x1, x2)

inst_196:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3f6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3f6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37f6; op2val:0x37f6;
   valaddr_reg:x3; val_offset:340*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 340*FLEN/8, x7, x1, x2)

inst_197:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3f6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3f6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37f6; op2val:0x37f6;
   valaddr_reg:x3; val_offset:342*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 342*FLEN/8, x7, x1, x2)

inst_198:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3f6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3f6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37f6; op2val:0x37f6;
   valaddr_reg:x3; val_offset:344*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 344*FLEN/8, x7, x1, x2)

inst_199:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3f6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3f6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37f6; op2val:0x37f6;
   valaddr_reg:x3; val_offset:346*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 346*FLEN/8, x7, x1, x2)

inst_200:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x357 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x357 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3357; op2val:0x3357;
   valaddr_reg:x3; val_offset:348*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 348*FLEN/8, x7, x1, x2)

inst_201:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x357 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x357 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3357; op2val:0x3357;
   valaddr_reg:x3; val_offset:350*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 350*FLEN/8, x7, x1, x2)

inst_202:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x357 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x357 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3357; op2val:0x3357;
   valaddr_reg:x3; val_offset:352*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 352*FLEN/8, x7, x1, x2)

inst_203:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x357 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x357 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3357; op2val:0x3357;
   valaddr_reg:x3; val_offset:354*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 354*FLEN/8, x7, x1, x2)

inst_204:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x357 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x357 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3357; op2val:0x3357;
   valaddr_reg:x3; val_offset:356*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 356*FLEN/8, x7, x1, x2)

inst_205:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x078 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x078 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3078; op2val:0x3078;
   valaddr_reg:x3; val_offset:358*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 358*FLEN/8, x7, x1, x2)

inst_206:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x078 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x078 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3078; op2val:0x3078;
   valaddr_reg:x3; val_offset:360*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 360*FLEN/8, x7, x1, x2)

inst_207:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x078 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x078 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3078; op2val:0x3078;
   valaddr_reg:x3; val_offset:362*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 362*FLEN/8, x7, x1, x2)

inst_208:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x078 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x078 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3078; op2val:0x3078;
   valaddr_reg:x3; val_offset:364*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 364*FLEN/8, x7, x1, x2)

inst_209:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x078 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x078 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3078; op2val:0x3078;
   valaddr_reg:x3; val_offset:366*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 366*FLEN/8, x7, x1, x2)

inst_210:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3c7 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3c7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37c7; op2val:0x37c7;
   valaddr_reg:x3; val_offset:368*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 368*FLEN/8, x7, x1, x2)

inst_211:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3c7 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3c7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37c7; op2val:0x37c7;
   valaddr_reg:x3; val_offset:370*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 370*FLEN/8, x7, x1, x2)

inst_212:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3c7 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3c7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37c7; op2val:0x37c7;
   valaddr_reg:x3; val_offset:372*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 372*FLEN/8, x7, x1, x2)

inst_213:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3c7 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3c7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37c7; op2val:0x37c7;
   valaddr_reg:x3; val_offset:374*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 374*FLEN/8, x7, x1, x2)

inst_214:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3c7 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3c7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37c7; op2val:0x37c7;
   valaddr_reg:x3; val_offset:376*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 376*FLEN/8, x7, x1, x2)

inst_215:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2c1 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2c1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36c1; op2val:0x36c1;
   valaddr_reg:x3; val_offset:378*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 378*FLEN/8, x7, x1, x2)

inst_216:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2c1 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2c1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36c1; op2val:0x36c1;
   valaddr_reg:x3; val_offset:380*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 380*FLEN/8, x7, x1, x2)

inst_217:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2c1 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2c1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36c1; op2val:0x36c1;
   valaddr_reg:x3; val_offset:382*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 382*FLEN/8, x7, x1, x2)

inst_218:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2c1 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2c1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36c1; op2val:0x36c1;
   valaddr_reg:x3; val_offset:384*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 384*FLEN/8, x7, x1, x2)

inst_219:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2c1 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2c1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36c1; op2val:0x36c1;
   valaddr_reg:x3; val_offset:386*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 386*FLEN/8, x7, x1, x2)

inst_220:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1d8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1d8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39d8; op2val:0x39d8;
   valaddr_reg:x3; val_offset:388*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 388*FLEN/8, x7, x1, x2)

inst_221:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1d8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1d8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39d8; op2val:0x39d8;
   valaddr_reg:x3; val_offset:390*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 390*FLEN/8, x7, x1, x2)

inst_222:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1d8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1d8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39d8; op2val:0x39d8;
   valaddr_reg:x3; val_offset:392*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 392*FLEN/8, x7, x1, x2)

inst_223:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1d8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1d8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39d8; op2val:0x39d8;
   valaddr_reg:x3; val_offset:394*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 394*FLEN/8, x7, x1, x2)

inst_224:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1d8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1d8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39d8; op2val:0x39d8;
   valaddr_reg:x3; val_offset:396*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 396*FLEN/8, x7, x1, x2)

inst_225:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x17f and fs2 == 0 and fe2 == 0x0a and fm2 == 0x17d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x297f; op2val:0x297d;
   valaddr_reg:x3; val_offset:398*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 398*FLEN/8, x7, x1, x2)

inst_226:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x17f and fs2 == 0 and fe2 == 0x0a and fm2 == 0x17d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x297f; op2val:0x297d;
   valaddr_reg:x3; val_offset:400*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 400*FLEN/8, x7, x1, x2)

inst_227:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x17f and fs2 == 0 and fe2 == 0x0a and fm2 == 0x17d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x297f; op2val:0x297d;
   valaddr_reg:x3; val_offset:402*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 402*FLEN/8, x7, x1, x2)

inst_228:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x17f and fs2 == 0 and fe2 == 0x0a and fm2 == 0x17d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x297f; op2val:0x297d;
   valaddr_reg:x3; val_offset:404*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 404*FLEN/8, x7, x1, x2)

inst_229:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x17f and fs2 == 0 and fe2 == 0x0a and fm2 == 0x17d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x297f; op2val:0x297d;
   valaddr_reg:x3; val_offset:406*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 406*FLEN/8, x7, x1, x2)

inst_230:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2ec and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2ec and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32ec; op2val:0x32ec;
   valaddr_reg:x3; val_offset:408*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 408*FLEN/8, x7, x1, x2)

inst_231:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2ec and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2ec and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32ec; op2val:0x32ec;
   valaddr_reg:x3; val_offset:410*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 410*FLEN/8, x7, x1, x2)

inst_232:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2ec and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2ec and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32ec; op2val:0x32ec;
   valaddr_reg:x3; val_offset:412*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 412*FLEN/8, x7, x1, x2)

inst_233:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2ec and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2ec and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32ec; op2val:0x32ec;
   valaddr_reg:x3; val_offset:414*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 414*FLEN/8, x7, x1, x2)

inst_234:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2ec and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2ec and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32ec; op2val:0x32ec;
   valaddr_reg:x3; val_offset:416*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 416*FLEN/8, x7, x1, x2)

inst_235:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x348 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f49; op2val:0x2f48;
   valaddr_reg:x3; val_offset:418*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 418*FLEN/8, x7, x1, x2)

inst_236:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x348 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f49; op2val:0x2f48;
   valaddr_reg:x3; val_offset:420*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 420*FLEN/8, x7, x1, x2)

inst_237:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x348 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f49; op2val:0x2f48;
   valaddr_reg:x3; val_offset:422*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 422*FLEN/8, x7, x1, x2)

inst_238:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x348 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f49; op2val:0x2f48;
   valaddr_reg:x3; val_offset:424*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 424*FLEN/8, x7, x1, x2)

inst_239:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x349 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x348 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f49; op2val:0x2f48;
   valaddr_reg:x3; val_offset:426*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 426*FLEN/8, x7, x1, x2)

inst_240:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x21b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x21b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x321b; op2val:0x321b;
   valaddr_reg:x3; val_offset:428*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 428*FLEN/8, x7, x1, x2)

inst_241:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x21b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x21b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x321b; op2val:0x321b;
   valaddr_reg:x3; val_offset:430*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 430*FLEN/8, x7, x1, x2)

inst_242:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x21b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x21b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x321b; op2val:0x321b;
   valaddr_reg:x3; val_offset:432*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 432*FLEN/8, x7, x1, x2)

inst_243:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x21b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x21b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x321b; op2val:0x321b;
   valaddr_reg:x3; val_offset:434*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 434*FLEN/8, x7, x1, x2)

inst_244:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x21b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x21b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x321b; op2val:0x321b;
   valaddr_reg:x3; val_offset:436*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 436*FLEN/8, x7, x1, x2)

inst_245:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x304 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3704; op2val:0x3704;
   valaddr_reg:x3; val_offset:438*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 438*FLEN/8, x7, x1, x2)

inst_246:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x304 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3704; op2val:0x3704;
   valaddr_reg:x3; val_offset:440*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 440*FLEN/8, x7, x1, x2)

inst_247:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x304 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3704; op2val:0x3704;
   valaddr_reg:x3; val_offset:442*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 442*FLEN/8, x7, x1, x2)

inst_248:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x304 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3704; op2val:0x3704;
   valaddr_reg:x3; val_offset:444*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 444*FLEN/8, x7, x1, x2)

inst_249:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x304 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3704; op2val:0x3704;
   valaddr_reg:x3; val_offset:446*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 446*FLEN/8, x7, x1, x2)

inst_250:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x38d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x38c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b8d; op2val:0x3b8c;
   valaddr_reg:x3; val_offset:448*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 448*FLEN/8, x7, x1, x2)

inst_251:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x38d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x38c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b8d; op2val:0x3b8c;
   valaddr_reg:x3; val_offset:450*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 450*FLEN/8, x7, x1, x2)

inst_252:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x38d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x38c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b8d; op2val:0x3b8c;
   valaddr_reg:x3; val_offset:452*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 452*FLEN/8, x7, x1, x2)

inst_253:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x38d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x38c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b8d; op2val:0x3b8c;
   valaddr_reg:x3; val_offset:454*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 454*FLEN/8, x7, x1, x2)

inst_254:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x38d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x38c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b8d; op2val:0x3b8c;
   valaddr_reg:x3; val_offset:456*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 456*FLEN/8, x7, x1, x2)

inst_255:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2e1 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2e1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36e1; op2val:0x36e1;
   valaddr_reg:x3; val_offset:458*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 458*FLEN/8, x7, x1, x2)

inst_256:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2e1 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2e1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36e1; op2val:0x36e1;
   valaddr_reg:x3; val_offset:460*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 460*FLEN/8, x7, x1, x2)

inst_257:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2e1 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2e1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36e1; op2val:0x36e1;
   valaddr_reg:x3; val_offset:462*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 462*FLEN/8, x7, x1, x2)

inst_258:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2e1 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2e1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36e1; op2val:0x36e1;
   valaddr_reg:x3; val_offset:464*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 464*FLEN/8, x7, x1, x2)

inst_259:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2e1 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2e1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36e1; op2val:0x36e1;
   valaddr_reg:x3; val_offset:466*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 466*FLEN/8, x7, x1, x2)

inst_260:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3ec and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3ec and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37ec; op2val:0x37ec;
   valaddr_reg:x3; val_offset:468*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 468*FLEN/8, x7, x1, x2)

inst_261:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3ec and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3ec and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37ec; op2val:0x37ec;
   valaddr_reg:x3; val_offset:470*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 470*FLEN/8, x7, x1, x2)

inst_262:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3ec and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3ec and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37ec; op2val:0x37ec;
   valaddr_reg:x3; val_offset:472*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 472*FLEN/8, x7, x1, x2)

inst_263:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3ec and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3ec and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37ec; op2val:0x37ec;
   valaddr_reg:x3; val_offset:474*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 474*FLEN/8, x7, x1, x2)

inst_264:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3ec and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3ec and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37ec; op2val:0x37ec;
   valaddr_reg:x3; val_offset:476*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 476*FLEN/8, x7, x1, x2)

inst_265:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x125 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x125 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3925; op2val:0x3925;
   valaddr_reg:x3; val_offset:478*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 478*FLEN/8, x7, x1, x2)

inst_266:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x125 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x125 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3925; op2val:0x3925;
   valaddr_reg:x3; val_offset:480*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 480*FLEN/8, x7, x1, x2)

inst_267:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x125 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x125 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3925; op2val:0x3925;
   valaddr_reg:x3; val_offset:482*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 482*FLEN/8, x7, x1, x2)

inst_268:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x125 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x125 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3925; op2val:0x3925;
   valaddr_reg:x3; val_offset:484*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 484*FLEN/8, x7, x1, x2)

inst_269:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x125 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x125 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3925; op2val:0x3925;
   valaddr_reg:x3; val_offset:486*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 486*FLEN/8, x7, x1, x2)

inst_270:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x362 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x362 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3762; op2val:0x3762;
   valaddr_reg:x3; val_offset:488*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 488*FLEN/8, x7, x1, x2)

inst_271:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x362 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x362 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3762; op2val:0x3762;
   valaddr_reg:x3; val_offset:490*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 490*FLEN/8, x7, x1, x2)

inst_272:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x362 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x362 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3762; op2val:0x3762;
   valaddr_reg:x3; val_offset:492*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 492*FLEN/8, x7, x1, x2)

inst_273:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x362 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x362 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3762; op2val:0x3762;
   valaddr_reg:x3; val_offset:494*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 494*FLEN/8, x7, x1, x2)

inst_274:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x362 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x362 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3762; op2val:0x3762;
   valaddr_reg:x3; val_offset:496*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 496*FLEN/8, x7, x1, x2)

inst_275:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x233 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x233 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3633; op2val:0x3633;
   valaddr_reg:x3; val_offset:498*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 498*FLEN/8, x7, x1, x2)

inst_276:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x233 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x233 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3633; op2val:0x3633;
   valaddr_reg:x3; val_offset:500*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 500*FLEN/8, x7, x1, x2)

inst_277:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x233 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x233 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3633; op2val:0x3633;
   valaddr_reg:x3; val_offset:502*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 502*FLEN/8, x7, x1, x2)

inst_278:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x233 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x233 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3633; op2val:0x3633;
   valaddr_reg:x3; val_offset:504*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 504*FLEN/8, x7, x1, x2)

inst_279:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x233 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x233 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3633; op2val:0x3633;
   valaddr_reg:x3; val_offset:506*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 506*FLEN/8, x7, x1, x2)

inst_280:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3c6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bc6; op2val:0x3bc6;
   valaddr_reg:x3; val_offset:508*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 508*FLEN/8, x7, x1, x2)

inst_281:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3c6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bc6; op2val:0x3bc6;
   valaddr_reg:x3; val_offset:510*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 510*FLEN/8, x7, x1, x2)

inst_282:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3c6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bc6; op2val:0x3bc6;
   valaddr_reg:x3; val_offset:512*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 512*FLEN/8, x7, x1, x2)

inst_283:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3c6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bc6; op2val:0x3bc6;
   valaddr_reg:x3; val_offset:514*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 514*FLEN/8, x7, x1, x2)

inst_284:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3c6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bc6; op2val:0x3bc6;
   valaddr_reg:x3; val_offset:516*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 516*FLEN/8, x7, x1, x2)

inst_285:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x295 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x294 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a95; op2val:0x3a94;
   valaddr_reg:x3; val_offset:518*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 518*FLEN/8, x7, x1, x2)

inst_286:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x295 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x294 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a95; op2val:0x3a94;
   valaddr_reg:x3; val_offset:520*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 520*FLEN/8, x7, x1, x2)

inst_287:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x295 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x294 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a95; op2val:0x3a94;
   valaddr_reg:x3; val_offset:522*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 522*FLEN/8, x7, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_288:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x295 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x294 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a95; op2val:0x3a94;
   valaddr_reg:x3; val_offset:524*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 524*FLEN/8, x7, x1, x2)

inst_289:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x295 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x294 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a95; op2val:0x3a94;
   valaddr_reg:x3; val_offset:526*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 526*FLEN/8, x7, x1, x2)

inst_290:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x073 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x072 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3073; op2val:0x3072;
   valaddr_reg:x3; val_offset:528*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 528*FLEN/8, x7, x1, x2)

inst_291:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x073 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x072 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3073; op2val:0x3072;
   valaddr_reg:x3; val_offset:530*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 530*FLEN/8, x7, x1, x2)

inst_292:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x073 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x072 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3073; op2val:0x3072;
   valaddr_reg:x3; val_offset:532*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 532*FLEN/8, x7, x1, x2)

inst_293:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x073 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x072 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3073; op2val:0x3072;
   valaddr_reg:x3; val_offset:534*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 534*FLEN/8, x7, x1, x2)

inst_294:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x073 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x072 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3073; op2val:0x3072;
   valaddr_reg:x3; val_offset:536*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 536*FLEN/8, x7, x1, x2)

inst_295:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x27e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x327e; op2val:0x327e;
   valaddr_reg:x3; val_offset:538*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 538*FLEN/8, x7, x1, x2)

inst_296:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x27e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x327e; op2val:0x327e;
   valaddr_reg:x3; val_offset:540*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 540*FLEN/8, x7, x1, x2)

inst_297:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x27e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x327e; op2val:0x327e;
   valaddr_reg:x3; val_offset:542*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 542*FLEN/8, x7, x1, x2)

inst_298:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x27e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x327e; op2val:0x327e;
   valaddr_reg:x3; val_offset:544*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 544*FLEN/8, x7, x1, x2)

inst_299:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x27e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x27e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x327e; op2val:0x327e;
   valaddr_reg:x3; val_offset:546*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 546*FLEN/8, x7, x1, x2)

inst_300:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1f5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39f5; op2val:0x39f5;
   valaddr_reg:x3; val_offset:548*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 548*FLEN/8, x7, x1, x2)

inst_301:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1f5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39f5; op2val:0x39f5;
   valaddr_reg:x3; val_offset:550*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 550*FLEN/8, x7, x1, x2)

inst_302:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1f5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39f5; op2val:0x39f5;
   valaddr_reg:x3; val_offset:552*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 552*FLEN/8, x7, x1, x2)

inst_303:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1f5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39f5; op2val:0x39f5;
   valaddr_reg:x3; val_offset:554*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 554*FLEN/8, x7, x1, x2)

inst_304:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1f5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39f5; op2val:0x39f5;
   valaddr_reg:x3; val_offset:556*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 556*FLEN/8, x7, x1, x2)

inst_305:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x13b and fs2 == 0 and fe2 == 0x0d and fm2 == 0x13a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x353b; op2val:0x353a;
   valaddr_reg:x3; val_offset:558*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 558*FLEN/8, x7, x1, x2)

inst_306:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x13b and fs2 == 0 and fe2 == 0x0d and fm2 == 0x13a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x353b; op2val:0x353a;
   valaddr_reg:x3; val_offset:560*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 560*FLEN/8, x7, x1, x2)

inst_307:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x13b and fs2 == 0 and fe2 == 0x0d and fm2 == 0x13a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x353b; op2val:0x353a;
   valaddr_reg:x3; val_offset:562*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 562*FLEN/8, x7, x1, x2)

inst_308:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x13b and fs2 == 0 and fe2 == 0x0d and fm2 == 0x13a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x353b; op2val:0x353a;
   valaddr_reg:x3; val_offset:564*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 564*FLEN/8, x7, x1, x2)

inst_309:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x13b and fs2 == 0 and fe2 == 0x0d and fm2 == 0x13a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x353b; op2val:0x353a;
   valaddr_reg:x3; val_offset:566*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 566*FLEN/8, x7, x1, x2)

inst_310:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3dd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3dd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bdd; op2val:0x3bdd;
   valaddr_reg:x3; val_offset:568*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 568*FLEN/8, x7, x1, x2)

inst_311:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3dd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3dd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bdd; op2val:0x3bdd;
   valaddr_reg:x3; val_offset:570*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 570*FLEN/8, x7, x1, x2)

inst_312:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3dd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3dd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bdd; op2val:0x3bdd;
   valaddr_reg:x3; val_offset:572*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 572*FLEN/8, x7, x1, x2)

inst_313:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3dd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3dd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bdd; op2val:0x3bdd;
   valaddr_reg:x3; val_offset:574*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 574*FLEN/8, x7, x1, x2)

inst_314:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3dd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3dd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bdd; op2val:0x3bdd;
   valaddr_reg:x3; val_offset:576*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 576*FLEN/8, x7, x1, x2)

inst_315:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3d2 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3d2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33d2; op2val:0x33d2;
   valaddr_reg:x3; val_offset:578*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 578*FLEN/8, x7, x1, x2)

inst_316:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3d2 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3d2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33d2; op2val:0x33d2;
   valaddr_reg:x3; val_offset:580*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 580*FLEN/8, x7, x1, x2)

inst_317:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3d2 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3d2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33d2; op2val:0x33d2;
   valaddr_reg:x3; val_offset:582*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 582*FLEN/8, x7, x1, x2)

inst_318:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3d2 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3d2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33d2; op2val:0x33d2;
   valaddr_reg:x3; val_offset:584*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 584*FLEN/8, x7, x1, x2)

inst_319:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3d2 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3d2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33d2; op2val:0x33d2;
   valaddr_reg:x3; val_offset:586*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 586*FLEN/8, x7, x1, x2)

inst_320:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x31f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x31f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b1f; op2val:0x3b1f;
   valaddr_reg:x3; val_offset:588*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 588*FLEN/8, x7, x1, x2)

inst_321:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x31f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x31f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b1f; op2val:0x3b1f;
   valaddr_reg:x3; val_offset:590*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 590*FLEN/8, x7, x1, x2)

inst_322:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x31f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x31f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b1f; op2val:0x3b1f;
   valaddr_reg:x3; val_offset:592*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 592*FLEN/8, x7, x1, x2)

inst_323:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x31f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x31f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b1f; op2val:0x3b1f;
   valaddr_reg:x3; val_offset:594*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 594*FLEN/8, x7, x1, x2)

inst_324:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x31f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x31f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b1f; op2val:0x3b1f;
   valaddr_reg:x3; val_offset:596*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 596*FLEN/8, x7, x1, x2)

inst_325:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x13e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x13e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x393e; op2val:0x393e;
   valaddr_reg:x3; val_offset:598*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 598*FLEN/8, x7, x1, x2)

inst_326:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x13e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x13e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x393e; op2val:0x393e;
   valaddr_reg:x3; val_offset:600*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 600*FLEN/8, x7, x1, x2)

inst_327:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x13e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x13e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x393e; op2val:0x393e;
   valaddr_reg:x3; val_offset:602*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 602*FLEN/8, x7, x1, x2)

inst_328:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x13e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x13e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x393e; op2val:0x393e;
   valaddr_reg:x3; val_offset:604*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 604*FLEN/8, x7, x1, x2)

inst_329:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x13e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x13e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x393e; op2val:0x393e;
   valaddr_reg:x3; val_offset:606*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 606*FLEN/8, x7, x1, x2)

inst_330:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab9; op2val:0x3ab8;
   valaddr_reg:x3; val_offset:608*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 608*FLEN/8, x7, x1, x2)

inst_331:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab9; op2val:0x3ab8;
   valaddr_reg:x3; val_offset:610*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 610*FLEN/8, x7, x1, x2)

inst_332:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab9; op2val:0x3ab8;
   valaddr_reg:x3; val_offset:612*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 612*FLEN/8, x7, x1, x2)

inst_333:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab9; op2val:0x3ab8;
   valaddr_reg:x3; val_offset:614*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 614*FLEN/8, x7, x1, x2)

inst_334:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab9; op2val:0x3ab8;
   valaddr_reg:x3; val_offset:616*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 616*FLEN/8, x7, x1, x2)

inst_335:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2a7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2a7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aa7; op2val:0x3aa7;
   valaddr_reg:x3; val_offset:618*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 618*FLEN/8, x7, x1, x2)

inst_336:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2a7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2a7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aa7; op2val:0x3aa7;
   valaddr_reg:x3; val_offset:620*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 620*FLEN/8, x7, x1, x2)

inst_337:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2a7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2a7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aa7; op2val:0x3aa7;
   valaddr_reg:x3; val_offset:622*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 622*FLEN/8, x7, x1, x2)

inst_338:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2a7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2a7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aa7; op2val:0x3aa7;
   valaddr_reg:x3; val_offset:624*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 624*FLEN/8, x7, x1, x2)

inst_339:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2a7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2a7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aa7; op2val:0x3aa7;
   valaddr_reg:x3; val_offset:626*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 626*FLEN/8, x7, x1, x2)

inst_340:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x09d and fs2 == 0 and fe2 == 0x0d and fm2 == 0x09d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x349d; op2val:0x349d;
   valaddr_reg:x3; val_offset:628*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 628*FLEN/8, x7, x1, x2)

inst_341:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x09d and fs2 == 0 and fe2 == 0x0d and fm2 == 0x09d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x349d; op2val:0x349d;
   valaddr_reg:x3; val_offset:630*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 630*FLEN/8, x7, x1, x2)

inst_342:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x09d and fs2 == 0 and fe2 == 0x0d and fm2 == 0x09d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x349d; op2val:0x349d;
   valaddr_reg:x3; val_offset:632*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 632*FLEN/8, x7, x1, x2)

inst_343:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x09d and fs2 == 0 and fe2 == 0x0d and fm2 == 0x09d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x349d; op2val:0x349d;
   valaddr_reg:x3; val_offset:634*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 634*FLEN/8, x7, x1, x2)

inst_344:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x09d and fs2 == 0 and fe2 == 0x0d and fm2 == 0x09d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x349d; op2val:0x349d;
   valaddr_reg:x3; val_offset:636*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 636*FLEN/8, x7, x1, x2)

inst_345:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x16c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x16c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x396c; op2val:0x396c;
   valaddr_reg:x3; val_offset:638*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 638*FLEN/8, x7, x1, x2)

inst_346:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x16c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x16c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x396c; op2val:0x396c;
   valaddr_reg:x3; val_offset:640*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 640*FLEN/8, x7, x1, x2)

inst_347:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x16c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x16c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x396c; op2val:0x396c;
   valaddr_reg:x3; val_offset:642*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 642*FLEN/8, x7, x1, x2)

inst_348:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x16c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x16c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x396c; op2val:0x396c;
   valaddr_reg:x3; val_offset:644*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 644*FLEN/8, x7, x1, x2)

inst_349:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x16c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x16c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x396c; op2val:0x396c;
   valaddr_reg:x3; val_offset:646*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 646*FLEN/8, x7, x1, x2)

inst_350:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3cf and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3cf and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bcf; op2val:0x3bcf;
   valaddr_reg:x3; val_offset:648*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 648*FLEN/8, x7, x1, x2)

inst_351:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3cf and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3cf and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bcf; op2val:0x3bcf;
   valaddr_reg:x3; val_offset:650*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 650*FLEN/8, x7, x1, x2)

inst_352:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3cf and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3cf and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bcf; op2val:0x3bcf;
   valaddr_reg:x3; val_offset:652*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 652*FLEN/8, x7, x1, x2)

inst_353:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3cf and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3cf and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bcf; op2val:0x3bcf;
   valaddr_reg:x3; val_offset:654*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 654*FLEN/8, x7, x1, x2)

inst_354:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3cf and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3cf and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bcf; op2val:0x3bcf;
   valaddr_reg:x3; val_offset:656*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 656*FLEN/8, x7, x1, x2)

inst_355:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0a2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0a1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38a2; op2val:0x38a1;
   valaddr_reg:x3; val_offset:658*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 658*FLEN/8, x7, x1, x2)

inst_356:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0a2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0a1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38a2; op2val:0x38a1;
   valaddr_reg:x3; val_offset:660*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 660*FLEN/8, x7, x1, x2)

inst_357:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0a2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0a1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38a2; op2val:0x38a1;
   valaddr_reg:x3; val_offset:662*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 662*FLEN/8, x7, x1, x2)

inst_358:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0a2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0a1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38a2; op2val:0x38a1;
   valaddr_reg:x3; val_offset:664*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 664*FLEN/8, x7, x1, x2)

inst_359:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0a2 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0a1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38a2; op2val:0x38a1;
   valaddr_reg:x3; val_offset:666*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 666*FLEN/8, x7, x1, x2)

inst_360:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x321 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x321 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b21; op2val:0x3b21;
   valaddr_reg:x3; val_offset:668*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 668*FLEN/8, x7, x1, x2)

inst_361:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x321 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x321 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b21; op2val:0x3b21;
   valaddr_reg:x3; val_offset:670*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 670*FLEN/8, x7, x1, x2)

inst_362:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x321 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x321 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b21; op2val:0x3b21;
   valaddr_reg:x3; val_offset:672*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 672*FLEN/8, x7, x1, x2)

inst_363:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x321 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x321 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b21; op2val:0x3b21;
   valaddr_reg:x3; val_offset:674*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 674*FLEN/8, x7, x1, x2)

inst_364:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x321 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x321 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b21; op2val:0x3b21;
   valaddr_reg:x3; val_offset:676*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 676*FLEN/8, x7, x1, x2)

inst_365:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3d6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37d6; op2val:0x37d6;
   valaddr_reg:x3; val_offset:678*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 678*FLEN/8, x7, x1, x2)

inst_366:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3d6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37d6; op2val:0x37d6;
   valaddr_reg:x3; val_offset:680*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 680*FLEN/8, x7, x1, x2)

inst_367:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3d6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37d6; op2val:0x37d6;
   valaddr_reg:x3; val_offset:682*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 682*FLEN/8, x7, x1, x2)

inst_368:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3d6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37d6; op2val:0x37d6;
   valaddr_reg:x3; val_offset:684*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 684*FLEN/8, x7, x1, x2)

inst_369:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3d6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37d6; op2val:0x37d6;
   valaddr_reg:x3; val_offset:686*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 686*FLEN/8, x7, x1, x2)

inst_370:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x24f and fs2 == 0 and fe2 == 0x0d and fm2 == 0x24f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x364f; op2val:0x364f;
   valaddr_reg:x3; val_offset:688*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 688*FLEN/8, x7, x1, x2)

inst_371:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x24f and fs2 == 0 and fe2 == 0x0d and fm2 == 0x24f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x364f; op2val:0x364f;
   valaddr_reg:x3; val_offset:690*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 690*FLEN/8, x7, x1, x2)

inst_372:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x24f and fs2 == 0 and fe2 == 0x0d and fm2 == 0x24f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x364f; op2val:0x364f;
   valaddr_reg:x3; val_offset:692*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 692*FLEN/8, x7, x1, x2)

inst_373:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x24f and fs2 == 0 and fe2 == 0x0d and fm2 == 0x24f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x364f; op2val:0x364f;
   valaddr_reg:x3; val_offset:694*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 694*FLEN/8, x7, x1, x2)

inst_374:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x24f and fs2 == 0 and fe2 == 0x0d and fm2 == 0x24f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x364f; op2val:0x364f;
   valaddr_reg:x3; val_offset:696*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 696*FLEN/8, x7, x1, x2)

inst_375:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3d5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bd5; op2val:0x3bd5;
   valaddr_reg:x3; val_offset:698*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 698*FLEN/8, x7, x1, x2)

inst_376:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3d5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bd5; op2val:0x3bd5;
   valaddr_reg:x3; val_offset:700*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 700*FLEN/8, x7, x1, x2)

inst_377:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3d5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bd5; op2val:0x3bd5;
   valaddr_reg:x3; val_offset:702*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 702*FLEN/8, x7, x1, x2)

inst_378:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3d5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bd5; op2val:0x3bd5;
   valaddr_reg:x3; val_offset:704*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 704*FLEN/8, x7, x1, x2)

inst_379:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3d5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bd5; op2val:0x3bd5;
   valaddr_reg:x3; val_offset:706*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 706*FLEN/8, x7, x1, x2)

inst_380:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2d4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ad4; op2val:0x3ad3;
   valaddr_reg:x3; val_offset:708*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 708*FLEN/8, x7, x1, x2)

inst_381:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2d4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ad4; op2val:0x3ad3;
   valaddr_reg:x3; val_offset:710*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 710*FLEN/8, x7, x1, x2)

inst_382:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2d4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ad4; op2val:0x3ad3;
   valaddr_reg:x3; val_offset:712*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 712*FLEN/8, x7, x1, x2)

inst_383:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2d4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ad4; op2val:0x3ad3;
   valaddr_reg:x3; val_offset:714*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 714*FLEN/8, x7, x1, x2)

inst_384:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2d4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ad4; op2val:0x3ad3;
   valaddr_reg:x3; val_offset:716*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 716*FLEN/8, x7, x1, x2)

inst_385:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab7; op2val:0x3ab7;
   valaddr_reg:x3; val_offset:718*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 718*FLEN/8, x7, x1, x2)

inst_386:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab7; op2val:0x3ab7;
   valaddr_reg:x3; val_offset:720*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 720*FLEN/8, x7, x1, x2)

inst_387:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab7; op2val:0x3ab7;
   valaddr_reg:x3; val_offset:722*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 722*FLEN/8, x7, x1, x2)

inst_388:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab7; op2val:0x3ab7;
   valaddr_reg:x3; val_offset:724*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 724*FLEN/8, x7, x1, x2)

inst_389:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab7; op2val:0x3ab7;
   valaddr_reg:x3; val_offset:726*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 726*FLEN/8, x7, x1, x2)

inst_390:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x126 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x126 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3526; op2val:0x3526;
   valaddr_reg:x3; val_offset:728*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 728*FLEN/8, x7, x1, x2)

inst_391:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x126 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x126 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3526; op2val:0x3526;
   valaddr_reg:x3; val_offset:730*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 730*FLEN/8, x7, x1, x2)

inst_392:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x126 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x126 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3526; op2val:0x3526;
   valaddr_reg:x3; val_offset:732*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 732*FLEN/8, x7, x1, x2)

inst_393:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x126 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x126 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3526; op2val:0x3526;
   valaddr_reg:x3; val_offset:734*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 734*FLEN/8, x7, x1, x2)

inst_394:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x126 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x126 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3526; op2val:0x3526;
   valaddr_reg:x3; val_offset:736*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 736*FLEN/8, x7, x1, x2)

inst_395:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x23c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x23c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a3c; op2val:0x3a3c;
   valaddr_reg:x3; val_offset:738*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 738*FLEN/8, x7, x1, x2)

inst_396:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x23c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x23c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a3c; op2val:0x3a3c;
   valaddr_reg:x3; val_offset:740*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 740*FLEN/8, x7, x1, x2)

inst_397:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x23c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x23c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a3c; op2val:0x3a3c;
   valaddr_reg:x3; val_offset:742*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 742*FLEN/8, x7, x1, x2)

inst_398:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x23c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x23c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a3c; op2val:0x3a3c;
   valaddr_reg:x3; val_offset:744*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 744*FLEN/8, x7, x1, x2)

inst_399:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x23c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x23c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a3c; op2val:0x3a3c;
   valaddr_reg:x3; val_offset:746*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 746*FLEN/8, x7, x1, x2)

inst_400:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x278 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x278 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3278; op2val:0x3278;
   valaddr_reg:x3; val_offset:748*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 748*FLEN/8, x7, x1, x2)

inst_401:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x278 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x278 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3278; op2val:0x3278;
   valaddr_reg:x3; val_offset:750*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 750*FLEN/8, x7, x1, x2)

inst_402:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x278 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x278 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3278; op2val:0x3278;
   valaddr_reg:x3; val_offset:752*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 752*FLEN/8, x7, x1, x2)

inst_403:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x278 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x278 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3278; op2val:0x3278;
   valaddr_reg:x3; val_offset:754*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 754*FLEN/8, x7, x1, x2)

inst_404:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x278 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x278 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3278; op2val:0x3278;
   valaddr_reg:x3; val_offset:756*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 756*FLEN/8, x7, x1, x2)

inst_405:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x236 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x236 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a36; op2val:0x3a36;
   valaddr_reg:x3; val_offset:758*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 758*FLEN/8, x7, x1, x2)

inst_406:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x236 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x236 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a36; op2val:0x3a36;
   valaddr_reg:x3; val_offset:760*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 760*FLEN/8, x7, x1, x2)

inst_407:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x236 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x236 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a36; op2val:0x3a36;
   valaddr_reg:x3; val_offset:762*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 762*FLEN/8, x7, x1, x2)

inst_408:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x236 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x236 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a36; op2val:0x3a36;
   valaddr_reg:x3; val_offset:764*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 764*FLEN/8, x7, x1, x2)

inst_409:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x236 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x236 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a36; op2val:0x3a36;
   valaddr_reg:x3; val_offset:766*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 766*FLEN/8, x7, x1, x2)

inst_410:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0d7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0d7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38d7; op2val:0x38d7;
   valaddr_reg:x3; val_offset:768*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 768*FLEN/8, x7, x1, x2)

inst_411:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0d7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0d7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38d7; op2val:0x38d7;
   valaddr_reg:x3; val_offset:770*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 770*FLEN/8, x7, x1, x2)

inst_412:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0d7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0d7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38d7; op2val:0x38d7;
   valaddr_reg:x3; val_offset:772*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 772*FLEN/8, x7, x1, x2)

inst_413:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0d7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0d7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38d7; op2val:0x38d7;
   valaddr_reg:x3; val_offset:774*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 774*FLEN/8, x7, x1, x2)

inst_414:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0d7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0d7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38d7; op2val:0x38d7;
   valaddr_reg:x3; val_offset:776*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 776*FLEN/8, x7, x1, x2)

inst_415:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x16e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x396e; op2val:0x396e;
   valaddr_reg:x3; val_offset:778*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 778*FLEN/8, x7, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_416:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x16e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x396e; op2val:0x396e;
   valaddr_reg:x3; val_offset:780*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 780*FLEN/8, x7, x1, x2)

inst_417:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x16e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x396e; op2val:0x396e;
   valaddr_reg:x3; val_offset:782*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 782*FLEN/8, x7, x1, x2)

inst_418:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x16e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x396e; op2val:0x396e;
   valaddr_reg:x3; val_offset:784*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 784*FLEN/8, x7, x1, x2)

inst_419:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x16e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x396e; op2val:0x396e;
   valaddr_reg:x3; val_offset:786*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 786*FLEN/8, x7, x1, x2)

inst_420:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x387 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x387 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b87; op2val:0x3b87;
   valaddr_reg:x3; val_offset:788*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 788*FLEN/8, x7, x1, x2)

inst_421:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x387 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x387 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b87; op2val:0x3b87;
   valaddr_reg:x3; val_offset:790*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 790*FLEN/8, x7, x1, x2)

inst_422:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x387 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x387 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b87; op2val:0x3b87;
   valaddr_reg:x3; val_offset:792*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 792*FLEN/8, x7, x1, x2)

inst_423:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x387 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x387 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b87; op2val:0x3b87;
   valaddr_reg:x3; val_offset:794*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 794*FLEN/8, x7, x1, x2)

inst_424:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x387 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x387 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b87; op2val:0x3b87;
   valaddr_reg:x3; val_offset:796*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 796*FLEN/8, x7, x1, x2)

inst_425:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x01d and fs2 == 0 and fe2 == 0x0a and fm2 == 0x01b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x281d; op2val:0x281b;
   valaddr_reg:x3; val_offset:798*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 798*FLEN/8, x7, x1, x2)

inst_426:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x01d and fs2 == 0 and fe2 == 0x0a and fm2 == 0x01b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x281d; op2val:0x281b;
   valaddr_reg:x3; val_offset:800*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 800*FLEN/8, x7, x1, x2)

inst_427:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x01d and fs2 == 0 and fe2 == 0x0a and fm2 == 0x01b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x281d; op2val:0x281b;
   valaddr_reg:x3; val_offset:802*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 802*FLEN/8, x7, x1, x2)

inst_428:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x01d and fs2 == 0 and fe2 == 0x0a and fm2 == 0x01b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x281d; op2val:0x281b;
   valaddr_reg:x3; val_offset:804*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 804*FLEN/8, x7, x1, x2)

inst_429:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x01d and fs2 == 0 and fe2 == 0x0a and fm2 == 0x01b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x281d; op2val:0x281b;
   valaddr_reg:x3; val_offset:806*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 806*FLEN/8, x7, x1, x2)

inst_430:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x18c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x398c; op2val:0x398c;
   valaddr_reg:x3; val_offset:808*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 808*FLEN/8, x7, x1, x2)

inst_431:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x18c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x398c; op2val:0x398c;
   valaddr_reg:x3; val_offset:810*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 810*FLEN/8, x7, x1, x2)

inst_432:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x18c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x398c; op2val:0x398c;
   valaddr_reg:x3; val_offset:812*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 812*FLEN/8, x7, x1, x2)

inst_433:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x18c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x398c; op2val:0x398c;
   valaddr_reg:x3; val_offset:814*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 814*FLEN/8, x7, x1, x2)

inst_434:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x18c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x398c; op2val:0x398c;
   valaddr_reg:x3; val_offset:816*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 816*FLEN/8, x7, x1, x2)

inst_435:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x184 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x184 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3984; op2val:0x3984;
   valaddr_reg:x3; val_offset:818*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 818*FLEN/8, x7, x1, x2)

inst_436:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x184 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x184 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3984; op2val:0x3984;
   valaddr_reg:x3; val_offset:820*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 820*FLEN/8, x7, x1, x2)

inst_437:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x184 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x184 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3984; op2val:0x3984;
   valaddr_reg:x3; val_offset:822*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 822*FLEN/8, x7, x1, x2)

inst_438:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x184 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x184 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3984; op2val:0x3984;
   valaddr_reg:x3; val_offset:824*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 824*FLEN/8, x7, x1, x2)

inst_439:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x184 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x184 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3984; op2val:0x3984;
   valaddr_reg:x3; val_offset:826*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 826*FLEN/8, x7, x1, x2)

inst_440:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x019 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x019 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3419; op2val:0x3419;
   valaddr_reg:x3; val_offset:828*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 828*FLEN/8, x7, x1, x2)

inst_441:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x019 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x019 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3419; op2val:0x3419;
   valaddr_reg:x3; val_offset:830*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 830*FLEN/8, x7, x1, x2)

inst_442:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x019 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x019 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3419; op2val:0x3419;
   valaddr_reg:x3; val_offset:832*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 832*FLEN/8, x7, x1, x2)

inst_443:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x019 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x019 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3419; op2val:0x3419;
   valaddr_reg:x3; val_offset:834*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 834*FLEN/8, x7, x1, x2)

inst_444:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x019 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x019 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3419; op2val:0x3419;
   valaddr_reg:x3; val_offset:836*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 836*FLEN/8, x7, x1, x2)

inst_445:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fb and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39fb; op2val:0x39fb;
   valaddr_reg:x3; val_offset:838*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 838*FLEN/8, x7, x1, x2)

inst_446:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fb and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39fb; op2val:0x39fb;
   valaddr_reg:x3; val_offset:840*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 840*FLEN/8, x7, x1, x2)

inst_447:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fb and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39fb; op2val:0x39fb;
   valaddr_reg:x3; val_offset:842*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 842*FLEN/8, x7, x1, x2)

inst_448:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fb and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39fb; op2val:0x39fb;
   valaddr_reg:x3; val_offset:844*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 844*FLEN/8, x7, x1, x2)

inst_449:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fb and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39fb; op2val:0x39fb;
   valaddr_reg:x3; val_offset:846*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 846*FLEN/8, x7, x1, x2)

inst_450:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3c3 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x3c3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2fc3; op2val:0x2fc3;
   valaddr_reg:x3; val_offset:848*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 848*FLEN/8, x7, x1, x2)

inst_451:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3c3 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x3c3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2fc3; op2val:0x2fc3;
   valaddr_reg:x3; val_offset:850*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 850*FLEN/8, x7, x1, x2)

inst_452:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3c3 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x3c3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2fc3; op2val:0x2fc3;
   valaddr_reg:x3; val_offset:852*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 852*FLEN/8, x7, x1, x2)

inst_453:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3c3 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x3c3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2fc3; op2val:0x2fc3;
   valaddr_reg:x3; val_offset:854*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 854*FLEN/8, x7, x1, x2)

inst_454:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3c3 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x3c3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2fc3; op2val:0x2fc3;
   valaddr_reg:x3; val_offset:856*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 856*FLEN/8, x7, x1, x2)

inst_455:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1c7 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1c7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x31c7; op2val:0x31c7;
   valaddr_reg:x3; val_offset:858*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 858*FLEN/8, x7, x1, x2)

inst_456:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1c7 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1c7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x31c7; op2val:0x31c7;
   valaddr_reg:x3; val_offset:860*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 860*FLEN/8, x7, x1, x2)

inst_457:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1c7 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1c7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x31c7; op2val:0x31c7;
   valaddr_reg:x3; val_offset:862*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 862*FLEN/8, x7, x1, x2)

inst_458:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1c7 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1c7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x31c7; op2val:0x31c7;
   valaddr_reg:x3; val_offset:864*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 864*FLEN/8, x7, x1, x2)

inst_459:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1c7 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1c7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x31c7; op2val:0x31c7;
   valaddr_reg:x3; val_offset:866*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 866*FLEN/8, x7, x1, x2)

inst_460:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2e0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2e0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36e0; op2val:0x36e0;
   valaddr_reg:x3; val_offset:868*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 868*FLEN/8, x7, x1, x2)

inst_461:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2e0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2e0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36e0; op2val:0x36e0;
   valaddr_reg:x3; val_offset:870*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 870*FLEN/8, x7, x1, x2)

inst_462:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2e0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2e0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36e0; op2val:0x36e0;
   valaddr_reg:x3; val_offset:872*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 872*FLEN/8, x7, x1, x2)

inst_463:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2e0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2e0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36e0; op2val:0x36e0;
   valaddr_reg:x3; val_offset:874*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 874*FLEN/8, x7, x1, x2)

inst_464:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2e0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2e0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36e0; op2val:0x36e0;
   valaddr_reg:x3; val_offset:876*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 876*FLEN/8, x7, x1, x2)

inst_465:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x03b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x03b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x303b; op2val:0x303b;
   valaddr_reg:x3; val_offset:878*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 878*FLEN/8, x7, x1, x2)

inst_466:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x03b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x03b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x303b; op2val:0x303b;
   valaddr_reg:x3; val_offset:880*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 880*FLEN/8, x7, x1, x2)

inst_467:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x03b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x03b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x303b; op2val:0x303b;
   valaddr_reg:x3; val_offset:882*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 882*FLEN/8, x7, x1, x2)

inst_468:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x03b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x03b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x303b; op2val:0x303b;
   valaddr_reg:x3; val_offset:884*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 884*FLEN/8, x7, x1, x2)

inst_469:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x03b and fs2 == 0 and fe2 == 0x0c and fm2 == 0x03b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x303b; op2val:0x303b;
   valaddr_reg:x3; val_offset:886*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 886*FLEN/8, x7, x1, x2)

inst_470:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0bc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34bc; op2val:0x34bc;
   valaddr_reg:x3; val_offset:888*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 888*FLEN/8, x7, x1, x2)

inst_471:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0bc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34bc; op2val:0x34bc;
   valaddr_reg:x3; val_offset:890*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 890*FLEN/8, x7, x1, x2)

inst_472:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0bc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34bc; op2val:0x34bc;
   valaddr_reg:x3; val_offset:892*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 892*FLEN/8, x7, x1, x2)

inst_473:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0bc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34bc; op2val:0x34bc;
   valaddr_reg:x3; val_offset:894*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 894*FLEN/8, x7, x1, x2)

inst_474:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0bc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34bc; op2val:0x34bc;
   valaddr_reg:x3; val_offset:896*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 896*FLEN/8, x7, x1, x2)

inst_475:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0f9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38f9; op2val:0x38f9;
   valaddr_reg:x3; val_offset:898*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 898*FLEN/8, x7, x1, x2)

inst_476:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0f9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38f9; op2val:0x38f9;
   valaddr_reg:x3; val_offset:900*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 900*FLEN/8, x7, x1, x2)

inst_477:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0f9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38f9; op2val:0x38f9;
   valaddr_reg:x3; val_offset:902*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 902*FLEN/8, x7, x1, x2)

inst_478:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0f9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38f9; op2val:0x38f9;
   valaddr_reg:x3; val_offset:904*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 904*FLEN/8, x7, x1, x2)

inst_479:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0f9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38f9; op2val:0x38f9;
   valaddr_reg:x3; val_offset:906*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 906*FLEN/8, x7, x1, x2)

inst_480:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x25a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x25a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a5a; op2val:0x3a5a;
   valaddr_reg:x3; val_offset:908*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 908*FLEN/8, x7, x1, x2)

inst_481:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x25a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x25a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a5a; op2val:0x3a5a;
   valaddr_reg:x3; val_offset:910*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 910*FLEN/8, x7, x1, x2)

inst_482:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x25a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x25a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a5a; op2val:0x3a5a;
   valaddr_reg:x3; val_offset:912*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 912*FLEN/8, x7, x1, x2)

inst_483:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x25a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x25a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a5a; op2val:0x3a5a;
   valaddr_reg:x3; val_offset:914*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 914*FLEN/8, x7, x1, x2)

inst_484:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x25a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x25a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a5a; op2val:0x3a5a;
   valaddr_reg:x3; val_offset:916*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 916*FLEN/8, x7, x1, x2)

inst_485:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3889; op2val:0x3889;
   valaddr_reg:x3; val_offset:918*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 918*FLEN/8, x7, x1, x2)

inst_486:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3889; op2val:0x3889;
   valaddr_reg:x3; val_offset:920*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 920*FLEN/8, x7, x1, x2)

inst_487:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3889; op2val:0x3889;
   valaddr_reg:x3; val_offset:922*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 922*FLEN/8, x7, x1, x2)

inst_488:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3889; op2val:0x3889;
   valaddr_reg:x3; val_offset:924*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 924*FLEN/8, x7, x1, x2)

inst_489:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x089 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3889; op2val:0x3889;
   valaddr_reg:x3; val_offset:926*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 926*FLEN/8, x7, x1, x2)

inst_490:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x32a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x32a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b2a; op2val:0x3b2a;
   valaddr_reg:x3; val_offset:928*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 928*FLEN/8, x7, x1, x2)

inst_491:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x32a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x32a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b2a; op2val:0x3b2a;
   valaddr_reg:x3; val_offset:930*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 930*FLEN/8, x7, x1, x2)

inst_492:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x32a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x32a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b2a; op2val:0x3b2a;
   valaddr_reg:x3; val_offset:932*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 932*FLEN/8, x7, x1, x2)

inst_493:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x32a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x32a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b2a; op2val:0x3b2a;
   valaddr_reg:x3; val_offset:934*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 934*FLEN/8, x7, x1, x2)

inst_494:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x32a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x32a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b2a; op2val:0x3b2a;
   valaddr_reg:x3; val_offset:936*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 936*FLEN/8, x7, x1, x2)

inst_495:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1a1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39a1; op2val:0x39a1;
   valaddr_reg:x3; val_offset:938*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 938*FLEN/8, x7, x1, x2)

inst_496:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1a1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39a1; op2val:0x39a1;
   valaddr_reg:x3; val_offset:940*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 940*FLEN/8, x7, x1, x2)

inst_497:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1a1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39a1; op2val:0x39a1;
   valaddr_reg:x3; val_offset:942*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 942*FLEN/8, x7, x1, x2)

inst_498:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1a1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39a1; op2val:0x39a1;
   valaddr_reg:x3; val_offset:944*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 944*FLEN/8, x7, x1, x2)

inst_499:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1a1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1a1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39a1; op2val:0x39a1;
   valaddr_reg:x3; val_offset:946*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 946*FLEN/8, x7, x1, x2)

inst_500:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x165 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3965; op2val:0x3965;
   valaddr_reg:x3; val_offset:948*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 948*FLEN/8, x7, x1, x2)

inst_501:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x165 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3965; op2val:0x3965;
   valaddr_reg:x3; val_offset:950*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 950*FLEN/8, x7, x1, x2)

inst_502:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x165 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3965; op2val:0x3965;
   valaddr_reg:x3; val_offset:952*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 952*FLEN/8, x7, x1, x2)

inst_503:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x165 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3965; op2val:0x3965;
   valaddr_reg:x3; val_offset:954*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 954*FLEN/8, x7, x1, x2)

inst_504:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x165 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x165 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3965; op2val:0x3965;
   valaddr_reg:x3; val_offset:956*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 956*FLEN/8, x7, x1, x2)

inst_505:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x26c and fs2 == 0 and fe2 == 0x0b and fm2 == 0x26b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2e6c; op2val:0x2e6b;
   valaddr_reg:x3; val_offset:958*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 958*FLEN/8, x7, x1, x2)

inst_506:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x26c and fs2 == 0 and fe2 == 0x0b and fm2 == 0x26b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2e6c; op2val:0x2e6b;
   valaddr_reg:x3; val_offset:960*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 960*FLEN/8, x7, x1, x2)

inst_507:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x26c and fs2 == 0 and fe2 == 0x0b and fm2 == 0x26b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2e6c; op2val:0x2e6b;
   valaddr_reg:x3; val_offset:962*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 962*FLEN/8, x7, x1, x2)

inst_508:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x26c and fs2 == 0 and fe2 == 0x0b and fm2 == 0x26b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2e6c; op2val:0x2e6b;
   valaddr_reg:x3; val_offset:964*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 964*FLEN/8, x7, x1, x2)

inst_509:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x26c and fs2 == 0 and fe2 == 0x0b and fm2 == 0x26b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2e6c; op2val:0x2e6b;
   valaddr_reg:x3; val_offset:966*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 966*FLEN/8, x7, x1, x2)

inst_510:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x264 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x264 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a64; op2val:0x3a64;
   valaddr_reg:x3; val_offset:968*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 968*FLEN/8, x7, x1, x2)

inst_511:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x264 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x264 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a64; op2val:0x3a64;
   valaddr_reg:x3; val_offset:970*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 970*FLEN/8, x7, x1, x2)

inst_512:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x264 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x264 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a64; op2val:0x3a64;
   valaddr_reg:x3; val_offset:972*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 972*FLEN/8, x7, x1, x2)

inst_513:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x264 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x264 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a64; op2val:0x3a64;
   valaddr_reg:x3; val_offset:974*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 974*FLEN/8, x7, x1, x2)

inst_514:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x264 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x264 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a64; op2val:0x3a64;
   valaddr_reg:x3; val_offset:976*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 976*FLEN/8, x7, x1, x2)

inst_515:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x2a6 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x2a1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x22a6; op2val:0x22a1;
   valaddr_reg:x3; val_offset:978*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 978*FLEN/8, x7, x1, x2)

inst_516:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x2a6 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x2a1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x22a6; op2val:0x22a1;
   valaddr_reg:x3; val_offset:980*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 980*FLEN/8, x7, x1, x2)

inst_517:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x2a6 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x2a1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x22a6; op2val:0x22a1;
   valaddr_reg:x3; val_offset:982*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 982*FLEN/8, x7, x1, x2)

inst_518:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x2a6 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x2a1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x22a6; op2val:0x22a1;
   valaddr_reg:x3; val_offset:984*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 984*FLEN/8, x7, x1, x2)

inst_519:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x2a6 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x2a1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x22a6; op2val:0x22a1;
   valaddr_reg:x3; val_offset:986*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 986*FLEN/8, x7, x1, x2)

inst_520:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x149 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x149 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3949; op2val:0x3949;
   valaddr_reg:x3; val_offset:988*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 988*FLEN/8, x7, x1, x2)

inst_521:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x149 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x149 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3949; op2val:0x3949;
   valaddr_reg:x3; val_offset:990*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 990*FLEN/8, x7, x1, x2)

inst_522:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x149 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x149 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3949; op2val:0x3949;
   valaddr_reg:x3; val_offset:992*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 992*FLEN/8, x7, x1, x2)

inst_523:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x149 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x149 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3949; op2val:0x3949;
   valaddr_reg:x3; val_offset:994*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 994*FLEN/8, x7, x1, x2)

inst_524:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x149 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x149 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3949; op2val:0x3949;
   valaddr_reg:x3; val_offset:996*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 996*FLEN/8, x7, x1, x2)

inst_525:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x135 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x135 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3535; op2val:0x3535;
   valaddr_reg:x3; val_offset:998*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 998*FLEN/8, x7, x1, x2)

inst_526:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x135 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x135 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3535; op2val:0x3535;
   valaddr_reg:x3; val_offset:1000*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1000*FLEN/8, x7, x1, x2)

inst_527:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x135 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x135 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3535; op2val:0x3535;
   valaddr_reg:x3; val_offset:1002*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1002*FLEN/8, x7, x1, x2)

inst_528:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x135 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x135 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3535; op2val:0x3535;
   valaddr_reg:x3; val_offset:1004*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1004*FLEN/8, x7, x1, x2)

inst_529:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x135 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x135 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3535; op2val:0x3535;
   valaddr_reg:x3; val_offset:1006*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1006*FLEN/8, x7, x1, x2)

inst_530:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x057 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x056 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2c57; op2val:0x2c56;
   valaddr_reg:x3; val_offset:1008*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1008*FLEN/8, x7, x1, x2)

inst_531:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x057 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x056 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2c57; op2val:0x2c56;
   valaddr_reg:x3; val_offset:1010*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1010*FLEN/8, x7, x1, x2)

inst_532:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x057 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x056 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2c57; op2val:0x2c56;
   valaddr_reg:x3; val_offset:1012*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1012*FLEN/8, x7, x1, x2)

inst_533:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x057 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x056 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2c57; op2val:0x2c56;
   valaddr_reg:x3; val_offset:1014*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1014*FLEN/8, x7, x1, x2)

inst_534:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x057 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x056 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2c57; op2val:0x2c56;
   valaddr_reg:x3; val_offset:1016*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1016*FLEN/8, x7, x1, x2)

inst_535:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x387 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x386 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f87; op2val:0x2f86;
   valaddr_reg:x3; val_offset:1018*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1018*FLEN/8, x7, x1, x2)

inst_536:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x387 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x386 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f87; op2val:0x2f86;
   valaddr_reg:x3; val_offset:1020*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1020*FLEN/8, x7, x1, x2)

inst_537:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x387 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x386 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f87; op2val:0x2f86;
   valaddr_reg:x3; val_offset:1022*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1022*FLEN/8, x7, x1, x2)

inst_538:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x387 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x386 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f87; op2val:0x2f86;
   valaddr_reg:x3; val_offset:1024*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1024*FLEN/8, x7, x1, x2)

inst_539:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x387 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x386 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f87; op2val:0x2f86;
   valaddr_reg:x3; val_offset:1026*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1026*FLEN/8, x7, x1, x2)

inst_540:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x01f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x381f; op2val:0x381f;
   valaddr_reg:x3; val_offset:1028*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1028*FLEN/8, x7, x1, x2)

inst_541:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x01f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x01f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x381f; op2val:0x381f;
   valaddr_reg:x3; val_offset:1030*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1030*FLEN/8, x7, x1, x2)

inst_542:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x01f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x01f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x381f; op2val:0x381f;
   valaddr_reg:x3; val_offset:1032*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1032*FLEN/8, x7, x1, x2)

inst_543:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x01f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x01f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x381f; op2val:0x381f;
   valaddr_reg:x3; val_offset:1034*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1034*FLEN/8, x7, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_544:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x01f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x01f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x381f; op2val:0x381f;
   valaddr_reg:x3; val_offset:1036*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1036*FLEN/8, x7, x1, x2)

inst_545:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x21f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a1f; op2val:0x3a1f;
   valaddr_reg:x3; val_offset:1038*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1038*FLEN/8, x7, x1, x2)

inst_546:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x21f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a1f; op2val:0x3a1f;
   valaddr_reg:x3; val_offset:1040*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1040*FLEN/8, x7, x1, x2)

inst_547:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x21f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a1f; op2val:0x3a1f;
   valaddr_reg:x3; val_offset:1042*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1042*FLEN/8, x7, x1, x2)

inst_548:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x21f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a1f; op2val:0x3a1f;
   valaddr_reg:x3; val_offset:1044*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1044*FLEN/8, x7, x1, x2)

inst_549:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x21f and fs2 == 0 and fe2 == 0x0e and fm2 == 0x21f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a1f; op2val:0x3a1f;
   valaddr_reg:x3; val_offset:1046*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1046*FLEN/8, x7, x1, x2)

inst_550:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x352 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x352 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b52; op2val:0x3b52;
   valaddr_reg:x3; val_offset:1048*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1048*FLEN/8, x7, x1, x2)

inst_551:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x352 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x352 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b52; op2val:0x3b52;
   valaddr_reg:x3; val_offset:1050*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1050*FLEN/8, x7, x1, x2)

inst_552:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x352 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x352 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b52; op2val:0x3b52;
   valaddr_reg:x3; val_offset:1052*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1052*FLEN/8, x7, x1, x2)

inst_553:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x352 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x352 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b52; op2val:0x3b52;
   valaddr_reg:x3; val_offset:1054*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1054*FLEN/8, x7, x1, x2)

inst_554:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x352 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x352 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b52; op2val:0x3b52;
   valaddr_reg:x3; val_offset:1056*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1056*FLEN/8, x7, x1, x2)

inst_555:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1b2 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1b2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2db2; op2val:0x2db2;
   valaddr_reg:x3; val_offset:1058*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1058*FLEN/8, x7, x1, x2)

inst_556:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1b2 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1b2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2db2; op2val:0x2db2;
   valaddr_reg:x3; val_offset:1060*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1060*FLEN/8, x7, x1, x2)

inst_557:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1b2 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1b2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2db2; op2val:0x2db2;
   valaddr_reg:x3; val_offset:1062*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1062*FLEN/8, x7, x1, x2)

inst_558:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1b2 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1b2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2db2; op2val:0x2db2;
   valaddr_reg:x3; val_offset:1064*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1064*FLEN/8, x7, x1, x2)

inst_559:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1b2 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1b2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2db2; op2val:0x2db2;
   valaddr_reg:x3; val_offset:1066*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1066*FLEN/8, x7, x1, x2)

inst_560:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3b5 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3b5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33b5; op2val:0x33b5;
   valaddr_reg:x3; val_offset:1068*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1068*FLEN/8, x7, x1, x2)

inst_561:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3b5 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3b5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33b5; op2val:0x33b5;
   valaddr_reg:x3; val_offset:1070*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1070*FLEN/8, x7, x1, x2)

inst_562:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3b5 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3b5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33b5; op2val:0x33b5;
   valaddr_reg:x3; val_offset:1072*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1072*FLEN/8, x7, x1, x2)

inst_563:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3b5 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3b5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33b5; op2val:0x33b5;
   valaddr_reg:x3; val_offset:1074*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1074*FLEN/8, x7, x1, x2)

inst_564:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3b5 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3b5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33b5; op2val:0x33b5;
   valaddr_reg:x3; val_offset:1076*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1076*FLEN/8, x7, x1, x2)

inst_565:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x115 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x115 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3115; op2val:0x3115;
   valaddr_reg:x3; val_offset:1078*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1078*FLEN/8, x7, x1, x2)

inst_566:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x115 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x115 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3115; op2val:0x3115;
   valaddr_reg:x3; val_offset:1080*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1080*FLEN/8, x7, x1, x2)

inst_567:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x115 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x115 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3115; op2val:0x3115;
   valaddr_reg:x3; val_offset:1082*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1082*FLEN/8, x7, x1, x2)

inst_568:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x115 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x115 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3115; op2val:0x3115;
   valaddr_reg:x3; val_offset:1084*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1084*FLEN/8, x7, x1, x2)

inst_569:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x115 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x115 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3115; op2val:0x3115;
   valaddr_reg:x3; val_offset:1086*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1086*FLEN/8, x7, x1, x2)

inst_570:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x147 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x147 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3947; op2val:0x3947;
   valaddr_reg:x3; val_offset:1088*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1088*FLEN/8, x7, x1, x2)

inst_571:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x147 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x147 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3947; op2val:0x3947;
   valaddr_reg:x3; val_offset:1090*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1090*FLEN/8, x7, x1, x2)

inst_572:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x147 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x147 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3947; op2val:0x3947;
   valaddr_reg:x3; val_offset:1092*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1092*FLEN/8, x7, x1, x2)

inst_573:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x147 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x147 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3947; op2val:0x3947;
   valaddr_reg:x3; val_offset:1094*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1094*FLEN/8, x7, x1, x2)

inst_574:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x147 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x147 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3947; op2val:0x3947;
   valaddr_reg:x3; val_offset:1096*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1096*FLEN/8, x7, x1, x2)

inst_575:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x03e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x03e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x303e; op2val:0x303e;
   valaddr_reg:x3; val_offset:1098*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1098*FLEN/8, x7, x1, x2)

inst_576:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x03e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x03e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x303e; op2val:0x303e;
   valaddr_reg:x3; val_offset:1100*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1100*FLEN/8, x7, x1, x2)

inst_577:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x03e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x03e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x303e; op2val:0x303e;
   valaddr_reg:x3; val_offset:1102*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1102*FLEN/8, x7, x1, x2)

inst_578:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x03e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x03e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x303e; op2val:0x303e;
   valaddr_reg:x3; val_offset:1104*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1104*FLEN/8, x7, x1, x2)

inst_579:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x03e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x03e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x303e; op2val:0x303e;
   valaddr_reg:x3; val_offset:1106*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1106*FLEN/8, x7, x1, x2)

inst_580:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x1da and fs2 == 0 and fe2 == 0x0a and fm2 == 0x1d9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x29da; op2val:0x29d9;
   valaddr_reg:x3; val_offset:1108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1108*FLEN/8, x7, x1, x2)

inst_581:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x1da and fs2 == 0 and fe2 == 0x0a and fm2 == 0x1d9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x29da; op2val:0x29d9;
   valaddr_reg:x3; val_offset:1110*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1110*FLEN/8, x7, x1, x2)

inst_582:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x1da and fs2 == 0 and fe2 == 0x0a and fm2 == 0x1d9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x29da; op2val:0x29d9;
   valaddr_reg:x3; val_offset:1112*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1112*FLEN/8, x7, x1, x2)

inst_583:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x1da and fs2 == 0 and fe2 == 0x0a and fm2 == 0x1d9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x29da; op2val:0x29d9;
   valaddr_reg:x3; val_offset:1114*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1114*FLEN/8, x7, x1, x2)

inst_584:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x1da and fs2 == 0 and fe2 == 0x0a and fm2 == 0x1d9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x29da; op2val:0x29d9;
   valaddr_reg:x3; val_offset:1116*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1116*FLEN/8, x7, x1, x2)

inst_585:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ea and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ea and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aea; op2val:0x3aea;
   valaddr_reg:x3; val_offset:1118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1118*FLEN/8, x7, x1, x2)

inst_586:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ea and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ea and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aea; op2val:0x3aea;
   valaddr_reg:x3; val_offset:1120*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1120*FLEN/8, x7, x1, x2)

inst_587:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ea and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ea and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aea; op2val:0x3aea;
   valaddr_reg:x3; val_offset:1122*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1122*FLEN/8, x7, x1, x2)

inst_588:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ea and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ea and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aea; op2val:0x3aea;
   valaddr_reg:x3; val_offset:1124*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1124*FLEN/8, x7, x1, x2)

inst_589:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ea and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ea and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aea; op2val:0x3aea;
   valaddr_reg:x3; val_offset:1126*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1126*FLEN/8, x7, x1, x2)

inst_590:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x36a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x36a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b6a; op2val:0x3b6a;
   valaddr_reg:x3; val_offset:1128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1128*FLEN/8, x7, x1, x2)

inst_591:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x36a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x36a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b6a; op2val:0x3b6a;
   valaddr_reg:x3; val_offset:1130*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1130*FLEN/8, x7, x1, x2)

inst_592:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x36a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x36a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b6a; op2val:0x3b6a;
   valaddr_reg:x3; val_offset:1132*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1132*FLEN/8, x7, x1, x2)

inst_593:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x36a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x36a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b6a; op2val:0x3b6a;
   valaddr_reg:x3; val_offset:1134*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1134*FLEN/8, x7, x1, x2)

inst_594:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x36a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x36a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b6a; op2val:0x3b6a;
   valaddr_reg:x3; val_offset:1136*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1136*FLEN/8, x7, x1, x2)

inst_595:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2c8 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2c7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32c8; op2val:0x32c7;
   valaddr_reg:x3; val_offset:1138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1138*FLEN/8, x7, x1, x2)

inst_596:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2c8 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2c7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32c8; op2val:0x32c7;
   valaddr_reg:x3; val_offset:1140*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1140*FLEN/8, x7, x1, x2)

inst_597:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2c8 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2c7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32c8; op2val:0x32c7;
   valaddr_reg:x3; val_offset:1142*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1142*FLEN/8, x7, x1, x2)

inst_598:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2c8 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2c7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32c8; op2val:0x32c7;
   valaddr_reg:x3; val_offset:1144*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1144*FLEN/8, x7, x1, x2)

inst_599:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2c8 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2c7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32c8; op2val:0x32c7;
   valaddr_reg:x3; val_offset:1146*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1146*FLEN/8, x7, x1, x2)

inst_600:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x145 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x145 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3945; op2val:0x3945;
   valaddr_reg:x3; val_offset:1148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1148*FLEN/8, x7, x1, x2)

inst_601:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x145 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x145 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3945; op2val:0x3945;
   valaddr_reg:x3; val_offset:1150*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1150*FLEN/8, x7, x1, x2)

inst_602:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x145 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x145 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3945; op2val:0x3945;
   valaddr_reg:x3; val_offset:1152*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1152*FLEN/8, x7, x1, x2)

inst_603:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x145 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x145 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3945; op2val:0x3945;
   valaddr_reg:x3; val_offset:1154*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1154*FLEN/8, x7, x1, x2)

inst_604:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x145 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x145 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3945; op2val:0x3945;
   valaddr_reg:x3; val_offset:1156*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1156*FLEN/8, x7, x1, x2)

inst_605:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fa and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2fa and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32fa; op2val:0x32fa;
   valaddr_reg:x3; val_offset:1158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1158*FLEN/8, x7, x1, x2)

inst_606:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fa and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2fa and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32fa; op2val:0x32fa;
   valaddr_reg:x3; val_offset:1160*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1160*FLEN/8, x7, x1, x2)

inst_607:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fa and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2fa and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32fa; op2val:0x32fa;
   valaddr_reg:x3; val_offset:1162*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1162*FLEN/8, x7, x1, x2)

inst_608:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fa and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2fa and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32fa; op2val:0x32fa;
   valaddr_reg:x3; val_offset:1164*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1164*FLEN/8, x7, x1, x2)

inst_609:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2fa and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2fa and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32fa; op2val:0x32fa;
   valaddr_reg:x3; val_offset:1166*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1166*FLEN/8, x7, x1, x2)

inst_610:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2de and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2de and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36de; op2val:0x36de;
   valaddr_reg:x3; val_offset:1168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1168*FLEN/8, x7, x1, x2)

inst_611:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2de and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2de and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36de; op2val:0x36de;
   valaddr_reg:x3; val_offset:1170*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1170*FLEN/8, x7, x1, x2)

inst_612:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2de and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2de and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36de; op2val:0x36de;
   valaddr_reg:x3; val_offset:1172*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1172*FLEN/8, x7, x1, x2)

inst_613:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2de and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2de and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36de; op2val:0x36de;
   valaddr_reg:x3; val_offset:1174*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1174*FLEN/8, x7, x1, x2)

inst_614:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2de and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2de and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36de; op2val:0x36de;
   valaddr_reg:x3; val_offset:1176*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1176*FLEN/8, x7, x1, x2)

inst_615:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x358 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b58; op2val:0x3b58;
   valaddr_reg:x3; val_offset:1178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1178*FLEN/8, x7, x1, x2)

inst_616:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x358 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b58; op2val:0x3b58;
   valaddr_reg:x3; val_offset:1180*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1180*FLEN/8, x7, x1, x2)

inst_617:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x358 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b58; op2val:0x3b58;
   valaddr_reg:x3; val_offset:1182*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1182*FLEN/8, x7, x1, x2)

inst_618:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x358 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b58; op2val:0x3b58;
   valaddr_reg:x3; val_offset:1184*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1184*FLEN/8, x7, x1, x2)

inst_619:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x358 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b58; op2val:0x3b58;
   valaddr_reg:x3; val_offset:1186*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1186*FLEN/8, x7, x1, x2)

inst_620:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2fd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2efe; op2val:0x2efd;
   valaddr_reg:x3; val_offset:1188*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1188*FLEN/8, x7, x1, x2)

inst_621:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2fd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2efe; op2val:0x2efd;
   valaddr_reg:x3; val_offset:1190*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1190*FLEN/8, x7, x1, x2)

inst_622:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2fd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2efe; op2val:0x2efd;
   valaddr_reg:x3; val_offset:1192*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1192*FLEN/8, x7, x1, x2)

inst_623:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2fd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2efe; op2val:0x2efd;
   valaddr_reg:x3; val_offset:1194*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1194*FLEN/8, x7, x1, x2)

inst_624:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2fe and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2fd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2efe; op2val:0x2efd;
   valaddr_reg:x3; val_offset:1196*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1196*FLEN/8, x7, x1, x2)

inst_625:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x0cc and fs2 == 0 and fe2 == 0x0b and fm2 == 0x0cb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2ccc; op2val:0x2ccb;
   valaddr_reg:x3; val_offset:1198*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1198*FLEN/8, x7, x1, x2)

inst_626:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x0cc and fs2 == 0 and fe2 == 0x0b and fm2 == 0x0cb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2ccc; op2val:0x2ccb;
   valaddr_reg:x3; val_offset:1200*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1200*FLEN/8, x7, x1, x2)

inst_627:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x0cc and fs2 == 0 and fe2 == 0x0b and fm2 == 0x0cb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2ccc; op2val:0x2ccb;
   valaddr_reg:x3; val_offset:1202*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1202*FLEN/8, x7, x1, x2)

inst_628:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x0cc and fs2 == 0 and fe2 == 0x0b and fm2 == 0x0cb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2ccc; op2val:0x2ccb;
   valaddr_reg:x3; val_offset:1204*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1204*FLEN/8, x7, x1, x2)

inst_629:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x0cc and fs2 == 0 and fe2 == 0x0b and fm2 == 0x0cb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2ccc; op2val:0x2ccb;
   valaddr_reg:x3; val_offset:1206*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1206*FLEN/8, x7, x1, x2)

inst_630:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1c8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39c8; op2val:0x39c8;
   valaddr_reg:x3; val_offset:1208*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1208*FLEN/8, x7, x1, x2)

inst_631:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1c8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39c8; op2val:0x39c8;
   valaddr_reg:x3; val_offset:1210*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1210*FLEN/8, x7, x1, x2)

inst_632:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1c8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39c8; op2val:0x39c8;
   valaddr_reg:x3; val_offset:1212*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1212*FLEN/8, x7, x1, x2)

inst_633:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1c8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39c8; op2val:0x39c8;
   valaddr_reg:x3; val_offset:1214*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1214*FLEN/8, x7, x1, x2)

inst_634:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1c8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1c8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39c8; op2val:0x39c8;
   valaddr_reg:x3; val_offset:1216*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1216*FLEN/8, x7, x1, x2)

inst_635:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x183 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x182 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3183; op2val:0x3182;
   valaddr_reg:x3; val_offset:1218*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1218*FLEN/8, x7, x1, x2)

inst_636:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x183 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x182 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3183; op2val:0x3182;
   valaddr_reg:x3; val_offset:1220*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1220*FLEN/8, x7, x1, x2)

inst_637:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x183 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x182 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3183; op2val:0x3182;
   valaddr_reg:x3; val_offset:1222*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1222*FLEN/8, x7, x1, x2)

inst_638:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x183 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x182 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3183; op2val:0x3182;
   valaddr_reg:x3; val_offset:1224*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1224*FLEN/8, x7, x1, x2)

inst_639:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x183 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x182 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3183; op2val:0x3182;
   valaddr_reg:x3; val_offset:1226*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1226*FLEN/8, x7, x1, x2)

inst_640:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x146 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x145 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3546; op2val:0x3545;
   valaddr_reg:x3; val_offset:1228*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1228*FLEN/8, x7, x1, x2)

inst_641:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x146 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x145 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3546; op2val:0x3545;
   valaddr_reg:x3; val_offset:1230*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1230*FLEN/8, x7, x1, x2)

inst_642:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x146 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x145 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3546; op2val:0x3545;
   valaddr_reg:x3; val_offset:1232*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1232*FLEN/8, x7, x1, x2)

inst_643:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x146 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x145 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3546; op2val:0x3545;
   valaddr_reg:x3; val_offset:1234*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1234*FLEN/8, x7, x1, x2)

inst_644:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x146 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x145 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3546; op2val:0x3545;
   valaddr_reg:x3; val_offset:1236*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1236*FLEN/8, x7, x1, x2)

inst_645:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x314 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x314 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b14; op2val:0x3b14;
   valaddr_reg:x3; val_offset:1238*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1238*FLEN/8, x7, x1, x2)

inst_646:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x314 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x314 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b14; op2val:0x3b14;
   valaddr_reg:x3; val_offset:1240*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1240*FLEN/8, x7, x1, x2)

inst_647:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x314 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x314 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b14; op2val:0x3b14;
   valaddr_reg:x3; val_offset:1242*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1242*FLEN/8, x7, x1, x2)

inst_648:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x314 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x314 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b14; op2val:0x3b14;
   valaddr_reg:x3; val_offset:1244*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1244*FLEN/8, x7, x1, x2)

inst_649:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x314 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x314 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b14; op2val:0x3b14;
   valaddr_reg:x3; val_offset:1246*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1246*FLEN/8, x7, x1, x2)

inst_650:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3ad and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bae; op2val:0x3bad;
   valaddr_reg:x3; val_offset:1248*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1248*FLEN/8, x7, x1, x2)

inst_651:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3ad and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bae; op2val:0x3bad;
   valaddr_reg:x3; val_offset:1250*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1250*FLEN/8, x7, x1, x2)

inst_652:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3ad and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bae; op2val:0x3bad;
   valaddr_reg:x3; val_offset:1252*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1252*FLEN/8, x7, x1, x2)

inst_653:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3ad and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bae; op2val:0x3bad;
   valaddr_reg:x3; val_offset:1254*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1254*FLEN/8, x7, x1, x2)

inst_654:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3ad and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bae; op2val:0x3bad;
   valaddr_reg:x3; val_offset:1256*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1256*FLEN/8, x7, x1, x2)

inst_655:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x218 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x20f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2218; op2val:0x220f;
   valaddr_reg:x3; val_offset:1258*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1258*FLEN/8, x7, x1, x2)

inst_656:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x218 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x20f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2218; op2val:0x220f;
   valaddr_reg:x3; val_offset:1260*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1260*FLEN/8, x7, x1, x2)

inst_657:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x218 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x20f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2218; op2val:0x220f;
   valaddr_reg:x3; val_offset:1262*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1262*FLEN/8, x7, x1, x2)

inst_658:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x218 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x20f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2218; op2val:0x220f;
   valaddr_reg:x3; val_offset:1264*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1264*FLEN/8, x7, x1, x2)

inst_659:
// fs1 == 0 and fe1 == 0x08 and fm1 == 0x218 and fs2 == 0 and fe2 == 0x08 and fm2 == 0x20f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2218; op2val:0x220f;
   valaddr_reg:x3; val_offset:1266*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1266*FLEN/8, x7, x1, x2)

inst_660:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x313 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x313 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b13; op2val:0x3b13;
   valaddr_reg:x3; val_offset:1268*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1268*FLEN/8, x7, x1, x2)

inst_661:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x313 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x313 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b13; op2val:0x3b13;
   valaddr_reg:x3; val_offset:1270*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1270*FLEN/8, x7, x1, x2)

inst_662:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x313 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x313 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b13; op2val:0x3b13;
   valaddr_reg:x3; val_offset:1272*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1272*FLEN/8, x7, x1, x2)

inst_663:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x313 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x313 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b13; op2val:0x3b13;
   valaddr_reg:x3; val_offset:1274*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1274*FLEN/8, x7, x1, x2)

inst_664:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x313 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x313 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b13; op2val:0x3b13;
   valaddr_reg:x3; val_offset:1276*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1276*FLEN/8, x7, x1, x2)

inst_665:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x211 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x211 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a11; op2val:0x3a11;
   valaddr_reg:x3; val_offset:1278*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1278*FLEN/8, x7, x1, x2)

inst_666:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x211 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x211 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a11; op2val:0x3a11;
   valaddr_reg:x3; val_offset:1280*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1280*FLEN/8, x7, x1, x2)

inst_667:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x211 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x211 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a11; op2val:0x3a11;
   valaddr_reg:x3; val_offset:1282*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1282*FLEN/8, x7, x1, x2)

inst_668:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x211 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x211 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a11; op2val:0x3a11;
   valaddr_reg:x3; val_offset:1284*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1284*FLEN/8, x7, x1, x2)

inst_669:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x211 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x211 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a11; op2val:0x3a11;
   valaddr_reg:x3; val_offset:1286*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1286*FLEN/8, x7, x1, x2)

inst_670:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x32d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x32d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b2d; op2val:0x3b2d;
   valaddr_reg:x3; val_offset:1288*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1288*FLEN/8, x7, x1, x2)

inst_671:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x32d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x32d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b2d; op2val:0x3b2d;
   valaddr_reg:x3; val_offset:1290*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1290*FLEN/8, x7, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_672:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x32d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x32d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b2d; op2val:0x3b2d;
   valaddr_reg:x3; val_offset:1292*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1292*FLEN/8, x7, x1, x2)

inst_673:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x32d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x32d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b2d; op2val:0x3b2d;
   valaddr_reg:x3; val_offset:1294*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1294*FLEN/8, x7, x1, x2)

inst_674:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x32d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x32d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b2d; op2val:0x3b2d;
   valaddr_reg:x3; val_offset:1296*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1296*FLEN/8, x7, x1, x2)

inst_675:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1d0 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1cf and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2dd0; op2val:0x2dcf;
   valaddr_reg:x3; val_offset:1298*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1298*FLEN/8, x7, x1, x2)

inst_676:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1d0 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1cf and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2dd0; op2val:0x2dcf;
   valaddr_reg:x3; val_offset:1300*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1300*FLEN/8, x7, x1, x2)

inst_677:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1d0 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1cf and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2dd0; op2val:0x2dcf;
   valaddr_reg:x3; val_offset:1302*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1302*FLEN/8, x7, x1, x2)

inst_678:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1d0 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1cf and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2dd0; op2val:0x2dcf;
   valaddr_reg:x3; val_offset:1304*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1304*FLEN/8, x7, x1, x2)

inst_679:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1d0 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1cf and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2dd0; op2val:0x2dcf;
   valaddr_reg:x3; val_offset:1306*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1306*FLEN/8, x7, x1, x2)

inst_680:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1f8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39f9; op2val:0x39f8;
   valaddr_reg:x3; val_offset:1308*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1308*FLEN/8, x7, x1, x2)

inst_681:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1f8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39f9; op2val:0x39f8;
   valaddr_reg:x3; val_offset:1310*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1310*FLEN/8, x7, x1, x2)

inst_682:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1f8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39f9; op2val:0x39f8;
   valaddr_reg:x3; val_offset:1312*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1312*FLEN/8, x7, x1, x2)

inst_683:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1f8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39f9; op2val:0x39f8;
   valaddr_reg:x3; val_offset:1314*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1314*FLEN/8, x7, x1, x2)

inst_684:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1f9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1f8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39f9; op2val:0x39f8;
   valaddr_reg:x3; val_offset:1316*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1316*FLEN/8, x7, x1, x2)

inst_685:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x332 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x332 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b32; op2val:0x3b32;
   valaddr_reg:x3; val_offset:1318*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1318*FLEN/8, x7, x1, x2)

inst_686:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x332 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x332 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b32; op2val:0x3b32;
   valaddr_reg:x3; val_offset:1320*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1320*FLEN/8, x7, x1, x2)

inst_687:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x332 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x332 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b32; op2val:0x3b32;
   valaddr_reg:x3; val_offset:1322*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1322*FLEN/8, x7, x1, x2)

inst_688:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x332 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x332 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b32; op2val:0x3b32;
   valaddr_reg:x3; val_offset:1324*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1324*FLEN/8, x7, x1, x2)

inst_689:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x332 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x332 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b32; op2val:0x3b32;
   valaddr_reg:x3; val_offset:1326*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1326*FLEN/8, x7, x1, x2)

inst_690:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3ae and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bae; op2val:0x3bae;
   valaddr_reg:x3; val_offset:1328*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1328*FLEN/8, x7, x1, x2)

inst_691:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3ae and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bae; op2val:0x3bae;
   valaddr_reg:x3; val_offset:1330*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1330*FLEN/8, x7, x1, x2)

inst_692:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3ae and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bae; op2val:0x3bae;
   valaddr_reg:x3; val_offset:1332*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1332*FLEN/8, x7, x1, x2)

inst_693:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3ae and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bae; op2val:0x3bae;
   valaddr_reg:x3; val_offset:1334*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1334*FLEN/8, x7, x1, x2)

inst_694:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3ae and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bae; op2val:0x3bae;
   valaddr_reg:x3; val_offset:1336*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1336*FLEN/8, x7, x1, x2)

inst_695:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x079 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x075 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2479; op2val:0x2475;
   valaddr_reg:x3; val_offset:1338*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1338*FLEN/8, x7, x1, x2)

inst_696:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x079 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x075 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2479; op2val:0x2475;
   valaddr_reg:x3; val_offset:1340*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1340*FLEN/8, x7, x1, x2)

inst_697:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x079 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x075 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2479; op2val:0x2475;
   valaddr_reg:x3; val_offset:1342*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1342*FLEN/8, x7, x1, x2)

inst_698:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x079 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x075 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2479; op2val:0x2475;
   valaddr_reg:x3; val_offset:1344*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1344*FLEN/8, x7, x1, x2)

inst_699:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x079 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x075 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2479; op2val:0x2475;
   valaddr_reg:x3; val_offset:1346*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1346*FLEN/8, x7, x1, x2)

inst_700:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x274 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x274 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3674; op2val:0x3674;
   valaddr_reg:x3; val_offset:1348*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1348*FLEN/8, x7, x1, x2)

inst_701:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x274 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x274 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3674; op2val:0x3674;
   valaddr_reg:x3; val_offset:1350*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1350*FLEN/8, x7, x1, x2)

inst_702:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x274 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x274 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3674; op2val:0x3674;
   valaddr_reg:x3; val_offset:1352*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1352*FLEN/8, x7, x1, x2)

inst_703:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x274 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x274 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3674; op2val:0x3674;
   valaddr_reg:x3; val_offset:1354*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1354*FLEN/8, x7, x1, x2)

inst_704:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x274 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x274 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3674; op2val:0x3674;
   valaddr_reg:x3; val_offset:1356*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1356*FLEN/8, x7, x1, x2)

inst_705:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x17e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x17e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x397e; op2val:0x397e;
   valaddr_reg:x3; val_offset:1358*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1358*FLEN/8, x7, x1, x2)

inst_706:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x17e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x17e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x397e; op2val:0x397e;
   valaddr_reg:x3; val_offset:1360*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1360*FLEN/8, x7, x1, x2)

inst_707:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x17e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x17e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x397e; op2val:0x397e;
   valaddr_reg:x3; val_offset:1362*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1362*FLEN/8, x7, x1, x2)

inst_708:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x17e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x17e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x397e; op2val:0x397e;
   valaddr_reg:x3; val_offset:1364*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1364*FLEN/8, x7, x1, x2)

inst_709:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x17e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x17e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x397e; op2val:0x397e;
   valaddr_reg:x3; val_offset:1366*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1366*FLEN/8, x7, x1, x2)

inst_710:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x18b and fs2 == 0 and fe2 == 0x0b and fm2 == 0x18a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2d8b; op2val:0x2d8a;
   valaddr_reg:x3; val_offset:1368*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1368*FLEN/8, x7, x1, x2)

inst_711:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x18b and fs2 == 0 and fe2 == 0x0b and fm2 == 0x18a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2d8b; op2val:0x2d8a;
   valaddr_reg:x3; val_offset:1370*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1370*FLEN/8, x7, x1, x2)

inst_712:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x18b and fs2 == 0 and fe2 == 0x0b and fm2 == 0x18a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2d8b; op2val:0x2d8a;
   valaddr_reg:x3; val_offset:1372*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1372*FLEN/8, x7, x1, x2)

inst_713:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x18b and fs2 == 0 and fe2 == 0x0b and fm2 == 0x18a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2d8b; op2val:0x2d8a;
   valaddr_reg:x3; val_offset:1374*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1374*FLEN/8, x7, x1, x2)

inst_714:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x18b and fs2 == 0 and fe2 == 0x0b and fm2 == 0x18a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2d8b; op2val:0x2d8a;
   valaddr_reg:x3; val_offset:1376*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1376*FLEN/8, x7, x1, x2)

inst_715:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x3bf and fs2 == 0 and fe2 == 0x09 and fm2 == 0x3bb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x27bf; op2val:0x27bb;
   valaddr_reg:x3; val_offset:1378*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1378*FLEN/8, x7, x1, x2)

inst_716:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x3bf and fs2 == 0 and fe2 == 0x09 and fm2 == 0x3bb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x27bf; op2val:0x27bb;
   valaddr_reg:x3; val_offset:1380*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1380*FLEN/8, x7, x1, x2)

inst_717:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x3bf and fs2 == 0 and fe2 == 0x09 and fm2 == 0x3bb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x27bf; op2val:0x27bb;
   valaddr_reg:x3; val_offset:1382*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1382*FLEN/8, x7, x1, x2)

inst_718:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x3bf and fs2 == 0 and fe2 == 0x09 and fm2 == 0x3bb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x27bf; op2val:0x27bb;
   valaddr_reg:x3; val_offset:1384*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1384*FLEN/8, x7, x1, x2)

inst_719:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x3bf and fs2 == 0 and fe2 == 0x09 and fm2 == 0x3bb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x27bf; op2val:0x27bb;
   valaddr_reg:x3; val_offset:1386*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1386*FLEN/8, x7, x1, x2)

inst_720:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x247 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x247 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a47; op2val:0x3a47;
   valaddr_reg:x3; val_offset:1388*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1388*FLEN/8, x7, x1, x2)

inst_721:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x247 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x247 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a47; op2val:0x3a47;
   valaddr_reg:x3; val_offset:1390*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1390*FLEN/8, x7, x1, x2)

inst_722:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x247 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x247 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a47; op2val:0x3a47;
   valaddr_reg:x3; val_offset:1392*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1392*FLEN/8, x7, x1, x2)

inst_723:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x247 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x247 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a47; op2val:0x3a47;
   valaddr_reg:x3; val_offset:1394*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1394*FLEN/8, x7, x1, x2)

inst_724:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x247 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x247 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a47; op2val:0x3a47;
   valaddr_reg:x3; val_offset:1396*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1396*FLEN/8, x7, x1, x2)

inst_725:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x125 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x121 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2525; op2val:0x2521;
   valaddr_reg:x3; val_offset:1398*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1398*FLEN/8, x7, x1, x2)

inst_726:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x125 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x121 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2525; op2val:0x2521;
   valaddr_reg:x3; val_offset:1400*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1400*FLEN/8, x7, x1, x2)

inst_727:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x125 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x121 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2525; op2val:0x2521;
   valaddr_reg:x3; val_offset:1402*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1402*FLEN/8, x7, x1, x2)

inst_728:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x125 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x121 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2525; op2val:0x2521;
   valaddr_reg:x3; val_offset:1404*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1404*FLEN/8, x7, x1, x2)

inst_729:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x125 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x121 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2525; op2val:0x2521;
   valaddr_reg:x3; val_offset:1406*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1406*FLEN/8, x7, x1, x2)

inst_730:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0fd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0fd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34fd; op2val:0x34fd;
   valaddr_reg:x3; val_offset:1408*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1408*FLEN/8, x7, x1, x2)

inst_731:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0fd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0fd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34fd; op2val:0x34fd;
   valaddr_reg:x3; val_offset:1410*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1410*FLEN/8, x7, x1, x2)

inst_732:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0fd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0fd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34fd; op2val:0x34fd;
   valaddr_reg:x3; val_offset:1412*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1412*FLEN/8, x7, x1, x2)

inst_733:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0fd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0fd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34fd; op2val:0x34fd;
   valaddr_reg:x3; val_offset:1414*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1414*FLEN/8, x7, x1, x2)

inst_734:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0fd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0fd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34fd; op2val:0x34fd;
   valaddr_reg:x3; val_offset:1416*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1416*FLEN/8, x7, x1, x2)

inst_735:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ed and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ed and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ed; op2val:0x39ed;
   valaddr_reg:x3; val_offset:1418*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1418*FLEN/8, x7, x1, x2)

inst_736:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ed and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ed and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ed; op2val:0x39ed;
   valaddr_reg:x3; val_offset:1420*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1420*FLEN/8, x7, x1, x2)

inst_737:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ed and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ed and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ed; op2val:0x39ed;
   valaddr_reg:x3; val_offset:1422*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1422*FLEN/8, x7, x1, x2)

inst_738:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ed and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ed and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ed; op2val:0x39ed;
   valaddr_reg:x3; val_offset:1424*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1424*FLEN/8, x7, x1, x2)

inst_739:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ed and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ed and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ed; op2val:0x39ed;
   valaddr_reg:x3; val_offset:1426*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1426*FLEN/8, x7, x1, x2)

inst_740:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x18a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x398a; op2val:0x398a;
   valaddr_reg:x3; val_offset:1428*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1428*FLEN/8, x7, x1, x2)

inst_741:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x18a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x398a; op2val:0x398a;
   valaddr_reg:x3; val_offset:1430*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1430*FLEN/8, x7, x1, x2)

inst_742:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x18a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x398a; op2val:0x398a;
   valaddr_reg:x3; val_offset:1432*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1432*FLEN/8, x7, x1, x2)

inst_743:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x18a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x398a; op2val:0x398a;
   valaddr_reg:x3; val_offset:1434*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1434*FLEN/8, x7, x1, x2)

inst_744:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x18a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x398a; op2val:0x398a;
   valaddr_reg:x3; val_offset:1436*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1436*FLEN/8, x7, x1, x2)

inst_745:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x359 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x359 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b59; op2val:0x3b59;
   valaddr_reg:x3; val_offset:1438*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1438*FLEN/8, x7, x1, x2)

inst_746:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x359 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x359 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b59; op2val:0x3b59;
   valaddr_reg:x3; val_offset:1440*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1440*FLEN/8, x7, x1, x2)

inst_747:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x359 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x359 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b59; op2val:0x3b59;
   valaddr_reg:x3; val_offset:1442*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1442*FLEN/8, x7, x1, x2)

inst_748:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x359 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x359 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b59; op2val:0x3b59;
   valaddr_reg:x3; val_offset:1444*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1444*FLEN/8, x7, x1, x2)

inst_749:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x359 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x359 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b59; op2val:0x3b59;
   valaddr_reg:x3; val_offset:1446*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1446*FLEN/8, x7, x1, x2)

inst_750:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x045 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x041 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2445; op2val:0x2441;
   valaddr_reg:x3; val_offset:1448*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1448*FLEN/8, x7, x1, x2)

inst_751:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x045 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x041 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2445; op2val:0x2441;
   valaddr_reg:x3; val_offset:1450*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1450*FLEN/8, x7, x1, x2)

inst_752:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x045 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x041 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2445; op2val:0x2441;
   valaddr_reg:x3; val_offset:1452*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1452*FLEN/8, x7, x1, x2)

inst_753:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x045 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x041 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2445; op2val:0x2441;
   valaddr_reg:x3; val_offset:1454*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1454*FLEN/8, x7, x1, x2)

inst_754:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x045 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x041 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2445; op2val:0x2441;
   valaddr_reg:x3; val_offset:1456*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1456*FLEN/8, x7, x1, x2)

inst_755:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x191 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x191 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3591; op2val:0x3591;
   valaddr_reg:x3; val_offset:1458*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1458*FLEN/8, x7, x1, x2)

inst_756:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x191 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x191 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3591; op2val:0x3591;
   valaddr_reg:x3; val_offset:1460*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1460*FLEN/8, x7, x1, x2)

inst_757:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x191 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x191 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3591; op2val:0x3591;
   valaddr_reg:x3; val_offset:1462*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1462*FLEN/8, x7, x1, x2)

inst_758:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x191 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x191 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3591; op2val:0x3591;
   valaddr_reg:x3; val_offset:1464*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1464*FLEN/8, x7, x1, x2)

inst_759:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x191 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x191 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3591; op2val:0x3591;
   valaddr_reg:x3; val_offset:1466*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1466*FLEN/8, x7, x1, x2)

inst_760:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x397 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x395 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2b97; op2val:0x2b95;
   valaddr_reg:x3; val_offset:1468*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1468*FLEN/8, x7, x1, x2)

inst_761:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x397 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x395 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2b97; op2val:0x2b95;
   valaddr_reg:x3; val_offset:1470*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1470*FLEN/8, x7, x1, x2)

inst_762:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x397 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x395 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2b97; op2val:0x2b95;
   valaddr_reg:x3; val_offset:1472*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1472*FLEN/8, x7, x1, x2)

inst_763:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x397 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x395 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2b97; op2val:0x2b95;
   valaddr_reg:x3; val_offset:1474*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1474*FLEN/8, x7, x1, x2)

inst_764:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x397 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x395 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2b97; op2val:0x2b95;
   valaddr_reg:x3; val_offset:1476*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1476*FLEN/8, x7, x1, x2)

inst_765:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x18b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x398b; op2val:0x398b;
   valaddr_reg:x3; val_offset:1478*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1478*FLEN/8, x7, x1, x2)

inst_766:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x18b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x398b; op2val:0x398b;
   valaddr_reg:x3; val_offset:1480*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1480*FLEN/8, x7, x1, x2)

inst_767:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x18b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x398b; op2val:0x398b;
   valaddr_reg:x3; val_offset:1482*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1482*FLEN/8, x7, x1, x2)

inst_768:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x18b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x398b; op2val:0x398b;
   valaddr_reg:x3; val_offset:1484*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1484*FLEN/8, x7, x1, x2)

inst_769:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x18b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x18b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x398b; op2val:0x398b;
   valaddr_reg:x3; val_offset:1486*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1486*FLEN/8, x7, x1, x2)

inst_770:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x177 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x177 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3977; op2val:0x3977;
   valaddr_reg:x3; val_offset:1488*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1488*FLEN/8, x7, x1, x2)

inst_771:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x177 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x177 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3977; op2val:0x3977;
   valaddr_reg:x3; val_offset:1490*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1490*FLEN/8, x7, x1, x2)

inst_772:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x177 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x177 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3977; op2val:0x3977;
   valaddr_reg:x3; val_offset:1492*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1492*FLEN/8, x7, x1, x2)

inst_773:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x177 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x177 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3977; op2val:0x3977;
   valaddr_reg:x3; val_offset:1494*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1494*FLEN/8, x7, x1, x2)

inst_774:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x177 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x177 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3977; op2val:0x3977;
   valaddr_reg:x3; val_offset:1496*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1496*FLEN/8, x7, x1, x2)

inst_775:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2d1 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2d0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2ed1; op2val:0x2ed0;
   valaddr_reg:x3; val_offset:1498*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1498*FLEN/8, x7, x1, x2)

inst_776:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2d1 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2d0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2ed1; op2val:0x2ed0;
   valaddr_reg:x3; val_offset:1500*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1500*FLEN/8, x7, x1, x2)

inst_777:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2d1 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2d0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2ed1; op2val:0x2ed0;
   valaddr_reg:x3; val_offset:1502*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1502*FLEN/8, x7, x1, x2)

inst_778:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2d1 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2d0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2ed1; op2val:0x2ed0;
   valaddr_reg:x3; val_offset:1504*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1504*FLEN/8, x7, x1, x2)

inst_779:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2d1 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2d0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2ed1; op2val:0x2ed0;
   valaddr_reg:x3; val_offset:1506*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1506*FLEN/8, x7, x1, x2)

inst_780:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x153 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x153 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3953; op2val:0x3953;
   valaddr_reg:x3; val_offset:1508*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1508*FLEN/8, x7, x1, x2)

inst_781:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x153 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x153 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3953; op2val:0x3953;
   valaddr_reg:x3; val_offset:1510*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1510*FLEN/8, x7, x1, x2)

inst_782:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x153 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x153 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3953; op2val:0x3953;
   valaddr_reg:x3; val_offset:1512*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1512*FLEN/8, x7, x1, x2)

inst_783:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x153 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x153 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3953; op2val:0x3953;
   valaddr_reg:x3; val_offset:1514*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1514*FLEN/8, x7, x1, x2)

inst_784:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x153 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x153 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3953; op2val:0x3953;
   valaddr_reg:x3; val_offset:1516*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1516*FLEN/8, x7, x1, x2)

inst_785:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2bc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36bc; op2val:0x36bc;
   valaddr_reg:x3; val_offset:1518*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1518*FLEN/8, x7, x1, x2)

inst_786:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2bc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36bc; op2val:0x36bc;
   valaddr_reg:x3; val_offset:1520*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1520*FLEN/8, x7, x1, x2)

inst_787:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2bc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36bc; op2val:0x36bc;
   valaddr_reg:x3; val_offset:1522*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1522*FLEN/8, x7, x1, x2)

inst_788:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2bc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36bc; op2val:0x36bc;
   valaddr_reg:x3; val_offset:1524*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1524*FLEN/8, x7, x1, x2)

inst_789:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2bc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2bc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36bc; op2val:0x36bc;
   valaddr_reg:x3; val_offset:1526*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1526*FLEN/8, x7, x1, x2)

inst_790:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x20a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x209 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a0a; op2val:0x3a09;
   valaddr_reg:x3; val_offset:1528*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1528*FLEN/8, x7, x1, x2)

inst_791:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x20a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x209 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a0a; op2val:0x3a09;
   valaddr_reg:x3; val_offset:1530*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1530*FLEN/8, x7, x1, x2)

inst_792:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x20a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x209 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a0a; op2val:0x3a09;
   valaddr_reg:x3; val_offset:1532*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1532*FLEN/8, x7, x1, x2)

inst_793:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x20a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x209 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a0a; op2val:0x3a09;
   valaddr_reg:x3; val_offset:1534*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1534*FLEN/8, x7, x1, x2)

inst_794:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x20a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x209 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a0a; op2val:0x3a09;
   valaddr_reg:x3; val_offset:1536*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1536*FLEN/8, x7, x1, x2)

inst_795:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x20c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x20c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a0c; op2val:0x3a0c;
   valaddr_reg:x3; val_offset:1538*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1538*FLEN/8, x7, x1, x2)

inst_796:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x20c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x20c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a0c; op2val:0x3a0c;
   valaddr_reg:x3; val_offset:1540*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1540*FLEN/8, x7, x1, x2)

inst_797:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x20c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x20c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a0c; op2val:0x3a0c;
   valaddr_reg:x3; val_offset:1542*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1542*FLEN/8, x7, x1, x2)

inst_798:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x20c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x20c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a0c; op2val:0x3a0c;
   valaddr_reg:x3; val_offset:1544*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1544*FLEN/8, x7, x1, x2)

inst_799:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x20c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x20c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a0c; op2val:0x3a0c;
   valaddr_reg:x3; val_offset:1546*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1546*FLEN/8, x7, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_800:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x32e and fs2 == 0 and fe2 == 0x0d and fm2 == 0x32e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x372e; op2val:0x372e;
   valaddr_reg:x3; val_offset:1548*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1548*FLEN/8, x7, x1, x2)

inst_801:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x32e and fs2 == 0 and fe2 == 0x0d and fm2 == 0x32e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x372e; op2val:0x372e;
   valaddr_reg:x3; val_offset:1550*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1550*FLEN/8, x7, x1, x2)

inst_802:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x32e and fs2 == 0 and fe2 == 0x0d and fm2 == 0x32e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x372e; op2val:0x372e;
   valaddr_reg:x3; val_offset:1552*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1552*FLEN/8, x7, x1, x2)

inst_803:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x32e and fs2 == 0 and fe2 == 0x0d and fm2 == 0x32e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x372e; op2val:0x372e;
   valaddr_reg:x3; val_offset:1554*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1554*FLEN/8, x7, x1, x2)

inst_804:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x32e and fs2 == 0 and fe2 == 0x0d and fm2 == 0x32e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x372e; op2val:0x372e;
   valaddr_reg:x3; val_offset:1556*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1556*FLEN/8, x7, x1, x2)

inst_805:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x366 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x366 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b66; op2val:0x3b66;
   valaddr_reg:x3; val_offset:1558*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1558*FLEN/8, x7, x1, x2)

inst_806:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x366 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x366 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b66; op2val:0x3b66;
   valaddr_reg:x3; val_offset:1560*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1560*FLEN/8, x7, x1, x2)

inst_807:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x366 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x366 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b66; op2val:0x3b66;
   valaddr_reg:x3; val_offset:1562*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1562*FLEN/8, x7, x1, x2)

inst_808:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x366 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x366 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b66; op2val:0x3b66;
   valaddr_reg:x3; val_offset:1564*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1564*FLEN/8, x7, x1, x2)

inst_809:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x366 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x366 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b66; op2val:0x3b66;
   valaddr_reg:x3; val_offset:1566*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1566*FLEN/8, x7, x1, x2)

inst_810:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ac and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ac and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ac; op2val:0x39ac;
   valaddr_reg:x3; val_offset:1568*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1568*FLEN/8, x7, x1, x2)

inst_811:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ac and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ac and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ac; op2val:0x39ac;
   valaddr_reg:x3; val_offset:1570*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1570*FLEN/8, x7, x1, x2)

inst_812:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ac and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ac and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ac; op2val:0x39ac;
   valaddr_reg:x3; val_offset:1572*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1572*FLEN/8, x7, x1, x2)

inst_813:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ac and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ac and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ac; op2val:0x39ac;
   valaddr_reg:x3; val_offset:1574*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1574*FLEN/8, x7, x1, x2)

inst_814:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ac and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ac and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ac; op2val:0x39ac;
   valaddr_reg:x3; val_offset:1576*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1576*FLEN/8, x7, x1, x2)

inst_815:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x00d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x380d; op2val:0x380d;
   valaddr_reg:x3; val_offset:1578*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1578*FLEN/8, x7, x1, x2)

inst_816:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x00d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x380d; op2val:0x380d;
   valaddr_reg:x3; val_offset:1580*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1580*FLEN/8, x7, x1, x2)

inst_817:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x00d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x380d; op2val:0x380d;
   valaddr_reg:x3; val_offset:1582*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1582*FLEN/8, x7, x1, x2)

inst_818:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x00d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x380d; op2val:0x380d;
   valaddr_reg:x3; val_offset:1584*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1584*FLEN/8, x7, x1, x2)

inst_819:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x00d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x380d; op2val:0x380d;
   valaddr_reg:x3; val_offset:1586*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1586*FLEN/8, x7, x1, x2)

inst_820:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2c4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2c4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ac4; op2val:0x3ac4;
   valaddr_reg:x3; val_offset:1588*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1588*FLEN/8, x7, x1, x2)

inst_821:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2c4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2c4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ac4; op2val:0x3ac4;
   valaddr_reg:x3; val_offset:1590*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1590*FLEN/8, x7, x1, x2)

inst_822:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2c4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2c4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ac4; op2val:0x3ac4;
   valaddr_reg:x3; val_offset:1592*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1592*FLEN/8, x7, x1, x2)

inst_823:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2c4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2c4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ac4; op2val:0x3ac4;
   valaddr_reg:x3; val_offset:1594*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1594*FLEN/8, x7, x1, x2)

inst_824:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2c4 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2c4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ac4; op2val:0x3ac4;
   valaddr_reg:x3; val_offset:1596*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1596*FLEN/8, x7, x1, x2)

inst_825:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x28f and fs2 == 0 and fe2 == 0x0c and fm2 == 0x28f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x328f; op2val:0x328f;
   valaddr_reg:x3; val_offset:1598*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1598*FLEN/8, x7, x1, x2)

inst_826:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x28f and fs2 == 0 and fe2 == 0x0c and fm2 == 0x28f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x328f; op2val:0x328f;
   valaddr_reg:x3; val_offset:1600*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1600*FLEN/8, x7, x1, x2)

inst_827:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x28f and fs2 == 0 and fe2 == 0x0c and fm2 == 0x28f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x328f; op2val:0x328f;
   valaddr_reg:x3; val_offset:1602*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1602*FLEN/8, x7, x1, x2)

inst_828:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x28f and fs2 == 0 and fe2 == 0x0c and fm2 == 0x28f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x328f; op2val:0x328f;
   valaddr_reg:x3; val_offset:1604*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1604*FLEN/8, x7, x1, x2)

inst_829:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x28f and fs2 == 0 and fe2 == 0x0c and fm2 == 0x28f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x328f; op2val:0x328f;
   valaddr_reg:x3; val_offset:1606*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1606*FLEN/8, x7, x1, x2)

inst_830:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x281 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x27f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2a81; op2val:0x2a7f;
   valaddr_reg:x3; val_offset:1608*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1608*FLEN/8, x7, x1, x2)

inst_831:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x281 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x27f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2a81; op2val:0x2a7f;
   valaddr_reg:x3; val_offset:1610*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1610*FLEN/8, x7, x1, x2)

inst_832:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x281 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x27f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2a81; op2val:0x2a7f;
   valaddr_reg:x3; val_offset:1612*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1612*FLEN/8, x7, x1, x2)

inst_833:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x281 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x27f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2a81; op2val:0x2a7f;
   valaddr_reg:x3; val_offset:1614*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1614*FLEN/8, x7, x1, x2)

inst_834:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x281 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x27f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2a81; op2val:0x2a7f;
   valaddr_reg:x3; val_offset:1616*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1616*FLEN/8, x7, x1, x2)

inst_835:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x329 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3329; op2val:0x3329;
   valaddr_reg:x3; val_offset:1618*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1618*FLEN/8, x7, x1, x2)

inst_836:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x329 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3329; op2val:0x3329;
   valaddr_reg:x3; val_offset:1620*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1620*FLEN/8, x7, x1, x2)

inst_837:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x329 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3329; op2val:0x3329;
   valaddr_reg:x3; val_offset:1622*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1622*FLEN/8, x7, x1, x2)

inst_838:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x329 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3329; op2val:0x3329;
   valaddr_reg:x3; val_offset:1624*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1624*FLEN/8, x7, x1, x2)

inst_839:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x329 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3329; op2val:0x3329;
   valaddr_reg:x3; val_offset:1626*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1626*FLEN/8, x7, x1, x2)

inst_840:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1b6 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1b5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x31b6; op2val:0x31b5;
   valaddr_reg:x3; val_offset:1628*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1628*FLEN/8, x7, x1, x2)

inst_841:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1b6 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1b5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x31b6; op2val:0x31b5;
   valaddr_reg:x3; val_offset:1630*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1630*FLEN/8, x7, x1, x2)

inst_842:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1b6 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1b5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x31b6; op2val:0x31b5;
   valaddr_reg:x3; val_offset:1632*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1632*FLEN/8, x7, x1, x2)

inst_843:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1b6 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1b5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x31b6; op2val:0x31b5;
   valaddr_reg:x3; val_offset:1634*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1634*FLEN/8, x7, x1, x2)

inst_844:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1b6 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1b5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x31b6; op2val:0x31b5;
   valaddr_reg:x3; val_offset:1636*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1636*FLEN/8, x7, x1, x2)

inst_845:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x325 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x324 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b25; op2val:0x3b24;
   valaddr_reg:x3; val_offset:1638*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1638*FLEN/8, x7, x1, x2)

inst_846:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x325 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x324 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b25; op2val:0x3b24;
   valaddr_reg:x3; val_offset:1640*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1640*FLEN/8, x7, x1, x2)

inst_847:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x325 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x324 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b25; op2val:0x3b24;
   valaddr_reg:x3; val_offset:1642*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1642*FLEN/8, x7, x1, x2)

inst_848:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x325 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x324 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b25; op2val:0x3b24;
   valaddr_reg:x3; val_offset:1644*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1644*FLEN/8, x7, x1, x2)

inst_849:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x325 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x324 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b25; op2val:0x3b24;
   valaddr_reg:x3; val_offset:1646*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1646*FLEN/8, x7, x1, x2)

inst_850:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x12a and fs2 == 0 and fe2 == 0x0b and fm2 == 0x129 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2d2a; op2val:0x2d29;
   valaddr_reg:x3; val_offset:1648*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1648*FLEN/8, x7, x1, x2)

inst_851:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x12a and fs2 == 0 and fe2 == 0x0b and fm2 == 0x129 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2d2a; op2val:0x2d29;
   valaddr_reg:x3; val_offset:1650*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1650*FLEN/8, x7, x1, x2)

inst_852:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x12a and fs2 == 0 and fe2 == 0x0b and fm2 == 0x129 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2d2a; op2val:0x2d29;
   valaddr_reg:x3; val_offset:1652*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1652*FLEN/8, x7, x1, x2)

inst_853:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x12a and fs2 == 0 and fe2 == 0x0b and fm2 == 0x129 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2d2a; op2val:0x2d29;
   valaddr_reg:x3; val_offset:1654*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1654*FLEN/8, x7, x1, x2)

inst_854:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x12a and fs2 == 0 and fe2 == 0x0b and fm2 == 0x129 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2d2a; op2val:0x2d29;
   valaddr_reg:x3; val_offset:1656*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1656*FLEN/8, x7, x1, x2)

inst_855:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2cd and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2cc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2ecd; op2val:0x2ecc;
   valaddr_reg:x3; val_offset:1658*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1658*FLEN/8, x7, x1, x2)

inst_856:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2cd and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2cc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2ecd; op2val:0x2ecc;
   valaddr_reg:x3; val_offset:1660*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1660*FLEN/8, x7, x1, x2)

inst_857:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2cd and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2cc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2ecd; op2val:0x2ecc;
   valaddr_reg:x3; val_offset:1662*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1662*FLEN/8, x7, x1, x2)

inst_858:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2cd and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2cc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2ecd; op2val:0x2ecc;
   valaddr_reg:x3; val_offset:1664*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1664*FLEN/8, x7, x1, x2)

inst_859:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x2cd and fs2 == 0 and fe2 == 0x0b and fm2 == 0x2cc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2ecd; op2val:0x2ecc;
   valaddr_reg:x3; val_offset:1666*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1666*FLEN/8, x7, x1, x2)

inst_860:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1bb and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1ba and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2dbb; op2val:0x2dba;
   valaddr_reg:x3; val_offset:1668*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1668*FLEN/8, x7, x1, x2)

inst_861:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1bb and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1ba and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2dbb; op2val:0x2dba;
   valaddr_reg:x3; val_offset:1670*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1670*FLEN/8, x7, x1, x2)

inst_862:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1bb and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1ba and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2dbb; op2val:0x2dba;
   valaddr_reg:x3; val_offset:1672*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1672*FLEN/8, x7, x1, x2)

inst_863:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1bb and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1ba and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2dbb; op2val:0x2dba;
   valaddr_reg:x3; val_offset:1674*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1674*FLEN/8, x7, x1, x2)

inst_864:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1bb and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1ba and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2dbb; op2val:0x2dba;
   valaddr_reg:x3; val_offset:1676*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1676*FLEN/8, x7, x1, x2)

inst_865:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x178 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x178 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3978; op2val:0x3978;
   valaddr_reg:x3; val_offset:1678*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1678*FLEN/8, x7, x1, x2)

inst_866:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x178 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x178 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3978; op2val:0x3978;
   valaddr_reg:x3; val_offset:1680*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1680*FLEN/8, x7, x1, x2)

inst_867:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x178 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x178 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3978; op2val:0x3978;
   valaddr_reg:x3; val_offset:1682*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1682*FLEN/8, x7, x1, x2)

inst_868:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x178 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x178 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3978; op2val:0x3978;
   valaddr_reg:x3; val_offset:1684*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1684*FLEN/8, x7, x1, x2)

inst_869:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x178 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x178 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3978; op2val:0x3978;
   valaddr_reg:x3; val_offset:1686*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1686*FLEN/8, x7, x1, x2)

inst_870:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x247 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x246 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3247; op2val:0x3246;
   valaddr_reg:x3; val_offset:1688*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1688*FLEN/8, x7, x1, x2)

inst_871:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x247 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x246 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3247; op2val:0x3246;
   valaddr_reg:x3; val_offset:1690*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1690*FLEN/8, x7, x1, x2)

inst_872:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x247 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x246 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3247; op2val:0x3246;
   valaddr_reg:x3; val_offset:1692*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1692*FLEN/8, x7, x1, x2)

inst_873:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x247 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x246 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3247; op2val:0x3246;
   valaddr_reg:x3; val_offset:1694*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1694*FLEN/8, x7, x1, x2)

inst_874:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x247 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x246 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3247; op2val:0x3246;
   valaddr_reg:x3; val_offset:1696*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1696*FLEN/8, x7, x1, x2)

inst_875:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x119 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x118 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3119; op2val:0x3118;
   valaddr_reg:x3; val_offset:1698*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1698*FLEN/8, x7, x1, x2)

inst_876:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x119 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x118 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3119; op2val:0x3118;
   valaddr_reg:x3; val_offset:1700*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1700*FLEN/8, x7, x1, x2)

inst_877:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x119 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x118 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3119; op2val:0x3118;
   valaddr_reg:x3; val_offset:1702*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1702*FLEN/8, x7, x1, x2)

inst_878:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x119 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x118 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3119; op2val:0x3118;
   valaddr_reg:x3; val_offset:1704*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1704*FLEN/8, x7, x1, x2)

inst_879:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x119 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x118 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3119; op2val:0x3118;
   valaddr_reg:x3; val_offset:1706*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1706*FLEN/8, x7, x1, x2)

inst_880:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f7 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0f7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34f7; op2val:0x34f7;
   valaddr_reg:x3; val_offset:1708*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1708*FLEN/8, x7, x1, x2)

inst_881:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f7 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0f7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34f7; op2val:0x34f7;
   valaddr_reg:x3; val_offset:1710*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1710*FLEN/8, x7, x1, x2)

inst_882:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f7 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0f7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34f7; op2val:0x34f7;
   valaddr_reg:x3; val_offset:1712*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1712*FLEN/8, x7, x1, x2)

inst_883:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f7 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0f7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34f7; op2val:0x34f7;
   valaddr_reg:x3; val_offset:1714*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1714*FLEN/8, x7, x1, x2)

inst_884:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f7 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0f7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34f7; op2val:0x34f7;
   valaddr_reg:x3; val_offset:1716*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1716*FLEN/8, x7, x1, x2)

inst_885:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x08a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x388a; op2val:0x3889;
   valaddr_reg:x3; val_offset:1718*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1718*FLEN/8, x7, x1, x2)

inst_886:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x08a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x388a; op2val:0x3889;
   valaddr_reg:x3; val_offset:1720*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1720*FLEN/8, x7, x1, x2)

inst_887:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x08a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x388a; op2val:0x3889;
   valaddr_reg:x3; val_offset:1722*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1722*FLEN/8, x7, x1, x2)

inst_888:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x08a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x388a; op2val:0x3889;
   valaddr_reg:x3; val_offset:1724*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1724*FLEN/8, x7, x1, x2)

inst_889:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x08a and fs2 == 0 and fe2 == 0x0e and fm2 == 0x089 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x388a; op2val:0x3889;
   valaddr_reg:x3; val_offset:1726*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1726*FLEN/8, x7, x1, x2)

inst_890:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x090 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x090 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3490; op2val:0x3490;
   valaddr_reg:x3; val_offset:1728*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1728*FLEN/8, x7, x1, x2)

inst_891:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x090 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x090 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3490; op2val:0x3490;
   valaddr_reg:x3; val_offset:1730*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1730*FLEN/8, x7, x1, x2)

inst_892:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x090 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x090 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3490; op2val:0x3490;
   valaddr_reg:x3; val_offset:1732*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1732*FLEN/8, x7, x1, x2)

inst_893:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x090 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x090 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3490; op2val:0x3490;
   valaddr_reg:x3; val_offset:1734*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1734*FLEN/8, x7, x1, x2)

inst_894:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x090 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x090 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3490; op2val:0x3490;
   valaddr_reg:x3; val_offset:1736*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1736*FLEN/8, x7, x1, x2)

inst_895:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fa and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fa and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39fa; op2val:0x39fa;
   valaddr_reg:x3; val_offset:1738*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1738*FLEN/8, x7, x1, x2)

inst_896:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fa and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fa and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39fa; op2val:0x39fa;
   valaddr_reg:x3; val_offset:1740*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1740*FLEN/8, x7, x1, x2)

inst_897:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fa and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fa and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39fa; op2val:0x39fa;
   valaddr_reg:x3; val_offset:1742*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1742*FLEN/8, x7, x1, x2)

inst_898:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fa and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fa and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39fa; op2val:0x39fa;
   valaddr_reg:x3; val_offset:1744*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1744*FLEN/8, x7, x1, x2)

inst_899:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fa and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fa and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39fa; op2val:0x39fa;
   valaddr_reg:x3; val_offset:1746*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1746*FLEN/8, x7, x1, x2)

inst_900:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x0b1 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x0af and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x28b1; op2val:0x28af;
   valaddr_reg:x3; val_offset:1748*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1748*FLEN/8, x7, x1, x2)

inst_901:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x0b1 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x0af and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x28b1; op2val:0x28af;
   valaddr_reg:x3; val_offset:1750*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1750*FLEN/8, x7, x1, x2)

inst_902:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x0b1 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x0af and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x28b1; op2val:0x28af;
   valaddr_reg:x3; val_offset:1752*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1752*FLEN/8, x7, x1, x2)

inst_903:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x0b1 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x0af and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x28b1; op2val:0x28af;
   valaddr_reg:x3; val_offset:1754*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1754*FLEN/8, x7, x1, x2)

inst_904:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x0b1 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x0af and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x28b1; op2val:0x28af;
   valaddr_reg:x3; val_offset:1756*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1756*FLEN/8, x7, x1, x2)

inst_905:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x336 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x336 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3736; op2val:0x3736;
   valaddr_reg:x3; val_offset:1758*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1758*FLEN/8, x7, x1, x2)

inst_906:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x336 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x336 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3736; op2val:0x3736;
   valaddr_reg:x3; val_offset:1760*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1760*FLEN/8, x7, x1, x2)

inst_907:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x336 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x336 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3736; op2val:0x3736;
   valaddr_reg:x3; val_offset:1762*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1762*FLEN/8, x7, x1, x2)

inst_908:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x336 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x336 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3736; op2val:0x3736;
   valaddr_reg:x3; val_offset:1764*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1764*FLEN/8, x7, x1, x2)

inst_909:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x336 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x336 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3736; op2val:0x3736;
   valaddr_reg:x3; val_offset:1766*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1766*FLEN/8, x7, x1, x2)

inst_910:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x0c2 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0c2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x30c2; op2val:0x30c2;
   valaddr_reg:x3; val_offset:1768*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1768*FLEN/8, x7, x1, x2)

inst_911:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x0c2 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0c2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x30c2; op2val:0x30c2;
   valaddr_reg:x3; val_offset:1770*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1770*FLEN/8, x7, x1, x2)

inst_912:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x0c2 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0c2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x30c2; op2val:0x30c2;
   valaddr_reg:x3; val_offset:1772*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1772*FLEN/8, x7, x1, x2)

inst_913:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x0c2 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0c2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x30c2; op2val:0x30c2;
   valaddr_reg:x3; val_offset:1774*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1774*FLEN/8, x7, x1, x2)

inst_914:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x0c2 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0c2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x30c2; op2val:0x30c2;
   valaddr_reg:x3; val_offset:1776*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1776*FLEN/8, x7, x1, x2)

inst_915:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0d5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38d5; op2val:0x38d5;
   valaddr_reg:x3; val_offset:1778*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1778*FLEN/8, x7, x1, x2)

inst_916:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0d5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38d5; op2val:0x38d5;
   valaddr_reg:x3; val_offset:1780*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1780*FLEN/8, x7, x1, x2)

inst_917:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0d5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38d5; op2val:0x38d5;
   valaddr_reg:x3; val_offset:1782*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1782*FLEN/8, x7, x1, x2)

inst_918:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0d5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38d5; op2val:0x38d5;
   valaddr_reg:x3; val_offset:1784*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1784*FLEN/8, x7, x1, x2)

inst_919:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0d5 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0d5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38d5; op2val:0x38d5;
   valaddr_reg:x3; val_offset:1786*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1786*FLEN/8, x7, x1, x2)

inst_920:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ef and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ef; op2val:0x39ef;
   valaddr_reg:x3; val_offset:1788*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1788*FLEN/8, x7, x1, x2)

inst_921:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ef and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ef; op2val:0x39ef;
   valaddr_reg:x3; val_offset:1790*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1790*FLEN/8, x7, x1, x2)

inst_922:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ef and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ef; op2val:0x39ef;
   valaddr_reg:x3; val_offset:1792*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1792*FLEN/8, x7, x1, x2)

inst_923:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ef and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ef; op2val:0x39ef;
   valaddr_reg:x3; val_offset:1794*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1794*FLEN/8, x7, x1, x2)

inst_924:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ef and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ef and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39ef; op2val:0x39ef;
   valaddr_reg:x3; val_offset:1796*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1796*FLEN/8, x7, x1, x2)

inst_925:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1a8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1a8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x35a8; op2val:0x35a8;
   valaddr_reg:x3; val_offset:1798*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1798*FLEN/8, x7, x1, x2)

inst_926:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1a8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1a8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x35a8; op2val:0x35a8;
   valaddr_reg:x3; val_offset:1800*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1800*FLEN/8, x7, x1, x2)

inst_927:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1a8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1a8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x35a8; op2val:0x35a8;
   valaddr_reg:x3; val_offset:1802*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1802*FLEN/8, x7, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_7)

inst_928:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1a8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1a8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x35a8; op2val:0x35a8;
   valaddr_reg:x3; val_offset:1804*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1804*FLEN/8, x7, x1, x2)

inst_929:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1a8 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1a8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x35a8; op2val:0x35a8;
   valaddr_reg:x3; val_offset:1806*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1806*FLEN/8, x7, x1, x2)

inst_930:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x129 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x128 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3929; op2val:0x3928;
   valaddr_reg:x3; val_offset:1808*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1808*FLEN/8, x7, x1, x2)

inst_931:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x129 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x128 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3929; op2val:0x3928;
   valaddr_reg:x3; val_offset:1810*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1810*FLEN/8, x7, x1, x2)

inst_932:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x129 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x128 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3929; op2val:0x3928;
   valaddr_reg:x3; val_offset:1812*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1812*FLEN/8, x7, x1, x2)

inst_933:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x129 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x128 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3929; op2val:0x3928;
   valaddr_reg:x3; val_offset:1814*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1814*FLEN/8, x7, x1, x2)

inst_934:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x129 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x128 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3929; op2val:0x3928;
   valaddr_reg:x3; val_offset:1816*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1816*FLEN/8, x7, x1, x2)

inst_935:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ff and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aff; op2val:0x3aff;
   valaddr_reg:x3; val_offset:1818*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1818*FLEN/8, x7, x1, x2)

inst_936:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ff and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ff and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aff; op2val:0x3aff;
   valaddr_reg:x3; val_offset:1820*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1820*FLEN/8, x7, x1, x2)

inst_937:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ff and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ff and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aff; op2val:0x3aff;
   valaddr_reg:x3; val_offset:1822*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1822*FLEN/8, x7, x1, x2)

inst_938:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ff and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ff and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aff; op2val:0x3aff;
   valaddr_reg:x3; val_offset:1824*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1824*FLEN/8, x7, x1, x2)

inst_939:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ff and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ff and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aff; op2val:0x3aff;
   valaddr_reg:x3; val_offset:1826*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1826*FLEN/8, x7, x1, x2)

inst_940:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x179 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x179 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3179; op2val:0x3179;
   valaddr_reg:x3; val_offset:1828*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1828*FLEN/8, x7, x1, x2)

inst_941:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x179 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x179 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3179; op2val:0x3179;
   valaddr_reg:x3; val_offset:1830*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1830*FLEN/8, x7, x1, x2)

inst_942:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x179 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x179 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3179; op2val:0x3179;
   valaddr_reg:x3; val_offset:1832*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1832*FLEN/8, x7, x1, x2)

inst_943:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x179 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x179 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3179; op2val:0x3179;
   valaddr_reg:x3; val_offset:1834*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1834*FLEN/8, x7, x1, x2)

inst_944:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x179 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x179 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3179; op2val:0x3179;
   valaddr_reg:x3; val_offset:1836*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1836*FLEN/8, x7, x1, x2)

inst_945:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ca and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0ca and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38ca; op2val:0x38ca;
   valaddr_reg:x3; val_offset:1838*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1838*FLEN/8, x7, x1, x2)

inst_946:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ca and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0ca and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38ca; op2val:0x38ca;
   valaddr_reg:x3; val_offset:1840*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1840*FLEN/8, x7, x1, x2)

inst_947:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ca and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0ca and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38ca; op2val:0x38ca;
   valaddr_reg:x3; val_offset:1842*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1842*FLEN/8, x7, x1, x2)

inst_948:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ca and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0ca and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38ca; op2val:0x38ca;
   valaddr_reg:x3; val_offset:1844*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1844*FLEN/8, x7, x1, x2)

inst_949:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ca and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0ca and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38ca; op2val:0x38ca;
   valaddr_reg:x3; val_offset:1846*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1846*FLEN/8, x7, x1, x2)

inst_950:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x221 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x221 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a21; op2val:0x3a21;
   valaddr_reg:x3; val_offset:1848*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1848*FLEN/8, x7, x1, x2)

inst_951:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x221 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x221 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a21; op2val:0x3a21;
   valaddr_reg:x3; val_offset:1850*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1850*FLEN/8, x7, x1, x2)

inst_952:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x221 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x221 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a21; op2val:0x3a21;
   valaddr_reg:x3; val_offset:1852*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1852*FLEN/8, x7, x1, x2)

inst_953:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x221 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x221 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a21; op2val:0x3a21;
   valaddr_reg:x3; val_offset:1854*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1854*FLEN/8, x7, x1, x2)

inst_954:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x221 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x221 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a21; op2val:0x3a21;
   valaddr_reg:x3; val_offset:1856*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1856*FLEN/8, x7, x1, x2)

inst_955:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x38a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x38a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x378a; op2val:0x378a;
   valaddr_reg:x3; val_offset:1858*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1858*FLEN/8, x7, x1, x2)

inst_956:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x38a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x38a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x378a; op2val:0x378a;
   valaddr_reg:x3; val_offset:1860*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1860*FLEN/8, x7, x1, x2)

inst_957:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x38a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x38a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x378a; op2val:0x378a;
   valaddr_reg:x3; val_offset:1862*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1862*FLEN/8, x7, x1, x2)

inst_958:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x38a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x38a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x378a; op2val:0x378a;
   valaddr_reg:x3; val_offset:1864*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1864*FLEN/8, x7, x1, x2)

inst_959:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x38a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x38a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x378a; op2val:0x378a;
   valaddr_reg:x3; val_offset:1866*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1866*FLEN/8, x7, x1, x2)

inst_960:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x19e and fs2 == 0 and fe2 == 0x0d and fm2 == 0x19e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x359e; op2val:0x359e;
   valaddr_reg:x3; val_offset:1868*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1868*FLEN/8, x7, x1, x2)

inst_961:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x19e and fs2 == 0 and fe2 == 0x0d and fm2 == 0x19e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x359e; op2val:0x359e;
   valaddr_reg:x3; val_offset:1870*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1870*FLEN/8, x7, x1, x2)

inst_962:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x19e and fs2 == 0 and fe2 == 0x0d and fm2 == 0x19e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x359e; op2val:0x359e;
   valaddr_reg:x3; val_offset:1872*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1872*FLEN/8, x7, x1, x2)

inst_963:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x19e and fs2 == 0 and fe2 == 0x0d and fm2 == 0x19e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x359e; op2val:0x359e;
   valaddr_reg:x3; val_offset:1874*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1874*FLEN/8, x7, x1, x2)

inst_964:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x19e and fs2 == 0 and fe2 == 0x0d and fm2 == 0x19e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x359e; op2val:0x359e;
   valaddr_reg:x3; val_offset:1876*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1876*FLEN/8, x7, x1, x2)

inst_965:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x104 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x103 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3504; op2val:0x3503;
   valaddr_reg:x3; val_offset:1878*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1878*FLEN/8, x7, x1, x2)

inst_966:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x104 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x103 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3504; op2val:0x3503;
   valaddr_reg:x3; val_offset:1880*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1880*FLEN/8, x7, x1, x2)

inst_967:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x104 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x103 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3504; op2val:0x3503;
   valaddr_reg:x3; val_offset:1882*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1882*FLEN/8, x7, x1, x2)

inst_968:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x104 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x103 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3504; op2val:0x3503;
   valaddr_reg:x3; val_offset:1884*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1884*FLEN/8, x7, x1, x2)

inst_969:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x104 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x103 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3504; op2val:0x3503;
   valaddr_reg:x3; val_offset:1886*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1886*FLEN/8, x7, x1, x2)

inst_970:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x217 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x217 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a17; op2val:0x3a17;
   valaddr_reg:x3; val_offset:1888*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1888*FLEN/8, x7, x1, x2)

inst_971:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x217 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x217 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a17; op2val:0x3a17;
   valaddr_reg:x3; val_offset:1890*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1890*FLEN/8, x7, x1, x2)

inst_972:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x217 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x217 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a17; op2val:0x3a17;
   valaddr_reg:x3; val_offset:1892*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1892*FLEN/8, x7, x1, x2)

inst_973:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x217 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x217 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a17; op2val:0x3a17;
   valaddr_reg:x3; val_offset:1894*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1894*FLEN/8, x7, x1, x2)

inst_974:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x217 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x217 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a17; op2val:0x3a17;
   valaddr_reg:x3; val_offset:1896*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1896*FLEN/8, x7, x1, x2)

inst_975:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x02b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x382b; op2val:0x382b;
   valaddr_reg:x3; val_offset:1898*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1898*FLEN/8, x7, x1, x2)

inst_976:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x02b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x382b; op2val:0x382b;
   valaddr_reg:x3; val_offset:1900*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1900*FLEN/8, x7, x1, x2)

inst_977:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x02b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x382b; op2val:0x382b;
   valaddr_reg:x3; val_offset:1902*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1902*FLEN/8, x7, x1, x2)

inst_978:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x02b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x382b; op2val:0x382b;
   valaddr_reg:x3; val_offset:1904*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1904*FLEN/8, x7, x1, x2)

inst_979:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02b and fs2 == 0 and fe2 == 0x0e and fm2 == 0x02b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x382b; op2val:0x382b;
   valaddr_reg:x3; val_offset:1906*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1906*FLEN/8, x7, x1, x2)

inst_980:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0b3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0b3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38b3; op2val:0x38b3;
   valaddr_reg:x3; val_offset:1908*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1908*FLEN/8, x7, x1, x2)

inst_981:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0b3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0b3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38b3; op2val:0x38b3;
   valaddr_reg:x3; val_offset:1910*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1910*FLEN/8, x7, x1, x2)

inst_982:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0b3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0b3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38b3; op2val:0x38b3;
   valaddr_reg:x3; val_offset:1912*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1912*FLEN/8, x7, x1, x2)

inst_983:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0b3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0b3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38b3; op2val:0x38b3;
   valaddr_reg:x3; val_offset:1914*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1914*FLEN/8, x7, x1, x2)

inst_984:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0b3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0b3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38b3; op2val:0x38b3;
   valaddr_reg:x3; val_offset:1916*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1916*FLEN/8, x7, x1, x2)

inst_985:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1f4 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2df5; op2val:0x2df4;
   valaddr_reg:x3; val_offset:1918*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1918*FLEN/8, x7, x1, x2)

inst_986:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1f4 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2df5; op2val:0x2df4;
   valaddr_reg:x3; val_offset:1920*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1920*FLEN/8, x7, x1, x2)

inst_987:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1f4 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2df5; op2val:0x2df4;
   valaddr_reg:x3; val_offset:1922*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1922*FLEN/8, x7, x1, x2)

inst_988:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1f4 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2df5; op2val:0x2df4;
   valaddr_reg:x3; val_offset:1924*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1924*FLEN/8, x7, x1, x2)

inst_989:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1f4 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2df5; op2val:0x2df4;
   valaddr_reg:x3; val_offset:1926*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1926*FLEN/8, x7, x1, x2)

inst_990:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1cc and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1cc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39cc; op2val:0x39cc;
   valaddr_reg:x3; val_offset:1928*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1928*FLEN/8, x7, x1, x2)

inst_991:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1cc and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1cc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39cc; op2val:0x39cc;
   valaddr_reg:x3; val_offset:1930*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1930*FLEN/8, x7, x1, x2)

inst_992:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1cc and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1cc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39cc; op2val:0x39cc;
   valaddr_reg:x3; val_offset:1932*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1932*FLEN/8, x7, x1, x2)

inst_993:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1cc and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1cc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39cc; op2val:0x39cc;
   valaddr_reg:x3; val_offset:1934*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1934*FLEN/8, x7, x1, x2)

inst_994:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1cc and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1cc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39cc; op2val:0x39cc;
   valaddr_reg:x3; val_offset:1936*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1936*FLEN/8, x7, x1, x2)

inst_995:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x39d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x39d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b9d; op2val:0x3b9d;
   valaddr_reg:x3; val_offset:1938*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1938*FLEN/8, x7, x1, x2)

inst_996:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x39d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x39d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b9d; op2val:0x3b9d;
   valaddr_reg:x3; val_offset:1940*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1940*FLEN/8, x7, x1, x2)

inst_997:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x39d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x39d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b9d; op2val:0x3b9d;
   valaddr_reg:x3; val_offset:1942*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1942*FLEN/8, x7, x1, x2)

inst_998:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x39d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x39d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b9d; op2val:0x3b9d;
   valaddr_reg:x3; val_offset:1944*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1944*FLEN/8, x7, x1, x2)

inst_999:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x39d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x39d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b9d; op2val:0x3b9d;
   valaddr_reg:x3; val_offset:1946*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1946*FLEN/8, x7, x1, x2)

inst_1000:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3d0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3cf and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37d0; op2val:0x37cf;
   valaddr_reg:x3; val_offset:1948*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1948*FLEN/8, x7, x1, x2)

inst_1001:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3d0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3cf and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37d0; op2val:0x37cf;
   valaddr_reg:x3; val_offset:1950*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1950*FLEN/8, x7, x1, x2)

inst_1002:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3d0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3cf and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37d0; op2val:0x37cf;
   valaddr_reg:x3; val_offset:1952*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1952*FLEN/8, x7, x1, x2)

inst_1003:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3d0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3cf and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37d0; op2val:0x37cf;
   valaddr_reg:x3; val_offset:1954*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1954*FLEN/8, x7, x1, x2)

inst_1004:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3d0 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3cf and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37d0; op2val:0x37cf;
   valaddr_reg:x3; val_offset:1956*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1956*FLEN/8, x7, x1, x2)

inst_1005:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b9 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab9; op2val:0x3ab9;
   valaddr_reg:x3; val_offset:1958*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1958*FLEN/8, x7, x1, x2)

inst_1006:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b9 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab9; op2val:0x3ab9;
   valaddr_reg:x3; val_offset:1960*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1960*FLEN/8, x7, x1, x2)

inst_1007:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b9 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab9; op2val:0x3ab9;
   valaddr_reg:x3; val_offset:1962*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1962*FLEN/8, x7, x1, x2)

inst_1008:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b9 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab9; op2val:0x3ab9;
   valaddr_reg:x3; val_offset:1964*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1964*FLEN/8, x7, x1, x2)

inst_1009:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b9 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2b9 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab9; op2val:0x3ab9;
   valaddr_reg:x3; val_offset:1966*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1966*FLEN/8, x7, x1, x2)

inst_1010:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x37d and fs2 == 0 and fe2 == 0x0b and fm2 == 0x37c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f7d; op2val:0x2f7c;
   valaddr_reg:x3; val_offset:1968*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1968*FLEN/8, x7, x1, x2)

inst_1011:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x37d and fs2 == 0 and fe2 == 0x0b and fm2 == 0x37c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f7d; op2val:0x2f7c;
   valaddr_reg:x3; val_offset:1970*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1970*FLEN/8, x7, x1, x2)

inst_1012:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x37d and fs2 == 0 and fe2 == 0x0b and fm2 == 0x37c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f7d; op2val:0x2f7c;
   valaddr_reg:x3; val_offset:1972*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1972*FLEN/8, x7, x1, x2)

inst_1013:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x37d and fs2 == 0 and fe2 == 0x0b and fm2 == 0x37c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f7d; op2val:0x2f7c;
   valaddr_reg:x3; val_offset:1974*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1974*FLEN/8, x7, x1, x2)

inst_1014:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x37d and fs2 == 0 and fe2 == 0x0b and fm2 == 0x37c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f7d; op2val:0x2f7c;
   valaddr_reg:x3; val_offset:1976*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1976*FLEN/8, x7, x1, x2)

inst_1015:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0eb and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0eb and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34eb; op2val:0x34eb;
   valaddr_reg:x3; val_offset:1978*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1978*FLEN/8, x7, x1, x2)

inst_1016:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0eb and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0eb and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34eb; op2val:0x34eb;
   valaddr_reg:x3; val_offset:1980*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1980*FLEN/8, x7, x1, x2)

inst_1017:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0eb and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0eb and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34eb; op2val:0x34eb;
   valaddr_reg:x3; val_offset:1982*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1982*FLEN/8, x7, x1, x2)

inst_1018:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0eb and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0eb and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34eb; op2val:0x34eb;
   valaddr_reg:x3; val_offset:1984*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1984*FLEN/8, x7, x1, x2)

inst_1019:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0eb and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0eb and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34eb; op2val:0x34eb;
   valaddr_reg:x3; val_offset:1986*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1986*FLEN/8, x7, x1, x2)

inst_1020:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x106 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x106 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3906; op2val:0x3906;
   valaddr_reg:x3; val_offset:1988*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1988*FLEN/8, x7, x1, x2)

inst_1021:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x106 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x106 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3906; op2val:0x3906;
   valaddr_reg:x3; val_offset:1990*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 1990*FLEN/8, x7, x1, x2)

inst_1022:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x106 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x106 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3906; op2val:0x3906;
   valaddr_reg:x3; val_offset:1992*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 1992*FLEN/8, x7, x1, x2)

inst_1023:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x106 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x106 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3906; op2val:0x3906;
   valaddr_reg:x3; val_offset:1994*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 1994*FLEN/8, x7, x1, x2)

inst_1024:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x106 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x106 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3906; op2val:0x3906;
   valaddr_reg:x3; val_offset:1996*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 1996*FLEN/8, x7, x1, x2)

inst_1025:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x037 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x037 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3437; op2val:0x3437;
   valaddr_reg:x3; val_offset:1998*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 1998*FLEN/8, x7, x1, x2)

inst_1026:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x037 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x037 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3437; op2val:0x3437;
   valaddr_reg:x3; val_offset:2000*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2000*FLEN/8, x7, x1, x2)

inst_1027:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x037 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x037 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3437; op2val:0x3437;
   valaddr_reg:x3; val_offset:2002*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2002*FLEN/8, x7, x1, x2)

inst_1028:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x037 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x037 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3437; op2val:0x3437;
   valaddr_reg:x3; val_offset:2004*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2004*FLEN/8, x7, x1, x2)

inst_1029:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x037 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x037 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3437; op2val:0x3437;
   valaddr_reg:x3; val_offset:2006*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2006*FLEN/8, x7, x1, x2)

inst_1030:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x099 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x099 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3099; op2val:0x3099;
   valaddr_reg:x3; val_offset:2008*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2008*FLEN/8, x7, x1, x2)

inst_1031:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x099 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x099 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3099; op2val:0x3099;
   valaddr_reg:x3; val_offset:2010*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2010*FLEN/8, x7, x1, x2)

inst_1032:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x099 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x099 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3099; op2val:0x3099;
   valaddr_reg:x3; val_offset:2012*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2012*FLEN/8, x7, x1, x2)

inst_1033:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x099 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x099 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3099; op2val:0x3099;
   valaddr_reg:x3; val_offset:2014*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2014*FLEN/8, x7, x1, x2)

inst_1034:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x099 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x099 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3099; op2val:0x3099;
   valaddr_reg:x3; val_offset:2016*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2016*FLEN/8, x7, x1, x2)

inst_1035:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x11e and fs2 == 0 and fe2 == 0x0a and fm2 == 0x11c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x291e; op2val:0x291c;
   valaddr_reg:x3; val_offset:2018*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2018*FLEN/8, x7, x1, x2)

inst_1036:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x11e and fs2 == 0 and fe2 == 0x0a and fm2 == 0x11c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x291e; op2val:0x291c;
   valaddr_reg:x3; val_offset:2020*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2020*FLEN/8, x7, x1, x2)

inst_1037:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x11e and fs2 == 0 and fe2 == 0x0a and fm2 == 0x11c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x291e; op2val:0x291c;
   valaddr_reg:x3; val_offset:2022*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2022*FLEN/8, x7, x1, x2)

inst_1038:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x11e and fs2 == 0 and fe2 == 0x0a and fm2 == 0x11c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x291e; op2val:0x291c;
   valaddr_reg:x3; val_offset:2024*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2024*FLEN/8, x7, x1, x2)

inst_1039:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x11e and fs2 == 0 and fe2 == 0x0a and fm2 == 0x11c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x291e; op2val:0x291c;
   valaddr_reg:x3; val_offset:2026*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2026*FLEN/8, x7, x1, x2)

inst_1040:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x297 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x296 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a97; op2val:0x3a96;
   valaddr_reg:x3; val_offset:2028*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2028*FLEN/8, x7, x1, x2)

inst_1041:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x297 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x296 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a97; op2val:0x3a96;
   valaddr_reg:x3; val_offset:2030*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2030*FLEN/8, x7, x1, x2)

inst_1042:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x297 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x296 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a97; op2val:0x3a96;
   valaddr_reg:x3; val_offset:2032*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2032*FLEN/8, x7, x1, x2)

inst_1043:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x297 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x296 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a97; op2val:0x3a96;
   valaddr_reg:x3; val_offset:2034*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2034*FLEN/8, x7, x1, x2)

inst_1044:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x297 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x296 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a97; op2val:0x3a96;
   valaddr_reg:x3; val_offset:2036*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2036*FLEN/8, x7, x1, x2)

inst_1045:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x242 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x242 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a42; op2val:0x3a42;
   valaddr_reg:x3; val_offset:2038*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2038*FLEN/8, x7, x1, x2)

inst_1046:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x242 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x242 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a42; op2val:0x3a42;
   valaddr_reg:x3; val_offset:2040*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2040*FLEN/8, x7, x1, x2)

inst_1047:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x242 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x242 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a42; op2val:0x3a42;
   valaddr_reg:x3; val_offset:2042*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2042*FLEN/8, x7, x1, x2)

inst_1048:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x242 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x242 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a42; op2val:0x3a42;
   valaddr_reg:x3; val_offset:2044*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2044*FLEN/8, x7, x1, x2)

inst_1049:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x242 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x242 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a42; op2val:0x3a42;
   valaddr_reg:x3; val_offset:2046*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2046*FLEN/8, x7, x1, x2)

inst_1050:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33c0; op2val:0x33c0;
   valaddr_reg:x3; val_offset:2048*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2048*FLEN/8, x7, x1, x2)

inst_1051:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3c0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33c0; op2val:0x33c0;
   valaddr_reg:x3; val_offset:2050*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2050*FLEN/8, x7, x1, x2)

inst_1052:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3c0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33c0; op2val:0x33c0;
   valaddr_reg:x3; val_offset:2052*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2052*FLEN/8, x7, x1, x2)

inst_1053:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3c0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33c0; op2val:0x33c0;
   valaddr_reg:x3; val_offset:2054*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2054*FLEN/8, x7, x1, x2)

inst_1054:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3c0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33c0; op2val:0x33c0;
   valaddr_reg:x3; val_offset:2056*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2056*FLEN/8, x7, x1, x2)

inst_1055:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x118 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x117 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3518; op2val:0x3517;
   valaddr_reg:x3; val_offset:2058*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2058*FLEN/8, x7, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_8)

inst_1056:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x118 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x117 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3518; op2val:0x3517;
   valaddr_reg:x3; val_offset:2060*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2060*FLEN/8, x7, x1, x2)

inst_1057:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x118 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x117 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3518; op2val:0x3517;
   valaddr_reg:x3; val_offset:2062*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2062*FLEN/8, x7, x1, x2)

inst_1058:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x118 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x117 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3518; op2val:0x3517;
   valaddr_reg:x3; val_offset:2064*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2064*FLEN/8, x7, x1, x2)

inst_1059:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x118 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x117 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3518; op2val:0x3517;
   valaddr_reg:x3; val_offset:2066*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2066*FLEN/8, x7, x1, x2)

inst_1060:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x137 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x137 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3937; op2val:0x3937;
   valaddr_reg:x3; val_offset:2068*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2068*FLEN/8, x7, x1, x2)

inst_1061:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x137 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x137 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3937; op2val:0x3937;
   valaddr_reg:x3; val_offset:2070*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2070*FLEN/8, x7, x1, x2)

inst_1062:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x137 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x137 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3937; op2val:0x3937;
   valaddr_reg:x3; val_offset:2072*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2072*FLEN/8, x7, x1, x2)

inst_1063:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x137 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x137 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3937; op2val:0x3937;
   valaddr_reg:x3; val_offset:2074*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2074*FLEN/8, x7, x1, x2)

inst_1064:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x137 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x137 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3937; op2val:0x3937;
   valaddr_reg:x3; val_offset:2076*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2076*FLEN/8, x7, x1, x2)

inst_1065:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ae and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aae; op2val:0x3aae;
   valaddr_reg:x3; val_offset:2078*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2078*FLEN/8, x7, x1, x2)

inst_1066:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ae and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aae; op2val:0x3aae;
   valaddr_reg:x3; val_offset:2080*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2080*FLEN/8, x7, x1, x2)

inst_1067:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ae and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aae; op2val:0x3aae;
   valaddr_reg:x3; val_offset:2082*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2082*FLEN/8, x7, x1, x2)

inst_1068:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ae and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aae; op2val:0x3aae;
   valaddr_reg:x3; val_offset:2084*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2084*FLEN/8, x7, x1, x2)

inst_1069:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ae and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ae and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aae; op2val:0x3aae;
   valaddr_reg:x3; val_offset:2086*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2086*FLEN/8, x7, x1, x2)

inst_1070:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ac and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3ac and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bac; op2val:0x3bac;
   valaddr_reg:x3; val_offset:2088*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2088*FLEN/8, x7, x1, x2)

inst_1071:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ac and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3ac and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bac; op2val:0x3bac;
   valaddr_reg:x3; val_offset:2090*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2090*FLEN/8, x7, x1, x2)

inst_1072:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ac and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3ac and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bac; op2val:0x3bac;
   valaddr_reg:x3; val_offset:2092*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2092*FLEN/8, x7, x1, x2)

inst_1073:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ac and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3ac and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bac; op2val:0x3bac;
   valaddr_reg:x3; val_offset:2094*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2094*FLEN/8, x7, x1, x2)

inst_1074:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ac and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3ac and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bac; op2val:0x3bac;
   valaddr_reg:x3; val_offset:2096*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2096*FLEN/8, x7, x1, x2)

inst_1075:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x225 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x225 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3225; op2val:0x3225;
   valaddr_reg:x3; val_offset:2098*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2098*FLEN/8, x7, x1, x2)

inst_1076:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x225 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x225 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3225; op2val:0x3225;
   valaddr_reg:x3; val_offset:2100*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2100*FLEN/8, x7, x1, x2)

inst_1077:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x225 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x225 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3225; op2val:0x3225;
   valaddr_reg:x3; val_offset:2102*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2102*FLEN/8, x7, x1, x2)

inst_1078:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x225 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x225 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3225; op2val:0x3225;
   valaddr_reg:x3; val_offset:2104*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2104*FLEN/8, x7, x1, x2)

inst_1079:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x225 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x225 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3225; op2val:0x3225;
   valaddr_reg:x3; val_offset:2106*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2106*FLEN/8, x7, x1, x2)

inst_1080:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1dc and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1db and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39dc; op2val:0x39db;
   valaddr_reg:x3; val_offset:2108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2108*FLEN/8, x7, x1, x2)

inst_1081:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1dc and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1db and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39dc; op2val:0x39db;
   valaddr_reg:x3; val_offset:2110*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2110*FLEN/8, x7, x1, x2)

inst_1082:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1dc and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1db and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39dc; op2val:0x39db;
   valaddr_reg:x3; val_offset:2112*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2112*FLEN/8, x7, x1, x2)

inst_1083:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1dc and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1db and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39dc; op2val:0x39db;
   valaddr_reg:x3; val_offset:2114*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2114*FLEN/8, x7, x1, x2)

inst_1084:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1dc and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1db and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39dc; op2val:0x39db;
   valaddr_reg:x3; val_offset:2116*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2116*FLEN/8, x7, x1, x2)

inst_1085:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x133 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x131 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2933; op2val:0x2931;
   valaddr_reg:x3; val_offset:2118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2118*FLEN/8, x7, x1, x2)

inst_1086:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x133 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x131 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2933; op2val:0x2931;
   valaddr_reg:x3; val_offset:2120*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2120*FLEN/8, x7, x1, x2)

inst_1087:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x133 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x131 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2933; op2val:0x2931;
   valaddr_reg:x3; val_offset:2122*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2122*FLEN/8, x7, x1, x2)

inst_1088:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x133 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x131 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2933; op2val:0x2931;
   valaddr_reg:x3; val_offset:2124*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2124*FLEN/8, x7, x1, x2)

inst_1089:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x133 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x131 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2933; op2val:0x2931;
   valaddr_reg:x3; val_offset:2126*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2126*FLEN/8, x7, x1, x2)

inst_1090:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x0c and fm2 == 0x32c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x332d; op2val:0x332c;
   valaddr_reg:x3; val_offset:2128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2128*FLEN/8, x7, x1, x2)

inst_1091:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x0c and fm2 == 0x32c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x332d; op2val:0x332c;
   valaddr_reg:x3; val_offset:2130*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2130*FLEN/8, x7, x1, x2)

inst_1092:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x0c and fm2 == 0x32c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x332d; op2val:0x332c;
   valaddr_reg:x3; val_offset:2132*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2132*FLEN/8, x7, x1, x2)

inst_1093:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x0c and fm2 == 0x32c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x332d; op2val:0x332c;
   valaddr_reg:x3; val_offset:2134*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2134*FLEN/8, x7, x1, x2)

inst_1094:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x32d and fs2 == 0 and fe2 == 0x0c and fm2 == 0x32c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x332d; op2val:0x332c;
   valaddr_reg:x3; val_offset:2136*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2136*FLEN/8, x7, x1, x2)

inst_1095:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x171 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x171 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3571; op2val:0x3571;
   valaddr_reg:x3; val_offset:2138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2138*FLEN/8, x7, x1, x2)

inst_1096:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x171 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x171 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3571; op2val:0x3571;
   valaddr_reg:x3; val_offset:2140*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2140*FLEN/8, x7, x1, x2)

inst_1097:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x171 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x171 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3571; op2val:0x3571;
   valaddr_reg:x3; val_offset:2142*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2142*FLEN/8, x7, x1, x2)

inst_1098:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x171 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x171 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3571; op2val:0x3571;
   valaddr_reg:x3; val_offset:2144*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2144*FLEN/8, x7, x1, x2)

inst_1099:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x171 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x171 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3571; op2val:0x3571;
   valaddr_reg:x3; val_offset:2146*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2146*FLEN/8, x7, x1, x2)

inst_1100:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x070 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x070 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3870; op2val:0x3870;
   valaddr_reg:x3; val_offset:2148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2148*FLEN/8, x7, x1, x2)

inst_1101:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x070 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x070 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3870; op2val:0x3870;
   valaddr_reg:x3; val_offset:2150*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2150*FLEN/8, x7, x1, x2)

inst_1102:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x070 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x070 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3870; op2val:0x3870;
   valaddr_reg:x3; val_offset:2152*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2152*FLEN/8, x7, x1, x2)

inst_1103:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x070 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x070 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3870; op2val:0x3870;
   valaddr_reg:x3; val_offset:2154*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2154*FLEN/8, x7, x1, x2)

inst_1104:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x070 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x070 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3870; op2val:0x3870;
   valaddr_reg:x3; val_offset:2156*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2156*FLEN/8, x7, x1, x2)

inst_1105:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x363 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x35e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2763; op2val:0x275e;
   valaddr_reg:x3; val_offset:2158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2158*FLEN/8, x7, x1, x2)

inst_1106:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x363 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x35e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2763; op2val:0x275e;
   valaddr_reg:x3; val_offset:2160*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2160*FLEN/8, x7, x1, x2)

inst_1107:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x363 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x35e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2763; op2val:0x275e;
   valaddr_reg:x3; val_offset:2162*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2162*FLEN/8, x7, x1, x2)

inst_1108:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x363 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x35e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2763; op2val:0x275e;
   valaddr_reg:x3; val_offset:2164*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2164*FLEN/8, x7, x1, x2)

inst_1109:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x363 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x35e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2763; op2val:0x275e;
   valaddr_reg:x3; val_offset:2166*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2166*FLEN/8, x7, x1, x2)

inst_1110:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x250 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x250 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3250; op2val:0x3250;
   valaddr_reg:x3; val_offset:2168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2168*FLEN/8, x7, x1, x2)

inst_1111:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x250 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x250 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3250; op2val:0x3250;
   valaddr_reg:x3; val_offset:2170*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2170*FLEN/8, x7, x1, x2)

inst_1112:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x250 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x250 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3250; op2val:0x3250;
   valaddr_reg:x3; val_offset:2172*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2172*FLEN/8, x7, x1, x2)

inst_1113:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x250 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x250 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3250; op2val:0x3250;
   valaddr_reg:x3; val_offset:2174*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2174*FLEN/8, x7, x1, x2)

inst_1114:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x250 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x250 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3250; op2val:0x3250;
   valaddr_reg:x3; val_offset:2176*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2176*FLEN/8, x7, x1, x2)

inst_1115:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2fd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2fd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3afd; op2val:0x3afd;
   valaddr_reg:x3; val_offset:2178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2178*FLEN/8, x7, x1, x2)

inst_1116:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2fd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2fd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3afd; op2val:0x3afd;
   valaddr_reg:x3; val_offset:2180*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2180*FLEN/8, x7, x1, x2)

inst_1117:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2fd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2fd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3afd; op2val:0x3afd;
   valaddr_reg:x3; val_offset:2182*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2182*FLEN/8, x7, x1, x2)

inst_1118:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2fd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2fd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3afd; op2val:0x3afd;
   valaddr_reg:x3; val_offset:2184*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2184*FLEN/8, x7, x1, x2)

inst_1119:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2fd and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2fd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3afd; op2val:0x3afd;
   valaddr_reg:x3; val_offset:2186*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2186*FLEN/8, x7, x1, x2)

inst_1120:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x263 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x263 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3663; op2val:0x3663;
   valaddr_reg:x3; val_offset:2188*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2188*FLEN/8, x7, x1, x2)

inst_1121:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x263 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x263 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3663; op2val:0x3663;
   valaddr_reg:x3; val_offset:2190*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2190*FLEN/8, x7, x1, x2)

inst_1122:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x263 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x263 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3663; op2val:0x3663;
   valaddr_reg:x3; val_offset:2192*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2192*FLEN/8, x7, x1, x2)

inst_1123:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x263 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x263 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3663; op2val:0x3663;
   valaddr_reg:x3; val_offset:2194*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2194*FLEN/8, x7, x1, x2)

inst_1124:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x263 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x263 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3663; op2val:0x3663;
   valaddr_reg:x3; val_offset:2196*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2196*FLEN/8, x7, x1, x2)

inst_1125:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x30e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x30e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b0e; op2val:0x3b0e;
   valaddr_reg:x3; val_offset:2198*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2198*FLEN/8, x7, x1, x2)

inst_1126:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x30e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x30e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b0e; op2val:0x3b0e;
   valaddr_reg:x3; val_offset:2200*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2200*FLEN/8, x7, x1, x2)

inst_1127:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x30e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x30e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b0e; op2val:0x3b0e;
   valaddr_reg:x3; val_offset:2202*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2202*FLEN/8, x7, x1, x2)

inst_1128:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x30e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x30e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b0e; op2val:0x3b0e;
   valaddr_reg:x3; val_offset:2204*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2204*FLEN/8, x7, x1, x2)

inst_1129:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x30e and fs2 == 0 and fe2 == 0x0e and fm2 == 0x30e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b0e; op2val:0x3b0e;
   valaddr_reg:x3; val_offset:2206*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2206*FLEN/8, x7, x1, x2)

inst_1130:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x203 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x203 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a03; op2val:0x3a03;
   valaddr_reg:x3; val_offset:2208*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2208*FLEN/8, x7, x1, x2)

inst_1131:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x203 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x203 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a03; op2val:0x3a03;
   valaddr_reg:x3; val_offset:2210*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2210*FLEN/8, x7, x1, x2)

inst_1132:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x203 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x203 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a03; op2val:0x3a03;
   valaddr_reg:x3; val_offset:2212*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2212*FLEN/8, x7, x1, x2)

inst_1133:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x203 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x203 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a03; op2val:0x3a03;
   valaddr_reg:x3; val_offset:2214*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2214*FLEN/8, x7, x1, x2)

inst_1134:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x203 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x203 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a03; op2val:0x3a03;
   valaddr_reg:x3; val_offset:2216*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2216*FLEN/8, x7, x1, x2)

inst_1135:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3f7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bf7; op2val:0x3bf7;
   valaddr_reg:x3; val_offset:2218*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2218*FLEN/8, x7, x1, x2)

inst_1136:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3f7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bf7; op2val:0x3bf7;
   valaddr_reg:x3; val_offset:2220*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2220*FLEN/8, x7, x1, x2)

inst_1137:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3f7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bf7; op2val:0x3bf7;
   valaddr_reg:x3; val_offset:2222*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2222*FLEN/8, x7, x1, x2)

inst_1138:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3f7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bf7; op2val:0x3bf7;
   valaddr_reg:x3; val_offset:2224*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2224*FLEN/8, x7, x1, x2)

inst_1139:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3f7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bf7; op2val:0x3bf7;
   valaddr_reg:x3; val_offset:2226*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2226*FLEN/8, x7, x1, x2)

inst_1140:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x07d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x07d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x387d; op2val:0x387d;
   valaddr_reg:x3; val_offset:2228*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2228*FLEN/8, x7, x1, x2)

inst_1141:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x07d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x07d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x387d; op2val:0x387d;
   valaddr_reg:x3; val_offset:2230*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2230*FLEN/8, x7, x1, x2)

inst_1142:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x07d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x07d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x387d; op2val:0x387d;
   valaddr_reg:x3; val_offset:2232*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2232*FLEN/8, x7, x1, x2)

inst_1143:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x07d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x07d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x387d; op2val:0x387d;
   valaddr_reg:x3; val_offset:2234*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2234*FLEN/8, x7, x1, x2)

inst_1144:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x07d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x07d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x387d; op2val:0x387d;
   valaddr_reg:x3; val_offset:2236*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2236*FLEN/8, x7, x1, x2)

inst_1145:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1f5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x35f5; op2val:0x35f5;
   valaddr_reg:x3; val_offset:2238*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2238*FLEN/8, x7, x1, x2)

inst_1146:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1f5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x35f5; op2val:0x35f5;
   valaddr_reg:x3; val_offset:2240*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2240*FLEN/8, x7, x1, x2)

inst_1147:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1f5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x35f5; op2val:0x35f5;
   valaddr_reg:x3; val_offset:2242*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2242*FLEN/8, x7, x1, x2)

inst_1148:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1f5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x35f5; op2val:0x35f5;
   valaddr_reg:x3; val_offset:2244*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2244*FLEN/8, x7, x1, x2)

inst_1149:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1f5 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1f5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x35f5; op2val:0x35f5;
   valaddr_reg:x3; val_offset:2246*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2246*FLEN/8, x7, x1, x2)

inst_1150:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x145 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x144 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3145; op2val:0x3144;
   valaddr_reg:x3; val_offset:2248*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2248*FLEN/8, x7, x1, x2)

inst_1151:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x145 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x144 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3145; op2val:0x3144;
   valaddr_reg:x3; val_offset:2250*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2250*FLEN/8, x7, x1, x2)

inst_1152:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x145 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x144 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3145; op2val:0x3144;
   valaddr_reg:x3; val_offset:2252*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2252*FLEN/8, x7, x1, x2)

inst_1153:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x145 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x144 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3145; op2val:0x3144;
   valaddr_reg:x3; val_offset:2254*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2254*FLEN/8, x7, x1, x2)

inst_1154:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x145 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x144 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3145; op2val:0x3144;
   valaddr_reg:x3; val_offset:2256*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2256*FLEN/8, x7, x1, x2)

inst_1155:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1b8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1b8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39b8; op2val:0x39b8;
   valaddr_reg:x3; val_offset:2258*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2258*FLEN/8, x7, x1, x2)

inst_1156:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1b8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1b8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39b8; op2val:0x39b8;
   valaddr_reg:x3; val_offset:2260*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2260*FLEN/8, x7, x1, x2)

inst_1157:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1b8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1b8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39b8; op2val:0x39b8;
   valaddr_reg:x3; val_offset:2262*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2262*FLEN/8, x7, x1, x2)

inst_1158:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1b8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1b8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39b8; op2val:0x39b8;
   valaddr_reg:x3; val_offset:2264*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2264*FLEN/8, x7, x1, x2)

inst_1159:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1b8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1b8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39b8; op2val:0x39b8;
   valaddr_reg:x3; val_offset:2266*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2266*FLEN/8, x7, x1, x2)

inst_1160:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1d0 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1d0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39d0; op2val:0x39d0;
   valaddr_reg:x3; val_offset:2268*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2268*FLEN/8, x7, x1, x2)

inst_1161:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1d0 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1d0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39d0; op2val:0x39d0;
   valaddr_reg:x3; val_offset:2270*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2270*FLEN/8, x7, x1, x2)

inst_1162:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1d0 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1d0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39d0; op2val:0x39d0;
   valaddr_reg:x3; val_offset:2272*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2272*FLEN/8, x7, x1, x2)

inst_1163:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1d0 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1d0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39d0; op2val:0x39d0;
   valaddr_reg:x3; val_offset:2274*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2274*FLEN/8, x7, x1, x2)

inst_1164:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1d0 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1d0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39d0; op2val:0x39d0;
   valaddr_reg:x3; val_offset:2276*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2276*FLEN/8, x7, x1, x2)

inst_1165:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fe and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fe and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39fe; op2val:0x39fe;
   valaddr_reg:x3; val_offset:2278*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2278*FLEN/8, x7, x1, x2)

inst_1166:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fe and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fe and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39fe; op2val:0x39fe;
   valaddr_reg:x3; val_offset:2280*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2280*FLEN/8, x7, x1, x2)

inst_1167:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fe and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fe and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39fe; op2val:0x39fe;
   valaddr_reg:x3; val_offset:2282*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2282*FLEN/8, x7, x1, x2)

inst_1168:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fe and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fe and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39fe; op2val:0x39fe;
   valaddr_reg:x3; val_offset:2284*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2284*FLEN/8, x7, x1, x2)

inst_1169:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1fe and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1fe and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39fe; op2val:0x39fe;
   valaddr_reg:x3; val_offset:2286*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2286*FLEN/8, x7, x1, x2)

inst_1170:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2af and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2af and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32af; op2val:0x32af;
   valaddr_reg:x3; val_offset:2288*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2288*FLEN/8, x7, x1, x2)

inst_1171:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2af and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2af and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32af; op2val:0x32af;
   valaddr_reg:x3; val_offset:2290*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2290*FLEN/8, x7, x1, x2)

inst_1172:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2af and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2af and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32af; op2val:0x32af;
   valaddr_reg:x3; val_offset:2292*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2292*FLEN/8, x7, x1, x2)

inst_1173:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2af and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2af and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32af; op2val:0x32af;
   valaddr_reg:x3; val_offset:2294*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2294*FLEN/8, x7, x1, x2)

inst_1174:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x2af and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2af and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x32af; op2val:0x32af;
   valaddr_reg:x3; val_offset:2296*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2296*FLEN/8, x7, x1, x2)

inst_1175:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x2c5 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x2c0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x26c5; op2val:0x26c0;
   valaddr_reg:x3; val_offset:2298*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2298*FLEN/8, x7, x1, x2)

inst_1176:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x2c5 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x2c0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x26c5; op2val:0x26c0;
   valaddr_reg:x3; val_offset:2300*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2300*FLEN/8, x7, x1, x2)

inst_1177:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x2c5 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x2c0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x26c5; op2val:0x26c0;
   valaddr_reg:x3; val_offset:2302*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2302*FLEN/8, x7, x1, x2)

inst_1178:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x2c5 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x2c0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x26c5; op2val:0x26c0;
   valaddr_reg:x3; val_offset:2304*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2304*FLEN/8, x7, x1, x2)

inst_1179:
// fs1 == 0 and fe1 == 0x09 and fm1 == 0x2c5 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x2c0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x26c5; op2val:0x26c0;
   valaddr_reg:x3; val_offset:2306*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2306*FLEN/8, x7, x1, x2)

inst_1180:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x012 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x012 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3812; op2val:0x3812;
   valaddr_reg:x3; val_offset:2308*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2308*FLEN/8, x7, x1, x2)

inst_1181:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x012 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x012 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3812; op2val:0x3812;
   valaddr_reg:x3; val_offset:2310*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2310*FLEN/8, x7, x1, x2)

inst_1182:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x012 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x012 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3812; op2val:0x3812;
   valaddr_reg:x3; val_offset:2312*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2312*FLEN/8, x7, x1, x2)

inst_1183:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x012 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x012 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3812; op2val:0x3812;
   valaddr_reg:x3; val_offset:2314*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2314*FLEN/8, x7, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_9)

inst_1184:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x012 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x012 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3812; op2val:0x3812;
   valaddr_reg:x3; val_offset:2316*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2316*FLEN/8, x7, x1, x2)

inst_1185:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x364 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x363 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3364; op2val:0x3363;
   valaddr_reg:x3; val_offset:2318*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2318*FLEN/8, x7, x1, x2)

inst_1186:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x364 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x363 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3364; op2val:0x3363;
   valaddr_reg:x3; val_offset:2320*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2320*FLEN/8, x7, x1, x2)

inst_1187:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x364 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x363 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3364; op2val:0x3363;
   valaddr_reg:x3; val_offset:2322*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2322*FLEN/8, x7, x1, x2)

inst_1188:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x364 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x363 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3364; op2val:0x3363;
   valaddr_reg:x3; val_offset:2324*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2324*FLEN/8, x7, x1, x2)

inst_1189:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x364 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x363 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3364; op2val:0x3363;
   valaddr_reg:x3; val_offset:2326*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2326*FLEN/8, x7, x1, x2)

inst_1190:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ef and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0ef and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38ef; op2val:0x38ef;
   valaddr_reg:x3; val_offset:2328*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2328*FLEN/8, x7, x1, x2)

inst_1191:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ef and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0ef and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38ef; op2val:0x38ef;
   valaddr_reg:x3; val_offset:2330*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2330*FLEN/8, x7, x1, x2)

inst_1192:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ef and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0ef and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38ef; op2val:0x38ef;
   valaddr_reg:x3; val_offset:2332*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2332*FLEN/8, x7, x1, x2)

inst_1193:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ef and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0ef and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38ef; op2val:0x38ef;
   valaddr_reg:x3; val_offset:2334*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2334*FLEN/8, x7, x1, x2)

inst_1194:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ef and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0ef and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38ef; op2val:0x38ef;
   valaddr_reg:x3; val_offset:2336*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2336*FLEN/8, x7, x1, x2)

inst_1195:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x322 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b22; op2val:0x3b22;
   valaddr_reg:x3; val_offset:2338*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2338*FLEN/8, x7, x1, x2)

inst_1196:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x322 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b22; op2val:0x3b22;
   valaddr_reg:x3; val_offset:2340*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2340*FLEN/8, x7, x1, x2)

inst_1197:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x322 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b22; op2val:0x3b22;
   valaddr_reg:x3; val_offset:2342*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2342*FLEN/8, x7, x1, x2)

inst_1198:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x322 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b22; op2val:0x3b22;
   valaddr_reg:x3; val_offset:2344*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2344*FLEN/8, x7, x1, x2)

inst_1199:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x322 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x322 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b22; op2val:0x3b22;
   valaddr_reg:x3; val_offset:2346*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2346*FLEN/8, x7, x1, x2)

inst_1200:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x346 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x346 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3746; op2val:0x3746;
   valaddr_reg:x3; val_offset:2348*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2348*FLEN/8, x7, x1, x2)

inst_1201:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x346 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x346 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3746; op2val:0x3746;
   valaddr_reg:x3; val_offset:2350*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2350*FLEN/8, x7, x1, x2)

inst_1202:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x346 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x346 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3746; op2val:0x3746;
   valaddr_reg:x3; val_offset:2352*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2352*FLEN/8, x7, x1, x2)

inst_1203:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x346 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x346 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3746; op2val:0x3746;
   valaddr_reg:x3; val_offset:2354*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2354*FLEN/8, x7, x1, x2)

inst_1204:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x346 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x346 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3746; op2val:0x3746;
   valaddr_reg:x3; val_offset:2356*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2356*FLEN/8, x7, x1, x2)

inst_1205:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3a5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33a5; op2val:0x33a5;
   valaddr_reg:x3; val_offset:2358*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2358*FLEN/8, x7, x1, x2)

inst_1206:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3a5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33a5; op2val:0x33a5;
   valaddr_reg:x3; val_offset:2360*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2360*FLEN/8, x7, x1, x2)

inst_1207:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3a5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33a5; op2val:0x33a5;
   valaddr_reg:x3; val_offset:2362*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2362*FLEN/8, x7, x1, x2)

inst_1208:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3a5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33a5; op2val:0x33a5;
   valaddr_reg:x3; val_offset:2364*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2364*FLEN/8, x7, x1, x2)

inst_1209:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3a5 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3a5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33a5; op2val:0x33a5;
   valaddr_reg:x3; val_offset:2366*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2366*FLEN/8, x7, x1, x2)

inst_1210:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2e8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ae8; op2val:0x3ae8;
   valaddr_reg:x3; val_offset:2368*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2368*FLEN/8, x7, x1, x2)

inst_1211:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2e8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ae8; op2val:0x3ae8;
   valaddr_reg:x3; val_offset:2370*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2370*FLEN/8, x7, x1, x2)

inst_1212:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2e8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ae8; op2val:0x3ae8;
   valaddr_reg:x3; val_offset:2372*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2372*FLEN/8, x7, x1, x2)

inst_1213:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2e8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ae8; op2val:0x3ae8;
   valaddr_reg:x3; val_offset:2374*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2374*FLEN/8, x7, x1, x2)

inst_1214:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2e8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ae8; op2val:0x3ae8;
   valaddr_reg:x3; val_offset:2376*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2376*FLEN/8, x7, x1, x2)

inst_1215:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2d6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36d6; op2val:0x36d6;
   valaddr_reg:x3; val_offset:2378*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2378*FLEN/8, x7, x1, x2)

inst_1216:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2d6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36d6; op2val:0x36d6;
   valaddr_reg:x3; val_offset:2380*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2380*FLEN/8, x7, x1, x2)

inst_1217:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2d6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36d6; op2val:0x36d6;
   valaddr_reg:x3; val_offset:2382*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2382*FLEN/8, x7, x1, x2)

inst_1218:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2d6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36d6; op2val:0x36d6;
   valaddr_reg:x3; val_offset:2384*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2384*FLEN/8, x7, x1, x2)

inst_1219:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x2d6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36d6; op2val:0x36d6;
   valaddr_reg:x3; val_offset:2386*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2386*FLEN/8, x7, x1, x2)

inst_1220:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3f3 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3f3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37f3; op2val:0x37f3;
   valaddr_reg:x3; val_offset:2388*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2388*FLEN/8, x7, x1, x2)

inst_1221:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3f3 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3f3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37f3; op2val:0x37f3;
   valaddr_reg:x3; val_offset:2390*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2390*FLEN/8, x7, x1, x2)

inst_1222:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3f3 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3f3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37f3; op2val:0x37f3;
   valaddr_reg:x3; val_offset:2392*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2392*FLEN/8, x7, x1, x2)

inst_1223:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3f3 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3f3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37f3; op2val:0x37f3;
   valaddr_reg:x3; val_offset:2394*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2394*FLEN/8, x7, x1, x2)

inst_1224:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3f3 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3f3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37f3; op2val:0x37f3;
   valaddr_reg:x3; val_offset:2396*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2396*FLEN/8, x7, x1, x2)

inst_1225:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x38b and fs2 == 0 and fe2 == 0x0d and fm2 == 0x38b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x378b; op2val:0x378b;
   valaddr_reg:x3; val_offset:2398*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2398*FLEN/8, x7, x1, x2)

inst_1226:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x38b and fs2 == 0 and fe2 == 0x0d and fm2 == 0x38b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x378b; op2val:0x378b;
   valaddr_reg:x3; val_offset:2400*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2400*FLEN/8, x7, x1, x2)

inst_1227:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x38b and fs2 == 0 and fe2 == 0x0d and fm2 == 0x38b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x378b; op2val:0x378b;
   valaddr_reg:x3; val_offset:2402*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2402*FLEN/8, x7, x1, x2)

inst_1228:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x38b and fs2 == 0 and fe2 == 0x0d and fm2 == 0x38b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x378b; op2val:0x378b;
   valaddr_reg:x3; val_offset:2404*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2404*FLEN/8, x7, x1, x2)

inst_1229:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x38b and fs2 == 0 and fe2 == 0x0d and fm2 == 0x38b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x378b; op2val:0x378b;
   valaddr_reg:x3; val_offset:2406*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2406*FLEN/8, x7, x1, x2)

inst_1230:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x337 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x064 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4f37; op2val:0xd064;
   valaddr_reg:x3; val_offset:2408*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2408*FLEN/8, x7, x1, x2)

inst_1231:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x337 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x064 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4f37; op2val:0xd064;
   valaddr_reg:x3; val_offset:2410*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2410*FLEN/8, x7, x1, x2)

inst_1232:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x337 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x064 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4f37; op2val:0xd064;
   valaddr_reg:x3; val_offset:2412*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2412*FLEN/8, x7, x1, x2)

inst_1233:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x337 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x064 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4f37; op2val:0xd064;
   valaddr_reg:x3; val_offset:2414*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2414*FLEN/8, x7, x1, x2)

inst_1234:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x337 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x064 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4f37; op2val:0xd064;
   valaddr_reg:x3; val_offset:2416*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2416*FLEN/8, x7, x1, x2)

inst_1235:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x10d and fs2 == 1 and fe2 == 0x14 and fm2 == 0x179 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4d0d; op2val:0xd179;
   valaddr_reg:x3; val_offset:2418*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2418*FLEN/8, x7, x1, x2)

inst_1236:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x10d and fs2 == 1 and fe2 == 0x14 and fm2 == 0x179 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4d0d; op2val:0xd179;
   valaddr_reg:x3; val_offset:2420*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2420*FLEN/8, x7, x1, x2)

inst_1237:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x10d and fs2 == 1 and fe2 == 0x14 and fm2 == 0x179 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4d0d; op2val:0xd179;
   valaddr_reg:x3; val_offset:2422*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2422*FLEN/8, x7, x1, x2)

inst_1238:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x10d and fs2 == 1 and fe2 == 0x14 and fm2 == 0x179 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4d0d; op2val:0xd179;
   valaddr_reg:x3; val_offset:2424*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2424*FLEN/8, x7, x1, x2)

inst_1239:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x10d and fs2 == 1 and fe2 == 0x14 and fm2 == 0x179 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4d0d; op2val:0xd179;
   valaddr_reg:x3; val_offset:2426*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2426*FLEN/8, x7, x1, x2)

inst_1240:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x24a and fs2 == 1 and fe2 == 0x12 and fm2 == 0x2d5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x524a; op2val:0xcad5;
   valaddr_reg:x3; val_offset:2428*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2428*FLEN/8, x7, x1, x2)

inst_1241:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x24a and fs2 == 1 and fe2 == 0x12 and fm2 == 0x2d5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x524a; op2val:0xcad5;
   valaddr_reg:x3; val_offset:2430*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2430*FLEN/8, x7, x1, x2)

inst_1242:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x24a and fs2 == 1 and fe2 == 0x12 and fm2 == 0x2d5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x524a; op2val:0xcad5;
   valaddr_reg:x3; val_offset:2432*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2432*FLEN/8, x7, x1, x2)

inst_1243:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x24a and fs2 == 1 and fe2 == 0x12 and fm2 == 0x2d5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x524a; op2val:0xcad5;
   valaddr_reg:x3; val_offset:2434*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2434*FLEN/8, x7, x1, x2)

inst_1244:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x24a and fs2 == 1 and fe2 == 0x12 and fm2 == 0x2d5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x524a; op2val:0xcad5;
   valaddr_reg:x3; val_offset:2436*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2436*FLEN/8, x7, x1, x2)

inst_1245:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5000; op2val:0xcfff;
   valaddr_reg:x3; val_offset:2438*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2438*FLEN/8, x7, x1, x2)

inst_1246:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3ff and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5000; op2val:0xcfff;
   valaddr_reg:x3; val_offset:2440*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2440*FLEN/8, x7, x1, x2)

inst_1247:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3ff and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5000; op2val:0xcfff;
   valaddr_reg:x3; val_offset:2442*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2442*FLEN/8, x7, x1, x2)

inst_1248:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3ff and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5000; op2val:0xcfff;
   valaddr_reg:x3; val_offset:2444*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2444*FLEN/8, x7, x1, x2)

inst_1249:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3ff and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5000; op2val:0xcfff;
   valaddr_reg:x3; val_offset:2446*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2446*FLEN/8, x7, x1, x2)

inst_1250:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x232 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0e6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4e32; op2val:0xd0e6;
   valaddr_reg:x3; val_offset:2448*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2448*FLEN/8, x7, x1, x2)

inst_1251:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x232 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0e6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4e32; op2val:0xd0e6;
   valaddr_reg:x3; val_offset:2450*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2450*FLEN/8, x7, x1, x2)

inst_1252:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x232 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0e6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4e32; op2val:0xd0e6;
   valaddr_reg:x3; val_offset:2452*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2452*FLEN/8, x7, x1, x2)

inst_1253:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x232 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0e6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4e32; op2val:0xd0e6;
   valaddr_reg:x3; val_offset:2454*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2454*FLEN/8, x7, x1, x2)

inst_1254:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x232 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0e6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4e32; op2val:0xd0e6;
   valaddr_reg:x3; val_offset:2456*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2456*FLEN/8, x7, x1, x2)

inst_1255:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x0fa and fs2 == 1 and fe2 == 0x14 and fm2 == 0x3d8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3cfa; op2val:0xd3d8;
   valaddr_reg:x3; val_offset:2458*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2458*FLEN/8, x7, x1, x2)

inst_1256:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x0fa and fs2 == 1 and fe2 == 0x14 and fm2 == 0x3d8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3cfa; op2val:0xd3d8;
   valaddr_reg:x3; val_offset:2460*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2460*FLEN/8, x7, x1, x2)

inst_1257:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x0fa and fs2 == 1 and fe2 == 0x14 and fm2 == 0x3d8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3cfa; op2val:0xd3d8;
   valaddr_reg:x3; val_offset:2462*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2462*FLEN/8, x7, x1, x2)

inst_1258:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x0fa and fs2 == 1 and fe2 == 0x14 and fm2 == 0x3d8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3cfa; op2val:0xd3d8;
   valaddr_reg:x3; val_offset:2464*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2464*FLEN/8, x7, x1, x2)

inst_1259:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x0fa and fs2 == 1 and fe2 == 0x14 and fm2 == 0x3d8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3cfa; op2val:0xd3d8;
   valaddr_reg:x3; val_offset:2466*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2466*FLEN/8, x7, x1, x2)

inst_1260:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x0d6 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x254 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x50d6; op2val:0xce54;
   valaddr_reg:x3; val_offset:2468*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2468*FLEN/8, x7, x1, x2)

inst_1261:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x0d6 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x254 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x50d6; op2val:0xce54;
   valaddr_reg:x3; val_offset:2470*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2470*FLEN/8, x7, x1, x2)

inst_1262:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x0d6 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x254 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x50d6; op2val:0xce54;
   valaddr_reg:x3; val_offset:2472*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2472*FLEN/8, x7, x1, x2)

inst_1263:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x0d6 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x254 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x50d6; op2val:0xce54;
   valaddr_reg:x3; val_offset:2474*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2474*FLEN/8, x7, x1, x2)

inst_1264:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x0d6 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x254 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x50d6; op2val:0xce54;
   valaddr_reg:x3; val_offset:2476*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2476*FLEN/8, x7, x1, x2)

inst_1265:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2a8 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x15f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52a8; op2val:0xc95f;
   valaddr_reg:x3; val_offset:2478*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2478*FLEN/8, x7, x1, x2)

inst_1266:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2a8 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x15f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52a8; op2val:0xc95f;
   valaddr_reg:x3; val_offset:2480*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2480*FLEN/8, x7, x1, x2)

inst_1267:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2a8 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x15f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52a8; op2val:0xc95f;
   valaddr_reg:x3; val_offset:2482*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2482*FLEN/8, x7, x1, x2)

inst_1268:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2a8 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x15f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52a8; op2val:0xc95f;
   valaddr_reg:x3; val_offset:2484*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2484*FLEN/8, x7, x1, x2)

inst_1269:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2a8 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x15f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52a8; op2val:0xc95f;
   valaddr_reg:x3; val_offset:2486*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2486*FLEN/8, x7, x1, x2)

inst_1270:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x3e6 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x53e6; op2val:0xba8b;
   valaddr_reg:x3; val_offset:2488*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2488*FLEN/8, x7, x1, x2)

inst_1271:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x3e6 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x53e6; op2val:0xba8b;
   valaddr_reg:x3; val_offset:2490*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2490*FLEN/8, x7, x1, x2)

inst_1272:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x3e6 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x53e6; op2val:0xba8b;
   valaddr_reg:x3; val_offset:2492*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2492*FLEN/8, x7, x1, x2)

inst_1273:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x3e6 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x53e6; op2val:0xba8b;
   valaddr_reg:x3; val_offset:2494*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2494*FLEN/8, x7, x1, x2)

inst_1274:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x3e6 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x28b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x53e6; op2val:0xba8b;
   valaddr_reg:x3; val_offset:2496*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2496*FLEN/8, x7, x1, x2)

inst_1275:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2b2 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x136 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52b2; op2val:0xc936;
   valaddr_reg:x3; val_offset:2498*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2498*FLEN/8, x7, x1, x2)

inst_1276:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2b2 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x136 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52b2; op2val:0xc936;
   valaddr_reg:x3; val_offset:2500*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2500*FLEN/8, x7, x1, x2)

inst_1277:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2b2 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x136 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52b2; op2val:0xc936;
   valaddr_reg:x3; val_offset:2502*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2502*FLEN/8, x7, x1, x2)

inst_1278:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2b2 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x136 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52b2; op2val:0xc936;
   valaddr_reg:x3; val_offset:2504*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2504*FLEN/8, x7, x1, x2)

inst_1279:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2b2 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x136 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52b2; op2val:0xc936;
   valaddr_reg:x3; val_offset:2506*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2506*FLEN/8, x7, x1, x2)

inst_1280:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1fd and fs2 == 1 and fe2 == 0x13 and fm2 == 0x005 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x51fd; op2val:0xcc05;
   valaddr_reg:x3; val_offset:2508*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2508*FLEN/8, x7, x1, x2)

inst_1281:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1fd and fs2 == 1 and fe2 == 0x13 and fm2 == 0x005 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x51fd; op2val:0xcc05;
   valaddr_reg:x3; val_offset:2510*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2510*FLEN/8, x7, x1, x2)

inst_1282:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1fd and fs2 == 1 and fe2 == 0x13 and fm2 == 0x005 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x51fd; op2val:0xcc05;
   valaddr_reg:x3; val_offset:2512*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2512*FLEN/8, x7, x1, x2)

inst_1283:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1fd and fs2 == 1 and fe2 == 0x13 and fm2 == 0x005 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x51fd; op2val:0xcc05;
   valaddr_reg:x3; val_offset:2514*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2514*FLEN/8, x7, x1, x2)

inst_1284:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1fd and fs2 == 1 and fe2 == 0x13 and fm2 == 0x005 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x51fd; op2val:0xcc05;
   valaddr_reg:x3; val_offset:2516*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2516*FLEN/8, x7, x1, x2)

inst_1285:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x10f and fs2 == 1 and fe2 == 0x14 and fm2 == 0x178 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4d0f; op2val:0xd178;
   valaddr_reg:x3; val_offset:2518*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2518*FLEN/8, x7, x1, x2)

inst_1286:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x10f and fs2 == 1 and fe2 == 0x14 and fm2 == 0x178 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4d0f; op2val:0xd178;
   valaddr_reg:x3; val_offset:2520*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2520*FLEN/8, x7, x1, x2)

inst_1287:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x10f and fs2 == 1 and fe2 == 0x14 and fm2 == 0x178 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4d0f; op2val:0xd178;
   valaddr_reg:x3; val_offset:2522*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2522*FLEN/8, x7, x1, x2)

inst_1288:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x10f and fs2 == 1 and fe2 == 0x14 and fm2 == 0x178 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4d0f; op2val:0xd178;
   valaddr_reg:x3; val_offset:2524*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2524*FLEN/8, x7, x1, x2)

inst_1289:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x10f and fs2 == 1 and fe2 == 0x14 and fm2 == 0x178 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4d0f; op2val:0xd178;
   valaddr_reg:x3; val_offset:2526*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2526*FLEN/8, x7, x1, x2)

inst_1290:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x102 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1fc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5102; op2val:0xcdfc;
   valaddr_reg:x3; val_offset:2528*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2528*FLEN/8, x7, x1, x2)

inst_1291:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x102 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1fc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5102; op2val:0xcdfc;
   valaddr_reg:x3; val_offset:2530*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2530*FLEN/8, x7, x1, x2)

inst_1292:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x102 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1fc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5102; op2val:0xcdfc;
   valaddr_reg:x3; val_offset:2532*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2532*FLEN/8, x7, x1, x2)

inst_1293:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x102 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1fc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5102; op2val:0xcdfc;
   valaddr_reg:x3; val_offset:2534*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2534*FLEN/8, x7, x1, x2)

inst_1294:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x102 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1fc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5102; op2val:0xcdfc;
   valaddr_reg:x3; val_offset:2536*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2536*FLEN/8, x7, x1, x2)

inst_1295:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x1e9 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x10b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4de9; op2val:0xd10b;
   valaddr_reg:x3; val_offset:2538*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2538*FLEN/8, x7, x1, x2)

inst_1296:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x1e9 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x10b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4de9; op2val:0xd10b;
   valaddr_reg:x3; val_offset:2540*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2540*FLEN/8, x7, x1, x2)

inst_1297:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x1e9 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x10b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4de9; op2val:0xd10b;
   valaddr_reg:x3; val_offset:2542*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2542*FLEN/8, x7, x1, x2)

inst_1298:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x1e9 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x10b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4de9; op2val:0xd10b;
   valaddr_reg:x3; val_offset:2544*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2544*FLEN/8, x7, x1, x2)

inst_1299:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x1e9 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x10b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4de9; op2val:0xd10b;
   valaddr_reg:x3; val_offset:2546*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2546*FLEN/8, x7, x1, x2)

inst_1300:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x261 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0cf and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4e61; op2val:0xd0cf;
   valaddr_reg:x3; val_offset:2548*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2548*FLEN/8, x7, x1, x2)

inst_1301:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x261 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0cf and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4e61; op2val:0xd0cf;
   valaddr_reg:x3; val_offset:2550*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2550*FLEN/8, x7, x1, x2)

inst_1302:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x261 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0cf and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4e61; op2val:0xd0cf;
   valaddr_reg:x3; val_offset:2552*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2552*FLEN/8, x7, x1, x2)

inst_1303:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x261 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0cf and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4e61; op2val:0xd0cf;
   valaddr_reg:x3; val_offset:2554*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2554*FLEN/8, x7, x1, x2)

inst_1304:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x261 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0cf and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4e61; op2val:0xd0cf;
   valaddr_reg:x3; val_offset:2556*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2556*FLEN/8, x7, x1, x2)

inst_1305:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x2a2 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0af and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4ea2; op2val:0xd0af;
   valaddr_reg:x3; val_offset:2558*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2558*FLEN/8, x7, x1, x2)

inst_1306:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x2a2 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0af and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4ea2; op2val:0xd0af;
   valaddr_reg:x3; val_offset:2560*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2560*FLEN/8, x7, x1, x2)

inst_1307:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x2a2 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0af and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4ea2; op2val:0xd0af;
   valaddr_reg:x3; val_offset:2562*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2562*FLEN/8, x7, x1, x2)

inst_1308:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x2a2 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0af and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4ea2; op2val:0xd0af;
   valaddr_reg:x3; val_offset:2564*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2564*FLEN/8, x7, x1, x2)

inst_1309:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x2a2 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x0af and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4ea2; op2val:0xd0af;
   valaddr_reg:x3; val_offset:2566*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2566*FLEN/8, x7, x1, x2)

inst_1310:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x0ba and fs2 == 1 and fe2 == 0x13 and fm2 == 0x28b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x50ba; op2val:0xce8b;
   valaddr_reg:x3; val_offset:2568*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2568*FLEN/8, x7, x1, x2)

inst_1311:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x0ba and fs2 == 1 and fe2 == 0x13 and fm2 == 0x28b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x50ba; op2val:0xce8b;
   valaddr_reg:x3; val_offset:2570*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2570*FLEN/8, x7, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_10)

inst_1312:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x0ba and fs2 == 1 and fe2 == 0x13 and fm2 == 0x28b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x50ba; op2val:0xce8b;
   valaddr_reg:x3; val_offset:2572*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2572*FLEN/8, x7, x1, x2)

inst_1313:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x0ba and fs2 == 1 and fe2 == 0x13 and fm2 == 0x28b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x50ba; op2val:0xce8b;
   valaddr_reg:x3; val_offset:2574*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2574*FLEN/8, x7, x1, x2)

inst_1314:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x0ba and fs2 == 1 and fe2 == 0x13 and fm2 == 0x28b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x50ba; op2val:0xce8b;
   valaddr_reg:x3; val_offset:2576*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2576*FLEN/8, x7, x1, x2)

inst_1315:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x332 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x26e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5332; op2val:0xc66e;
   valaddr_reg:x3; val_offset:2578*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2578*FLEN/8, x7, x1, x2)

inst_1316:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x332 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x26e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5332; op2val:0xc66e;
   valaddr_reg:x3; val_offset:2580*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2580*FLEN/8, x7, x1, x2)

inst_1317:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x332 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x26e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5332; op2val:0xc66e;
   valaddr_reg:x3; val_offset:2582*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2582*FLEN/8, x7, x1, x2)

inst_1318:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x332 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x26e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5332; op2val:0xc66e;
   valaddr_reg:x3; val_offset:2584*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2584*FLEN/8, x7, x1, x2)

inst_1319:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x332 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x26e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5332; op2val:0xc66e;
   valaddr_reg:x3; val_offset:2586*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2586*FLEN/8, x7, x1, x2)

inst_1320:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3fd and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5001; op2val:0xcffd;
   valaddr_reg:x3; val_offset:2588*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2588*FLEN/8, x7, x1, x2)

inst_1321:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3fd and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5001; op2val:0xcffd;
   valaddr_reg:x3; val_offset:2590*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2590*FLEN/8, x7, x1, x2)

inst_1322:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3fd and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5001; op2val:0xcffd;
   valaddr_reg:x3; val_offset:2592*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2592*FLEN/8, x7, x1, x2)

inst_1323:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3fd and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5001; op2val:0xcffd;
   valaddr_reg:x3; val_offset:2594*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2594*FLEN/8, x7, x1, x2)

inst_1324:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3fd and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5001; op2val:0xcffd;
   valaddr_reg:x3; val_offset:2596*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2596*FLEN/8, x7, x1, x2)

inst_1325:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x12b and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1aa and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x512b; op2val:0xcdaa;
   valaddr_reg:x3; val_offset:2598*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2598*FLEN/8, x7, x1, x2)

inst_1326:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x12b and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1aa and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x512b; op2val:0xcdaa;
   valaddr_reg:x3; val_offset:2600*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2600*FLEN/8, x7, x1, x2)

inst_1327:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x12b and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1aa and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x512b; op2val:0xcdaa;
   valaddr_reg:x3; val_offset:2602*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2602*FLEN/8, x7, x1, x2)

inst_1328:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x12b and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1aa and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x512b; op2val:0xcdaa;
   valaddr_reg:x3; val_offset:2604*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2604*FLEN/8, x7, x1, x2)

inst_1329:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x12b and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1aa and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x512b; op2val:0xcdaa;
   valaddr_reg:x3; val_offset:2606*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2606*FLEN/8, x7, x1, x2)

inst_1330:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x115 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1d5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5115; op2val:0xcdd5;
   valaddr_reg:x3; val_offset:2608*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2608*FLEN/8, x7, x1, x2)

inst_1331:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x115 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1d5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5115; op2val:0xcdd5;
   valaddr_reg:x3; val_offset:2610*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2610*FLEN/8, x7, x1, x2)

inst_1332:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x115 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1d5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5115; op2val:0xcdd5;
   valaddr_reg:x3; val_offset:2612*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2612*FLEN/8, x7, x1, x2)

inst_1333:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x115 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1d5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5115; op2val:0xcdd5;
   valaddr_reg:x3; val_offset:2614*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2614*FLEN/8, x7, x1, x2)

inst_1334:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x115 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1d5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5115; op2val:0xcdd5;
   valaddr_reg:x3; val_offset:2616*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2616*FLEN/8, x7, x1, x2)

inst_1335:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x114 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1d7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5114; op2val:0xcdd7;
   valaddr_reg:x3; val_offset:2618*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2618*FLEN/8, x7, x1, x2)

inst_1336:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x114 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1d7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5114; op2val:0xcdd7;
   valaddr_reg:x3; val_offset:2620*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2620*FLEN/8, x7, x1, x2)

inst_1337:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x114 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1d7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5114; op2val:0xcdd7;
   valaddr_reg:x3; val_offset:2622*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2622*FLEN/8, x7, x1, x2)

inst_1338:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x114 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1d7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5114; op2val:0xcdd7;
   valaddr_reg:x3; val_offset:2624*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2624*FLEN/8, x7, x1, x2)

inst_1339:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x114 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x1d7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5114; op2val:0xcdd7;
   valaddr_reg:x3; val_offset:2626*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2626*FLEN/8, x7, x1, x2)

inst_1340:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x381 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x3ec and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5381; op2val:0xc3ec;
   valaddr_reg:x3; val_offset:2628*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2628*FLEN/8, x7, x1, x2)

inst_1341:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x381 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x3ec and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5381; op2val:0xc3ec;
   valaddr_reg:x3; val_offset:2630*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2630*FLEN/8, x7, x1, x2)

inst_1342:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x381 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x3ec and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5381; op2val:0xc3ec;
   valaddr_reg:x3; val_offset:2632*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2632*FLEN/8, x7, x1, x2)

inst_1343:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x381 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x3ec and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5381; op2val:0xc3ec;
   valaddr_reg:x3; val_offset:2634*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2634*FLEN/8, x7, x1, x2)

inst_1344:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x381 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x3ec and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5381; op2val:0xc3ec;
   valaddr_reg:x3; val_offset:2636*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2636*FLEN/8, x7, x1, x2)

inst_1345:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2ca and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0d7 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52ca; op2val:0xc8d7;
   valaddr_reg:x3; val_offset:2638*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2638*FLEN/8, x7, x1, x2)

inst_1346:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2ca and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0d7 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52ca; op2val:0xc8d7;
   valaddr_reg:x3; val_offset:2640*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2640*FLEN/8, x7, x1, x2)

inst_1347:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2ca and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0d7 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52ca; op2val:0xc8d7;
   valaddr_reg:x3; val_offset:2642*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2642*FLEN/8, x7, x1, x2)

inst_1348:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2ca and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0d7 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52ca; op2val:0xc8d7;
   valaddr_reg:x3; val_offset:2644*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2644*FLEN/8, x7, x1, x2)

inst_1349:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2ca and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0d7 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52ca; op2val:0xc8d7;
   valaddr_reg:x3; val_offset:2646*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2646*FLEN/8, x7, x1, x2)

inst_1350:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x28c and fs2 == 1 and fe2 == 0x12 and fm2 == 0x1d1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x528c; op2val:0xc9d1;
   valaddr_reg:x3; val_offset:2648*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2648*FLEN/8, x7, x1, x2)

inst_1351:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x28c and fs2 == 1 and fe2 == 0x12 and fm2 == 0x1d1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x528c; op2val:0xc9d1;
   valaddr_reg:x3; val_offset:2650*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2650*FLEN/8, x7, x1, x2)

inst_1352:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x28c and fs2 == 1 and fe2 == 0x12 and fm2 == 0x1d1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x528c; op2val:0xc9d1;
   valaddr_reg:x3; val_offset:2652*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2652*FLEN/8, x7, x1, x2)

inst_1353:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x28c and fs2 == 1 and fe2 == 0x12 and fm2 == 0x1d1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x528c; op2val:0xc9d1;
   valaddr_reg:x3; val_offset:2654*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2654*FLEN/8, x7, x1, x2)

inst_1354:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x28c and fs2 == 1 and fe2 == 0x12 and fm2 == 0x1d1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x528c; op2val:0xc9d1;
   valaddr_reg:x3; val_offset:2656*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2656*FLEN/8, x7, x1, x2)

inst_1355:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x1c1 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x11f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4dc1; op2val:0xd11f;
   valaddr_reg:x3; val_offset:2658*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2658*FLEN/8, x7, x1, x2)

inst_1356:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x1c1 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x11f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4dc1; op2val:0xd11f;
   valaddr_reg:x3; val_offset:2660*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2660*FLEN/8, x7, x1, x2)

inst_1357:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x1c1 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x11f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4dc1; op2val:0xd11f;
   valaddr_reg:x3; val_offset:2662*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2662*FLEN/8, x7, x1, x2)

inst_1358:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x1c1 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x11f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4dc1; op2val:0xd11f;
   valaddr_reg:x3; val_offset:2664*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2664*FLEN/8, x7, x1, x2)

inst_1359:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x1c1 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x11f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4dc1; op2val:0xd11f;
   valaddr_reg:x3; val_offset:2666*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2666*FLEN/8, x7, x1, x2)

inst_1360:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1b3 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x099 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x51b3; op2val:0xcc99;
   valaddr_reg:x3; val_offset:2668*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2668*FLEN/8, x7, x1, x2)

inst_1361:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1b3 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x099 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x51b3; op2val:0xcc99;
   valaddr_reg:x3; val_offset:2670*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2670*FLEN/8, x7, x1, x2)

inst_1362:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1b3 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x099 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x51b3; op2val:0xcc99;
   valaddr_reg:x3; val_offset:2672*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2672*FLEN/8, x7, x1, x2)

inst_1363:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1b3 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x099 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x51b3; op2val:0xcc99;
   valaddr_reg:x3; val_offset:2674*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2674*FLEN/8, x7, x1, x2)

inst_1364:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1b3 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x099 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x51b3; op2val:0xcc99;
   valaddr_reg:x3; val_offset:2676*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2676*FLEN/8, x7, x1, x2)

inst_1365:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x069 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x32e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5069; op2val:0xcf2e;
   valaddr_reg:x3; val_offset:2678*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2678*FLEN/8, x7, x1, x2)

inst_1366:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x069 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x32e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5069; op2val:0xcf2e;
   valaddr_reg:x3; val_offset:2680*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2680*FLEN/8, x7, x1, x2)

inst_1367:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x069 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x32e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5069; op2val:0xcf2e;
   valaddr_reg:x3; val_offset:2682*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2682*FLEN/8, x7, x1, x2)

inst_1368:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x069 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x32e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5069; op2val:0xcf2e;
   valaddr_reg:x3; val_offset:2684*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2684*FLEN/8, x7, x1, x2)

inst_1369:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x069 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x32e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5069; op2val:0xcf2e;
   valaddr_reg:x3; val_offset:2686*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2686*FLEN/8, x7, x1, x2)

inst_1370:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2af and fs2 == 1 and fe2 == 0x12 and fm2 == 0x142 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52af; op2val:0xc942;
   valaddr_reg:x3; val_offset:2688*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2688*FLEN/8, x7, x1, x2)

inst_1371:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2af and fs2 == 1 and fe2 == 0x12 and fm2 == 0x142 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52af; op2val:0xc942;
   valaddr_reg:x3; val_offset:2690*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2690*FLEN/8, x7, x1, x2)

inst_1372:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2af and fs2 == 1 and fe2 == 0x12 and fm2 == 0x142 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52af; op2val:0xc942;
   valaddr_reg:x3; val_offset:2692*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2692*FLEN/8, x7, x1, x2)

inst_1373:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2af and fs2 == 1 and fe2 == 0x12 and fm2 == 0x142 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52af; op2val:0xc942;
   valaddr_reg:x3; val_offset:2694*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2694*FLEN/8, x7, x1, x2)

inst_1374:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x2af and fs2 == 1 and fe2 == 0x12 and fm2 == 0x142 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x52af; op2val:0xc942;
   valaddr_reg:x3; val_offset:2696*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2696*FLEN/8, x7, x1, x2)

inst_1375:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x39b and fs2 == 1 and fe2 == 0x14 and fm2 == 0x032 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4f9b; op2val:0xd032;
   valaddr_reg:x3; val_offset:2698*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2698*FLEN/8, x7, x1, x2)

inst_1376:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x39b and fs2 == 1 and fe2 == 0x14 and fm2 == 0x032 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4f9b; op2val:0xd032;
   valaddr_reg:x3; val_offset:2700*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2700*FLEN/8, x7, x1, x2)

inst_1377:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x39b and fs2 == 1 and fe2 == 0x14 and fm2 == 0x032 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4f9b; op2val:0xd032;
   valaddr_reg:x3; val_offset:2702*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2702*FLEN/8, x7, x1, x2)

inst_1378:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x39b and fs2 == 1 and fe2 == 0x14 and fm2 == 0x032 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4f9b; op2val:0xd032;
   valaddr_reg:x3; val_offset:2704*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2704*FLEN/8, x7, x1, x2)

inst_1379:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x39b and fs2 == 1 and fe2 == 0x14 and fm2 == 0x032 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4f9b; op2val:0xd032;
   valaddr_reg:x3; val_offset:2706*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2706*FLEN/8, x7, x1, x2)

inst_1380:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x024 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3b6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5024; op2val:0xcfb6;
   valaddr_reg:x3; val_offset:2708*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2708*FLEN/8, x7, x1, x2)

inst_1381:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x024 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3b6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5024; op2val:0xcfb6;
   valaddr_reg:x3; val_offset:2710*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2710*FLEN/8, x7, x1, x2)

inst_1382:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x024 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3b6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5024; op2val:0xcfb6;
   valaddr_reg:x3; val_offset:2712*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2712*FLEN/8, x7, x1, x2)

inst_1383:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x024 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3b6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5024; op2val:0xcfb6;
   valaddr_reg:x3; val_offset:2714*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2714*FLEN/8, x7, x1, x2)

inst_1384:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x024 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3b6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5024; op2val:0xcfb6;
   valaddr_reg:x3; val_offset:2716*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2716*FLEN/8, x7, x1, x2)

inst_1385:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x2e8 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x08c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4ee8; op2val:0xd08c;
   valaddr_reg:x3; val_offset:2718*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2718*FLEN/8, x7, x1, x2)

inst_1386:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x2e8 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x08c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4ee8; op2val:0xd08c;
   valaddr_reg:x3; val_offset:2720*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2720*FLEN/8, x7, x1, x2)

inst_1387:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x2e8 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x08c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4ee8; op2val:0xd08c;
   valaddr_reg:x3; val_offset:2722*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2722*FLEN/8, x7, x1, x2)

inst_1388:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x2e8 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x08c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4ee8; op2val:0xd08c;
   valaddr_reg:x3; val_offset:2724*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2724*FLEN/8, x7, x1, x2)

inst_1389:
// fs1 == 0 and fe1 == 0x13 and fm1 == 0x2e8 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x08c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4ee8; op2val:0xd08c;
   valaddr_reg:x3; val_offset:2726*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2726*FLEN/8, x7, x1, x2)

inst_1390:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x14c and fs2 == 1 and fe2 == 0x13 and fm2 == 0x167 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x514c; op2val:0xcd67;
   valaddr_reg:x3; val_offset:2728*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2728*FLEN/8, x7, x1, x2)

inst_1391:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x14c and fs2 == 1 and fe2 == 0x13 and fm2 == 0x167 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x514c; op2val:0xcd67;
   valaddr_reg:x3; val_offset:2730*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2730*FLEN/8, x7, x1, x2)

inst_1392:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x14c and fs2 == 1 and fe2 == 0x13 and fm2 == 0x167 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x514c; op2val:0xcd67;
   valaddr_reg:x3; val_offset:2732*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2732*FLEN/8, x7, x1, x2)

inst_1393:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x14c and fs2 == 1 and fe2 == 0x13 and fm2 == 0x167 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x514c; op2val:0xcd67;
   valaddr_reg:x3; val_offset:2734*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2734*FLEN/8, x7, x1, x2)

inst_1394:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x14c and fs2 == 1 and fe2 == 0x13 and fm2 == 0x167 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x514c; op2val:0xcd67;
   valaddr_reg:x3; val_offset:2736*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2736*FLEN/8, x7, x1, x2)

inst_1395:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x01e and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3c3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x501e; op2val:0xcfc3;
   valaddr_reg:x3; val_offset:2738*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2738*FLEN/8, x7, x1, x2)

inst_1396:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x01e and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3c3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x501e; op2val:0xcfc3;
   valaddr_reg:x3; val_offset:2740*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2740*FLEN/8, x7, x1, x2)

inst_1397:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x01e and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3c3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x501e; op2val:0xcfc3;
   valaddr_reg:x3; val_offset:2742*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2742*FLEN/8, x7, x1, x2)

inst_1398:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x01e and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3c3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x501e; op2val:0xcfc3;
   valaddr_reg:x3; val_offset:2744*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2744*FLEN/8, x7, x1, x2)

inst_1399:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x01e and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3c3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x501e; op2val:0xcfc3;
   valaddr_reg:x3; val_offset:2746*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2746*FLEN/8, x7, x1, x2)

inst_1400:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x190 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x0e0 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5190; op2val:0xcce0;
   valaddr_reg:x3; val_offset:2748*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2748*FLEN/8, x7, x1, x2)

inst_1401:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x190 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x0e0 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5190; op2val:0xcce0;
   valaddr_reg:x3; val_offset:2750*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2750*FLEN/8, x7, x1, x2)

inst_1402:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x190 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x0e0 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5190; op2val:0xcce0;
   valaddr_reg:x3; val_offset:2752*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2752*FLEN/8, x7, x1, x2)

inst_1403:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x190 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x0e0 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5190; op2val:0xcce0;
   valaddr_reg:x3; val_offset:2754*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2754*FLEN/8, x7, x1, x2)

inst_1404:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x190 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x0e0 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5190; op2val:0xcce0;
   valaddr_reg:x3; val_offset:2756*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2756*FLEN/8, x7, x1, x2)

inst_1405:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x18d and fs2 == 1 and fe2 == 0x13 and fm2 == 0x0e6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x518d; op2val:0xcce6;
   valaddr_reg:x3; val_offset:2758*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2758*FLEN/8, x7, x1, x2)

inst_1406:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x18d and fs2 == 1 and fe2 == 0x13 and fm2 == 0x0e6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x518d; op2val:0xcce6;
   valaddr_reg:x3; val_offset:2760*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2760*FLEN/8, x7, x1, x2)

inst_1407:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x18d and fs2 == 1 and fe2 == 0x13 and fm2 == 0x0e6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x518d; op2val:0xcce6;
   valaddr_reg:x3; val_offset:2762*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2762*FLEN/8, x7, x1, x2)

inst_1408:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x18d and fs2 == 1 and fe2 == 0x13 and fm2 == 0x0e6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x518d; op2val:0xcce6;
   valaddr_reg:x3; val_offset:2764*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2764*FLEN/8, x7, x1, x2)

inst_1409:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x18d and fs2 == 1 and fe2 == 0x13 and fm2 == 0x0e6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x518d; op2val:0xcce6;
   valaddr_reg:x3; val_offset:2766*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2766*FLEN/8, x7, x1, x2)

inst_1410:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x314 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x23b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4b14; op2val:0xd23b;
   valaddr_reg:x3; val_offset:2768*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2768*FLEN/8, x7, x1, x2)

inst_1411:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x314 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x23b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4b14; op2val:0xd23b;
   valaddr_reg:x3; val_offset:2770*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2770*FLEN/8, x7, x1, x2)

inst_1412:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x314 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x23b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4b14; op2val:0xd23b;
   valaddr_reg:x3; val_offset:2772*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2772*FLEN/8, x7, x1, x2)

inst_1413:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x314 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x23b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4b14; op2val:0xd23b;
   valaddr_reg:x3; val_offset:2774*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2774*FLEN/8, x7, x1, x2)

inst_1414:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x314 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x23b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x4b14; op2val:0xd23b;
   valaddr_reg:x3; val_offset:2776*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2776*FLEN/8, x7, x1, x2)

inst_1415:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x31a and fs2 == 1 and fe2 == 0x11 and fm2 == 0x32e and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x531a; op2val:0xc72e;
   valaddr_reg:x3; val_offset:2778*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2778*FLEN/8, x7, x1, x2)

inst_1416:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x31a and fs2 == 1 and fe2 == 0x11 and fm2 == 0x32e and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x531a; op2val:0xc72e;
   valaddr_reg:x3; val_offset:2780*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2780*FLEN/8, x7, x1, x2)

inst_1417:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x31a and fs2 == 1 and fe2 == 0x11 and fm2 == 0x32e and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x531a; op2val:0xc72e;
   valaddr_reg:x3; val_offset:2782*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2782*FLEN/8, x7, x1, x2)

inst_1418:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x31a and fs2 == 1 and fe2 == 0x11 and fm2 == 0x32e and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x531a; op2val:0xc72e;
   valaddr_reg:x3; val_offset:2784*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2784*FLEN/8, x7, x1, x2)

inst_1419:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x31a and fs2 == 1 and fe2 == 0x11 and fm2 == 0x32e and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x531a; op2val:0xc72e;
   valaddr_reg:x3; val_offset:2786*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2786*FLEN/8, x7, x1, x2)

inst_1420:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x1b7 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x349 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x45b7; op2val:0xd349;
   valaddr_reg:x3; val_offset:2788*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2788*FLEN/8, x7, x1, x2)

inst_1421:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x1b7 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x349 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x45b7; op2val:0xd349;
   valaddr_reg:x3; val_offset:2790*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2790*FLEN/8, x7, x1, x2)

inst_1422:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x1b7 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x349 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x45b7; op2val:0xd349;
   valaddr_reg:x3; val_offset:2792*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2792*FLEN/8, x7, x1, x2)

inst_1423:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x1b7 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x349 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x45b7; op2val:0xd349;
   valaddr_reg:x3; val_offset:2794*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2794*FLEN/8, x7, x1, x2)

inst_1424:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x1b7 and fs2 == 1 and fe2 == 0x14 and fm2 == 0x349 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x45b7; op2val:0xd349;
   valaddr_reg:x3; val_offset:2796*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2796*FLEN/8, x7, x1, x2)

inst_1425:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x03e and fs2 == 1 and fe2 == 0x13 and fm2 == 0x382 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x503e; op2val:0xcf82;
   valaddr_reg:x3; val_offset:2798*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2798*FLEN/8, x7, x1, x2)

inst_1426:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x03e and fs2 == 1 and fe2 == 0x13 and fm2 == 0x382 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x503e; op2val:0xcf82;
   valaddr_reg:x3; val_offset:2800*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2800*FLEN/8, x7, x1, x2)

inst_1427:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x03e and fs2 == 1 and fe2 == 0x13 and fm2 == 0x382 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x503e; op2val:0xcf82;
   valaddr_reg:x3; val_offset:2802*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2802*FLEN/8, x7, x1, x2)

inst_1428:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x03e and fs2 == 1 and fe2 == 0x13 and fm2 == 0x382 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x503e; op2val:0xcf82;
   valaddr_reg:x3; val_offset:2804*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2804*FLEN/8, x7, x1, x2)

inst_1429:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x03e and fs2 == 1 and fe2 == 0x13 and fm2 == 0x382 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x503e; op2val:0xcf82;
   valaddr_reg:x3; val_offset:2806*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2806*FLEN/8, x7, x1, x2)

inst_1430:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x027 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3b1 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5027; op2val:0xcfb1;
   valaddr_reg:x3; val_offset:2808*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2808*FLEN/8, x7, x1, x2)

inst_1431:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x027 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3b1 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5027; op2val:0xcfb1;
   valaddr_reg:x3; val_offset:2810*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2810*FLEN/8, x7, x1, x2)

inst_1432:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x027 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3b1 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5027; op2val:0xcfb1;
   valaddr_reg:x3; val_offset:2812*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2812*FLEN/8, x7, x1, x2)

inst_1433:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x027 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3b1 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5027; op2val:0xcfb1;
   valaddr_reg:x3; val_offset:2814*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2814*FLEN/8, x7, x1, x2)

inst_1434:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x027 and fs2 == 1 and fe2 == 0x13 and fm2 == 0x3b1 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x5027; op2val:0xcfb1;
   valaddr_reg:x3; val_offset:2816*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2816*FLEN/8, x7, x1, x2)

inst_1435:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x14 and fm2 == 0x28c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x49cf; op2val:0xd28c;
   valaddr_reg:x3; val_offset:2818*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2818*FLEN/8, x7, x1, x2)

inst_1436:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x14 and fm2 == 0x28c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x49cf; op2val:0xd28c;
   valaddr_reg:x3; val_offset:2820*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2820*FLEN/8, x7, x1, x2)

inst_1437:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x14 and fm2 == 0x28c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x49cf; op2val:0xd28c;
   valaddr_reg:x3; val_offset:2822*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2822*FLEN/8, x7, x1, x2)

inst_1438:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x14 and fm2 == 0x28c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x49cf; op2val:0xd28c;
   valaddr_reg:x3; val_offset:2824*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2824*FLEN/8, x7, x1, x2)

inst_1439:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x1cf and fs2 == 1 and fe2 == 0x14 and fm2 == 0x28c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0xffff  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x49cf; op2val:0xd28c;
   valaddr_reg:x3; val_offset:2826*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2826*FLEN/8, x7, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_11)

inst_1440:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f1 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x071 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34f1; op2val:0x3471;
   valaddr_reg:x3; val_offset:2828*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2828*FLEN/8, x7, x1, x2)

inst_1441:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f1 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x071 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34f1; op2val:0x3471;
   valaddr_reg:x3; val_offset:2830*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2830*FLEN/8, x7, x1, x2)

inst_1442:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f1 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x071 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34f1; op2val:0x3471;
   valaddr_reg:x3; val_offset:2832*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2832*FLEN/8, x7, x1, x2)

inst_1443:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f1 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x071 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34f1; op2val:0x3471;
   valaddr_reg:x3; val_offset:2834*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2834*FLEN/8, x7, x1, x2)

inst_1444:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0f1 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x071 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34f1; op2val:0x3471;
   valaddr_reg:x3; val_offset:2836*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2836*FLEN/8, x7, x1, x2)

inst_1445:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1a8 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39e8; op2val:0x39a8;
   valaddr_reg:x3; val_offset:2838*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2838*FLEN/8, x7, x1, x2)

inst_1446:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1a8 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39e8; op2val:0x39a8;
   valaddr_reg:x3; val_offset:2840*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2840*FLEN/8, x7, x1, x2)

inst_1447:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1a8 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39e8; op2val:0x39a8;
   valaddr_reg:x3; val_offset:2842*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2842*FLEN/8, x7, x1, x2)

inst_1448:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1a8 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39e8; op2val:0x39a8;
   valaddr_reg:x3; val_offset:2844*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2844*FLEN/8, x7, x1, x2)

inst_1449:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1e8 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1a8 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x39e8; op2val:0x39a8;
   valaddr_reg:x3; val_offset:2846*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2846*FLEN/8, x7, x1, x2)

inst_1450:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x233 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1f3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a33; op2val:0x39f3;
   valaddr_reg:x3; val_offset:2848*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2848*FLEN/8, x7, x1, x2)

inst_1451:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x233 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1f3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a33; op2val:0x39f3;
   valaddr_reg:x3; val_offset:2850*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2850*FLEN/8, x7, x1, x2)

inst_1452:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x233 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1f3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a33; op2val:0x39f3;
   valaddr_reg:x3; val_offset:2852*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2852*FLEN/8, x7, x1, x2)

inst_1453:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x233 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1f3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a33; op2val:0x39f3;
   valaddr_reg:x3; val_offset:2854*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2854*FLEN/8, x7, x1, x2)

inst_1454:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x233 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1f3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a33; op2val:0x39f3;
   valaddr_reg:x3; val_offset:2856*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2856*FLEN/8, x7, x1, x2)

inst_1455:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x0e and fm2 == 0x26a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aaa; op2val:0x3a6a;
   valaddr_reg:x3; val_offset:2858*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2858*FLEN/8, x7, x1, x2)

inst_1456:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x0e and fm2 == 0x26a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aaa; op2val:0x3a6a;
   valaddr_reg:x3; val_offset:2860*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2860*FLEN/8, x7, x1, x2)

inst_1457:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x0e and fm2 == 0x26a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aaa; op2val:0x3a6a;
   valaddr_reg:x3; val_offset:2862*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2862*FLEN/8, x7, x1, x2)

inst_1458:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x0e and fm2 == 0x26a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aaa; op2val:0x3a6a;
   valaddr_reg:x3; val_offset:2864*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2864*FLEN/8, x7, x1, x2)

inst_1459:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x0e and fm2 == 0x26a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aaa; op2val:0x3a6a;
   valaddr_reg:x3; val_offset:2866*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2866*FLEN/8, x7, x1, x2)

inst_1460:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x121 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x021 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3121; op2val:0x3021;
   valaddr_reg:x3; val_offset:2868*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2868*FLEN/8, x7, x1, x2)

inst_1461:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x121 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x021 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3121; op2val:0x3021;
   valaddr_reg:x3; val_offset:2870*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2870*FLEN/8, x7, x1, x2)

inst_1462:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x121 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x021 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3121; op2val:0x3021;
   valaddr_reg:x3; val_offset:2872*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2872*FLEN/8, x7, x1, x2)

inst_1463:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x121 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x021 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3121; op2val:0x3021;
   valaddr_reg:x3; val_offset:2874*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2874*FLEN/8, x7, x1, x2)

inst_1464:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x121 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x021 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3121; op2val:0x3021;
   valaddr_reg:x3; val_offset:2876*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2876*FLEN/8, x7, x1, x2)

inst_1465:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x246 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x206 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a46; op2val:0x3a06;
   valaddr_reg:x3; val_offset:2878*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2878*FLEN/8, x7, x1, x2)

inst_1466:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x246 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x206 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a46; op2val:0x3a06;
   valaddr_reg:x3; val_offset:2880*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2880*FLEN/8, x7, x1, x2)

inst_1467:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x246 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x206 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a46; op2val:0x3a06;
   valaddr_reg:x3; val_offset:2882*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2882*FLEN/8, x7, x1, x2)

inst_1468:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x246 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x206 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a46; op2val:0x3a06;
   valaddr_reg:x3; val_offset:2884*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2884*FLEN/8, x7, x1, x2)

inst_1469:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x246 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x206 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a46; op2val:0x3a06;
   valaddr_reg:x3; val_offset:2886*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2886*FLEN/8, x7, x1, x2)

inst_1470:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x10b and fs2 == 0 and fe2 == 0x0d and fm2 == 0x08b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x350b; op2val:0x348b;
   valaddr_reg:x3; val_offset:2888*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2888*FLEN/8, x7, x1, x2)

inst_1471:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x10b and fs2 == 0 and fe2 == 0x0d and fm2 == 0x08b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x350b; op2val:0x348b;
   valaddr_reg:x3; val_offset:2890*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2890*FLEN/8, x7, x1, x2)

inst_1472:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x10b and fs2 == 0 and fe2 == 0x0d and fm2 == 0x08b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x350b; op2val:0x348b;
   valaddr_reg:x3; val_offset:2892*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2892*FLEN/8, x7, x1, x2)

inst_1473:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x10b and fs2 == 0 and fe2 == 0x0d and fm2 == 0x08b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x350b; op2val:0x348b;
   valaddr_reg:x3; val_offset:2894*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2894*FLEN/8, x7, x1, x2)

inst_1474:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x10b and fs2 == 0 and fe2 == 0x0d and fm2 == 0x08b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x350b; op2val:0x348b;
   valaddr_reg:x3; val_offset:2896*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2896*FLEN/8, x7, x1, x2)

inst_1475:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x383 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bc3; op2val:0x3b83;
   valaddr_reg:x3; val_offset:2898*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2898*FLEN/8, x7, x1, x2)

inst_1476:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x383 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bc3; op2val:0x3b83;
   valaddr_reg:x3; val_offset:2900*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2900*FLEN/8, x7, x1, x2)

inst_1477:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x383 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bc3; op2val:0x3b83;
   valaddr_reg:x3; val_offset:2902*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2902*FLEN/8, x7, x1, x2)

inst_1478:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x383 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bc3; op2val:0x3b83;
   valaddr_reg:x3; val_offset:2904*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2904*FLEN/8, x7, x1, x2)

inst_1479:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c3 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x383 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3bc3; op2val:0x3b83;
   valaddr_reg:x3; val_offset:2906*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2906*FLEN/8, x7, x1, x2)

inst_1480:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x25a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1da and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x365a; op2val:0x35da;
   valaddr_reg:x3; val_offset:2908*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2908*FLEN/8, x7, x1, x2)

inst_1481:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x25a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1da and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x365a; op2val:0x35da;
   valaddr_reg:x3; val_offset:2910*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2910*FLEN/8, x7, x1, x2)

inst_1482:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x25a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1da and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x365a; op2val:0x35da;
   valaddr_reg:x3; val_offset:2912*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2912*FLEN/8, x7, x1, x2)

inst_1483:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x25a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1da and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x365a; op2val:0x35da;
   valaddr_reg:x3; val_offset:2914*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2914*FLEN/8, x7, x1, x2)

inst_1484:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x25a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1da and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x365a; op2val:0x35da;
   valaddr_reg:x3; val_offset:2916*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2916*FLEN/8, x7, x1, x2)

inst_1485:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0a7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x067 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38a7; op2val:0x3867;
   valaddr_reg:x3; val_offset:2918*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2918*FLEN/8, x7, x1, x2)

inst_1486:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0a7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x067 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38a7; op2val:0x3867;
   valaddr_reg:x3; val_offset:2920*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2920*FLEN/8, x7, x1, x2)

inst_1487:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0a7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x067 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38a7; op2val:0x3867;
   valaddr_reg:x3; val_offset:2922*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2922*FLEN/8, x7, x1, x2)

inst_1488:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0a7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x067 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38a7; op2val:0x3867;
   valaddr_reg:x3; val_offset:2924*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2924*FLEN/8, x7, x1, x2)

inst_1489:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0a7 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x067 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38a7; op2val:0x3867;
   valaddr_reg:x3; val_offset:2926*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2926*FLEN/8, x7, x1, x2)

inst_1490:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3a7 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2a6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33a7; op2val:0x32a6;
   valaddr_reg:x3; val_offset:2928*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2928*FLEN/8, x7, x1, x2)

inst_1491:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3a7 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2a6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33a7; op2val:0x32a6;
   valaddr_reg:x3; val_offset:2930*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2930*FLEN/8, x7, x1, x2)

inst_1492:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3a7 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2a6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33a7; op2val:0x32a6;
   valaddr_reg:x3; val_offset:2932*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2932*FLEN/8, x7, x1, x2)

inst_1493:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3a7 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2a6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33a7; op2val:0x32a6;
   valaddr_reg:x3; val_offset:2934*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2934*FLEN/8, x7, x1, x2)

inst_1494:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3a7 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x2a6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x33a7; op2val:0x32a6;
   valaddr_reg:x3; val_offset:2936*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2936*FLEN/8, x7, x1, x2)

inst_1495:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x24c and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1cc and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x364c; op2val:0x35cc;
   valaddr_reg:x3; val_offset:2938*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2938*FLEN/8, x7, x1, x2)

inst_1496:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x24c and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1cc and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x364c; op2val:0x35cc;
   valaddr_reg:x3; val_offset:2940*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2940*FLEN/8, x7, x1, x2)

inst_1497:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x24c and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1cc and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x364c; op2val:0x35cc;
   valaddr_reg:x3; val_offset:2942*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2942*FLEN/8, x7, x1, x2)

inst_1498:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x24c and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1cc and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x364c; op2val:0x35cc;
   valaddr_reg:x3; val_offset:2944*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2944*FLEN/8, x7, x1, x2)

inst_1499:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x24c and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1cc and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x364c; op2val:0x35cc;
   valaddr_reg:x3; val_offset:2946*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2946*FLEN/8, x7, x1, x2)

inst_1500:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x357 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x2af and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2b57; op2val:0x26af;
   valaddr_reg:x3; val_offset:2948*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2948*FLEN/8, x7, x1, x2)

inst_1501:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x357 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x2af and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2b57; op2val:0x26af;
   valaddr_reg:x3; val_offset:2950*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2950*FLEN/8, x7, x1, x2)

inst_1502:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x357 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x2af and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2b57; op2val:0x26af;
   valaddr_reg:x3; val_offset:2952*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2952*FLEN/8, x7, x1, x2)

inst_1503:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x357 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x2af and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2b57; op2val:0x26af;
   valaddr_reg:x3; val_offset:2954*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2954*FLEN/8, x7, x1, x2)

inst_1504:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x357 and fs2 == 0 and fe2 == 0x09 and fm2 == 0x2af and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2b57; op2val:0x26af;
   valaddr_reg:x3; val_offset:2956*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2956*FLEN/8, x7, x1, x2)

inst_1505:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x362 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x162 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f62; op2val:0x2d62;
   valaddr_reg:x3; val_offset:2958*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2958*FLEN/8, x7, x1, x2)

inst_1506:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x362 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x162 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f62; op2val:0x2d62;
   valaddr_reg:x3; val_offset:2960*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2960*FLEN/8, x7, x1, x2)

inst_1507:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x362 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x162 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f62; op2val:0x2d62;
   valaddr_reg:x3; val_offset:2962*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2962*FLEN/8, x7, x1, x2)

inst_1508:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x362 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x162 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f62; op2val:0x2d62;
   valaddr_reg:x3; val_offset:2964*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2964*FLEN/8, x7, x1, x2)

inst_1509:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x362 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x162 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2f62; op2val:0x2d62;
   valaddr_reg:x3; val_offset:2966*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2966*FLEN/8, x7, x1, x2)

inst_1510:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x29a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x21a and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x369a; op2val:0x361a;
   valaddr_reg:x3; val_offset:2968*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2968*FLEN/8, x7, x1, x2)

inst_1511:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x29a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x21a and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x369a; op2val:0x361a;
   valaddr_reg:x3; val_offset:2970*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2970*FLEN/8, x7, x1, x2)

inst_1512:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x29a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x21a and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x369a; op2val:0x361a;
   valaddr_reg:x3; val_offset:2972*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2972*FLEN/8, x7, x1, x2)

inst_1513:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x29a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x21a and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x369a; op2val:0x361a;
   valaddr_reg:x3; val_offset:2974*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2974*FLEN/8, x7, x1, x2)

inst_1514:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x29a and fs2 == 0 and fe2 == 0x0d and fm2 == 0x21a and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x369a; op2val:0x361a;
   valaddr_reg:x3; val_offset:2976*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2976*FLEN/8, x7, x1, x2)

inst_1515:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x356 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37d6; op2val:0x3756;
   valaddr_reg:x3; val_offset:2978*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2978*FLEN/8, x7, x1, x2)

inst_1516:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x356 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37d6; op2val:0x3756;
   valaddr_reg:x3; val_offset:2980*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2980*FLEN/8, x7, x1, x2)

inst_1517:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x356 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37d6; op2val:0x3756;
   valaddr_reg:x3; val_offset:2982*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2982*FLEN/8, x7, x1, x2)

inst_1518:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x356 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37d6; op2val:0x3756;
   valaddr_reg:x3; val_offset:2984*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2984*FLEN/8, x7, x1, x2)

inst_1519:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3d6 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x356 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x37d6; op2val:0x3756;
   valaddr_reg:x3; val_offset:2986*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2986*FLEN/8, x7, x1, x2)

inst_1520:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ee and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ae and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aee; op2val:0x3aae;
   valaddr_reg:x3; val_offset:2988*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2988*FLEN/8, x7, x1, x2)

inst_1521:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ee and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ae and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aee; op2val:0x3aae;
   valaddr_reg:x3; val_offset:2990*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 2990*FLEN/8, x7, x1, x2)

inst_1522:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ee and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ae and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aee; op2val:0x3aae;
   valaddr_reg:x3; val_offset:2992*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 2992*FLEN/8, x7, x1, x2)

inst_1523:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ee and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ae and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aee; op2val:0x3aae;
   valaddr_reg:x3; val_offset:2994*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 2994*FLEN/8, x7, x1, x2)

inst_1524:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ee and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ae and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aee; op2val:0x3aae;
   valaddr_reg:x3; val_offset:2996*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 2996*FLEN/8, x7, x1, x2)

inst_1525:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x133 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3933; op2val:0x38f3;
   valaddr_reg:x3; val_offset:2998*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 2998*FLEN/8, x7, x1, x2)

inst_1526:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x133 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3933; op2val:0x38f3;
   valaddr_reg:x3; val_offset:3000*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3000*FLEN/8, x7, x1, x2)

inst_1527:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x133 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3933; op2val:0x38f3;
   valaddr_reg:x3; val_offset:3002*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3002*FLEN/8, x7, x1, x2)

inst_1528:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x133 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3933; op2val:0x38f3;
   valaddr_reg:x3; val_offset:3004*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3004*FLEN/8, x7, x1, x2)

inst_1529:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x133 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0f3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3933; op2val:0x38f3;
   valaddr_reg:x3; val_offset:3006*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3006*FLEN/8, x7, x1, x2)

inst_1530:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x222 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1e2 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a22; op2val:0x39e2;
   valaddr_reg:x3; val_offset:3008*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3008*FLEN/8, x7, x1, x2)

inst_1531:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x222 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1e2 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a22; op2val:0x39e2;
   valaddr_reg:x3; val_offset:3010*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3010*FLEN/8, x7, x1, x2)

inst_1532:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x222 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1e2 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a22; op2val:0x39e2;
   valaddr_reg:x3; val_offset:3012*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3012*FLEN/8, x7, x1, x2)

inst_1533:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x222 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1e2 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a22; op2val:0x39e2;
   valaddr_reg:x3; val_offset:3014*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3014*FLEN/8, x7, x1, x2)

inst_1534:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x222 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1e2 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a22; op2val:0x39e2;
   valaddr_reg:x3; val_offset:3016*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3016*FLEN/8, x7, x1, x2)

inst_1535:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0dd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x05d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34dd; op2val:0x345d;
   valaddr_reg:x3; val_offset:3018*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3018*FLEN/8, x7, x1, x2)

inst_1536:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0dd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x05d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34dd; op2val:0x345d;
   valaddr_reg:x3; val_offset:3020*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3020*FLEN/8, x7, x1, x2)

inst_1537:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0dd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x05d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34dd; op2val:0x345d;
   valaddr_reg:x3; val_offset:3022*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3022*FLEN/8, x7, x1, x2)

inst_1538:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0dd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x05d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34dd; op2val:0x345d;
   valaddr_reg:x3; val_offset:3024*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3024*FLEN/8, x7, x1, x2)

inst_1539:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0dd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x05d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34dd; op2val:0x345d;
   valaddr_reg:x3; val_offset:3026*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3026*FLEN/8, x7, x1, x2)

inst_1540:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x32c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ec and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b2c; op2val:0x3aec;
   valaddr_reg:x3; val_offset:3028*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3028*FLEN/8, x7, x1, x2)

inst_1541:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x32c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ec and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b2c; op2val:0x3aec;
   valaddr_reg:x3; val_offset:3030*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3030*FLEN/8, x7, x1, x2)

inst_1542:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x32c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ec and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b2c; op2val:0x3aec;
   valaddr_reg:x3; val_offset:3032*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3032*FLEN/8, x7, x1, x2)

inst_1543:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x32c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ec and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b2c; op2val:0x3aec;
   valaddr_reg:x3; val_offset:3034*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3034*FLEN/8, x7, x1, x2)

inst_1544:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x32c and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ec and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b2c; op2val:0x3aec;
   valaddr_reg:x3; val_offset:3036*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3036*FLEN/8, x7, x1, x2)

inst_1545:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02f and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3de and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x382f; op2val:0x37de;
   valaddr_reg:x3; val_offset:3038*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3038*FLEN/8, x7, x1, x2)

inst_1546:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02f and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3de and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x382f; op2val:0x37de;
   valaddr_reg:x3; val_offset:3040*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3040*FLEN/8, x7, x1, x2)

inst_1547:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02f and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3de and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x382f; op2val:0x37de;
   valaddr_reg:x3; val_offset:3042*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3042*FLEN/8, x7, x1, x2)

inst_1548:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02f and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3de and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x382f; op2val:0x37de;
   valaddr_reg:x3; val_offset:3044*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3044*FLEN/8, x7, x1, x2)

inst_1549:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x02f and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3de and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x382f; op2val:0x37de;
   valaddr_reg:x3; val_offset:3046*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3046*FLEN/8, x7, x1, x2)

inst_1550:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x28d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x24d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a8d; op2val:0x3a4d;
   valaddr_reg:x3; val_offset:3048*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3048*FLEN/8, x7, x1, x2)

inst_1551:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x28d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x24d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a8d; op2val:0x3a4d;
   valaddr_reg:x3; val_offset:3050*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3050*FLEN/8, x7, x1, x2)

inst_1552:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x28d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x24d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a8d; op2val:0x3a4d;
   valaddr_reg:x3; val_offset:3052*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3052*FLEN/8, x7, x1, x2)

inst_1553:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x28d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x24d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a8d; op2val:0x3a4d;
   valaddr_reg:x3; val_offset:3054*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3054*FLEN/8, x7, x1, x2)

inst_1554:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x28d and fs2 == 0 and fe2 == 0x0e and fm2 == 0x24d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a8d; op2val:0x3a4d;
   valaddr_reg:x3; val_offset:3056*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3056*FLEN/8, x7, x1, x2)

inst_1555:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2bd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x23d and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36bd; op2val:0x363d;
   valaddr_reg:x3; val_offset:3058*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3058*FLEN/8, x7, x1, x2)

inst_1556:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2bd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x23d and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36bd; op2val:0x363d;
   valaddr_reg:x3; val_offset:3060*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3060*FLEN/8, x7, x1, x2)

inst_1557:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2bd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x23d and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36bd; op2val:0x363d;
   valaddr_reg:x3; val_offset:3062*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3062*FLEN/8, x7, x1, x2)

inst_1558:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2bd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x23d and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36bd; op2val:0x363d;
   valaddr_reg:x3; val_offset:3064*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3064*FLEN/8, x7, x1, x2)

inst_1559:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2bd and fs2 == 0 and fe2 == 0x0d and fm2 == 0x23d and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36bd; op2val:0x363d;
   valaddr_reg:x3; val_offset:3066*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3066*FLEN/8, x7, x1, x2)

inst_1560:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x252 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x212 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a52; op2val:0x3a12;
   valaddr_reg:x3; val_offset:3068*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3068*FLEN/8, x7, x1, x2)

inst_1561:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x252 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x212 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a52; op2val:0x3a12;
   valaddr_reg:x3; val_offset:3070*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3070*FLEN/8, x7, x1, x2)

inst_1562:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x252 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x212 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a52; op2val:0x3a12;
   valaddr_reg:x3; val_offset:3072*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3072*FLEN/8, x7, x1, x2)

inst_1563:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x252 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x212 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a52; op2val:0x3a12;
   valaddr_reg:x3; val_offset:3074*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3074*FLEN/8, x7, x1, x2)

inst_1564:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x252 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x212 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3a52; op2val:0x3a12;
   valaddr_reg:x3; val_offset:3076*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3076*FLEN/8, x7, x1, x2)

inst_1565:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x116 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x096 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3516; op2val:0x3496;
   valaddr_reg:x3; val_offset:3078*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3078*FLEN/8, x7, x1, x2)

inst_1566:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x116 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x096 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3516; op2val:0x3496;
   valaddr_reg:x3; val_offset:3080*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3080*FLEN/8, x7, x1, x2)

inst_1567:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x116 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x096 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3516; op2val:0x3496;
   valaddr_reg:x3; val_offset:3082*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3082*FLEN/8, x7, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_12)

inst_1568:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x116 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x096 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3516; op2val:0x3496;
   valaddr_reg:x3; val_offset:3084*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3084*FLEN/8, x7, x1, x2)

inst_1569:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x116 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x096 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3516; op2val:0x3496;
   valaddr_reg:x3; val_offset:3086*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3086*FLEN/8, x7, x1, x2)

inst_1570:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x039 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x072 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2c39; op2val:0x2872;
   valaddr_reg:x3; val_offset:3088*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3088*FLEN/8, x7, x1, x2)

inst_1571:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x039 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x072 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2c39; op2val:0x2872;
   valaddr_reg:x3; val_offset:3090*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3090*FLEN/8, x7, x1, x2)

inst_1572:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x039 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x072 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2c39; op2val:0x2872;
   valaddr_reg:x3; val_offset:3092*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3092*FLEN/8, x7, x1, x2)

inst_1573:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x039 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x072 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2c39; op2val:0x2872;
   valaddr_reg:x3; val_offset:3094*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3094*FLEN/8, x7, x1, x2)

inst_1574:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x039 and fs2 == 0 and fe2 == 0x0a and fm2 == 0x072 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x2c39; op2val:0x2872;
   valaddr_reg:x3; val_offset:3096*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3096*FLEN/8, x7, x1, x2)

inst_1575:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x158 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x118 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3958; op2val:0x3918;
   valaddr_reg:x3; val_offset:3098*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3098*FLEN/8, x7, x1, x2)

inst_1576:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x158 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x118 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3958; op2val:0x3918;
   valaddr_reg:x3; val_offset:3100*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3100*FLEN/8, x7, x1, x2)

inst_1577:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x158 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x118 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3958; op2val:0x3918;
   valaddr_reg:x3; val_offset:3102*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3102*FLEN/8, x7, x1, x2)

inst_1578:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x158 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x118 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3958; op2val:0x3918;
   valaddr_reg:x3; val_offset:3104*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3104*FLEN/8, x7, x1, x2)

inst_1579:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x158 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x118 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3958; op2val:0x3918;
   valaddr_reg:x3; val_offset:3106*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3106*FLEN/8, x7, x1, x2)

inst_1580:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x315 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d5 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b15; op2val:0x3ad5;
   valaddr_reg:x3; val_offset:3108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3108*FLEN/8, x7, x1, x2)

inst_1581:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x315 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d5 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b15; op2val:0x3ad5;
   valaddr_reg:x3; val_offset:3110*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3110*FLEN/8, x7, x1, x2)

inst_1582:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x315 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d5 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b15; op2val:0x3ad5;
   valaddr_reg:x3; val_offset:3112*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3112*FLEN/8, x7, x1, x2)

inst_1583:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x315 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d5 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b15; op2val:0x3ad5;
   valaddr_reg:x3; val_offset:3114*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3114*FLEN/8, x7, x1, x2)

inst_1584:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x315 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2d5 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b15; op2val:0x3ad5;
   valaddr_reg:x3; val_offset:3116*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3116*FLEN/8, x7, x1, x2)

inst_1585:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x343 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x303 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b43; op2val:0x3b03;
   valaddr_reg:x3; val_offset:3118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3118*FLEN/8, x7, x1, x2)

inst_1586:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x343 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x303 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b43; op2val:0x3b03;
   valaddr_reg:x3; val_offset:3120*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3120*FLEN/8, x7, x1, x2)

inst_1587:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x343 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x303 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b43; op2val:0x3b03;
   valaddr_reg:x3; val_offset:3122*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3122*FLEN/8, x7, x1, x2)

inst_1588:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x343 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x303 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b43; op2val:0x3b03;
   valaddr_reg:x3; val_offset:3124*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3124*FLEN/8, x7, x1, x2)

inst_1589:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x343 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x303 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3b43; op2val:0x3b03;
   valaddr_reg:x3; val_offset:3126*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3126*FLEN/8, x7, x1, x2)

inst_1590:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x029 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3d3 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3829; op2val:0x37d3;
   valaddr_reg:x3; val_offset:3128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3128*FLEN/8, x7, x1, x2)

inst_1591:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x029 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3d3 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3829; op2val:0x37d3;
   valaddr_reg:x3; val_offset:3130*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3130*FLEN/8, x7, x1, x2)

inst_1592:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x029 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3d3 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3829; op2val:0x37d3;
   valaddr_reg:x3; val_offset:3132*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3132*FLEN/8, x7, x1, x2)

inst_1593:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x029 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3d3 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3829; op2val:0x37d3;
   valaddr_reg:x3; val_offset:3134*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3134*FLEN/8, x7, x1, x2)

inst_1594:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x029 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3d3 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3829; op2val:0x37d3;
   valaddr_reg:x3; val_offset:3136*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3136*FLEN/8, x7, x1, x2)

inst_1595:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x271 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab1; op2val:0x3a71;
   valaddr_reg:x3; val_offset:3138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3138*FLEN/8, x7, x1, x2)

inst_1596:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x271 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab1; op2val:0x3a71;
   valaddr_reg:x3; val_offset:3140*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3140*FLEN/8, x7, x1, x2)

inst_1597:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x271 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab1; op2val:0x3a71;
   valaddr_reg:x3; val_offset:3142*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3142*FLEN/8, x7, x1, x2)

inst_1598:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x271 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab1; op2val:0x3a71;
   valaddr_reg:x3; val_offset:3144*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3144*FLEN/8, x7, x1, x2)

inst_1599:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2b1 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x271 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3ab1; op2val:0x3a71;
   valaddr_reg:x3; val_offset:3146*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3146*FLEN/8, x7, x1, x2)

inst_1600:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x293 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x193 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3293; op2val:0x3193;
   valaddr_reg:x3; val_offset:3148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3148*FLEN/8, x7, x1, x2)

inst_1601:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x293 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x193 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3293; op2val:0x3193;
   valaddr_reg:x3; val_offset:3150*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3150*FLEN/8, x7, x1, x2)

inst_1602:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x293 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x193 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3293; op2val:0x3193;
   valaddr_reg:x3; val_offset:3152*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3152*FLEN/8, x7, x1, x2)

inst_1603:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x293 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x193 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3293; op2val:0x3193;
   valaddr_reg:x3; val_offset:3154*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3154*FLEN/8, x7, x1, x2)

inst_1604:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x293 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x193 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3293; op2val:0x3193;
   valaddr_reg:x3; val_offset:3156*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3156*FLEN/8, x7, x1, x2)

inst_1605:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x302 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x282 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3702; op2val:0x3682;
   valaddr_reg:x3; val_offset:3158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3158*FLEN/8, x7, x1, x2)

inst_1606:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x302 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x282 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3702; op2val:0x3682;
   valaddr_reg:x3; val_offset:3160*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3160*FLEN/8, x7, x1, x2)

inst_1607:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x302 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x282 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3702; op2val:0x3682;
   valaddr_reg:x3; val_offset:3162*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3162*FLEN/8, x7, x1, x2)

inst_1608:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x302 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x282 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3702; op2val:0x3682;
   valaddr_reg:x3; val_offset:3164*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3164*FLEN/8, x7, x1, x2)

inst_1609:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x302 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x282 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3702; op2val:0x3682;
   valaddr_reg:x3; val_offset:3166*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3166*FLEN/8, x7, x1, x2)

inst_1610:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0eb and fs2 == 0 and fe2 == 0x0d and fm2 == 0x06b and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34eb; op2val:0x346b;
   valaddr_reg:x3; val_offset:3168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3168*FLEN/8, x7, x1, x2)

inst_1611:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0eb and fs2 == 0 and fe2 == 0x0d and fm2 == 0x06b and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34eb; op2val:0x346b;
   valaddr_reg:x3; val_offset:3170*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3170*FLEN/8, x7, x1, x2)

inst_1612:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0eb and fs2 == 0 and fe2 == 0x0d and fm2 == 0x06b and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34eb; op2val:0x346b;
   valaddr_reg:x3; val_offset:3172*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3172*FLEN/8, x7, x1, x2)

inst_1613:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0eb and fs2 == 0 and fe2 == 0x0d and fm2 == 0x06b and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34eb; op2val:0x346b;
   valaddr_reg:x3; val_offset:3174*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3174*FLEN/8, x7, x1, x2)

inst_1614:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0eb and fs2 == 0 and fe2 == 0x0d and fm2 == 0x06b and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x34eb; op2val:0x346b;
   valaddr_reg:x3; val_offset:3176*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3176*FLEN/8, x7, x1, x2)

inst_1615:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2cc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x24c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36cc; op2val:0x364c;
   valaddr_reg:x3; val_offset:3178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3178*FLEN/8, x7, x1, x2)

inst_1616:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2cc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x24c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36cc; op2val:0x364c;
   valaddr_reg:x3; val_offset:3180*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3180*FLEN/8, x7, x1, x2)

inst_1617:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2cc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x24c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36cc; op2val:0x364c;
   valaddr_reg:x3; val_offset:3182*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3182*FLEN/8, x7, x1, x2)

inst_1618:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2cc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x24c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36cc; op2val:0x364c;
   valaddr_reg:x3; val_offset:3184*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3184*FLEN/8, x7, x1, x2)

inst_1619:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x2cc and fs2 == 0 and fe2 == 0x0d and fm2 == 0x24c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x36cc; op2val:0x364c;
   valaddr_reg:x3; val_offset:3186*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3186*FLEN/8, x7, x1, x2)

inst_1620:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x0b2 and fs2 == 0 and fe2 == 0x07 and fm2 == 0x18f and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x28b2; op2val:0x1d8f;
   valaddr_reg:x3; val_offset:3188*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3188*FLEN/8, x7, x1, x2)

inst_1621:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x0b2 and fs2 == 0 and fe2 == 0x07 and fm2 == 0x18f and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x28b2; op2val:0x1d8f;
   valaddr_reg:x3; val_offset:3190*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3190*FLEN/8, x7, x1, x2)

inst_1622:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x0b2 and fs2 == 0 and fe2 == 0x07 and fm2 == 0x18f and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x28b2; op2val:0x1d8f;
   valaddr_reg:x3; val_offset:3192*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3192*FLEN/8, x7, x1, x2)

inst_1623:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x0b2 and fs2 == 0 and fe2 == 0x07 and fm2 == 0x18f and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x28b2; op2val:0x1d8f;
   valaddr_reg:x3; val_offset:3194*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3194*FLEN/8, x7, x1, x2)

inst_1624:
// fs1 == 0 and fe1 == 0x0a and fm1 == 0x0b2 and fs2 == 0 and fe2 == 0x07 and fm2 == 0x18f and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x28b2; op2val:0x1d8f;
   valaddr_reg:x3; val_offset:3196*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3196*FLEN/8, x7, x1, x2)

inst_1625:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x347 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x247 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3347; op2val:0x3247;
   valaddr_reg:x3; val_offset:3198*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3198*FLEN/8, x7, x1, x2)

inst_1626:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x347 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x247 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3347; op2val:0x3247;
   valaddr_reg:x3; val_offset:3200*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3200*FLEN/8, x7, x1, x2)

inst_1627:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x347 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x247 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3347; op2val:0x3247;
   valaddr_reg:x3; val_offset:3202*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3202*FLEN/8, x7, x1, x2)

inst_1628:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x347 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x247 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3347; op2val:0x3247;
   valaddr_reg:x3; val_offset:3204*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3204*FLEN/8, x7, x1, x2)

inst_1629:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x347 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x247 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3347; op2val:0x3247;
   valaddr_reg:x3; val_offset:3206*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3206*FLEN/8, x7, x1, x2)

inst_1630:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x185 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x145 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3985; op2val:0x3945;
   valaddr_reg:x3; val_offset:3208*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3208*FLEN/8, x7, x1, x2)

inst_1631:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x185 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x145 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3985; op2val:0x3945;
   valaddr_reg:x3; val_offset:3210*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3210*FLEN/8, x7, x1, x2)

inst_1632:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x185 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x145 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3985; op2val:0x3945;
   valaddr_reg:x3; val_offset:3212*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3212*FLEN/8, x7, x1, x2)

inst_1633:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x185 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x145 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3985; op2val:0x3945;
   valaddr_reg:x3; val_offset:3214*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3214*FLEN/8, x7, x1, x2)

inst_1634:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x185 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x145 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3985; op2val:0x3945;
   valaddr_reg:x3; val_offset:3216*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3216*FLEN/8, x7, x1, x2)

inst_1635:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x301 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x281 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3701; op2val:0x3681;
   valaddr_reg:x3; val_offset:3218*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3218*FLEN/8, x7, x1, x2)

inst_1636:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x301 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x281 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3701; op2val:0x3681;
   valaddr_reg:x3; val_offset:3220*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3220*FLEN/8, x7, x1, x2)

inst_1637:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x301 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x281 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3701; op2val:0x3681;
   valaddr_reg:x3; val_offset:3222*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3222*FLEN/8, x7, x1, x2)

inst_1638:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x301 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x281 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3701; op2val:0x3681;
   valaddr_reg:x3; val_offset:3224*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3224*FLEN/8, x7, x1, x2)

inst_1639:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x301 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x281 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3701; op2val:0x3681;
   valaddr_reg:x3; val_offset:3226*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3226*FLEN/8, x7, x1, x2)

inst_1640:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0e6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0a6 and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38e6; op2val:0x38a6;
   valaddr_reg:x3; val_offset:3228*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3228*FLEN/8, x7, x1, x2)

inst_1641:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0e6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0a6 and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38e6; op2val:0x38a6;
   valaddr_reg:x3; val_offset:3230*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3230*FLEN/8, x7, x1, x2)

inst_1642:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0e6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0a6 and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38e6; op2val:0x38a6;
   valaddr_reg:x3; val_offset:3232*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3232*FLEN/8, x7, x1, x2)

inst_1643:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0e6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0a6 and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38e6; op2val:0x38a6;
   valaddr_reg:x3; val_offset:3234*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3234*FLEN/8, x7, x1, x2)

inst_1644:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0e6 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0a6 and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x38e6; op2val:0x38a6;
   valaddr_reg:x3; val_offset:3236*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3236*FLEN/8, x7, x1, x2)

inst_1645:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x03e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x37c and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x343e; op2val:0x337c;
   valaddr_reg:x3; val_offset:3238*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3238*FLEN/8, x7, x1, x2)

inst_1646:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x03e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x37c and  fcsr == 0x20 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x343e; op2val:0x337c;
   valaddr_reg:x3; val_offset:3240*FLEN/8; rmval:dyn; fcsr: 32;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 32, 0, x3, 3240*FLEN/8, x7, x1, x2)

inst_1647:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x03e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x37c and  fcsr == 0x40 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x343e; op2val:0x337c;
   valaddr_reg:x3; val_offset:3242*FLEN/8; rmval:dyn; fcsr: 64;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 64, 0, x3, 3242*FLEN/8, x7, x1, x2)

inst_1648:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x03e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x37c and  fcsr == 0x60 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x343e; op2val:0x337c;
   valaddr_reg:x3; val_offset:3244*FLEN/8; rmval:dyn; fcsr: 96;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 96, 0, x3, 3244*FLEN/8, x7, x1, x2)

inst_1649:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x03e and fs2 == 0 and fe2 == 0x0c and fm2 == 0x37c and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x343e; op2val:0x337c;
   valaddr_reg:x3; val_offset:3246*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3246*FLEN/8, x7, x1, x2)

inst_1650:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ec and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ec and  fcsr == 0x0 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aec; op2val:0x3aec;
   valaddr_reg:x3; val_offset:3248*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 0, 0, x3, 3248*FLEN/8, x7, x1, x2)

inst_1651:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x2ec and fs2 == 0 and fe2 == 0x0e and fm2 == 0x2ec and  fcsr == 0x80 and rm_val == 7  and rs1_sgn_prefix == 0x0000 and rs2_sgn_prefix == 0x0000  
/* opcode: fsub.h ; op1:x30; op2:x29; dest:x31; op1val:0x3aec; op2val:0x3aec;
   valaddr_reg:x3; val_offset:3250*FLEN/8; rmval:dyn; fcsr: 128;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, x31, x30, x29, dyn, 128, 0, x3, 3250*FLEN/8, x7, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15084,32,FLEN)
NAN_BOXED(15084,32,FLEN)
NAN_BOXED(15084,32,FLEN)
NAN_BOXED(15084,32,FLEN)
NAN_BOXED(15084,32,FLEN)
NAN_BOXED(15084,32,FLEN)
NAN_BOXED(15084,32,FLEN)
NAN_BOXED(15084,32,FLEN)
NAN_BOXED(13199,32,FLEN)
NAN_BOXED(13199,32,FLEN)
NAN_BOXED(13199,32,FLEN)
NAN_BOXED(13199,32,FLEN)
NAN_BOXED(13199,32,FLEN)
NAN_BOXED(13199,32,FLEN)
NAN_BOXED(13199,32,FLEN)
NAN_BOXED(13199,32,FLEN)
NAN_BOXED(13199,32,FLEN)
NAN_BOXED(13199,32,FLEN)
NAN_BOXED(14345,32,FLEN)
NAN_BOXED(14345,32,FLEN)
NAN_BOXED(14345,32,FLEN)
NAN_BOXED(14345,32,FLEN)
NAN_BOXED(14345,32,FLEN)
NAN_BOXED(14345,32,FLEN)
NAN_BOXED(14345,32,FLEN)
NAN_BOXED(14345,32,FLEN)
test_dataset_1:
NAN_BOXED(14345,32,FLEN)
NAN_BOXED(14345,32,FLEN)
NAN_BOXED(13715,32,FLEN)
NAN_BOXED(13715,32,FLEN)
NAN_BOXED(13715,32,FLEN)
NAN_BOXED(13715,32,FLEN)
NAN_BOXED(13715,32,FLEN)
NAN_BOXED(13715,32,FLEN)
NAN_BOXED(13715,32,FLEN)
NAN_BOXED(13715,32,FLEN)
NAN_BOXED(13715,32,FLEN)
NAN_BOXED(13715,32,FLEN)
NAN_BOXED(15167,32,FLEN)
NAN_BOXED(15167,32,FLEN)
NAN_BOXED(15167,32,FLEN)
NAN_BOXED(15167,32,FLEN)
NAN_BOXED(15167,32,FLEN)
NAN_BOXED(15167,32,FLEN)
NAN_BOXED(15167,32,FLEN)
NAN_BOXED(15167,32,FLEN)
NAN_BOXED(15167,32,FLEN)
NAN_BOXED(15167,32,FLEN)
NAN_BOXED(12609,32,FLEN)
NAN_BOXED(12609,32,FLEN)
test_dataset_2:
NAN_BOXED(12609,16,FLEN)
NAN_BOXED(12609,16,FLEN)
NAN_BOXED(12609,16,FLEN)
NAN_BOXED(12609,16,FLEN)
NAN_BOXED(12609,16,FLEN)
NAN_BOXED(12609,16,FLEN)
NAN_BOXED(12609,16,FLEN)
NAN_BOXED(12609,16,FLEN)
NAN_BOXED(13211,16,FLEN)
NAN_BOXED(13211,16,FLEN)
NAN_BOXED(13211,16,FLEN)
NAN_BOXED(13211,16,FLEN)
NAN_BOXED(13211,16,FLEN)
NAN_BOXED(13211,16,FLEN)
NAN_BOXED(13211,16,FLEN)
NAN_BOXED(13211,16,FLEN)
NAN_BOXED(13211,16,FLEN)
NAN_BOXED(13211,16,FLEN)
NAN_BOXED(14447,16,FLEN)
NAN_BOXED(14447,16,FLEN)
NAN_BOXED(14447,16,FLEN)
NAN_BOXED(14447,16,FLEN)
NAN_BOXED(14447,16,FLEN)
NAN_BOXED(14447,16,FLEN)
NAN_BOXED(14447,16,FLEN)
NAN_BOXED(14447,16,FLEN)
NAN_BOXED(14447,16,FLEN)
NAN_BOXED(14447,16,FLEN)
NAN_BOXED(14891,16,FLEN)
NAN_BOXED(14891,16,FLEN)
NAN_BOXED(14891,16,FLEN)
NAN_BOXED(14891,16,FLEN)
NAN_BOXED(14891,16,FLEN)
NAN_BOXED(14891,16,FLEN)
NAN_BOXED(14891,16,FLEN)
NAN_BOXED(14891,16,FLEN)
NAN_BOXED(14891,16,FLEN)
NAN_BOXED(14891,16,FLEN)
NAN_BOXED(11855,16,FLEN)
NAN_BOXED(11855,16,FLEN)
NAN_BOXED(11855,16,FLEN)
NAN_BOXED(11855,16,FLEN)
NAN_BOXED(11855,16,FLEN)
NAN_BOXED(11855,16,FLEN)
NAN_BOXED(11855,16,FLEN)
NAN_BOXED(11855,16,FLEN)
NAN_BOXED(11855,16,FLEN)
NAN_BOXED(11855,16,FLEN)
NAN_BOXED(15307,16,FLEN)
NAN_BOXED(15307,16,FLEN)
NAN_BOXED(15307,16,FLEN)
NAN_BOXED(15307,16,FLEN)
NAN_BOXED(15307,16,FLEN)
NAN_BOXED(15307,16,FLEN)
NAN_BOXED(15307,16,FLEN)
NAN_BOXED(15307,16,FLEN)
NAN_BOXED(15307,16,FLEN)
NAN_BOXED(15307,16,FLEN)
NAN_BOXED(11209,16,FLEN)
NAN_BOXED(11209,16,FLEN)
NAN_BOXED(11209,16,FLEN)
NAN_BOXED(11209,16,FLEN)
NAN_BOXED(11209,16,FLEN)
NAN_BOXED(11209,16,FLEN)
NAN_BOXED(11209,16,FLEN)
NAN_BOXED(11209,16,FLEN)
NAN_BOXED(11209,16,FLEN)
NAN_BOXED(11209,16,FLEN)
NAN_BOXED(14916,16,FLEN)
NAN_BOXED(14916,16,FLEN)
NAN_BOXED(14916,16,FLEN)
NAN_BOXED(14916,16,FLEN)
NAN_BOXED(14916,16,FLEN)
NAN_BOXED(14916,16,FLEN)
NAN_BOXED(14916,16,FLEN)
NAN_BOXED(14916,16,FLEN)
NAN_BOXED(14916,16,FLEN)
NAN_BOXED(14916,16,FLEN)
NAN_BOXED(15300,16,FLEN)
NAN_BOXED(15300,16,FLEN)
NAN_BOXED(15300,16,FLEN)
NAN_BOXED(15300,16,FLEN)
NAN_BOXED(15300,16,FLEN)
NAN_BOXED(15300,16,FLEN)
NAN_BOXED(15300,16,FLEN)
NAN_BOXED(15300,16,FLEN)
NAN_BOXED(15300,16,FLEN)
NAN_BOXED(15300,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(14882,16,FLEN)
NAN_BOXED(14882,16,FLEN)
NAN_BOXED(14882,16,FLEN)
NAN_BOXED(14882,16,FLEN)
NAN_BOXED(14882,16,FLEN)
NAN_BOXED(14882,16,FLEN)
NAN_BOXED(14882,16,FLEN)
NAN_BOXED(14882,16,FLEN)
NAN_BOXED(14882,16,FLEN)
NAN_BOXED(14882,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(14911,16,FLEN)
NAN_BOXED(14766,16,FLEN)
NAN_BOXED(14766,16,FLEN)
NAN_BOXED(14766,16,FLEN)
NAN_BOXED(14766,16,FLEN)
NAN_BOXED(14766,16,FLEN)
NAN_BOXED(14766,16,FLEN)
NAN_BOXED(14766,16,FLEN)
NAN_BOXED(14766,16,FLEN)
NAN_BOXED(14766,16,FLEN)
NAN_BOXED(14766,16,FLEN)
NAN_BOXED(12594,16,FLEN)
NAN_BOXED(12594,16,FLEN)
NAN_BOXED(12594,16,FLEN)
NAN_BOXED(12594,16,FLEN)
NAN_BOXED(12594,16,FLEN)
NAN_BOXED(12594,16,FLEN)
NAN_BOXED(12594,16,FLEN)
NAN_BOXED(12594,16,FLEN)
NAN_BOXED(12594,16,FLEN)
NAN_BOXED(12594,16,FLEN)
NAN_BOXED(13753,16,FLEN)
NAN_BOXED(13753,16,FLEN)
NAN_BOXED(13753,16,FLEN)
NAN_BOXED(13753,16,FLEN)
NAN_BOXED(13753,16,FLEN)
NAN_BOXED(13753,16,FLEN)
NAN_BOXED(13753,16,FLEN)
NAN_BOXED(13753,16,FLEN)
NAN_BOXED(13753,16,FLEN)
NAN_BOXED(13753,16,FLEN)
NAN_BOXED(8098,16,FLEN)
NAN_BOXED(8098,16,FLEN)
NAN_BOXED(8098,16,FLEN)
NAN_BOXED(8098,16,FLEN)
NAN_BOXED(8098,16,FLEN)
NAN_BOXED(8098,16,FLEN)
NAN_BOXED(8098,16,FLEN)
NAN_BOXED(8098,16,FLEN)
NAN_BOXED(8098,16,FLEN)
NAN_BOXED(8098,16,FLEN)
NAN_BOXED(15112,16,FLEN)
NAN_BOXED(15112,16,FLEN)
NAN_BOXED(15112,16,FLEN)
NAN_BOXED(15112,16,FLEN)
NAN_BOXED(15112,16,FLEN)
NAN_BOXED(15112,16,FLEN)
NAN_BOXED(15112,16,FLEN)
NAN_BOXED(15112,16,FLEN)
NAN_BOXED(15112,16,FLEN)
NAN_BOXED(15112,16,FLEN)
NAN_BOXED(13428,16,FLEN)
NAN_BOXED(13428,16,FLEN)
NAN_BOXED(13428,16,FLEN)
NAN_BOXED(13428,16,FLEN)
NAN_BOXED(13428,16,FLEN)
NAN_BOXED(13428,16,FLEN)
NAN_BOXED(13428,16,FLEN)
NAN_BOXED(13428,16,FLEN)
NAN_BOXED(13428,16,FLEN)
NAN_BOXED(13428,16,FLEN)
NAN_BOXED(11281,16,FLEN)
NAN_BOXED(11281,16,FLEN)
NAN_BOXED(11281,16,FLEN)
NAN_BOXED(11281,16,FLEN)
NAN_BOXED(11281,16,FLEN)
NAN_BOXED(11281,16,FLEN)
NAN_BOXED(11281,16,FLEN)
NAN_BOXED(11281,16,FLEN)
NAN_BOXED(11281,16,FLEN)
NAN_BOXED(11281,16,FLEN)
NAN_BOXED(12656,16,FLEN)
NAN_BOXED(12656,16,FLEN)
NAN_BOXED(12656,16,FLEN)
NAN_BOXED(12656,16,FLEN)
NAN_BOXED(12656,16,FLEN)
NAN_BOXED(12656,16,FLEN)
NAN_BOXED(12656,16,FLEN)
NAN_BOXED(12656,16,FLEN)
NAN_BOXED(12656,16,FLEN)
NAN_BOXED(12656,16,FLEN)
NAN_BOXED(14738,16,FLEN)
NAN_BOXED(14738,16,FLEN)
NAN_BOXED(14738,16,FLEN)
NAN_BOXED(14738,16,FLEN)
NAN_BOXED(14738,16,FLEN)
NAN_BOXED(14738,16,FLEN)
NAN_BOXED(14738,16,FLEN)
NAN_BOXED(14738,16,FLEN)
NAN_BOXED(14738,16,FLEN)
NAN_BOXED(14738,16,FLEN)
NAN_BOXED(12165,16,FLEN)
NAN_BOXED(12165,16,FLEN)
NAN_BOXED(12165,16,FLEN)
NAN_BOXED(12165,16,FLEN)
NAN_BOXED(12165,16,FLEN)
NAN_BOXED(12165,16,FLEN)
NAN_BOXED(12165,16,FLEN)
NAN_BOXED(12165,16,FLEN)
NAN_BOXED(12165,16,FLEN)
NAN_BOXED(12165,16,FLEN)
NAN_BOXED(14314,16,FLEN)
NAN_BOXED(14314,16,FLEN)
NAN_BOXED(14314,16,FLEN)
NAN_BOXED(14314,16,FLEN)
NAN_BOXED(14314,16,FLEN)
NAN_BOXED(14314,16,FLEN)
NAN_BOXED(14314,16,FLEN)
NAN_BOXED(14314,16,FLEN)
NAN_BOXED(14314,16,FLEN)
NAN_BOXED(14314,16,FLEN)
NAN_BOXED(15289,16,FLEN)
NAN_BOXED(15289,16,FLEN)
NAN_BOXED(15289,16,FLEN)
NAN_BOXED(15289,16,FLEN)
NAN_BOXED(15289,16,FLEN)
NAN_BOXED(15289,16,FLEN)
NAN_BOXED(15289,16,FLEN)
NAN_BOXED(15289,16,FLEN)
NAN_BOXED(15289,16,FLEN)
NAN_BOXED(15289,16,FLEN)
NAN_BOXED(12923,16,FLEN)
NAN_BOXED(12923,16,FLEN)
NAN_BOXED(12923,16,FLEN)
NAN_BOXED(12923,16,FLEN)
NAN_BOXED(12923,16,FLEN)
NAN_BOXED(12923,16,FLEN)
NAN_BOXED(12923,16,FLEN)
NAN_BOXED(12923,16,FLEN)
NAN_BOXED(12923,16,FLEN)
NAN_BOXED(12923,16,FLEN)
NAN_BOXED(15005,16,FLEN)
NAN_BOXED(15005,16,FLEN)
NAN_BOXED(15005,16,FLEN)
NAN_BOXED(15005,16,FLEN)
NAN_BOXED(15005,16,FLEN)
NAN_BOXED(15005,16,FLEN)
NAN_BOXED(15005,16,FLEN)
NAN_BOXED(15005,16,FLEN)
NAN_BOXED(15005,16,FLEN)
NAN_BOXED(15005,16,FLEN)
NAN_BOXED(13504,16,FLEN)
NAN_BOXED(13504,16,FLEN)
NAN_BOXED(13504,16,FLEN)
NAN_BOXED(13504,16,FLEN)
NAN_BOXED(13504,16,FLEN)
NAN_BOXED(13504,16,FLEN)
NAN_BOXED(13504,16,FLEN)
NAN_BOXED(13504,16,FLEN)
NAN_BOXED(13504,16,FLEN)
NAN_BOXED(13504,16,FLEN)
NAN_BOXED(14592,16,FLEN)
NAN_BOXED(14592,16,FLEN)
NAN_BOXED(14592,16,FLEN)
NAN_BOXED(14592,16,FLEN)
NAN_BOXED(14592,16,FLEN)
NAN_BOXED(14592,16,FLEN)
NAN_BOXED(14592,16,FLEN)
NAN_BOXED(14592,16,FLEN)
NAN_BOXED(14592,16,FLEN)
NAN_BOXED(14592,16,FLEN)
NAN_BOXED(14301,16,FLEN)
NAN_BOXED(14301,16,FLEN)
NAN_BOXED(14301,16,FLEN)
NAN_BOXED(14301,16,FLEN)
NAN_BOXED(14301,16,FLEN)
NAN_BOXED(14301,16,FLEN)
NAN_BOXED(14301,16,FLEN)
NAN_BOXED(14301,16,FLEN)
NAN_BOXED(14301,16,FLEN)
NAN_BOXED(14301,16,FLEN)
NAN_BOXED(14250,16,FLEN)
NAN_BOXED(14250,16,FLEN)
NAN_BOXED(14250,16,FLEN)
NAN_BOXED(14250,16,FLEN)
NAN_BOXED(14250,16,FLEN)
NAN_BOXED(14250,16,FLEN)
NAN_BOXED(14250,16,FLEN)
NAN_BOXED(14250,16,FLEN)
NAN_BOXED(14250,16,FLEN)
NAN_BOXED(14250,16,FLEN)
NAN_BOXED(14357,16,FLEN)
NAN_BOXED(14357,16,FLEN)
NAN_BOXED(14357,16,FLEN)
NAN_BOXED(14357,16,FLEN)
NAN_BOXED(14357,16,FLEN)
NAN_BOXED(14357,16,FLEN)
NAN_BOXED(14357,16,FLEN)
NAN_BOXED(14357,16,FLEN)
NAN_BOXED(14357,16,FLEN)
NAN_BOXED(14357,16,FLEN)
NAN_BOXED(15270,16,FLEN)
NAN_BOXED(15270,16,FLEN)
NAN_BOXED(15270,16,FLEN)
NAN_BOXED(15270,16,FLEN)
NAN_BOXED(15270,16,FLEN)
NAN_BOXED(15270,16,FLEN)
NAN_BOXED(15270,16,FLEN)
NAN_BOXED(15270,16,FLEN)
NAN_BOXED(15270,16,FLEN)
NAN_BOXED(15270,16,FLEN)
NAN_BOXED(9293,16,FLEN)
NAN_BOXED(9293,16,FLEN)
NAN_BOXED(9293,16,FLEN)
NAN_BOXED(9293,16,FLEN)
NAN_BOXED(9293,16,FLEN)
NAN_BOXED(9293,16,FLEN)
NAN_BOXED(9293,16,FLEN)
NAN_BOXED(9293,16,FLEN)
NAN_BOXED(9293,16,FLEN)
NAN_BOXED(9293,16,FLEN)
NAN_BOXED(14553,16,FLEN)
NAN_BOXED(14553,16,FLEN)
NAN_BOXED(14553,16,FLEN)
NAN_BOXED(14553,16,FLEN)
NAN_BOXED(14553,16,FLEN)
NAN_BOXED(14553,16,FLEN)
NAN_BOXED(14553,16,FLEN)
NAN_BOXED(14553,16,FLEN)
NAN_BOXED(14553,16,FLEN)
NAN_BOXED(14553,16,FLEN)
NAN_BOXED(14326,16,FLEN)
NAN_BOXED(14326,16,FLEN)
NAN_BOXED(14326,16,FLEN)
NAN_BOXED(14326,16,FLEN)
NAN_BOXED(14326,16,FLEN)
NAN_BOXED(14326,16,FLEN)
NAN_BOXED(14326,16,FLEN)
NAN_BOXED(14326,16,FLEN)
NAN_BOXED(14326,16,FLEN)
NAN_BOXED(14326,16,FLEN)
NAN_BOXED(13143,16,FLEN)
NAN_BOXED(13143,16,FLEN)
NAN_BOXED(13143,16,FLEN)
NAN_BOXED(13143,16,FLEN)
NAN_BOXED(13143,16,FLEN)
NAN_BOXED(13143,16,FLEN)
NAN_BOXED(13143,16,FLEN)
NAN_BOXED(13143,16,FLEN)
NAN_BOXED(13143,16,FLEN)
NAN_BOXED(13143,16,FLEN)
NAN_BOXED(12408,16,FLEN)
NAN_BOXED(12408,16,FLEN)
NAN_BOXED(12408,16,FLEN)
NAN_BOXED(12408,16,FLEN)
NAN_BOXED(12408,16,FLEN)
NAN_BOXED(12408,16,FLEN)
NAN_BOXED(12408,16,FLEN)
NAN_BOXED(12408,16,FLEN)
NAN_BOXED(12408,16,FLEN)
NAN_BOXED(12408,16,FLEN)
NAN_BOXED(14279,16,FLEN)
NAN_BOXED(14279,16,FLEN)
NAN_BOXED(14279,16,FLEN)
NAN_BOXED(14279,16,FLEN)
NAN_BOXED(14279,16,FLEN)
NAN_BOXED(14279,16,FLEN)
NAN_BOXED(14279,16,FLEN)
NAN_BOXED(14279,16,FLEN)
NAN_BOXED(14279,16,FLEN)
NAN_BOXED(14279,16,FLEN)
NAN_BOXED(14017,16,FLEN)
NAN_BOXED(14017,16,FLEN)
NAN_BOXED(14017,16,FLEN)
NAN_BOXED(14017,16,FLEN)
NAN_BOXED(14017,16,FLEN)
NAN_BOXED(14017,16,FLEN)
NAN_BOXED(14017,16,FLEN)
NAN_BOXED(14017,16,FLEN)
NAN_BOXED(14017,16,FLEN)
NAN_BOXED(14017,16,FLEN)
NAN_BOXED(14808,16,FLEN)
NAN_BOXED(14808,16,FLEN)
NAN_BOXED(14808,16,FLEN)
NAN_BOXED(14808,16,FLEN)
NAN_BOXED(14808,16,FLEN)
NAN_BOXED(14808,16,FLEN)
NAN_BOXED(14808,16,FLEN)
NAN_BOXED(14808,16,FLEN)
NAN_BOXED(14808,16,FLEN)
NAN_BOXED(14808,16,FLEN)
NAN_BOXED(10623,16,FLEN)
NAN_BOXED(10621,16,FLEN)
NAN_BOXED(10623,16,FLEN)
NAN_BOXED(10621,16,FLEN)
NAN_BOXED(10623,16,FLEN)
NAN_BOXED(10621,16,FLEN)
NAN_BOXED(10623,16,FLEN)
NAN_BOXED(10621,16,FLEN)
NAN_BOXED(10623,16,FLEN)
NAN_BOXED(10621,16,FLEN)
NAN_BOXED(13036,16,FLEN)
NAN_BOXED(13036,16,FLEN)
NAN_BOXED(13036,16,FLEN)
NAN_BOXED(13036,16,FLEN)
NAN_BOXED(13036,16,FLEN)
NAN_BOXED(13036,16,FLEN)
NAN_BOXED(13036,16,FLEN)
NAN_BOXED(13036,16,FLEN)
NAN_BOXED(13036,16,FLEN)
NAN_BOXED(13036,16,FLEN)
NAN_BOXED(12105,16,FLEN)
NAN_BOXED(12104,16,FLEN)
NAN_BOXED(12105,16,FLEN)
NAN_BOXED(12104,16,FLEN)
NAN_BOXED(12105,16,FLEN)
NAN_BOXED(12104,16,FLEN)
NAN_BOXED(12105,16,FLEN)
NAN_BOXED(12104,16,FLEN)
NAN_BOXED(12105,16,FLEN)
NAN_BOXED(12104,16,FLEN)
NAN_BOXED(12827,16,FLEN)
NAN_BOXED(12827,16,FLEN)
NAN_BOXED(12827,16,FLEN)
NAN_BOXED(12827,16,FLEN)
NAN_BOXED(12827,16,FLEN)
NAN_BOXED(12827,16,FLEN)
NAN_BOXED(12827,16,FLEN)
NAN_BOXED(12827,16,FLEN)
NAN_BOXED(12827,16,FLEN)
NAN_BOXED(12827,16,FLEN)
NAN_BOXED(14084,16,FLEN)
NAN_BOXED(14084,16,FLEN)
NAN_BOXED(14084,16,FLEN)
NAN_BOXED(14084,16,FLEN)
NAN_BOXED(14084,16,FLEN)
NAN_BOXED(14084,16,FLEN)
NAN_BOXED(14084,16,FLEN)
NAN_BOXED(14084,16,FLEN)
NAN_BOXED(14084,16,FLEN)
NAN_BOXED(14084,16,FLEN)
NAN_BOXED(15245,16,FLEN)
NAN_BOXED(15244,16,FLEN)
NAN_BOXED(15245,16,FLEN)
NAN_BOXED(15244,16,FLEN)
NAN_BOXED(15245,16,FLEN)
NAN_BOXED(15244,16,FLEN)
NAN_BOXED(15245,16,FLEN)
NAN_BOXED(15244,16,FLEN)
NAN_BOXED(15245,16,FLEN)
NAN_BOXED(15244,16,FLEN)
NAN_BOXED(14049,16,FLEN)
NAN_BOXED(14049,16,FLEN)
NAN_BOXED(14049,16,FLEN)
NAN_BOXED(14049,16,FLEN)
NAN_BOXED(14049,16,FLEN)
NAN_BOXED(14049,16,FLEN)
NAN_BOXED(14049,16,FLEN)
NAN_BOXED(14049,16,FLEN)
NAN_BOXED(14049,16,FLEN)
NAN_BOXED(14049,16,FLEN)
NAN_BOXED(14316,16,FLEN)
NAN_BOXED(14316,16,FLEN)
NAN_BOXED(14316,16,FLEN)
NAN_BOXED(14316,16,FLEN)
NAN_BOXED(14316,16,FLEN)
NAN_BOXED(14316,16,FLEN)
NAN_BOXED(14316,16,FLEN)
NAN_BOXED(14316,16,FLEN)
NAN_BOXED(14316,16,FLEN)
NAN_BOXED(14316,16,FLEN)
NAN_BOXED(14629,16,FLEN)
NAN_BOXED(14629,16,FLEN)
NAN_BOXED(14629,16,FLEN)
NAN_BOXED(14629,16,FLEN)
NAN_BOXED(14629,16,FLEN)
NAN_BOXED(14629,16,FLEN)
NAN_BOXED(14629,16,FLEN)
NAN_BOXED(14629,16,FLEN)
NAN_BOXED(14629,16,FLEN)
NAN_BOXED(14629,16,FLEN)
NAN_BOXED(14178,16,FLEN)
NAN_BOXED(14178,16,FLEN)
NAN_BOXED(14178,16,FLEN)
NAN_BOXED(14178,16,FLEN)
NAN_BOXED(14178,16,FLEN)
NAN_BOXED(14178,16,FLEN)
NAN_BOXED(14178,16,FLEN)
NAN_BOXED(14178,16,FLEN)
NAN_BOXED(14178,16,FLEN)
NAN_BOXED(14178,16,FLEN)
NAN_BOXED(13875,16,FLEN)
NAN_BOXED(13875,16,FLEN)
NAN_BOXED(13875,16,FLEN)
NAN_BOXED(13875,16,FLEN)
NAN_BOXED(13875,16,FLEN)
NAN_BOXED(13875,16,FLEN)
NAN_BOXED(13875,16,FLEN)
NAN_BOXED(13875,16,FLEN)
NAN_BOXED(13875,16,FLEN)
NAN_BOXED(13875,16,FLEN)
NAN_BOXED(15302,16,FLEN)
NAN_BOXED(15302,16,FLEN)
NAN_BOXED(15302,16,FLEN)
NAN_BOXED(15302,16,FLEN)
NAN_BOXED(15302,16,FLEN)
NAN_BOXED(15302,16,FLEN)
NAN_BOXED(15302,16,FLEN)
NAN_BOXED(15302,16,FLEN)
NAN_BOXED(15302,16,FLEN)
NAN_BOXED(15302,16,FLEN)
NAN_BOXED(14997,16,FLEN)
NAN_BOXED(14996,16,FLEN)
NAN_BOXED(14997,16,FLEN)
NAN_BOXED(14996,16,FLEN)
NAN_BOXED(14997,16,FLEN)
NAN_BOXED(14996,16,FLEN)
NAN_BOXED(14997,16,FLEN)
NAN_BOXED(14996,16,FLEN)
NAN_BOXED(14997,16,FLEN)
NAN_BOXED(14996,16,FLEN)
NAN_BOXED(12403,16,FLEN)
NAN_BOXED(12402,16,FLEN)
NAN_BOXED(12403,16,FLEN)
NAN_BOXED(12402,16,FLEN)
NAN_BOXED(12403,16,FLEN)
NAN_BOXED(12402,16,FLEN)
NAN_BOXED(12403,16,FLEN)
NAN_BOXED(12402,16,FLEN)
NAN_BOXED(12403,16,FLEN)
NAN_BOXED(12402,16,FLEN)
NAN_BOXED(12926,16,FLEN)
NAN_BOXED(12926,16,FLEN)
NAN_BOXED(12926,16,FLEN)
NAN_BOXED(12926,16,FLEN)
NAN_BOXED(12926,16,FLEN)
NAN_BOXED(12926,16,FLEN)
NAN_BOXED(12926,16,FLEN)
NAN_BOXED(12926,16,FLEN)
NAN_BOXED(12926,16,FLEN)
NAN_BOXED(12926,16,FLEN)
NAN_BOXED(14837,16,FLEN)
NAN_BOXED(14837,16,FLEN)
NAN_BOXED(14837,16,FLEN)
NAN_BOXED(14837,16,FLEN)
NAN_BOXED(14837,16,FLEN)
NAN_BOXED(14837,16,FLEN)
NAN_BOXED(14837,16,FLEN)
NAN_BOXED(14837,16,FLEN)
NAN_BOXED(14837,16,FLEN)
NAN_BOXED(14837,16,FLEN)
NAN_BOXED(13627,16,FLEN)
NAN_BOXED(13626,16,FLEN)
NAN_BOXED(13627,16,FLEN)
NAN_BOXED(13626,16,FLEN)
NAN_BOXED(13627,16,FLEN)
NAN_BOXED(13626,16,FLEN)
NAN_BOXED(13627,16,FLEN)
NAN_BOXED(13626,16,FLEN)
NAN_BOXED(13627,16,FLEN)
NAN_BOXED(13626,16,FLEN)
NAN_BOXED(15325,16,FLEN)
NAN_BOXED(15325,16,FLEN)
NAN_BOXED(15325,16,FLEN)
NAN_BOXED(15325,16,FLEN)
NAN_BOXED(15325,16,FLEN)
NAN_BOXED(15325,16,FLEN)
NAN_BOXED(15325,16,FLEN)
NAN_BOXED(15325,16,FLEN)
NAN_BOXED(15325,16,FLEN)
NAN_BOXED(15325,16,FLEN)
NAN_BOXED(13266,16,FLEN)
NAN_BOXED(13266,16,FLEN)
NAN_BOXED(13266,16,FLEN)
NAN_BOXED(13266,16,FLEN)
NAN_BOXED(13266,16,FLEN)
NAN_BOXED(13266,16,FLEN)
NAN_BOXED(13266,16,FLEN)
NAN_BOXED(13266,16,FLEN)
NAN_BOXED(13266,16,FLEN)
NAN_BOXED(13266,16,FLEN)
NAN_BOXED(15135,16,FLEN)
NAN_BOXED(15135,16,FLEN)
NAN_BOXED(15135,16,FLEN)
NAN_BOXED(15135,16,FLEN)
NAN_BOXED(15135,16,FLEN)
NAN_BOXED(15135,16,FLEN)
NAN_BOXED(15135,16,FLEN)
NAN_BOXED(15135,16,FLEN)
NAN_BOXED(15135,16,FLEN)
NAN_BOXED(15135,16,FLEN)
NAN_BOXED(14654,16,FLEN)
NAN_BOXED(14654,16,FLEN)
NAN_BOXED(14654,16,FLEN)
NAN_BOXED(14654,16,FLEN)
NAN_BOXED(14654,16,FLEN)
NAN_BOXED(14654,16,FLEN)
NAN_BOXED(14654,16,FLEN)
NAN_BOXED(14654,16,FLEN)
NAN_BOXED(14654,16,FLEN)
NAN_BOXED(14654,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(15032,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(15032,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(15032,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(15032,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(15032,16,FLEN)
NAN_BOXED(15015,16,FLEN)
NAN_BOXED(15015,16,FLEN)
NAN_BOXED(15015,16,FLEN)
NAN_BOXED(15015,16,FLEN)
NAN_BOXED(15015,16,FLEN)
NAN_BOXED(15015,16,FLEN)
NAN_BOXED(15015,16,FLEN)
NAN_BOXED(15015,16,FLEN)
NAN_BOXED(15015,16,FLEN)
NAN_BOXED(15015,16,FLEN)
NAN_BOXED(13469,16,FLEN)
NAN_BOXED(13469,16,FLEN)
NAN_BOXED(13469,16,FLEN)
NAN_BOXED(13469,16,FLEN)
NAN_BOXED(13469,16,FLEN)
NAN_BOXED(13469,16,FLEN)
NAN_BOXED(13469,16,FLEN)
NAN_BOXED(13469,16,FLEN)
NAN_BOXED(13469,16,FLEN)
NAN_BOXED(13469,16,FLEN)
NAN_BOXED(14700,16,FLEN)
NAN_BOXED(14700,16,FLEN)
NAN_BOXED(14700,16,FLEN)
NAN_BOXED(14700,16,FLEN)
NAN_BOXED(14700,16,FLEN)
NAN_BOXED(14700,16,FLEN)
NAN_BOXED(14700,16,FLEN)
NAN_BOXED(14700,16,FLEN)
NAN_BOXED(14700,16,FLEN)
NAN_BOXED(14700,16,FLEN)
NAN_BOXED(15311,16,FLEN)
NAN_BOXED(15311,16,FLEN)
NAN_BOXED(15311,16,FLEN)
NAN_BOXED(15311,16,FLEN)
NAN_BOXED(15311,16,FLEN)
NAN_BOXED(15311,16,FLEN)
NAN_BOXED(15311,16,FLEN)
NAN_BOXED(15311,16,FLEN)
NAN_BOXED(15311,16,FLEN)
NAN_BOXED(15311,16,FLEN)
NAN_BOXED(14498,16,FLEN)
NAN_BOXED(14497,16,FLEN)
NAN_BOXED(14498,16,FLEN)
NAN_BOXED(14497,16,FLEN)
NAN_BOXED(14498,16,FLEN)
NAN_BOXED(14497,16,FLEN)
NAN_BOXED(14498,16,FLEN)
NAN_BOXED(14497,16,FLEN)
NAN_BOXED(14498,16,FLEN)
NAN_BOXED(14497,16,FLEN)
NAN_BOXED(15137,16,FLEN)
NAN_BOXED(15137,16,FLEN)
NAN_BOXED(15137,16,FLEN)
NAN_BOXED(15137,16,FLEN)
NAN_BOXED(15137,16,FLEN)
NAN_BOXED(15137,16,FLEN)
NAN_BOXED(15137,16,FLEN)
NAN_BOXED(15137,16,FLEN)
NAN_BOXED(15137,16,FLEN)
NAN_BOXED(15137,16,FLEN)
NAN_BOXED(14294,16,FLEN)
NAN_BOXED(14294,16,FLEN)
NAN_BOXED(14294,16,FLEN)
NAN_BOXED(14294,16,FLEN)
NAN_BOXED(14294,16,FLEN)
NAN_BOXED(14294,16,FLEN)
NAN_BOXED(14294,16,FLEN)
NAN_BOXED(14294,16,FLEN)
NAN_BOXED(14294,16,FLEN)
NAN_BOXED(14294,16,FLEN)
NAN_BOXED(13903,16,FLEN)
NAN_BOXED(13903,16,FLEN)
NAN_BOXED(13903,16,FLEN)
NAN_BOXED(13903,16,FLEN)
NAN_BOXED(13903,16,FLEN)
NAN_BOXED(13903,16,FLEN)
NAN_BOXED(13903,16,FLEN)
NAN_BOXED(13903,16,FLEN)
NAN_BOXED(13903,16,FLEN)
NAN_BOXED(13903,16,FLEN)
NAN_BOXED(15317,16,FLEN)
NAN_BOXED(15317,16,FLEN)
NAN_BOXED(15317,16,FLEN)
NAN_BOXED(15317,16,FLEN)
NAN_BOXED(15317,16,FLEN)
NAN_BOXED(15317,16,FLEN)
NAN_BOXED(15317,16,FLEN)
NAN_BOXED(15317,16,FLEN)
NAN_BOXED(15317,16,FLEN)
NAN_BOXED(15317,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(15059,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(15059,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(15059,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(15059,16,FLEN)
NAN_BOXED(15060,16,FLEN)
NAN_BOXED(15059,16,FLEN)
NAN_BOXED(15031,16,FLEN)
NAN_BOXED(15031,16,FLEN)
NAN_BOXED(15031,16,FLEN)
NAN_BOXED(15031,16,FLEN)
NAN_BOXED(15031,16,FLEN)
NAN_BOXED(15031,16,FLEN)
NAN_BOXED(15031,16,FLEN)
NAN_BOXED(15031,16,FLEN)
NAN_BOXED(15031,16,FLEN)
NAN_BOXED(15031,16,FLEN)
NAN_BOXED(13606,16,FLEN)
NAN_BOXED(13606,16,FLEN)
NAN_BOXED(13606,16,FLEN)
NAN_BOXED(13606,16,FLEN)
NAN_BOXED(13606,16,FLEN)
NAN_BOXED(13606,16,FLEN)
NAN_BOXED(13606,16,FLEN)
NAN_BOXED(13606,16,FLEN)
NAN_BOXED(13606,16,FLEN)
NAN_BOXED(13606,16,FLEN)
NAN_BOXED(14908,16,FLEN)
NAN_BOXED(14908,16,FLEN)
NAN_BOXED(14908,16,FLEN)
NAN_BOXED(14908,16,FLEN)
NAN_BOXED(14908,16,FLEN)
NAN_BOXED(14908,16,FLEN)
NAN_BOXED(14908,16,FLEN)
NAN_BOXED(14908,16,FLEN)
NAN_BOXED(14908,16,FLEN)
NAN_BOXED(14908,16,FLEN)
NAN_BOXED(12920,16,FLEN)
NAN_BOXED(12920,16,FLEN)
NAN_BOXED(12920,16,FLEN)
NAN_BOXED(12920,16,FLEN)
NAN_BOXED(12920,16,FLEN)
NAN_BOXED(12920,16,FLEN)
NAN_BOXED(12920,16,FLEN)
NAN_BOXED(12920,16,FLEN)
NAN_BOXED(12920,16,FLEN)
NAN_BOXED(12920,16,FLEN)
NAN_BOXED(14902,16,FLEN)
NAN_BOXED(14902,16,FLEN)
NAN_BOXED(14902,16,FLEN)
NAN_BOXED(14902,16,FLEN)
NAN_BOXED(14902,16,FLEN)
NAN_BOXED(14902,16,FLEN)
NAN_BOXED(14902,16,FLEN)
NAN_BOXED(14902,16,FLEN)
NAN_BOXED(14902,16,FLEN)
NAN_BOXED(14902,16,FLEN)
NAN_BOXED(14551,16,FLEN)
NAN_BOXED(14551,16,FLEN)
NAN_BOXED(14551,16,FLEN)
NAN_BOXED(14551,16,FLEN)
NAN_BOXED(14551,16,FLEN)
NAN_BOXED(14551,16,FLEN)
NAN_BOXED(14551,16,FLEN)
NAN_BOXED(14551,16,FLEN)
NAN_BOXED(14551,16,FLEN)
NAN_BOXED(14551,16,FLEN)
NAN_BOXED(14702,16,FLEN)
NAN_BOXED(14702,16,FLEN)
NAN_BOXED(14702,16,FLEN)
NAN_BOXED(14702,16,FLEN)
NAN_BOXED(14702,16,FLEN)
NAN_BOXED(14702,16,FLEN)
NAN_BOXED(14702,16,FLEN)
NAN_BOXED(14702,16,FLEN)
NAN_BOXED(14702,16,FLEN)
NAN_BOXED(14702,16,FLEN)
NAN_BOXED(15239,16,FLEN)
NAN_BOXED(15239,16,FLEN)
NAN_BOXED(15239,16,FLEN)
NAN_BOXED(15239,16,FLEN)
NAN_BOXED(15239,16,FLEN)
NAN_BOXED(15239,16,FLEN)
NAN_BOXED(15239,16,FLEN)
NAN_BOXED(15239,16,FLEN)
NAN_BOXED(15239,16,FLEN)
NAN_BOXED(15239,16,FLEN)
NAN_BOXED(10269,16,FLEN)
NAN_BOXED(10267,16,FLEN)
NAN_BOXED(10269,16,FLEN)
NAN_BOXED(10267,16,FLEN)
NAN_BOXED(10269,16,FLEN)
NAN_BOXED(10267,16,FLEN)
NAN_BOXED(10269,16,FLEN)
NAN_BOXED(10267,16,FLEN)
NAN_BOXED(10269,16,FLEN)
NAN_BOXED(10267,16,FLEN)
NAN_BOXED(14732,16,FLEN)
NAN_BOXED(14732,16,FLEN)
NAN_BOXED(14732,16,FLEN)
NAN_BOXED(14732,16,FLEN)
NAN_BOXED(14732,16,FLEN)
NAN_BOXED(14732,16,FLEN)
NAN_BOXED(14732,16,FLEN)
NAN_BOXED(14732,16,FLEN)
NAN_BOXED(14732,16,FLEN)
NAN_BOXED(14732,16,FLEN)
NAN_BOXED(14724,16,FLEN)
NAN_BOXED(14724,16,FLEN)
NAN_BOXED(14724,16,FLEN)
NAN_BOXED(14724,16,FLEN)
NAN_BOXED(14724,16,FLEN)
NAN_BOXED(14724,16,FLEN)
NAN_BOXED(14724,16,FLEN)
NAN_BOXED(14724,16,FLEN)
NAN_BOXED(14724,16,FLEN)
NAN_BOXED(14724,16,FLEN)
NAN_BOXED(13337,16,FLEN)
NAN_BOXED(13337,16,FLEN)
NAN_BOXED(13337,16,FLEN)
NAN_BOXED(13337,16,FLEN)
NAN_BOXED(13337,16,FLEN)
NAN_BOXED(13337,16,FLEN)
NAN_BOXED(13337,16,FLEN)
NAN_BOXED(13337,16,FLEN)
NAN_BOXED(13337,16,FLEN)
NAN_BOXED(13337,16,FLEN)
NAN_BOXED(14843,16,FLEN)
NAN_BOXED(14843,16,FLEN)
NAN_BOXED(14843,16,FLEN)
NAN_BOXED(14843,16,FLEN)
NAN_BOXED(14843,16,FLEN)
NAN_BOXED(14843,16,FLEN)
NAN_BOXED(14843,16,FLEN)
NAN_BOXED(14843,16,FLEN)
NAN_BOXED(14843,16,FLEN)
NAN_BOXED(14843,16,FLEN)
NAN_BOXED(12227,16,FLEN)
NAN_BOXED(12227,16,FLEN)
NAN_BOXED(12227,16,FLEN)
NAN_BOXED(12227,16,FLEN)
NAN_BOXED(12227,16,FLEN)
NAN_BOXED(12227,16,FLEN)
NAN_BOXED(12227,16,FLEN)
NAN_BOXED(12227,16,FLEN)
NAN_BOXED(12227,16,FLEN)
NAN_BOXED(12227,16,FLEN)
NAN_BOXED(12743,16,FLEN)
NAN_BOXED(12743,16,FLEN)
NAN_BOXED(12743,16,FLEN)
NAN_BOXED(12743,16,FLEN)
NAN_BOXED(12743,16,FLEN)
NAN_BOXED(12743,16,FLEN)
NAN_BOXED(12743,16,FLEN)
NAN_BOXED(12743,16,FLEN)
NAN_BOXED(12743,16,FLEN)
NAN_BOXED(12743,16,FLEN)
NAN_BOXED(14048,16,FLEN)
NAN_BOXED(14048,16,FLEN)
NAN_BOXED(14048,16,FLEN)
NAN_BOXED(14048,16,FLEN)
NAN_BOXED(14048,16,FLEN)
NAN_BOXED(14048,16,FLEN)
NAN_BOXED(14048,16,FLEN)
NAN_BOXED(14048,16,FLEN)
NAN_BOXED(14048,16,FLEN)
NAN_BOXED(14048,16,FLEN)
NAN_BOXED(12347,16,FLEN)
NAN_BOXED(12347,16,FLEN)
NAN_BOXED(12347,16,FLEN)
NAN_BOXED(12347,16,FLEN)
NAN_BOXED(12347,16,FLEN)
NAN_BOXED(12347,16,FLEN)
NAN_BOXED(12347,16,FLEN)
NAN_BOXED(12347,16,FLEN)
NAN_BOXED(12347,16,FLEN)
NAN_BOXED(12347,16,FLEN)
NAN_BOXED(13500,16,FLEN)
NAN_BOXED(13500,16,FLEN)
NAN_BOXED(13500,16,FLEN)
NAN_BOXED(13500,16,FLEN)
NAN_BOXED(13500,16,FLEN)
NAN_BOXED(13500,16,FLEN)
NAN_BOXED(13500,16,FLEN)
NAN_BOXED(13500,16,FLEN)
NAN_BOXED(13500,16,FLEN)
NAN_BOXED(13500,16,FLEN)
NAN_BOXED(14585,16,FLEN)
NAN_BOXED(14585,16,FLEN)
NAN_BOXED(14585,16,FLEN)
NAN_BOXED(14585,16,FLEN)
NAN_BOXED(14585,16,FLEN)
NAN_BOXED(14585,16,FLEN)
NAN_BOXED(14585,16,FLEN)
NAN_BOXED(14585,16,FLEN)
NAN_BOXED(14585,16,FLEN)
NAN_BOXED(14585,16,FLEN)
NAN_BOXED(14938,16,FLEN)
NAN_BOXED(14938,16,FLEN)
NAN_BOXED(14938,16,FLEN)
NAN_BOXED(14938,16,FLEN)
NAN_BOXED(14938,16,FLEN)
NAN_BOXED(14938,16,FLEN)
NAN_BOXED(14938,16,FLEN)
NAN_BOXED(14938,16,FLEN)
NAN_BOXED(14938,16,FLEN)
NAN_BOXED(14938,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(15146,16,FLEN)
NAN_BOXED(15146,16,FLEN)
NAN_BOXED(15146,16,FLEN)
NAN_BOXED(15146,16,FLEN)
NAN_BOXED(15146,16,FLEN)
NAN_BOXED(15146,16,FLEN)
NAN_BOXED(15146,16,FLEN)
NAN_BOXED(15146,16,FLEN)
NAN_BOXED(15146,16,FLEN)
NAN_BOXED(15146,16,FLEN)
NAN_BOXED(14753,16,FLEN)
NAN_BOXED(14753,16,FLEN)
NAN_BOXED(14753,16,FLEN)
NAN_BOXED(14753,16,FLEN)
NAN_BOXED(14753,16,FLEN)
NAN_BOXED(14753,16,FLEN)
NAN_BOXED(14753,16,FLEN)
NAN_BOXED(14753,16,FLEN)
NAN_BOXED(14753,16,FLEN)
NAN_BOXED(14753,16,FLEN)
NAN_BOXED(14693,16,FLEN)
NAN_BOXED(14693,16,FLEN)
NAN_BOXED(14693,16,FLEN)
NAN_BOXED(14693,16,FLEN)
NAN_BOXED(14693,16,FLEN)
NAN_BOXED(14693,16,FLEN)
NAN_BOXED(14693,16,FLEN)
NAN_BOXED(14693,16,FLEN)
NAN_BOXED(14693,16,FLEN)
NAN_BOXED(14693,16,FLEN)
NAN_BOXED(11884,16,FLEN)
NAN_BOXED(11883,16,FLEN)
NAN_BOXED(11884,16,FLEN)
NAN_BOXED(11883,16,FLEN)
NAN_BOXED(11884,16,FLEN)
NAN_BOXED(11883,16,FLEN)
NAN_BOXED(11884,16,FLEN)
NAN_BOXED(11883,16,FLEN)
NAN_BOXED(11884,16,FLEN)
NAN_BOXED(11883,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(14948,16,FLEN)
NAN_BOXED(8870,16,FLEN)
NAN_BOXED(8865,16,FLEN)
NAN_BOXED(8870,16,FLEN)
NAN_BOXED(8865,16,FLEN)
NAN_BOXED(8870,16,FLEN)
NAN_BOXED(8865,16,FLEN)
NAN_BOXED(8870,16,FLEN)
NAN_BOXED(8865,16,FLEN)
NAN_BOXED(8870,16,FLEN)
NAN_BOXED(8865,16,FLEN)
NAN_BOXED(14665,16,FLEN)
NAN_BOXED(14665,16,FLEN)
NAN_BOXED(14665,16,FLEN)
NAN_BOXED(14665,16,FLEN)
NAN_BOXED(14665,16,FLEN)
NAN_BOXED(14665,16,FLEN)
NAN_BOXED(14665,16,FLEN)
NAN_BOXED(14665,16,FLEN)
NAN_BOXED(14665,16,FLEN)
NAN_BOXED(14665,16,FLEN)
NAN_BOXED(13621,16,FLEN)
NAN_BOXED(13621,16,FLEN)
NAN_BOXED(13621,16,FLEN)
NAN_BOXED(13621,16,FLEN)
NAN_BOXED(13621,16,FLEN)
NAN_BOXED(13621,16,FLEN)
NAN_BOXED(13621,16,FLEN)
NAN_BOXED(13621,16,FLEN)
NAN_BOXED(13621,16,FLEN)
NAN_BOXED(13621,16,FLEN)
NAN_BOXED(11351,16,FLEN)
NAN_BOXED(11350,16,FLEN)
NAN_BOXED(11351,16,FLEN)
NAN_BOXED(11350,16,FLEN)
NAN_BOXED(11351,16,FLEN)
NAN_BOXED(11350,16,FLEN)
NAN_BOXED(11351,16,FLEN)
NAN_BOXED(11350,16,FLEN)
NAN_BOXED(11351,16,FLEN)
NAN_BOXED(11350,16,FLEN)
NAN_BOXED(12167,16,FLEN)
NAN_BOXED(12166,16,FLEN)
NAN_BOXED(12167,16,FLEN)
NAN_BOXED(12166,16,FLEN)
NAN_BOXED(12167,16,FLEN)
NAN_BOXED(12166,16,FLEN)
NAN_BOXED(12167,16,FLEN)
NAN_BOXED(12166,16,FLEN)
NAN_BOXED(12167,16,FLEN)
NAN_BOXED(12166,16,FLEN)
NAN_BOXED(14367,16,FLEN)
NAN_BOXED(14367,16,FLEN)
NAN_BOXED(14367,16,FLEN)
NAN_BOXED(14367,16,FLEN)
NAN_BOXED(14367,16,FLEN)
NAN_BOXED(14367,16,FLEN)
NAN_BOXED(14367,16,FLEN)
NAN_BOXED(14367,16,FLEN)
NAN_BOXED(14367,16,FLEN)
NAN_BOXED(14367,16,FLEN)
NAN_BOXED(14879,16,FLEN)
NAN_BOXED(14879,16,FLEN)
NAN_BOXED(14879,16,FLEN)
NAN_BOXED(14879,16,FLEN)
NAN_BOXED(14879,16,FLEN)
NAN_BOXED(14879,16,FLEN)
NAN_BOXED(14879,16,FLEN)
NAN_BOXED(14879,16,FLEN)
NAN_BOXED(14879,16,FLEN)
NAN_BOXED(14879,16,FLEN)
NAN_BOXED(15186,16,FLEN)
NAN_BOXED(15186,16,FLEN)
NAN_BOXED(15186,16,FLEN)
NAN_BOXED(15186,16,FLEN)
NAN_BOXED(15186,16,FLEN)
NAN_BOXED(15186,16,FLEN)
NAN_BOXED(15186,16,FLEN)
NAN_BOXED(15186,16,FLEN)
NAN_BOXED(15186,16,FLEN)
NAN_BOXED(15186,16,FLEN)
NAN_BOXED(11698,16,FLEN)
NAN_BOXED(11698,16,FLEN)
NAN_BOXED(11698,16,FLEN)
NAN_BOXED(11698,16,FLEN)
NAN_BOXED(11698,16,FLEN)
NAN_BOXED(11698,16,FLEN)
NAN_BOXED(11698,16,FLEN)
NAN_BOXED(11698,16,FLEN)
NAN_BOXED(11698,16,FLEN)
NAN_BOXED(11698,16,FLEN)
NAN_BOXED(13237,16,FLEN)
NAN_BOXED(13237,16,FLEN)
NAN_BOXED(13237,16,FLEN)
NAN_BOXED(13237,16,FLEN)
NAN_BOXED(13237,16,FLEN)
NAN_BOXED(13237,16,FLEN)
NAN_BOXED(13237,16,FLEN)
NAN_BOXED(13237,16,FLEN)
NAN_BOXED(13237,16,FLEN)
NAN_BOXED(13237,16,FLEN)
NAN_BOXED(12565,16,FLEN)
NAN_BOXED(12565,16,FLEN)
NAN_BOXED(12565,16,FLEN)
NAN_BOXED(12565,16,FLEN)
NAN_BOXED(12565,16,FLEN)
NAN_BOXED(12565,16,FLEN)
NAN_BOXED(12565,16,FLEN)
NAN_BOXED(12565,16,FLEN)
NAN_BOXED(12565,16,FLEN)
NAN_BOXED(12565,16,FLEN)
NAN_BOXED(14663,16,FLEN)
NAN_BOXED(14663,16,FLEN)
NAN_BOXED(14663,16,FLEN)
NAN_BOXED(14663,16,FLEN)
NAN_BOXED(14663,16,FLEN)
NAN_BOXED(14663,16,FLEN)
NAN_BOXED(14663,16,FLEN)
NAN_BOXED(14663,16,FLEN)
NAN_BOXED(14663,16,FLEN)
NAN_BOXED(14663,16,FLEN)
NAN_BOXED(12350,16,FLEN)
NAN_BOXED(12350,16,FLEN)
NAN_BOXED(12350,16,FLEN)
NAN_BOXED(12350,16,FLEN)
NAN_BOXED(12350,16,FLEN)
NAN_BOXED(12350,16,FLEN)
NAN_BOXED(12350,16,FLEN)
NAN_BOXED(12350,16,FLEN)
NAN_BOXED(12350,16,FLEN)
NAN_BOXED(12350,16,FLEN)
NAN_BOXED(10714,16,FLEN)
NAN_BOXED(10713,16,FLEN)
NAN_BOXED(10714,16,FLEN)
NAN_BOXED(10713,16,FLEN)
NAN_BOXED(10714,16,FLEN)
NAN_BOXED(10713,16,FLEN)
NAN_BOXED(10714,16,FLEN)
NAN_BOXED(10713,16,FLEN)
NAN_BOXED(10714,16,FLEN)
NAN_BOXED(10713,16,FLEN)
NAN_BOXED(15082,16,FLEN)
NAN_BOXED(15082,16,FLEN)
NAN_BOXED(15082,16,FLEN)
NAN_BOXED(15082,16,FLEN)
NAN_BOXED(15082,16,FLEN)
NAN_BOXED(15082,16,FLEN)
NAN_BOXED(15082,16,FLEN)
NAN_BOXED(15082,16,FLEN)
NAN_BOXED(15082,16,FLEN)
NAN_BOXED(15082,16,FLEN)
NAN_BOXED(15210,16,FLEN)
NAN_BOXED(15210,16,FLEN)
NAN_BOXED(15210,16,FLEN)
NAN_BOXED(15210,16,FLEN)
NAN_BOXED(15210,16,FLEN)
NAN_BOXED(15210,16,FLEN)
NAN_BOXED(15210,16,FLEN)
NAN_BOXED(15210,16,FLEN)
NAN_BOXED(15210,16,FLEN)
NAN_BOXED(15210,16,FLEN)
NAN_BOXED(13000,16,FLEN)
NAN_BOXED(12999,16,FLEN)
NAN_BOXED(13000,16,FLEN)
NAN_BOXED(12999,16,FLEN)
NAN_BOXED(13000,16,FLEN)
NAN_BOXED(12999,16,FLEN)
NAN_BOXED(13000,16,FLEN)
NAN_BOXED(12999,16,FLEN)
NAN_BOXED(13000,16,FLEN)
NAN_BOXED(12999,16,FLEN)
NAN_BOXED(14661,16,FLEN)
NAN_BOXED(14661,16,FLEN)
NAN_BOXED(14661,16,FLEN)
NAN_BOXED(14661,16,FLEN)
NAN_BOXED(14661,16,FLEN)
NAN_BOXED(14661,16,FLEN)
NAN_BOXED(14661,16,FLEN)
NAN_BOXED(14661,16,FLEN)
NAN_BOXED(14661,16,FLEN)
NAN_BOXED(14661,16,FLEN)
NAN_BOXED(13050,16,FLEN)
NAN_BOXED(13050,16,FLEN)
NAN_BOXED(13050,16,FLEN)
NAN_BOXED(13050,16,FLEN)
NAN_BOXED(13050,16,FLEN)
NAN_BOXED(13050,16,FLEN)
NAN_BOXED(13050,16,FLEN)
NAN_BOXED(13050,16,FLEN)
NAN_BOXED(13050,16,FLEN)
NAN_BOXED(13050,16,FLEN)
NAN_BOXED(14046,16,FLEN)
NAN_BOXED(14046,16,FLEN)
NAN_BOXED(14046,16,FLEN)
NAN_BOXED(14046,16,FLEN)
NAN_BOXED(14046,16,FLEN)
NAN_BOXED(14046,16,FLEN)
NAN_BOXED(14046,16,FLEN)
NAN_BOXED(14046,16,FLEN)
NAN_BOXED(14046,16,FLEN)
NAN_BOXED(14046,16,FLEN)
NAN_BOXED(15192,16,FLEN)
NAN_BOXED(15192,16,FLEN)
NAN_BOXED(15192,16,FLEN)
NAN_BOXED(15192,16,FLEN)
NAN_BOXED(15192,16,FLEN)
NAN_BOXED(15192,16,FLEN)
NAN_BOXED(15192,16,FLEN)
NAN_BOXED(15192,16,FLEN)
NAN_BOXED(15192,16,FLEN)
NAN_BOXED(15192,16,FLEN)
NAN_BOXED(12030,16,FLEN)
NAN_BOXED(12029,16,FLEN)
NAN_BOXED(12030,16,FLEN)
NAN_BOXED(12029,16,FLEN)
NAN_BOXED(12030,16,FLEN)
NAN_BOXED(12029,16,FLEN)
NAN_BOXED(12030,16,FLEN)
NAN_BOXED(12029,16,FLEN)
NAN_BOXED(12030,16,FLEN)
NAN_BOXED(12029,16,FLEN)
NAN_BOXED(11468,16,FLEN)
NAN_BOXED(11467,16,FLEN)
NAN_BOXED(11468,16,FLEN)
NAN_BOXED(11467,16,FLEN)
NAN_BOXED(11468,16,FLEN)
NAN_BOXED(11467,16,FLEN)
NAN_BOXED(11468,16,FLEN)
NAN_BOXED(11467,16,FLEN)
NAN_BOXED(11468,16,FLEN)
NAN_BOXED(11467,16,FLEN)
NAN_BOXED(14792,16,FLEN)
NAN_BOXED(14792,16,FLEN)
NAN_BOXED(14792,16,FLEN)
NAN_BOXED(14792,16,FLEN)
NAN_BOXED(14792,16,FLEN)
NAN_BOXED(14792,16,FLEN)
NAN_BOXED(14792,16,FLEN)
NAN_BOXED(14792,16,FLEN)
NAN_BOXED(14792,16,FLEN)
NAN_BOXED(14792,16,FLEN)
NAN_BOXED(12675,16,FLEN)
NAN_BOXED(12674,16,FLEN)
NAN_BOXED(12675,16,FLEN)
NAN_BOXED(12674,16,FLEN)
NAN_BOXED(12675,16,FLEN)
NAN_BOXED(12674,16,FLEN)
NAN_BOXED(12675,16,FLEN)
NAN_BOXED(12674,16,FLEN)
NAN_BOXED(12675,16,FLEN)
NAN_BOXED(12674,16,FLEN)
NAN_BOXED(13638,16,FLEN)
NAN_BOXED(13637,16,FLEN)
NAN_BOXED(13638,16,FLEN)
NAN_BOXED(13637,16,FLEN)
NAN_BOXED(13638,16,FLEN)
NAN_BOXED(13637,16,FLEN)
NAN_BOXED(13638,16,FLEN)
NAN_BOXED(13637,16,FLEN)
NAN_BOXED(13638,16,FLEN)
NAN_BOXED(13637,16,FLEN)
NAN_BOXED(15124,16,FLEN)
NAN_BOXED(15124,16,FLEN)
NAN_BOXED(15124,16,FLEN)
NAN_BOXED(15124,16,FLEN)
NAN_BOXED(15124,16,FLEN)
NAN_BOXED(15124,16,FLEN)
NAN_BOXED(15124,16,FLEN)
NAN_BOXED(15124,16,FLEN)
NAN_BOXED(15124,16,FLEN)
NAN_BOXED(15124,16,FLEN)
NAN_BOXED(15278,16,FLEN)
NAN_BOXED(15277,16,FLEN)
NAN_BOXED(15278,16,FLEN)
NAN_BOXED(15277,16,FLEN)
NAN_BOXED(15278,16,FLEN)
NAN_BOXED(15277,16,FLEN)
NAN_BOXED(15278,16,FLEN)
NAN_BOXED(15277,16,FLEN)
NAN_BOXED(15278,16,FLEN)
NAN_BOXED(15277,16,FLEN)
NAN_BOXED(8728,16,FLEN)
NAN_BOXED(8719,16,FLEN)
NAN_BOXED(8728,16,FLEN)
NAN_BOXED(8719,16,FLEN)
NAN_BOXED(8728,16,FLEN)
NAN_BOXED(8719,16,FLEN)
NAN_BOXED(8728,16,FLEN)
NAN_BOXED(8719,16,FLEN)
NAN_BOXED(8728,16,FLEN)
NAN_BOXED(8719,16,FLEN)
NAN_BOXED(15123,16,FLEN)
NAN_BOXED(15123,16,FLEN)
NAN_BOXED(15123,16,FLEN)
NAN_BOXED(15123,16,FLEN)
NAN_BOXED(15123,16,FLEN)
NAN_BOXED(15123,16,FLEN)
NAN_BOXED(15123,16,FLEN)
NAN_BOXED(15123,16,FLEN)
NAN_BOXED(15123,16,FLEN)
NAN_BOXED(15123,16,FLEN)
NAN_BOXED(14865,16,FLEN)
NAN_BOXED(14865,16,FLEN)
NAN_BOXED(14865,16,FLEN)
NAN_BOXED(14865,16,FLEN)
NAN_BOXED(14865,16,FLEN)
NAN_BOXED(14865,16,FLEN)
NAN_BOXED(14865,16,FLEN)
NAN_BOXED(14865,16,FLEN)
NAN_BOXED(14865,16,FLEN)
NAN_BOXED(14865,16,FLEN)
NAN_BOXED(15149,16,FLEN)
NAN_BOXED(15149,16,FLEN)
NAN_BOXED(15149,16,FLEN)
NAN_BOXED(15149,16,FLEN)
NAN_BOXED(15149,16,FLEN)
NAN_BOXED(15149,16,FLEN)
NAN_BOXED(15149,16,FLEN)
NAN_BOXED(15149,16,FLEN)
NAN_BOXED(15149,16,FLEN)
NAN_BOXED(15149,16,FLEN)
NAN_BOXED(11728,16,FLEN)
NAN_BOXED(11727,16,FLEN)
NAN_BOXED(11728,16,FLEN)
NAN_BOXED(11727,16,FLEN)
NAN_BOXED(11728,16,FLEN)
NAN_BOXED(11727,16,FLEN)
NAN_BOXED(11728,16,FLEN)
NAN_BOXED(11727,16,FLEN)
NAN_BOXED(11728,16,FLEN)
NAN_BOXED(11727,16,FLEN)
NAN_BOXED(14841,16,FLEN)
NAN_BOXED(14840,16,FLEN)
NAN_BOXED(14841,16,FLEN)
NAN_BOXED(14840,16,FLEN)
NAN_BOXED(14841,16,FLEN)
NAN_BOXED(14840,16,FLEN)
NAN_BOXED(14841,16,FLEN)
NAN_BOXED(14840,16,FLEN)
NAN_BOXED(14841,16,FLEN)
NAN_BOXED(14840,16,FLEN)
NAN_BOXED(15154,16,FLEN)
NAN_BOXED(15154,16,FLEN)
NAN_BOXED(15154,16,FLEN)
NAN_BOXED(15154,16,FLEN)
NAN_BOXED(15154,16,FLEN)
NAN_BOXED(15154,16,FLEN)
NAN_BOXED(15154,16,FLEN)
NAN_BOXED(15154,16,FLEN)
NAN_BOXED(15154,16,FLEN)
NAN_BOXED(15154,16,FLEN)
NAN_BOXED(15278,16,FLEN)
NAN_BOXED(15278,16,FLEN)
NAN_BOXED(15278,16,FLEN)
NAN_BOXED(15278,16,FLEN)
NAN_BOXED(15278,16,FLEN)
NAN_BOXED(15278,16,FLEN)
NAN_BOXED(15278,16,FLEN)
NAN_BOXED(15278,16,FLEN)
NAN_BOXED(15278,16,FLEN)
NAN_BOXED(15278,16,FLEN)
NAN_BOXED(9337,16,FLEN)
NAN_BOXED(9333,16,FLEN)
NAN_BOXED(9337,16,FLEN)
NAN_BOXED(9333,16,FLEN)
NAN_BOXED(9337,16,FLEN)
NAN_BOXED(9333,16,FLEN)
NAN_BOXED(9337,16,FLEN)
NAN_BOXED(9333,16,FLEN)
NAN_BOXED(9337,16,FLEN)
NAN_BOXED(9333,16,FLEN)
NAN_BOXED(13940,16,FLEN)
NAN_BOXED(13940,16,FLEN)
NAN_BOXED(13940,16,FLEN)
NAN_BOXED(13940,16,FLEN)
NAN_BOXED(13940,16,FLEN)
NAN_BOXED(13940,16,FLEN)
NAN_BOXED(13940,16,FLEN)
NAN_BOXED(13940,16,FLEN)
NAN_BOXED(13940,16,FLEN)
NAN_BOXED(13940,16,FLEN)
NAN_BOXED(14718,16,FLEN)
NAN_BOXED(14718,16,FLEN)
NAN_BOXED(14718,16,FLEN)
NAN_BOXED(14718,16,FLEN)
NAN_BOXED(14718,16,FLEN)
NAN_BOXED(14718,16,FLEN)
NAN_BOXED(14718,16,FLEN)
NAN_BOXED(14718,16,FLEN)
NAN_BOXED(14718,16,FLEN)
NAN_BOXED(14718,16,FLEN)
NAN_BOXED(11659,16,FLEN)
NAN_BOXED(11658,16,FLEN)
NAN_BOXED(11659,16,FLEN)
NAN_BOXED(11658,16,FLEN)
NAN_BOXED(11659,16,FLEN)
NAN_BOXED(11658,16,FLEN)
NAN_BOXED(11659,16,FLEN)
NAN_BOXED(11658,16,FLEN)
NAN_BOXED(11659,16,FLEN)
NAN_BOXED(11658,16,FLEN)
NAN_BOXED(10175,16,FLEN)
NAN_BOXED(10171,16,FLEN)
NAN_BOXED(10175,16,FLEN)
NAN_BOXED(10171,16,FLEN)
NAN_BOXED(10175,16,FLEN)
NAN_BOXED(10171,16,FLEN)
NAN_BOXED(10175,16,FLEN)
NAN_BOXED(10171,16,FLEN)
NAN_BOXED(10175,16,FLEN)
NAN_BOXED(10171,16,FLEN)
NAN_BOXED(14919,16,FLEN)
NAN_BOXED(14919,16,FLEN)
NAN_BOXED(14919,16,FLEN)
NAN_BOXED(14919,16,FLEN)
NAN_BOXED(14919,16,FLEN)
NAN_BOXED(14919,16,FLEN)
NAN_BOXED(14919,16,FLEN)
NAN_BOXED(14919,16,FLEN)
NAN_BOXED(14919,16,FLEN)
NAN_BOXED(14919,16,FLEN)
NAN_BOXED(9509,16,FLEN)
NAN_BOXED(9505,16,FLEN)
NAN_BOXED(9509,16,FLEN)
NAN_BOXED(9505,16,FLEN)
NAN_BOXED(9509,16,FLEN)
NAN_BOXED(9505,16,FLEN)
NAN_BOXED(9509,16,FLEN)
NAN_BOXED(9505,16,FLEN)
NAN_BOXED(9509,16,FLEN)
NAN_BOXED(9505,16,FLEN)
NAN_BOXED(13565,16,FLEN)
NAN_BOXED(13565,16,FLEN)
NAN_BOXED(13565,16,FLEN)
NAN_BOXED(13565,16,FLEN)
NAN_BOXED(13565,16,FLEN)
NAN_BOXED(13565,16,FLEN)
NAN_BOXED(13565,16,FLEN)
NAN_BOXED(13565,16,FLEN)
NAN_BOXED(13565,16,FLEN)
NAN_BOXED(13565,16,FLEN)
NAN_BOXED(14829,16,FLEN)
NAN_BOXED(14829,16,FLEN)
NAN_BOXED(14829,16,FLEN)
NAN_BOXED(14829,16,FLEN)
NAN_BOXED(14829,16,FLEN)
NAN_BOXED(14829,16,FLEN)
NAN_BOXED(14829,16,FLEN)
NAN_BOXED(14829,16,FLEN)
NAN_BOXED(14829,16,FLEN)
NAN_BOXED(14829,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(14730,16,FLEN)
NAN_BOXED(15193,16,FLEN)
NAN_BOXED(15193,16,FLEN)
NAN_BOXED(15193,16,FLEN)
NAN_BOXED(15193,16,FLEN)
NAN_BOXED(15193,16,FLEN)
NAN_BOXED(15193,16,FLEN)
NAN_BOXED(15193,16,FLEN)
NAN_BOXED(15193,16,FLEN)
NAN_BOXED(15193,16,FLEN)
NAN_BOXED(15193,16,FLEN)
NAN_BOXED(9285,16,FLEN)
NAN_BOXED(9281,16,FLEN)
NAN_BOXED(9285,16,FLEN)
NAN_BOXED(9281,16,FLEN)
NAN_BOXED(9285,16,FLEN)
NAN_BOXED(9281,16,FLEN)
NAN_BOXED(9285,16,FLEN)
NAN_BOXED(9281,16,FLEN)
NAN_BOXED(9285,16,FLEN)
NAN_BOXED(9281,16,FLEN)
NAN_BOXED(13713,16,FLEN)
NAN_BOXED(13713,16,FLEN)
NAN_BOXED(13713,16,FLEN)
NAN_BOXED(13713,16,FLEN)
NAN_BOXED(13713,16,FLEN)
NAN_BOXED(13713,16,FLEN)
NAN_BOXED(13713,16,FLEN)
NAN_BOXED(13713,16,FLEN)
NAN_BOXED(13713,16,FLEN)
NAN_BOXED(13713,16,FLEN)
NAN_BOXED(11159,16,FLEN)
NAN_BOXED(11157,16,FLEN)
NAN_BOXED(11159,16,FLEN)
NAN_BOXED(11157,16,FLEN)
NAN_BOXED(11159,16,FLEN)
NAN_BOXED(11157,16,FLEN)
NAN_BOXED(11159,16,FLEN)
NAN_BOXED(11157,16,FLEN)
NAN_BOXED(11159,16,FLEN)
NAN_BOXED(11157,16,FLEN)
NAN_BOXED(14731,16,FLEN)
NAN_BOXED(14731,16,FLEN)
NAN_BOXED(14731,16,FLEN)
NAN_BOXED(14731,16,FLEN)
NAN_BOXED(14731,16,FLEN)
NAN_BOXED(14731,16,FLEN)
NAN_BOXED(14731,16,FLEN)
NAN_BOXED(14731,16,FLEN)
NAN_BOXED(14731,16,FLEN)
NAN_BOXED(14731,16,FLEN)
NAN_BOXED(14711,16,FLEN)
NAN_BOXED(14711,16,FLEN)
NAN_BOXED(14711,16,FLEN)
NAN_BOXED(14711,16,FLEN)
NAN_BOXED(14711,16,FLEN)
NAN_BOXED(14711,16,FLEN)
NAN_BOXED(14711,16,FLEN)
NAN_BOXED(14711,16,FLEN)
NAN_BOXED(14711,16,FLEN)
NAN_BOXED(14711,16,FLEN)
NAN_BOXED(11985,16,FLEN)
NAN_BOXED(11984,16,FLEN)
NAN_BOXED(11985,16,FLEN)
NAN_BOXED(11984,16,FLEN)
NAN_BOXED(11985,16,FLEN)
NAN_BOXED(11984,16,FLEN)
NAN_BOXED(11985,16,FLEN)
NAN_BOXED(11984,16,FLEN)
NAN_BOXED(11985,16,FLEN)
NAN_BOXED(11984,16,FLEN)
NAN_BOXED(14675,16,FLEN)
NAN_BOXED(14675,16,FLEN)
NAN_BOXED(14675,16,FLEN)
NAN_BOXED(14675,16,FLEN)
NAN_BOXED(14675,16,FLEN)
NAN_BOXED(14675,16,FLEN)
NAN_BOXED(14675,16,FLEN)
NAN_BOXED(14675,16,FLEN)
NAN_BOXED(14675,16,FLEN)
NAN_BOXED(14675,16,FLEN)
NAN_BOXED(14012,16,FLEN)
NAN_BOXED(14012,16,FLEN)
NAN_BOXED(14012,16,FLEN)
NAN_BOXED(14012,16,FLEN)
NAN_BOXED(14012,16,FLEN)
NAN_BOXED(14012,16,FLEN)
NAN_BOXED(14012,16,FLEN)
NAN_BOXED(14012,16,FLEN)
NAN_BOXED(14012,16,FLEN)
NAN_BOXED(14012,16,FLEN)
NAN_BOXED(14858,16,FLEN)
NAN_BOXED(14857,16,FLEN)
NAN_BOXED(14858,16,FLEN)
NAN_BOXED(14857,16,FLEN)
NAN_BOXED(14858,16,FLEN)
NAN_BOXED(14857,16,FLEN)
NAN_BOXED(14858,16,FLEN)
NAN_BOXED(14857,16,FLEN)
NAN_BOXED(14858,16,FLEN)
NAN_BOXED(14857,16,FLEN)
NAN_BOXED(14860,16,FLEN)
NAN_BOXED(14860,16,FLEN)
NAN_BOXED(14860,16,FLEN)
NAN_BOXED(14860,16,FLEN)
NAN_BOXED(14860,16,FLEN)
NAN_BOXED(14860,16,FLEN)
NAN_BOXED(14860,16,FLEN)
NAN_BOXED(14860,16,FLEN)
NAN_BOXED(14860,16,FLEN)
NAN_BOXED(14860,16,FLEN)
NAN_BOXED(14126,16,FLEN)
NAN_BOXED(14126,16,FLEN)
NAN_BOXED(14126,16,FLEN)
NAN_BOXED(14126,16,FLEN)
NAN_BOXED(14126,16,FLEN)
NAN_BOXED(14126,16,FLEN)
NAN_BOXED(14126,16,FLEN)
NAN_BOXED(14126,16,FLEN)
NAN_BOXED(14126,16,FLEN)
NAN_BOXED(14126,16,FLEN)
NAN_BOXED(15206,16,FLEN)
NAN_BOXED(15206,16,FLEN)
NAN_BOXED(15206,16,FLEN)
NAN_BOXED(15206,16,FLEN)
NAN_BOXED(15206,16,FLEN)
NAN_BOXED(15206,16,FLEN)
NAN_BOXED(15206,16,FLEN)
NAN_BOXED(15206,16,FLEN)
NAN_BOXED(15206,16,FLEN)
NAN_BOXED(15206,16,FLEN)
NAN_BOXED(14764,16,FLEN)
NAN_BOXED(14764,16,FLEN)
NAN_BOXED(14764,16,FLEN)
NAN_BOXED(14764,16,FLEN)
NAN_BOXED(14764,16,FLEN)
NAN_BOXED(14764,16,FLEN)
NAN_BOXED(14764,16,FLEN)
NAN_BOXED(14764,16,FLEN)
NAN_BOXED(14764,16,FLEN)
NAN_BOXED(14764,16,FLEN)
NAN_BOXED(14349,16,FLEN)
NAN_BOXED(14349,16,FLEN)
NAN_BOXED(14349,16,FLEN)
NAN_BOXED(14349,16,FLEN)
NAN_BOXED(14349,16,FLEN)
NAN_BOXED(14349,16,FLEN)
NAN_BOXED(14349,16,FLEN)
NAN_BOXED(14349,16,FLEN)
NAN_BOXED(14349,16,FLEN)
NAN_BOXED(14349,16,FLEN)
NAN_BOXED(15044,16,FLEN)
NAN_BOXED(15044,16,FLEN)
NAN_BOXED(15044,16,FLEN)
NAN_BOXED(15044,16,FLEN)
NAN_BOXED(15044,16,FLEN)
NAN_BOXED(15044,16,FLEN)
NAN_BOXED(15044,16,FLEN)
NAN_BOXED(15044,16,FLEN)
NAN_BOXED(15044,16,FLEN)
NAN_BOXED(15044,16,FLEN)
NAN_BOXED(12943,16,FLEN)
NAN_BOXED(12943,16,FLEN)
NAN_BOXED(12943,16,FLEN)
NAN_BOXED(12943,16,FLEN)
NAN_BOXED(12943,16,FLEN)
NAN_BOXED(12943,16,FLEN)
NAN_BOXED(12943,16,FLEN)
NAN_BOXED(12943,16,FLEN)
NAN_BOXED(12943,16,FLEN)
NAN_BOXED(12943,16,FLEN)
NAN_BOXED(10881,16,FLEN)
NAN_BOXED(10879,16,FLEN)
NAN_BOXED(10881,16,FLEN)
NAN_BOXED(10879,16,FLEN)
NAN_BOXED(10881,16,FLEN)
NAN_BOXED(10879,16,FLEN)
NAN_BOXED(10881,16,FLEN)
NAN_BOXED(10879,16,FLEN)
NAN_BOXED(10881,16,FLEN)
NAN_BOXED(10879,16,FLEN)
NAN_BOXED(13097,16,FLEN)
NAN_BOXED(13097,16,FLEN)
NAN_BOXED(13097,16,FLEN)
NAN_BOXED(13097,16,FLEN)
NAN_BOXED(13097,16,FLEN)
NAN_BOXED(13097,16,FLEN)
NAN_BOXED(13097,16,FLEN)
NAN_BOXED(13097,16,FLEN)
NAN_BOXED(13097,16,FLEN)
NAN_BOXED(13097,16,FLEN)
NAN_BOXED(12726,16,FLEN)
NAN_BOXED(12725,16,FLEN)
NAN_BOXED(12726,16,FLEN)
NAN_BOXED(12725,16,FLEN)
NAN_BOXED(12726,16,FLEN)
NAN_BOXED(12725,16,FLEN)
NAN_BOXED(12726,16,FLEN)
NAN_BOXED(12725,16,FLEN)
NAN_BOXED(12726,16,FLEN)
NAN_BOXED(12725,16,FLEN)
NAN_BOXED(15141,16,FLEN)
NAN_BOXED(15140,16,FLEN)
NAN_BOXED(15141,16,FLEN)
NAN_BOXED(15140,16,FLEN)
NAN_BOXED(15141,16,FLEN)
NAN_BOXED(15140,16,FLEN)
NAN_BOXED(15141,16,FLEN)
NAN_BOXED(15140,16,FLEN)
NAN_BOXED(15141,16,FLEN)
NAN_BOXED(15140,16,FLEN)
NAN_BOXED(11562,16,FLEN)
NAN_BOXED(11561,16,FLEN)
NAN_BOXED(11562,16,FLEN)
NAN_BOXED(11561,16,FLEN)
NAN_BOXED(11562,16,FLEN)
NAN_BOXED(11561,16,FLEN)
NAN_BOXED(11562,16,FLEN)
NAN_BOXED(11561,16,FLEN)
NAN_BOXED(11562,16,FLEN)
NAN_BOXED(11561,16,FLEN)
NAN_BOXED(11981,16,FLEN)
NAN_BOXED(11980,16,FLEN)
NAN_BOXED(11981,16,FLEN)
NAN_BOXED(11980,16,FLEN)
NAN_BOXED(11981,16,FLEN)
NAN_BOXED(11980,16,FLEN)
NAN_BOXED(11981,16,FLEN)
NAN_BOXED(11980,16,FLEN)
NAN_BOXED(11981,16,FLEN)
NAN_BOXED(11980,16,FLEN)
NAN_BOXED(11707,16,FLEN)
NAN_BOXED(11706,16,FLEN)
NAN_BOXED(11707,16,FLEN)
NAN_BOXED(11706,16,FLEN)
NAN_BOXED(11707,16,FLEN)
NAN_BOXED(11706,16,FLEN)
NAN_BOXED(11707,16,FLEN)
NAN_BOXED(11706,16,FLEN)
NAN_BOXED(11707,16,FLEN)
NAN_BOXED(11706,16,FLEN)
NAN_BOXED(14712,16,FLEN)
NAN_BOXED(14712,16,FLEN)
NAN_BOXED(14712,16,FLEN)
NAN_BOXED(14712,16,FLEN)
NAN_BOXED(14712,16,FLEN)
NAN_BOXED(14712,16,FLEN)
NAN_BOXED(14712,16,FLEN)
NAN_BOXED(14712,16,FLEN)
NAN_BOXED(14712,16,FLEN)
NAN_BOXED(14712,16,FLEN)
NAN_BOXED(12871,16,FLEN)
NAN_BOXED(12870,16,FLEN)
NAN_BOXED(12871,16,FLEN)
NAN_BOXED(12870,16,FLEN)
NAN_BOXED(12871,16,FLEN)
NAN_BOXED(12870,16,FLEN)
NAN_BOXED(12871,16,FLEN)
NAN_BOXED(12870,16,FLEN)
NAN_BOXED(12871,16,FLEN)
NAN_BOXED(12870,16,FLEN)
NAN_BOXED(12569,16,FLEN)
NAN_BOXED(12568,16,FLEN)
NAN_BOXED(12569,16,FLEN)
NAN_BOXED(12568,16,FLEN)
NAN_BOXED(12569,16,FLEN)
NAN_BOXED(12568,16,FLEN)
NAN_BOXED(12569,16,FLEN)
NAN_BOXED(12568,16,FLEN)
NAN_BOXED(12569,16,FLEN)
NAN_BOXED(12568,16,FLEN)
NAN_BOXED(13559,16,FLEN)
NAN_BOXED(13559,16,FLEN)
NAN_BOXED(13559,16,FLEN)
NAN_BOXED(13559,16,FLEN)
NAN_BOXED(13559,16,FLEN)
NAN_BOXED(13559,16,FLEN)
NAN_BOXED(13559,16,FLEN)
NAN_BOXED(13559,16,FLEN)
NAN_BOXED(13559,16,FLEN)
NAN_BOXED(13559,16,FLEN)
NAN_BOXED(14474,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(14474,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(14474,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(14474,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(14474,16,FLEN)
NAN_BOXED(14473,16,FLEN)
NAN_BOXED(13456,16,FLEN)
NAN_BOXED(13456,16,FLEN)
NAN_BOXED(13456,16,FLEN)
NAN_BOXED(13456,16,FLEN)
NAN_BOXED(13456,16,FLEN)
NAN_BOXED(13456,16,FLEN)
NAN_BOXED(13456,16,FLEN)
NAN_BOXED(13456,16,FLEN)
NAN_BOXED(13456,16,FLEN)
NAN_BOXED(13456,16,FLEN)
NAN_BOXED(14842,16,FLEN)
NAN_BOXED(14842,16,FLEN)
NAN_BOXED(14842,16,FLEN)
NAN_BOXED(14842,16,FLEN)
NAN_BOXED(14842,16,FLEN)
NAN_BOXED(14842,16,FLEN)
NAN_BOXED(14842,16,FLEN)
NAN_BOXED(14842,16,FLEN)
NAN_BOXED(14842,16,FLEN)
NAN_BOXED(14842,16,FLEN)
NAN_BOXED(10417,16,FLEN)
NAN_BOXED(10415,16,FLEN)
NAN_BOXED(10417,16,FLEN)
NAN_BOXED(10415,16,FLEN)
NAN_BOXED(10417,16,FLEN)
NAN_BOXED(10415,16,FLEN)
NAN_BOXED(10417,16,FLEN)
NAN_BOXED(10415,16,FLEN)
NAN_BOXED(10417,16,FLEN)
NAN_BOXED(10415,16,FLEN)
NAN_BOXED(14134,16,FLEN)
NAN_BOXED(14134,16,FLEN)
NAN_BOXED(14134,16,FLEN)
NAN_BOXED(14134,16,FLEN)
NAN_BOXED(14134,16,FLEN)
NAN_BOXED(14134,16,FLEN)
NAN_BOXED(14134,16,FLEN)
NAN_BOXED(14134,16,FLEN)
NAN_BOXED(14134,16,FLEN)
NAN_BOXED(14134,16,FLEN)
NAN_BOXED(12482,16,FLEN)
NAN_BOXED(12482,16,FLEN)
NAN_BOXED(12482,16,FLEN)
NAN_BOXED(12482,16,FLEN)
NAN_BOXED(12482,16,FLEN)
NAN_BOXED(12482,16,FLEN)
NAN_BOXED(12482,16,FLEN)
NAN_BOXED(12482,16,FLEN)
NAN_BOXED(12482,16,FLEN)
NAN_BOXED(12482,16,FLEN)
NAN_BOXED(14549,16,FLEN)
NAN_BOXED(14549,16,FLEN)
NAN_BOXED(14549,16,FLEN)
NAN_BOXED(14549,16,FLEN)
NAN_BOXED(14549,16,FLEN)
NAN_BOXED(14549,16,FLEN)
NAN_BOXED(14549,16,FLEN)
NAN_BOXED(14549,16,FLEN)
NAN_BOXED(14549,16,FLEN)
NAN_BOXED(14549,16,FLEN)
NAN_BOXED(14831,16,FLEN)
NAN_BOXED(14831,16,FLEN)
NAN_BOXED(14831,16,FLEN)
NAN_BOXED(14831,16,FLEN)
NAN_BOXED(14831,16,FLEN)
NAN_BOXED(14831,16,FLEN)
NAN_BOXED(14831,16,FLEN)
NAN_BOXED(14831,16,FLEN)
NAN_BOXED(14831,16,FLEN)
NAN_BOXED(14831,16,FLEN)
NAN_BOXED(13736,16,FLEN)
NAN_BOXED(13736,16,FLEN)
NAN_BOXED(13736,16,FLEN)
NAN_BOXED(13736,16,FLEN)
NAN_BOXED(13736,16,FLEN)
NAN_BOXED(13736,16,FLEN)
NAN_BOXED(13736,16,FLEN)
NAN_BOXED(13736,16,FLEN)
NAN_BOXED(13736,16,FLEN)
NAN_BOXED(13736,16,FLEN)
NAN_BOXED(14633,16,FLEN)
NAN_BOXED(14632,16,FLEN)
NAN_BOXED(14633,16,FLEN)
NAN_BOXED(14632,16,FLEN)
NAN_BOXED(14633,16,FLEN)
NAN_BOXED(14632,16,FLEN)
NAN_BOXED(14633,16,FLEN)
NAN_BOXED(14632,16,FLEN)
NAN_BOXED(14633,16,FLEN)
NAN_BOXED(14632,16,FLEN)
NAN_BOXED(15103,16,FLEN)
NAN_BOXED(15103,16,FLEN)
NAN_BOXED(15103,16,FLEN)
NAN_BOXED(15103,16,FLEN)
NAN_BOXED(15103,16,FLEN)
NAN_BOXED(15103,16,FLEN)
NAN_BOXED(15103,16,FLEN)
NAN_BOXED(15103,16,FLEN)
NAN_BOXED(15103,16,FLEN)
NAN_BOXED(15103,16,FLEN)
NAN_BOXED(12665,16,FLEN)
NAN_BOXED(12665,16,FLEN)
NAN_BOXED(12665,16,FLEN)
NAN_BOXED(12665,16,FLEN)
NAN_BOXED(12665,16,FLEN)
NAN_BOXED(12665,16,FLEN)
NAN_BOXED(12665,16,FLEN)
NAN_BOXED(12665,16,FLEN)
NAN_BOXED(12665,16,FLEN)
NAN_BOXED(12665,16,FLEN)
NAN_BOXED(14538,16,FLEN)
NAN_BOXED(14538,16,FLEN)
NAN_BOXED(14538,16,FLEN)
NAN_BOXED(14538,16,FLEN)
NAN_BOXED(14538,16,FLEN)
NAN_BOXED(14538,16,FLEN)
NAN_BOXED(14538,16,FLEN)
NAN_BOXED(14538,16,FLEN)
NAN_BOXED(14538,16,FLEN)
NAN_BOXED(14538,16,FLEN)
NAN_BOXED(14881,16,FLEN)
NAN_BOXED(14881,16,FLEN)
NAN_BOXED(14881,16,FLEN)
NAN_BOXED(14881,16,FLEN)
NAN_BOXED(14881,16,FLEN)
NAN_BOXED(14881,16,FLEN)
NAN_BOXED(14881,16,FLEN)
NAN_BOXED(14881,16,FLEN)
NAN_BOXED(14881,16,FLEN)
NAN_BOXED(14881,16,FLEN)
NAN_BOXED(14218,16,FLEN)
NAN_BOXED(14218,16,FLEN)
NAN_BOXED(14218,16,FLEN)
NAN_BOXED(14218,16,FLEN)
NAN_BOXED(14218,16,FLEN)
NAN_BOXED(14218,16,FLEN)
NAN_BOXED(14218,16,FLEN)
NAN_BOXED(14218,16,FLEN)
NAN_BOXED(14218,16,FLEN)
NAN_BOXED(14218,16,FLEN)
NAN_BOXED(13726,16,FLEN)
NAN_BOXED(13726,16,FLEN)
NAN_BOXED(13726,16,FLEN)
NAN_BOXED(13726,16,FLEN)
NAN_BOXED(13726,16,FLEN)
NAN_BOXED(13726,16,FLEN)
NAN_BOXED(13726,16,FLEN)
NAN_BOXED(13726,16,FLEN)
NAN_BOXED(13726,16,FLEN)
NAN_BOXED(13726,16,FLEN)
NAN_BOXED(13572,16,FLEN)
NAN_BOXED(13571,16,FLEN)
NAN_BOXED(13572,16,FLEN)
NAN_BOXED(13571,16,FLEN)
NAN_BOXED(13572,16,FLEN)
NAN_BOXED(13571,16,FLEN)
NAN_BOXED(13572,16,FLEN)
NAN_BOXED(13571,16,FLEN)
NAN_BOXED(13572,16,FLEN)
NAN_BOXED(13571,16,FLEN)
NAN_BOXED(14871,16,FLEN)
NAN_BOXED(14871,16,FLEN)
NAN_BOXED(14871,16,FLEN)
NAN_BOXED(14871,16,FLEN)
NAN_BOXED(14871,16,FLEN)
NAN_BOXED(14871,16,FLEN)
NAN_BOXED(14871,16,FLEN)
NAN_BOXED(14871,16,FLEN)
NAN_BOXED(14871,16,FLEN)
NAN_BOXED(14871,16,FLEN)
NAN_BOXED(14379,16,FLEN)
NAN_BOXED(14379,16,FLEN)
NAN_BOXED(14379,16,FLEN)
NAN_BOXED(14379,16,FLEN)
NAN_BOXED(14379,16,FLEN)
NAN_BOXED(14379,16,FLEN)
NAN_BOXED(14379,16,FLEN)
NAN_BOXED(14379,16,FLEN)
NAN_BOXED(14379,16,FLEN)
NAN_BOXED(14379,16,FLEN)
NAN_BOXED(14515,16,FLEN)
NAN_BOXED(14515,16,FLEN)
NAN_BOXED(14515,16,FLEN)
NAN_BOXED(14515,16,FLEN)
NAN_BOXED(14515,16,FLEN)
NAN_BOXED(14515,16,FLEN)
NAN_BOXED(14515,16,FLEN)
NAN_BOXED(14515,16,FLEN)
NAN_BOXED(14515,16,FLEN)
NAN_BOXED(14515,16,FLEN)
NAN_BOXED(11765,16,FLEN)
NAN_BOXED(11764,16,FLEN)
NAN_BOXED(11765,16,FLEN)
NAN_BOXED(11764,16,FLEN)
NAN_BOXED(11765,16,FLEN)
NAN_BOXED(11764,16,FLEN)
NAN_BOXED(11765,16,FLEN)
NAN_BOXED(11764,16,FLEN)
NAN_BOXED(11765,16,FLEN)
NAN_BOXED(11764,16,FLEN)
NAN_BOXED(14796,16,FLEN)
NAN_BOXED(14796,16,FLEN)
NAN_BOXED(14796,16,FLEN)
NAN_BOXED(14796,16,FLEN)
NAN_BOXED(14796,16,FLEN)
NAN_BOXED(14796,16,FLEN)
NAN_BOXED(14796,16,FLEN)
NAN_BOXED(14796,16,FLEN)
NAN_BOXED(14796,16,FLEN)
NAN_BOXED(14796,16,FLEN)
NAN_BOXED(15261,16,FLEN)
NAN_BOXED(15261,16,FLEN)
NAN_BOXED(15261,16,FLEN)
NAN_BOXED(15261,16,FLEN)
NAN_BOXED(15261,16,FLEN)
NAN_BOXED(15261,16,FLEN)
NAN_BOXED(15261,16,FLEN)
NAN_BOXED(15261,16,FLEN)
NAN_BOXED(15261,16,FLEN)
NAN_BOXED(15261,16,FLEN)
NAN_BOXED(14288,16,FLEN)
NAN_BOXED(14287,16,FLEN)
NAN_BOXED(14288,16,FLEN)
NAN_BOXED(14287,16,FLEN)
NAN_BOXED(14288,16,FLEN)
NAN_BOXED(14287,16,FLEN)
NAN_BOXED(14288,16,FLEN)
NAN_BOXED(14287,16,FLEN)
NAN_BOXED(14288,16,FLEN)
NAN_BOXED(14287,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(15033,16,FLEN)
NAN_BOXED(12157,16,FLEN)
NAN_BOXED(12156,16,FLEN)
NAN_BOXED(12157,16,FLEN)
NAN_BOXED(12156,16,FLEN)
NAN_BOXED(12157,16,FLEN)
NAN_BOXED(12156,16,FLEN)
NAN_BOXED(12157,16,FLEN)
NAN_BOXED(12156,16,FLEN)
NAN_BOXED(12157,16,FLEN)
NAN_BOXED(12156,16,FLEN)
NAN_BOXED(13547,16,FLEN)
NAN_BOXED(13547,16,FLEN)
NAN_BOXED(13547,16,FLEN)
NAN_BOXED(13547,16,FLEN)
NAN_BOXED(13547,16,FLEN)
NAN_BOXED(13547,16,FLEN)
NAN_BOXED(13547,16,FLEN)
NAN_BOXED(13547,16,FLEN)
NAN_BOXED(13547,16,FLEN)
NAN_BOXED(13547,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(14598,16,FLEN)
NAN_BOXED(13367,16,FLEN)
NAN_BOXED(13367,16,FLEN)
NAN_BOXED(13367,16,FLEN)
NAN_BOXED(13367,16,FLEN)
NAN_BOXED(13367,16,FLEN)
NAN_BOXED(13367,16,FLEN)
NAN_BOXED(13367,16,FLEN)
NAN_BOXED(13367,16,FLEN)
NAN_BOXED(13367,16,FLEN)
NAN_BOXED(13367,16,FLEN)
NAN_BOXED(12441,16,FLEN)
NAN_BOXED(12441,16,FLEN)
NAN_BOXED(12441,16,FLEN)
NAN_BOXED(12441,16,FLEN)
NAN_BOXED(12441,16,FLEN)
NAN_BOXED(12441,16,FLEN)
NAN_BOXED(12441,16,FLEN)
NAN_BOXED(12441,16,FLEN)
NAN_BOXED(12441,16,FLEN)
NAN_BOXED(12441,16,FLEN)
NAN_BOXED(10526,16,FLEN)
NAN_BOXED(10524,16,FLEN)
NAN_BOXED(10526,16,FLEN)
NAN_BOXED(10524,16,FLEN)
NAN_BOXED(10526,16,FLEN)
NAN_BOXED(10524,16,FLEN)
NAN_BOXED(10526,16,FLEN)
NAN_BOXED(10524,16,FLEN)
NAN_BOXED(10526,16,FLEN)
NAN_BOXED(10524,16,FLEN)
NAN_BOXED(14999,16,FLEN)
NAN_BOXED(14998,16,FLEN)
NAN_BOXED(14999,16,FLEN)
NAN_BOXED(14998,16,FLEN)
NAN_BOXED(14999,16,FLEN)
NAN_BOXED(14998,16,FLEN)
NAN_BOXED(14999,16,FLEN)
NAN_BOXED(14998,16,FLEN)
NAN_BOXED(14999,16,FLEN)
NAN_BOXED(14998,16,FLEN)
NAN_BOXED(14914,16,FLEN)
NAN_BOXED(14914,16,FLEN)
NAN_BOXED(14914,16,FLEN)
NAN_BOXED(14914,16,FLEN)
NAN_BOXED(14914,16,FLEN)
NAN_BOXED(14914,16,FLEN)
NAN_BOXED(14914,16,FLEN)
NAN_BOXED(14914,16,FLEN)
NAN_BOXED(14914,16,FLEN)
NAN_BOXED(14914,16,FLEN)
NAN_BOXED(13248,16,FLEN)
NAN_BOXED(13248,16,FLEN)
NAN_BOXED(13248,16,FLEN)
NAN_BOXED(13248,16,FLEN)
NAN_BOXED(13248,16,FLEN)
NAN_BOXED(13248,16,FLEN)
NAN_BOXED(13248,16,FLEN)
NAN_BOXED(13248,16,FLEN)
NAN_BOXED(13248,16,FLEN)
NAN_BOXED(13248,16,FLEN)
NAN_BOXED(13592,16,FLEN)
NAN_BOXED(13591,16,FLEN)
NAN_BOXED(13592,16,FLEN)
NAN_BOXED(13591,16,FLEN)
NAN_BOXED(13592,16,FLEN)
NAN_BOXED(13591,16,FLEN)
NAN_BOXED(13592,16,FLEN)
NAN_BOXED(13591,16,FLEN)
NAN_BOXED(13592,16,FLEN)
NAN_BOXED(13591,16,FLEN)
NAN_BOXED(14647,16,FLEN)
NAN_BOXED(14647,16,FLEN)
NAN_BOXED(14647,16,FLEN)
NAN_BOXED(14647,16,FLEN)
NAN_BOXED(14647,16,FLEN)
NAN_BOXED(14647,16,FLEN)
NAN_BOXED(14647,16,FLEN)
NAN_BOXED(14647,16,FLEN)
NAN_BOXED(14647,16,FLEN)
NAN_BOXED(14647,16,FLEN)
NAN_BOXED(15022,16,FLEN)
NAN_BOXED(15022,16,FLEN)
NAN_BOXED(15022,16,FLEN)
NAN_BOXED(15022,16,FLEN)
NAN_BOXED(15022,16,FLEN)
NAN_BOXED(15022,16,FLEN)
NAN_BOXED(15022,16,FLEN)
NAN_BOXED(15022,16,FLEN)
NAN_BOXED(15022,16,FLEN)
NAN_BOXED(15022,16,FLEN)
NAN_BOXED(15276,16,FLEN)
NAN_BOXED(15276,16,FLEN)
NAN_BOXED(15276,16,FLEN)
NAN_BOXED(15276,16,FLEN)
NAN_BOXED(15276,16,FLEN)
NAN_BOXED(15276,16,FLEN)
NAN_BOXED(15276,16,FLEN)
NAN_BOXED(15276,16,FLEN)
NAN_BOXED(15276,16,FLEN)
NAN_BOXED(15276,16,FLEN)
NAN_BOXED(12837,16,FLEN)
NAN_BOXED(12837,16,FLEN)
NAN_BOXED(12837,16,FLEN)
NAN_BOXED(12837,16,FLEN)
NAN_BOXED(12837,16,FLEN)
NAN_BOXED(12837,16,FLEN)
NAN_BOXED(12837,16,FLEN)
NAN_BOXED(12837,16,FLEN)
NAN_BOXED(12837,16,FLEN)
NAN_BOXED(12837,16,FLEN)
NAN_BOXED(14812,16,FLEN)
NAN_BOXED(14811,16,FLEN)
NAN_BOXED(14812,16,FLEN)
NAN_BOXED(14811,16,FLEN)
NAN_BOXED(14812,16,FLEN)
NAN_BOXED(14811,16,FLEN)
NAN_BOXED(14812,16,FLEN)
NAN_BOXED(14811,16,FLEN)
NAN_BOXED(14812,16,FLEN)
NAN_BOXED(14811,16,FLEN)
NAN_BOXED(10547,16,FLEN)
NAN_BOXED(10545,16,FLEN)
NAN_BOXED(10547,16,FLEN)
NAN_BOXED(10545,16,FLEN)
NAN_BOXED(10547,16,FLEN)
NAN_BOXED(10545,16,FLEN)
NAN_BOXED(10547,16,FLEN)
NAN_BOXED(10545,16,FLEN)
NAN_BOXED(10547,16,FLEN)
NAN_BOXED(10545,16,FLEN)
NAN_BOXED(13101,16,FLEN)
NAN_BOXED(13100,16,FLEN)
NAN_BOXED(13101,16,FLEN)
NAN_BOXED(13100,16,FLEN)
NAN_BOXED(13101,16,FLEN)
NAN_BOXED(13100,16,FLEN)
NAN_BOXED(13101,16,FLEN)
NAN_BOXED(13100,16,FLEN)
NAN_BOXED(13101,16,FLEN)
NAN_BOXED(13100,16,FLEN)
NAN_BOXED(13681,16,FLEN)
NAN_BOXED(13681,16,FLEN)
NAN_BOXED(13681,16,FLEN)
NAN_BOXED(13681,16,FLEN)
NAN_BOXED(13681,16,FLEN)
NAN_BOXED(13681,16,FLEN)
NAN_BOXED(13681,16,FLEN)
NAN_BOXED(13681,16,FLEN)
NAN_BOXED(13681,16,FLEN)
NAN_BOXED(13681,16,FLEN)
NAN_BOXED(14448,16,FLEN)
NAN_BOXED(14448,16,FLEN)
NAN_BOXED(14448,16,FLEN)
NAN_BOXED(14448,16,FLEN)
NAN_BOXED(14448,16,FLEN)
NAN_BOXED(14448,16,FLEN)
NAN_BOXED(14448,16,FLEN)
NAN_BOXED(14448,16,FLEN)
NAN_BOXED(14448,16,FLEN)
NAN_BOXED(14448,16,FLEN)
NAN_BOXED(10083,16,FLEN)
NAN_BOXED(10078,16,FLEN)
NAN_BOXED(10083,16,FLEN)
NAN_BOXED(10078,16,FLEN)
NAN_BOXED(10083,16,FLEN)
NAN_BOXED(10078,16,FLEN)
NAN_BOXED(10083,16,FLEN)
NAN_BOXED(10078,16,FLEN)
NAN_BOXED(10083,16,FLEN)
NAN_BOXED(10078,16,FLEN)
NAN_BOXED(12880,16,FLEN)
NAN_BOXED(12880,16,FLEN)
NAN_BOXED(12880,16,FLEN)
NAN_BOXED(12880,16,FLEN)
NAN_BOXED(12880,16,FLEN)
NAN_BOXED(12880,16,FLEN)
NAN_BOXED(12880,16,FLEN)
NAN_BOXED(12880,16,FLEN)
NAN_BOXED(12880,16,FLEN)
NAN_BOXED(12880,16,FLEN)
NAN_BOXED(15101,16,FLEN)
NAN_BOXED(15101,16,FLEN)
NAN_BOXED(15101,16,FLEN)
NAN_BOXED(15101,16,FLEN)
NAN_BOXED(15101,16,FLEN)
NAN_BOXED(15101,16,FLEN)
NAN_BOXED(15101,16,FLEN)
NAN_BOXED(15101,16,FLEN)
NAN_BOXED(15101,16,FLEN)
NAN_BOXED(15101,16,FLEN)
NAN_BOXED(13923,16,FLEN)
NAN_BOXED(13923,16,FLEN)
NAN_BOXED(13923,16,FLEN)
NAN_BOXED(13923,16,FLEN)
NAN_BOXED(13923,16,FLEN)
NAN_BOXED(13923,16,FLEN)
NAN_BOXED(13923,16,FLEN)
NAN_BOXED(13923,16,FLEN)
NAN_BOXED(13923,16,FLEN)
NAN_BOXED(13923,16,FLEN)
NAN_BOXED(15118,16,FLEN)
NAN_BOXED(15118,16,FLEN)
NAN_BOXED(15118,16,FLEN)
NAN_BOXED(15118,16,FLEN)
NAN_BOXED(15118,16,FLEN)
NAN_BOXED(15118,16,FLEN)
NAN_BOXED(15118,16,FLEN)
NAN_BOXED(15118,16,FLEN)
NAN_BOXED(15118,16,FLEN)
NAN_BOXED(15118,16,FLEN)
NAN_BOXED(14851,16,FLEN)
NAN_BOXED(14851,16,FLEN)
NAN_BOXED(14851,16,FLEN)
NAN_BOXED(14851,16,FLEN)
NAN_BOXED(14851,16,FLEN)
NAN_BOXED(14851,16,FLEN)
NAN_BOXED(14851,16,FLEN)
NAN_BOXED(14851,16,FLEN)
NAN_BOXED(14851,16,FLEN)
NAN_BOXED(14851,16,FLEN)
NAN_BOXED(15351,16,FLEN)
NAN_BOXED(15351,16,FLEN)
NAN_BOXED(15351,16,FLEN)
NAN_BOXED(15351,16,FLEN)
NAN_BOXED(15351,16,FLEN)
NAN_BOXED(15351,16,FLEN)
NAN_BOXED(15351,16,FLEN)
NAN_BOXED(15351,16,FLEN)
NAN_BOXED(15351,16,FLEN)
NAN_BOXED(15351,16,FLEN)
NAN_BOXED(14461,16,FLEN)
NAN_BOXED(14461,16,FLEN)
NAN_BOXED(14461,16,FLEN)
NAN_BOXED(14461,16,FLEN)
NAN_BOXED(14461,16,FLEN)
NAN_BOXED(14461,16,FLEN)
NAN_BOXED(14461,16,FLEN)
NAN_BOXED(14461,16,FLEN)
NAN_BOXED(14461,16,FLEN)
NAN_BOXED(14461,16,FLEN)
NAN_BOXED(13813,16,FLEN)
NAN_BOXED(13813,16,FLEN)
NAN_BOXED(13813,16,FLEN)
NAN_BOXED(13813,16,FLEN)
NAN_BOXED(13813,16,FLEN)
NAN_BOXED(13813,16,FLEN)
NAN_BOXED(13813,16,FLEN)
NAN_BOXED(13813,16,FLEN)
NAN_BOXED(13813,16,FLEN)
NAN_BOXED(13813,16,FLEN)
NAN_BOXED(12613,16,FLEN)
NAN_BOXED(12612,16,FLEN)
NAN_BOXED(12613,16,FLEN)
NAN_BOXED(12612,16,FLEN)
NAN_BOXED(12613,16,FLEN)
NAN_BOXED(12612,16,FLEN)
NAN_BOXED(12613,16,FLEN)
NAN_BOXED(12612,16,FLEN)
NAN_BOXED(12613,16,FLEN)
NAN_BOXED(12612,16,FLEN)
NAN_BOXED(14776,16,FLEN)
NAN_BOXED(14776,16,FLEN)
NAN_BOXED(14776,16,FLEN)
NAN_BOXED(14776,16,FLEN)
NAN_BOXED(14776,16,FLEN)
NAN_BOXED(14776,16,FLEN)
NAN_BOXED(14776,16,FLEN)
NAN_BOXED(14776,16,FLEN)
NAN_BOXED(14776,16,FLEN)
NAN_BOXED(14776,16,FLEN)
NAN_BOXED(14800,16,FLEN)
NAN_BOXED(14800,16,FLEN)
NAN_BOXED(14800,16,FLEN)
NAN_BOXED(14800,16,FLEN)
NAN_BOXED(14800,16,FLEN)
NAN_BOXED(14800,16,FLEN)
NAN_BOXED(14800,16,FLEN)
NAN_BOXED(14800,16,FLEN)
NAN_BOXED(14800,16,FLEN)
NAN_BOXED(14800,16,FLEN)
NAN_BOXED(14846,16,FLEN)
NAN_BOXED(14846,16,FLEN)
NAN_BOXED(14846,16,FLEN)
NAN_BOXED(14846,16,FLEN)
NAN_BOXED(14846,16,FLEN)
NAN_BOXED(14846,16,FLEN)
NAN_BOXED(14846,16,FLEN)
NAN_BOXED(14846,16,FLEN)
NAN_BOXED(14846,16,FLEN)
NAN_BOXED(14846,16,FLEN)
NAN_BOXED(12975,16,FLEN)
NAN_BOXED(12975,16,FLEN)
NAN_BOXED(12975,16,FLEN)
NAN_BOXED(12975,16,FLEN)
NAN_BOXED(12975,16,FLEN)
NAN_BOXED(12975,16,FLEN)
NAN_BOXED(12975,16,FLEN)
NAN_BOXED(12975,16,FLEN)
NAN_BOXED(12975,16,FLEN)
NAN_BOXED(12975,16,FLEN)
NAN_BOXED(9925,16,FLEN)
NAN_BOXED(9920,16,FLEN)
NAN_BOXED(9925,16,FLEN)
NAN_BOXED(9920,16,FLEN)
NAN_BOXED(9925,16,FLEN)
NAN_BOXED(9920,16,FLEN)
NAN_BOXED(9925,16,FLEN)
NAN_BOXED(9920,16,FLEN)
NAN_BOXED(9925,16,FLEN)
NAN_BOXED(9920,16,FLEN)
NAN_BOXED(14354,16,FLEN)
NAN_BOXED(14354,16,FLEN)
NAN_BOXED(14354,16,FLEN)
NAN_BOXED(14354,16,FLEN)
NAN_BOXED(14354,16,FLEN)
NAN_BOXED(14354,16,FLEN)
NAN_BOXED(14354,16,FLEN)
NAN_BOXED(14354,16,FLEN)
NAN_BOXED(14354,16,FLEN)
NAN_BOXED(14354,16,FLEN)
NAN_BOXED(13156,16,FLEN)
NAN_BOXED(13155,16,FLEN)
NAN_BOXED(13156,16,FLEN)
NAN_BOXED(13155,16,FLEN)
NAN_BOXED(13156,16,FLEN)
NAN_BOXED(13155,16,FLEN)
NAN_BOXED(13156,16,FLEN)
NAN_BOXED(13155,16,FLEN)
NAN_BOXED(13156,16,FLEN)
NAN_BOXED(13155,16,FLEN)
NAN_BOXED(14575,16,FLEN)
NAN_BOXED(14575,16,FLEN)
NAN_BOXED(14575,16,FLEN)
NAN_BOXED(14575,16,FLEN)
NAN_BOXED(14575,16,FLEN)
NAN_BOXED(14575,16,FLEN)
NAN_BOXED(14575,16,FLEN)
NAN_BOXED(14575,16,FLEN)
NAN_BOXED(14575,16,FLEN)
NAN_BOXED(14575,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(15138,16,FLEN)
NAN_BOXED(14150,16,FLEN)
NAN_BOXED(14150,16,FLEN)
NAN_BOXED(14150,16,FLEN)
NAN_BOXED(14150,16,FLEN)
NAN_BOXED(14150,16,FLEN)
NAN_BOXED(14150,16,FLEN)
NAN_BOXED(14150,16,FLEN)
NAN_BOXED(14150,16,FLEN)
NAN_BOXED(14150,16,FLEN)
NAN_BOXED(14150,16,FLEN)
NAN_BOXED(13221,16,FLEN)
NAN_BOXED(13221,16,FLEN)
NAN_BOXED(13221,16,FLEN)
NAN_BOXED(13221,16,FLEN)
NAN_BOXED(13221,16,FLEN)
NAN_BOXED(13221,16,FLEN)
NAN_BOXED(13221,16,FLEN)
NAN_BOXED(13221,16,FLEN)
NAN_BOXED(13221,16,FLEN)
NAN_BOXED(13221,16,FLEN)
NAN_BOXED(15080,16,FLEN)
NAN_BOXED(15080,16,FLEN)
NAN_BOXED(15080,16,FLEN)
NAN_BOXED(15080,16,FLEN)
NAN_BOXED(15080,16,FLEN)
NAN_BOXED(15080,16,FLEN)
NAN_BOXED(15080,16,FLEN)
NAN_BOXED(15080,16,FLEN)
NAN_BOXED(15080,16,FLEN)
NAN_BOXED(15080,16,FLEN)
NAN_BOXED(14038,16,FLEN)
NAN_BOXED(14038,16,FLEN)
NAN_BOXED(14038,16,FLEN)
NAN_BOXED(14038,16,FLEN)
NAN_BOXED(14038,16,FLEN)
NAN_BOXED(14038,16,FLEN)
NAN_BOXED(14038,16,FLEN)
NAN_BOXED(14038,16,FLEN)
NAN_BOXED(14038,16,FLEN)
NAN_BOXED(14038,16,FLEN)
NAN_BOXED(14323,16,FLEN)
NAN_BOXED(14323,16,FLEN)
NAN_BOXED(14323,16,FLEN)
NAN_BOXED(14323,16,FLEN)
NAN_BOXED(14323,16,FLEN)
NAN_BOXED(14323,16,FLEN)
NAN_BOXED(14323,16,FLEN)
NAN_BOXED(14323,16,FLEN)
NAN_BOXED(14323,16,FLEN)
NAN_BOXED(14323,16,FLEN)
NAN_BOXED(14219,16,FLEN)
NAN_BOXED(14219,16,FLEN)
NAN_BOXED(14219,16,FLEN)
NAN_BOXED(14219,16,FLEN)
NAN_BOXED(14219,16,FLEN)
NAN_BOXED(14219,16,FLEN)
NAN_BOXED(14219,16,FLEN)
NAN_BOXED(14219,16,FLEN)
NAN_BOXED(14219,16,FLEN)
NAN_BOXED(14219,16,FLEN)
NAN_BOXED(20279,16,FLEN)
NAN_BOXED(53348,16,FLEN)
NAN_BOXED(20279,16,FLEN)
NAN_BOXED(53348,16,FLEN)
NAN_BOXED(20279,16,FLEN)
NAN_BOXED(53348,16,FLEN)
NAN_BOXED(20279,16,FLEN)
NAN_BOXED(53348,16,FLEN)
NAN_BOXED(20279,16,FLEN)
NAN_BOXED(53348,16,FLEN)
NAN_BOXED(19725,16,FLEN)
NAN_BOXED(53625,16,FLEN)
NAN_BOXED(19725,16,FLEN)
NAN_BOXED(53625,16,FLEN)
NAN_BOXED(19725,16,FLEN)
NAN_BOXED(53625,16,FLEN)
NAN_BOXED(19725,16,FLEN)
NAN_BOXED(53625,16,FLEN)
NAN_BOXED(19725,16,FLEN)
NAN_BOXED(53625,16,FLEN)
NAN_BOXED(21066,16,FLEN)
NAN_BOXED(51925,16,FLEN)
NAN_BOXED(21066,16,FLEN)
NAN_BOXED(51925,16,FLEN)
NAN_BOXED(21066,16,FLEN)
NAN_BOXED(51925,16,FLEN)
NAN_BOXED(21066,16,FLEN)
NAN_BOXED(51925,16,FLEN)
NAN_BOXED(21066,16,FLEN)
NAN_BOXED(51925,16,FLEN)
NAN_BOXED(20480,16,FLEN)
NAN_BOXED(53247,16,FLEN)
NAN_BOXED(20480,16,FLEN)
NAN_BOXED(53247,16,FLEN)
NAN_BOXED(20480,16,FLEN)
NAN_BOXED(53247,16,FLEN)
NAN_BOXED(20480,16,FLEN)
NAN_BOXED(53247,16,FLEN)
NAN_BOXED(20480,16,FLEN)
NAN_BOXED(53247,16,FLEN)
NAN_BOXED(20018,16,FLEN)
NAN_BOXED(53478,16,FLEN)
NAN_BOXED(20018,16,FLEN)
NAN_BOXED(53478,16,FLEN)
NAN_BOXED(20018,16,FLEN)
NAN_BOXED(53478,16,FLEN)
NAN_BOXED(20018,16,FLEN)
NAN_BOXED(53478,16,FLEN)
NAN_BOXED(20018,16,FLEN)
NAN_BOXED(53478,16,FLEN)
NAN_BOXED(15610,16,FLEN)
NAN_BOXED(54232,16,FLEN)
NAN_BOXED(15610,16,FLEN)
NAN_BOXED(54232,16,FLEN)
NAN_BOXED(15610,16,FLEN)
NAN_BOXED(54232,16,FLEN)
NAN_BOXED(15610,16,FLEN)
NAN_BOXED(54232,16,FLEN)
NAN_BOXED(15610,16,FLEN)
NAN_BOXED(54232,16,FLEN)
NAN_BOXED(20694,16,FLEN)
NAN_BOXED(52820,16,FLEN)
NAN_BOXED(20694,16,FLEN)
NAN_BOXED(52820,16,FLEN)
NAN_BOXED(20694,16,FLEN)
NAN_BOXED(52820,16,FLEN)
NAN_BOXED(20694,16,FLEN)
NAN_BOXED(52820,16,FLEN)
NAN_BOXED(20694,16,FLEN)
NAN_BOXED(52820,16,FLEN)
NAN_BOXED(21160,16,FLEN)
NAN_BOXED(51551,16,FLEN)
NAN_BOXED(21160,16,FLEN)
NAN_BOXED(51551,16,FLEN)
NAN_BOXED(21160,16,FLEN)
NAN_BOXED(51551,16,FLEN)
NAN_BOXED(21160,16,FLEN)
NAN_BOXED(51551,16,FLEN)
NAN_BOXED(21160,16,FLEN)
NAN_BOXED(51551,16,FLEN)
NAN_BOXED(21478,16,FLEN)
NAN_BOXED(47755,16,FLEN)
NAN_BOXED(21478,16,FLEN)
NAN_BOXED(47755,16,FLEN)
NAN_BOXED(21478,16,FLEN)
NAN_BOXED(47755,16,FLEN)
NAN_BOXED(21478,16,FLEN)
NAN_BOXED(47755,16,FLEN)
NAN_BOXED(21478,16,FLEN)
NAN_BOXED(47755,16,FLEN)
NAN_BOXED(21170,16,FLEN)
NAN_BOXED(51510,16,FLEN)
NAN_BOXED(21170,16,FLEN)
NAN_BOXED(51510,16,FLEN)
NAN_BOXED(21170,16,FLEN)
NAN_BOXED(51510,16,FLEN)
NAN_BOXED(21170,16,FLEN)
NAN_BOXED(51510,16,FLEN)
NAN_BOXED(21170,16,FLEN)
NAN_BOXED(51510,16,FLEN)
NAN_BOXED(20989,16,FLEN)
NAN_BOXED(52229,16,FLEN)
NAN_BOXED(20989,16,FLEN)
NAN_BOXED(52229,16,FLEN)
NAN_BOXED(20989,16,FLEN)
NAN_BOXED(52229,16,FLEN)
NAN_BOXED(20989,16,FLEN)
NAN_BOXED(52229,16,FLEN)
NAN_BOXED(20989,16,FLEN)
NAN_BOXED(52229,16,FLEN)
NAN_BOXED(19727,16,FLEN)
NAN_BOXED(53624,16,FLEN)
NAN_BOXED(19727,16,FLEN)
NAN_BOXED(53624,16,FLEN)
NAN_BOXED(19727,16,FLEN)
NAN_BOXED(53624,16,FLEN)
NAN_BOXED(19727,16,FLEN)
NAN_BOXED(53624,16,FLEN)
NAN_BOXED(19727,16,FLEN)
NAN_BOXED(53624,16,FLEN)
NAN_BOXED(20738,16,FLEN)
NAN_BOXED(52732,16,FLEN)
NAN_BOXED(20738,16,FLEN)
NAN_BOXED(52732,16,FLEN)
NAN_BOXED(20738,16,FLEN)
NAN_BOXED(52732,16,FLEN)
NAN_BOXED(20738,16,FLEN)
NAN_BOXED(52732,16,FLEN)
NAN_BOXED(20738,16,FLEN)
NAN_BOXED(52732,16,FLEN)
NAN_BOXED(19945,16,FLEN)
NAN_BOXED(53515,16,FLEN)
NAN_BOXED(19945,16,FLEN)
NAN_BOXED(53515,16,FLEN)
NAN_BOXED(19945,16,FLEN)
NAN_BOXED(53515,16,FLEN)
NAN_BOXED(19945,16,FLEN)
NAN_BOXED(53515,16,FLEN)
NAN_BOXED(19945,16,FLEN)
NAN_BOXED(53515,16,FLEN)
NAN_BOXED(20065,16,FLEN)
NAN_BOXED(53455,16,FLEN)
NAN_BOXED(20065,16,FLEN)
NAN_BOXED(53455,16,FLEN)
NAN_BOXED(20065,16,FLEN)
NAN_BOXED(53455,16,FLEN)
NAN_BOXED(20065,16,FLEN)
NAN_BOXED(53455,16,FLEN)
NAN_BOXED(20065,16,FLEN)
NAN_BOXED(53455,16,FLEN)
NAN_BOXED(20130,16,FLEN)
NAN_BOXED(53423,16,FLEN)
NAN_BOXED(20130,16,FLEN)
NAN_BOXED(53423,16,FLEN)
NAN_BOXED(20130,16,FLEN)
NAN_BOXED(53423,16,FLEN)
NAN_BOXED(20130,16,FLEN)
NAN_BOXED(53423,16,FLEN)
NAN_BOXED(20130,16,FLEN)
NAN_BOXED(53423,16,FLEN)
NAN_BOXED(20666,16,FLEN)
NAN_BOXED(52875,16,FLEN)
NAN_BOXED(20666,16,FLEN)
NAN_BOXED(52875,16,FLEN)
NAN_BOXED(20666,16,FLEN)
NAN_BOXED(52875,16,FLEN)
NAN_BOXED(20666,16,FLEN)
NAN_BOXED(52875,16,FLEN)
NAN_BOXED(20666,16,FLEN)
NAN_BOXED(52875,16,FLEN)
NAN_BOXED(21298,16,FLEN)
NAN_BOXED(50798,16,FLEN)
NAN_BOXED(21298,16,FLEN)
NAN_BOXED(50798,16,FLEN)
NAN_BOXED(21298,16,FLEN)
NAN_BOXED(50798,16,FLEN)
NAN_BOXED(21298,16,FLEN)
NAN_BOXED(50798,16,FLEN)
NAN_BOXED(21298,16,FLEN)
NAN_BOXED(50798,16,FLEN)
NAN_BOXED(20481,16,FLEN)
NAN_BOXED(53245,16,FLEN)
NAN_BOXED(20481,16,FLEN)
NAN_BOXED(53245,16,FLEN)
NAN_BOXED(20481,16,FLEN)
NAN_BOXED(53245,16,FLEN)
NAN_BOXED(20481,16,FLEN)
NAN_BOXED(53245,16,FLEN)
NAN_BOXED(20481,16,FLEN)
NAN_BOXED(53245,16,FLEN)
NAN_BOXED(20779,16,FLEN)
NAN_BOXED(52650,16,FLEN)
NAN_BOXED(20779,16,FLEN)
NAN_BOXED(52650,16,FLEN)
NAN_BOXED(20779,16,FLEN)
NAN_BOXED(52650,16,FLEN)
NAN_BOXED(20779,16,FLEN)
NAN_BOXED(52650,16,FLEN)
NAN_BOXED(20779,16,FLEN)
NAN_BOXED(52650,16,FLEN)
NAN_BOXED(20757,16,FLEN)
NAN_BOXED(52693,16,FLEN)
NAN_BOXED(20757,16,FLEN)
NAN_BOXED(52693,16,FLEN)
NAN_BOXED(20757,16,FLEN)
NAN_BOXED(52693,16,FLEN)
NAN_BOXED(20757,16,FLEN)
NAN_BOXED(52693,16,FLEN)
NAN_BOXED(20757,16,FLEN)
NAN_BOXED(52693,16,FLEN)
NAN_BOXED(20756,16,FLEN)
NAN_BOXED(52695,16,FLEN)
NAN_BOXED(20756,16,FLEN)
NAN_BOXED(52695,16,FLEN)
NAN_BOXED(20756,16,FLEN)
NAN_BOXED(52695,16,FLEN)
NAN_BOXED(20756,16,FLEN)
NAN_BOXED(52695,16,FLEN)
NAN_BOXED(20756,16,FLEN)
NAN_BOXED(52695,16,FLEN)
NAN_BOXED(21377,16,FLEN)
NAN_BOXED(50156,16,FLEN)
NAN_BOXED(21377,16,FLEN)
NAN_BOXED(50156,16,FLEN)
NAN_BOXED(21377,16,FLEN)
NAN_BOXED(50156,16,FLEN)
NAN_BOXED(21377,16,FLEN)
NAN_BOXED(50156,16,FLEN)
NAN_BOXED(21377,16,FLEN)
NAN_BOXED(50156,16,FLEN)
NAN_BOXED(21194,16,FLEN)
NAN_BOXED(51415,16,FLEN)
NAN_BOXED(21194,16,FLEN)
NAN_BOXED(51415,16,FLEN)
NAN_BOXED(21194,16,FLEN)
NAN_BOXED(51415,16,FLEN)
NAN_BOXED(21194,16,FLEN)
NAN_BOXED(51415,16,FLEN)
NAN_BOXED(21194,16,FLEN)
NAN_BOXED(51415,16,FLEN)
NAN_BOXED(21132,16,FLEN)
NAN_BOXED(51665,16,FLEN)
NAN_BOXED(21132,16,FLEN)
NAN_BOXED(51665,16,FLEN)
NAN_BOXED(21132,16,FLEN)
NAN_BOXED(51665,16,FLEN)
NAN_BOXED(21132,16,FLEN)
NAN_BOXED(51665,16,FLEN)
NAN_BOXED(21132,16,FLEN)
NAN_BOXED(51665,16,FLEN)
NAN_BOXED(19905,16,FLEN)
NAN_BOXED(53535,16,FLEN)
NAN_BOXED(19905,16,FLEN)
NAN_BOXED(53535,16,FLEN)
NAN_BOXED(19905,16,FLEN)
NAN_BOXED(53535,16,FLEN)
NAN_BOXED(19905,16,FLEN)
NAN_BOXED(53535,16,FLEN)
NAN_BOXED(19905,16,FLEN)
NAN_BOXED(53535,16,FLEN)
NAN_BOXED(20915,16,FLEN)
NAN_BOXED(52377,16,FLEN)
NAN_BOXED(20915,16,FLEN)
NAN_BOXED(52377,16,FLEN)
NAN_BOXED(20915,16,FLEN)
NAN_BOXED(52377,16,FLEN)
NAN_BOXED(20915,16,FLEN)
NAN_BOXED(52377,16,FLEN)
NAN_BOXED(20915,16,FLEN)
NAN_BOXED(52377,16,FLEN)
NAN_BOXED(20585,16,FLEN)
NAN_BOXED(53038,16,FLEN)
NAN_BOXED(20585,16,FLEN)
NAN_BOXED(53038,16,FLEN)
NAN_BOXED(20585,16,FLEN)
NAN_BOXED(53038,16,FLEN)
NAN_BOXED(20585,16,FLEN)
NAN_BOXED(53038,16,FLEN)
NAN_BOXED(20585,16,FLEN)
NAN_BOXED(53038,16,FLEN)
NAN_BOXED(21167,16,FLEN)
NAN_BOXED(51522,16,FLEN)
NAN_BOXED(21167,16,FLEN)
NAN_BOXED(51522,16,FLEN)
NAN_BOXED(21167,16,FLEN)
NAN_BOXED(51522,16,FLEN)
NAN_BOXED(21167,16,FLEN)
NAN_BOXED(51522,16,FLEN)
NAN_BOXED(21167,16,FLEN)
NAN_BOXED(51522,16,FLEN)
NAN_BOXED(20379,16,FLEN)
NAN_BOXED(53298,16,FLEN)
NAN_BOXED(20379,16,FLEN)
NAN_BOXED(53298,16,FLEN)
NAN_BOXED(20379,16,FLEN)
NAN_BOXED(53298,16,FLEN)
NAN_BOXED(20379,16,FLEN)
NAN_BOXED(53298,16,FLEN)
NAN_BOXED(20379,16,FLEN)
NAN_BOXED(53298,16,FLEN)
NAN_BOXED(20516,16,FLEN)
NAN_BOXED(53174,16,FLEN)
NAN_BOXED(20516,16,FLEN)
NAN_BOXED(53174,16,FLEN)
NAN_BOXED(20516,16,FLEN)
NAN_BOXED(53174,16,FLEN)
NAN_BOXED(20516,16,FLEN)
NAN_BOXED(53174,16,FLEN)
NAN_BOXED(20516,16,FLEN)
NAN_BOXED(53174,16,FLEN)
NAN_BOXED(20200,16,FLEN)
NAN_BOXED(53388,16,FLEN)
NAN_BOXED(20200,16,FLEN)
NAN_BOXED(53388,16,FLEN)
NAN_BOXED(20200,16,FLEN)
NAN_BOXED(53388,16,FLEN)
NAN_BOXED(20200,16,FLEN)
NAN_BOXED(53388,16,FLEN)
NAN_BOXED(20200,16,FLEN)
NAN_BOXED(53388,16,FLEN)
NAN_BOXED(20812,16,FLEN)
NAN_BOXED(52583,16,FLEN)
NAN_BOXED(20812,16,FLEN)
NAN_BOXED(52583,16,FLEN)
NAN_BOXED(20812,16,FLEN)
NAN_BOXED(52583,16,FLEN)
NAN_BOXED(20812,16,FLEN)
NAN_BOXED(52583,16,FLEN)
NAN_BOXED(20812,16,FLEN)
NAN_BOXED(52583,16,FLEN)
NAN_BOXED(20510,16,FLEN)
NAN_BOXED(53187,16,FLEN)
NAN_BOXED(20510,16,FLEN)
NAN_BOXED(53187,16,FLEN)
NAN_BOXED(20510,16,FLEN)
NAN_BOXED(53187,16,FLEN)
NAN_BOXED(20510,16,FLEN)
NAN_BOXED(53187,16,FLEN)
NAN_BOXED(20510,16,FLEN)
NAN_BOXED(53187,16,FLEN)
NAN_BOXED(20880,16,FLEN)
NAN_BOXED(52448,16,FLEN)
NAN_BOXED(20880,16,FLEN)
NAN_BOXED(52448,16,FLEN)
NAN_BOXED(20880,16,FLEN)
NAN_BOXED(52448,16,FLEN)
NAN_BOXED(20880,16,FLEN)
NAN_BOXED(52448,16,FLEN)
NAN_BOXED(20880,16,FLEN)
NAN_BOXED(52448,16,FLEN)
NAN_BOXED(20877,16,FLEN)
NAN_BOXED(52454,16,FLEN)
NAN_BOXED(20877,16,FLEN)
NAN_BOXED(52454,16,FLEN)
NAN_BOXED(20877,16,FLEN)
NAN_BOXED(52454,16,FLEN)
NAN_BOXED(20877,16,FLEN)
NAN_BOXED(52454,16,FLEN)
NAN_BOXED(20877,16,FLEN)
NAN_BOXED(52454,16,FLEN)
NAN_BOXED(19220,16,FLEN)
NAN_BOXED(53819,16,FLEN)
NAN_BOXED(19220,16,FLEN)
NAN_BOXED(53819,16,FLEN)
NAN_BOXED(19220,16,FLEN)
NAN_BOXED(53819,16,FLEN)
NAN_BOXED(19220,16,FLEN)
NAN_BOXED(53819,16,FLEN)
NAN_BOXED(19220,16,FLEN)
NAN_BOXED(53819,16,FLEN)
NAN_BOXED(21274,16,FLEN)
NAN_BOXED(50990,16,FLEN)
NAN_BOXED(21274,16,FLEN)
NAN_BOXED(50990,16,FLEN)
NAN_BOXED(21274,16,FLEN)
NAN_BOXED(50990,16,FLEN)
NAN_BOXED(21274,16,FLEN)
NAN_BOXED(50990,16,FLEN)
NAN_BOXED(21274,16,FLEN)
NAN_BOXED(50990,16,FLEN)
NAN_BOXED(17847,16,FLEN)
NAN_BOXED(54089,16,FLEN)
NAN_BOXED(17847,16,FLEN)
NAN_BOXED(54089,16,FLEN)
NAN_BOXED(17847,16,FLEN)
NAN_BOXED(54089,16,FLEN)
NAN_BOXED(17847,16,FLEN)
NAN_BOXED(54089,16,FLEN)
NAN_BOXED(17847,16,FLEN)
NAN_BOXED(54089,16,FLEN)
NAN_BOXED(20542,16,FLEN)
NAN_BOXED(53122,16,FLEN)
NAN_BOXED(20542,16,FLEN)
NAN_BOXED(53122,16,FLEN)
NAN_BOXED(20542,16,FLEN)
NAN_BOXED(53122,16,FLEN)
NAN_BOXED(20542,16,FLEN)
NAN_BOXED(53122,16,FLEN)
NAN_BOXED(20542,16,FLEN)
NAN_BOXED(53122,16,FLEN)
NAN_BOXED(20519,16,FLEN)
NAN_BOXED(53169,16,FLEN)
NAN_BOXED(20519,16,FLEN)
NAN_BOXED(53169,16,FLEN)
NAN_BOXED(20519,16,FLEN)
NAN_BOXED(53169,16,FLEN)
NAN_BOXED(20519,16,FLEN)
NAN_BOXED(53169,16,FLEN)
NAN_BOXED(20519,16,FLEN)
NAN_BOXED(53169,16,FLEN)
NAN_BOXED(18895,16,FLEN)
NAN_BOXED(53900,16,FLEN)
NAN_BOXED(18895,16,FLEN)
NAN_BOXED(53900,16,FLEN)
NAN_BOXED(18895,16,FLEN)
NAN_BOXED(53900,16,FLEN)
NAN_BOXED(18895,16,FLEN)
NAN_BOXED(53900,16,FLEN)
NAN_BOXED(18895,16,FLEN)
NAN_BOXED(53900,16,FLEN)
NAN_BOXED(13553,16,FLEN)
NAN_BOXED(13425,16,FLEN)
NAN_BOXED(13553,16,FLEN)
NAN_BOXED(13425,16,FLEN)
NAN_BOXED(13553,16,FLEN)
NAN_BOXED(13425,16,FLEN)
NAN_BOXED(13553,16,FLEN)
NAN_BOXED(13425,16,FLEN)
NAN_BOXED(13553,16,FLEN)
NAN_BOXED(13425,16,FLEN)
NAN_BOXED(14824,16,FLEN)
NAN_BOXED(14760,16,FLEN)
NAN_BOXED(14824,16,FLEN)
NAN_BOXED(14760,16,FLEN)
NAN_BOXED(14824,16,FLEN)
NAN_BOXED(14760,16,FLEN)
NAN_BOXED(14824,16,FLEN)
NAN_BOXED(14760,16,FLEN)
NAN_BOXED(14824,16,FLEN)
NAN_BOXED(14760,16,FLEN)
NAN_BOXED(14899,16,FLEN)
NAN_BOXED(14835,16,FLEN)
NAN_BOXED(14899,16,FLEN)
NAN_BOXED(14835,16,FLEN)
NAN_BOXED(14899,16,FLEN)
NAN_BOXED(14835,16,FLEN)
NAN_BOXED(14899,16,FLEN)
NAN_BOXED(14835,16,FLEN)
NAN_BOXED(14899,16,FLEN)
NAN_BOXED(14835,16,FLEN)
NAN_BOXED(15018,16,FLEN)
NAN_BOXED(14954,16,FLEN)
NAN_BOXED(15018,16,FLEN)
NAN_BOXED(14954,16,FLEN)
NAN_BOXED(15018,16,FLEN)
NAN_BOXED(14954,16,FLEN)
NAN_BOXED(15018,16,FLEN)
NAN_BOXED(14954,16,FLEN)
NAN_BOXED(15018,16,FLEN)
NAN_BOXED(14954,16,FLEN)
NAN_BOXED(12577,16,FLEN)
NAN_BOXED(12321,16,FLEN)
NAN_BOXED(12577,16,FLEN)
NAN_BOXED(12321,16,FLEN)
NAN_BOXED(12577,16,FLEN)
NAN_BOXED(12321,16,FLEN)
NAN_BOXED(12577,16,FLEN)
NAN_BOXED(12321,16,FLEN)
NAN_BOXED(12577,16,FLEN)
NAN_BOXED(12321,16,FLEN)
NAN_BOXED(14918,16,FLEN)
NAN_BOXED(14854,16,FLEN)
NAN_BOXED(14918,16,FLEN)
NAN_BOXED(14854,16,FLEN)
NAN_BOXED(14918,16,FLEN)
NAN_BOXED(14854,16,FLEN)
NAN_BOXED(14918,16,FLEN)
NAN_BOXED(14854,16,FLEN)
NAN_BOXED(14918,16,FLEN)
NAN_BOXED(14854,16,FLEN)
NAN_BOXED(13579,16,FLEN)
NAN_BOXED(13451,16,FLEN)
NAN_BOXED(13579,16,FLEN)
NAN_BOXED(13451,16,FLEN)
NAN_BOXED(13579,16,FLEN)
NAN_BOXED(13451,16,FLEN)
NAN_BOXED(13579,16,FLEN)
NAN_BOXED(13451,16,FLEN)
NAN_BOXED(13579,16,FLEN)
NAN_BOXED(13451,16,FLEN)
NAN_BOXED(15299,16,FLEN)
NAN_BOXED(15235,16,FLEN)
NAN_BOXED(15299,16,FLEN)
NAN_BOXED(15235,16,FLEN)
NAN_BOXED(15299,16,FLEN)
NAN_BOXED(15235,16,FLEN)
NAN_BOXED(15299,16,FLEN)
NAN_BOXED(15235,16,FLEN)
NAN_BOXED(15299,16,FLEN)
NAN_BOXED(15235,16,FLEN)
NAN_BOXED(13914,16,FLEN)
NAN_BOXED(13786,16,FLEN)
NAN_BOXED(13914,16,FLEN)
NAN_BOXED(13786,16,FLEN)
NAN_BOXED(13914,16,FLEN)
NAN_BOXED(13786,16,FLEN)
NAN_BOXED(13914,16,FLEN)
NAN_BOXED(13786,16,FLEN)
NAN_BOXED(13914,16,FLEN)
NAN_BOXED(13786,16,FLEN)
NAN_BOXED(14503,16,FLEN)
NAN_BOXED(14439,16,FLEN)
NAN_BOXED(14503,16,FLEN)
NAN_BOXED(14439,16,FLEN)
NAN_BOXED(14503,16,FLEN)
NAN_BOXED(14439,16,FLEN)
NAN_BOXED(14503,16,FLEN)
NAN_BOXED(14439,16,FLEN)
NAN_BOXED(14503,16,FLEN)
NAN_BOXED(14439,16,FLEN)
NAN_BOXED(13223,16,FLEN)
NAN_BOXED(12966,16,FLEN)
NAN_BOXED(13223,16,FLEN)
NAN_BOXED(12966,16,FLEN)
NAN_BOXED(13223,16,FLEN)
NAN_BOXED(12966,16,FLEN)
NAN_BOXED(13223,16,FLEN)
NAN_BOXED(12966,16,FLEN)
NAN_BOXED(13223,16,FLEN)
NAN_BOXED(12966,16,FLEN)
NAN_BOXED(13900,16,FLEN)
NAN_BOXED(13772,16,FLEN)
NAN_BOXED(13900,16,FLEN)
NAN_BOXED(13772,16,FLEN)
NAN_BOXED(13900,16,FLEN)
NAN_BOXED(13772,16,FLEN)
NAN_BOXED(13900,16,FLEN)
NAN_BOXED(13772,16,FLEN)
NAN_BOXED(13900,16,FLEN)
NAN_BOXED(13772,16,FLEN)
NAN_BOXED(11095,16,FLEN)
NAN_BOXED(9903,16,FLEN)
NAN_BOXED(11095,16,FLEN)
NAN_BOXED(9903,16,FLEN)
NAN_BOXED(11095,16,FLEN)
NAN_BOXED(9903,16,FLEN)
NAN_BOXED(11095,16,FLEN)
NAN_BOXED(9903,16,FLEN)
NAN_BOXED(11095,16,FLEN)
NAN_BOXED(9903,16,FLEN)
NAN_BOXED(12130,16,FLEN)
NAN_BOXED(11618,16,FLEN)
NAN_BOXED(12130,16,FLEN)
NAN_BOXED(11618,16,FLEN)
NAN_BOXED(12130,16,FLEN)
NAN_BOXED(11618,16,FLEN)
NAN_BOXED(12130,16,FLEN)
NAN_BOXED(11618,16,FLEN)
NAN_BOXED(12130,16,FLEN)
NAN_BOXED(11618,16,FLEN)
NAN_BOXED(13978,16,FLEN)
NAN_BOXED(13850,16,FLEN)
NAN_BOXED(13978,16,FLEN)
NAN_BOXED(13850,16,FLEN)
NAN_BOXED(13978,16,FLEN)
NAN_BOXED(13850,16,FLEN)
NAN_BOXED(13978,16,FLEN)
NAN_BOXED(13850,16,FLEN)
NAN_BOXED(13978,16,FLEN)
NAN_BOXED(13850,16,FLEN)
NAN_BOXED(14294,16,FLEN)
NAN_BOXED(14166,16,FLEN)
NAN_BOXED(14294,16,FLEN)
NAN_BOXED(14166,16,FLEN)
NAN_BOXED(14294,16,FLEN)
NAN_BOXED(14166,16,FLEN)
NAN_BOXED(14294,16,FLEN)
NAN_BOXED(14166,16,FLEN)
NAN_BOXED(14294,16,FLEN)
NAN_BOXED(14166,16,FLEN)
NAN_BOXED(15086,16,FLEN)
NAN_BOXED(15022,16,FLEN)
NAN_BOXED(15086,16,FLEN)
NAN_BOXED(15022,16,FLEN)
NAN_BOXED(15086,16,FLEN)
NAN_BOXED(15022,16,FLEN)
NAN_BOXED(15086,16,FLEN)
NAN_BOXED(15022,16,FLEN)
NAN_BOXED(15086,16,FLEN)
NAN_BOXED(15022,16,FLEN)
NAN_BOXED(14643,16,FLEN)
NAN_BOXED(14579,16,FLEN)
NAN_BOXED(14643,16,FLEN)
NAN_BOXED(14579,16,FLEN)
NAN_BOXED(14643,16,FLEN)
NAN_BOXED(14579,16,FLEN)
NAN_BOXED(14643,16,FLEN)
NAN_BOXED(14579,16,FLEN)
NAN_BOXED(14643,16,FLEN)
NAN_BOXED(14579,16,FLEN)
NAN_BOXED(14882,16,FLEN)
NAN_BOXED(14818,16,FLEN)
NAN_BOXED(14882,16,FLEN)
NAN_BOXED(14818,16,FLEN)
NAN_BOXED(14882,16,FLEN)
NAN_BOXED(14818,16,FLEN)
NAN_BOXED(14882,16,FLEN)
NAN_BOXED(14818,16,FLEN)
NAN_BOXED(14882,16,FLEN)
NAN_BOXED(14818,16,FLEN)
NAN_BOXED(13533,16,FLEN)
NAN_BOXED(13405,16,FLEN)
NAN_BOXED(13533,16,FLEN)
NAN_BOXED(13405,16,FLEN)
NAN_BOXED(13533,16,FLEN)
NAN_BOXED(13405,16,FLEN)
NAN_BOXED(13533,16,FLEN)
NAN_BOXED(13405,16,FLEN)
NAN_BOXED(13533,16,FLEN)
NAN_BOXED(13405,16,FLEN)
NAN_BOXED(15148,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(15148,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(15148,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(15148,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(15148,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(14383,16,FLEN)
NAN_BOXED(14302,16,FLEN)
NAN_BOXED(14383,16,FLEN)
NAN_BOXED(14302,16,FLEN)
NAN_BOXED(14383,16,FLEN)
NAN_BOXED(14302,16,FLEN)
NAN_BOXED(14383,16,FLEN)
NAN_BOXED(14302,16,FLEN)
NAN_BOXED(14383,16,FLEN)
NAN_BOXED(14302,16,FLEN)
NAN_BOXED(14989,16,FLEN)
NAN_BOXED(14925,16,FLEN)
NAN_BOXED(14989,16,FLEN)
NAN_BOXED(14925,16,FLEN)
NAN_BOXED(14989,16,FLEN)
NAN_BOXED(14925,16,FLEN)
NAN_BOXED(14989,16,FLEN)
NAN_BOXED(14925,16,FLEN)
NAN_BOXED(14989,16,FLEN)
NAN_BOXED(14925,16,FLEN)
NAN_BOXED(14013,16,FLEN)
NAN_BOXED(13885,16,FLEN)
NAN_BOXED(14013,16,FLEN)
NAN_BOXED(13885,16,FLEN)
NAN_BOXED(14013,16,FLEN)
NAN_BOXED(13885,16,FLEN)
NAN_BOXED(14013,16,FLEN)
NAN_BOXED(13885,16,FLEN)
NAN_BOXED(14013,16,FLEN)
NAN_BOXED(13885,16,FLEN)
NAN_BOXED(14930,16,FLEN)
NAN_BOXED(14866,16,FLEN)
NAN_BOXED(14930,16,FLEN)
NAN_BOXED(14866,16,FLEN)
NAN_BOXED(14930,16,FLEN)
NAN_BOXED(14866,16,FLEN)
NAN_BOXED(14930,16,FLEN)
NAN_BOXED(14866,16,FLEN)
NAN_BOXED(14930,16,FLEN)
NAN_BOXED(14866,16,FLEN)
NAN_BOXED(13590,16,FLEN)
NAN_BOXED(13462,16,FLEN)
NAN_BOXED(13590,16,FLEN)
NAN_BOXED(13462,16,FLEN)
NAN_BOXED(13590,16,FLEN)
NAN_BOXED(13462,16,FLEN)
NAN_BOXED(13590,16,FLEN)
NAN_BOXED(13462,16,FLEN)
NAN_BOXED(13590,16,FLEN)
NAN_BOXED(13462,16,FLEN)
NAN_BOXED(11321,16,FLEN)
NAN_BOXED(10354,16,FLEN)
NAN_BOXED(11321,16,FLEN)
NAN_BOXED(10354,16,FLEN)
NAN_BOXED(11321,16,FLEN)
NAN_BOXED(10354,16,FLEN)
NAN_BOXED(11321,16,FLEN)
NAN_BOXED(10354,16,FLEN)
NAN_BOXED(11321,16,FLEN)
NAN_BOXED(10354,16,FLEN)
NAN_BOXED(14680,16,FLEN)
NAN_BOXED(14616,16,FLEN)
NAN_BOXED(14680,16,FLEN)
NAN_BOXED(14616,16,FLEN)
NAN_BOXED(14680,16,FLEN)
NAN_BOXED(14616,16,FLEN)
NAN_BOXED(14680,16,FLEN)
NAN_BOXED(14616,16,FLEN)
NAN_BOXED(14680,16,FLEN)
NAN_BOXED(14616,16,FLEN)
NAN_BOXED(15125,16,FLEN)
NAN_BOXED(15061,16,FLEN)
NAN_BOXED(15125,16,FLEN)
NAN_BOXED(15061,16,FLEN)
NAN_BOXED(15125,16,FLEN)
NAN_BOXED(15061,16,FLEN)
NAN_BOXED(15125,16,FLEN)
NAN_BOXED(15061,16,FLEN)
NAN_BOXED(15125,16,FLEN)
NAN_BOXED(15061,16,FLEN)
NAN_BOXED(15171,16,FLEN)
NAN_BOXED(15107,16,FLEN)
NAN_BOXED(15171,16,FLEN)
NAN_BOXED(15107,16,FLEN)
NAN_BOXED(15171,16,FLEN)
NAN_BOXED(15107,16,FLEN)
NAN_BOXED(15171,16,FLEN)
NAN_BOXED(15107,16,FLEN)
NAN_BOXED(15171,16,FLEN)
NAN_BOXED(15107,16,FLEN)
NAN_BOXED(14377,16,FLEN)
NAN_BOXED(14291,16,FLEN)
NAN_BOXED(14377,16,FLEN)
NAN_BOXED(14291,16,FLEN)
NAN_BOXED(14377,16,FLEN)
NAN_BOXED(14291,16,FLEN)
NAN_BOXED(14377,16,FLEN)
NAN_BOXED(14291,16,FLEN)
NAN_BOXED(14377,16,FLEN)
NAN_BOXED(14291,16,FLEN)
NAN_BOXED(15025,16,FLEN)
NAN_BOXED(14961,16,FLEN)
NAN_BOXED(15025,16,FLEN)
NAN_BOXED(14961,16,FLEN)
NAN_BOXED(15025,16,FLEN)
NAN_BOXED(14961,16,FLEN)
NAN_BOXED(15025,16,FLEN)
NAN_BOXED(14961,16,FLEN)
NAN_BOXED(15025,16,FLEN)
NAN_BOXED(14961,16,FLEN)
NAN_BOXED(12947,16,FLEN)
NAN_BOXED(12691,16,FLEN)
NAN_BOXED(12947,16,FLEN)
NAN_BOXED(12691,16,FLEN)
NAN_BOXED(12947,16,FLEN)
NAN_BOXED(12691,16,FLEN)
NAN_BOXED(12947,16,FLEN)
NAN_BOXED(12691,16,FLEN)
NAN_BOXED(12947,16,FLEN)
NAN_BOXED(12691,16,FLEN)
NAN_BOXED(14082,16,FLEN)
NAN_BOXED(13954,16,FLEN)
NAN_BOXED(14082,16,FLEN)
NAN_BOXED(13954,16,FLEN)
NAN_BOXED(14082,16,FLEN)
NAN_BOXED(13954,16,FLEN)
NAN_BOXED(14082,16,FLEN)
NAN_BOXED(13954,16,FLEN)
NAN_BOXED(14082,16,FLEN)
NAN_BOXED(13954,16,FLEN)
NAN_BOXED(13547,16,FLEN)
NAN_BOXED(13419,16,FLEN)
NAN_BOXED(13547,16,FLEN)
NAN_BOXED(13419,16,FLEN)
NAN_BOXED(13547,16,FLEN)
NAN_BOXED(13419,16,FLEN)
NAN_BOXED(13547,16,FLEN)
NAN_BOXED(13419,16,FLEN)
NAN_BOXED(13547,16,FLEN)
NAN_BOXED(13419,16,FLEN)
NAN_BOXED(14028,16,FLEN)
NAN_BOXED(13900,16,FLEN)
NAN_BOXED(14028,16,FLEN)
NAN_BOXED(13900,16,FLEN)
NAN_BOXED(14028,16,FLEN)
NAN_BOXED(13900,16,FLEN)
NAN_BOXED(14028,16,FLEN)
NAN_BOXED(13900,16,FLEN)
NAN_BOXED(14028,16,FLEN)
NAN_BOXED(13900,16,FLEN)
NAN_BOXED(10418,16,FLEN)
NAN_BOXED(7567,16,FLEN)
NAN_BOXED(10418,16,FLEN)
NAN_BOXED(7567,16,FLEN)
NAN_BOXED(10418,16,FLEN)
NAN_BOXED(7567,16,FLEN)
NAN_BOXED(10418,16,FLEN)
NAN_BOXED(7567,16,FLEN)
NAN_BOXED(10418,16,FLEN)
NAN_BOXED(7567,16,FLEN)
NAN_BOXED(13127,16,FLEN)
NAN_BOXED(12871,16,FLEN)
NAN_BOXED(13127,16,FLEN)
NAN_BOXED(12871,16,FLEN)
NAN_BOXED(13127,16,FLEN)
NAN_BOXED(12871,16,FLEN)
NAN_BOXED(13127,16,FLEN)
NAN_BOXED(12871,16,FLEN)
NAN_BOXED(13127,16,FLEN)
NAN_BOXED(12871,16,FLEN)
NAN_BOXED(14725,16,FLEN)
NAN_BOXED(14661,16,FLEN)
NAN_BOXED(14725,16,FLEN)
NAN_BOXED(14661,16,FLEN)
NAN_BOXED(14725,16,FLEN)
NAN_BOXED(14661,16,FLEN)
NAN_BOXED(14725,16,FLEN)
NAN_BOXED(14661,16,FLEN)
NAN_BOXED(14725,16,FLEN)
NAN_BOXED(14661,16,FLEN)
NAN_BOXED(14081,16,FLEN)
NAN_BOXED(13953,16,FLEN)
NAN_BOXED(14081,16,FLEN)
NAN_BOXED(13953,16,FLEN)
NAN_BOXED(14081,16,FLEN)
NAN_BOXED(13953,16,FLEN)
NAN_BOXED(14081,16,FLEN)
NAN_BOXED(13953,16,FLEN)
NAN_BOXED(14081,16,FLEN)
NAN_BOXED(13953,16,FLEN)
NAN_BOXED(14566,16,FLEN)
NAN_BOXED(14502,16,FLEN)
NAN_BOXED(14566,16,FLEN)
NAN_BOXED(14502,16,FLEN)
NAN_BOXED(14566,16,FLEN)
NAN_BOXED(14502,16,FLEN)
NAN_BOXED(14566,16,FLEN)
NAN_BOXED(14502,16,FLEN)
NAN_BOXED(14566,16,FLEN)
NAN_BOXED(14502,16,FLEN)
NAN_BOXED(13374,16,FLEN)
NAN_BOXED(13180,16,FLEN)
NAN_BOXED(13374,16,FLEN)
NAN_BOXED(13180,16,FLEN)
NAN_BOXED(13374,16,FLEN)
NAN_BOXED(13180,16,FLEN)
NAN_BOXED(13374,16,FLEN)
NAN_BOXED(13180,16,FLEN)
NAN_BOXED(13374,16,FLEN)
NAN_BOXED(13180,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(15084,16,FLEN)
NAN_BOXED(15084,16,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x10_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x10_1:
    .fill 32*((SIGALIGN)/4),4,0xdeadbeef


signature_x4_0:
    .fill 32*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_0:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_12:
    .fill 168*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
