// Seed: 38230406
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    input wire id_4,
    input tri0 id_5,
    input wire id_6,
    input wor id_7,
    input supply1 id_8,
    input uwire id_9
);
  wire id_11;
  wire [-1 : -1] id_12;
  wire id_13;
endmodule
module module_1 #(
    parameter id_0 = 32'd37
) (
    input uwire _id_0,
    output logic id_1,
    input supply0 id_2,
    input uwire id_3,
    output wand id_4
    , id_10,
    output tri id_5,
    output uwire id_6,
    input wire id_7,
    input uwire id_8
);
  initial begin : LABEL_0
    if (1) begin : LABEL_1
      id_1 = id_0;
      id_1 = (id_3);
    end
    if (1) $signed(63);
    ;
  end
  xor primCall (id_1, id_7, id_10, id_3, id_8);
  module_0 modCall_1 (
      id_3,
      id_8,
      id_7,
      id_8,
      id_3,
      id_3,
      id_7,
      id_8,
      id_3,
      id_2
  );
  assign modCall_1.id_3 = 0;
  wire [1  ==  id_0  %  1 : -1] id_11;
endmodule
