m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/YouTube/1-FPGA_Developer_Tutorials/1-Serial_Interfaces/1-UART/3-Sim/2-Uart_tx_basic
vuart_rx_basic
Z0 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 H5;A3:IL0<`ON``PBa@mM3
I<g^U0jnZ:BhSzYj8Wg[C>2
Z1 dC:/YouTube/1-FPGA_Developer_Tutorials/1-Serial_Interfaces/1-UART/3-Sim/4-Uart_rx_basic_verilog
w1617685480
8../../2-Code/uart_rx_basic.v
F../../2-Code/uart_rx_basic.v
L0 14
Z2 OL;L;10.4e;61
Z3 !s108 1617739003.000000
Z4 !s107 ../../2-Code/uart_rx_basic.v|C:/YouTube/1-FPGA_Developer_Tutorials/1-Serial_Interfaces/1-UART/3-Sim/4-Uart_rx_basic_verilog/uart_rx_basic_tb.v|
Z5 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/YouTube/1-FPGA_Developer_Tutorials/1-Serial_Interfaces/1-UART/3-Sim/4-Uart_rx_basic_verilog/uart_rx_basic_tb.v|
!i113 0
Z6 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vuart_rx_basic_tb
R0
r1
!s85 0
31
!i10b 1
!s100 @5G]LMI^8gkI=zmNj6oQG0
IP;XoiM^UCFVZXZ^?=JSXZ0
R1
w1617738998
8C:/YouTube/1-FPGA_Developer_Tutorials/1-Serial_Interfaces/1-UART/3-Sim/4-Uart_rx_basic_verilog/uart_rx_basic_tb.v
FC:/YouTube/1-FPGA_Developer_Tutorials/1-Serial_Interfaces/1-UART/3-Sim/4-Uart_rx_basic_verilog/uart_rx_basic_tb.v
L0 12
R2
R3
R4
R5
!i113 0
R6
