Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a2207137e97a43a193784b0c1fe75dbd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_test_behav xil_defaultlib.pc_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder(WIDTH=16)
Compiling module xil_defaultlib.mux2_1(WIDTH=16)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.mux2_1(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nanocpu
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.nano_sc_system
Compiling module xil_defaultlib.pc_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pc_test_behav
