// Generated by CIRCT unknown git version
module FullAdder(	// file.cleaned.mlir:2:3
  input  [31:0] a,	// file.cleaned.mlir:2:27
                b,	// file.cleaned.mlir:2:40
  input         addsub,	// file.cleaned.mlir:2:53
                c_in,	// file.cleaned.mlir:2:70
  output [31:0] sum,	// file.cleaned.mlir:2:86
  output        c_out	// file.cleaned.mlir:2:101
);

  wire [32:0] _GEN = {1'h0, a} + {1'h0, ~addsub ? b : ~b + 32'h1} + {32'h0, c_in};	// file.cleaned.mlir:3:15, :4:14, :6:15, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:10, :15:10
  assign sum = _GEN[31:0];	// file.cleaned.mlir:15:10, :17:10, :18:5
  assign c_out = _GEN[32];	// file.cleaned.mlir:15:10, :16:10, :18:5
endmodule

