#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ddfb70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ddfd00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1dd22d0 .functor NOT 1, L_0x1e2fd30, C4<0>, C4<0>, C4<0>;
L_0x1e2fb10 .functor XOR 2, L_0x1e2f9b0, L_0x1e2fa70, C4<00>, C4<00>;
L_0x1e2fc20 .functor XOR 2, L_0x1e2fb10, L_0x1e2fb80, C4<00>, C4<00>;
v0x1e2ae30_0 .net *"_ivl_10", 1 0, L_0x1e2fb80;  1 drivers
v0x1e2af30_0 .net *"_ivl_12", 1 0, L_0x1e2fc20;  1 drivers
v0x1e2b010_0 .net *"_ivl_2", 1 0, L_0x1e2e1a0;  1 drivers
v0x1e2b0d0_0 .net *"_ivl_4", 1 0, L_0x1e2f9b0;  1 drivers
v0x1e2b1b0_0 .net *"_ivl_6", 1 0, L_0x1e2fa70;  1 drivers
v0x1e2b2e0_0 .net *"_ivl_8", 1 0, L_0x1e2fb10;  1 drivers
v0x1e2b3c0_0 .net "a", 0 0, v0x1e27a20_0;  1 drivers
v0x1e2b460_0 .net "b", 0 0, v0x1e27ac0_0;  1 drivers
v0x1e2b500_0 .net "c", 0 0, v0x1e27b60_0;  1 drivers
v0x1e2b5a0_0 .var "clk", 0 0;
v0x1e2b640_0 .net "d", 0 0, v0x1e27ca0_0;  1 drivers
v0x1e2b6e0_0 .net "out_pos_dut", 0 0, L_0x1e2f830;  1 drivers
v0x1e2b780_0 .net "out_pos_ref", 0 0, L_0x1e2ccb0;  1 drivers
v0x1e2b820_0 .net "out_sop_dut", 0 0, L_0x1e2dc10;  1 drivers
v0x1e2b8c0_0 .net "out_sop_ref", 0 0, L_0x1e021d0;  1 drivers
v0x1e2b960_0 .var/2u "stats1", 223 0;
v0x1e2ba00_0 .var/2u "strobe", 0 0;
v0x1e2baa0_0 .net "tb_match", 0 0, L_0x1e2fd30;  1 drivers
v0x1e2bb70_0 .net "tb_mismatch", 0 0, L_0x1dd22d0;  1 drivers
v0x1e2bc10_0 .net "wavedrom_enable", 0 0, v0x1e27f70_0;  1 drivers
v0x1e2bce0_0 .net "wavedrom_title", 511 0, v0x1e28010_0;  1 drivers
L_0x1e2e1a0 .concat [ 1 1 0 0], L_0x1e2ccb0, L_0x1e021d0;
L_0x1e2f9b0 .concat [ 1 1 0 0], L_0x1e2ccb0, L_0x1e021d0;
L_0x1e2fa70 .concat [ 1 1 0 0], L_0x1e2f830, L_0x1e2dc10;
L_0x1e2fb80 .concat [ 1 1 0 0], L_0x1e2ccb0, L_0x1e021d0;
L_0x1e2fd30 .cmp/eeq 2, L_0x1e2e1a0, L_0x1e2fc20;
S_0x1ddfe90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1ddfd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1dd26b0 .functor AND 1, v0x1e27b60_0, v0x1e27ca0_0, C4<1>, C4<1>;
L_0x1dd2a90 .functor NOT 1, v0x1e27a20_0, C4<0>, C4<0>, C4<0>;
L_0x1dd2e70 .functor NOT 1, v0x1e27ac0_0, C4<0>, C4<0>, C4<0>;
L_0x1dd30f0 .functor AND 1, L_0x1dd2a90, L_0x1dd2e70, C4<1>, C4<1>;
L_0x1dea790 .functor AND 1, L_0x1dd30f0, v0x1e27b60_0, C4<1>, C4<1>;
L_0x1e021d0 .functor OR 1, L_0x1dd26b0, L_0x1dea790, C4<0>, C4<0>;
L_0x1e2c130 .functor NOT 1, v0x1e27ac0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2c1a0 .functor OR 1, L_0x1e2c130, v0x1e27ca0_0, C4<0>, C4<0>;
L_0x1e2c2b0 .functor AND 1, v0x1e27b60_0, L_0x1e2c1a0, C4<1>, C4<1>;
L_0x1e2c370 .functor NOT 1, v0x1e27a20_0, C4<0>, C4<0>, C4<0>;
L_0x1e2c440 .functor OR 1, L_0x1e2c370, v0x1e27ac0_0, C4<0>, C4<0>;
L_0x1e2c4b0 .functor AND 1, L_0x1e2c2b0, L_0x1e2c440, C4<1>, C4<1>;
L_0x1e2c630 .functor NOT 1, v0x1e27ac0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2c6a0 .functor OR 1, L_0x1e2c630, v0x1e27ca0_0, C4<0>, C4<0>;
L_0x1e2c5c0 .functor AND 1, v0x1e27b60_0, L_0x1e2c6a0, C4<1>, C4<1>;
L_0x1e2c830 .functor NOT 1, v0x1e27a20_0, C4<0>, C4<0>, C4<0>;
L_0x1e2c930 .functor OR 1, L_0x1e2c830, v0x1e27ca0_0, C4<0>, C4<0>;
L_0x1e2c9f0 .functor AND 1, L_0x1e2c5c0, L_0x1e2c930, C4<1>, C4<1>;
L_0x1e2cba0 .functor XNOR 1, L_0x1e2c4b0, L_0x1e2c9f0, C4<0>, C4<0>;
v0x1dd1c00_0 .net *"_ivl_0", 0 0, L_0x1dd26b0;  1 drivers
v0x1dd2000_0 .net *"_ivl_12", 0 0, L_0x1e2c130;  1 drivers
v0x1dd23e0_0 .net *"_ivl_14", 0 0, L_0x1e2c1a0;  1 drivers
v0x1dd27c0_0 .net *"_ivl_16", 0 0, L_0x1e2c2b0;  1 drivers
v0x1dd2ba0_0 .net *"_ivl_18", 0 0, L_0x1e2c370;  1 drivers
v0x1dd2f80_0 .net *"_ivl_2", 0 0, L_0x1dd2a90;  1 drivers
v0x1dd3200_0 .net *"_ivl_20", 0 0, L_0x1e2c440;  1 drivers
v0x1e25f90_0 .net *"_ivl_24", 0 0, L_0x1e2c630;  1 drivers
v0x1e26070_0 .net *"_ivl_26", 0 0, L_0x1e2c6a0;  1 drivers
v0x1e26150_0 .net *"_ivl_28", 0 0, L_0x1e2c5c0;  1 drivers
v0x1e26230_0 .net *"_ivl_30", 0 0, L_0x1e2c830;  1 drivers
v0x1e26310_0 .net *"_ivl_32", 0 0, L_0x1e2c930;  1 drivers
v0x1e263f0_0 .net *"_ivl_36", 0 0, L_0x1e2cba0;  1 drivers
L_0x7f40b340b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e264b0_0 .net *"_ivl_38", 0 0, L_0x7f40b340b018;  1 drivers
v0x1e26590_0 .net *"_ivl_4", 0 0, L_0x1dd2e70;  1 drivers
v0x1e26670_0 .net *"_ivl_6", 0 0, L_0x1dd30f0;  1 drivers
v0x1e26750_0 .net *"_ivl_8", 0 0, L_0x1dea790;  1 drivers
v0x1e26830_0 .net "a", 0 0, v0x1e27a20_0;  alias, 1 drivers
v0x1e268f0_0 .net "b", 0 0, v0x1e27ac0_0;  alias, 1 drivers
v0x1e269b0_0 .net "c", 0 0, v0x1e27b60_0;  alias, 1 drivers
v0x1e26a70_0 .net "d", 0 0, v0x1e27ca0_0;  alias, 1 drivers
v0x1e26b30_0 .net "out_pos", 0 0, L_0x1e2ccb0;  alias, 1 drivers
v0x1e26bf0_0 .net "out_sop", 0 0, L_0x1e021d0;  alias, 1 drivers
v0x1e26cb0_0 .net "pos0", 0 0, L_0x1e2c4b0;  1 drivers
v0x1e26d70_0 .net "pos1", 0 0, L_0x1e2c9f0;  1 drivers
L_0x1e2ccb0 .functor MUXZ 1, L_0x7f40b340b018, L_0x1e2c4b0, L_0x1e2cba0, C4<>;
S_0x1e26ef0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1ddfd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1e27a20_0 .var "a", 0 0;
v0x1e27ac0_0 .var "b", 0 0;
v0x1e27b60_0 .var "c", 0 0;
v0x1e27c00_0 .net "clk", 0 0, v0x1e2b5a0_0;  1 drivers
v0x1e27ca0_0 .var "d", 0 0;
v0x1e27d90_0 .var/2u "fail", 0 0;
v0x1e27e30_0 .var/2u "fail1", 0 0;
v0x1e27ed0_0 .net "tb_match", 0 0, L_0x1e2fd30;  alias, 1 drivers
v0x1e27f70_0 .var "wavedrom_enable", 0 0;
v0x1e28010_0 .var "wavedrom_title", 511 0;
E_0x1dde4e0/0 .event negedge, v0x1e27c00_0;
E_0x1dde4e0/1 .event posedge, v0x1e27c00_0;
E_0x1dde4e0 .event/or E_0x1dde4e0/0, E_0x1dde4e0/1;
S_0x1e27220 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1e26ef0;
 .timescale -12 -12;
v0x1e27460_0 .var/2s "i", 31 0;
E_0x1dde380 .event posedge, v0x1e27c00_0;
S_0x1e27560 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1e26ef0;
 .timescale -12 -12;
v0x1e27760_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e27840 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1e26ef0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e281f0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1ddfd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e2ce60 .functor NOT 1, v0x1e27a20_0, C4<0>, C4<0>, C4<0>;
L_0x1e2cef0 .functor NOT 1, v0x1e27ac0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2d090 .functor AND 1, L_0x1e2ce60, L_0x1e2cef0, C4<1>, C4<1>;
L_0x1e2d1a0 .functor AND 1, L_0x1e2d090, v0x1e27b60_0, C4<1>, C4<1>;
L_0x1e2d3a0 .functor NOT 1, v0x1e27ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2d520 .functor AND 1, L_0x1e2d1a0, L_0x1e2d3a0, C4<1>, C4<1>;
L_0x1e2d670 .functor NOT 1, v0x1e27a20_0, C4<0>, C4<0>, C4<0>;
L_0x1e2d7f0 .functor AND 1, L_0x1e2d670, v0x1e27ac0_0, C4<1>, C4<1>;
L_0x1e2d900 .functor AND 1, L_0x1e2d7f0, v0x1e27b60_0, C4<1>, C4<1>;
L_0x1e2d9c0 .functor AND 1, L_0x1e2d900, v0x1e27ca0_0, C4<1>, C4<1>;
L_0x1e2dae0 .functor OR 1, L_0x1e2d520, L_0x1e2d9c0, C4<0>, C4<0>;
L_0x1e2dba0 .functor AND 1, v0x1e27a20_0, v0x1e27ac0_0, C4<1>, C4<1>;
L_0x1e2dc80 .functor AND 1, L_0x1e2dba0, v0x1e27b60_0, C4<1>, C4<1>;
L_0x1e2dd40 .functor AND 1, L_0x1e2dc80, v0x1e27ca0_0, C4<1>, C4<1>;
L_0x1e2dc10 .functor OR 1, L_0x1e2dae0, L_0x1e2dd40, C4<0>, C4<0>;
L_0x1e2df70 .functor NOT 1, v0x1e27ac0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2e070 .functor OR 1, v0x1e27a20_0, L_0x1e2df70, C4<0>, C4<0>;
L_0x1e2e130 .functor NOT 1, v0x1e27b60_0, C4<0>, C4<0>, C4<0>;
L_0x1e2e240 .functor OR 1, L_0x1e2e070, L_0x1e2e130, C4<0>, C4<0>;
L_0x1e2e350 .functor NOT 1, v0x1e27ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2e470 .functor OR 1, L_0x1e2e240, L_0x1e2e350, C4<0>, C4<0>;
L_0x1e2e580 .functor OR 1, v0x1e27a20_0, v0x1e27ac0_0, C4<0>, C4<0>;
L_0x1e2e6b0 .functor NOT 1, v0x1e27b60_0, C4<0>, C4<0>, C4<0>;
L_0x1e2e720 .functor OR 1, L_0x1e2e580, L_0x1e2e6b0, C4<0>, C4<0>;
L_0x1e2e900 .functor NOT 1, v0x1e27ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2e970 .functor OR 1, L_0x1e2e720, L_0x1e2e900, C4<0>, C4<0>;
L_0x1e2eb60 .functor AND 1, L_0x1e2e470, L_0x1e2e970, C4<1>, C4<1>;
L_0x1e2ec70 .functor OR 1, v0x1e27a20_0, v0x1e27ac0_0, C4<0>, C4<0>;
L_0x1e2edd0 .functor OR 1, L_0x1e2ec70, v0x1e27b60_0, C4<0>, C4<0>;
L_0x1e2ee90 .functor NOT 1, v0x1e27ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2f000 .functor OR 1, L_0x1e2edd0, L_0x1e2ee90, C4<0>, C4<0>;
L_0x1e2f110 .functor AND 1, L_0x1e2eb60, L_0x1e2f000, C4<1>, C4<1>;
L_0x1e2f330 .functor NOT 1, v0x1e27a20_0, C4<0>, C4<0>, C4<0>;
L_0x1e2f3a0 .functor OR 1, L_0x1e2f330, v0x1e27ac0_0, C4<0>, C4<0>;
L_0x1e2f580 .functor OR 1, L_0x1e2f3a0, v0x1e27b60_0, C4<0>, C4<0>;
L_0x1e2f640 .functor OR 1, L_0x1e2f580, v0x1e27ca0_0, C4<0>, C4<0>;
L_0x1e2f830 .functor AND 1, L_0x1e2f110, L_0x1e2f640, C4<1>, C4<1>;
v0x1e283b0_0 .net *"_ivl_0", 0 0, L_0x1e2ce60;  1 drivers
v0x1e28490_0 .net *"_ivl_10", 0 0, L_0x1e2d520;  1 drivers
v0x1e28570_0 .net *"_ivl_12", 0 0, L_0x1e2d670;  1 drivers
v0x1e28660_0 .net *"_ivl_14", 0 0, L_0x1e2d7f0;  1 drivers
v0x1e28740_0 .net *"_ivl_16", 0 0, L_0x1e2d900;  1 drivers
v0x1e28870_0 .net *"_ivl_18", 0 0, L_0x1e2d9c0;  1 drivers
v0x1e28950_0 .net *"_ivl_2", 0 0, L_0x1e2cef0;  1 drivers
v0x1e28a30_0 .net *"_ivl_20", 0 0, L_0x1e2dae0;  1 drivers
v0x1e28b10_0 .net *"_ivl_22", 0 0, L_0x1e2dba0;  1 drivers
v0x1e28c80_0 .net *"_ivl_24", 0 0, L_0x1e2dc80;  1 drivers
v0x1e28d60_0 .net *"_ivl_26", 0 0, L_0x1e2dd40;  1 drivers
v0x1e28e40_0 .net *"_ivl_30", 0 0, L_0x1e2df70;  1 drivers
v0x1e28f20_0 .net *"_ivl_32", 0 0, L_0x1e2e070;  1 drivers
v0x1e29000_0 .net *"_ivl_34", 0 0, L_0x1e2e130;  1 drivers
v0x1e290e0_0 .net *"_ivl_36", 0 0, L_0x1e2e240;  1 drivers
v0x1e291c0_0 .net *"_ivl_38", 0 0, L_0x1e2e350;  1 drivers
v0x1e292a0_0 .net *"_ivl_4", 0 0, L_0x1e2d090;  1 drivers
v0x1e29490_0 .net *"_ivl_40", 0 0, L_0x1e2e470;  1 drivers
v0x1e29570_0 .net *"_ivl_42", 0 0, L_0x1e2e580;  1 drivers
v0x1e29650_0 .net *"_ivl_44", 0 0, L_0x1e2e6b0;  1 drivers
v0x1e29730_0 .net *"_ivl_46", 0 0, L_0x1e2e720;  1 drivers
v0x1e29810_0 .net *"_ivl_48", 0 0, L_0x1e2e900;  1 drivers
v0x1e298f0_0 .net *"_ivl_50", 0 0, L_0x1e2e970;  1 drivers
v0x1e299d0_0 .net *"_ivl_52", 0 0, L_0x1e2eb60;  1 drivers
v0x1e29ab0_0 .net *"_ivl_54", 0 0, L_0x1e2ec70;  1 drivers
v0x1e29b90_0 .net *"_ivl_56", 0 0, L_0x1e2edd0;  1 drivers
v0x1e29c70_0 .net *"_ivl_58", 0 0, L_0x1e2ee90;  1 drivers
v0x1e29d50_0 .net *"_ivl_6", 0 0, L_0x1e2d1a0;  1 drivers
v0x1e29e30_0 .net *"_ivl_60", 0 0, L_0x1e2f000;  1 drivers
v0x1e29f10_0 .net *"_ivl_62", 0 0, L_0x1e2f110;  1 drivers
v0x1e29ff0_0 .net *"_ivl_64", 0 0, L_0x1e2f330;  1 drivers
v0x1e2a0d0_0 .net *"_ivl_66", 0 0, L_0x1e2f3a0;  1 drivers
v0x1e2a1b0_0 .net *"_ivl_68", 0 0, L_0x1e2f580;  1 drivers
v0x1e2a4a0_0 .net *"_ivl_70", 0 0, L_0x1e2f640;  1 drivers
v0x1e2a580_0 .net *"_ivl_8", 0 0, L_0x1e2d3a0;  1 drivers
v0x1e2a660_0 .net "a", 0 0, v0x1e27a20_0;  alias, 1 drivers
v0x1e2a700_0 .net "b", 0 0, v0x1e27ac0_0;  alias, 1 drivers
v0x1e2a7f0_0 .net "c", 0 0, v0x1e27b60_0;  alias, 1 drivers
v0x1e2a8e0_0 .net "d", 0 0, v0x1e27ca0_0;  alias, 1 drivers
v0x1e2a9d0_0 .net "out_pos", 0 0, L_0x1e2f830;  alias, 1 drivers
v0x1e2aa90_0 .net "out_sop", 0 0, L_0x1e2dc10;  alias, 1 drivers
S_0x1e2ac10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1ddfd00;
 .timescale -12 -12;
E_0x1dc79f0 .event anyedge, v0x1e2ba00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e2ba00_0;
    %nor/r;
    %assign/vec4 v0x1e2ba00_0, 0;
    %wait E_0x1dc79f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e26ef0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e27d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e27e30_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e26ef0;
T_4 ;
    %wait E_0x1dde4e0;
    %load/vec4 v0x1e27ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e27d90_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e26ef0;
T_5 ;
    %wait E_0x1dde380;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e27ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27ac0_0, 0;
    %assign/vec4 v0x1e27a20_0, 0;
    %wait E_0x1dde380;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e27ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27ac0_0, 0;
    %assign/vec4 v0x1e27a20_0, 0;
    %wait E_0x1dde380;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e27ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27ac0_0, 0;
    %assign/vec4 v0x1e27a20_0, 0;
    %wait E_0x1dde380;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e27ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27ac0_0, 0;
    %assign/vec4 v0x1e27a20_0, 0;
    %wait E_0x1dde380;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e27ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27ac0_0, 0;
    %assign/vec4 v0x1e27a20_0, 0;
    %wait E_0x1dde380;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e27ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27ac0_0, 0;
    %assign/vec4 v0x1e27a20_0, 0;
    %wait E_0x1dde380;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e27ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27ac0_0, 0;
    %assign/vec4 v0x1e27a20_0, 0;
    %wait E_0x1dde380;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e27ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27ac0_0, 0;
    %assign/vec4 v0x1e27a20_0, 0;
    %wait E_0x1dde380;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e27ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27ac0_0, 0;
    %assign/vec4 v0x1e27a20_0, 0;
    %wait E_0x1dde380;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e27ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27ac0_0, 0;
    %assign/vec4 v0x1e27a20_0, 0;
    %wait E_0x1dde380;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e27ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27ac0_0, 0;
    %assign/vec4 v0x1e27a20_0, 0;
    %wait E_0x1dde380;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e27ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27ac0_0, 0;
    %assign/vec4 v0x1e27a20_0, 0;
    %wait E_0x1dde380;
    %load/vec4 v0x1e27d90_0;
    %store/vec4 v0x1e27e30_0, 0, 1;
    %fork t_1, S_0x1e27220;
    %jmp t_0;
    .scope S_0x1e27220;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e27460_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e27460_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1dde380;
    %load/vec4 v0x1e27460_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e27ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27ac0_0, 0;
    %assign/vec4 v0x1e27a20_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e27460_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e27460_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e26ef0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dde4e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e27ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e27ac0_0, 0;
    %assign/vec4 v0x1e27a20_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1e27d90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1e27e30_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ddfd00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e2b5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e2ba00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ddfd00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e2b5a0_0;
    %inv;
    %store/vec4 v0x1e2b5a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ddfd00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e27c00_0, v0x1e2bb70_0, v0x1e2b3c0_0, v0x1e2b460_0, v0x1e2b500_0, v0x1e2b640_0, v0x1e2b8c0_0, v0x1e2b820_0, v0x1e2b780_0, v0x1e2b6e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ddfd00;
T_9 ;
    %load/vec4 v0x1e2b960_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1e2b960_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e2b960_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1e2b960_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1e2b960_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e2b960_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1e2b960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e2b960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e2b960_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e2b960_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ddfd00;
T_10 ;
    %wait E_0x1dde4e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e2b960_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e2b960_0, 4, 32;
    %load/vec4 v0x1e2baa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e2b960_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e2b960_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e2b960_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e2b960_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1e2b8c0_0;
    %load/vec4 v0x1e2b8c0_0;
    %load/vec4 v0x1e2b820_0;
    %xor;
    %load/vec4 v0x1e2b8c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1e2b960_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e2b960_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1e2b960_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e2b960_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1e2b780_0;
    %load/vec4 v0x1e2b780_0;
    %load/vec4 v0x1e2b6e0_0;
    %xor;
    %load/vec4 v0x1e2b780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1e2b960_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e2b960_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1e2b960_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e2b960_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/ece241_2013_q2/iter10/response0/top_module.sv";
