<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MemariProject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Controller.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Controller.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Memory.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultiCycleProccessor.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MultiCycleProccessor.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MultiCycleProccessor.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux2.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux2Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux2Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux4.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux4.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux4.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegFile.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegFile.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFileTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegFileTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RegFileTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFileTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftRegister.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ShiftRegister.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ShiftRegister.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ShiftRegisterTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftRegisterTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shifter2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Shifter2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Shifter2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtend.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SignExtend.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SignExtend.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SignExtendTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtendTest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SignExtend_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtend_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux4test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux4test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shifter2Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shifter2Test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1561652890" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1561652890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561698500" xil_pn:in_ck="-378137056583609058" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1561698500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="DataPath.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="MultiCycleProccessor.v"/>
      <outfile xil_pn:name="Mux2.v"/>
      <outfile xil_pn:name="Mux2Test.v"/>
      <outfile xil_pn:name="Mux4.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="RegFileTest.v"/>
      <outfile xil_pn:name="ShiftRegister.v"/>
      <outfile xil_pn:name="ShiftRegisterTest.v"/>
      <outfile xil_pn:name="Shifter2.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="SignExtendTest.v"/>
      <outfile xil_pn:name="mux4test.v"/>
      <outfile xil_pn:name="shifter2Test.v"/>
    </transform>
    <transform xil_pn:end_ts="1561698281" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3280498420626519957" xil_pn:start_ts="1561698281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561698281" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8312218938448082637" xil_pn:start_ts="1561698281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561653035" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="9051349066072761915" xil_pn:start_ts="1561653035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561698500" xil_pn:in_ck="-378137056583609058" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1561698500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="DataPath.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="MultiCycleProccessor.v"/>
      <outfile xil_pn:name="Mux2.v"/>
      <outfile xil_pn:name="Mux2Test.v"/>
      <outfile xil_pn:name="Mux4.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="RegFileTest.v"/>
      <outfile xil_pn:name="ShiftRegister.v"/>
      <outfile xil_pn:name="ShiftRegisterTest.v"/>
      <outfile xil_pn:name="Shifter2.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="SignExtendTest.v"/>
      <outfile xil_pn:name="mux4test.v"/>
      <outfile xil_pn:name="shifter2Test.v"/>
    </transform>
    <transform xil_pn:end_ts="1561698502" xil_pn:in_ck="-378137056583609058" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6613178969571737223" xil_pn:start_ts="1561698500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RegFileTest_beh.prj"/>
      <outfile xil_pn:name="RegFileTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1561698502" xil_pn:in_ck="2838127041330608157" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8066628650358278180" xil_pn:start_ts="1561698502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RegFileTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
