{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707218721022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707218721023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  6 11:25:20 2024 " "Processing started: Tue Feb  6 11:25:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707218721023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218721023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218721023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707218721174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707218721174 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "unsaved.qsys " "Elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707218728303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:31 Progress: Loading lab3/unsaved.qsys " "2024.02.06.11:25:31 Progress: Loading lab3/unsaved.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218731259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:31 Progress: Reading input file " "2024.02.06.11:25:31 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218731488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:31 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\] " "2024.02.06.11:25:31 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218731564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:32 Progress: Parameterizing module accelerometer_spi " "2024.02.06.11:25:32 Progress: Parameterizing module accelerometer_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218732469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:32 Progress: Adding clk \[clock_source 18.1\] " "2024.02.06.11:25:32 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218732472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:32 Progress: Parameterizing module clk " "2024.02.06.11:25:32 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218732563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:32 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2024.02.06.11:25:32 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218732563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:32 Progress: Parameterizing module cpu " "2024.02.06.11:25:32 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218732696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:32 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.02.06.11:25:32 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218732700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:32 Progress: Parameterizing module jtag_uart " "2024.02.06.11:25:32 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218732728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:32 Progress: Adding led \[altera_avalon_pio 18.1\] " "2024.02.06.11:25:32 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218732730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:32 Progress: Parameterizing module led " "2024.02.06.11:25:32 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218732748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:32 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2024.02.06.11:25:32 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218732749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:32 Progress: Parameterizing module onchip_memory " "2024.02.06.11:25:32 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218732771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:32 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2024.02.06.11:25:32 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218732773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:32 Progress: Parameterizing module timer " "2024.02.06.11:25:32 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218732802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:32 Progress: Building connections " "2024.02.06.11:25:32 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218732802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:32 Progress: Parameterizing connections " "2024.02.06.11:25:32 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218732835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:32 Progress: Validating " "2024.02.06.11:25:32 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218732836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.11:25:33 Progress: Done reading input file " "2024.02.06.11:25:33 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218733179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Unsaved.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218733666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH " "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218734378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode " "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: \"unsaved\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\" " "Accelerometer_spi: \"unsaved\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"unsaved\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"unsaved\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'unsaved_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'unsaved_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart --dir=/tmp/alt9759_9084624626025147566.dir/0003_jtag_uart_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9759_9084624626025147566.dir/0003_jtag_uart_gen//unsaved_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart --dir=/tmp/alt9759_9084624626025147566.dir/0003_jtag_uart_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9759_9084624626025147566.dir/0003_jtag_uart_gen//unsaved_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'unsaved_jtag_uart' " "Jtag_uart: Done RTL generation for module 'unsaved_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"unsaved\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"unsaved\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'unsaved_led' " "Led: Starting RTL generation for module 'unsaved_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_led --dir=/tmp/alt9759_9084624626025147566.dir/0004_led_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9759_9084624626025147566.dir/0004_led_gen//unsaved_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_led --dir=/tmp/alt9759_9084624626025147566.dir/0004_led_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9759_9084624626025147566.dir/0004_led_gen//unsaved_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'unsaved_led' " "Led: Done RTL generation for module 'unsaved_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"unsaved\" instantiated altera_avalon_pio \"led\" " "Led: \"unsaved\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'unsaved_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'unsaved_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_onchip_memory --dir=/tmp/alt9759_9084624626025147566.dir/0005_onchip_memory_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9759_9084624626025147566.dir/0005_onchip_memory_gen//unsaved_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_onchip_memory --dir=/tmp/alt9759_9084624626025147566.dir/0005_onchip_memory_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9759_9084624626025147566.dir/0005_onchip_memory_gen//unsaved_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'unsaved_onchip_memory' " "Onchip_memory: Done RTL generation for module 'unsaved_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"unsaved\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"unsaved\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'unsaved_timer' " "Timer: Starting RTL generation for module 'unsaved_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer --dir=/tmp/alt9759_9084624626025147566.dir/0006_timer_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9759_9084624626025147566.dir/0006_timer_gen//unsaved_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer --dir=/tmp/alt9759_9084624626025147566.dir/0006_timer_gen/ --quartus_dir=/home/rahul/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9759_9084624626025147566.dir/0006_timer_gen//unsaved_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'unsaved_timer' " "Timer: Done RTL generation for module 'unsaved_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"unsaved\" instantiated altera_avalon_timer \"timer\" " "Timer: \"unsaved\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218736808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218737238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218737283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218737324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218737367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218737410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218737453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218737825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218737831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218737833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'unsaved_cpu_cpu' " "Cpu: Starting RTL generation for module 'unsaved_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218737843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_cpu_cpu --dir=/tmp/alt9759_9084624626025147566.dir/0009_cpu_gen/ --quartus_bindir=/home/rahul/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9759_9084624626025147566.dir/0009_cpu_gen//unsaved_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/rahul/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/rahul/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/rahul/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_cpu_cpu --dir=/tmp/alt9759_9084624626025147566.dir/0009_cpu_gen/ --quartus_bindir=/home/rahul/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9759_9084624626025147566.dir/0009_cpu_gen//unsaved_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218737843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 11:25:38 (*) Starting Nios II generation " "Cpu: # 2024.02.06 11:25:38 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 11:25:38 (*)   Checking for plaintext license. " "Cpu: # 2024.02.06 11:25:38 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 11:25:38 (*)   Couldn't query license setup in Quartus directory /home/rahul/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2024.02.06 11:25:38 (*)   Couldn't query license setup in Quartus directory /home/rahul/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 11:25:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.02.06 11:25:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 11:25:38 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.02.06 11:25:38 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 11:25:38 (*)   Plaintext license not found. " "Cpu: # 2024.02.06 11:25:38 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 11:25:38 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.02.06 11:25:38 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 11:25:38 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.02.06 11:25:38 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 11:25:38 (*)   Creating all objects for CPU " "Cpu: # 2024.02.06 11:25:38 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 11:25:39 (*)   Generating RTL from CPU objects " "Cpu: # 2024.02.06 11:25:39 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 11:25:39 (*)   Creating plain-text RTL " "Cpu: # 2024.02.06 11:25:39 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 11:25:39 (*) Done Nios II generation " "Cpu: # 2024.02.06 11:25:39 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'unsaved_cpu_cpu' " "Cpu: Done RTL generation for module 'unsaved_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218739992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218740016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218740038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218740041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218740044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Done \"unsaved\" with 34 modules, 59 files " "Unsaved: Done \"unsaved\" with 34 modules, 59 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218740044 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "unsaved.qsys " "Finished elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707218740939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Golden_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/unsaved/submodules/altera_default_burst_converter.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/unsaved/submodules/altera_incr_burst_converter.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741040 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741043 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741043 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741043 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741043 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707218741047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/unsaved/submodules/altera_merlin_master_agent.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/unsaved/submodules/altera_merlin_master_translator.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/unsaved/submodules/altera_reset_controller.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/unsaved/submodules/altera_reset_synchronizer.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741056 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707218741056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "db/ip/unsaved/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707218741058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_accelerometer_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_accelerometer_spi " "Found entity 1: unsaved_accelerometer_spi" {  } { { "db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_accelerometer_spi.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu " "Found entity 1: unsaved_cpu" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_register_bank_a_module " "Found entity 1: unsaved_cpu_cpu_register_bank_a_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_cpu_cpu_register_bank_b_module " "Found entity 2: unsaved_cpu_cpu_register_bank_b_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_cpu_cpu_nios2_oci_debug " "Found entity 3: unsaved_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_cpu_cpu_nios2_oci_break " "Found entity 4: unsaved_cpu_cpu_nios2_oci_break" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_cpu_cpu_nios2_oci_xbrk " "Found entity 5: unsaved_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_cpu_cpu_nios2_oci_dbrk " "Found entity 6: unsaved_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_cpu_cpu_nios2_oci_itrace " "Found entity 7: unsaved_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_cpu_cpu_nios2_oci_td_mode " "Found entity 8: unsaved_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_cpu_cpu_nios2_oci_dtrace " "Found entity 9: unsaved_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_cpu_cpu_nios2_oci_fifo " "Found entity 13: unsaved_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_cpu_cpu_nios2_oci_pib " "Found entity 14: unsaved_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_cpu_cpu_nios2_oci_im " "Found entity 15: unsaved_cpu_cpu_nios2_oci_im" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_cpu_cpu_nios2_performance_monitors " "Found entity 16: unsaved_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_cpu_cpu_nios2_avalon_reg " "Found entity 17: unsaved_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_cpu_cpu_ociram_sp_ram_module " "Found entity 18: unsaved_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_cpu_cpu_nios2_ocimem " "Found entity 19: unsaved_cpu_cpu_nios2_ocimem" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_cpu_cpu_nios2_oci " "Found entity 20: unsaved_cpu_cpu_nios2_oci" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_cpu_cpu " "Found entity 21: unsaved_cpu_cpu" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_debug_slave_sysclk " "Found entity 1: unsaved_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_debug_slave_tck " "Found entity 1: unsaved_cpu_cpu_debug_slave_tck" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_tck.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_debug_slave_wrapper " "Found entity 1: unsaved_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_test_bench " "Found entity 1: unsaved_cpu_cpu_test_bench" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_test_bench.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_irq_mapper " "Found entity 1: unsaved_irq_mapper" {  } { { "db/ip/unsaved/submodules/unsaved_irq_mapper.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/unsaved/submodules/unsaved_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_jtag_uart_sim_scfifo_w " "Found entity 1: unsaved_jtag_uart_sim_scfifo_w" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741073 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_jtag_uart_scfifo_w " "Found entity 2: unsaved_jtag_uart_scfifo_w" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741073 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_jtag_uart_sim_scfifo_r " "Found entity 3: unsaved_jtag_uart_sim_scfifo_r" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741073 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_jtag_uart_scfifo_r " "Found entity 4: unsaved_jtag_uart_scfifo_r" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741073 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_jtag_uart " "Found entity 5: unsaved_jtag_uart" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_led " "Found entity 1: unsaved_led" {  } { { "db/ip/unsaved/submodules/unsaved_led.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0 " "Found entity 1: unsaved_mm_interconnect_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux_001 " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux_002 " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707218741083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707218741083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741083 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router " "Found entity 2: unsaved_mm_interconnect_0_router" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707218741084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707218741084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741084 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_001 " "Found entity 2: unsaved_mm_interconnect_0_router_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707218741085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707218741085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741085 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_002 " "Found entity 2: unsaved_mm_interconnect_0_router_002" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707218741085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707218741085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_003_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741086 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_003 " "Found entity 2: unsaved_mm_interconnect_0_router_003" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707218741086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707218741086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_004_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741087 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_004 " "Found entity 2: unsaved_mm_interconnect_0_router_004" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux_001 " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_onchip_memory " "Found entity 1: unsaved_onchip_memory" {  } { { "db/ip/unsaved/submodules/unsaved_onchip_memory.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_timer " "Found entity 1: unsaved_timer" {  } { { "db/ip/unsaved/submodules/unsaved_timer.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/submodules/unsaved_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/unsaved.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/unsaved.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "db/ip/unsaved/unsaved.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/db/ip/unsaved/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707218741093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707218741196 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(14) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(14) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(15) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(15) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE10_LITE_Golden_Top.v(27) " "Output port \"HEX0\" at DE10_LITE_Golden_Top.v(27) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_LITE_Golden_Top.v(28) " "Output port \"HEX1\" at DE10_LITE_Golden_Top.v(28) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_LITE_Golden_Top.v(29) " "Output port \"HEX2\" at DE10_LITE_Golden_Top.v(29) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_LITE_Golden_Top.v(30) " "Output port \"HEX3\" at DE10_LITE_Golden_Top.v(30) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_LITE_Golden_Top.v(31) " "Output port \"HEX4\" at DE10_LITE_Golden_Top.v(31) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_LITE_Golden_Top.v(32) " "Output port \"HEX5\" at DE10_LITE_Golden_Top.v(32) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(44) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(44) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(45) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(45) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(47) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(16) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(16) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(17) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(17) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(18) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(18) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(19) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(19) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(21) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(21) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(22) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(22) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(23) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(23) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(24) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(24) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741197 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(46) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741198 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(48) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707218741198 "|DE10_LITE_Golden_Top"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u0 unsaved_ " "Node instance \"u0\" instantiates undefined entity \"unsaved_\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE10_LITE_Golden_Top.v" "u0" { Text "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.v" 78 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1707218741204 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.map.smsg " "Generated suppressed messages file /home/rahul/ELEC50009/lab3/src/Golden_Top/DE10_LITE_Golden_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741233 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "877 " "Peak virtual memory: 877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707218741280 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb  6 11:25:41 2024 " "Processing ended: Tue Feb  6 11:25:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707218741280 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707218741280 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707218741280 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741280 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 23 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 23 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707218741395 ""}
