
stm32f103_full_op_a7670C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000657c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  08006690  08006690  00016690  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006ae8  08006ae8  00016ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006af0  08006af0  00016af0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006af4  08006af4  00016af4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000698  20000000  08006af8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000998  20000698  08007190  00020698  2**2
                  ALLOC
  8 ._user_heap_stack 00000100  20001030  08007190  00021030  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020698  2**0
                  CONTENTS, READONLY
 10 .debug_info   00009aff  00000000  00000000  000206c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001e46  00000000  00000000  0002a1c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000798  00000000  00000000  0002c008  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000007c8  00000000  00000000  0002c7a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003a28  00000000  00000000  0002cf68  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002510  00000000  00000000  00030990  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00032ea0  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000028b0  00000000  00000000  00032f1c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  000357cc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000698 	.word	0x20000698
 800012c:	00000000 	.word	0x00000000
 8000130:	08006674 	.word	0x08006674

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000069c 	.word	0x2000069c
 800014c:	08006674 	.word	0x08006674

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <__aeabi_uldivmod>:
 8000a80:	b953      	cbnz	r3, 8000a98 <__aeabi_uldivmod+0x18>
 8000a82:	b94a      	cbnz	r2, 8000a98 <__aeabi_uldivmod+0x18>
 8000a84:	2900      	cmp	r1, #0
 8000a86:	bf08      	it	eq
 8000a88:	2800      	cmpeq	r0, #0
 8000a8a:	bf1c      	itt	ne
 8000a8c:	f04f 31ff 	movne.w	r1, #4294967295
 8000a90:	f04f 30ff 	movne.w	r0, #4294967295
 8000a94:	f000 b97a 	b.w	8000d8c <__aeabi_idiv0>
 8000a98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aa0:	f000 f806 	bl	8000ab0 <__udivmoddi4>
 8000aa4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aac:	b004      	add	sp, #16
 8000aae:	4770      	bx	lr

08000ab0 <__udivmoddi4>:
 8000ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab4:	468c      	mov	ip, r1
 8000ab6:	460e      	mov	r6, r1
 8000ab8:	4604      	mov	r4, r0
 8000aba:	9d08      	ldr	r5, [sp, #32]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d150      	bne.n	8000b62 <__udivmoddi4+0xb2>
 8000ac0:	428a      	cmp	r2, r1
 8000ac2:	4617      	mov	r7, r2
 8000ac4:	d96c      	bls.n	8000ba0 <__udivmoddi4+0xf0>
 8000ac6:	fab2 fe82 	clz	lr, r2
 8000aca:	f1be 0f00 	cmp.w	lr, #0
 8000ace:	d00b      	beq.n	8000ae8 <__udivmoddi4+0x38>
 8000ad0:	f1ce 0c20 	rsb	ip, lr, #32
 8000ad4:	fa01 f60e 	lsl.w	r6, r1, lr
 8000ad8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000adc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ae0:	ea4c 0c06 	orr.w	ip, ip, r6
 8000ae4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ae8:	0c3a      	lsrs	r2, r7, #16
 8000aea:	fbbc f9f2 	udiv	r9, ip, r2
 8000aee:	b2bb      	uxth	r3, r7
 8000af0:	fb02 cc19 	mls	ip, r2, r9, ip
 8000af4:	fb09 fa03 	mul.w	sl, r9, r3
 8000af8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8000afc:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8000b00:	45b2      	cmp	sl, r6
 8000b02:	d90a      	bls.n	8000b1a <__udivmoddi4+0x6a>
 8000b04:	19f6      	adds	r6, r6, r7
 8000b06:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b0a:	f080 8125 	bcs.w	8000d58 <__udivmoddi4+0x2a8>
 8000b0e:	45b2      	cmp	sl, r6
 8000b10:	f240 8122 	bls.w	8000d58 <__udivmoddi4+0x2a8>
 8000b14:	f1a9 0902 	sub.w	r9, r9, #2
 8000b18:	443e      	add	r6, r7
 8000b1a:	eba6 060a 	sub.w	r6, r6, sl
 8000b1e:	fbb6 f0f2 	udiv	r0, r6, r2
 8000b22:	fb02 6610 	mls	r6, r2, r0, r6
 8000b26:	fb00 f303 	mul.w	r3, r0, r3
 8000b2a:	b2a4      	uxth	r4, r4
 8000b2c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000b30:	42a3      	cmp	r3, r4
 8000b32:	d909      	bls.n	8000b48 <__udivmoddi4+0x98>
 8000b34:	19e4      	adds	r4, r4, r7
 8000b36:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b3a:	f080 810b 	bcs.w	8000d54 <__udivmoddi4+0x2a4>
 8000b3e:	42a3      	cmp	r3, r4
 8000b40:	f240 8108 	bls.w	8000d54 <__udivmoddi4+0x2a4>
 8000b44:	3802      	subs	r0, #2
 8000b46:	443c      	add	r4, r7
 8000b48:	2100      	movs	r1, #0
 8000b4a:	1ae4      	subs	r4, r4, r3
 8000b4c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000b50:	2d00      	cmp	r5, #0
 8000b52:	d062      	beq.n	8000c1a <__udivmoddi4+0x16a>
 8000b54:	2300      	movs	r3, #0
 8000b56:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b5a:	602c      	str	r4, [r5, #0]
 8000b5c:	606b      	str	r3, [r5, #4]
 8000b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b62:	428b      	cmp	r3, r1
 8000b64:	d907      	bls.n	8000b76 <__udivmoddi4+0xc6>
 8000b66:	2d00      	cmp	r5, #0
 8000b68:	d055      	beq.n	8000c16 <__udivmoddi4+0x166>
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000b70:	4608      	mov	r0, r1
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	fab3 f183 	clz	r1, r3
 8000b7a:	2900      	cmp	r1, #0
 8000b7c:	f040 808f 	bne.w	8000c9e <__udivmoddi4+0x1ee>
 8000b80:	42b3      	cmp	r3, r6
 8000b82:	d302      	bcc.n	8000b8a <__udivmoddi4+0xda>
 8000b84:	4282      	cmp	r2, r0
 8000b86:	f200 80fc 	bhi.w	8000d82 <__udivmoddi4+0x2d2>
 8000b8a:	1a84      	subs	r4, r0, r2
 8000b8c:	eb66 0603 	sbc.w	r6, r6, r3
 8000b90:	2001      	movs	r0, #1
 8000b92:	46b4      	mov	ip, r6
 8000b94:	2d00      	cmp	r5, #0
 8000b96:	d040      	beq.n	8000c1a <__udivmoddi4+0x16a>
 8000b98:	e885 1010 	stmia.w	r5, {r4, ip}
 8000b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba0:	b912      	cbnz	r2, 8000ba8 <__udivmoddi4+0xf8>
 8000ba2:	2701      	movs	r7, #1
 8000ba4:	fbb7 f7f2 	udiv	r7, r7, r2
 8000ba8:	fab7 fe87 	clz	lr, r7
 8000bac:	f1be 0f00 	cmp.w	lr, #0
 8000bb0:	d135      	bne.n	8000c1e <__udivmoddi4+0x16e>
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	1bf6      	subs	r6, r6, r7
 8000bb6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000bba:	fa1f f887 	uxth.w	r8, r7
 8000bbe:	fbb6 f2fc 	udiv	r2, r6, ip
 8000bc2:	fb0c 6612 	mls	r6, ip, r2, r6
 8000bc6:	fb08 f002 	mul.w	r0, r8, r2
 8000bca:	0c23      	lsrs	r3, r4, #16
 8000bcc:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8000bd0:	42b0      	cmp	r0, r6
 8000bd2:	d907      	bls.n	8000be4 <__udivmoddi4+0x134>
 8000bd4:	19f6      	adds	r6, r6, r7
 8000bd6:	f102 33ff 	add.w	r3, r2, #4294967295
 8000bda:	d202      	bcs.n	8000be2 <__udivmoddi4+0x132>
 8000bdc:	42b0      	cmp	r0, r6
 8000bde:	f200 80d2 	bhi.w	8000d86 <__udivmoddi4+0x2d6>
 8000be2:	461a      	mov	r2, r3
 8000be4:	1a36      	subs	r6, r6, r0
 8000be6:	fbb6 f0fc 	udiv	r0, r6, ip
 8000bea:	fb0c 6610 	mls	r6, ip, r0, r6
 8000bee:	fb08 f800 	mul.w	r8, r8, r0
 8000bf2:	b2a3      	uxth	r3, r4
 8000bf4:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 8000bf8:	45a0      	cmp	r8, r4
 8000bfa:	d907      	bls.n	8000c0c <__udivmoddi4+0x15c>
 8000bfc:	19e4      	adds	r4, r4, r7
 8000bfe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c02:	d202      	bcs.n	8000c0a <__udivmoddi4+0x15a>
 8000c04:	45a0      	cmp	r8, r4
 8000c06:	f200 80b9 	bhi.w	8000d7c <__udivmoddi4+0x2cc>
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	eba4 0408 	sub.w	r4, r4, r8
 8000c10:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000c14:	e79c      	b.n	8000b50 <__udivmoddi4+0xa0>
 8000c16:	4629      	mov	r1, r5
 8000c18:	4628      	mov	r0, r5
 8000c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c22:	f1ce 0320 	rsb	r3, lr, #32
 8000c26:	fa26 f203 	lsr.w	r2, r6, r3
 8000c2a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000c2e:	fbb2 f1fc 	udiv	r1, r2, ip
 8000c32:	fa1f f887 	uxth.w	r8, r7
 8000c36:	fb0c 2211 	mls	r2, ip, r1, r2
 8000c3a:	fa06 f60e 	lsl.w	r6, r6, lr
 8000c3e:	fa20 f303 	lsr.w	r3, r0, r3
 8000c42:	fb01 f908 	mul.w	r9, r1, r8
 8000c46:	4333      	orrs	r3, r6
 8000c48:	0c1e      	lsrs	r6, r3, #16
 8000c4a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000c4e:	45b1      	cmp	r9, r6
 8000c50:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x1ba>
 8000c56:	19f6      	adds	r6, r6, r7
 8000c58:	f101 32ff 	add.w	r2, r1, #4294967295
 8000c5c:	f080 808c 	bcs.w	8000d78 <__udivmoddi4+0x2c8>
 8000c60:	45b1      	cmp	r9, r6
 8000c62:	f240 8089 	bls.w	8000d78 <__udivmoddi4+0x2c8>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443e      	add	r6, r7
 8000c6a:	eba6 0609 	sub.w	r6, r6, r9
 8000c6e:	fbb6 f0fc 	udiv	r0, r6, ip
 8000c72:	fb0c 6210 	mls	r2, ip, r0, r6
 8000c76:	fb00 f908 	mul.w	r9, r0, r8
 8000c7a:	b29e      	uxth	r6, r3
 8000c7c:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000c80:	45b1      	cmp	r9, r6
 8000c82:	d907      	bls.n	8000c94 <__udivmoddi4+0x1e4>
 8000c84:	19f6      	adds	r6, r6, r7
 8000c86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8a:	d271      	bcs.n	8000d70 <__udivmoddi4+0x2c0>
 8000c8c:	45b1      	cmp	r9, r6
 8000c8e:	d96f      	bls.n	8000d70 <__udivmoddi4+0x2c0>
 8000c90:	3802      	subs	r0, #2
 8000c92:	443e      	add	r6, r7
 8000c94:	eba6 0609 	sub.w	r6, r6, r9
 8000c98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c9c:	e78f      	b.n	8000bbe <__udivmoddi4+0x10e>
 8000c9e:	f1c1 0720 	rsb	r7, r1, #32
 8000ca2:	fa22 f807 	lsr.w	r8, r2, r7
 8000ca6:	408b      	lsls	r3, r1
 8000ca8:	ea48 0303 	orr.w	r3, r8, r3
 8000cac:	fa26 f407 	lsr.w	r4, r6, r7
 8000cb0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8000cb4:	fbb4 f9fe 	udiv	r9, r4, lr
 8000cb8:	fa1f fc83 	uxth.w	ip, r3
 8000cbc:	fb0e 4419 	mls	r4, lr, r9, r4
 8000cc0:	408e      	lsls	r6, r1
 8000cc2:	fa20 f807 	lsr.w	r8, r0, r7
 8000cc6:	fb09 fa0c 	mul.w	sl, r9, ip
 8000cca:	ea48 0806 	orr.w	r8, r8, r6
 8000cce:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8000cd2:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8000cd6:	45a2      	cmp	sl, r4
 8000cd8:	fa02 f201 	lsl.w	r2, r2, r1
 8000cdc:	fa00 f601 	lsl.w	r6, r0, r1
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x244>
 8000ce2:	18e4      	adds	r4, r4, r3
 8000ce4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ce8:	d244      	bcs.n	8000d74 <__udivmoddi4+0x2c4>
 8000cea:	45a2      	cmp	sl, r4
 8000cec:	d942      	bls.n	8000d74 <__udivmoddi4+0x2c4>
 8000cee:	f1a9 0902 	sub.w	r9, r9, #2
 8000cf2:	441c      	add	r4, r3
 8000cf4:	eba4 040a 	sub.w	r4, r4, sl
 8000cf8:	fbb4 f0fe 	udiv	r0, r4, lr
 8000cfc:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d00:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d04:	fa1f f888 	uxth.w	r8, r8
 8000d08:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000d0c:	45a4      	cmp	ip, r4
 8000d0e:	d907      	bls.n	8000d20 <__udivmoddi4+0x270>
 8000d10:	18e4      	adds	r4, r4, r3
 8000d12:	f100 3eff 	add.w	lr, r0, #4294967295
 8000d16:	d229      	bcs.n	8000d6c <__udivmoddi4+0x2bc>
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d927      	bls.n	8000d6c <__udivmoddi4+0x2bc>
 8000d1c:	3802      	subs	r0, #2
 8000d1e:	441c      	add	r4, r3
 8000d20:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d24:	fba0 8902 	umull	r8, r9, r0, r2
 8000d28:	eba4 0c0c 	sub.w	ip, r4, ip
 8000d2c:	45cc      	cmp	ip, r9
 8000d2e:	46c2      	mov	sl, r8
 8000d30:	46ce      	mov	lr, r9
 8000d32:	d315      	bcc.n	8000d60 <__udivmoddi4+0x2b0>
 8000d34:	d012      	beq.n	8000d5c <__udivmoddi4+0x2ac>
 8000d36:	b155      	cbz	r5, 8000d4e <__udivmoddi4+0x29e>
 8000d38:	ebb6 030a 	subs.w	r3, r6, sl
 8000d3c:	eb6c 060e 	sbc.w	r6, ip, lr
 8000d40:	fa06 f707 	lsl.w	r7, r6, r7
 8000d44:	40cb      	lsrs	r3, r1
 8000d46:	431f      	orrs	r7, r3
 8000d48:	40ce      	lsrs	r6, r1
 8000d4a:	602f      	str	r7, [r5, #0]
 8000d4c:	606e      	str	r6, [r5, #4]
 8000d4e:	2100      	movs	r1, #0
 8000d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d54:	4610      	mov	r0, r2
 8000d56:	e6f7      	b.n	8000b48 <__udivmoddi4+0x98>
 8000d58:	4689      	mov	r9, r1
 8000d5a:	e6de      	b.n	8000b1a <__udivmoddi4+0x6a>
 8000d5c:	4546      	cmp	r6, r8
 8000d5e:	d2ea      	bcs.n	8000d36 <__udivmoddi4+0x286>
 8000d60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d64:	eb69 0e03 	sbc.w	lr, r9, r3
 8000d68:	3801      	subs	r0, #1
 8000d6a:	e7e4      	b.n	8000d36 <__udivmoddi4+0x286>
 8000d6c:	4670      	mov	r0, lr
 8000d6e:	e7d7      	b.n	8000d20 <__udivmoddi4+0x270>
 8000d70:	4618      	mov	r0, r3
 8000d72:	e78f      	b.n	8000c94 <__udivmoddi4+0x1e4>
 8000d74:	4681      	mov	r9, r0
 8000d76:	e7bd      	b.n	8000cf4 <__udivmoddi4+0x244>
 8000d78:	4611      	mov	r1, r2
 8000d7a:	e776      	b.n	8000c6a <__udivmoddi4+0x1ba>
 8000d7c:	3802      	subs	r0, #2
 8000d7e:	443c      	add	r4, r7
 8000d80:	e744      	b.n	8000c0c <__udivmoddi4+0x15c>
 8000d82:	4608      	mov	r0, r1
 8000d84:	e706      	b.n	8000b94 <__udivmoddi4+0xe4>
 8000d86:	3a02      	subs	r2, #2
 8000d88:	443e      	add	r6, r7
 8000d8a:	e72b      	b.n	8000be4 <__udivmoddi4+0x134>

08000d8c <__aeabi_idiv0>:
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop

08000d90 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	2b04      	cmp	r3, #4
 8000d9c:	d106      	bne.n	8000dac <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8000d9e:	4a09      	ldr	r2, [pc, #36]	; (8000dc4 <SysTick_CLKSourceConfig+0x34>)
 8000da0:	4b08      	ldr	r3, [pc, #32]	; (8000dc4 <SysTick_CLKSourceConfig+0x34>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f043 0304 	orr.w	r3, r3, #4
 8000da8:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
 8000daa:	e005      	b.n	8000db8 <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8000dac:	4a05      	ldr	r2, [pc, #20]	; (8000dc4 <SysTick_CLKSourceConfig+0x34>)
 8000dae:	4b05      	ldr	r3, [pc, #20]	; (8000dc4 <SysTick_CLKSourceConfig+0x34>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f023 0304 	bic.w	r3, r3, #4
 8000db6:	6013      	str	r3, [r2, #0]
}
 8000db8:	bf00      	nop
 8000dba:	370c      	adds	r7, #12
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bc80      	pop	{r7}
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	e000e010 	.word	0xe000e010

08000dc8 <FLASH_SetLatency>:
  *     @arg FLASH_Latency_1: FLASH One Latency cycle
  *     @arg FLASH_Latency_2: FLASH Two Latency cycles
  * @retval None
  */
void FLASH_SetLatency(uint32_t FLASH_Latency)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 8000dd4:	4b09      	ldr	r3, [pc, #36]	; (8000dfc <FLASH_SetLatency+0x34>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	60fb      	str	r3, [r7, #12]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000de0:	60fb      	str	r3, [r7, #12]
  tmpreg |= FLASH_Latency;
 8000de2:	68fa      	ldr	r2, [r7, #12]
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	60fb      	str	r3, [r7, #12]
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 8000dea:	4a04      	ldr	r2, [pc, #16]	; (8000dfc <FLASH_SetLatency+0x34>)
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	6013      	str	r3, [r2, #0]
}
 8000df0:	bf00      	nop
 8000df2:	3714      	adds	r7, #20
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bc80      	pop	{r7}
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	40022000 	.word	0x40022000

08000e00 <FLASH_PrefetchBufferCmd>:
  *     @arg FLASH_PrefetchBuffer_Enable: FLASH Prefetch Buffer Enable
  *     @arg FLASH_PrefetchBuffer_Disable: FLASH Prefetch Buffer Disable
  * @retval None
  */
void FLASH_PrefetchBufferCmd(uint32_t FLASH_PrefetchBuffer)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8000e08:	4a08      	ldr	r2, [pc, #32]	; (8000e2c <FLASH_PrefetchBufferCmd+0x2c>)
 8000e0a:	4b08      	ldr	r3, [pc, #32]	; (8000e2c <FLASH_PrefetchBufferCmd+0x2c>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f023 0310 	bic.w	r3, r3, #16
 8000e12:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 8000e14:	4905      	ldr	r1, [pc, #20]	; (8000e2c <FLASH_PrefetchBufferCmd+0x2c>)
 8000e16:	4b05      	ldr	r3, [pc, #20]	; (8000e2c <FLASH_PrefetchBufferCmd+0x2c>)
 8000e18:	681a      	ldr	r2, [r3, #0]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	600b      	str	r3, [r1, #0]
}
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bc80      	pop	{r7}
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	40022000 	.word	0x40022000

08000e30 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b089      	sub	sp, #36	; 0x24
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
 8000e38:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61fb      	str	r3, [r7, #28]
 8000e3e:	2300      	movs	r3, #0
 8000e40:	613b      	str	r3, [r7, #16]
 8000e42:	2300      	movs	r3, #0
 8000e44:	61bb      	str	r3, [r7, #24]
 8000e46:	2300      	movs	r3, #0
 8000e48:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	617b      	str	r3, [r7, #20]
 8000e4e:	2300      	movs	r3, #0
 8000e50:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	78db      	ldrb	r3, [r3, #3]
 8000e56:	f003 030f 	and.w	r3, r3, #15
 8000e5a:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	78db      	ldrb	r3, [r3, #3]
 8000e60:	f003 0310 	and.w	r3, r3, #16
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d005      	beq.n	8000e74 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	789b      	ldrb	r3, [r3, #2]
 8000e6c:	461a      	mov	r2, r3
 8000e6e:	69fb      	ldr	r3, [r7, #28]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	881b      	ldrh	r3, [r3, #0]
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d044      	beq.n	8000f08 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000e84:	2300      	movs	r3, #0
 8000e86:	61bb      	str	r3, [r7, #24]
 8000e88:	e038      	b.n	8000efc <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	69bb      	ldr	r3, [r7, #24]
 8000e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e92:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	881b      	ldrh	r3, [r3, #0]
 8000e98:	461a      	mov	r2, r3
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000ea0:	693a      	ldr	r2, [r7, #16]
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d126      	bne.n	8000ef6 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000ea8:	69bb      	ldr	r3, [r7, #24]
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000eae:	220f      	movs	r2, #15
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb6:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	43db      	mvns	r3, r3
 8000ebc:	697a      	ldr	r2, [r7, #20]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000ec2:	69fa      	ldr	r2, [r7, #28]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	697a      	ldr	r2, [r7, #20]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	78db      	ldrb	r3, [r3, #3]
 8000ed4:	2b28      	cmp	r3, #40	; 0x28
 8000ed6:	d105      	bne.n	8000ee4 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000ed8:	2201      	movs	r2, #1
 8000eda:	69bb      	ldr	r3, [r7, #24]
 8000edc:	409a      	lsls	r2, r3
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	615a      	str	r2, [r3, #20]
 8000ee2:	e008      	b.n	8000ef6 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	78db      	ldrb	r3, [r3, #3]
 8000ee8:	2b48      	cmp	r3, #72	; 0x48
 8000eea:	d104      	bne.n	8000ef6 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000eec:	2201      	movs	r2, #1
 8000eee:	69bb      	ldr	r3, [r7, #24]
 8000ef0:	409a      	lsls	r2, r3
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000ef6:	69bb      	ldr	r3, [r7, #24]
 8000ef8:	3301      	adds	r3, #1
 8000efa:	61bb      	str	r3, [r7, #24]
 8000efc:	69bb      	ldr	r3, [r7, #24]
 8000efe:	2b07      	cmp	r3, #7
 8000f00:	d9c3      	bls.n	8000e8a <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	697a      	ldr	r2, [r7, #20]
 8000f06:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	881b      	ldrh	r3, [r3, #0]
 8000f0c:	2bff      	cmp	r3, #255	; 0xff
 8000f0e:	d946      	bls.n	8000f9e <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000f16:	2300      	movs	r3, #0
 8000f18:	61bb      	str	r3, [r7, #24]
 8000f1a:	e03a      	b.n	8000f92 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000f1c:	69bb      	ldr	r3, [r7, #24]
 8000f1e:	3308      	adds	r3, #8
 8000f20:	2201      	movs	r2, #1
 8000f22:	fa02 f303 	lsl.w	r3, r2, r3
 8000f26:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	881b      	ldrh	r3, [r3, #0]
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	4013      	ands	r3, r2
 8000f32:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	d127      	bne.n	8000f8c <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000f3c:	69bb      	ldr	r3, [r7, #24]
 8000f3e:	009b      	lsls	r3, r3, #2
 8000f40:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000f42:	220f      	movs	r2, #15
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	43db      	mvns	r3, r3
 8000f50:	697a      	ldr	r2, [r7, #20]
 8000f52:	4013      	ands	r3, r2
 8000f54:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000f56:	69fa      	ldr	r2, [r7, #28]
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5e:	697a      	ldr	r2, [r7, #20]
 8000f60:	4313      	orrs	r3, r2
 8000f62:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	78db      	ldrb	r3, [r3, #3]
 8000f68:	2b28      	cmp	r3, #40	; 0x28
 8000f6a:	d105      	bne.n	8000f78 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000f6c:	69bb      	ldr	r3, [r7, #24]
 8000f6e:	3308      	adds	r3, #8
 8000f70:	2201      	movs	r2, #1
 8000f72:	409a      	lsls	r2, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	78db      	ldrb	r3, [r3, #3]
 8000f7c:	2b48      	cmp	r3, #72	; 0x48
 8000f7e:	d105      	bne.n	8000f8c <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000f80:	69bb      	ldr	r3, [r7, #24]
 8000f82:	3308      	adds	r3, #8
 8000f84:	2201      	movs	r2, #1
 8000f86:	409a      	lsls	r2, r3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000f8c:	69bb      	ldr	r3, [r7, #24]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	61bb      	str	r3, [r7, #24]
 8000f92:	69bb      	ldr	r3, [r7, #24]
 8000f94:	2b07      	cmp	r3, #7
 8000f96:	d9c1      	bls.n	8000f1c <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	697a      	ldr	r2, [r7, #20]
 8000f9c:	605a      	str	r2, [r3, #4]
  }
}
 8000f9e:	bf00      	nop
 8000fa0:	3724      	adds	r7, #36	; 0x24
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bc80      	pop	{r7}
 8000fa6:	4770      	bx	lr

08000fa8 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8000fb4:	887a      	ldrh	r2, [r7, #2]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	615a      	str	r2, [r3, #20]
}
 8000fba:	bf00      	nop
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bc80      	pop	{r7}
 8000fc2:	4770      	bx	lr

08000fc4 <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8000fcc:	4a13      	ldr	r2, [pc, #76]	; (800101c <RCC_HSEConfig+0x58>)
 8000fce:	4b13      	ldr	r3, [pc, #76]	; (800101c <RCC_HSEConfig+0x58>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fd6:	6013      	str	r3, [r2, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8000fd8:	4a10      	ldr	r2, [pc, #64]	; (800101c <RCC_HSEConfig+0x58>)
 8000fda:	4b10      	ldr	r3, [pc, #64]	; (800101c <RCC_HSEConfig+0x58>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fe2:	6013      	str	r3, [r2, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fea:	d003      	beq.n	8000ff4 <RCC_HSEConfig+0x30>
 8000fec:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8000ff0:	d007      	beq.n	8001002 <RCC_HSEConfig+0x3e>
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
      break;
      
    default:
      break;
 8000ff2:	e00d      	b.n	8001010 <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEON_Set;
 8000ff4:	4a09      	ldr	r2, [pc, #36]	; (800101c <RCC_HSEConfig+0x58>)
 8000ff6:	4b09      	ldr	r3, [pc, #36]	; (800101c <RCC_HSEConfig+0x58>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ffe:	6013      	str	r3, [r2, #0]
      break;
 8001000:	e006      	b.n	8001010 <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8001002:	4a06      	ldr	r2, [pc, #24]	; (800101c <RCC_HSEConfig+0x58>)
 8001004:	4b05      	ldr	r3, [pc, #20]	; (800101c <RCC_HSEConfig+0x58>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 800100c:	6013      	str	r3, [r2, #0]
      break;
 800100e:	bf00      	nop
  }
}
 8001010:	bf00      	nop
 8001012:	370c      	adds	r7, #12
 8001014:	46bd      	mov	sp, r7
 8001016:	bc80      	pop	{r7}
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	40021000 	.word	0x40021000

08001020 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
 8001026:	2300      	movs	r3, #0
 8001028:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 800102a:	2300      	movs	r3, #0
 800102c:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
 800102e:	2300      	movs	r3, #0
 8001030:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8001032:	2031      	movs	r0, #49	; 0x31
 8001034:	f000 f9b4 	bl	80013a0 <RCC_GetFlagStatus>
 8001038:	4603      	mov	r3, r0
 800103a:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	3301      	adds	r3, #1
 8001040:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001048:	d002      	beq.n	8001050 <RCC_WaitForHSEStartUp+0x30>
 800104a:	79bb      	ldrb	r3, [r7, #6]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d0f0      	beq.n	8001032 <RCC_WaitForHSEStartUp+0x12>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8001050:	2031      	movs	r0, #49	; 0x31
 8001052:	f000 f9a5 	bl	80013a0 <RCC_GetFlagStatus>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d002      	beq.n	8001062 <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 800105c:	2301      	movs	r3, #1
 800105e:	71fb      	strb	r3, [r7, #7]
 8001060:	e001      	b.n	8001066 <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 8001062:	2300      	movs	r3, #0
 8001064:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
 8001066:	79fb      	ldrb	r3, [r7, #7]
}
 8001068:	4618      	mov	r0, r3
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 800107e:	4b0a      	ldr	r3, [pc, #40]	; (80010a8 <RCC_PLLConfig+0x38>)
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800108a:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	4313      	orrs	r3, r2
 8001092:	68fa      	ldr	r2, [r7, #12]
 8001094:	4313      	orrs	r3, r2
 8001096:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001098:	4a03      	ldr	r2, [pc, #12]	; (80010a8 <RCC_PLLConfig+0x38>)
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	6053      	str	r3, [r2, #4]
}
 800109e:	bf00      	nop
 80010a0:	3714      	adds	r7, #20
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bc80      	pop	{r7}
 80010a6:	4770      	bx	lr
 80010a8:	40021000 	.word	0x40021000

080010ac <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 80010b6:	4a04      	ldr	r2, [pc, #16]	; (80010c8 <RCC_PLLCmd+0x1c>)
 80010b8:	79fb      	ldrb	r3, [r7, #7]
 80010ba:	6013      	str	r3, [r2, #0]
}
 80010bc:	bf00      	nop
 80010be:	370c      	adds	r7, #12
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bc80      	pop	{r7}
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	42420060 	.word	0x42420060

080010cc <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80010d4:	2300      	movs	r3, #0
 80010d6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 80010d8:	4b09      	ldr	r3, [pc, #36]	; (8001100 <RCC_SYSCLKConfig+0x34>)
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	f023 0303 	bic.w	r3, r3, #3
 80010e4:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80010e6:	68fa      	ldr	r2, [r7, #12]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80010ee:	4a04      	ldr	r2, [pc, #16]	; (8001100 <RCC_SYSCLKConfig+0x34>)
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	6053      	str	r3, [r2, #4]
}
 80010f4:	bf00      	nop
 80010f6:	3714      	adds	r7, #20
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bc80      	pop	{r7}
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	40021000 	.word	0x40021000

08001104 <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 8001108:	4b04      	ldr	r3, [pc, #16]	; (800111c <RCC_GetSYSCLKSource+0x18>)
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	b2db      	uxtb	r3, r3
 800110e:	f003 030c 	and.w	r3, r3, #12
 8001112:	b2db      	uxtb	r3, r3
}
 8001114:	4618      	mov	r0, r3
 8001116:	46bd      	mov	sp, r7
 8001118:	bc80      	pop	{r7}
 800111a:	4770      	bx	lr
 800111c:	40021000 	.word	0x40021000

08001120 <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001128:	2300      	movs	r3, #0
 800112a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 800112c:	4b09      	ldr	r3, [pc, #36]	; (8001154 <RCC_HCLKConfig+0x34>)
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001138:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 800113a:	68fa      	ldr	r2, [r7, #12]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	4313      	orrs	r3, r2
 8001140:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001142:	4a04      	ldr	r2, [pc, #16]	; (8001154 <RCC_HCLKConfig+0x34>)
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	6053      	str	r3, [r2, #4]
}
 8001148:	bf00      	nop
 800114a:	3714      	adds	r7, #20
 800114c:	46bd      	mov	sp, r7
 800114e:	bc80      	pop	{r7}
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	40021000 	.word	0x40021000

08001158 <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001160:	2300      	movs	r3, #0
 8001162:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8001164:	4b09      	ldr	r3, [pc, #36]	; (800118c <RCC_PCLK1Config+0x34>)
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001170:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4313      	orrs	r3, r2
 8001178:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800117a:	4a04      	ldr	r2, [pc, #16]	; (800118c <RCC_PCLK1Config+0x34>)
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	6053      	str	r3, [r2, #4]
}
 8001180:	bf00      	nop
 8001182:	3714      	adds	r7, #20
 8001184:	46bd      	mov	sp, r7
 8001186:	bc80      	pop	{r7}
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	40021000 	.word	0x40021000

08001190 <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001198:	2300      	movs	r3, #0
 800119a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 800119c:	4b09      	ldr	r3, [pc, #36]	; (80011c4 <RCC_PCLK2Config+0x34>)
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80011a8:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	00db      	lsls	r3, r3, #3
 80011ae:	68fa      	ldr	r2, [r7, #12]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80011b4:	4a03      	ldr	r2, [pc, #12]	; (80011c4 <RCC_PCLK2Config+0x34>)
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	6053      	str	r3, [r2, #4]
}
 80011ba:	bf00      	nop
 80011bc:	3714      	adds	r7, #20
 80011be:	46bd      	mov	sp, r7
 80011c0:	bc80      	pop	{r7}
 80011c2:	4770      	bx	lr
 80011c4:	40021000 	.word	0x40021000

080011c8 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b087      	sub	sp, #28
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	617b      	str	r3, [r7, #20]
 80011d4:	2300      	movs	r3, #0
 80011d6:	613b      	str	r3, [r7, #16]
 80011d8:	2300      	movs	r3, #0
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	2300      	movs	r3, #0
 80011de:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80011e0:	4b4c      	ldr	r3, [pc, #304]	; (8001314 <RCC_GetClocksFreq+0x14c>)
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f003 030c 	and.w	r3, r3, #12
 80011e8:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	2b04      	cmp	r3, #4
 80011ee:	d007      	beq.n	8001200 <RCC_GetClocksFreq+0x38>
 80011f0:	2b08      	cmp	r3, #8
 80011f2:	d009      	beq.n	8001208 <RCC_GetClocksFreq+0x40>
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d133      	bne.n	8001260 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	4a47      	ldr	r2, [pc, #284]	; (8001318 <RCC_GetClocksFreq+0x150>)
 80011fc:	601a      	str	r2, [r3, #0]
      break;
 80011fe:	e033      	b.n	8001268 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	4a45      	ldr	r2, [pc, #276]	; (8001318 <RCC_GetClocksFreq+0x150>)
 8001204:	601a      	str	r2, [r3, #0]
      break;
 8001206:	e02f      	b.n	8001268 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8001208:	4b42      	ldr	r3, [pc, #264]	; (8001314 <RCC_GetClocksFreq+0x14c>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001210:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8001212:	4b40      	ldr	r3, [pc, #256]	; (8001314 <RCC_GetClocksFreq+0x14c>)
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800121a:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	0c9b      	lsrs	r3, r3, #18
 8001220:	3302      	adds	r3, #2
 8001222:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d106      	bne.n	8001238 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	4a3b      	ldr	r2, [pc, #236]	; (800131c <RCC_GetClocksFreq+0x154>)
 800122e:	fb02 f203 	mul.w	r2, r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8001236:	e017      	b.n	8001268 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8001238:	4b36      	ldr	r3, [pc, #216]	; (8001314 <RCC_GetClocksFreq+0x14c>)
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001240:	2b00      	cmp	r3, #0
 8001242:	d006      	beq.n	8001252 <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	4a35      	ldr	r2, [pc, #212]	; (800131c <RCC_GetClocksFreq+0x154>)
 8001248:	fb02 f203 	mul.w	r2, r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	601a      	str	r2, [r3, #0]
      break;
 8001250:	e00a      	b.n	8001268 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	4a30      	ldr	r2, [pc, #192]	; (8001318 <RCC_GetClocksFreq+0x150>)
 8001256:	fb02 f203 	mul.w	r2, r2, r3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	601a      	str	r2, [r3, #0]
      break;
 800125e:	e003      	b.n	8001268 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	4a2d      	ldr	r2, [pc, #180]	; (8001318 <RCC_GetClocksFreq+0x150>)
 8001264:	601a      	str	r2, [r3, #0]
      break;
 8001266:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8001268:	4b2a      	ldr	r3, [pc, #168]	; (8001314 <RCC_GetClocksFreq+0x14c>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001270:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	091b      	lsrs	r3, r3, #4
 8001276:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8001278:	4a29      	ldr	r2, [pc, #164]	; (8001320 <RCC_GetClocksFreq+0x158>)
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	4413      	add	r3, r2
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	b2db      	uxtb	r3, r3
 8001282:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	40da      	lsrs	r2, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8001290:	4b20      	ldr	r3, [pc, #128]	; (8001314 <RCC_GetClocksFreq+0x14c>)
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001298:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	0a1b      	lsrs	r3, r3, #8
 800129e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80012a0:	4a1f      	ldr	r2, [pc, #124]	; (8001320 <RCC_GetClocksFreq+0x158>)
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	4413      	add	r3, r2
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685a      	ldr	r2, [r3, #4]
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	40da      	lsrs	r2, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80012b8:	4b16      	ldr	r3, [pc, #88]	; (8001314 <RCC_GetClocksFreq+0x14c>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80012c0:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	0adb      	lsrs	r3, r3, #11
 80012c6:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 80012c8:	4a15      	ldr	r2, [pc, #84]	; (8001320 <RCC_GetClocksFreq+0x158>)
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	4413      	add	r3, r2
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	685a      	ldr	r2, [r3, #4]
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	40da      	lsrs	r2, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80012e0:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <RCC_GetClocksFreq+0x14c>)
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012e8:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	0b9b      	lsrs	r3, r3, #14
 80012ee:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 80012f0:	4a0c      	ldr	r2, [pc, #48]	; (8001324 <RCC_GetClocksFreq+0x15c>)
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	4413      	add	r3, r2
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	68da      	ldr	r2, [r3, #12]
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	fbb2 f2f3 	udiv	r2, r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	611a      	str	r2, [r3, #16]
}
 800130a:	bf00      	nop
 800130c:	371c      	adds	r7, #28
 800130e:	46bd      	mov	sp, r7
 8001310:	bc80      	pop	{r7}
 8001312:	4770      	bx	lr
 8001314:	40021000 	.word	0x40021000
 8001318:	007a1200 	.word	0x007a1200
 800131c:	003d0900 	.word	0x003d0900
 8001320:	20000000 	.word	0x20000000
 8001324:	20000010 	.word	0x20000010

08001328 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	460b      	mov	r3, r1
 8001332:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001334:	78fb      	ldrb	r3, [r7, #3]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d006      	beq.n	8001348 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800133a:	4909      	ldr	r1, [pc, #36]	; (8001360 <RCC_APB2PeriphClockCmd+0x38>)
 800133c:	4b08      	ldr	r3, [pc, #32]	; (8001360 <RCC_APB2PeriphClockCmd+0x38>)
 800133e:	699a      	ldr	r2, [r3, #24]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	4313      	orrs	r3, r2
 8001344:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001346:	e006      	b.n	8001356 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001348:	4905      	ldr	r1, [pc, #20]	; (8001360 <RCC_APB2PeriphClockCmd+0x38>)
 800134a:	4b05      	ldr	r3, [pc, #20]	; (8001360 <RCC_APB2PeriphClockCmd+0x38>)
 800134c:	699a      	ldr	r2, [r3, #24]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	43db      	mvns	r3, r3
 8001352:	4013      	ands	r3, r2
 8001354:	618b      	str	r3, [r1, #24]
}
 8001356:	bf00      	nop
 8001358:	370c      	adds	r7, #12
 800135a:	46bd      	mov	sp, r7
 800135c:	bc80      	pop	{r7}
 800135e:	4770      	bx	lr
 8001360:	40021000 	.word	0x40021000

08001364 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	460b      	mov	r3, r1
 800136e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001370:	78fb      	ldrb	r3, [r7, #3]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d006      	beq.n	8001384 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001376:	4909      	ldr	r1, [pc, #36]	; (800139c <RCC_APB1PeriphClockCmd+0x38>)
 8001378:	4b08      	ldr	r3, [pc, #32]	; (800139c <RCC_APB1PeriphClockCmd+0x38>)
 800137a:	69da      	ldr	r2, [r3, #28]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	4313      	orrs	r3, r2
 8001380:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8001382:	e006      	b.n	8001392 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001384:	4905      	ldr	r1, [pc, #20]	; (800139c <RCC_APB1PeriphClockCmd+0x38>)
 8001386:	4b05      	ldr	r3, [pc, #20]	; (800139c <RCC_APB1PeriphClockCmd+0x38>)
 8001388:	69da      	ldr	r2, [r3, #28]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	43db      	mvns	r3, r3
 800138e:	4013      	ands	r3, r2
 8001390:	61cb      	str	r3, [r1, #28]
}
 8001392:	bf00      	nop
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	bc80      	pop	{r7}
 800139a:	4770      	bx	lr
 800139c:	40021000 	.word	0x40021000

080013a0 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b087      	sub	sp, #28
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 80013ae:	2300      	movs	r3, #0
 80013b0:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 80013b2:	2300      	movs	r3, #0
 80013b4:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80013b6:	79fb      	ldrb	r3, [r7, #7]
 80013b8:	095b      	lsrs	r3, r3, #5
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d103      	bne.n	80013cc <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 80013c4:	4b12      	ldr	r3, [pc, #72]	; (8001410 <RCC_GetFlagStatus+0x70>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	617b      	str	r3, [r7, #20]
 80013ca:	e009      	b.n	80013e0 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	2b02      	cmp	r3, #2
 80013d0:	d103      	bne.n	80013da <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 80013d2:	4b0f      	ldr	r3, [pc, #60]	; (8001410 <RCC_GetFlagStatus+0x70>)
 80013d4:	6a1b      	ldr	r3, [r3, #32]
 80013d6:	617b      	str	r3, [r7, #20]
 80013d8:	e002      	b.n	80013e0 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80013da:	4b0d      	ldr	r3, [pc, #52]	; (8001410 <RCC_GetFlagStatus+0x70>)
 80013dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013de:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	f003 031f 	and.w	r3, r3, #31
 80013e6:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80013e8:	697a      	ldr	r2, [r7, #20]
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	fa22 f303 	lsr.w	r3, r2, r3
 80013f0:	f003 0301 	and.w	r3, r3, #1
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d002      	beq.n	80013fe <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 80013f8:	2301      	movs	r3, #1
 80013fa:	74fb      	strb	r3, [r7, #19]
 80013fc:	e001      	b.n	8001402 <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 80013fe:	2300      	movs	r3, #0
 8001400:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
 8001402:	7cfb      	ldrb	r3, [r7, #19]
}
 8001404:	4618      	mov	r0, r3
 8001406:	371c      	adds	r7, #28
 8001408:	46bd      	mov	sp, r7
 800140a:	bc80      	pop	{r7}
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	40021000 	.word	0x40021000

08001414 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b08c      	sub	sp, #48	; 0x30
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800141e:	2300      	movs	r3, #0
 8001420:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001422:	2300      	movs	r3, #0
 8001424:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8001426:	2300      	movs	r3, #0
 8001428:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 800142a:	2300      	movs	r3, #0
 800142c:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 800142e:	2300      	movs	r3, #0
 8001430:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	8a1b      	ldrh	r3, [r3, #16]
 800143a:	b29b      	uxth	r3, r3
 800143c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 800143e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001440:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8001444:	4013      	ands	r3, r2
 8001446:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	88db      	ldrh	r3, [r3, #6]
 800144c:	461a      	mov	r2, r3
 800144e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001450:	4313      	orrs	r3, r2
 8001452:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001456:	b29a      	uxth	r2, r3
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	899b      	ldrh	r3, [r3, #12]
 8001460:	b29b      	uxth	r3, r3
 8001462:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001464:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001466:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 800146a:	4013      	ands	r3, r2
 800146c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	889a      	ldrh	r2, [r3, #4]
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	891b      	ldrh	r3, [r3, #8]
 8001476:	4313      	orrs	r3, r2
 8001478:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800147e:	4313      	orrs	r3, r2
 8001480:	b29b      	uxth	r3, r3
 8001482:	461a      	mov	r2, r3
 8001484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001486:	4313      	orrs	r3, r2
 8001488:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800148a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800148c:	b29a      	uxth	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	8a9b      	ldrh	r3, [r3, #20]
 8001496:	b29b      	uxth	r3, r3
 8001498:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 800149a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800149c:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 80014a0:	4013      	ands	r3, r2
 80014a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	899b      	ldrh	r3, [r3, #12]
 80014a8:	461a      	mov	r2, r3
 80014aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014ac:	4313      	orrs	r3, r2
 80014ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80014b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80014b8:	f107 0308 	add.w	r3, r7, #8
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff fe83 	bl	80011c8 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	4a2e      	ldr	r2, [pc, #184]	; (8001580 <USART_Init+0x16c>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d102      	bne.n	80014d0 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80014ce:	e001      	b.n	80014d4 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	899b      	ldrh	r3, [r3, #12]
 80014d8:	b29b      	uxth	r3, r3
 80014da:	b21b      	sxth	r3, r3
 80014dc:	2b00      	cmp	r3, #0
 80014de:	da0c      	bge.n	80014fa <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80014e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80014e2:	4613      	mov	r3, r2
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	4413      	add	r3, r2
 80014e8:	009a      	lsls	r2, r3, #2
 80014ea:	441a      	add	r2, r3
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f6:	627b      	str	r3, [r7, #36]	; 0x24
 80014f8:	e00b      	b.n	8001512 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80014fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80014fc:	4613      	mov	r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	4413      	add	r3, r2
 8001502:	009a      	lsls	r2, r3, #2
 8001504:	441a      	add	r2, r3
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8001512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001514:	4a1b      	ldr	r2, [pc, #108]	; (8001584 <USART_Init+0x170>)
 8001516:	fba2 2303 	umull	r2, r3, r2, r3
 800151a:	095b      	lsrs	r3, r3, #5
 800151c:	011b      	lsls	r3, r3, #4
 800151e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001522:	091b      	lsrs	r3, r3, #4
 8001524:	2264      	movs	r2, #100	; 0x64
 8001526:	fb02 f303 	mul.w	r3, r2, r3
 800152a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	899b      	ldrh	r3, [r3, #12]
 8001534:	b29b      	uxth	r3, r3
 8001536:	b21b      	sxth	r3, r3
 8001538:	2b00      	cmp	r3, #0
 800153a:	da0c      	bge.n	8001556 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800153c:	6a3b      	ldr	r3, [r7, #32]
 800153e:	00db      	lsls	r3, r3, #3
 8001540:	3332      	adds	r3, #50	; 0x32
 8001542:	4a10      	ldr	r2, [pc, #64]	; (8001584 <USART_Init+0x170>)
 8001544:	fba2 2303 	umull	r2, r3, r2, r3
 8001548:	095b      	lsrs	r3, r3, #5
 800154a:	f003 0307 	and.w	r3, r3, #7
 800154e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001550:	4313      	orrs	r3, r2
 8001552:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001554:	e00b      	b.n	800156e <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001556:	6a3b      	ldr	r3, [r7, #32]
 8001558:	011b      	lsls	r3, r3, #4
 800155a:	3332      	adds	r3, #50	; 0x32
 800155c:	4a09      	ldr	r2, [pc, #36]	; (8001584 <USART_Init+0x170>)
 800155e:	fba2 2303 	umull	r2, r3, r2, r3
 8001562:	095b      	lsrs	r3, r3, #5
 8001564:	f003 030f 	and.w	r3, r3, #15
 8001568:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800156a:	4313      	orrs	r3, r2
 800156c:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 800156e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001570:	b29a      	uxth	r2, r3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	811a      	strh	r2, [r3, #8]
}
 8001576:	bf00      	nop
 8001578:	3730      	adds	r7, #48	; 0x30
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40013800 	.word	0x40013800
 8001584:	51eb851f 	.word	0x51eb851f

08001588 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	460b      	mov	r3, r1
 8001592:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001594:	78fb      	ldrb	r3, [r7, #3]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d008      	beq.n	80015ac <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	899b      	ldrh	r3, [r3, #12]
 800159e:	b29b      	uxth	r3, r3
 80015a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80015a4:	b29a      	uxth	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 80015aa:	e007      	b.n	80015bc <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	899b      	ldrh	r3, [r3, #12]
 80015b0:	b29b      	uxth	r3, r3
 80015b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80015b6:	b29a      	uxth	r2, r3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	819a      	strh	r2, [r3, #12]
}
 80015bc:	bf00      	nop
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bc80      	pop	{r7}
 80015c4:	4770      	bx	lr

080015c6 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 80015c6:	b480      	push	{r7}
 80015c8:	b087      	sub	sp, #28
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
 80015ce:	460b      	mov	r3, r1
 80015d0:	807b      	strh	r3, [r7, #2]
 80015d2:	4613      	mov	r3, r2
 80015d4:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 80015d6:	2300      	movs	r3, #0
 80015d8:	613b      	str	r3, [r7, #16]
 80015da:	2300      	movs	r3, #0
 80015dc:	60fb      	str	r3, [r7, #12]
 80015de:	2300      	movs	r3, #0
 80015e0:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 80015e2:	2300      	movs	r3, #0
 80015e4:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80015ea:	887b      	ldrh	r3, [r7, #2]
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	095b      	lsrs	r3, r3, #5
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 80015f4:	887b      	ldrh	r3, [r7, #2]
 80015f6:	f003 031f 	and.w	r3, r3, #31
 80015fa:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 80015fc:	2201      	movs	r2, #1
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	fa02 f303 	lsl.w	r3, r2, r3
 8001604:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d103      	bne.n	8001614 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	330c      	adds	r3, #12
 8001610:	617b      	str	r3, [r7, #20]
 8001612:	e009      	b.n	8001628 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	2b02      	cmp	r3, #2
 8001618:	d103      	bne.n	8001622 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	3310      	adds	r3, #16
 800161e:	617b      	str	r3, [r7, #20]
 8001620:	e002      	b.n	8001628 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	3314      	adds	r3, #20
 8001626:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001628:	787b      	ldrb	r3, [r7, #1]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d006      	beq.n	800163c <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	697a      	ldr	r2, [r7, #20]
 8001632:	6811      	ldr	r1, [r2, #0]
 8001634:	68ba      	ldr	r2, [r7, #8]
 8001636:	430a      	orrs	r2, r1
 8001638:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 800163a:	e006      	b.n	800164a <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	697a      	ldr	r2, [r7, #20]
 8001640:	6811      	ldr	r1, [r2, #0]
 8001642:	68ba      	ldr	r2, [r7, #8]
 8001644:	43d2      	mvns	r2, r2
 8001646:	400a      	ands	r2, r1
 8001648:	601a      	str	r2, [r3, #0]
}
 800164a:	bf00      	nop
 800164c:	371c      	adds	r7, #28
 800164e:	46bd      	mov	sp, r7
 8001650:	bc80      	pop	{r7}
 8001652:	4770      	bx	lr

08001654 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	460b      	mov	r3, r1
 800165e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001660:	887b      	ldrh	r3, [r7, #2]
 8001662:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001666:	b29a      	uxth	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	809a      	strh	r2, [r3, #4]
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	bc80      	pop	{r7}
 8001674:	4770      	bx	lr

08001676 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001676:	b480      	push	{r7}
 8001678:	b083      	sub	sp, #12
 800167a:	af00      	add	r7, sp, #0
 800167c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	889b      	ldrh	r3, [r3, #4]
 8001682:	b29b      	uxth	r3, r3
 8001684:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001688:	b29b      	uxth	r3, r3
}
 800168a:	4618      	mov	r0, r3
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	bc80      	pop	{r7}
 8001692:	4770      	bx	lr

08001694 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001694:	b480      	push	{r7}
 8001696:	b085      	sub	sp, #20
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	460b      	mov	r3, r1
 800169e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80016a0:	2300      	movs	r3, #0
 80016a2:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	881b      	ldrh	r3, [r3, #0]
 80016a8:	b29a      	uxth	r2, r3
 80016aa:	887b      	ldrh	r3, [r7, #2]
 80016ac:	4013      	ands	r3, r2
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d002      	beq.n	80016ba <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80016b4:	2301      	movs	r3, #1
 80016b6:	73fb      	strb	r3, [r7, #15]
 80016b8:	e001      	b.n	80016be <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80016ba:	2300      	movs	r3, #0
 80016bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016be:	7bfb      	ldrb	r3, [r7, #15]
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3714      	adds	r7, #20
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bc80      	pop	{r7}
 80016c8:	4770      	bx	lr

080016ca <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80016ca:	b480      	push	{r7}
 80016cc:	b087      	sub	sp, #28
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	6078      	str	r0, [r7, #4]
 80016d2:	460b      	mov	r3, r1
 80016d4:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 80016d6:	2300      	movs	r3, #0
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	2300      	movs	r3, #0
 80016dc:	617b      	str	r3, [r7, #20]
 80016de:	2300      	movs	r3, #0
 80016e0:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80016e2:	2300      	movs	r3, #0
 80016e4:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80016e6:	887b      	ldrh	r3, [r7, #2]
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	095b      	lsrs	r3, r3, #5
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 80016f0:	887b      	ldrh	r3, [r7, #2]
 80016f2:	f003 031f 	and.w	r3, r3, #31
 80016f6:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 80016f8:	2201      	movs	r2, #1
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001700:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	2b01      	cmp	r3, #1
 8001706:	d107      	bne.n	8001718 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	899b      	ldrh	r3, [r3, #12]
 800170c:	b29b      	uxth	r3, r3
 800170e:	461a      	mov	r2, r3
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	4013      	ands	r3, r2
 8001714:	617b      	str	r3, [r7, #20]
 8001716:	e011      	b.n	800173c <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	2b02      	cmp	r3, #2
 800171c:	d107      	bne.n	800172e <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	8a1b      	ldrh	r3, [r3, #16]
 8001722:	b29b      	uxth	r3, r3
 8001724:	461a      	mov	r2, r3
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	4013      	ands	r3, r2
 800172a:	617b      	str	r3, [r7, #20]
 800172c:	e006      	b.n	800173c <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	8a9b      	ldrh	r3, [r3, #20]
 8001732:	b29b      	uxth	r3, r3
 8001734:	461a      	mov	r2, r3
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	4013      	ands	r3, r2
 800173a:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 800173c:	887b      	ldrh	r3, [r7, #2]
 800173e:	0a1b      	lsrs	r3, r3, #8
 8001740:	b29b      	uxth	r3, r3
 8001742:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001744:	2201      	movs	r2, #1
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	fa02 f303 	lsl.w	r3, r2, r3
 800174c:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	881b      	ldrh	r3, [r3, #0]
 8001752:	b29b      	uxth	r3, r3
 8001754:	461a      	mov	r2, r3
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	4013      	ands	r3, r2
 800175a:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d005      	beq.n	800176e <USART_GetITStatus+0xa4>
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d002      	beq.n	800176e <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8001768:	2301      	movs	r3, #1
 800176a:	74fb      	strb	r3, [r7, #19]
 800176c:	e001      	b.n	8001772 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 800176e:	2300      	movs	r3, #0
 8001770:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001772:	7cfb      	ldrb	r3, [r7, #19]
}
 8001774:	4618      	mov	r0, r3
 8001776:	371c      	adds	r7, #28
 8001778:	46bd      	mov	sp, r7
 800177a:	bc80      	pop	{r7}
 800177c:	4770      	bx	lr

0800177e <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800177e:	b480      	push	{r7}
 8001780:	b085      	sub	sp, #20
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
 8001786:	460b      	mov	r3, r1
 8001788:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 800178a:	2300      	movs	r3, #0
 800178c:	81fb      	strh	r3, [r7, #14]
 800178e:	2300      	movs	r3, #0
 8001790:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
 8001792:	887b      	ldrh	r3, [r7, #2]
 8001794:	0a1b      	lsrs	r3, r3, #8
 8001796:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001798:	89fb      	ldrh	r3, [r7, #14]
 800179a:	2201      	movs	r2, #1
 800179c:	fa02 f303 	lsl.w	r3, r2, r3
 80017a0:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 80017a2:	89bb      	ldrh	r3, [r7, #12]
 80017a4:	43db      	mvns	r3, r3
 80017a6:	b29a      	uxth	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	801a      	strh	r2, [r3, #0]
}
 80017ac:	bf00      	nop
 80017ae:	3714      	adds	r7, #20
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bc80      	pop	{r7}
 80017b4:	4770      	bx	lr

080017b6 <main>:
#include "debug.h"
#include "gsm_network/gsm_nw.h"
#include "gsm_sms/gsm_sms_send.h"
#include "gsm_sms/gsm_sms_recive.h"

int main(void) {
 80017b6:	b580      	push	{r7, lr}
 80017b8:	af00      	add	r7, sp, #0
    rcc_config();
 80017ba:	f000 fbb1 	bl	8001f20 <rcc_config>
    systick_config();
 80017be:	f000 fbed 	bl	8001f9c <systick_config>
    gsm_gpio_init();
 80017c2:	f000 fc09 	bl	8001fd8 <gsm_gpio_init>
    uart_init();
 80017c6:	f000 fc65 	bl	8002094 <uart_init>
    gsm_nw_init(NULL, NULL);
 80017ca:	2100      	movs	r1, #0
 80017cc:	2000      	movs	r0, #0
 80017ce:	f000 ff19 	bl	8002604 <gsm_nw_init>
    gsm_sms_send_init(NULL, NULL);
 80017d2:	2100      	movs	r1, #0
 80017d4:	2000      	movs	r0, #0
 80017d6:	f001 fca9 	bl	800312c <gsm_sms_send_init>
    // while(!gsm_power_on()) {}
    gsm_hardware_init();
 80017da:	f000 fd8d 	bl	80022f8 <gsm_hardware_init>
    gsm_sms_recive_init(NULL,NULL);
 80017de:	2100      	movs	r1, #0
 80017e0:	2000      	movs	r0, #0
 80017e2:	f001 fb17 	bl	8002e14 <gsm_sms_recive_init>
    
    while(1) {
        gsm_hardware_process_urc();
 80017e6:	f000 fe21 	bl	800242c <gsm_hardware_process_urc>
        gsm_nw_process();
 80017ea:	f000 ff2b 	bl	8002644 <gsm_nw_process>
        if(gsm_nw_is_ready()){
 80017ee:	f001 faed 	bl	8002dcc <gsm_nw_is_ready>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <main+0x46>
        	gsm_sms_recive_process();
 80017f8:	f001 fb3c 	bl	8002e74 <gsm_sms_recive_process>
        }
        delay_ms(1000);        
 80017fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001800:	f000 fb7a 	bl	8001ef8 <delay_ms>
        gsm_hardware_process_urc();
 8001804:	e7ef      	b.n	80017e6 <main+0x30>
	...

08001808 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001808:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001840 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800180c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800180e:	e003      	b.n	8001818 <LoopCopyDataInit>

08001810 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001810:	4b0c      	ldr	r3, [pc, #48]	; (8001844 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8001812:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001814:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001816:	3104      	adds	r1, #4

08001818 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001818:	480b      	ldr	r0, [pc, #44]	; (8001848 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 800181a:	4b0c      	ldr	r3, [pc, #48]	; (800184c <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 800181c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800181e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001820:	d3f6      	bcc.n	8001810 <CopyDataInit>
	ldr	r2, =_sbss
 8001822:	4a0b      	ldr	r2, [pc, #44]	; (8001850 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8001824:	e002      	b.n	800182c <LoopFillZerobss>

08001826 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001826:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001828:	f842 3b04 	str.w	r3, [r2], #4

0800182c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800182c:	4b09      	ldr	r3, [pc, #36]	; (8001854 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 800182e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001830:	d3f9      	bcc.n	8001826 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001832:	f000 f87d 	bl	8001930 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001836:	f001 ff0f 	bl	8003658 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800183a:	f7ff ffbc 	bl	80017b6 <main>
	bx	lr
 800183e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001840:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8001844:	08006af8 	.word	0x08006af8
	ldr	r0, =_sdata
 8001848:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800184c:	20000698 	.word	0x20000698
	ldr	r2, =_sbss
 8001850:	20000698 	.word	0x20000698
	ldr	r3, = _ebss
 8001854:	20001030 	.word	0x20001030

08001858 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001858:	e7fe      	b.n	8001858 <ADC1_2_IRQHandler>

0800185a <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800185a:	b480      	push	{r7}
 800185c:	af00      	add	r7, sp, #0
}
 800185e:	bf00      	nop
 8001860:	46bd      	mov	sp, r7
 8001862:	bc80      	pop	{r7}
 8001864:	4770      	bx	lr

08001866 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001866:	b480      	push	{r7}
 8001868:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800186a:	e7fe      	b.n	800186a <HardFault_Handler+0x4>

0800186c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001870:	e7fe      	b.n	8001870 <MemManage_Handler+0x4>

08001872 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001872:	b480      	push	{r7}
 8001874:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001876:	e7fe      	b.n	8001876 <BusFault_Handler+0x4>

08001878 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800187c:	e7fe      	b.n	800187c <UsageFault_Handler+0x4>

0800187e <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800187e:	b480      	push	{r7}
 8001880:	af00      	add	r7, sp, #0
}
 8001882:	bf00      	nop
 8001884:	46bd      	mov	sp, r7
 8001886:	bc80      	pop	{r7}
 8001888:	4770      	bx	lr

0800188a <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800188a:	b480      	push	{r7}
 800188c:	af00      	add	r7, sp, #0
}
 800188e:	bf00      	nop
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr

08001896 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001896:	b480      	push	{r7}
 8001898:	af00      	add	r7, sp, #0
}
 800189a:	bf00      	nop
 800189c:	46bd      	mov	sp, r7
 800189e:	bc80      	pop	{r7}
 80018a0:	4770      	bx	lr

080018a2 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	af00      	add	r7, sp, #0
    tick_ms_increment();  // Tng bin m mili giy
 80018a6:	f000 fb19 	bl	8001edc <tick_ms_increment>
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
	...

080018b0 <USART1_IRQHandler>:
/*  file (startup_stm32f10x_md.s).                                            */
/******************************************************************************/


void USART1_IRQHandler(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0

    if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) {
 80018b6:	f240 5125 	movw	r1, #1317	; 0x525
 80018ba:	480c      	ldr	r0, [pc, #48]	; (80018ec <USART1_IRQHandler+0x3c>)
 80018bc:	f7ff ff05 	bl	80016ca <USART_GetITStatus>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d00d      	beq.n	80018e2 <USART1_IRQHandler+0x32>

        uint8_t data = USART_ReceiveData(USART1);
 80018c6:	4809      	ldr	r0, [pc, #36]	; (80018ec <USART1_IRQHandler+0x3c>)
 80018c8:	f7ff fed5 	bl	8001676 <USART_ReceiveData>
 80018cc:	4603      	mov	r3, r0
 80018ce:	71fb      	strb	r3, [r7, #7]
        

        uart_sim_rx_handler(data);
 80018d0:	79fb      	ldrb	r3, [r7, #7]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f000 fc9a 	bl	800220c <uart_sim_rx_handler>
        

        USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 80018d8:	f240 5125 	movw	r1, #1317	; 0x525
 80018dc:	4803      	ldr	r0, [pc, #12]	; (80018ec <USART1_IRQHandler+0x3c>)
 80018de:	f7ff ff4e 	bl	800177e <USART_ClearITPendingBit>
    }
}
 80018e2:	bf00      	nop
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40013800 	.word	0x40013800

080018f0 <USART2_IRQHandler>:


void USART2_IRQHandler(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0

    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET) {
 80018f6:	f240 5125 	movw	r1, #1317	; 0x525
 80018fa:	480c      	ldr	r0, [pc, #48]	; (800192c <USART2_IRQHandler+0x3c>)
 80018fc:	f7ff fee5 	bl	80016ca <USART_GetITStatus>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d00d      	beq.n	8001922 <USART2_IRQHandler+0x32>

        uint8_t data = USART_ReceiveData(USART2);
 8001906:	4809      	ldr	r0, [pc, #36]	; (800192c <USART2_IRQHandler+0x3c>)
 8001908:	f7ff feb5 	bl	8001676 <USART_ReceiveData>
 800190c:	4603      	mov	r3, r0
 800190e:	71fb      	strb	r3, [r7, #7]
        

        uart_debug_rx_handler(data);
 8001910:	79fb      	ldrb	r3, [r7, #7]
 8001912:	4618      	mov	r0, r3
 8001914:	f000 fc68 	bl	80021e8 <uart_debug_rx_handler>
        
        USART_ClearITPendingBit(USART2, USART_IT_RXNE);
 8001918:	f240 5125 	movw	r1, #1317	; 0x525
 800191c:	4803      	ldr	r0, [pc, #12]	; (800192c <USART2_IRQHandler+0x3c>)
 800191e:	f7ff ff2e 	bl	800177e <USART_ClearITPendingBit>
    }
}
 8001922:	bf00      	nop
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	40004400 	.word	0x40004400

08001930 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001934:	4a15      	ldr	r2, [pc, #84]	; (800198c <SystemInit+0x5c>)
 8001936:	4b15      	ldr	r3, [pc, #84]	; (800198c <SystemInit+0x5c>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f043 0301 	orr.w	r3, r3, #1
 800193e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001940:	4912      	ldr	r1, [pc, #72]	; (800198c <SystemInit+0x5c>)
 8001942:	4b12      	ldr	r3, [pc, #72]	; (800198c <SystemInit+0x5c>)
 8001944:	685a      	ldr	r2, [r3, #4]
 8001946:	4b12      	ldr	r3, [pc, #72]	; (8001990 <SystemInit+0x60>)
 8001948:	4013      	ands	r3, r2
 800194a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800194c:	4a0f      	ldr	r2, [pc, #60]	; (800198c <SystemInit+0x5c>)
 800194e:	4b0f      	ldr	r3, [pc, #60]	; (800198c <SystemInit+0x5c>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001956:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800195a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800195c:	4a0b      	ldr	r2, [pc, #44]	; (800198c <SystemInit+0x5c>)
 800195e:	4b0b      	ldr	r3, [pc, #44]	; (800198c <SystemInit+0x5c>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001966:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001968:	4a08      	ldr	r2, [pc, #32]	; (800198c <SystemInit+0x5c>)
 800196a:	4b08      	ldr	r3, [pc, #32]	; (800198c <SystemInit+0x5c>)
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001972:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8001974:	4b05      	ldr	r3, [pc, #20]	; (800198c <SystemInit+0x5c>)
 8001976:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800197a:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 800197c:	f000 f878 	bl	8001a70 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001980:	4b04      	ldr	r3, [pc, #16]	; (8001994 <SystemInit+0x64>)
 8001982:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001986:	609a      	str	r2, [r3, #8]
#endif 
}
 8001988:	bf00      	nop
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40021000 	.word	0x40021000
 8001990:	f8ff0000 	.word	0xf8ff0000
 8001994:	e000ed00 	.word	0xe000ed00

08001998 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 800199e:	2300      	movs	r3, #0
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	2300      	movs	r3, #0
 80019a4:	60bb      	str	r3, [r7, #8]
 80019a6:	2300      	movs	r3, #0
 80019a8:	607b      	str	r3, [r7, #4]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80019aa:	4b2c      	ldr	r3, [pc, #176]	; (8001a5c <SystemCoreClockUpdate+0xc4>)
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f003 030c 	and.w	r3, r3, #12
 80019b2:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	2b04      	cmp	r3, #4
 80019b8:	d007      	beq.n	80019ca <SystemCoreClockUpdate+0x32>
 80019ba:	2b08      	cmp	r3, #8
 80019bc:	d009      	beq.n	80019d2 <SystemCoreClockUpdate+0x3a>
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d133      	bne.n	8001a2a <SystemCoreClockUpdate+0x92>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80019c2:	4b27      	ldr	r3, [pc, #156]	; (8001a60 <SystemCoreClockUpdate+0xc8>)
 80019c4:	4a27      	ldr	r2, [pc, #156]	; (8001a64 <SystemCoreClockUpdate+0xcc>)
 80019c6:	601a      	str	r2, [r3, #0]
      break;
 80019c8:	e033      	b.n	8001a32 <SystemCoreClockUpdate+0x9a>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80019ca:	4b25      	ldr	r3, [pc, #148]	; (8001a60 <SystemCoreClockUpdate+0xc8>)
 80019cc:	4a25      	ldr	r2, [pc, #148]	; (8001a64 <SystemCoreClockUpdate+0xcc>)
 80019ce:	601a      	str	r2, [r3, #0]
      break;
 80019d0:	e02f      	b.n	8001a32 <SystemCoreClockUpdate+0x9a>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80019d2:	4b22      	ldr	r3, [pc, #136]	; (8001a5c <SystemCoreClockUpdate+0xc4>)
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80019da:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80019dc:	4b1f      	ldr	r3, [pc, #124]	; (8001a5c <SystemCoreClockUpdate+0xc4>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019e4:	607b      	str	r3, [r7, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	0c9b      	lsrs	r3, r3, #18
 80019ea:	3302      	adds	r3, #2
 80019ec:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d106      	bne.n	8001a02 <SystemCoreClockUpdate+0x6a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	4a1c      	ldr	r2, [pc, #112]	; (8001a68 <SystemCoreClockUpdate+0xd0>)
 80019f8:	fb02 f303 	mul.w	r3, r2, r3
 80019fc:	4a18      	ldr	r2, [pc, #96]	; (8001a60 <SystemCoreClockUpdate+0xc8>)
 80019fe:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8001a00:	e017      	b.n	8001a32 <SystemCoreClockUpdate+0x9a>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8001a02:	4b16      	ldr	r3, [pc, #88]	; (8001a5c <SystemCoreClockUpdate+0xc4>)
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d006      	beq.n	8001a1c <SystemCoreClockUpdate+0x84>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	4a15      	ldr	r2, [pc, #84]	; (8001a68 <SystemCoreClockUpdate+0xd0>)
 8001a12:	fb02 f303 	mul.w	r3, r2, r3
 8001a16:	4a12      	ldr	r2, [pc, #72]	; (8001a60 <SystemCoreClockUpdate+0xc8>)
 8001a18:	6013      	str	r3, [r2, #0]
      break;
 8001a1a:	e00a      	b.n	8001a32 <SystemCoreClockUpdate+0x9a>
          SystemCoreClock = HSE_VALUE * pllmull;
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	4a11      	ldr	r2, [pc, #68]	; (8001a64 <SystemCoreClockUpdate+0xcc>)
 8001a20:	fb02 f303 	mul.w	r3, r2, r3
 8001a24:	4a0e      	ldr	r2, [pc, #56]	; (8001a60 <SystemCoreClockUpdate+0xc8>)
 8001a26:	6013      	str	r3, [r2, #0]
      break;
 8001a28:	e003      	b.n	8001a32 <SystemCoreClockUpdate+0x9a>

    default:
      SystemCoreClock = HSI_VALUE;
 8001a2a:	4b0d      	ldr	r3, [pc, #52]	; (8001a60 <SystemCoreClockUpdate+0xc8>)
 8001a2c:	4a0d      	ldr	r2, [pc, #52]	; (8001a64 <SystemCoreClockUpdate+0xcc>)
 8001a2e:	601a      	str	r2, [r3, #0]
      break;
 8001a30:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001a32:	4b0a      	ldr	r3, [pc, #40]	; (8001a5c <SystemCoreClockUpdate+0xc4>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	091b      	lsrs	r3, r3, #4
 8001a38:	f003 030f 	and.w	r3, r3, #15
 8001a3c:	4a0b      	ldr	r2, [pc, #44]	; (8001a6c <SystemCoreClockUpdate+0xd4>)
 8001a3e:	5cd3      	ldrb	r3, [r2, r3]
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8001a44:	4b06      	ldr	r3, [pc, #24]	; (8001a60 <SystemCoreClockUpdate+0xc8>)
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a4e:	4a04      	ldr	r2, [pc, #16]	; (8001a60 <SystemCoreClockUpdate+0xc8>)
 8001a50:	6013      	str	r3, [r2, #0]
}
 8001a52:	bf00      	nop
 8001a54:	3714      	adds	r7, #20
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bc80      	pop	{r7}
 8001a5a:	4770      	bx	lr
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	20000014 	.word	0x20000014
 8001a64:	007a1200 	.word	0x007a1200
 8001a68:	003d0900 	.word	0x003d0900
 8001a6c:	20000018 	.word	0x20000018

08001a70 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8001a74:	f000 f802 	bl	8001a7c <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8001a78:	bf00      	nop
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001a82:	2300      	movs	r3, #0
 8001a84:	607b      	str	r3, [r7, #4]
 8001a86:	2300      	movs	r3, #0
 8001a88:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001a8a:	4a3a      	ldr	r2, [pc, #232]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001a8c:	4b39      	ldr	r3, [pc, #228]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a94:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001a96:	4b37      	ldr	r3, [pc, #220]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a9e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d103      	bne.n	8001ab4 <SetSysClockTo72+0x38>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001ab2:	d1f0      	bne.n	8001a96 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001ab4:	4b2f      	ldr	r3, [pc, #188]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d002      	beq.n	8001ac6 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	603b      	str	r3, [r7, #0]
 8001ac4:	e001      	b.n	8001aca <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d14b      	bne.n	8001b68 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8001ad0:	4a29      	ldr	r2, [pc, #164]	; (8001b78 <SetSysClockTo72+0xfc>)
 8001ad2:	4b29      	ldr	r3, [pc, #164]	; (8001b78 <SetSysClockTo72+0xfc>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f043 0310 	orr.w	r3, r3, #16
 8001ada:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8001adc:	4a26      	ldr	r2, [pc, #152]	; (8001b78 <SetSysClockTo72+0xfc>)
 8001ade:	4b26      	ldr	r3, [pc, #152]	; (8001b78 <SetSysClockTo72+0xfc>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f023 0303 	bic.w	r3, r3, #3
 8001ae6:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8001ae8:	4a23      	ldr	r2, [pc, #140]	; (8001b78 <SetSysClockTo72+0xfc>)
 8001aea:	4b23      	ldr	r3, [pc, #140]	; (8001b78 <SetSysClockTo72+0xfc>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f043 0302 	orr.w	r3, r3, #2
 8001af2:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001af4:	4a1f      	ldr	r2, [pc, #124]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001af6:	4b1f      	ldr	r3, [pc, #124]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001afc:	4a1d      	ldr	r2, [pc, #116]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001afe:	4b1d      	ldr	r3, [pc, #116]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001b04:	4a1b      	ldr	r2, [pc, #108]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001b06:	4b1b      	ldr	r3, [pc, #108]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b0e:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8001b10:	4a18      	ldr	r2, [pc, #96]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001b12:	4b18      	ldr	r3, [pc, #96]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001b1a:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8001b1c:	4a15      	ldr	r2, [pc, #84]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001b1e:	4b15      	ldr	r3, [pc, #84]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8001b26:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001b28:	4a12      	ldr	r2, [pc, #72]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001b2a:	4b12      	ldr	r3, [pc, #72]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b32:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001b34:	bf00      	nop
 8001b36:	4b0f      	ldr	r3, [pc, #60]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d0f9      	beq.n	8001b36 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001b42:	4a0c      	ldr	r2, [pc, #48]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001b44:	4b0b      	ldr	r3, [pc, #44]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f023 0303 	bic.w	r3, r3, #3
 8001b4c:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001b4e:	4a09      	ldr	r2, [pc, #36]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001b50:	4b08      	ldr	r3, [pc, #32]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f043 0302 	orr.w	r3, r3, #2
 8001b58:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8001b5a:	bf00      	nop
 8001b5c:	4b05      	ldr	r3, [pc, #20]	; (8001b74 <SetSysClockTo72+0xf8>)
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f003 030c 	and.w	r3, r3, #12
 8001b64:	2b08      	cmp	r3, #8
 8001b66:	d1f9      	bne.n	8001b5c <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8001b68:	bf00      	nop
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bc80      	pop	{r7}
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	40021000 	.word	0x40021000
 8001b78:	40022000 	.word	0x40022000

08001b7c <ringbuff_init>:
 * \param[in]       size: Size of `buffdata` in units of bytes
 *                  Maximum number of bytes buffer can hold is `size - 1`
 * \return          `1` on success, `0` otherwise
 */
uint8_t
BUF_PREF(buff_init)(BUF_PREF(buff_t)* buff, void* buffdata, size_t size) {
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	607a      	str	r2, [r7, #4]
    if (buff == NULL || buffdata == NULL || size == 0) {
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d005      	beq.n	8001b9a <ringbuff_init+0x1e>
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d002      	beq.n	8001b9a <ringbuff_init+0x1e>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d101      	bne.n	8001b9e <ringbuff_init+0x22>
        return 0;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	e00b      	b.n	8001bb6 <ringbuff_init+0x3a>
    }

    BUF_MEMSET(buff, 0x00, sizeof(*buff));
 8001b9e:	2210      	movs	r2, #16
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	68f8      	ldr	r0, [r7, #12]
 8001ba4:	f001 fd87 	bl	80036b6 <memset>

    buff->size = size;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	687a      	ldr	r2, [r7, #4]
 8001bac:	605a      	str	r2, [r3, #4]
    buff->buff = buffdata;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	68ba      	ldr	r2, [r7, #8]
 8001bb2:	601a      	str	r2, [r3, #0]

    return 1;
 8001bb4:	2301      	movs	r3, #1
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}

08001bbe <ringbuff_write>:
 * \return          Number of bytes written to buffer.
 *                  When returned value is less than `btw`, there was no enough memory available
 *                  to copy full data array
 */
size_t
BUF_PREF(buff_write)(BUF_PREF(buff_t)* buff, const void* data, size_t btw) {
 8001bbe:	b580      	push	{r7, lr}
 8001bc0:	b088      	sub	sp, #32
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	60f8      	str	r0, [r7, #12]
 8001bc6:	60b9      	str	r1, [r7, #8]
 8001bc8:	607a      	str	r2, [r7, #4]
    size_t tocopy, free;
    const uint8_t* d = data;
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff) || data == NULL || btw == 0) {
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d00d      	beq.n	8001bf0 <ringbuff_write+0x32>
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d009      	beq.n	8001bf0 <ringbuff_write+0x32>
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d005      	beq.n	8001bf0 <ringbuff_write+0x32>
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d002      	beq.n	8001bf0 <ringbuff_write+0x32>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d101      	bne.n	8001bf4 <ringbuff_write+0x36>
        return 0;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	e047      	b.n	8001c84 <ringbuff_write+0xc6>
    }

    /* Calculate maximum number of bytes available to write */
    free = BUF_PREF(buff_get_free)(buff);
 8001bf4:	68f8      	ldr	r0, [r7, #12]
 8001bf6:	f000 f8b0 	bl	8001d5a <ringbuff_get_free>
 8001bfa:	61b8      	str	r0, [r7, #24]
    btw = BUF_MIN(free, btw);
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	69bb      	ldr	r3, [r7, #24]
 8001c00:	4293      	cmp	r3, r2
 8001c02:	bf28      	it	cs
 8001c04:	4613      	movcs	r3, r2
 8001c06:	607b      	str	r3, [r7, #4]
    if (btw == 0) {
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d101      	bne.n	8001c12 <ringbuff_write+0x54>
        return 0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	e038      	b.n	8001c84 <ringbuff_write+0xc6>
    }

    /* Step 1: Write data to linear part of buffer */
    tocopy = BUF_MIN(buff->size - buff->w, btw);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	685a      	ldr	r2, [r3, #4]
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	1ad2      	subs	r2, r2, r3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	bf28      	it	cs
 8001c22:	4613      	movcs	r3, r2
 8001c24:	617b      	str	r3, [r7, #20]
    BUF_MEMCPY(&buff->buff[buff->w], d, tocopy);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	4413      	add	r3, r2
 8001c30:	697a      	ldr	r2, [r7, #20]
 8001c32:	69f9      	ldr	r1, [r7, #28]
 8001c34:	4618      	mov	r0, r3
 8001c36:	f001 fd33 	bl	80036a0 <memcpy>
    buff->w += tocopy;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	68da      	ldr	r2, [r3, #12]
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	441a      	add	r2, r3
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	60da      	str	r2, [r3, #12]
    btw -= tocopy;
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	607b      	str	r3, [r7, #4]

    /* Step 2: Write data to beginning of buffer (overflow part) */
    if (btw > 0) {
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d00b      	beq.n	8001c6c <ringbuff_write+0xae>
        BUF_MEMCPY(buff->buff, &d[tocopy], btw);
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	6818      	ldr	r0, [r3, #0]
 8001c58:	69fa      	ldr	r2, [r7, #28]
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	4619      	mov	r1, r3
 8001c62:	f001 fd1d 	bl	80036a0 <memcpy>
        buff->w = btw;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	687a      	ldr	r2, [r7, #4]
 8001c6a:	60da      	str	r2, [r3, #12]
    }

    if (buff->w >= buff->size) {
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	68da      	ldr	r2, [r3, #12]
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d302      	bcc.n	8001c7e <ringbuff_write+0xc0>
        buff->w = 0;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	60da      	str	r2, [r3, #12]
    }
    return tocopy + btw;
 8001c7e:	697a      	ldr	r2, [r7, #20]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4413      	add	r3, r2
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3720      	adds	r7, #32
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}

08001c8c <ringbuff_read>:
 * \param[out]      data: Pointer to output memory to copy buffer data to
 * \param[in]       btr: Number of bytes to read
 * \return          Number of bytes read and copied to data array
 */
size_t
BUF_PREF(buff_read)(BUF_PREF(buff_t)* buff, void* data, size_t btr) {
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b088      	sub	sp, #32
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
    size_t tocopy, full;
    uint8_t *d = data;
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff) || data == NULL || btr == 0) {
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d00d      	beq.n	8001cbe <ringbuff_read+0x32>
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d009      	beq.n	8001cbe <ringbuff_read+0x32>
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d005      	beq.n	8001cbe <ringbuff_read+0x32>
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d002      	beq.n	8001cbe <ringbuff_read+0x32>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d101      	bne.n	8001cc2 <ringbuff_read+0x36>
        return 0;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	e047      	b.n	8001d52 <ringbuff_read+0xc6>
    }

    /* Calculate maximum number of bytes available to read */
    full = BUF_PREF(buff_get_full)(buff);
 8001cc2:	68f8      	ldr	r0, [r7, #12]
 8001cc4:	f000 f87f 	bl	8001dc6 <ringbuff_get_full>
 8001cc8:	61b8      	str	r0, [r7, #24]
    btr = BUF_MIN(full, btr);
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	69bb      	ldr	r3, [r7, #24]
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	bf28      	it	cs
 8001cd2:	4613      	movcs	r3, r2
 8001cd4:	607b      	str	r3, [r7, #4]
    if (btr == 0) {
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d101      	bne.n	8001ce0 <ringbuff_read+0x54>
        return 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	e038      	b.n	8001d52 <ringbuff_read+0xc6>
    }

    /* Step 1: Read data from linear part of buffer */
    tocopy = BUF_MIN(buff->size - buff->r, btr);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	685a      	ldr	r2, [r3, #4]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	1ad2      	subs	r2, r2, r3
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4293      	cmp	r3, r2
 8001cee:	bf28      	it	cs
 8001cf0:	4613      	movcs	r3, r2
 8001cf2:	617b      	str	r3, [r7, #20]
    BUF_MEMCPY(d, &buff->buff[buff->r], tocopy);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	697a      	ldr	r2, [r7, #20]
 8001d00:	4619      	mov	r1, r3
 8001d02:	69f8      	ldr	r0, [r7, #28]
 8001d04:	f001 fccc 	bl	80036a0 <memcpy>
    buff->r += tocopy;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	689a      	ldr	r2, [r3, #8]
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	441a      	add	r2, r3
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	609a      	str	r2, [r3, #8]
    btr -= tocopy;
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	607b      	str	r3, [r7, #4]

    /* Step 2: Read data from beginning of buffer (overflow part) */
    if (btr > 0) {
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d00b      	beq.n	8001d3a <ringbuff_read+0xae>
        BUF_MEMCPY(&d[tocopy], buff->buff, btr);
 8001d22:	69fa      	ldr	r2, [r7, #28]
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	18d0      	adds	r0, r2, r3
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	687a      	ldr	r2, [r7, #4]
 8001d2e:	4619      	mov	r1, r3
 8001d30:	f001 fcb6 	bl	80036a0 <memcpy>
        buff->r = btr;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	687a      	ldr	r2, [r7, #4]
 8001d38:	609a      	str	r2, [r3, #8]
    }

    /* Step 3: Check end of buffer */
    if (buff->r >= buff->size) {
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	689a      	ldr	r2, [r3, #8]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d302      	bcc.n	8001d4c <ringbuff_read+0xc0>
        buff->r = 0;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	609a      	str	r2, [r3, #8]
    }
    return tocopy + btr;
 8001d4c:	697a      	ldr	r2, [r7, #20]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4413      	add	r3, r2
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3720      	adds	r7, #32
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <ringbuff_get_free>:
 * \brief           Get available size in buffer for write operation
 * \param[in]       buff: Buffer handle
 * \return          Number of free bytes in memory
 */
size_t
BUF_PREF(buff_get_free)(BUF_PREF(buff_t)* buff) {
 8001d5a:	b480      	push	{r7}
 8001d5c:	b087      	sub	sp, #28
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
    size_t size, w, r;

    if (!BUF_IS_VALID(buff)) {
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d007      	beq.n	8001d78 <ringbuff_get_free+0x1e>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d003      	beq.n	8001d78 <ringbuff_get_free+0x1e>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d101      	bne.n	8001d7c <ringbuff_get_free+0x22>
        return 0;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	e01f      	b.n	8001dbc <ringbuff_get_free+0x62>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	613b      	str	r3, [r7, #16]
    r = buff->r;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	60fb      	str	r3, [r7, #12]
    if (w == r) {
 8001d88:	693a      	ldr	r2, [r7, #16]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d103      	bne.n	8001d98 <ringbuff_get_free+0x3e>
        size = buff->size;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	617b      	str	r3, [r7, #20]
 8001d96:	e00f      	b.n	8001db8 <ringbuff_get_free+0x5e>
    } else if (r > w) {
 8001d98:	68fa      	ldr	r2, [r7, #12]
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d904      	bls.n	8001daa <ringbuff_get_free+0x50>
        size = r - w;
 8001da0:	68fa      	ldr	r2, [r7, #12]
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	617b      	str	r3, [r7, #20]
 8001da8:	e006      	b.n	8001db8 <ringbuff_get_free+0x5e>
    } else {
        size = buff->size - (w - r);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	685a      	ldr	r2, [r3, #4]
 8001dae:	68f9      	ldr	r1, [r7, #12]
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	1acb      	subs	r3, r1, r3
 8001db4:	4413      	add	r3, r2
 8001db6:	617b      	str	r3, [r7, #20]
    }

    /* Buffer free size is always 1 less than actual size */
    return size - 1;
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	3b01      	subs	r3, #1
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	371c      	adds	r7, #28
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bc80      	pop	{r7}
 8001dc4:	4770      	bx	lr

08001dc6 <ringbuff_get_full>:
 * \brief           Get number of bytes currently available in buffer
 * \param[in]       buff: Buffer handle
 * \return          Number of bytes ready to be read
 */
size_t
BUF_PREF(buff_get_full)(BUF_PREF(buff_t)* buff) {
 8001dc6:	b480      	push	{r7}
 8001dc8:	b087      	sub	sp, #28
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
    size_t w, r, size;

    if (!BUF_IS_VALID(buff)) {
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d007      	beq.n	8001de4 <ringbuff_get_full+0x1e>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d003      	beq.n	8001de4 <ringbuff_get_full+0x1e>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d101      	bne.n	8001de8 <ringbuff_get_full+0x22>
        return 0;
 8001de4:	2300      	movs	r3, #0
 8001de6:	e01d      	b.n	8001e24 <ringbuff_get_full+0x5e>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	613b      	str	r3, [r7, #16]
    r = buff->r;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	60fb      	str	r3, [r7, #12]
    if (w == r) {
 8001df4:	693a      	ldr	r2, [r7, #16]
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d102      	bne.n	8001e02 <ringbuff_get_full+0x3c>
        size = 0;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]
 8001e00:	e00f      	b.n	8001e22 <ringbuff_get_full+0x5c>
    } else if (w > r) {
 8001e02:	693a      	ldr	r2, [r7, #16]
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	429a      	cmp	r2, r3
 8001e08:	d904      	bls.n	8001e14 <ringbuff_get_full+0x4e>
        size = w - r;
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	1ad3      	subs	r3, r2, r3
 8001e10:	617b      	str	r3, [r7, #20]
 8001e12:	e006      	b.n	8001e22 <ringbuff_get_full+0x5c>
    } else {
        size = buff->size - (r - w);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685a      	ldr	r2, [r3, #4]
 8001e18:	6939      	ldr	r1, [r7, #16]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	1acb      	subs	r3, r1, r3
 8001e1e:	4413      	add	r3, r2
 8001e20:	617b      	str	r3, [r7, #20]
    }
    return size;
 8001e22:	697b      	ldr	r3, [r7, #20]
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	371c      	adds	r7, #28
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bc80      	pop	{r7}
 8001e2c:	4770      	bx	lr
	...

08001e30 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	4603      	mov	r3, r0
 8001e38:	6039      	str	r1, [r7, #0]
 8001e3a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001e3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	da0b      	bge.n	8001e5c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001e44:	490d      	ldr	r1, [pc, #52]	; (8001e7c <NVIC_SetPriority+0x4c>)
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	f003 030f 	and.w	r3, r3, #15
 8001e4c:	3b04      	subs	r3, #4
 8001e4e:	683a      	ldr	r2, [r7, #0]
 8001e50:	b2d2      	uxtb	r2, r2
 8001e52:	0112      	lsls	r2, r2, #4
 8001e54:	b2d2      	uxtb	r2, r2
 8001e56:	440b      	add	r3, r1
 8001e58:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8001e5a:	e009      	b.n	8001e70 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001e5c:	4908      	ldr	r1, [pc, #32]	; (8001e80 <NVIC_SetPriority+0x50>)
 8001e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e62:	683a      	ldr	r2, [r7, #0]
 8001e64:	b2d2      	uxtb	r2, r2
 8001e66:	0112      	lsls	r2, r2, #4
 8001e68:	b2d2      	uxtb	r2, r2
 8001e6a:	440b      	add	r3, r1
 8001e6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001e70:	bf00      	nop
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc80      	pop	{r7}
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	e000ed00 	.word	0xe000ed00
 8001e80:	e000e100 	.word	0xe000e100

08001e84 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e92:	d301      	bcc.n	8001e98 <SysTick_Config+0x14>
 8001e94:	2301      	movs	r3, #1
 8001e96:	e011      	b.n	8001ebc <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8001e98:	4a0a      	ldr	r2, [pc, #40]	; (8001ec4 <SysTick_Config+0x40>)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001ea0:	3b01      	subs	r3, #1
 8001ea2:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8001ea4:	210f      	movs	r1, #15
 8001ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8001eaa:	f7ff ffc1 	bl	8001e30 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001eae:	4b05      	ldr	r3, [pc, #20]	; (8001ec4 <SysTick_Config+0x40>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eb4:	4b03      	ldr	r3, [pc, #12]	; (8001ec4 <SysTick_Config+0x40>)
 8001eb6:	2207      	movs	r2, #7
 8001eb8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8001eba:	2300      	movs	r3, #0
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3708      	adds	r7, #8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	e000e010 	.word	0xe000e010

08001ec8 <get_tick_ms>:
static uint32_t tick_ms = 0;

/*
    IT WILL NUMBER OF S 
*/
uint32_t get_tick_ms(void) {
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
    return tick_ms;
 8001ecc:	4b02      	ldr	r3, [pc, #8]	; (8001ed8 <get_tick_ms+0x10>)
 8001ece:	681b      	ldr	r3, [r3, #0]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr
 8001ed8:	200006b4 	.word	0x200006b4

08001edc <tick_ms_increment>:

void tick_ms_increment(void) {
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
    tick_ms++;
 8001ee0:	4b04      	ldr	r3, [pc, #16]	; (8001ef4 <tick_ms_increment+0x18>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	4a03      	ldr	r2, [pc, #12]	; (8001ef4 <tick_ms_increment+0x18>)
 8001ee8:	6013      	str	r3, [r2, #0]
}
 8001eea:	bf00      	nop
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bc80      	pop	{r7}
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	200006b4 	.word	0x200006b4

08001ef8 <delay_ms>:

void delay_ms(uint32_t ms) {
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
    uint32_t start_time = get_tick_ms();
 8001f00:	f7ff ffe2 	bl	8001ec8 <get_tick_ms>
 8001f04:	60f8      	str	r0, [r7, #12]
    while((get_tick_ms() - start_time) < ms) {}
 8001f06:	bf00      	nop
 8001f08:	f7ff ffde 	bl	8001ec8 <get_tick_ms>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	1ad2      	subs	r2, r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d3f7      	bcc.n	8001f08 <delay_ms+0x10>
}
 8001f18:	bf00      	nop
 8001f1a:	3710      	adds	r7, #16
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}

08001f20 <rcc_config>:

/*
    RCC CONFIG 
*/
void rcc_config(void){
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
    
    RCC_HSEConfig(RCC_HSE_ON);
 8001f26:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001f2a:	f7ff f84b 	bl	8000fc4 <RCC_HSEConfig>
    
    ErrorStatus HSEStatus = RCC_WaitForHSEStartUp();
 8001f2e:	f7ff f877 	bl	8001020 <RCC_WaitForHSEStartUp>
 8001f32:	4603      	mov	r3, r0
 8001f34:	71fb      	strb	r3, [r7, #7]
    
    if(HSEStatus == SUCCESS) {
 8001f36:	79fb      	ldrb	r3, [r7, #7]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d128      	bne.n	8001f8e <rcc_config+0x6e>
        
        FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);  
 8001f3c:	2010      	movs	r0, #16
 8001f3e:	f7fe ff5f 	bl	8000e00 <FLASH_PrefetchBufferCmd>
        FLASH_SetLatency(FLASH_Latency_2); 
 8001f42:	2002      	movs	r0, #2
 8001f44:	f7fe ff40 	bl	8000dc8 <FLASH_SetLatency>
        RCC_HCLKConfig(RCC_SYSCLK_Div1);
 8001f48:	2000      	movs	r0, #0
 8001f4a:	f7ff f8e9 	bl	8001120 <RCC_HCLKConfig>
        RCC_PCLK2Config(RCC_HCLK_Div1);
 8001f4e:	2000      	movs	r0, #0
 8001f50:	f7ff f91e 	bl	8001190 <RCC_PCLK2Config>
        RCC_PCLK1Config(RCC_HCLK_Div2);
 8001f54:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001f58:	f7ff f8fe 	bl	8001158 <RCC_PCLK1Config>
        RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8001f5c:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8001f60:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001f64:	f7ff f884 	bl	8001070 <RCC_PLLConfig>
        RCC_PLLCmd(ENABLE);
 8001f68:	2001      	movs	r0, #1
 8001f6a:	f7ff f89f 	bl	80010ac <RCC_PLLCmd>
        
        while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET) {}
 8001f6e:	bf00      	nop
 8001f70:	2039      	movs	r0, #57	; 0x39
 8001f72:	f7ff fa15 	bl	80013a0 <RCC_GetFlagStatus>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d0f9      	beq.n	8001f70 <rcc_config+0x50>
        RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8001f7c:	2002      	movs	r0, #2
 8001f7e:	f7ff f8a5 	bl	80010cc <RCC_SYSCLKConfig>
        
        while(RCC_GetSYSCLKSource() != 0x08) {}
 8001f82:	bf00      	nop
 8001f84:	f7ff f8be 	bl	8001104 <RCC_GetSYSCLKSource>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b08      	cmp	r3, #8
 8001f8c:	d1fa      	bne.n	8001f84 <rcc_config+0x64>
        
    }
    
    SystemCoreClockUpdate();
 8001f8e:	f7ff fd03 	bl	8001998 <SystemCoreClockUpdate>
}
 8001f92:	bf00      	nop
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
	...

08001f9c <systick_config>:

/*
    SYSTICK_CONFIG
*/

void systick_config(void){
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
    
    SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK);
 8001fa0:	2004      	movs	r0, #4
 8001fa2:	f7fe fef5 	bl	8000d90 <SysTick_CLKSourceConfig>
    
    if(SysTick_Config(SystemCoreClock / 1000) != 0) {
 8001fa6:	4b0a      	ldr	r3, [pc, #40]	; (8001fd0 <systick_config+0x34>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a0a      	ldr	r2, [pc, #40]	; (8001fd4 <systick_config+0x38>)
 8001fac:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb0:	099b      	lsrs	r3, r3, #6
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff ff66 	bl	8001e84 <SysTick_Config>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d000      	beq.n	8001fc0 <systick_config+0x24>
        
        while(1) {
 8001fbe:	e7fe      	b.n	8001fbe <systick_config+0x22>
            
        }
    }
    
    NVIC_SetPriority(SysTick_IRQn, (1 << __NVIC_PRIO_BITS) - 1);
 8001fc0:	210f      	movs	r1, #15
 8001fc2:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc6:	f7ff ff33 	bl	8001e30 <NVIC_SetPriority>
}
 8001fca:	bf00      	nop
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	20000014 	.word	0x20000014
 8001fd4:	10624dd3 	.word	0x10624dd3

08001fd8 <gsm_gpio_init>:

/*
    INIT GSM_GPIO
*/

void gsm_gpio_init(void){
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
    // POWER
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8001fde:	2101      	movs	r1, #1
 8001fe0:	2008      	movs	r0, #8
 8001fe2:	f7ff f9a1 	bl	8001328 <RCC_APB2PeriphClockCmd>
    GPIO_InitTypeDef gsm_power;

    gsm_power.GPIO_Pin = GSM_PWKEY_Pin;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	80bb      	strh	r3, [r7, #4]
    gsm_power.GPIO_Speed = GPIO_Speed_50MHz;
 8001fea:	2303      	movs	r3, #3
 8001fec:	71bb      	strb	r3, [r7, #6]
    gsm_power.GPIO_Mode = GPIO_Mode_Out_PP;
 8001fee:	2310      	movs	r3, #16
 8001ff0:	71fb      	strb	r3, [r7, #7]
    GPIO_Init(GSM_PWKEY_GPIO, &gsm_power);
 8001ff2:	1d3b      	adds	r3, r7, #4
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	4805      	ldr	r0, [pc, #20]	; (800200c <gsm_gpio_init+0x34>)
 8001ff8:	f7fe ff1a 	bl	8000e30 <GPIO_Init>

    GSM_PWKEY_HIGH();
 8001ffc:	2101      	movs	r1, #1
 8001ffe:	4803      	ldr	r0, [pc, #12]	; (800200c <gsm_gpio_init+0x34>)
 8002000:	f7fe ffd2 	bl	8000fa8 <GPIO_ResetBits>

    //STATUS

}
 8002004:	bf00      	nop
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40010c00 	.word	0x40010c00

08002010 <NVIC_EnableIRQ>:
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	4603      	mov	r3, r0
 8002018:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 800201a:	4908      	ldr	r1, [pc, #32]	; (800203c <NVIC_EnableIRQ+0x2c>)
 800201c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002020:	095b      	lsrs	r3, r3, #5
 8002022:	79fa      	ldrb	r2, [r7, #7]
 8002024:	f002 021f 	and.w	r2, r2, #31
 8002028:	2001      	movs	r0, #1
 800202a:	fa00 f202 	lsl.w	r2, r0, r2
 800202e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002032:	bf00      	nop
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	bc80      	pop	{r7}
 800203a:	4770      	bx	lr
 800203c:	e000e100 	.word	0xe000e100

08002040 <NVIC_SetPriority>:
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	4603      	mov	r3, r0
 8002048:	6039      	str	r1, [r7, #0]
 800204a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 800204c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002050:	2b00      	cmp	r3, #0
 8002052:	da0b      	bge.n	800206c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002054:	490d      	ldr	r1, [pc, #52]	; (800208c <NVIC_SetPriority+0x4c>)
 8002056:	79fb      	ldrb	r3, [r7, #7]
 8002058:	f003 030f 	and.w	r3, r3, #15
 800205c:	3b04      	subs	r3, #4
 800205e:	683a      	ldr	r2, [r7, #0]
 8002060:	b2d2      	uxtb	r2, r2
 8002062:	0112      	lsls	r2, r2, #4
 8002064:	b2d2      	uxtb	r2, r2
 8002066:	440b      	add	r3, r1
 8002068:	761a      	strb	r2, [r3, #24]
}
 800206a:	e009      	b.n	8002080 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800206c:	4908      	ldr	r1, [pc, #32]	; (8002090 <NVIC_SetPriority+0x50>)
 800206e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002072:	683a      	ldr	r2, [r7, #0]
 8002074:	b2d2      	uxtb	r2, r2
 8002076:	0112      	lsls	r2, r2, #4
 8002078:	b2d2      	uxtb	r2, r2
 800207a:	440b      	add	r3, r1
 800207c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002080:	bf00      	nop
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	bc80      	pop	{r7}
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	e000ed00 	.word	0xe000ed00
 8002090:	e000e100 	.word	0xe000e100

08002094 <uart_init>:

#define UART_SIM_BUFFER_SIZE 256
static uint8_t uart_sim_buffer_data[UART_SIM_BUFFER_SIZE];
static ringbuff_t uart_sim_rx_buff;

void uart_init (void){
 8002094:	b580      	push	{r7, lr}
 8002096:	b08a      	sub	sp, #40	; 0x28
 8002098:	af00      	add	r7, sp, #0

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 800209a:	2101      	movs	r1, #1
 800209c:	2004      	movs	r0, #4
 800209e:	f7ff f943 	bl	8001328 <RCC_APB2PeriphClockCmd>
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 80020a2:	2101      	movs	r1, #1
 80020a4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80020a8:	f7ff f93e 	bl	8001328 <RCC_APB2PeriphClockCmd>
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2,ENABLE);
 80020ac:	2101      	movs	r1, #1
 80020ae:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80020b2:	f7ff f957 	bl	8001364 <RCC_APB1PeriphClockCmd>
    GPIO_InitTypeDef gpio_debug_config;
    
    gpio_debug_config.GPIO_Pin = DEBUG_TX;
 80020b6:	2304      	movs	r3, #4
 80020b8:	84bb      	strh	r3, [r7, #36]	; 0x24
    gpio_debug_config.GPIO_Speed = GPIO_Speed_50MHz;
 80020ba:	2303      	movs	r3, #3
 80020bc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    gpio_debug_config.GPIO_Mode = GPIO_Mode_AF_PP;
 80020c0:	2318      	movs	r3, #24
 80020c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_Init(DEBUG, &gpio_debug_config);
 80020c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020ca:	4619      	mov	r1, r3
 80020cc:	483f      	ldr	r0, [pc, #252]	; (80021cc <uart_init+0x138>)
 80020ce:	f7fe feaf 	bl	8000e30 <GPIO_Init>

    gpio_debug_config.GPIO_Pin =DEBUG_RX;
 80020d2:	2308      	movs	r3, #8
 80020d4:	84bb      	strh	r3, [r7, #36]	; 0x24
    gpio_debug_config.GPIO_Mode= GPIO_Mode_IN_FLOATING;
 80020d6:	2304      	movs	r3, #4
 80020d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_Init(DEBUG, &gpio_debug_config);
 80020dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020e0:	4619      	mov	r1, r3
 80020e2:	483a      	ldr	r0, [pc, #232]	; (80021cc <uart_init+0x138>)
 80020e4:	f7fe fea4 	bl	8000e30 <GPIO_Init>


    gpio_debug_config.GPIO_Pin = SIM_TX;
 80020e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020ec:	84bb      	strh	r3, [r7, #36]	; 0x24
    gpio_debug_config.GPIO_Speed = GPIO_Speed_50MHz;
 80020ee:	2303      	movs	r3, #3
 80020f0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    gpio_debug_config.GPIO_Mode = GPIO_Mode_AF_PP;
 80020f4:	2318      	movs	r3, #24
 80020f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_Init(SIM, &gpio_debug_config);
 80020fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020fe:	4619      	mov	r1, r3
 8002100:	4832      	ldr	r0, [pc, #200]	; (80021cc <uart_init+0x138>)
 8002102:	f7fe fe95 	bl	8000e30 <GPIO_Init>

    gpio_debug_config.GPIO_Pin =SIM_RX;
 8002106:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800210a:	84bb      	strh	r3, [r7, #36]	; 0x24
    gpio_debug_config.GPIO_Mode= GPIO_Mode_IN_FLOATING;
 800210c:	2304      	movs	r3, #4
 800210e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    GPIO_Init(SIM, &gpio_debug_config);
 8002112:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002116:	4619      	mov	r1, r3
 8002118:	482c      	ldr	r0, [pc, #176]	; (80021cc <uart_init+0x138>)
 800211a:	f7fe fe89 	bl	8000e30 <GPIO_Init>

    ringbuff_init(&uart_debug_rx_buff, uart_debug_buffer_data, UART_DEBUG_BUFFER_SIZE);
 800211e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002122:	492b      	ldr	r1, [pc, #172]	; (80021d0 <uart_init+0x13c>)
 8002124:	482b      	ldr	r0, [pc, #172]	; (80021d4 <uart_init+0x140>)
 8002126:	f7ff fd29 	bl	8001b7c <ringbuff_init>
    

    ringbuff_init(&uart_sim_rx_buff, uart_sim_buffer_data, UART_SIM_BUFFER_SIZE);
 800212a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800212e:	492a      	ldr	r1, [pc, #168]	; (80021d8 <uart_init+0x144>)
 8002130:	482a      	ldr	r0, [pc, #168]	; (80021dc <uart_init+0x148>)
 8002132:	f7ff fd23 	bl	8001b7c <ringbuff_init>

  
    USART_InitTypeDef uart_debug_config;
    uart_debug_config.USART_BaudRate = 115200;
 8002136:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800213a:	617b      	str	r3, [r7, #20]
    uart_debug_config.USART_Parity = USART_Parity_No;
 800213c:	2300      	movs	r3, #0
 800213e:	83bb      	strh	r3, [r7, #28]
    uart_debug_config.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002140:	230c      	movs	r3, #12
 8002142:	83fb      	strh	r3, [r7, #30]
    uart_debug_config.USART_StopBits = USART_StopBits_1;
 8002144:	2300      	movs	r3, #0
 8002146:	837b      	strh	r3, [r7, #26]
    uart_debug_config.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8002148:	2300      	movs	r3, #0
 800214a:	843b      	strh	r3, [r7, #32]
    uart_debug_config.USART_WordLength = USART_WordLength_8b;
 800214c:	2300      	movs	r3, #0
 800214e:	833b      	strh	r3, [r7, #24]
    USART_Init(DEBUG_UART, &uart_debug_config);
 8002150:	f107 0314 	add.w	r3, r7, #20
 8002154:	4619      	mov	r1, r3
 8002156:	4822      	ldr	r0, [pc, #136]	; (80021e0 <uart_init+0x14c>)
 8002158:	f7ff f95c 	bl	8001414 <USART_Init>
    

    USART_ITConfig(DEBUG_UART, USART_IT_RXNE, ENABLE);
 800215c:	2201      	movs	r2, #1
 800215e:	f240 5125 	movw	r1, #1317	; 0x525
 8002162:	481f      	ldr	r0, [pc, #124]	; (80021e0 <uart_init+0x14c>)
 8002164:	f7ff fa2f 	bl	80015c6 <USART_ITConfig>
    NVIC_SetPriority(USART2_IRQn, 1);  
 8002168:	2101      	movs	r1, #1
 800216a:	2026      	movs	r0, #38	; 0x26
 800216c:	f7ff ff68 	bl	8002040 <NVIC_SetPriority>
    NVIC_EnableIRQ(USART2_IRQn);
 8002170:	2026      	movs	r0, #38	; 0x26
 8002172:	f7ff ff4d 	bl	8002010 <NVIC_EnableIRQ>
    
    USART_Cmd(DEBUG_UART, ENABLE);
 8002176:	2101      	movs	r1, #1
 8002178:	4819      	ldr	r0, [pc, #100]	; (80021e0 <uart_init+0x14c>)
 800217a:	f7ff fa05 	bl	8001588 <USART_Cmd>

   
    USART_InitTypeDef uart_sim_config;
    uart_sim_config.USART_BaudRate = 115200;
 800217e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002182:	607b      	str	r3, [r7, #4]
    uart_sim_config.USART_Parity = USART_Parity_No;
 8002184:	2300      	movs	r3, #0
 8002186:	81bb      	strh	r3, [r7, #12]
    uart_sim_config.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002188:	230c      	movs	r3, #12
 800218a:	81fb      	strh	r3, [r7, #14]
    uart_sim_config.USART_StopBits = USART_StopBits_1;
 800218c:	2300      	movs	r3, #0
 800218e:	817b      	strh	r3, [r7, #10]
    uart_sim_config.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8002190:	2300      	movs	r3, #0
 8002192:	823b      	strh	r3, [r7, #16]
    uart_sim_config.USART_WordLength = USART_WordLength_8b;
 8002194:	2300      	movs	r3, #0
 8002196:	813b      	strh	r3, [r7, #8]
    USART_Init(SIM_UART, &uart_sim_config);
 8002198:	1d3b      	adds	r3, r7, #4
 800219a:	4619      	mov	r1, r3
 800219c:	4811      	ldr	r0, [pc, #68]	; (80021e4 <uart_init+0x150>)
 800219e:	f7ff f939 	bl	8001414 <USART_Init>
    
  
    USART_ITConfig(SIM_UART, USART_IT_RXNE, ENABLE);
 80021a2:	2201      	movs	r2, #1
 80021a4:	f240 5125 	movw	r1, #1317	; 0x525
 80021a8:	480e      	ldr	r0, [pc, #56]	; (80021e4 <uart_init+0x150>)
 80021aa:	f7ff fa0c 	bl	80015c6 <USART_ITConfig>
    NVIC_SetPriority(USART1_IRQn, 2);  
 80021ae:	2102      	movs	r1, #2
 80021b0:	2025      	movs	r0, #37	; 0x25
 80021b2:	f7ff ff45 	bl	8002040 <NVIC_SetPriority>
    NVIC_EnableIRQ(USART1_IRQn);
 80021b6:	2025      	movs	r0, #37	; 0x25
 80021b8:	f7ff ff2a 	bl	8002010 <NVIC_EnableIRQ>
    
    USART_Cmd(SIM_UART, ENABLE);
 80021bc:	2101      	movs	r1, #1
 80021be:	4809      	ldr	r0, [pc, #36]	; (80021e4 <uart_init+0x150>)
 80021c0:	f7ff f9e2 	bl	8001588 <USART_Cmd>
}
 80021c4:	bf00      	nop
 80021c6:	3728      	adds	r7, #40	; 0x28
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	40010800 	.word	0x40010800
 80021d0:	200006b8 	.word	0x200006b8
 80021d4:	200007b8 	.word	0x200007b8
 80021d8:	200007c8 	.word	0x200007c8
 80021dc:	200008c8 	.word	0x200008c8
 80021e0:	40004400 	.word	0x40004400
 80021e4:	40013800 	.word	0x40013800

080021e8 <uart_debug_rx_handler>:


void uart_debug_rx_handler(uint8_t data) {
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	4603      	mov	r3, r0
 80021f0:	71fb      	strb	r3, [r7, #7]
   
    ringbuff_write(&uart_debug_rx_buff, &data, 1);
 80021f2:	1dfb      	adds	r3, r7, #7
 80021f4:	2201      	movs	r2, #1
 80021f6:	4619      	mov	r1, r3
 80021f8:	4803      	ldr	r0, [pc, #12]	; (8002208 <uart_debug_rx_handler+0x20>)
 80021fa:	f7ff fce0 	bl	8001bbe <ringbuff_write>
}
 80021fe:	bf00      	nop
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	200007b8 	.word	0x200007b8

0800220c <uart_sim_rx_handler>:


void uart_sim_rx_handler(uint8_t data) {
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	71fb      	strb	r3, [r7, #7]
   
    ringbuff_write(&uart_sim_rx_buff, &data, 1);
 8002216:	1dfb      	adds	r3, r7, #7
 8002218:	2201      	movs	r2, #1
 800221a:	4619      	mov	r1, r3
 800221c:	4803      	ldr	r0, [pc, #12]	; (800222c <uart_sim_rx_handler+0x20>)
 800221e:	f7ff fcce 	bl	8001bbe <ringbuff_write>
}
 8002222:	bf00      	nop
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	200008c8 	.word	0x200008c8

08002230 <uart_sim_read>:
uint16_t uart_debug_read(uint8_t *data, uint16_t len) {
    return (uint16_t)ringbuff_read(&uart_debug_rx_buff, data, len);
}


uint16_t uart_sim_read(uint8_t *data, uint16_t len) {
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	460b      	mov	r3, r1
 800223a:	807b      	strh	r3, [r7, #2]
    return (uint16_t)ringbuff_read(&uart_sim_rx_buff, data, len);
 800223c:	887b      	ldrh	r3, [r7, #2]
 800223e:	461a      	mov	r2, r3
 8002240:	6879      	ldr	r1, [r7, #4]
 8002242:	4804      	ldr	r0, [pc, #16]	; (8002254 <uart_sim_read+0x24>)
 8002244:	f7ff fd22 	bl	8001c8c <ringbuff_read>
 8002248:	4603      	mov	r3, r0
 800224a:	b29b      	uxth	r3, r3
}
 800224c:	4618      	mov	r0, r3
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	200008c8 	.word	0x200008c8

08002258 <uart_send_byte>:
uint16_t uart_sim_available(void) {
    return (uint16_t)ringbuff_get_full(&uart_sim_rx_buff);
}


void uart_send_byte(char data) {
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	71fb      	strb	r3, [r7, #7]
    while(USART_GetFlagStatus(DEBUG_UART, USART_FLAG_TXE) == RESET);
 8002262:	bf00      	nop
 8002264:	2180      	movs	r1, #128	; 0x80
 8002266:	4808      	ldr	r0, [pc, #32]	; (8002288 <uart_send_byte+0x30>)
 8002268:	f7ff fa14 	bl	8001694 <USART_GetFlagStatus>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d0f8      	beq.n	8002264 <uart_send_byte+0xc>
    USART_SendData(DEBUG_UART, (uint16_t)data);
 8002272:	79fb      	ldrb	r3, [r7, #7]
 8002274:	b29b      	uxth	r3, r3
 8002276:	4619      	mov	r1, r3
 8002278:	4803      	ldr	r0, [pc, #12]	; (8002288 <uart_send_byte+0x30>)
 800227a:	f7ff f9eb 	bl	8001654 <USART_SendData>
}
 800227e:	bf00      	nop
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	40004400 	.word	0x40004400

0800228c <uart_sim_send_byte>:
        uart_send_byte(data[i]);
    }
}


void uart_sim_send_byte(uint8_t data) {
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	4603      	mov	r3, r0
 8002294:	71fb      	strb	r3, [r7, #7]
    while(USART_GetFlagStatus(SIM_UART, USART_FLAG_TXE) == RESET);
 8002296:	bf00      	nop
 8002298:	2180      	movs	r1, #128	; 0x80
 800229a:	4808      	ldr	r0, [pc, #32]	; (80022bc <uart_sim_send_byte+0x30>)
 800229c:	f7ff f9fa 	bl	8001694 <USART_GetFlagStatus>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d0f8      	beq.n	8002298 <uart_sim_send_byte+0xc>
    USART_SendData(SIM_UART, (uint16_t)data);
 80022a6:	79fb      	ldrb	r3, [r7, #7]
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	4619      	mov	r1, r3
 80022ac:	4803      	ldr	r0, [pc, #12]	; (80022bc <uart_sim_send_byte+0x30>)
 80022ae:	f7ff f9d1 	bl	8001654 <USART_SendData>
}
 80022b2:	bf00      	nop
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	40013800 	.word	0x40013800

080022c0 <uart_sim_send_string>:

void uart_sim_send_string(char *data, uint16_t length) {
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	460b      	mov	r3, r1
 80022ca:	807b      	strh	r3, [r7, #2]
    uint16_t i;
    for(i = 0; i < length; i++) {
 80022cc:	2300      	movs	r3, #0
 80022ce:	81fb      	strh	r3, [r7, #14]
 80022d0:	e009      	b.n	80022e6 <uart_sim_send_string+0x26>
        uart_sim_send_byte(data[i]);
 80022d2:	89fb      	ldrh	r3, [r7, #14]
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	4413      	add	r3, r2
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	4618      	mov	r0, r3
 80022dc:	f7ff ffd6 	bl	800228c <uart_sim_send_byte>
    for(i = 0; i < length; i++) {
 80022e0:	89fb      	ldrh	r3, [r7, #14]
 80022e2:	3301      	adds	r3, #1
 80022e4:	81fb      	strh	r3, [r7, #14]
 80022e6:	89fa      	ldrh	r2, [r7, #14]
 80022e8:	887b      	ldrh	r3, [r7, #2]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d3f1      	bcc.n	80022d2 <uart_sim_send_string+0x12>
    }
 80022ee:	bf00      	nop
 80022f0:	3710      	adds	r7, #16
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
	...

080022f8 <gsm_hardware_init>:
static gsm_urc_queue_t gsm_urc_queue;

static char gsm_urc_line_buffer[GSM_URC_LINE_MAX_LEN];
static uint16_t gsm_urc_line_index = 0;

void gsm_hardware_init(void) {
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
    memset(&gsm_urc_queue, 0, sizeof(gsm_urc_queue_t));
 80022fc:	f240 5203 	movw	r2, #1283	; 0x503
 8002300:	2100      	movs	r1, #0
 8002302:	4804      	ldr	r0, [pc, #16]	; (8002314 <gsm_hardware_init+0x1c>)
 8002304:	f001 f9d7 	bl	80036b6 <memset>
    gsm_urc_line_index = 0;
 8002308:	4b03      	ldr	r3, [pc, #12]	; (8002318 <gsm_hardware_init+0x20>)
 800230a:	2200      	movs	r2, #0
 800230c:	801a      	strh	r2, [r3, #0]
}
 800230e:	bf00      	nop
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	200008d8 	.word	0x200008d8
 8002318:	20000e5c 	.word	0x20000e5c

0800231c <gsm_urc_queue_push>:

static bool gsm_urc_queue_push(const char *line) {
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
    if(gsm_urc_queue.count >= GSM_URC_QUEUE_SIZE) {
 8002324:	4b1d      	ldr	r3, [pc, #116]	; (800239c <gsm_urc_queue_push+0x80>)
 8002326:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 800232a:	2b09      	cmp	r3, #9
 800232c:	d901      	bls.n	8002332 <gsm_urc_queue_push+0x16>
        return false;
 800232e:	2300      	movs	r3, #0
 8002330:	e02f      	b.n	8002392 <gsm_urc_queue_push+0x76>
    }
    
    strncpy(gsm_urc_queue.lines[gsm_urc_queue.head], line, GSM_URC_LINE_MAX_LEN - 1);
 8002332:	4b1a      	ldr	r3, [pc, #104]	; (800239c <gsm_urc_queue_push+0x80>)
 8002334:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8002338:	01db      	lsls	r3, r3, #7
 800233a:	4a18      	ldr	r2, [pc, #96]	; (800239c <gsm_urc_queue_push+0x80>)
 800233c:	4413      	add	r3, r2
 800233e:	227f      	movs	r2, #127	; 0x7f
 8002340:	6879      	ldr	r1, [r7, #4]
 8002342:	4618      	mov	r0, r3
 8002344:	f001 fa14 	bl	8003770 <strncpy>
    gsm_urc_queue.lines[gsm_urc_queue.head][GSM_URC_LINE_MAX_LEN - 1] = '\0';
 8002348:	4b14      	ldr	r3, [pc, #80]	; (800239c <gsm_urc_queue_push+0x80>)
 800234a:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 800234e:	4a13      	ldr	r2, [pc, #76]	; (800239c <gsm_urc_queue_push+0x80>)
 8002350:	01db      	lsls	r3, r3, #7
 8002352:	4413      	add	r3, r2
 8002354:	337f      	adds	r3, #127	; 0x7f
 8002356:	2200      	movs	r2, #0
 8002358:	701a      	strb	r2, [r3, #0]
    
    gsm_urc_queue.head = (gsm_urc_queue.head + 1) % GSM_URC_QUEUE_SIZE;
 800235a:	4b10      	ldr	r3, [pc, #64]	; (800239c <gsm_urc_queue_push+0x80>)
 800235c:	f893 3500 	ldrb.w	r3, [r3, #1280]	; 0x500
 8002360:	1c5a      	adds	r2, r3, #1
 8002362:	4b0f      	ldr	r3, [pc, #60]	; (80023a0 <gsm_urc_queue_push+0x84>)
 8002364:	fb83 1302 	smull	r1, r3, r3, r2
 8002368:	1099      	asrs	r1, r3, #2
 800236a:	17d3      	asrs	r3, r2, #31
 800236c:	1ac9      	subs	r1, r1, r3
 800236e:	460b      	mov	r3, r1
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	440b      	add	r3, r1
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	1ad1      	subs	r1, r2, r3
 8002378:	b2ca      	uxtb	r2, r1
 800237a:	4b08      	ldr	r3, [pc, #32]	; (800239c <gsm_urc_queue_push+0x80>)
 800237c:	f883 2500 	strb.w	r2, [r3, #1280]	; 0x500
    gsm_urc_queue.count++;
 8002380:	4b06      	ldr	r3, [pc, #24]	; (800239c <gsm_urc_queue_push+0x80>)
 8002382:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 8002386:	3301      	adds	r3, #1
 8002388:	b2da      	uxtb	r2, r3
 800238a:	4b04      	ldr	r3, [pc, #16]	; (800239c <gsm_urc_queue_push+0x80>)
 800238c:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502
    
    return true;
 8002390:	2301      	movs	r3, #1
}
 8002392:	4618      	mov	r0, r3
 8002394:	3708      	adds	r7, #8
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	200008d8 	.word	0x200008d8
 80023a0:	66666667 	.word	0x66666667

080023a4 <gsm_urc_queue_pop>:

static bool gsm_urc_queue_pop(char *line, uint16_t max_len) {
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	460b      	mov	r3, r1
 80023ae:	807b      	strh	r3, [r7, #2]
    if(gsm_urc_queue.count == 0) {
 80023b0:	4b1c      	ldr	r3, [pc, #112]	; (8002424 <gsm_urc_queue_pop+0x80>)
 80023b2:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d101      	bne.n	80023be <gsm_urc_queue_pop+0x1a>
        return false;
 80023ba:	2300      	movs	r3, #0
 80023bc:	e02d      	b.n	800241a <gsm_urc_queue_pop+0x76>
    }
    
    strncpy(line, gsm_urc_queue.lines[gsm_urc_queue.tail], max_len - 1);
 80023be:	4b19      	ldr	r3, [pc, #100]	; (8002424 <gsm_urc_queue_pop+0x80>)
 80023c0:	f893 3501 	ldrb.w	r3, [r3, #1281]	; 0x501
 80023c4:	01db      	lsls	r3, r3, #7
 80023c6:	4a17      	ldr	r2, [pc, #92]	; (8002424 <gsm_urc_queue_pop+0x80>)
 80023c8:	1899      	adds	r1, r3, r2
 80023ca:	887b      	ldrh	r3, [r7, #2]
 80023cc:	3b01      	subs	r3, #1
 80023ce:	461a      	mov	r2, r3
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f001 f9cd 	bl	8003770 <strncpy>
    line[max_len - 1] = '\0';
 80023d6:	887b      	ldrh	r3, [r7, #2]
 80023d8:	3b01      	subs	r3, #1
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	4413      	add	r3, r2
 80023de:	2200      	movs	r2, #0
 80023e0:	701a      	strb	r2, [r3, #0]
    
    gsm_urc_queue.tail = (gsm_urc_queue.tail + 1) % GSM_URC_QUEUE_SIZE;
 80023e2:	4b10      	ldr	r3, [pc, #64]	; (8002424 <gsm_urc_queue_pop+0x80>)
 80023e4:	f893 3501 	ldrb.w	r3, [r3, #1281]	; 0x501
 80023e8:	1c5a      	adds	r2, r3, #1
 80023ea:	4b0f      	ldr	r3, [pc, #60]	; (8002428 <gsm_urc_queue_pop+0x84>)
 80023ec:	fb83 1302 	smull	r1, r3, r3, r2
 80023f0:	1099      	asrs	r1, r3, #2
 80023f2:	17d3      	asrs	r3, r2, #31
 80023f4:	1ac9      	subs	r1, r1, r3
 80023f6:	460b      	mov	r3, r1
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	440b      	add	r3, r1
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	1ad1      	subs	r1, r2, r3
 8002400:	b2ca      	uxtb	r2, r1
 8002402:	4b08      	ldr	r3, [pc, #32]	; (8002424 <gsm_urc_queue_pop+0x80>)
 8002404:	f883 2501 	strb.w	r2, [r3, #1281]	; 0x501
    gsm_urc_queue.count--;
 8002408:	4b06      	ldr	r3, [pc, #24]	; (8002424 <gsm_urc_queue_pop+0x80>)
 800240a:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
 800240e:	3b01      	subs	r3, #1
 8002410:	b2da      	uxtb	r2, r3
 8002412:	4b04      	ldr	r3, [pc, #16]	; (8002424 <gsm_urc_queue_pop+0x80>)
 8002414:	f883 2502 	strb.w	r2, [r3, #1282]	; 0x502
    
    return true;
 8002418:	2301      	movs	r3, #1
}
 800241a:	4618      	mov	r0, r3
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	200008d8 	.word	0x200008d8
 8002428:	66666667 	.word	0x66666667

0800242c <gsm_hardware_process_urc>:

void gsm_hardware_process_urc(void) {
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
    uint8_t data;
    uint16_t len;
    
    while((len = uart_sim_read(&data, 1)) > 0) {
 8002432:	e040      	b.n	80024b6 <gsm_hardware_process_urc+0x8a>
        if(data == '>' && gsm_urc_line_index == 0) {
 8002434:	797b      	ldrb	r3, [r7, #5]
 8002436:	2b3e      	cmp	r3, #62	; 0x3e
 8002438:	d10d      	bne.n	8002456 <gsm_hardware_process_urc+0x2a>
 800243a:	4b26      	ldr	r3, [pc, #152]	; (80024d4 <gsm_hardware_process_urc+0xa8>)
 800243c:	881b      	ldrh	r3, [r3, #0]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d109      	bne.n	8002456 <gsm_hardware_process_urc+0x2a>
            gsm_urc_line_buffer[0] = '>';
 8002442:	4b25      	ldr	r3, [pc, #148]	; (80024d8 <gsm_hardware_process_urc+0xac>)
 8002444:	223e      	movs	r2, #62	; 0x3e
 8002446:	701a      	strb	r2, [r3, #0]
            gsm_urc_line_buffer[1] = '\0';
 8002448:	4b23      	ldr	r3, [pc, #140]	; (80024d8 <gsm_hardware_process_urc+0xac>)
 800244a:	2200      	movs	r2, #0
 800244c:	705a      	strb	r2, [r3, #1]
            gsm_urc_queue_push(gsm_urc_line_buffer);
 800244e:	4822      	ldr	r0, [pc, #136]	; (80024d8 <gsm_hardware_process_urc+0xac>)
 8002450:	f7ff ff64 	bl	800231c <gsm_urc_queue_push>
            continue;
 8002454:	e02f      	b.n	80024b6 <gsm_hardware_process_urc+0x8a>
        }
        
        if(data == '\r' || data == '\n') {
 8002456:	797b      	ldrb	r3, [r7, #5]
 8002458:	2b0d      	cmp	r3, #13
 800245a:	d002      	beq.n	8002462 <gsm_hardware_process_urc+0x36>
 800245c:	797b      	ldrb	r3, [r7, #5]
 800245e:	2b0a      	cmp	r3, #10
 8002460:	d110      	bne.n	8002484 <gsm_hardware_process_urc+0x58>
            if(gsm_urc_line_index > 0) {
 8002462:	4b1c      	ldr	r3, [pc, #112]	; (80024d4 <gsm_hardware_process_urc+0xa8>)
 8002464:	881b      	ldrh	r3, [r3, #0]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d025      	beq.n	80024b6 <gsm_hardware_process_urc+0x8a>
                gsm_urc_line_buffer[gsm_urc_line_index] = '\0';
 800246a:	4b1a      	ldr	r3, [pc, #104]	; (80024d4 <gsm_hardware_process_urc+0xa8>)
 800246c:	881b      	ldrh	r3, [r3, #0]
 800246e:	461a      	mov	r2, r3
 8002470:	4b19      	ldr	r3, [pc, #100]	; (80024d8 <gsm_hardware_process_urc+0xac>)
 8002472:	2100      	movs	r1, #0
 8002474:	5499      	strb	r1, [r3, r2]
                gsm_urc_queue_push(gsm_urc_line_buffer);
 8002476:	4818      	ldr	r0, [pc, #96]	; (80024d8 <gsm_hardware_process_urc+0xac>)
 8002478:	f7ff ff50 	bl	800231c <gsm_urc_queue_push>
                gsm_urc_line_index = 0;
 800247c:	4b15      	ldr	r3, [pc, #84]	; (80024d4 <gsm_hardware_process_urc+0xa8>)
 800247e:	2200      	movs	r2, #0
 8002480:	801a      	strh	r2, [r3, #0]
            if(gsm_urc_line_index > 0) {
 8002482:	e018      	b.n	80024b6 <gsm_hardware_process_urc+0x8a>
            }
        }
        else {
            if(gsm_urc_line_index < (GSM_URC_LINE_MAX_LEN - 1)) {
 8002484:	4b13      	ldr	r3, [pc, #76]	; (80024d4 <gsm_hardware_process_urc+0xa8>)
 8002486:	881b      	ldrh	r3, [r3, #0]
 8002488:	2b7e      	cmp	r3, #126	; 0x7e
 800248a:	d80a      	bhi.n	80024a2 <gsm_hardware_process_urc+0x76>
                gsm_urc_line_buffer[gsm_urc_line_index++] = data;
 800248c:	4b11      	ldr	r3, [pc, #68]	; (80024d4 <gsm_hardware_process_urc+0xa8>)
 800248e:	881b      	ldrh	r3, [r3, #0]
 8002490:	1c5a      	adds	r2, r3, #1
 8002492:	b291      	uxth	r1, r2
 8002494:	4a0f      	ldr	r2, [pc, #60]	; (80024d4 <gsm_hardware_process_urc+0xa8>)
 8002496:	8011      	strh	r1, [r2, #0]
 8002498:	461a      	mov	r2, r3
 800249a:	7979      	ldrb	r1, [r7, #5]
 800249c:	4b0e      	ldr	r3, [pc, #56]	; (80024d8 <gsm_hardware_process_urc+0xac>)
 800249e:	5499      	strb	r1, [r3, r2]
 80024a0:	e009      	b.n	80024b6 <gsm_hardware_process_urc+0x8a>
            }
            else {
                gsm_urc_line_buffer[GSM_URC_LINE_MAX_LEN - 1] = '\0';
 80024a2:	4b0d      	ldr	r3, [pc, #52]	; (80024d8 <gsm_hardware_process_urc+0xac>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
                gsm_urc_queue_push(gsm_urc_line_buffer);
 80024aa:	480b      	ldr	r0, [pc, #44]	; (80024d8 <gsm_hardware_process_urc+0xac>)
 80024ac:	f7ff ff36 	bl	800231c <gsm_urc_queue_push>
                gsm_urc_line_index = 0;
 80024b0:	4b08      	ldr	r3, [pc, #32]	; (80024d4 <gsm_hardware_process_urc+0xa8>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	801a      	strh	r2, [r3, #0]
    while((len = uart_sim_read(&data, 1)) > 0) {
 80024b6:	1d7b      	adds	r3, r7, #5
 80024b8:	2101      	movs	r1, #1
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff feb8 	bl	8002230 <uart_sim_read>
 80024c0:	4603      	mov	r3, r0
 80024c2:	80fb      	strh	r3, [r7, #6]
 80024c4:	88fb      	ldrh	r3, [r7, #6]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d1b4      	bne.n	8002434 <gsm_hardware_process_urc+0x8>
            }
        }
    }
}
 80024ca:	bf00      	nop
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	20000e5c 	.word	0x20000e5c
 80024d8:	20000ddc 	.word	0x20000ddc

080024dc <gsm_hardware_urc_get_line>:

bool gsm_hardware_urc_get_line(char *line, uint16_t max_len) {
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	460b      	mov	r3, r1
 80024e6:	807b      	strh	r3, [r7, #2]
    return gsm_urc_queue_pop(line, max_len);
 80024e8:	887b      	ldrh	r3, [r7, #2]
 80024ea:	4619      	mov	r1, r3
 80024ec:	6878      	ldr	r0, [r7, #4]
 80024ee:	f7ff ff59 	bl	80023a4 <gsm_urc_queue_pop>
 80024f2:	4603      	mov	r3, r0
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <gsm_hardware_urc_available>:

uint8_t gsm_hardware_urc_available(void) {
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
    return gsm_urc_queue.count;
 8002500:	4b03      	ldr	r3, [pc, #12]	; (8002510 <gsm_hardware_urc_available+0x14>)
 8002502:	f893 3502 	ldrb.w	r3, [r3, #1282]	; 0x502
}
 8002506:	4618      	mov	r0, r3
 8002508:	46bd      	mov	sp, r7
 800250a:	bc80      	pop	{r7}
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	200008d8 	.word	0x200008d8

08002514 <send_at_comand>:

void gsm_hardware_send(uint8_t *data, uint16_t len) {
    uart_sim_send_string((char*)data, len);
}

void send_at_comand(const char *data){
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
    uart_sim_send_string((char*)data, strlen(data));
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f7fd fe17 	bl	8000150 <strlen>
 8002522:	4603      	mov	r3, r0
 8002524:	b29b      	uxth	r3, r3
 8002526:	4619      	mov	r1, r3
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	f7ff fec9 	bl	80022c0 <uart_sim_send_string>
}
 800252e:	bf00      	nop
 8002530:	3708      	adds	r7, #8
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}

08002536 <send_to_debug>:

void send_to_debug(char *data){
 8002536:	b590      	push	{r4, r7, lr}
 8002538:	b085      	sub	sp, #20
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
    uint16_t i;
    for(i = 0; i < strlen(data); i++) {
 800253e:	2300      	movs	r3, #0
 8002540:	81fb      	strh	r3, [r7, #14]
 8002542:	e009      	b.n	8002558 <send_to_debug+0x22>
        uart_send_byte(data[i]);
 8002544:	89fb      	ldrh	r3, [r7, #14]
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	4413      	add	r3, r2
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	4618      	mov	r0, r3
 800254e:	f7ff fe83 	bl	8002258 <uart_send_byte>
    for(i = 0; i < strlen(data); i++) {
 8002552:	89fb      	ldrh	r3, [r7, #14]
 8002554:	3301      	adds	r3, #1
 8002556:	81fb      	strh	r3, [r7, #14]
 8002558:	89fc      	ldrh	r4, [r7, #14]
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f7fd fdf8 	bl	8000150 <strlen>
 8002560:	4603      	mov	r3, r0
 8002562:	429c      	cmp	r4, r3
 8002564:	d3ee      	bcc.n	8002544 <send_to_debug+0xe>
    }
}
 8002566:	bf00      	nop
 8002568:	3714      	adds	r7, #20
 800256a:	46bd      	mov	sp, r7
 800256c:	bd90      	pop	{r4, r7, pc}

0800256e <gsm_fetch_line>:
void gsm_hardware_send_byte(uint8_t data) {
    uart_sim_send_byte(data);
}


bool gsm_fetch_line(char *buf, uint16_t len){
 800256e:	b580      	push	{r7, lr}
 8002570:	b082      	sub	sp, #8
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
 8002576:	460b      	mov	r3, r1
 8002578:	807b      	strh	r3, [r7, #2]
    if (!buf || len == 0) return false;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d002      	beq.n	8002586 <gsm_fetch_line+0x18>
 8002580:	887b      	ldrh	r3, [r7, #2]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d101      	bne.n	800258a <gsm_fetch_line+0x1c>
 8002586:	2300      	movs	r3, #0
 8002588:	e014      	b.n	80025b4 <gsm_fetch_line+0x46>
    if (!gsm_hardware_urc_available()) return false;
 800258a:	f7ff ffb7 	bl	80024fc <gsm_hardware_urc_available>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d101      	bne.n	8002598 <gsm_fetch_line+0x2a>
 8002594:	2300      	movs	r3, #0
 8002596:	e00d      	b.n	80025b4 <gsm_fetch_line+0x46>
    if (!gsm_hardware_urc_get_line(buf, len)) return false;
 8002598:	887b      	ldrh	r3, [r7, #2]
 800259a:	4619      	mov	r1, r3
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f7ff ff9d 	bl	80024dc <gsm_hardware_urc_get_line>
 80025a2:	4603      	mov	r3, r0
 80025a4:	f083 0301 	eor.w	r3, r3, #1
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <gsm_fetch_line+0x44>
 80025ae:	2300      	movs	r3, #0
 80025b0:	e000      	b.n	80025b4 <gsm_fetch_line+0x46>
    return true;
 80025b2:	2301      	movs	r3, #1
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3708      	adds	r7, #8
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}

080025bc <log_raw_line>:


void log_raw_line(const char *line) {
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
    send_to_debug(line);
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f7ff ffb6 	bl	8002536 <send_to_debug>
    send_to_debug("\r\n");
 80025ca:	4803      	ldr	r0, [pc, #12]	; (80025d8 <log_raw_line+0x1c>)
 80025cc:	f7ff ffb3 	bl	8002536 <send_to_debug>
 80025d0:	bf00      	nop
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	08006690 	.word	0x08006690

080025dc <is_timeout>:

#define TIME_OUT 10000

gsm_net_ctx_t gsm_nw_ctx;

static bool is_timeout(uint32_t start_ms, uint32_t timeout_ms) {
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
    return (get_tick_ms() - start_ms) >= timeout_ms;
 80025e6:	f7ff fc6f 	bl	8001ec8 <get_tick_ms>
 80025ea:	4602      	mov	r2, r0
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	1ad2      	subs	r2, r2, r3
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	bf2c      	ite	cs
 80025f6:	2301      	movcs	r3, #1
 80025f8:	2300      	movcc	r3, #0
 80025fa:	b2db      	uxtb	r3, r3
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3708      	adds	r7, #8
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}

08002604 <gsm_nw_init>:



void gsm_nw_init(gsm_net_cb_t ready_cb, gsm_net_cb_t error_cb){
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	6039      	str	r1, [r7, #0]
    gsm_nw_ctx.step = 0;
 800260e:	4b0c      	ldr	r3, [pc, #48]	; (8002640 <gsm_nw_init+0x3c>)
 8002610:	2200      	movs	r2, #0
 8002612:	701a      	strb	r2, [r3, #0]
    gsm_nw_ctx.on_ready = ready_cb;
 8002614:	4a0a      	ldr	r2, [pc, #40]	; (8002640 <gsm_nw_init+0x3c>)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	60d3      	str	r3, [r2, #12]
    gsm_nw_ctx.on_error = error_cb;
 800261a:	4a09      	ldr	r2, [pc, #36]	; (8002640 <gsm_nw_init+0x3c>)
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	6113      	str	r3, [r2, #16]
    gsm_nw_ctx.retry = 0;
 8002620:	4b07      	ldr	r3, [pc, #28]	; (8002640 <gsm_nw_init+0x3c>)
 8002622:	2200      	movs	r2, #0
 8002624:	705a      	strb	r2, [r3, #1]
    gsm_nw_ctx.time_stamp = get_tick_ms();
 8002626:	f7ff fc4f 	bl	8001ec8 <get_tick_ms>
 800262a:	4602      	mov	r2, r0
 800262c:	4b04      	ldr	r3, [pc, #16]	; (8002640 <gsm_nw_init+0x3c>)
 800262e:	605a      	str	r2, [r3, #4]
    gsm_nw_ctx.timeout_ms= 0;
 8002630:	4b03      	ldr	r3, [pc, #12]	; (8002640 <gsm_nw_init+0x3c>)
 8002632:	2200      	movs	r2, #0
 8002634:	609a      	str	r2, [r3, #8]
}
 8002636:	bf00      	nop
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	20000e98 	.word	0x20000e98

08002644 <gsm_nw_process>:

void gsm_nw_process(void){
 8002644:	b580      	push	{r7, lr}
 8002646:	b0b6      	sub	sp, #216	; 0xd8
 8002648:	af00      	add	r7, sp, #0
    urc_t urc;
    char line[128];
    switch (gsm_nw_ctx.step)
 800264a:	4bd2      	ldr	r3, [pc, #840]	; (8002994 <gsm_nw_process+0x350>)
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	2b64      	cmp	r3, #100	; 0x64
 8002650:	f200 83a0 	bhi.w	8002d94 <gsm_nw_process+0x750>
 8002654:	a201      	add	r2, pc, #4	; (adr r2, 800265c <gsm_nw_process+0x18>)
 8002656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800265a:	bf00      	nop
 800265c:	080027f1 	.word	0x080027f1
 8002660:	08002815 	.word	0x08002815
 8002664:	080028b3 	.word	0x080028b3
 8002668:	080028d1 	.word	0x080028d1
 800266c:	0800296f 	.word	0x0800296f
 8002670:	0800298d 	.word	0x0800298d
 8002674:	08002a4b 	.word	0x08002a4b
 8002678:	08002a69 	.word	0x08002a69
 800267c:	08002b07 	.word	0x08002b07
 8002680:	08002b25 	.word	0x08002b25
 8002684:	08002bc3 	.word	0x08002bc3
 8002688:	08002be1 	.word	0x08002be1
 800268c:	08002c7f 	.word	0x08002c7f
 8002690:	08002c9d 	.word	0x08002c9d
 8002694:	08002d95 	.word	0x08002d95
 8002698:	08002d95 	.word	0x08002d95
 800269c:	08002d95 	.word	0x08002d95
 80026a0:	08002d95 	.word	0x08002d95
 80026a4:	08002d95 	.word	0x08002d95
 80026a8:	08002d95 	.word	0x08002d95
 80026ac:	08002d61 	.word	0x08002d61
 80026b0:	08002d95 	.word	0x08002d95
 80026b4:	08002d95 	.word	0x08002d95
 80026b8:	08002d95 	.word	0x08002d95
 80026bc:	08002d95 	.word	0x08002d95
 80026c0:	08002d95 	.word	0x08002d95
 80026c4:	08002d95 	.word	0x08002d95
 80026c8:	08002d95 	.word	0x08002d95
 80026cc:	08002d95 	.word	0x08002d95
 80026d0:	08002d95 	.word	0x08002d95
 80026d4:	08002d95 	.word	0x08002d95
 80026d8:	08002d95 	.word	0x08002d95
 80026dc:	08002d95 	.word	0x08002d95
 80026e0:	08002d95 	.word	0x08002d95
 80026e4:	08002d95 	.word	0x08002d95
 80026e8:	08002d95 	.word	0x08002d95
 80026ec:	08002d95 	.word	0x08002d95
 80026f0:	08002d95 	.word	0x08002d95
 80026f4:	08002d95 	.word	0x08002d95
 80026f8:	08002d95 	.word	0x08002d95
 80026fc:	08002d95 	.word	0x08002d95
 8002700:	08002d95 	.word	0x08002d95
 8002704:	08002d95 	.word	0x08002d95
 8002708:	08002d95 	.word	0x08002d95
 800270c:	08002d95 	.word	0x08002d95
 8002710:	08002d95 	.word	0x08002d95
 8002714:	08002d95 	.word	0x08002d95
 8002718:	08002d95 	.word	0x08002d95
 800271c:	08002d95 	.word	0x08002d95
 8002720:	08002d95 	.word	0x08002d95
 8002724:	08002d95 	.word	0x08002d95
 8002728:	08002d95 	.word	0x08002d95
 800272c:	08002d95 	.word	0x08002d95
 8002730:	08002d95 	.word	0x08002d95
 8002734:	08002d95 	.word	0x08002d95
 8002738:	08002d95 	.word	0x08002d95
 800273c:	08002d95 	.word	0x08002d95
 8002740:	08002d95 	.word	0x08002d95
 8002744:	08002d95 	.word	0x08002d95
 8002748:	08002d95 	.word	0x08002d95
 800274c:	08002d95 	.word	0x08002d95
 8002750:	08002d95 	.word	0x08002d95
 8002754:	08002d95 	.word	0x08002d95
 8002758:	08002d95 	.word	0x08002d95
 800275c:	08002d95 	.word	0x08002d95
 8002760:	08002d95 	.word	0x08002d95
 8002764:	08002d95 	.word	0x08002d95
 8002768:	08002d95 	.word	0x08002d95
 800276c:	08002d95 	.word	0x08002d95
 8002770:	08002d95 	.word	0x08002d95
 8002774:	08002d95 	.word	0x08002d95
 8002778:	08002d95 	.word	0x08002d95
 800277c:	08002d95 	.word	0x08002d95
 8002780:	08002d95 	.word	0x08002d95
 8002784:	08002d95 	.word	0x08002d95
 8002788:	08002d95 	.word	0x08002d95
 800278c:	08002d95 	.word	0x08002d95
 8002790:	08002d95 	.word	0x08002d95
 8002794:	08002d95 	.word	0x08002d95
 8002798:	08002d95 	.word	0x08002d95
 800279c:	08002d95 	.word	0x08002d95
 80027a0:	08002d95 	.word	0x08002d95
 80027a4:	08002d95 	.word	0x08002d95
 80027a8:	08002d95 	.word	0x08002d95
 80027ac:	08002d95 	.word	0x08002d95
 80027b0:	08002d95 	.word	0x08002d95
 80027b4:	08002d95 	.word	0x08002d95
 80027b8:	08002d95 	.word	0x08002d95
 80027bc:	08002d95 	.word	0x08002d95
 80027c0:	08002d95 	.word	0x08002d95
 80027c4:	08002d95 	.word	0x08002d95
 80027c8:	08002d95 	.word	0x08002d95
 80027cc:	08002d95 	.word	0x08002d95
 80027d0:	08002d95 	.word	0x08002d95
 80027d4:	08002d95 	.word	0x08002d95
 80027d8:	08002d95 	.word	0x08002d95
 80027dc:	08002d95 	.word	0x08002d95
 80027e0:	08002d95 	.word	0x08002d95
 80027e4:	08002d95 	.word	0x08002d95
 80027e8:	08002d95 	.word	0x08002d95
 80027ec:	08002d95 	.word	0x08002d95
    {
    case 0:
        gsm_nw_ctx.retry = 0;
 80027f0:	4b68      	ldr	r3, [pc, #416]	; (8002994 <gsm_nw_process+0x350>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	705a      	strb	r2, [r3, #1]
        send_to_debug(">>> check AT \r\n");
 80027f6:	4868      	ldr	r0, [pc, #416]	; (8002998 <gsm_nw_process+0x354>)
 80027f8:	f7ff fe9d 	bl	8002536 <send_to_debug>
        send_at_comand("AT\r\n");
 80027fc:	4867      	ldr	r0, [pc, #412]	; (800299c <gsm_nw_process+0x358>)
 80027fe:	f7ff fe89 	bl	8002514 <send_at_comand>
        gsm_nw_ctx.time_stamp = get_tick_ms(); 
 8002802:	f7ff fb61 	bl	8001ec8 <get_tick_ms>
 8002806:	4602      	mov	r2, r0
 8002808:	4b62      	ldr	r3, [pc, #392]	; (8002994 <gsm_nw_process+0x350>)
 800280a:	605a      	str	r2, [r3, #4]
        gsm_nw_ctx.step = 1;
 800280c:	4b61      	ldr	r3, [pc, #388]	; (8002994 <gsm_nw_process+0x350>)
 800280e:	2201      	movs	r2, #1
 8002810:	701a      	strb	r2, [r3, #0]
        break;
 8002812:	e2ce      	b.n	8002db2 <gsm_nw_process+0x76e>
    case 1: {
        bool handled = false;
 8002814:	2300      	movs	r3, #0
 8002816:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
        while (gsm_fetch_line(line, sizeof(line))) {
 800281a:	e028      	b.n	800286e <gsm_nw_process+0x22a>
            log_raw_line(line);
 800281c:	463b      	mov	r3, r7
 800281e:	4618      	mov	r0, r3
 8002820:	f7ff fecc 	bl	80025bc <log_raw_line>
            if (at_parse_line(line, &urc)) {
 8002824:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002828:	463b      	mov	r3, r7
 800282a:	4611      	mov	r1, r2
 800282c:	4618      	mov	r0, r3
 800282e:	f000 fcaf 	bl	8003190 <at_parse_line>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d01a      	beq.n	800286e <gsm_nw_process+0x22a>
                if (urc.type == URC_OK) {
 8002838:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800283c:	2b00      	cmp	r3, #0
 800283e:	d10b      	bne.n	8002858 <gsm_nw_process+0x214>
                    gsm_nw_ctx.step = 2;
 8002840:	4b54      	ldr	r3, [pc, #336]	; (8002994 <gsm_nw_process+0x350>)
 8002842:	2202      	movs	r2, #2
 8002844:	701a      	strb	r2, [r3, #0]
                    gsm_nw_ctx.time_stamp = get_tick_ms();
 8002846:	f7ff fb3f 	bl	8001ec8 <get_tick_ms>
 800284a:	4602      	mov	r2, r0
 800284c:	4b51      	ldr	r3, [pc, #324]	; (8002994 <gsm_nw_process+0x350>)
 800284e:	605a      	str	r2, [r3, #4]
                    handled = true;
 8002850:	2301      	movs	r3, #1
 8002852:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
                    break;
 8002856:	e012      	b.n	800287e <gsm_nw_process+0x23a>
                } else if (urc.type == URC_ERROR) {
 8002858:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800285c:	2b01      	cmp	r3, #1
 800285e:	d106      	bne.n	800286e <gsm_nw_process+0x22a>
                    gsm_nw_ctx.step = 20;
 8002860:	4b4c      	ldr	r3, [pc, #304]	; (8002994 <gsm_nw_process+0x350>)
 8002862:	2214      	movs	r2, #20
 8002864:	701a      	strb	r2, [r3, #0]
                    handled = true;
 8002866:	2301      	movs	r3, #1
 8002868:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
                    break;
 800286c:	e007      	b.n	800287e <gsm_nw_process+0x23a>
        while (gsm_fetch_line(line, sizeof(line))) {
 800286e:	463b      	mov	r3, r7
 8002870:	2180      	movs	r1, #128	; 0x80
 8002872:	4618      	mov	r0, r3
 8002874:	f7ff fe7b 	bl	800256e <gsm_fetch_line>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d1ce      	bne.n	800281c <gsm_nw_process+0x1d8>
                }
            }
        }
        if (!handled && is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 800287e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8002882:	f083 0301 	eor.w	r3, r3, #1
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 8285 	beq.w	8002d98 <gsm_nw_process+0x754>
 800288e:	4b41      	ldr	r3, [pc, #260]	; (8002994 <gsm_nw_process+0x350>)
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f242 7110 	movw	r1, #10000	; 0x2710
 8002896:	4618      	mov	r0, r3
 8002898:	f7ff fea0 	bl	80025dc <is_timeout>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	f000 827a 	beq.w	8002d98 <gsm_nw_process+0x754>
            send_to_debug("time out \r\n");
 80028a4:	483e      	ldr	r0, [pc, #248]	; (80029a0 <gsm_nw_process+0x35c>)
 80028a6:	f7ff fe46 	bl	8002536 <send_to_debug>
            gsm_nw_ctx.step = 20;
 80028aa:	4b3a      	ldr	r3, [pc, #232]	; (8002994 <gsm_nw_process+0x350>)
 80028ac:	2214      	movs	r2, #20
 80028ae:	701a      	strb	r2, [r3, #0]
        }
        break;
 80028b0:	e272      	b.n	8002d98 <gsm_nw_process+0x754>
    }
    case 2:
        send_to_debug(">>> check trang thai sim \r\n");
 80028b2:	483c      	ldr	r0, [pc, #240]	; (80029a4 <gsm_nw_process+0x360>)
 80028b4:	f7ff fe3f 	bl	8002536 <send_to_debug>
        send_at_comand("AT+CPIN?\r\n");
 80028b8:	483b      	ldr	r0, [pc, #236]	; (80029a8 <gsm_nw_process+0x364>)
 80028ba:	f7ff fe2b 	bl	8002514 <send_at_comand>
        gsm_nw_ctx.time_stamp = get_tick_ms(); 
 80028be:	f7ff fb03 	bl	8001ec8 <get_tick_ms>
 80028c2:	4602      	mov	r2, r0
 80028c4:	4b33      	ldr	r3, [pc, #204]	; (8002994 <gsm_nw_process+0x350>)
 80028c6:	605a      	str	r2, [r3, #4]
        gsm_nw_ctx.step = 3;
 80028c8:	4b32      	ldr	r3, [pc, #200]	; (8002994 <gsm_nw_process+0x350>)
 80028ca:	2203      	movs	r2, #3
 80028cc:	701a      	strb	r2, [r3, #0]
        break;
 80028ce:	e270      	b.n	8002db2 <gsm_nw_process+0x76e>
    case 3: {
        bool handled = false;
 80028d0:	2300      	movs	r3, #0
 80028d2:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
        while (gsm_fetch_line(line, sizeof(line))) {
 80028d6:	e028      	b.n	800292a <gsm_nw_process+0x2e6>
            log_raw_line(line);
 80028d8:	463b      	mov	r3, r7
 80028da:	4618      	mov	r0, r3
 80028dc:	f7ff fe6e 	bl	80025bc <log_raw_line>
            if (at_parse_line(line, &urc)) {
 80028e0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80028e4:	463b      	mov	r3, r7
 80028e6:	4611      	mov	r1, r2
 80028e8:	4618      	mov	r0, r3
 80028ea:	f000 fc51 	bl	8003190 <at_parse_line>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d01a      	beq.n	800292a <gsm_nw_process+0x2e6>
                if (urc.type == URC_CPIN_READY) {
 80028f4:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80028f8:	2b03      	cmp	r3, #3
 80028fa:	d10b      	bne.n	8002914 <gsm_nw_process+0x2d0>
                    gsm_nw_ctx.step = 4;
 80028fc:	4b25      	ldr	r3, [pc, #148]	; (8002994 <gsm_nw_process+0x350>)
 80028fe:	2204      	movs	r2, #4
 8002900:	701a      	strb	r2, [r3, #0]
                    gsm_nw_ctx.time_stamp = get_tick_ms();
 8002902:	f7ff fae1 	bl	8001ec8 <get_tick_ms>
 8002906:	4602      	mov	r2, r0
 8002908:	4b22      	ldr	r3, [pc, #136]	; (8002994 <gsm_nw_process+0x350>)
 800290a:	605a      	str	r2, [r3, #4]
                    handled = true;
 800290c:	2301      	movs	r3, #1
 800290e:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
                    break;
 8002912:	e012      	b.n	800293a <gsm_nw_process+0x2f6>
                } else if (urc.type == URC_ERROR) {
 8002914:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8002918:	2b01      	cmp	r3, #1
 800291a:	d106      	bne.n	800292a <gsm_nw_process+0x2e6>
                    gsm_nw_ctx.step = 20;
 800291c:	4b1d      	ldr	r3, [pc, #116]	; (8002994 <gsm_nw_process+0x350>)
 800291e:	2214      	movs	r2, #20
 8002920:	701a      	strb	r2, [r3, #0]
                    handled = true;
 8002922:	2301      	movs	r3, #1
 8002924:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
                    break;
 8002928:	e007      	b.n	800293a <gsm_nw_process+0x2f6>
        while (gsm_fetch_line(line, sizeof(line))) {
 800292a:	463b      	mov	r3, r7
 800292c:	2180      	movs	r1, #128	; 0x80
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff fe1d 	bl	800256e <gsm_fetch_line>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d1ce      	bne.n	80028d8 <gsm_nw_process+0x294>
                }
            }
        }
        if (!handled && is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 800293a:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 800293e:	f083 0301 	eor.w	r3, r3, #1
 8002942:	b2db      	uxtb	r3, r3
 8002944:	2b00      	cmp	r3, #0
 8002946:	f000 8229 	beq.w	8002d9c <gsm_nw_process+0x758>
 800294a:	4b12      	ldr	r3, [pc, #72]	; (8002994 <gsm_nw_process+0x350>)
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f242 7110 	movw	r1, #10000	; 0x2710
 8002952:	4618      	mov	r0, r3
 8002954:	f7ff fe42 	bl	80025dc <is_timeout>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	f000 821e 	beq.w	8002d9c <gsm_nw_process+0x758>
            send_to_debug("time out \r\n");
 8002960:	480f      	ldr	r0, [pc, #60]	; (80029a0 <gsm_nw_process+0x35c>)
 8002962:	f7ff fde8 	bl	8002536 <send_to_debug>
            gsm_nw_ctx.step = 20;
 8002966:	4b0b      	ldr	r3, [pc, #44]	; (8002994 <gsm_nw_process+0x350>)
 8002968:	2214      	movs	r2, #20
 800296a:	701a      	strb	r2, [r3, #0]
        }
        break;
 800296c:	e216      	b.n	8002d9c <gsm_nw_process+0x758>
    }
    
    case 4:
        send_to_debug(">>> check trang thai dang ki mang \r\n");
 800296e:	480f      	ldr	r0, [pc, #60]	; (80029ac <gsm_nw_process+0x368>)
 8002970:	f7ff fde1 	bl	8002536 <send_to_debug>
        send_at_comand("AT+CREG?\r\n");
 8002974:	480e      	ldr	r0, [pc, #56]	; (80029b0 <gsm_nw_process+0x36c>)
 8002976:	f7ff fdcd 	bl	8002514 <send_at_comand>
        gsm_nw_ctx.time_stamp = get_tick_ms(); 
 800297a:	f7ff faa5 	bl	8001ec8 <get_tick_ms>
 800297e:	4602      	mov	r2, r0
 8002980:	4b04      	ldr	r3, [pc, #16]	; (8002994 <gsm_nw_process+0x350>)
 8002982:	605a      	str	r2, [r3, #4]
        gsm_nw_ctx.step = 5;
 8002984:	4b03      	ldr	r3, [pc, #12]	; (8002994 <gsm_nw_process+0x350>)
 8002986:	2205      	movs	r2, #5
 8002988:	701a      	strb	r2, [r3, #0]
        break;
 800298a:	e212      	b.n	8002db2 <gsm_nw_process+0x76e>
    case 5: {
        bool handled = false;
 800298c:	2300      	movs	r3, #0
 800298e:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
        while (gsm_fetch_line(line, sizeof(line))) {
 8002992:	e038      	b.n	8002a06 <gsm_nw_process+0x3c2>
 8002994:	20000e98 	.word	0x20000e98
 8002998:	08006694 	.word	0x08006694
 800299c:	080066a4 	.word	0x080066a4
 80029a0:	080066ac 	.word	0x080066ac
 80029a4:	080066b8 	.word	0x080066b8
 80029a8:	080066d4 	.word	0x080066d4
 80029ac:	080066e0 	.word	0x080066e0
 80029b0:	08006708 	.word	0x08006708
            log_raw_line(line);
 80029b4:	463b      	mov	r3, r7
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7ff fe00 	bl	80025bc <log_raw_line>
            if (at_parse_line(line, &urc)) {
 80029bc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80029c0:	463b      	mov	r3, r7
 80029c2:	4611      	mov	r1, r2
 80029c4:	4618      	mov	r0, r3
 80029c6:	f000 fbe3 	bl	8003190 <at_parse_line>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d01a      	beq.n	8002a06 <gsm_nw_process+0x3c2>
                if (urc.type == URC_CREG) {
 80029d0:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80029d4:	2b04      	cmp	r3, #4
 80029d6:	d10b      	bne.n	80029f0 <gsm_nw_process+0x3ac>
                    gsm_nw_ctx.step = 6;
 80029d8:	4bc7      	ldr	r3, [pc, #796]	; (8002cf8 <gsm_nw_process+0x6b4>)
 80029da:	2206      	movs	r2, #6
 80029dc:	701a      	strb	r2, [r3, #0]
                    gsm_nw_ctx.time_stamp = get_tick_ms();
 80029de:	f7ff fa73 	bl	8001ec8 <get_tick_ms>
 80029e2:	4602      	mov	r2, r0
 80029e4:	4bc4      	ldr	r3, [pc, #784]	; (8002cf8 <gsm_nw_process+0x6b4>)
 80029e6:	605a      	str	r2, [r3, #4]
                    handled = true;
 80029e8:	2301      	movs	r3, #1
 80029ea:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
                    break;
 80029ee:	e012      	b.n	8002a16 <gsm_nw_process+0x3d2>
                } else if (urc.type == URC_ERROR) {
 80029f0:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d106      	bne.n	8002a06 <gsm_nw_process+0x3c2>
                    gsm_nw_ctx.step = 20;
 80029f8:	4bbf      	ldr	r3, [pc, #764]	; (8002cf8 <gsm_nw_process+0x6b4>)
 80029fa:	2214      	movs	r2, #20
 80029fc:	701a      	strb	r2, [r3, #0]
                    handled = true;
 80029fe:	2301      	movs	r3, #1
 8002a00:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
                    break;
 8002a04:	e007      	b.n	8002a16 <gsm_nw_process+0x3d2>
        while (gsm_fetch_line(line, sizeof(line))) {
 8002a06:	463b      	mov	r3, r7
 8002a08:	2180      	movs	r1, #128	; 0x80
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7ff fdaf 	bl	800256e <gsm_fetch_line>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1ce      	bne.n	80029b4 <gsm_nw_process+0x370>
                }
            }
        }
        if (!handled && is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 8002a16:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8002a1a:	f083 0301 	eor.w	r3, r3, #1
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	f000 81bd 	beq.w	8002da0 <gsm_nw_process+0x75c>
 8002a26:	4bb4      	ldr	r3, [pc, #720]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f242 7110 	movw	r1, #10000	; 0x2710
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7ff fdd4 	bl	80025dc <is_timeout>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	f000 81b2 	beq.w	8002da0 <gsm_nw_process+0x75c>
            send_to_debug("time out \r\n");
 8002a3c:	48af      	ldr	r0, [pc, #700]	; (8002cfc <gsm_nw_process+0x6b8>)
 8002a3e:	f7ff fd7a 	bl	8002536 <send_to_debug>
            gsm_nw_ctx.step = 20;
 8002a42:	4bad      	ldr	r3, [pc, #692]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002a44:	2214      	movs	r2, #20
 8002a46:	701a      	strb	r2, [r3, #0]
        }
        break;
 8002a48:	e1aa      	b.n	8002da0 <gsm_nw_process+0x75c>
    }
    case 6:
        send_to_debug(">>> bat che do sms text\r\n");
 8002a4a:	48ad      	ldr	r0, [pc, #692]	; (8002d00 <gsm_nw_process+0x6bc>)
 8002a4c:	f7ff fd73 	bl	8002536 <send_to_debug>
        send_at_comand("AT+CMGF=1\r\n");
 8002a50:	48ac      	ldr	r0, [pc, #688]	; (8002d04 <gsm_nw_process+0x6c0>)
 8002a52:	f7ff fd5f 	bl	8002514 <send_at_comand>
        gsm_nw_ctx.time_stamp = get_tick_ms(); 
 8002a56:	f7ff fa37 	bl	8001ec8 <get_tick_ms>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	4ba6      	ldr	r3, [pc, #664]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002a5e:	605a      	str	r2, [r3, #4]
        gsm_nw_ctx.step = 7;
 8002a60:	4ba5      	ldr	r3, [pc, #660]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002a62:	2207      	movs	r2, #7
 8002a64:	701a      	strb	r2, [r3, #0]
        break;
 8002a66:	e1a4      	b.n	8002db2 <gsm_nw_process+0x76e>
    case 7: {
        bool handled = false;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
        while (gsm_fetch_line(line, sizeof(line))) {
 8002a6e:	e028      	b.n	8002ac2 <gsm_nw_process+0x47e>
            log_raw_line(line);
 8002a70:	463b      	mov	r3, r7
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff fda2 	bl	80025bc <log_raw_line>
            if (at_parse_line(line, &urc)) {
 8002a78:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002a7c:	463b      	mov	r3, r7
 8002a7e:	4611      	mov	r1, r2
 8002a80:	4618      	mov	r0, r3
 8002a82:	f000 fb85 	bl	8003190 <at_parse_line>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d01a      	beq.n	8002ac2 <gsm_nw_process+0x47e>
                if (urc.type == URC_OK) {
 8002a8c:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d10b      	bne.n	8002aac <gsm_nw_process+0x468>
                    gsm_nw_ctx.step = 8;
 8002a94:	4b98      	ldr	r3, [pc, #608]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002a96:	2208      	movs	r2, #8
 8002a98:	701a      	strb	r2, [r3, #0]
                    gsm_nw_ctx.time_stamp = get_tick_ms();
 8002a9a:	f7ff fa15 	bl	8001ec8 <get_tick_ms>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	4b95      	ldr	r3, [pc, #596]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002aa2:	605a      	str	r2, [r3, #4]
                    handled = true;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
                    break;
 8002aaa:	e012      	b.n	8002ad2 <gsm_nw_process+0x48e>
                } else if (urc.type == URC_ERROR) {
 8002aac:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d106      	bne.n	8002ac2 <gsm_nw_process+0x47e>
                    gsm_nw_ctx.step = 20;
 8002ab4:	4b90      	ldr	r3, [pc, #576]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002ab6:	2214      	movs	r2, #20
 8002ab8:	701a      	strb	r2, [r3, #0]
                    handled = true;
 8002aba:	2301      	movs	r3, #1
 8002abc:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
                    break;
 8002ac0:	e007      	b.n	8002ad2 <gsm_nw_process+0x48e>
        while (gsm_fetch_line(line, sizeof(line))) {
 8002ac2:	463b      	mov	r3, r7
 8002ac4:	2180      	movs	r1, #128	; 0x80
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f7ff fd51 	bl	800256e <gsm_fetch_line>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1ce      	bne.n	8002a70 <gsm_nw_process+0x42c>
                }
            }
        }
        if (!handled && is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 8002ad2:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 8002ad6:	f083 0301 	eor.w	r3, r3, #1
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	f000 8161 	beq.w	8002da4 <gsm_nw_process+0x760>
 8002ae2:	4b85      	ldr	r3, [pc, #532]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	f242 7110 	movw	r1, #10000	; 0x2710
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7ff fd76 	bl	80025dc <is_timeout>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	f000 8156 	beq.w	8002da4 <gsm_nw_process+0x760>
            send_to_debug("time out \r\n");
 8002af8:	4880      	ldr	r0, [pc, #512]	; (8002cfc <gsm_nw_process+0x6b8>)
 8002afa:	f7ff fd1c 	bl	8002536 <send_to_debug>
            gsm_nw_ctx.step = 20;
 8002afe:	4b7e      	ldr	r3, [pc, #504]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002b00:	2214      	movs	r2, #20
 8002b02:	701a      	strb	r2, [r3, #0]
        }
        break;
 8002b04:	e14e      	b.n	8002da4 <gsm_nw_process+0x760>
    }
    case 8:
        send_to_debug(">>> charset GSM 7-bit\r\n");
 8002b06:	4880      	ldr	r0, [pc, #512]	; (8002d08 <gsm_nw_process+0x6c4>)
 8002b08:	f7ff fd15 	bl	8002536 <send_to_debug>
        send_at_comand("AT+CSCS=\"GSM\"\r\n");
 8002b0c:	487f      	ldr	r0, [pc, #508]	; (8002d0c <gsm_nw_process+0x6c8>)
 8002b0e:	f7ff fd01 	bl	8002514 <send_at_comand>
        gsm_nw_ctx.time_stamp = get_tick_ms(); 
 8002b12:	f7ff f9d9 	bl	8001ec8 <get_tick_ms>
 8002b16:	4602      	mov	r2, r0
 8002b18:	4b77      	ldr	r3, [pc, #476]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002b1a:	605a      	str	r2, [r3, #4]
        gsm_nw_ctx.step = 9;
 8002b1c:	4b76      	ldr	r3, [pc, #472]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002b1e:	2209      	movs	r2, #9
 8002b20:	701a      	strb	r2, [r3, #0]
        break;
 8002b22:	e146      	b.n	8002db2 <gsm_nw_process+0x76e>
    case 9: {
        bool handled = false;
 8002b24:	2300      	movs	r3, #0
 8002b26:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3
        while (gsm_fetch_line(line, sizeof(line))) {
 8002b2a:	e028      	b.n	8002b7e <gsm_nw_process+0x53a>
            log_raw_line(line);
 8002b2c:	463b      	mov	r3, r7
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7ff fd44 	bl	80025bc <log_raw_line>
            if (at_parse_line(line, &urc)) {
 8002b34:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002b38:	463b      	mov	r3, r7
 8002b3a:	4611      	mov	r1, r2
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f000 fb27 	bl	8003190 <at_parse_line>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d01a      	beq.n	8002b7e <gsm_nw_process+0x53a>
                if (urc.type == URC_OK) {
 8002b48:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d10b      	bne.n	8002b68 <gsm_nw_process+0x524>
                    gsm_nw_ctx.step = 10;
 8002b50:	4b69      	ldr	r3, [pc, #420]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002b52:	220a      	movs	r2, #10
 8002b54:	701a      	strb	r2, [r3, #0]
                    gsm_nw_ctx.time_stamp = get_tick_ms();
 8002b56:	f7ff f9b7 	bl	8001ec8 <get_tick_ms>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	4b66      	ldr	r3, [pc, #408]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002b5e:	605a      	str	r2, [r3, #4]
                    handled = true;
 8002b60:	2301      	movs	r3, #1
 8002b62:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3
                    break;
 8002b66:	e012      	b.n	8002b8e <gsm_nw_process+0x54a>
                } else if (urc.type == URC_ERROR) {
 8002b68:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d106      	bne.n	8002b7e <gsm_nw_process+0x53a>
                    gsm_nw_ctx.step = 20;
 8002b70:	4b61      	ldr	r3, [pc, #388]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002b72:	2214      	movs	r2, #20
 8002b74:	701a      	strb	r2, [r3, #0]
                    handled = true;
 8002b76:	2301      	movs	r3, #1
 8002b78:	f887 30d3 	strb.w	r3, [r7, #211]	; 0xd3
                    break;
 8002b7c:	e007      	b.n	8002b8e <gsm_nw_process+0x54a>
        while (gsm_fetch_line(line, sizeof(line))) {
 8002b7e:	463b      	mov	r3, r7
 8002b80:	2180      	movs	r1, #128	; 0x80
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7ff fcf3 	bl	800256e <gsm_fetch_line>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d1ce      	bne.n	8002b2c <gsm_nw_process+0x4e8>
                }
            }
        }
        if (!handled && is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 8002b8e:	f897 30d3 	ldrb.w	r3, [r7, #211]	; 0xd3
 8002b92:	f083 0301 	eor.w	r3, r3, #1
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	f000 8105 	beq.w	8002da8 <gsm_nw_process+0x764>
 8002b9e:	4b56      	ldr	r3, [pc, #344]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f242 7110 	movw	r1, #10000	; 0x2710
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f7ff fd18 	bl	80025dc <is_timeout>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	f000 80fa 	beq.w	8002da8 <gsm_nw_process+0x764>
            send_to_debug("time out \r\n");
 8002bb4:	4851      	ldr	r0, [pc, #324]	; (8002cfc <gsm_nw_process+0x6b8>)
 8002bb6:	f7ff fcbe 	bl	8002536 <send_to_debug>
            gsm_nw_ctx.step = 20;
 8002bba:	4b4f      	ldr	r3, [pc, #316]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002bbc:	2214      	movs	r2, #20
 8002bbe:	701a      	strb	r2, [r3, #0]
        }
        break;
 8002bc0:	e0f2      	b.n	8002da8 <gsm_nw_process+0x764>
    }

    case 10:
        send_to_debug(">>> chon bo nho\r\n");
 8002bc2:	4853      	ldr	r0, [pc, #332]	; (8002d10 <gsm_nw_process+0x6cc>)
 8002bc4:	f7ff fcb7 	bl	8002536 <send_to_debug>
        send_at_comand("AT+CPMS=\"ME\",\"ME\",\"ME\"\r\n");
 8002bc8:	4852      	ldr	r0, [pc, #328]	; (8002d14 <gsm_nw_process+0x6d0>)
 8002bca:	f7ff fca3 	bl	8002514 <send_at_comand>
        gsm_nw_ctx.time_stamp = get_tick_ms(); 
 8002bce:	f7ff f97b 	bl	8001ec8 <get_tick_ms>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	4b48      	ldr	r3, [pc, #288]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002bd6:	605a      	str	r2, [r3, #4]
        gsm_nw_ctx.step = 11;
 8002bd8:	4b47      	ldr	r3, [pc, #284]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002bda:	220b      	movs	r2, #11
 8002bdc:	701a      	strb	r2, [r3, #0]
        break;
 8002bde:	e0e8      	b.n	8002db2 <gsm_nw_process+0x76e>
    case 11: {
        bool handled = false;
 8002be0:	2300      	movs	r3, #0
 8002be2:	f887 30d2 	strb.w	r3, [r7, #210]	; 0xd2
        while (gsm_fetch_line(line, sizeof(line))) {
 8002be6:	e028      	b.n	8002c3a <gsm_nw_process+0x5f6>
            log_raw_line(line);
 8002be8:	463b      	mov	r3, r7
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff fce6 	bl	80025bc <log_raw_line>
            if (at_parse_line(line, &urc)) {
 8002bf0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002bf4:	463b      	mov	r3, r7
 8002bf6:	4611      	mov	r1, r2
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f000 fac9 	bl	8003190 <at_parse_line>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d01a      	beq.n	8002c3a <gsm_nw_process+0x5f6>
                if (urc.type == URC_OK) {
 8002c04:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d10b      	bne.n	8002c24 <gsm_nw_process+0x5e0>
                    gsm_nw_ctx.step = 12;
 8002c0c:	4b3a      	ldr	r3, [pc, #232]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002c0e:	220c      	movs	r2, #12
 8002c10:	701a      	strb	r2, [r3, #0]
                    gsm_nw_ctx.time_stamp = get_tick_ms();
 8002c12:	f7ff f959 	bl	8001ec8 <get_tick_ms>
 8002c16:	4602      	mov	r2, r0
 8002c18:	4b37      	ldr	r3, [pc, #220]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002c1a:	605a      	str	r2, [r3, #4]
                    handled = true;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	f887 30d2 	strb.w	r3, [r7, #210]	; 0xd2
                    break;
 8002c22:	e012      	b.n	8002c4a <gsm_nw_process+0x606>
                } else if (urc.type == URC_ERROR) {
 8002c24:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d106      	bne.n	8002c3a <gsm_nw_process+0x5f6>
                    gsm_nw_ctx.step = 20;
 8002c2c:	4b32      	ldr	r3, [pc, #200]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002c2e:	2214      	movs	r2, #20
 8002c30:	701a      	strb	r2, [r3, #0]
                    handled = true;
 8002c32:	2301      	movs	r3, #1
 8002c34:	f887 30d2 	strb.w	r3, [r7, #210]	; 0xd2
                    break;
 8002c38:	e007      	b.n	8002c4a <gsm_nw_process+0x606>
        while (gsm_fetch_line(line, sizeof(line))) {
 8002c3a:	463b      	mov	r3, r7
 8002c3c:	2180      	movs	r1, #128	; 0x80
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7ff fc95 	bl	800256e <gsm_fetch_line>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d1ce      	bne.n	8002be8 <gsm_nw_process+0x5a4>
                }
            }
        }
        if (!handled && is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 8002c4a:	f897 30d2 	ldrb.w	r3, [r7, #210]	; 0xd2
 8002c4e:	f083 0301 	eor.w	r3, r3, #1
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	f000 80a9 	beq.w	8002dac <gsm_nw_process+0x768>
 8002c5a:	4b27      	ldr	r3, [pc, #156]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f242 7110 	movw	r1, #10000	; 0x2710
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7ff fcba 	bl	80025dc <is_timeout>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	f000 809e 	beq.w	8002dac <gsm_nw_process+0x768>
            send_to_debug("time out \r\n");
 8002c70:	4822      	ldr	r0, [pc, #136]	; (8002cfc <gsm_nw_process+0x6b8>)
 8002c72:	f7ff fc60 	bl	8002536 <send_to_debug>
            gsm_nw_ctx.step = 20;
 8002c76:	4b20      	ldr	r3, [pc, #128]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002c78:	2214      	movs	r2, #20
 8002c7a:	701a      	strb	r2, [r3, #0]
        }
        break;
 8002c7c:	e096      	b.n	8002dac <gsm_nw_process+0x768>
    }

    case 12:
        send_to_debug(">>> bat loi chi tiet\r\n");
 8002c7e:	4826      	ldr	r0, [pc, #152]	; (8002d18 <gsm_nw_process+0x6d4>)
 8002c80:	f7ff fc59 	bl	8002536 <send_to_debug>
        send_at_comand("AT+CMEE=1\r\n");
 8002c84:	4825      	ldr	r0, [pc, #148]	; (8002d1c <gsm_nw_process+0x6d8>)
 8002c86:	f7ff fc45 	bl	8002514 <send_at_comand>
        gsm_nw_ctx.time_stamp = get_tick_ms(); 
 8002c8a:	f7ff f91d 	bl	8001ec8 <get_tick_ms>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	4b19      	ldr	r3, [pc, #100]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002c92:	605a      	str	r2, [r3, #4]
        gsm_nw_ctx.step = 13;
 8002c94:	4b18      	ldr	r3, [pc, #96]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002c96:	220d      	movs	r2, #13
 8002c98:	701a      	strb	r2, [r3, #0]
        break;
 8002c9a:	e08a      	b.n	8002db2 <gsm_nw_process+0x76e>
    case 13: {
        bool handled = false;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	f887 30d1 	strb.w	r3, [r7, #209]	; 0xd1
        while (gsm_fetch_line(line, sizeof(line))) {
 8002ca2:	e03d      	b.n	8002d20 <gsm_nw_process+0x6dc>
            log_raw_line(line);
 8002ca4:	463b      	mov	r3, r7
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f7ff fc88 	bl	80025bc <log_raw_line>
            if (at_parse_line(line, &urc)) {
 8002cac:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002cb0:	463b      	mov	r3, r7
 8002cb2:	4611      	mov	r1, r2
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f000 fa6b 	bl	8003190 <at_parse_line>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d02f      	beq.n	8002d20 <gsm_nw_process+0x6dc>
                if (urc.type == URC_OK) {
 8002cc0:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d10b      	bne.n	8002ce0 <gsm_nw_process+0x69c>
                    gsm_nw_ctx.step = 100;
 8002cc8:	4b0b      	ldr	r3, [pc, #44]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002cca:	2264      	movs	r2, #100	; 0x64
 8002ccc:	701a      	strb	r2, [r3, #0]
                    gsm_nw_ctx.time_stamp = get_tick_ms();
 8002cce:	f7ff f8fb 	bl	8001ec8 <get_tick_ms>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	4b08      	ldr	r3, [pc, #32]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002cd6:	605a      	str	r2, [r3, #4]
                    handled = true;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	f887 30d1 	strb.w	r3, [r7, #209]	; 0xd1
                    break;
 8002cde:	e027      	b.n	8002d30 <gsm_nw_process+0x6ec>
                } else if (urc.type == URC_ERROR) {
 8002ce0:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d11b      	bne.n	8002d20 <gsm_nw_process+0x6dc>
                    gsm_nw_ctx.step = 20;
 8002ce8:	4b03      	ldr	r3, [pc, #12]	; (8002cf8 <gsm_nw_process+0x6b4>)
 8002cea:	2214      	movs	r2, #20
 8002cec:	701a      	strb	r2, [r3, #0]
                    handled = true;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	f887 30d1 	strb.w	r3, [r7, #209]	; 0xd1
                    break;
 8002cf4:	e01c      	b.n	8002d30 <gsm_nw_process+0x6ec>
 8002cf6:	bf00      	nop
 8002cf8:	20000e98 	.word	0x20000e98
 8002cfc:	080066ac 	.word	0x080066ac
 8002d00:	08006714 	.word	0x08006714
 8002d04:	08006730 	.word	0x08006730
 8002d08:	0800673c 	.word	0x0800673c
 8002d0c:	08006754 	.word	0x08006754
 8002d10:	08006764 	.word	0x08006764
 8002d14:	08006778 	.word	0x08006778
 8002d18:	08006794 	.word	0x08006794
 8002d1c:	080067ac 	.word	0x080067ac
        while (gsm_fetch_line(line, sizeof(line))) {
 8002d20:	463b      	mov	r3, r7
 8002d22:	2180      	movs	r1, #128	; 0x80
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7ff fc22 	bl	800256e <gsm_fetch_line>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1b9      	bne.n	8002ca4 <gsm_nw_process+0x660>
                }
            }
        }
        if (!handled && is_timeout(gsm_nw_ctx.time_stamp, TIME_OUT)) {
 8002d30:	f897 30d1 	ldrb.w	r3, [r7, #209]	; 0xd1
 8002d34:	f083 0301 	eor.w	r3, r3, #1
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d038      	beq.n	8002db0 <gsm_nw_process+0x76c>
 8002d3e:	4b1f      	ldr	r3, [pc, #124]	; (8002dbc <gsm_nw_process+0x778>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f242 7110 	movw	r1, #10000	; 0x2710
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7ff fc48 	bl	80025dc <is_timeout>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d02e      	beq.n	8002db0 <gsm_nw_process+0x76c>
            send_to_debug("time out \r\n");
 8002d52:	481b      	ldr	r0, [pc, #108]	; (8002dc0 <gsm_nw_process+0x77c>)
 8002d54:	f7ff fbef 	bl	8002536 <send_to_debug>
            gsm_nw_ctx.step = 20;
 8002d58:	4b18      	ldr	r3, [pc, #96]	; (8002dbc <gsm_nw_process+0x778>)
 8002d5a:	2214      	movs	r2, #20
 8002d5c:	701a      	strb	r2, [r3, #0]
        }
        break;
 8002d5e:	e027      	b.n	8002db0 <gsm_nw_process+0x76c>
    }
    case 20:
        gsm_nw_ctx.retry++;
 8002d60:	4b16      	ldr	r3, [pc, #88]	; (8002dbc <gsm_nw_process+0x778>)
 8002d62:	785b      	ldrb	r3, [r3, #1]
 8002d64:	3301      	adds	r3, #1
 8002d66:	b2da      	uxtb	r2, r3
 8002d68:	4b14      	ldr	r3, [pc, #80]	; (8002dbc <gsm_nw_process+0x778>)
 8002d6a:	705a      	strb	r2, [r3, #1]
        if (gsm_nw_ctx.retry > 3) {
 8002d6c:	4b13      	ldr	r3, [pc, #76]	; (8002dbc <gsm_nw_process+0x778>)
 8002d6e:	785b      	ldrb	r3, [r3, #1]
 8002d70:	2b03      	cmp	r3, #3
 8002d72:	d903      	bls.n	8002d7c <gsm_nw_process+0x738>
            send_to_debug("that bai da retry 3 \r\n");
 8002d74:	4813      	ldr	r0, [pc, #76]	; (8002dc4 <gsm_nw_process+0x780>)
 8002d76:	f7ff fbde 	bl	8002536 <send_to_debug>
        } else {
            send_to_debug("retry...\r\n");
            gsm_nw_ctx.step = 0;
            gsm_nw_ctx.time_stamp = get_tick_ms();
        }
        break;
 8002d7a:	e01a      	b.n	8002db2 <gsm_nw_process+0x76e>
            send_to_debug("retry...\r\n");
 8002d7c:	4812      	ldr	r0, [pc, #72]	; (8002dc8 <gsm_nw_process+0x784>)
 8002d7e:	f7ff fbda 	bl	8002536 <send_to_debug>
            gsm_nw_ctx.step = 0;
 8002d82:	4b0e      	ldr	r3, [pc, #56]	; (8002dbc <gsm_nw_process+0x778>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	701a      	strb	r2, [r3, #0]
            gsm_nw_ctx.time_stamp = get_tick_ms();
 8002d88:	f7ff f89e 	bl	8001ec8 <get_tick_ms>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	4b0b      	ldr	r3, [pc, #44]	; (8002dbc <gsm_nw_process+0x778>)
 8002d90:	605a      	str	r2, [r3, #4]
        break;
 8002d92:	e00e      	b.n	8002db2 <gsm_nw_process+0x76e>

    case 100:
        // done base net
        break;
    default:
        break;
 8002d94:	bf00      	nop
 8002d96:	e00c      	b.n	8002db2 <gsm_nw_process+0x76e>
        break;
 8002d98:	bf00      	nop
 8002d9a:	e00a      	b.n	8002db2 <gsm_nw_process+0x76e>
        break;
 8002d9c:	bf00      	nop
 8002d9e:	e008      	b.n	8002db2 <gsm_nw_process+0x76e>
        break;
 8002da0:	bf00      	nop
 8002da2:	e006      	b.n	8002db2 <gsm_nw_process+0x76e>
        break;
 8002da4:	bf00      	nop
 8002da6:	e004      	b.n	8002db2 <gsm_nw_process+0x76e>
        break;
 8002da8:	bf00      	nop
 8002daa:	e002      	b.n	8002db2 <gsm_nw_process+0x76e>
        break;
 8002dac:	bf00      	nop
 8002dae:	e000      	b.n	8002db2 <gsm_nw_process+0x76e>
        break;
 8002db0:	bf00      	nop
    }
}  
 8002db2:	bf00      	nop
 8002db4:	37d8      	adds	r7, #216	; 0xd8
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	20000e98 	.word	0x20000e98
 8002dc0:	080066ac 	.word	0x080066ac
 8002dc4:	080067b8 	.word	0x080067b8
 8002dc8:	080067d0 	.word	0x080067d0

08002dcc <gsm_nw_is_ready>:



bool gsm_nw_is_ready(void){
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
    if (gsm_nw_ctx.step == 100){
 8002dd0:	4b05      	ldr	r3, [pc, #20]	; (8002de8 <gsm_nw_is_ready+0x1c>)
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	2b64      	cmp	r3, #100	; 0x64
 8002dd6:	d101      	bne.n	8002ddc <gsm_nw_is_ready+0x10>
        return true;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e000      	b.n	8002dde <gsm_nw_is_ready+0x12>
    }
    return false;
 8002ddc:	2300      	movs	r3, #0
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bc80      	pop	{r7}
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	20000e98 	.word	0x20000e98

08002dec <is_timeout>:

#define TIME_OUT 10000

gsm_sms_recive_t gsm_recive_ctx;

static bool is_timeout(uint32_t start_ms, uint32_t timeout_ms) {
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	6039      	str	r1, [r7, #0]
    return (get_tick_ms() - start_ms) >= timeout_ms;
 8002df6:	f7ff f867 	bl	8001ec8 <get_tick_ms>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	1ad2      	subs	r2, r2, r3
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	bf2c      	ite	cs
 8002e06:	2301      	movcs	r3, #1
 8002e08:	2300      	movcc	r3, #0
 8002e0a:	b2db      	uxtb	r3, r3
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3708      	adds	r7, #8
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <gsm_sms_recive_init>:


void gsm_sms_recive_init(gsm_sms_recive_cb_t sms_recive_done_cb, gsm_sms_recive_cb_t sms_recive_error_cb){
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
    gsm_recive_ctx.on_recive_done = sms_recive_done_cb;
 8002e1e:	4a13      	ldr	r2, [pc, #76]	; (8002e6c <gsm_sms_recive_init+0x58>)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	60d3      	str	r3, [r2, #12]
    gsm_recive_ctx.on_recive_error = sms_recive_error_cb;
 8002e24:	4a11      	ldr	r2, [pc, #68]	; (8002e6c <gsm_sms_recive_init+0x58>)
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	6113      	str	r3, [r2, #16]
    gsm_recive_ctx.step = 0;
 8002e2a:	4b10      	ldr	r3, [pc, #64]	; (8002e6c <gsm_sms_recive_init+0x58>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	701a      	strb	r2, [r3, #0]
    gsm_recive_ctx.time_stamp = get_tick_ms();
 8002e30:	f7ff f84a 	bl	8001ec8 <get_tick_ms>
 8002e34:	4602      	mov	r2, r0
 8002e36:	4b0d      	ldr	r3, [pc, #52]	; (8002e6c <gsm_sms_recive_init+0x58>)
 8002e38:	605a      	str	r2, [r3, #4]
    gsm_recive_ctx.timeout_ms = 0;
 8002e3a:	4b0c      	ldr	r3, [pc, #48]	; (8002e6c <gsm_sms_recive_init+0x58>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	609a      	str	r2, [r3, #8]
    gsm_recive_ctx.retry = 0;
 8002e40:	4b0a      	ldr	r3, [pc, #40]	; (8002e6c <gsm_sms_recive_init+0x58>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	705a      	strb	r2, [r3, #1]
    gsm_recive_ctx.number[0] = '\0';
 8002e46:	4b09      	ldr	r3, [pc, #36]	; (8002e6c <gsm_sms_recive_init+0x58>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	751a      	strb	r2, [r3, #20]
    gsm_recive_ctx.text[0] = '\0';
 8002e4c:	4b07      	ldr	r3, [pc, #28]	; (8002e6c <gsm_sms_recive_init+0x58>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    gsm_recive_ctx.sms_index = 0;
 8002e54:	4b05      	ldr	r3, [pc, #20]	; (8002e6c <gsm_sms_recive_init+0x58>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8

    send_at_comand("AT+CNMI=2,1,0,0,0\r\n");
 8002e5c:	4804      	ldr	r0, [pc, #16]	; (8002e70 <gsm_sms_recive_init+0x5c>)
 8002e5e:	f7ff fb59 	bl	8002514 <send_at_comand>
}
 8002e62:	bf00      	nop
 8002e64:	3708      	adds	r7, #8
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	20000eac 	.word	0x20000eac
 8002e70:	080067dc 	.word	0x080067dc

08002e74 <gsm_sms_recive_process>:

void gsm_sms_recive_process(void){
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b0be      	sub	sp, #248	; 0xf8
 8002e78:	af00      	add	r7, sp, #0
    urc_t urc;
    char line[128];

    if (gsm_recive_ctx.step == 0) {
 8002e7a:	4ba6      	ldr	r3, [pc, #664]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d122      	bne.n	8002ec8 <gsm_sms_recive_process+0x54>
        while (gsm_fetch_line(line, sizeof(line))) {
 8002e82:	e018      	b.n	8002eb6 <gsm_sms_recive_process+0x42>
            if (at_parse_line(line, &urc)) {
 8002e84:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002e88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e8c:	4611      	mov	r1, r2
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f000 f97e 	bl	8003190 <at_parse_line>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00d      	beq.n	8002eb6 <gsm_sms_recive_process+0x42>
                if (urc.type == URC_CMTI) {
 8002e9a:	f897 30a4 	ldrb.w	r3, [r7, #164]	; 0xa4
 8002e9e:	2b08      	cmp	r3, #8
 8002ea0:	d109      	bne.n	8002eb6 <gsm_sms_recive_process+0x42>
                    gsm_recive_ctx.sms_index = urc.v1;
 8002ea2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002ea6:	b2da      	uxtb	r2, r3
 8002ea8:	4b9a      	ldr	r3, [pc, #616]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8002eaa:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
                    gsm_recive_ctx.step = 1;
 8002eae:	4b99      	ldr	r3, [pc, #612]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	701a      	strb	r2, [r3, #0]
                    break;
 8002eb4:	e008      	b.n	8002ec8 <gsm_sms_recive_process+0x54>
        while (gsm_fetch_line(line, sizeof(line))) {
 8002eb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eba:	2180      	movs	r1, #128	; 0x80
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7ff fb56 	bl	800256e <gsm_fetch_line>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d1dd      	bne.n	8002e84 <gsm_sms_recive_process+0x10>
                }
            }
        }
    }
    
    switch (gsm_recive_ctx.step) {
 8002ec8:	4b92      	ldr	r3, [pc, #584]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	2b03      	cmp	r3, #3
 8002ece:	f000 80aa 	beq.w	8003026 <gsm_sms_recive_process+0x1b2>
 8002ed2:	2b03      	cmp	r3, #3
 8002ed4:	dc07      	bgt.n	8002ee6 <gsm_sms_recive_process+0x72>
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d00f      	beq.n	8002efa <gsm_sms_recive_process+0x86>
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	dc28      	bgt.n	8002f30 <gsm_sms_recive_process+0xbc>
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	f000 810b 	beq.w	80030fa <gsm_sms_recive_process+0x286>
        // gsm_recive_ctx.step = 0;
        // gsm_recive_ctx.sms_index = 0;
        break;
        
    default:
        break;
 8002ee4:	e112      	b.n	800310c <gsm_sms_recive_process+0x298>
    switch (gsm_recive_ctx.step) {
 8002ee6:	2b14      	cmp	r3, #20
 8002ee8:	f000 8103 	beq.w	80030f2 <gsm_sms_recive_process+0x27e>
 8002eec:	2b64      	cmp	r3, #100	; 0x64
 8002eee:	f000 8106 	beq.w	80030fe <gsm_sms_recive_process+0x28a>
 8002ef2:	2b04      	cmp	r3, #4
 8002ef4:	f000 80b5 	beq.w	8003062 <gsm_sms_recive_process+0x1ee>
        break;
 8002ef8:	e108      	b.n	800310c <gsm_sms_recive_process+0x298>
        if (gsm_recive_ctx.sms_index > 0) {
 8002efa:	4b86      	ldr	r3, [pc, #536]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8002efc:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	f000 80fe 	beq.w	8003102 <gsm_sms_recive_process+0x28e>
            snprintf(cmd, sizeof(cmd), "AT+CMGR=%d\r\n", gsm_recive_ctx.sms_index);
 8002f06:	4b83      	ldr	r3, [pc, #524]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8002f08:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8002f0c:	1d38      	adds	r0, r7, #4
 8002f0e:	4a82      	ldr	r2, [pc, #520]	; (8003118 <gsm_sms_recive_process+0x2a4>)
 8002f10:	2120      	movs	r1, #32
 8002f12:	f000 fbd9 	bl	80036c8 <snprintf>
            send_at_comand(cmd);
 8002f16:	1d3b      	adds	r3, r7, #4
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7ff fafb 	bl	8002514 <send_at_comand>
            gsm_recive_ctx.time_stamp = get_tick_ms();
 8002f1e:	f7fe ffd3 	bl	8001ec8 <get_tick_ms>
 8002f22:	4602      	mov	r2, r0
 8002f24:	4b7b      	ldr	r3, [pc, #492]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8002f26:	605a      	str	r2, [r3, #4]
            gsm_recive_ctx.step = 2;
 8002f28:	4b7a      	ldr	r3, [pc, #488]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8002f2a:	2202      	movs	r2, #2
 8002f2c:	701a      	strb	r2, [r3, #0]
        break;
 8002f2e:	e0e8      	b.n	8003102 <gsm_sms_recive_process+0x28e>
        bool found_cmgr = false;
 8002f30:	2300      	movs	r3, #0
 8002f32:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
        bool got_content = false;
 8002f36:	2300      	movs	r3, #0
 8002f38:	f887 30f6 	strb.w	r3, [r7, #246]	; 0xf6
        while (gsm_fetch_line(line, sizeof(line))) {
 8002f3c:	e05c      	b.n	8002ff8 <gsm_sms_recive_process+0x184>
            log_raw_line(line);
 8002f3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7ff fb3a 	bl	80025bc <log_raw_line>
            if (at_parse_line(line, &urc)) {
 8002f48:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8002f4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f50:	4611      	mov	r1, r2
 8002f52:	4618      	mov	r0, r3
 8002f54:	f000 f91c 	bl	8003190 <at_parse_line>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d027      	beq.n	8002fae <gsm_sms_recive_process+0x13a>
                if (urc.type == URC_CMGR) {
 8002f5e:	f897 30a4 	ldrb.w	r3, [r7, #164]	; 0xa4
 8002f62:	2b09      	cmp	r3, #9
 8002f64:	d10f      	bne.n	8002f86 <gsm_sms_recive_process+0x112>
                    strncpy(gsm_recive_ctx.number, urc.text, sizeof(gsm_recive_ctx.number) - 1);
 8002f66:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002f6a:	3310      	adds	r3, #16
 8002f6c:	2213      	movs	r2, #19
 8002f6e:	4619      	mov	r1, r3
 8002f70:	486a      	ldr	r0, [pc, #424]	; (800311c <gsm_sms_recive_process+0x2a8>)
 8002f72:	f000 fbfd 	bl	8003770 <strncpy>
                    gsm_recive_ctx.number[sizeof(gsm_recive_ctx.number) - 1] = '\0';
 8002f76:	4b67      	ldr	r3, [pc, #412]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
                    found_cmgr = true;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
 8002f84:	e038      	b.n	8002ff8 <gsm_sms_recive_process+0x184>
                } else if (urc.type == URC_OK && found_cmgr) {
 8002f86:	f897 30a4 	ldrb.w	r3, [r7, #164]	; 0xa4
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d107      	bne.n	8002f9e <gsm_sms_recive_process+0x12a>
 8002f8e:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d003      	beq.n	8002f9e <gsm_sms_recive_process+0x12a>
                    gsm_recive_ctx.step = 3;
 8002f96:	4b5f      	ldr	r3, [pc, #380]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8002f98:	2203      	movs	r2, #3
 8002f9a:	701a      	strb	r2, [r3, #0]
                    break;
 8002f9c:	e035      	b.n	800300a <gsm_sms_recive_process+0x196>
                } else if (urc.type == URC_ERROR) {
 8002f9e:	f897 30a4 	ldrb.w	r3, [r7, #164]	; 0xa4
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d128      	bne.n	8002ff8 <gsm_sms_recive_process+0x184>
                    gsm_recive_ctx.step = 20;
 8002fa6:	4b5b      	ldr	r3, [pc, #364]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8002fa8:	2214      	movs	r2, #20
 8002faa:	701a      	strb	r2, [r3, #0]
                    break;
 8002fac:	e02d      	b.n	800300a <gsm_sms_recive_process+0x196>
            } else if (found_cmgr && !got_content && line[0] != '\0' && line[0] != '\r' && line[0] != '\n') {
 8002fae:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d020      	beq.n	8002ff8 <gsm_sms_recive_process+0x184>
 8002fb6:	f897 30f6 	ldrb.w	r3, [r7, #246]	; 0xf6
 8002fba:	f083 0301 	eor.w	r3, r3, #1
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d019      	beq.n	8002ff8 <gsm_sms_recive_process+0x184>
 8002fc4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d015      	beq.n	8002ff8 <gsm_sms_recive_process+0x184>
 8002fcc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002fd0:	2b0d      	cmp	r3, #13
 8002fd2:	d011      	beq.n	8002ff8 <gsm_sms_recive_process+0x184>
 8002fd4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002fd8:	2b0a      	cmp	r3, #10
 8002fda:	d00d      	beq.n	8002ff8 <gsm_sms_recive_process+0x184>
                strncpy(gsm_recive_ctx.text, line, sizeof(gsm_recive_ctx.text) - 1);
 8002fdc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fe0:	229f      	movs	r2, #159	; 0x9f
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	484e      	ldr	r0, [pc, #312]	; (8003120 <gsm_sms_recive_process+0x2ac>)
 8002fe6:	f000 fbc3 	bl	8003770 <strncpy>
                gsm_recive_ctx.text[sizeof(gsm_recive_ctx.text) - 1] = '\0';
 8002fea:	4b4a      	ldr	r3, [pc, #296]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 20c7 	strb.w	r2, [r3, #199]	; 0xc7
                got_content = true;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	f887 30f6 	strb.w	r3, [r7, #246]	; 0xf6
        while (gsm_fetch_line(line, sizeof(line))) {
 8002ff8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ffc:	2180      	movs	r1, #128	; 0x80
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7ff fab5 	bl	800256e <gsm_fetch_line>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d199      	bne.n	8002f3e <gsm_sms_recive_process+0xca>
        if (is_timeout(gsm_recive_ctx.time_stamp, TIME_OUT)) {
 800300a:	4b42      	ldr	r3, [pc, #264]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f242 7110 	movw	r1, #10000	; 0x2710
 8003012:	4618      	mov	r0, r3
 8003014:	f7ff feea 	bl	8002dec <is_timeout>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d073      	beq.n	8003106 <gsm_sms_recive_process+0x292>
            gsm_recive_ctx.step = 20;
 800301e:	4b3d      	ldr	r3, [pc, #244]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8003020:	2214      	movs	r2, #20
 8003022:	701a      	strb	r2, [r3, #0]
        break;
 8003024:	e06f      	b.n	8003106 <gsm_sms_recive_process+0x292>
        if (gsm_recive_ctx.sms_index > 0) {
 8003026:	4b3b      	ldr	r3, [pc, #236]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8003028:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800302c:	2b00      	cmp	r3, #0
 800302e:	d014      	beq.n	800305a <gsm_sms_recive_process+0x1e6>
            snprintf(cmd, sizeof(cmd), "AT+CMGD=%d\r\n", gsm_recive_ctx.sms_index);
 8003030:	4b38      	ldr	r3, [pc, #224]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8003032:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8003036:	1d38      	adds	r0, r7, #4
 8003038:	4a3a      	ldr	r2, [pc, #232]	; (8003124 <gsm_sms_recive_process+0x2b0>)
 800303a:	2120      	movs	r1, #32
 800303c:	f000 fb44 	bl	80036c8 <snprintf>
            send_at_comand(cmd);
 8003040:	1d3b      	adds	r3, r7, #4
 8003042:	4618      	mov	r0, r3
 8003044:	f7ff fa66 	bl	8002514 <send_at_comand>
            gsm_recive_ctx.time_stamp = get_tick_ms();
 8003048:	f7fe ff3e 	bl	8001ec8 <get_tick_ms>
 800304c:	4602      	mov	r2, r0
 800304e:	4b31      	ldr	r3, [pc, #196]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8003050:	605a      	str	r2, [r3, #4]
            gsm_recive_ctx.step = 4;
 8003052:	4b30      	ldr	r3, [pc, #192]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8003054:	2204      	movs	r2, #4
 8003056:	701a      	strb	r2, [r3, #0]
        break;
 8003058:	e058      	b.n	800310c <gsm_sms_recive_process+0x298>
            gsm_recive_ctx.step = 100;
 800305a:	4b2e      	ldr	r3, [pc, #184]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 800305c:	2264      	movs	r2, #100	; 0x64
 800305e:	701a      	strb	r2, [r3, #0]
        break;
 8003060:	e054      	b.n	800310c <gsm_sms_recive_process+0x298>
        bool handled = false;
 8003062:	2300      	movs	r3, #0
 8003064:	f887 30f5 	strb.w	r3, [r7, #245]	; 0xf5
        while (gsm_fetch_line(line, sizeof(line))) {
 8003068:	e025      	b.n	80030b6 <gsm_sms_recive_process+0x242>
            log_raw_line(line);
 800306a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800306e:	4618      	mov	r0, r3
 8003070:	f7ff faa4 	bl	80025bc <log_raw_line>
            if (at_parse_line(line, &urc)) {
 8003074:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8003078:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800307c:	4611      	mov	r1, r2
 800307e:	4618      	mov	r0, r3
 8003080:	f000 f886 	bl	8003190 <at_parse_line>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d015      	beq.n	80030b6 <gsm_sms_recive_process+0x242>
                if (urc.type == URC_OK) {
 800308a:	f897 30a4 	ldrb.w	r3, [r7, #164]	; 0xa4
 800308e:	2b00      	cmp	r3, #0
 8003090:	d106      	bne.n	80030a0 <gsm_sms_recive_process+0x22c>
                    gsm_recive_ctx.step = 100;
 8003092:	4b20      	ldr	r3, [pc, #128]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 8003094:	2264      	movs	r2, #100	; 0x64
 8003096:	701a      	strb	r2, [r3, #0]
                    handled = true;
 8003098:	2301      	movs	r3, #1
 800309a:	f887 30f5 	strb.w	r3, [r7, #245]	; 0xf5
                    break;
 800309e:	e013      	b.n	80030c8 <gsm_sms_recive_process+0x254>
                } else if (urc.type == URC_ERROR) {
 80030a0:	f897 30a4 	ldrb.w	r3, [r7, #164]	; 0xa4
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d106      	bne.n	80030b6 <gsm_sms_recive_process+0x242>
                    gsm_recive_ctx.step = 20;
 80030a8:	4b1a      	ldr	r3, [pc, #104]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 80030aa:	2214      	movs	r2, #20
 80030ac:	701a      	strb	r2, [r3, #0]
                    handled = true;
 80030ae:	2301      	movs	r3, #1
 80030b0:	f887 30f5 	strb.w	r3, [r7, #245]	; 0xf5
                    break;
 80030b4:	e008      	b.n	80030c8 <gsm_sms_recive_process+0x254>
        while (gsm_fetch_line(line, sizeof(line))) {
 80030b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030ba:	2180      	movs	r1, #128	; 0x80
 80030bc:	4618      	mov	r0, r3
 80030be:	f7ff fa56 	bl	800256e <gsm_fetch_line>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d1d0      	bne.n	800306a <gsm_sms_recive_process+0x1f6>
        if (!handled && is_timeout(gsm_recive_ctx.time_stamp, TIME_OUT)) {
 80030c8:	f897 30f5 	ldrb.w	r3, [r7, #245]	; 0xf5
 80030cc:	f083 0301 	eor.w	r3, r3, #1
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d019      	beq.n	800310a <gsm_sms_recive_process+0x296>
 80030d6:	4b0f      	ldr	r3, [pc, #60]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f242 7110 	movw	r1, #10000	; 0x2710
 80030de:	4618      	mov	r0, r3
 80030e0:	f7ff fe84 	bl	8002dec <is_timeout>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00f      	beq.n	800310a <gsm_sms_recive_process+0x296>
            gsm_recive_ctx.step = 100;
 80030ea:	4b0a      	ldr	r3, [pc, #40]	; (8003114 <gsm_sms_recive_process+0x2a0>)
 80030ec:	2264      	movs	r2, #100	; 0x64
 80030ee:	701a      	strb	r2, [r3, #0]
        break;
 80030f0:	e00b      	b.n	800310a <gsm_sms_recive_process+0x296>
        send_to_debug("loi \r\n");
 80030f2:	480d      	ldr	r0, [pc, #52]	; (8003128 <gsm_sms_recive_process+0x2b4>)
 80030f4:	f7ff fa1f 	bl	8002536 <send_to_debug>
        break;
 80030f8:	e008      	b.n	800310c <gsm_sms_recive_process+0x298>
        break;
 80030fa:	bf00      	nop
 80030fc:	e006      	b.n	800310c <gsm_sms_recive_process+0x298>
        break;
 80030fe:	bf00      	nop
 8003100:	e004      	b.n	800310c <gsm_sms_recive_process+0x298>
        break;
 8003102:	bf00      	nop
 8003104:	e002      	b.n	800310c <gsm_sms_recive_process+0x298>
        break;
 8003106:	bf00      	nop
 8003108:	e000      	b.n	800310c <gsm_sms_recive_process+0x298>
        break;
 800310a:	bf00      	nop
    }
}
 800310c:	bf00      	nop
 800310e:	37f8      	adds	r7, #248	; 0xf8
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	20000eac 	.word	0x20000eac
 8003118:	080067f0 	.word	0x080067f0
 800311c:	20000ec0 	.word	0x20000ec0
 8003120:	20000ed4 	.word	0x20000ed4
 8003124:	08006800 	.word	0x08006800
 8003128:	08006810 	.word	0x08006810

0800312c <gsm_sms_send_init>:

static bool is_timeout(uint32_t start_ms, uint32_t timeout_ms) {
    return (get_tick_ms() - start_ms) >= timeout_ms;
}

void gsm_sms_send_init(gsm_sms_send_cb_t sms_send_done_cb, gsm_sms_send_cb_t sms_send_error_cb){
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
    gsm_send_ctx.step = 0;
 8003136:	4b0f      	ldr	r3, [pc, #60]	; (8003174 <gsm_sms_send_init+0x48>)
 8003138:	2200      	movs	r2, #0
 800313a:	701a      	strb	r2, [r3, #0]
    gsm_send_ctx.retry = 0; 
 800313c:	4b0d      	ldr	r3, [pc, #52]	; (8003174 <gsm_sms_send_init+0x48>)
 800313e:	2200      	movs	r2, #0
 8003140:	705a      	strb	r2, [r3, #1]
    gsm_send_ctx.time_stamp = get_tick_ms();
 8003142:	f7fe fec1 	bl	8001ec8 <get_tick_ms>
 8003146:	4602      	mov	r2, r0
 8003148:	4b0a      	ldr	r3, [pc, #40]	; (8003174 <gsm_sms_send_init+0x48>)
 800314a:	605a      	str	r2, [r3, #4]
    gsm_send_ctx.timeout_ms =0;
 800314c:	4b09      	ldr	r3, [pc, #36]	; (8003174 <gsm_sms_send_init+0x48>)
 800314e:	2200      	movs	r2, #0
 8003150:	609a      	str	r2, [r3, #8]
    gsm_send_ctx.on_send_done = sms_send_done_cb;
 8003152:	4a08      	ldr	r2, [pc, #32]	; (8003174 <gsm_sms_send_init+0x48>)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	60d3      	str	r3, [r2, #12]
    gsm_send_ctx.on_send_error = sms_send_error_cb;
 8003158:	4a06      	ldr	r2, [pc, #24]	; (8003174 <gsm_sms_send_init+0x48>)
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	6113      	str	r3, [r2, #16]
    gsm_send_ctx.number[0] =  '\0';
 800315e:	4b05      	ldr	r3, [pc, #20]	; (8003174 <gsm_sms_send_init+0x48>)
 8003160:	2200      	movs	r2, #0
 8003162:	751a      	strb	r2, [r3, #20]
    gsm_send_ctx.text[0] =  '\0';
 8003164:	4b03      	ldr	r3, [pc, #12]	; (8003174 <gsm_sms_send_init+0x48>)
 8003166:	2200      	movs	r2, #0
 8003168:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
}
 800316c:	bf00      	nop
 800316e:	3708      	adds	r7, #8
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	20000f78 	.word	0x20000f78

08003178 <parse_int>:
    int v2;
    int v3;
    char text[64];  
} urc_t;

static inline int parse_int(const char *s) { return atoi(s); }
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f000 fa65 	bl	8003650 <atoi>
 8003186:	4603      	mov	r3, r0
 8003188:	4618      	mov	r0, r3
 800318a:	3708      	adds	r7, #8
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <at_parse_line>:
#include "gsm_urc.h"

bool at_parse_line(const char *line, urc_t *out){
 8003190:	b580      	push	{r7, lr}
 8003192:	b094      	sub	sp, #80	; 0x50
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
    if (!line || !out) return false;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d002      	beq.n	80031a6 <at_parse_line+0x16>
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d101      	bne.n	80031aa <at_parse_line+0x1a>
 80031a6:	2300      	movs	r3, #0
 80031a8:	e247      	b.n	800363a <at_parse_line+0x4aa>
    memset(out, 0, sizeof(*out));
 80031aa:	2250      	movs	r2, #80	; 0x50
 80031ac:	2100      	movs	r1, #0
 80031ae:	6838      	ldr	r0, [r7, #0]
 80031b0:	f000 fa81 	bl	80036b6 <memset>
    out->type = URC_UNKNOWN;
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	220b      	movs	r2, #11
 80031b8:	701a      	strb	r2, [r3, #0]


    size_t n = strlen(line);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f7fc ffc8 	bl	8000150 <strlen>
 80031c0:	64f8      	str	r0, [r7, #76]	; 0x4c
    while (n > 0 && (line[n - 1] == '\r' || line[n - 1] == '\n')) {
 80031c2:	e002      	b.n	80031ca <at_parse_line+0x3a>
        n--;
 80031c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80031c6:	3b01      	subs	r3, #1
 80031c8:	64fb      	str	r3, [r7, #76]	; 0x4c
    while (n > 0 && (line[n - 1] == '\r' || line[n - 1] == '\n')) {
 80031ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d00d      	beq.n	80031ec <at_parse_line+0x5c>
 80031d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80031d2:	3b01      	subs	r3, #1
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	4413      	add	r3, r2
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	2b0d      	cmp	r3, #13
 80031dc:	d0f2      	beq.n	80031c4 <at_parse_line+0x34>
 80031de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80031e0:	3b01      	subs	r3, #1
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	4413      	add	r3, r2
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	2b0a      	cmp	r3, #10
 80031ea:	d0eb      	beq.n	80031c4 <at_parse_line+0x34>
    }
    if (n == 0) return false;
 80031ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <at_parse_line+0x66>
 80031f2:	2300      	movs	r3, #0
 80031f4:	e221      	b.n	800363a <at_parse_line+0x4aa>

    if ((n >= 2 && line[0] == 'A' && line[1] == 'T') ||
 80031f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d908      	bls.n	800320e <at_parse_line+0x7e>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	781b      	ldrb	r3, [r3, #0]
 8003200:	2b41      	cmp	r3, #65	; 0x41
 8003202:	d104      	bne.n	800320e <at_parse_line+0x7e>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	3301      	adds	r3, #1
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	2b54      	cmp	r3, #84	; 0x54
 800320c:	d00a      	beq.n	8003224 <at_parse_line+0x94>
 800320e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003210:	2b02      	cmp	r3, #2
 8003212:	d909      	bls.n	8003228 <at_parse_line+0x98>
        (n >= 3 && strncmp(line, "AT+", 3) == 0)) {
 8003214:	2203      	movs	r2, #3
 8003216:	499b      	ldr	r1, [pc, #620]	; (8003484 <at_parse_line+0x2f4>)
 8003218:	6878      	ldr	r0, [r7, #4]
 800321a:	f000 fa97 	bl	800374c <strncmp>
 800321e:	4603      	mov	r3, r0
 8003220:	2b00      	cmp	r3, #0
 8003222:	d101      	bne.n	8003228 <at_parse_line+0x98>
        return false;
 8003224:	2300      	movs	r3, #0
 8003226:	e208      	b.n	800363a <at_parse_line+0x4aa>
    }

  
    if (n == 2 && line[0] == 'O' && line[1] == 'K') {
 8003228:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800322a:	2b02      	cmp	r3, #2
 800322c:	d10d      	bne.n	800324a <at_parse_line+0xba>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	2b4f      	cmp	r3, #79	; 0x4f
 8003234:	d109      	bne.n	800324a <at_parse_line+0xba>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	3301      	adds	r3, #1
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	2b4b      	cmp	r3, #75	; 0x4b
 800323e:	d104      	bne.n	800324a <at_parse_line+0xba>
        out->type = URC_OK;
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	2200      	movs	r2, #0
 8003244:	701a      	strb	r2, [r3, #0]
        return true;
 8003246:	2301      	movs	r3, #1
 8003248:	e1f7      	b.n	800363a <at_parse_line+0x4aa>
    }
    if (n == 5 && strncmp(line, "ERROR", 5) == 0) {
 800324a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800324c:	2b05      	cmp	r3, #5
 800324e:	d10c      	bne.n	800326a <at_parse_line+0xda>
 8003250:	2205      	movs	r2, #5
 8003252:	498d      	ldr	r1, [pc, #564]	; (8003488 <at_parse_line+0x2f8>)
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f000 fa79 	bl	800374c <strncmp>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d104      	bne.n	800326a <at_parse_line+0xda>
        out->type = URC_ERROR;
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	2201      	movs	r2, #1
 8003264:	701a      	strb	r2, [r3, #0]
        return true;
 8003266:	2301      	movs	r3, #1
 8003268:	e1e7      	b.n	800363a <at_parse_line+0x4aa>
    }

    if (n >= 11 && strncmp(line, "+CME ERROR:", 11) == 0) {
 800326a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800326c:	2b0a      	cmp	r3, #10
 800326e:	d921      	bls.n	80032b4 <at_parse_line+0x124>
 8003270:	220b      	movs	r2, #11
 8003272:	4986      	ldr	r1, [pc, #536]	; (800348c <at_parse_line+0x2fc>)
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f000 fa69 	bl	800374c <strncmp>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d119      	bne.n	80032b4 <at_parse_line+0x124>
        const char *p = line + 11;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	330b      	adds	r3, #11
 8003284:	64bb      	str	r3, [r7, #72]	; 0x48
        while (*p == ' ' || *p == '\t') p++;
 8003286:	e002      	b.n	800328e <at_parse_line+0xfe>
 8003288:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800328a:	3301      	adds	r3, #1
 800328c:	64bb      	str	r3, [r7, #72]	; 0x48
 800328e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	2b20      	cmp	r3, #32
 8003294:	d0f8      	beq.n	8003288 <at_parse_line+0xf8>
 8003296:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003298:	781b      	ldrb	r3, [r3, #0]
 800329a:	2b09      	cmp	r3, #9
 800329c:	d0f4      	beq.n	8003288 <at_parse_line+0xf8>
        out->v1 = parse_int(p);
 800329e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80032a0:	f7ff ff6a 	bl	8003178 <parse_int>
 80032a4:	4602      	mov	r2, r0
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	605a      	str	r2, [r3, #4]
        out->type = URC_CME_ERROR;
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	2202      	movs	r2, #2
 80032ae:	701a      	strb	r2, [r3, #0]
        return true;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e1c2      	b.n	800363a <at_parse_line+0x4aa>
    }

  
    if (n >= 6 && strncmp(line, "+CPIN:", 6) == 0) {
 80032b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032b6:	2b05      	cmp	r3, #5
 80032b8:	d919      	bls.n	80032ee <at_parse_line+0x15e>
 80032ba:	2206      	movs	r2, #6
 80032bc:	4974      	ldr	r1, [pc, #464]	; (8003490 <at_parse_line+0x300>)
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f000 fa44 	bl	800374c <strncmp>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d111      	bne.n	80032ee <at_parse_line+0x15e>
        if (n >= 12 && strncmp(line + 7, "READY", 5) == 0) {
 80032ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032cc:	2b0b      	cmp	r3, #11
 80032ce:	d90e      	bls.n	80032ee <at_parse_line+0x15e>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	3307      	adds	r3, #7
 80032d4:	2205      	movs	r2, #5
 80032d6:	496f      	ldr	r1, [pc, #444]	; (8003494 <at_parse_line+0x304>)
 80032d8:	4618      	mov	r0, r3
 80032da:	f000 fa37 	bl	800374c <strncmp>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d104      	bne.n	80032ee <at_parse_line+0x15e>
            out->type = URC_CPIN_READY;
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	2203      	movs	r2, #3
 80032e8:	701a      	strb	r2, [r3, #0]
            return true;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e1a5      	b.n	800363a <at_parse_line+0x4aa>
        }
    }

    if (n >= 6 && strncmp(line, "+CREG:", 6) == 0) {
 80032ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032f0:	2b05      	cmp	r3, #5
 80032f2:	d93d      	bls.n	8003370 <at_parse_line+0x1e0>
 80032f4:	2206      	movs	r2, #6
 80032f6:	4968      	ldr	r1, [pc, #416]	; (8003498 <at_parse_line+0x308>)
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f000 fa27 	bl	800374c <strncmp>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d135      	bne.n	8003370 <at_parse_line+0x1e0>
        const char *p = line + 6;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	3306      	adds	r3, #6
 8003308:	647b      	str	r3, [r7, #68]	; 0x44
        out->v1 = -1; out->v2 = -1;
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	f04f 32ff 	mov.w	r2, #4294967295
 8003310:	605a      	str	r2, [r3, #4]
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	f04f 32ff 	mov.w	r2, #4294967295
 8003318:	609a      	str	r2, [r3, #8]
        
        while (*p == ':' || *p == ' ' || *p == '\t') p++;
 800331a:	e002      	b.n	8003322 <at_parse_line+0x192>
 800331c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800331e:	3301      	adds	r3, #1
 8003320:	647b      	str	r3, [r7, #68]	; 0x44
 8003322:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003324:	781b      	ldrb	r3, [r3, #0]
 8003326:	2b3a      	cmp	r3, #58	; 0x3a
 8003328:	d0f8      	beq.n	800331c <at_parse_line+0x18c>
 800332a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	2b20      	cmp	r3, #32
 8003330:	d0f4      	beq.n	800331c <at_parse_line+0x18c>
 8003332:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	2b09      	cmp	r3, #9
 8003338:	d0f0      	beq.n	800331c <at_parse_line+0x18c>
        out->v1 = parse_int(p);
 800333a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800333c:	f7ff ff1c 	bl	8003178 <parse_int>
 8003340:	4602      	mov	r2, r0
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	605a      	str	r2, [r3, #4]
        const char *comma = strchr(p, ',');
 8003346:	212c      	movs	r1, #44	; 0x2c
 8003348:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800334a:	f000 f9f1 	bl	8003730 <strchr>
 800334e:	61f8      	str	r0, [r7, #28]
        if (comma) {
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d007      	beq.n	8003366 <at_parse_line+0x1d6>
            out->v2 = parse_int(comma + 1);
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	3301      	adds	r3, #1
 800335a:	4618      	mov	r0, r3
 800335c:	f7ff ff0c 	bl	8003178 <parse_int>
 8003360:	4602      	mov	r2, r0
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	609a      	str	r2, [r3, #8]
        }
        out->type = URC_CREG;
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	2204      	movs	r2, #4
 800336a:	701a      	strb	r2, [r3, #0]
        return true;
 800336c:	2301      	movs	r3, #1
 800336e:	e164      	b.n	800363a <at_parse_line+0x4aa>
    }

  
    if (n >= 7 && strncmp(line, "+CGREG:", 7) == 0) {
 8003370:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003372:	2b06      	cmp	r3, #6
 8003374:	d93d      	bls.n	80033f2 <at_parse_line+0x262>
 8003376:	2207      	movs	r2, #7
 8003378:	4948      	ldr	r1, [pc, #288]	; (800349c <at_parse_line+0x30c>)
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 f9e6 	bl	800374c <strncmp>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d135      	bne.n	80033f2 <at_parse_line+0x262>
        const char *p = line + 7;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	3307      	adds	r3, #7
 800338a:	643b      	str	r3, [r7, #64]	; 0x40
        out->v1 = -1; out->v2 = -1;
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	f04f 32ff 	mov.w	r2, #4294967295
 8003392:	605a      	str	r2, [r3, #4]
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	f04f 32ff 	mov.w	r2, #4294967295
 800339a:	609a      	str	r2, [r3, #8]
        while (*p == ':' || *p == ' ' || *p == '\t') p++;
 800339c:	e002      	b.n	80033a4 <at_parse_line+0x214>
 800339e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033a0:	3301      	adds	r3, #1
 80033a2:	643b      	str	r3, [r7, #64]	; 0x40
 80033a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	2b3a      	cmp	r3, #58	; 0x3a
 80033aa:	d0f8      	beq.n	800339e <at_parse_line+0x20e>
 80033ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	2b20      	cmp	r3, #32
 80033b2:	d0f4      	beq.n	800339e <at_parse_line+0x20e>
 80033b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	2b09      	cmp	r3, #9
 80033ba:	d0f0      	beq.n	800339e <at_parse_line+0x20e>
        out->v1 = parse_int(p);
 80033bc:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80033be:	f7ff fedb 	bl	8003178 <parse_int>
 80033c2:	4602      	mov	r2, r0
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	605a      	str	r2, [r3, #4]
        const char *comma = strchr(p, ',');
 80033c8:	212c      	movs	r1, #44	; 0x2c
 80033ca:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80033cc:	f000 f9b0 	bl	8003730 <strchr>
 80033d0:	61b8      	str	r0, [r7, #24]
        if (comma) {
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d007      	beq.n	80033e8 <at_parse_line+0x258>
            out->v2 = parse_int(comma + 1);
 80033d8:	69bb      	ldr	r3, [r7, #24]
 80033da:	3301      	adds	r3, #1
 80033dc:	4618      	mov	r0, r3
 80033de:	f7ff fecb 	bl	8003178 <parse_int>
 80033e2:	4602      	mov	r2, r0
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	609a      	str	r2, [r3, #8]
        }
        out->type = URC_CGREG;
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	2205      	movs	r2, #5
 80033ec:	701a      	strb	r2, [r3, #0]
        return true;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e123      	b.n	800363a <at_parse_line+0x4aa>
    }


    if (n >= 5 && strncmp(line, "+CSQ:", 5) == 0) {
 80033f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033f4:	2b04      	cmp	r3, #4
 80033f6:	d935      	bls.n	8003464 <at_parse_line+0x2d4>
 80033f8:	2205      	movs	r2, #5
 80033fa:	4929      	ldr	r1, [pc, #164]	; (80034a0 <at_parse_line+0x310>)
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f000 f9a5 	bl	800374c <strncmp>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d12d      	bne.n	8003464 <at_parse_line+0x2d4>
        const char *p = line + 5;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	3305      	adds	r3, #5
 800340c:	63fb      	str	r3, [r7, #60]	; 0x3c
        while (*p == ':' || *p == ' ' || *p == '\t') p++;
 800340e:	e002      	b.n	8003416 <at_parse_line+0x286>
 8003410:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003412:	3301      	adds	r3, #1
 8003414:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003416:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	2b3a      	cmp	r3, #58	; 0x3a
 800341c:	d0f8      	beq.n	8003410 <at_parse_line+0x280>
 800341e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	2b20      	cmp	r3, #32
 8003424:	d0f4      	beq.n	8003410 <at_parse_line+0x280>
 8003426:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	2b09      	cmp	r3, #9
 800342c:	d0f0      	beq.n	8003410 <at_parse_line+0x280>
        out->v1 = parse_int(p);
 800342e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003430:	f7ff fea2 	bl	8003178 <parse_int>
 8003434:	4602      	mov	r2, r0
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	605a      	str	r2, [r3, #4]
        const char *comma = strchr(p, ',');
 800343a:	212c      	movs	r1, #44	; 0x2c
 800343c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800343e:	f000 f977 	bl	8003730 <strchr>
 8003442:	6178      	str	r0, [r7, #20]
        if (comma) out->v2 = parse_int(comma + 1);
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d007      	beq.n	800345a <at_parse_line+0x2ca>
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	3301      	adds	r3, #1
 800344e:	4618      	mov	r0, r3
 8003450:	f7ff fe92 	bl	8003178 <parse_int>
 8003454:	4602      	mov	r2, r0
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	609a      	str	r2, [r3, #8]
        out->type = URC_CSQ;
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	2206      	movs	r2, #6
 800345e:	701a      	strb	r2, [r3, #0]
        return true;
 8003460:	2301      	movs	r3, #1
 8003462:	e0ea      	b.n	800363a <at_parse_line+0x4aa>
    }

  
    if (n >= 10 && strncmp(line, "+PDP: DEACT", 11) == 0) {
 8003464:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003466:	2b09      	cmp	r3, #9
 8003468:	d91e      	bls.n	80034a8 <at_parse_line+0x318>
 800346a:	220b      	movs	r2, #11
 800346c:	490d      	ldr	r1, [pc, #52]	; (80034a4 <at_parse_line+0x314>)
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f000 f96c 	bl	800374c <strncmp>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d116      	bne.n	80034a8 <at_parse_line+0x318>
        out->type = URC_PDP_DEACT;
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	2207      	movs	r2, #7
 800347e:	701a      	strb	r2, [r3, #0]
        return true;
 8003480:	2301      	movs	r3, #1
 8003482:	e0da      	b.n	800363a <at_parse_line+0x4aa>
 8003484:	08006818 	.word	0x08006818
 8003488:	0800681c 	.word	0x0800681c
 800348c:	08006824 	.word	0x08006824
 8003490:	08006830 	.word	0x08006830
 8003494:	08006838 	.word	0x08006838
 8003498:	08006840 	.word	0x08006840
 800349c:	08006848 	.word	0x08006848
 80034a0:	08006850 	.word	0x08006850
 80034a4:	08006858 	.word	0x08006858
    }


    if (n >= 6 && strncmp(line, "+CMTI:", 6) == 0) {
 80034a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034aa:	2b05      	cmp	r3, #5
 80034ac:	d947      	bls.n	800353e <at_parse_line+0x3ae>
 80034ae:	2206      	movs	r2, #6
 80034b0:	4964      	ldr	r1, [pc, #400]	; (8003644 <at_parse_line+0x4b4>)
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 f94a 	bl	800374c <strncmp>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d13f      	bne.n	800353e <at_parse_line+0x3ae>
        const char *p = strchr(line, '"');
 80034be:	2122      	movs	r1, #34	; 0x22
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 f935 	bl	8003730 <strchr>
 80034c6:	6138      	str	r0, [r7, #16]
        if (p) {
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d032      	beq.n	8003534 <at_parse_line+0x3a4>
            const char *q = strchr(p + 1, '"');
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	3301      	adds	r3, #1
 80034d2:	2122      	movs	r1, #34	; 0x22
 80034d4:	4618      	mov	r0, r3
 80034d6:	f000 f92b 	bl	8003730 <strchr>
 80034da:	60f8      	str	r0, [r7, #12]
            if (q) {
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d028      	beq.n	8003534 <at_parse_line+0x3a4>
                size_t len = q - (p + 1);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	693a      	ldr	r2, [r7, #16]
 80034e6:	3201      	adds	r2, #1
 80034e8:	1a9b      	subs	r3, r3, r2
 80034ea:	63bb      	str	r3, [r7, #56]	; 0x38
                if (len >= sizeof(out->text)) len = sizeof(out->text) - 1;
 80034ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034ee:	2b3f      	cmp	r3, #63	; 0x3f
 80034f0:	d901      	bls.n	80034f6 <at_parse_line+0x366>
 80034f2:	233f      	movs	r3, #63	; 0x3f
 80034f4:	63bb      	str	r3, [r7, #56]	; 0x38
                memcpy(out->text, p + 1, len);
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	f103 0010 	add.w	r0, r3, #16
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	3301      	adds	r3, #1
 8003500:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003502:	4619      	mov	r1, r3
 8003504:	f000 f8cc 	bl	80036a0 <memcpy>
                out->text[len] = '\0';
 8003508:	683a      	ldr	r2, [r7, #0]
 800350a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800350c:	4413      	add	r3, r2
 800350e:	3310      	adds	r3, #16
 8003510:	2200      	movs	r2, #0
 8003512:	701a      	strb	r2, [r3, #0]
                const char *idx = strchr(q, ',');
 8003514:	212c      	movs	r1, #44	; 0x2c
 8003516:	68f8      	ldr	r0, [r7, #12]
 8003518:	f000 f90a 	bl	8003730 <strchr>
 800351c:	60b8      	str	r0, [r7, #8]
                if (idx) out->v1 = parse_int(idx + 1);
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d007      	beq.n	8003534 <at_parse_line+0x3a4>
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	3301      	adds	r3, #1
 8003528:	4618      	mov	r0, r3
 800352a:	f7ff fe25 	bl	8003178 <parse_int>
 800352e:	4602      	mov	r2, r0
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	605a      	str	r2, [r3, #4]
            }
        }
        out->type = URC_CMTI;
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	2208      	movs	r2, #8
 8003538:	701a      	strb	r2, [r3, #0]
        return true;
 800353a:	2301      	movs	r3, #1
 800353c:	e07d      	b.n	800363a <at_parse_line+0x4aa>
    }
// parser cho sms_recive
    if (n >= 6 && strncmp(line, "+CMGR:", 6) == 0) {
 800353e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003540:	2b05      	cmp	r3, #5
 8003542:	d950      	bls.n	80035e6 <at_parse_line+0x456>
 8003544:	2206      	movs	r2, #6
 8003546:	4940      	ldr	r1, [pc, #256]	; (8003648 <at_parse_line+0x4b8>)
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f000 f8ff 	bl	800374c <strncmp>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d148      	bne.n	80035e6 <at_parse_line+0x456>
        const char *p = line + 6;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	3306      	adds	r3, #6
 8003558:	637b      	str	r3, [r7, #52]	; 0x34
        int quote_count = 0;
 800355a:	2300      	movs	r3, #0
 800355c:	633b      	str	r3, [r7, #48]	; 0x30
        const char *num_start = NULL;
 800355e:	2300      	movs	r3, #0
 8003560:	62fb      	str	r3, [r7, #44]	; 0x2c
        const char *num_end = NULL;
 8003562:	2300      	movs	r3, #0
 8003564:	62bb      	str	r3, [r7, #40]	; 0x28
        
        while (*p) {
 8003566:	e019      	b.n	800359c <at_parse_line+0x40c>
            if (*p == '"') {
 8003568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	2b22      	cmp	r3, #34	; 0x22
 800356e:	d112      	bne.n	8003596 <at_parse_line+0x406>
                quote_count++;
 8003570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003572:	3301      	adds	r3, #1
 8003574:	633b      	str	r3, [r7, #48]	; 0x30
                if (quote_count == 3) {
 8003576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003578:	2b03      	cmp	r3, #3
 800357a:	d103      	bne.n	8003584 <at_parse_line+0x3f4>
                    num_start = p + 1;
 800357c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800357e:	3301      	adds	r3, #1
 8003580:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003582:	e008      	b.n	8003596 <at_parse_line+0x406>
                } else if (quote_count == 4 && num_start) {
 8003584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003586:	2b04      	cmp	r3, #4
 8003588:	d105      	bne.n	8003596 <at_parse_line+0x406>
 800358a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800358c:	2b00      	cmp	r3, #0
 800358e:	d002      	beq.n	8003596 <at_parse_line+0x406>
                    num_end = p;
 8003590:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003592:	62bb      	str	r3, [r7, #40]	; 0x28
                    break;
 8003594:	e006      	b.n	80035a4 <at_parse_line+0x414>
                }
            }
            p++;
 8003596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003598:	3301      	adds	r3, #1
 800359a:	637b      	str	r3, [r7, #52]	; 0x34
        while (*p) {
 800359c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800359e:	781b      	ldrb	r3, [r3, #0]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d1e1      	bne.n	8003568 <at_parse_line+0x3d8>
        }
        
        if (num_start && num_end) {
 80035a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d018      	beq.n	80035dc <at_parse_line+0x44c>
 80035aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d015      	beq.n	80035dc <at_parse_line+0x44c>
            size_t len = num_end - num_start;
 80035b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	627b      	str	r3, [r7, #36]	; 0x24
            if (len >= sizeof(out->text)) len = sizeof(out->text) - 1;
 80035b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ba:	2b3f      	cmp	r3, #63	; 0x3f
 80035bc:	d901      	bls.n	80035c2 <at_parse_line+0x432>
 80035be:	233f      	movs	r3, #63	; 0x3f
 80035c0:	627b      	str	r3, [r7, #36]	; 0x24
            memcpy(out->text, num_start, len);
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	3310      	adds	r3, #16
 80035c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035c8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80035ca:	4618      	mov	r0, r3
 80035cc:	f000 f868 	bl	80036a0 <memcpy>
            out->text[len] = '\0';
 80035d0:	683a      	ldr	r2, [r7, #0]
 80035d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d4:	4413      	add	r3, r2
 80035d6:	3310      	adds	r3, #16
 80035d8:	2200      	movs	r2, #0
 80035da:	701a      	strb	r2, [r3, #0]
        }
        out->type = URC_CMGR;
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	2209      	movs	r2, #9
 80035e0:	701a      	strb	r2, [r3, #0]
        return true;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e029      	b.n	800363a <at_parse_line+0x4aa>
    }

    if (n >= 6 && strncmp(line, "+CMGS:", 6) == 0) {
 80035e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80035e8:	2b05      	cmp	r3, #5
 80035ea:	d925      	bls.n	8003638 <at_parse_line+0x4a8>
 80035ec:	2206      	movs	r2, #6
 80035ee:	4917      	ldr	r1, [pc, #92]	; (800364c <at_parse_line+0x4bc>)
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	f000 f8ab 	bl	800374c <strncmp>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d11d      	bne.n	8003638 <at_parse_line+0x4a8>
        const char *p = line + 6;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	3306      	adds	r3, #6
 8003600:	623b      	str	r3, [r7, #32]
        while (*p == ':' || *p == ' ' || *p == '\t') p++;
 8003602:	e002      	b.n	800360a <at_parse_line+0x47a>
 8003604:	6a3b      	ldr	r3, [r7, #32]
 8003606:	3301      	adds	r3, #1
 8003608:	623b      	str	r3, [r7, #32]
 800360a:	6a3b      	ldr	r3, [r7, #32]
 800360c:	781b      	ldrb	r3, [r3, #0]
 800360e:	2b3a      	cmp	r3, #58	; 0x3a
 8003610:	d0f8      	beq.n	8003604 <at_parse_line+0x474>
 8003612:	6a3b      	ldr	r3, [r7, #32]
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	2b20      	cmp	r3, #32
 8003618:	d0f4      	beq.n	8003604 <at_parse_line+0x474>
 800361a:	6a3b      	ldr	r3, [r7, #32]
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	2b09      	cmp	r3, #9
 8003620:	d0f0      	beq.n	8003604 <at_parse_line+0x474>
        out->v1 = parse_int(p);
 8003622:	6a38      	ldr	r0, [r7, #32]
 8003624:	f7ff fda8 	bl	8003178 <parse_int>
 8003628:	4602      	mov	r2, r0
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	605a      	str	r2, [r3, #4]
        out->type = URC_CMGS;
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	220a      	movs	r2, #10
 8003632:	701a      	strb	r2, [r3, #0]
        return true;
 8003634:	2301      	movs	r3, #1
 8003636:	e000      	b.n	800363a <at_parse_line+0x4aa>
    }

    
    return false;
 8003638:	2300      	movs	r3, #0
}
 800363a:	4618      	mov	r0, r3
 800363c:	3750      	adds	r7, #80	; 0x50
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	08006864 	.word	0x08006864
 8003648:	0800686c 	.word	0x0800686c
 800364c:	08006874 	.word	0x08006874

08003650 <atoi>:
 8003650:	220a      	movs	r2, #10
 8003652:	2100      	movs	r1, #0
 8003654:	f000 b922 	b.w	800389c <strtol>

08003658 <__libc_init_array>:
 8003658:	b570      	push	{r4, r5, r6, lr}
 800365a:	2500      	movs	r5, #0
 800365c:	4e0c      	ldr	r6, [pc, #48]	; (8003690 <__libc_init_array+0x38>)
 800365e:	4c0d      	ldr	r4, [pc, #52]	; (8003694 <__libc_init_array+0x3c>)
 8003660:	1ba4      	subs	r4, r4, r6
 8003662:	10a4      	asrs	r4, r4, #2
 8003664:	42a5      	cmp	r5, r4
 8003666:	d109      	bne.n	800367c <__libc_init_array+0x24>
 8003668:	f003 f804 	bl	8006674 <_init>
 800366c:	2500      	movs	r5, #0
 800366e:	4e0a      	ldr	r6, [pc, #40]	; (8003698 <__libc_init_array+0x40>)
 8003670:	4c0a      	ldr	r4, [pc, #40]	; (800369c <__libc_init_array+0x44>)
 8003672:	1ba4      	subs	r4, r4, r6
 8003674:	10a4      	asrs	r4, r4, #2
 8003676:	42a5      	cmp	r5, r4
 8003678:	d105      	bne.n	8003686 <__libc_init_array+0x2e>
 800367a:	bd70      	pop	{r4, r5, r6, pc}
 800367c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003680:	4798      	blx	r3
 8003682:	3501      	adds	r5, #1
 8003684:	e7ee      	b.n	8003664 <__libc_init_array+0xc>
 8003686:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800368a:	4798      	blx	r3
 800368c:	3501      	adds	r5, #1
 800368e:	e7f2      	b.n	8003676 <__libc_init_array+0x1e>
 8003690:	08006af0 	.word	0x08006af0
 8003694:	08006af0 	.word	0x08006af0
 8003698:	08006af0 	.word	0x08006af0
 800369c:	08006af4 	.word	0x08006af4

080036a0 <memcpy>:
 80036a0:	b510      	push	{r4, lr}
 80036a2:	1e43      	subs	r3, r0, #1
 80036a4:	440a      	add	r2, r1
 80036a6:	4291      	cmp	r1, r2
 80036a8:	d100      	bne.n	80036ac <memcpy+0xc>
 80036aa:	bd10      	pop	{r4, pc}
 80036ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80036b4:	e7f7      	b.n	80036a6 <memcpy+0x6>

080036b6 <memset>:
 80036b6:	4603      	mov	r3, r0
 80036b8:	4402      	add	r2, r0
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d100      	bne.n	80036c0 <memset+0xa>
 80036be:	4770      	bx	lr
 80036c0:	f803 1b01 	strb.w	r1, [r3], #1
 80036c4:	e7f9      	b.n	80036ba <memset+0x4>
	...

080036c8 <snprintf>:
 80036c8:	b40c      	push	{r2, r3}
 80036ca:	b530      	push	{r4, r5, lr}
 80036cc:	4b17      	ldr	r3, [pc, #92]	; (800372c <snprintf+0x64>)
 80036ce:	1e0c      	subs	r4, r1, #0
 80036d0:	b09d      	sub	sp, #116	; 0x74
 80036d2:	681d      	ldr	r5, [r3, #0]
 80036d4:	da08      	bge.n	80036e8 <snprintf+0x20>
 80036d6:	238b      	movs	r3, #139	; 0x8b
 80036d8:	f04f 30ff 	mov.w	r0, #4294967295
 80036dc:	602b      	str	r3, [r5, #0]
 80036de:	b01d      	add	sp, #116	; 0x74
 80036e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80036e4:	b002      	add	sp, #8
 80036e6:	4770      	bx	lr
 80036e8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80036ec:	f8ad 3014 	strh.w	r3, [sp, #20]
 80036f0:	bf0c      	ite	eq
 80036f2:	4623      	moveq	r3, r4
 80036f4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80036f8:	9304      	str	r3, [sp, #16]
 80036fa:	9307      	str	r3, [sp, #28]
 80036fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003700:	9002      	str	r0, [sp, #8]
 8003702:	9006      	str	r0, [sp, #24]
 8003704:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003708:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800370a:	ab21      	add	r3, sp, #132	; 0x84
 800370c:	a902      	add	r1, sp, #8
 800370e:	4628      	mov	r0, r5
 8003710:	9301      	str	r3, [sp, #4]
 8003712:	f000 f8d9 	bl	80038c8 <_svfprintf_r>
 8003716:	1c43      	adds	r3, r0, #1
 8003718:	bfbc      	itt	lt
 800371a:	238b      	movlt	r3, #139	; 0x8b
 800371c:	602b      	strlt	r3, [r5, #0]
 800371e:	2c00      	cmp	r4, #0
 8003720:	d0dd      	beq.n	80036de <snprintf+0x16>
 8003722:	2200      	movs	r2, #0
 8003724:	9b02      	ldr	r3, [sp, #8]
 8003726:	701a      	strb	r2, [r3, #0]
 8003728:	e7d9      	b.n	80036de <snprintf+0x16>
 800372a:	bf00      	nop
 800372c:	20000028 	.word	0x20000028

08003730 <strchr>:
 8003730:	b2c9      	uxtb	r1, r1
 8003732:	4603      	mov	r3, r0
 8003734:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003738:	b11a      	cbz	r2, 8003742 <strchr+0x12>
 800373a:	4291      	cmp	r1, r2
 800373c:	d1f9      	bne.n	8003732 <strchr+0x2>
 800373e:	4618      	mov	r0, r3
 8003740:	4770      	bx	lr
 8003742:	2900      	cmp	r1, #0
 8003744:	bf0c      	ite	eq
 8003746:	4618      	moveq	r0, r3
 8003748:	2000      	movne	r0, #0
 800374a:	4770      	bx	lr

0800374c <strncmp>:
 800374c:	b510      	push	{r4, lr}
 800374e:	b16a      	cbz	r2, 800376c <strncmp+0x20>
 8003750:	3901      	subs	r1, #1
 8003752:	1884      	adds	r4, r0, r2
 8003754:	f810 3b01 	ldrb.w	r3, [r0], #1
 8003758:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800375c:	4293      	cmp	r3, r2
 800375e:	d103      	bne.n	8003768 <strncmp+0x1c>
 8003760:	42a0      	cmp	r0, r4
 8003762:	d001      	beq.n	8003768 <strncmp+0x1c>
 8003764:	2b00      	cmp	r3, #0
 8003766:	d1f5      	bne.n	8003754 <strncmp+0x8>
 8003768:	1a98      	subs	r0, r3, r2
 800376a:	bd10      	pop	{r4, pc}
 800376c:	4610      	mov	r0, r2
 800376e:	bd10      	pop	{r4, pc}

08003770 <strncpy>:
 8003770:	b570      	push	{r4, r5, r6, lr}
 8003772:	4604      	mov	r4, r0
 8003774:	b902      	cbnz	r2, 8003778 <strncpy+0x8>
 8003776:	bd70      	pop	{r4, r5, r6, pc}
 8003778:	4623      	mov	r3, r4
 800377a:	f811 5b01 	ldrb.w	r5, [r1], #1
 800377e:	1e56      	subs	r6, r2, #1
 8003780:	f803 5b01 	strb.w	r5, [r3], #1
 8003784:	b91d      	cbnz	r5, 800378e <strncpy+0x1e>
 8003786:	4414      	add	r4, r2
 8003788:	42a3      	cmp	r3, r4
 800378a:	d103      	bne.n	8003794 <strncpy+0x24>
 800378c:	bd70      	pop	{r4, r5, r6, pc}
 800378e:	461c      	mov	r4, r3
 8003790:	4632      	mov	r2, r6
 8003792:	e7ef      	b.n	8003774 <strncpy+0x4>
 8003794:	f803 5b01 	strb.w	r5, [r3], #1
 8003798:	e7f6      	b.n	8003788 <strncpy+0x18>

0800379a <_strtol_l.isra.0>:
 800379a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800379e:	4680      	mov	r8, r0
 80037a0:	4689      	mov	r9, r1
 80037a2:	4692      	mov	sl, r2
 80037a4:	461f      	mov	r7, r3
 80037a6:	468b      	mov	fp, r1
 80037a8:	465d      	mov	r5, fp
 80037aa:	980a      	ldr	r0, [sp, #40]	; 0x28
 80037ac:	f815 4b01 	ldrb.w	r4, [r5], #1
 80037b0:	f001 feba 	bl	8005528 <__locale_ctype_ptr_l>
 80037b4:	4420      	add	r0, r4
 80037b6:	7846      	ldrb	r6, [r0, #1]
 80037b8:	f016 0608 	ands.w	r6, r6, #8
 80037bc:	d10b      	bne.n	80037d6 <_strtol_l.isra.0+0x3c>
 80037be:	2c2d      	cmp	r4, #45	; 0x2d
 80037c0:	d10b      	bne.n	80037da <_strtol_l.isra.0+0x40>
 80037c2:	2601      	movs	r6, #1
 80037c4:	782c      	ldrb	r4, [r5, #0]
 80037c6:	f10b 0502 	add.w	r5, fp, #2
 80037ca:	b167      	cbz	r7, 80037e6 <_strtol_l.isra.0+0x4c>
 80037cc:	2f10      	cmp	r7, #16
 80037ce:	d114      	bne.n	80037fa <_strtol_l.isra.0+0x60>
 80037d0:	2c30      	cmp	r4, #48	; 0x30
 80037d2:	d00a      	beq.n	80037ea <_strtol_l.isra.0+0x50>
 80037d4:	e011      	b.n	80037fa <_strtol_l.isra.0+0x60>
 80037d6:	46ab      	mov	fp, r5
 80037d8:	e7e6      	b.n	80037a8 <_strtol_l.isra.0+0xe>
 80037da:	2c2b      	cmp	r4, #43	; 0x2b
 80037dc:	bf04      	itt	eq
 80037de:	782c      	ldrbeq	r4, [r5, #0]
 80037e0:	f10b 0502 	addeq.w	r5, fp, #2
 80037e4:	e7f1      	b.n	80037ca <_strtol_l.isra.0+0x30>
 80037e6:	2c30      	cmp	r4, #48	; 0x30
 80037e8:	d127      	bne.n	800383a <_strtol_l.isra.0+0xa0>
 80037ea:	782b      	ldrb	r3, [r5, #0]
 80037ec:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80037f0:	2b58      	cmp	r3, #88	; 0x58
 80037f2:	d14b      	bne.n	800388c <_strtol_l.isra.0+0xf2>
 80037f4:	2710      	movs	r7, #16
 80037f6:	786c      	ldrb	r4, [r5, #1]
 80037f8:	3502      	adds	r5, #2
 80037fa:	2e00      	cmp	r6, #0
 80037fc:	bf0c      	ite	eq
 80037fe:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8003802:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8003806:	2200      	movs	r2, #0
 8003808:	fbb1 fef7 	udiv	lr, r1, r7
 800380c:	4610      	mov	r0, r2
 800380e:	fb07 1c1e 	mls	ip, r7, lr, r1
 8003812:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8003816:	2b09      	cmp	r3, #9
 8003818:	d811      	bhi.n	800383e <_strtol_l.isra.0+0xa4>
 800381a:	461c      	mov	r4, r3
 800381c:	42a7      	cmp	r7, r4
 800381e:	dd1d      	ble.n	800385c <_strtol_l.isra.0+0xc2>
 8003820:	1c53      	adds	r3, r2, #1
 8003822:	d007      	beq.n	8003834 <_strtol_l.isra.0+0x9a>
 8003824:	4586      	cmp	lr, r0
 8003826:	d316      	bcc.n	8003856 <_strtol_l.isra.0+0xbc>
 8003828:	d101      	bne.n	800382e <_strtol_l.isra.0+0x94>
 800382a:	45a4      	cmp	ip, r4
 800382c:	db13      	blt.n	8003856 <_strtol_l.isra.0+0xbc>
 800382e:	2201      	movs	r2, #1
 8003830:	fb00 4007 	mla	r0, r0, r7, r4
 8003834:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003838:	e7eb      	b.n	8003812 <_strtol_l.isra.0+0x78>
 800383a:	270a      	movs	r7, #10
 800383c:	e7dd      	b.n	80037fa <_strtol_l.isra.0+0x60>
 800383e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8003842:	2b19      	cmp	r3, #25
 8003844:	d801      	bhi.n	800384a <_strtol_l.isra.0+0xb0>
 8003846:	3c37      	subs	r4, #55	; 0x37
 8003848:	e7e8      	b.n	800381c <_strtol_l.isra.0+0x82>
 800384a:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800384e:	2b19      	cmp	r3, #25
 8003850:	d804      	bhi.n	800385c <_strtol_l.isra.0+0xc2>
 8003852:	3c57      	subs	r4, #87	; 0x57
 8003854:	e7e2      	b.n	800381c <_strtol_l.isra.0+0x82>
 8003856:	f04f 32ff 	mov.w	r2, #4294967295
 800385a:	e7eb      	b.n	8003834 <_strtol_l.isra.0+0x9a>
 800385c:	1c53      	adds	r3, r2, #1
 800385e:	d108      	bne.n	8003872 <_strtol_l.isra.0+0xd8>
 8003860:	2322      	movs	r3, #34	; 0x22
 8003862:	4608      	mov	r0, r1
 8003864:	f8c8 3000 	str.w	r3, [r8]
 8003868:	f1ba 0f00 	cmp.w	sl, #0
 800386c:	d107      	bne.n	800387e <_strtol_l.isra.0+0xe4>
 800386e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003872:	b106      	cbz	r6, 8003876 <_strtol_l.isra.0+0xdc>
 8003874:	4240      	negs	r0, r0
 8003876:	f1ba 0f00 	cmp.w	sl, #0
 800387a:	d00c      	beq.n	8003896 <_strtol_l.isra.0+0xfc>
 800387c:	b122      	cbz	r2, 8003888 <_strtol_l.isra.0+0xee>
 800387e:	3d01      	subs	r5, #1
 8003880:	f8ca 5000 	str.w	r5, [sl]
 8003884:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003888:	464d      	mov	r5, r9
 800388a:	e7f9      	b.n	8003880 <_strtol_l.isra.0+0xe6>
 800388c:	2430      	movs	r4, #48	; 0x30
 800388e:	2f00      	cmp	r7, #0
 8003890:	d1b3      	bne.n	80037fa <_strtol_l.isra.0+0x60>
 8003892:	2708      	movs	r7, #8
 8003894:	e7b1      	b.n	80037fa <_strtol_l.isra.0+0x60>
 8003896:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800389c <strtol>:
 800389c:	4b08      	ldr	r3, [pc, #32]	; (80038c0 <strtol+0x24>)
 800389e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80038a0:	681c      	ldr	r4, [r3, #0]
 80038a2:	4d08      	ldr	r5, [pc, #32]	; (80038c4 <strtol+0x28>)
 80038a4:	6a23      	ldr	r3, [r4, #32]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	bf08      	it	eq
 80038aa:	462b      	moveq	r3, r5
 80038ac:	9300      	str	r3, [sp, #0]
 80038ae:	4613      	mov	r3, r2
 80038b0:	460a      	mov	r2, r1
 80038b2:	4601      	mov	r1, r0
 80038b4:	4620      	mov	r0, r4
 80038b6:	f7ff ff70 	bl	800379a <_strtol_l.isra.0>
 80038ba:	b003      	add	sp, #12
 80038bc:	bd30      	pop	{r4, r5, pc}
 80038be:	bf00      	nop
 80038c0:	20000028 	.word	0x20000028
 80038c4:	2000011c 	.word	0x2000011c

080038c8 <_svfprintf_r>:
 80038c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038cc:	b0bf      	sub	sp, #252	; 0xfc
 80038ce:	4689      	mov	r9, r1
 80038d0:	4615      	mov	r5, r2
 80038d2:	461f      	mov	r7, r3
 80038d4:	4682      	mov	sl, r0
 80038d6:	f001 fe2b 	bl	8005530 <_localeconv_r>
 80038da:	6803      	ldr	r3, [r0, #0]
 80038dc:	4618      	mov	r0, r3
 80038de:	9311      	str	r3, [sp, #68]	; 0x44
 80038e0:	f7fc fc36 	bl	8000150 <strlen>
 80038e4:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80038e8:	900a      	str	r0, [sp, #40]	; 0x28
 80038ea:	061b      	lsls	r3, r3, #24
 80038ec:	d518      	bpl.n	8003920 <_svfprintf_r+0x58>
 80038ee:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80038f2:	b9ab      	cbnz	r3, 8003920 <_svfprintf_r+0x58>
 80038f4:	2140      	movs	r1, #64	; 0x40
 80038f6:	4650      	mov	r0, sl
 80038f8:	f001 fe30 	bl	800555c <_malloc_r>
 80038fc:	f8c9 0000 	str.w	r0, [r9]
 8003900:	f8c9 0010 	str.w	r0, [r9, #16]
 8003904:	b948      	cbnz	r0, 800391a <_svfprintf_r+0x52>
 8003906:	230c      	movs	r3, #12
 8003908:	f8ca 3000 	str.w	r3, [sl]
 800390c:	f04f 33ff 	mov.w	r3, #4294967295
 8003910:	930b      	str	r3, [sp, #44]	; 0x2c
 8003912:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003914:	b03f      	add	sp, #252	; 0xfc
 8003916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800391a:	2340      	movs	r3, #64	; 0x40
 800391c:	f8c9 3014 	str.w	r3, [r9, #20]
 8003920:	2300      	movs	r3, #0
 8003922:	ac2e      	add	r4, sp, #184	; 0xb8
 8003924:	9421      	str	r4, [sp, #132]	; 0x84
 8003926:	9323      	str	r3, [sp, #140]	; 0x8c
 8003928:	9322      	str	r3, [sp, #136]	; 0x88
 800392a:	9509      	str	r5, [sp, #36]	; 0x24
 800392c:	9307      	str	r3, [sp, #28]
 800392e:	930d      	str	r3, [sp, #52]	; 0x34
 8003930:	930e      	str	r3, [sp, #56]	; 0x38
 8003932:	9315      	str	r3, [sp, #84]	; 0x54
 8003934:	9314      	str	r3, [sp, #80]	; 0x50
 8003936:	930b      	str	r3, [sp, #44]	; 0x2c
 8003938:	9312      	str	r3, [sp, #72]	; 0x48
 800393a:	9313      	str	r3, [sp, #76]	; 0x4c
 800393c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800393e:	462b      	mov	r3, r5
 8003940:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003944:	b112      	cbz	r2, 800394c <_svfprintf_r+0x84>
 8003946:	2a25      	cmp	r2, #37	; 0x25
 8003948:	f040 8083 	bne.w	8003a52 <_svfprintf_r+0x18a>
 800394c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800394e:	1aee      	subs	r6, r5, r3
 8003950:	d00d      	beq.n	800396e <_svfprintf_r+0xa6>
 8003952:	e884 0048 	stmia.w	r4, {r3, r6}
 8003956:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003958:	4433      	add	r3, r6
 800395a:	9323      	str	r3, [sp, #140]	; 0x8c
 800395c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800395e:	3301      	adds	r3, #1
 8003960:	2b07      	cmp	r3, #7
 8003962:	9322      	str	r3, [sp, #136]	; 0x88
 8003964:	dc77      	bgt.n	8003a56 <_svfprintf_r+0x18e>
 8003966:	3408      	adds	r4, #8
 8003968:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800396a:	4433      	add	r3, r6
 800396c:	930b      	str	r3, [sp, #44]	; 0x2c
 800396e:	782b      	ldrb	r3, [r5, #0]
 8003970:	2b00      	cmp	r3, #0
 8003972:	f000 8725 	beq.w	80047c0 <_svfprintf_r+0xef8>
 8003976:	2300      	movs	r3, #0
 8003978:	1c69      	adds	r1, r5, #1
 800397a:	461a      	mov	r2, r3
 800397c:	f04f 3bff 	mov.w	fp, #4294967295
 8003980:	461d      	mov	r5, r3
 8003982:	200a      	movs	r0, #10
 8003984:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8003988:	930c      	str	r3, [sp, #48]	; 0x30
 800398a:	1c4e      	adds	r6, r1, #1
 800398c:	7809      	ldrb	r1, [r1, #0]
 800398e:	9609      	str	r6, [sp, #36]	; 0x24
 8003990:	9106      	str	r1, [sp, #24]
 8003992:	9906      	ldr	r1, [sp, #24]
 8003994:	3920      	subs	r1, #32
 8003996:	2958      	cmp	r1, #88	; 0x58
 8003998:	f200 8414 	bhi.w	80041c4 <_svfprintf_r+0x8fc>
 800399c:	e8df f011 	tbh	[pc, r1, lsl #1]
 80039a0:	041200a5 	.word	0x041200a5
 80039a4:	00aa0412 	.word	0x00aa0412
 80039a8:	04120412 	.word	0x04120412
 80039ac:	04120412 	.word	0x04120412
 80039b0:	04120412 	.word	0x04120412
 80039b4:	006500ad 	.word	0x006500ad
 80039b8:	00b50412 	.word	0x00b50412
 80039bc:	041200b8 	.word	0x041200b8
 80039c0:	00d800d5 	.word	0x00d800d5
 80039c4:	00d800d8 	.word	0x00d800d8
 80039c8:	00d800d8 	.word	0x00d800d8
 80039cc:	00d800d8 	.word	0x00d800d8
 80039d0:	00d800d8 	.word	0x00d800d8
 80039d4:	04120412 	.word	0x04120412
 80039d8:	04120412 	.word	0x04120412
 80039dc:	04120412 	.word	0x04120412
 80039e0:	04120412 	.word	0x04120412
 80039e4:	04120412 	.word	0x04120412
 80039e8:	0122010c 	.word	0x0122010c
 80039ec:	01220412 	.word	0x01220412
 80039f0:	04120412 	.word	0x04120412
 80039f4:	04120412 	.word	0x04120412
 80039f8:	041200eb 	.word	0x041200eb
 80039fc:	033c0412 	.word	0x033c0412
 8003a00:	04120412 	.word	0x04120412
 8003a04:	04120412 	.word	0x04120412
 8003a08:	03a40412 	.word	0x03a40412
 8003a0c:	04120412 	.word	0x04120412
 8003a10:	04120085 	.word	0x04120085
 8003a14:	04120412 	.word	0x04120412
 8003a18:	04120412 	.word	0x04120412
 8003a1c:	04120412 	.word	0x04120412
 8003a20:	04120412 	.word	0x04120412
 8003a24:	00fe0412 	.word	0x00fe0412
 8003a28:	0122006b 	.word	0x0122006b
 8003a2c:	01220122 	.word	0x01220122
 8003a30:	006b00ee 	.word	0x006b00ee
 8003a34:	04120412 	.word	0x04120412
 8003a38:	041200f1 	.word	0x041200f1
 8003a3c:	033e031e 	.word	0x033e031e
 8003a40:	00f80372 	.word	0x00f80372
 8003a44:	03830412 	.word	0x03830412
 8003a48:	03a60412 	.word	0x03a60412
 8003a4c:	04120412 	.word	0x04120412
 8003a50:	03be      	.short	0x03be
 8003a52:	461d      	mov	r5, r3
 8003a54:	e773      	b.n	800393e <_svfprintf_r+0x76>
 8003a56:	aa21      	add	r2, sp, #132	; 0x84
 8003a58:	4649      	mov	r1, r9
 8003a5a:	4650      	mov	r0, sl
 8003a5c:	f002 fa98 	bl	8005f90 <__ssprint_r>
 8003a60:	2800      	cmp	r0, #0
 8003a62:	f040 868e 	bne.w	8004782 <_svfprintf_r+0xeba>
 8003a66:	ac2e      	add	r4, sp, #184	; 0xb8
 8003a68:	e77e      	b.n	8003968 <_svfprintf_r+0xa0>
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	222b      	movs	r2, #43	; 0x2b
 8003a6e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003a70:	e78b      	b.n	800398a <_svfprintf_r+0xc2>
 8003a72:	460f      	mov	r7, r1
 8003a74:	e7fb      	b.n	8003a6e <_svfprintf_r+0x1a6>
 8003a76:	b10b      	cbz	r3, 8003a7c <_svfprintf_r+0x1b4>
 8003a78:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8003a7c:	06ae      	lsls	r6, r5, #26
 8003a7e:	f140 80a1 	bpl.w	8003bc4 <_svfprintf_r+0x2fc>
 8003a82:	3707      	adds	r7, #7
 8003a84:	f027 0707 	bic.w	r7, r7, #7
 8003a88:	f107 0308 	add.w	r3, r7, #8
 8003a8c:	9308      	str	r3, [sp, #32]
 8003a8e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003a92:	2e00      	cmp	r6, #0
 8003a94:	f177 0300 	sbcs.w	r3, r7, #0
 8003a98:	da05      	bge.n	8003aa6 <_svfprintf_r+0x1de>
 8003a9a:	232d      	movs	r3, #45	; 0x2d
 8003a9c:	4276      	negs	r6, r6
 8003a9e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8003aa2:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e2c7      	b.n	800403a <_svfprintf_r+0x772>
 8003aaa:	b10b      	cbz	r3, 8003ab0 <_svfprintf_r+0x1e8>
 8003aac:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8003ab0:	4ba0      	ldr	r3, [pc, #640]	; (8003d34 <_svfprintf_r+0x46c>)
 8003ab2:	9315      	str	r3, [sp, #84]	; 0x54
 8003ab4:	06ab      	lsls	r3, r5, #26
 8003ab6:	f140 8336 	bpl.w	8004126 <_svfprintf_r+0x85e>
 8003aba:	3707      	adds	r7, #7
 8003abc:	f027 0707 	bic.w	r7, r7, #7
 8003ac0:	f107 0308 	add.w	r3, r7, #8
 8003ac4:	9308      	str	r3, [sp, #32]
 8003ac6:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003aca:	07e8      	lsls	r0, r5, #31
 8003acc:	d50b      	bpl.n	8003ae6 <_svfprintf_r+0x21e>
 8003ace:	ea56 0307 	orrs.w	r3, r6, r7
 8003ad2:	d008      	beq.n	8003ae6 <_svfprintf_r+0x21e>
 8003ad4:	2330      	movs	r3, #48	; 0x30
 8003ad6:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8003ada:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8003ade:	f045 0502 	orr.w	r5, r5, #2
 8003ae2:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 8003ae6:	2302      	movs	r3, #2
 8003ae8:	e2a4      	b.n	8004034 <_svfprintf_r+0x76c>
 8003aea:	2a00      	cmp	r2, #0
 8003aec:	d1bf      	bne.n	8003a6e <_svfprintf_r+0x1a6>
 8003aee:	2301      	movs	r3, #1
 8003af0:	2220      	movs	r2, #32
 8003af2:	e7bc      	b.n	8003a6e <_svfprintf_r+0x1a6>
 8003af4:	f045 0501 	orr.w	r5, r5, #1
 8003af8:	e7b9      	b.n	8003a6e <_svfprintf_r+0x1a6>
 8003afa:	683e      	ldr	r6, [r7, #0]
 8003afc:	1d39      	adds	r1, r7, #4
 8003afe:	2e00      	cmp	r6, #0
 8003b00:	960c      	str	r6, [sp, #48]	; 0x30
 8003b02:	dab6      	bge.n	8003a72 <_svfprintf_r+0x1aa>
 8003b04:	460f      	mov	r7, r1
 8003b06:	4276      	negs	r6, r6
 8003b08:	960c      	str	r6, [sp, #48]	; 0x30
 8003b0a:	f045 0504 	orr.w	r5, r5, #4
 8003b0e:	e7ae      	b.n	8003a6e <_svfprintf_r+0x1a6>
 8003b10:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003b12:	1c4e      	adds	r6, r1, #1
 8003b14:	7809      	ldrb	r1, [r1, #0]
 8003b16:	292a      	cmp	r1, #42	; 0x2a
 8003b18:	9106      	str	r1, [sp, #24]
 8003b1a:	d010      	beq.n	8003b3e <_svfprintf_r+0x276>
 8003b1c:	f04f 0b00 	mov.w	fp, #0
 8003b20:	9609      	str	r6, [sp, #36]	; 0x24
 8003b22:	9906      	ldr	r1, [sp, #24]
 8003b24:	3930      	subs	r1, #48	; 0x30
 8003b26:	2909      	cmp	r1, #9
 8003b28:	f63f af33 	bhi.w	8003992 <_svfprintf_r+0xca>
 8003b2c:	fb00 1b0b 	mla	fp, r0, fp, r1
 8003b30:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003b32:	460e      	mov	r6, r1
 8003b34:	f816 1b01 	ldrb.w	r1, [r6], #1
 8003b38:	9106      	str	r1, [sp, #24]
 8003b3a:	9609      	str	r6, [sp, #36]	; 0x24
 8003b3c:	e7f1      	b.n	8003b22 <_svfprintf_r+0x25a>
 8003b3e:	6839      	ldr	r1, [r7, #0]
 8003b40:	9609      	str	r6, [sp, #36]	; 0x24
 8003b42:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 8003b46:	3704      	adds	r7, #4
 8003b48:	e791      	b.n	8003a6e <_svfprintf_r+0x1a6>
 8003b4a:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8003b4e:	e78e      	b.n	8003a6e <_svfprintf_r+0x1a6>
 8003b50:	2100      	movs	r1, #0
 8003b52:	910c      	str	r1, [sp, #48]	; 0x30
 8003b54:	9906      	ldr	r1, [sp, #24]
 8003b56:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8003b58:	3930      	subs	r1, #48	; 0x30
 8003b5a:	fb00 1106 	mla	r1, r0, r6, r1
 8003b5e:	910c      	str	r1, [sp, #48]	; 0x30
 8003b60:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003b62:	460e      	mov	r6, r1
 8003b64:	f816 1b01 	ldrb.w	r1, [r6], #1
 8003b68:	9106      	str	r1, [sp, #24]
 8003b6a:	9906      	ldr	r1, [sp, #24]
 8003b6c:	9609      	str	r6, [sp, #36]	; 0x24
 8003b6e:	3930      	subs	r1, #48	; 0x30
 8003b70:	2909      	cmp	r1, #9
 8003b72:	d9ef      	bls.n	8003b54 <_svfprintf_r+0x28c>
 8003b74:	e70d      	b.n	8003992 <_svfprintf_r+0xca>
 8003b76:	f045 0508 	orr.w	r5, r5, #8
 8003b7a:	e778      	b.n	8003a6e <_svfprintf_r+0x1a6>
 8003b7c:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8003b80:	e775      	b.n	8003a6e <_svfprintf_r+0x1a6>
 8003b82:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003b84:	7809      	ldrb	r1, [r1, #0]
 8003b86:	296c      	cmp	r1, #108	; 0x6c
 8003b88:	d105      	bne.n	8003b96 <_svfprintf_r+0x2ce>
 8003b8a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003b8c:	3101      	adds	r1, #1
 8003b8e:	9109      	str	r1, [sp, #36]	; 0x24
 8003b90:	f045 0520 	orr.w	r5, r5, #32
 8003b94:	e76b      	b.n	8003a6e <_svfprintf_r+0x1a6>
 8003b96:	f045 0510 	orr.w	r5, r5, #16
 8003b9a:	e768      	b.n	8003a6e <_svfprintf_r+0x1a6>
 8003b9c:	2600      	movs	r6, #0
 8003b9e:	1d3b      	adds	r3, r7, #4
 8003ba0:	9308      	str	r3, [sp, #32]
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8003ba8:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8003bac:	f04f 0b01 	mov.w	fp, #1
 8003bb0:	4637      	mov	r7, r6
 8003bb2:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 8003bb6:	e11c      	b.n	8003df2 <_svfprintf_r+0x52a>
 8003bb8:	b10b      	cbz	r3, 8003bbe <_svfprintf_r+0x2f6>
 8003bba:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8003bbe:	f045 0510 	orr.w	r5, r5, #16
 8003bc2:	e75b      	b.n	8003a7c <_svfprintf_r+0x1b4>
 8003bc4:	f015 0f10 	tst.w	r5, #16
 8003bc8:	f107 0304 	add.w	r3, r7, #4
 8003bcc:	d003      	beq.n	8003bd6 <_svfprintf_r+0x30e>
 8003bce:	683e      	ldr	r6, [r7, #0]
 8003bd0:	9308      	str	r3, [sp, #32]
 8003bd2:	17f7      	asrs	r7, r6, #31
 8003bd4:	e75d      	b.n	8003a92 <_svfprintf_r+0x1ca>
 8003bd6:	683e      	ldr	r6, [r7, #0]
 8003bd8:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003bdc:	9308      	str	r3, [sp, #32]
 8003bde:	bf18      	it	ne
 8003be0:	b236      	sxthne	r6, r6
 8003be2:	e7f6      	b.n	8003bd2 <_svfprintf_r+0x30a>
 8003be4:	b10b      	cbz	r3, 8003bea <_svfprintf_r+0x322>
 8003be6:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8003bea:	3707      	adds	r7, #7
 8003bec:	f027 0707 	bic.w	r7, r7, #7
 8003bf0:	f107 0308 	add.w	r3, r7, #8
 8003bf4:	9308      	str	r3, [sp, #32]
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8003bfc:	930d      	str	r3, [sp, #52]	; 0x34
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8003c02:	930e      	str	r3, [sp, #56]	; 0x38
 8003c04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003c06:	4638      	mov	r0, r7
 8003c08:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8003c0c:	4631      	mov	r1, r6
 8003c0e:	4b4a      	ldr	r3, [pc, #296]	; (8003d38 <_svfprintf_r+0x470>)
 8003c10:	f7fc fef8 	bl	8000a04 <__aeabi_dcmpun>
 8003c14:	2800      	cmp	r0, #0
 8003c16:	f040 85dc 	bne.w	80047d2 <_svfprintf_r+0xf0a>
 8003c1a:	f04f 32ff 	mov.w	r2, #4294967295
 8003c1e:	4b46      	ldr	r3, [pc, #280]	; (8003d38 <_svfprintf_r+0x470>)
 8003c20:	4638      	mov	r0, r7
 8003c22:	4631      	mov	r1, r6
 8003c24:	f7fc fed0 	bl	80009c8 <__aeabi_dcmple>
 8003c28:	2800      	cmp	r0, #0
 8003c2a:	f040 85d2 	bne.w	80047d2 <_svfprintf_r+0xf0a>
 8003c2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003c30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003c32:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003c34:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003c36:	f7fc febd 	bl	80009b4 <__aeabi_dcmplt>
 8003c3a:	b110      	cbz	r0, 8003c42 <_svfprintf_r+0x37a>
 8003c3c:	232d      	movs	r3, #45	; 0x2d
 8003c3e:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8003c42:	4b3e      	ldr	r3, [pc, #248]	; (8003d3c <_svfprintf_r+0x474>)
 8003c44:	4a3e      	ldr	r2, [pc, #248]	; (8003d40 <_svfprintf_r+0x478>)
 8003c46:	9906      	ldr	r1, [sp, #24]
 8003c48:	f04f 0b03 	mov.w	fp, #3
 8003c4c:	2947      	cmp	r1, #71	; 0x47
 8003c4e:	bfcc      	ite	gt
 8003c50:	4690      	movgt	r8, r2
 8003c52:	4698      	movle	r8, r3
 8003c54:	2600      	movs	r6, #0
 8003c56:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8003c5a:	4637      	mov	r7, r6
 8003c5c:	e0c9      	b.n	8003df2 <_svfprintf_r+0x52a>
 8003c5e:	f1bb 3fff 	cmp.w	fp, #4294967295
 8003c62:	d026      	beq.n	8003cb2 <_svfprintf_r+0x3ea>
 8003c64:	9b06      	ldr	r3, [sp, #24]
 8003c66:	f023 0320 	bic.w	r3, r3, #32
 8003c6a:	2b47      	cmp	r3, #71	; 0x47
 8003c6c:	d104      	bne.n	8003c78 <_svfprintf_r+0x3b0>
 8003c6e:	f1bb 0f00 	cmp.w	fp, #0
 8003c72:	bf08      	it	eq
 8003c74:	f04f 0b01 	moveq.w	fp, #1
 8003c78:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8003c7c:	9317      	str	r3, [sp, #92]	; 0x5c
 8003c7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003c80:	1e1f      	subs	r7, r3, #0
 8003c82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003c84:	bfa8      	it	ge
 8003c86:	9710      	strge	r7, [sp, #64]	; 0x40
 8003c88:	930f      	str	r3, [sp, #60]	; 0x3c
 8003c8a:	bfbd      	ittte	lt
 8003c8c:	463b      	movlt	r3, r7
 8003c8e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003c92:	9310      	strlt	r3, [sp, #64]	; 0x40
 8003c94:	2300      	movge	r3, #0
 8003c96:	bfb8      	it	lt
 8003c98:	232d      	movlt	r3, #45	; 0x2d
 8003c9a:	9316      	str	r3, [sp, #88]	; 0x58
 8003c9c:	9b06      	ldr	r3, [sp, #24]
 8003c9e:	f023 0720 	bic.w	r7, r3, #32
 8003ca2:	2f46      	cmp	r7, #70	; 0x46
 8003ca4:	d008      	beq.n	8003cb8 <_svfprintf_r+0x3f0>
 8003ca6:	2f45      	cmp	r7, #69	; 0x45
 8003ca8:	d142      	bne.n	8003d30 <_svfprintf_r+0x468>
 8003caa:	f10b 0601 	add.w	r6, fp, #1
 8003cae:	2302      	movs	r3, #2
 8003cb0:	e004      	b.n	8003cbc <_svfprintf_r+0x3f4>
 8003cb2:	f04f 0b06 	mov.w	fp, #6
 8003cb6:	e7df      	b.n	8003c78 <_svfprintf_r+0x3b0>
 8003cb8:	465e      	mov	r6, fp
 8003cba:	2303      	movs	r3, #3
 8003cbc:	aa1f      	add	r2, sp, #124	; 0x7c
 8003cbe:	9204      	str	r2, [sp, #16]
 8003cc0:	aa1c      	add	r2, sp, #112	; 0x70
 8003cc2:	9203      	str	r2, [sp, #12]
 8003cc4:	aa1b      	add	r2, sp, #108	; 0x6c
 8003cc6:	9202      	str	r2, [sp, #8]
 8003cc8:	e88d 0048 	stmia.w	sp, {r3, r6}
 8003ccc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003cce:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003cd0:	4650      	mov	r0, sl
 8003cd2:	f000 fe55 	bl	8004980 <_dtoa_r>
 8003cd6:	2f47      	cmp	r7, #71	; 0x47
 8003cd8:	4680      	mov	r8, r0
 8003cda:	d102      	bne.n	8003ce2 <_svfprintf_r+0x41a>
 8003cdc:	07e8      	lsls	r0, r5, #31
 8003cde:	f140 8585 	bpl.w	80047ec <_svfprintf_r+0xf24>
 8003ce2:	eb08 0306 	add.w	r3, r8, r6
 8003ce6:	2f46      	cmp	r7, #70	; 0x46
 8003ce8:	9307      	str	r3, [sp, #28]
 8003cea:	d111      	bne.n	8003d10 <_svfprintf_r+0x448>
 8003cec:	f898 3000 	ldrb.w	r3, [r8]
 8003cf0:	2b30      	cmp	r3, #48	; 0x30
 8003cf2:	d109      	bne.n	8003d08 <_svfprintf_r+0x440>
 8003cf4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003cf6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003cf8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8003cfa:	9910      	ldr	r1, [sp, #64]	; 0x40
 8003cfc:	f7fc fe50 	bl	80009a0 <__aeabi_dcmpeq>
 8003d00:	b910      	cbnz	r0, 8003d08 <_svfprintf_r+0x440>
 8003d02:	f1c6 0601 	rsb	r6, r6, #1
 8003d06:	961b      	str	r6, [sp, #108]	; 0x6c
 8003d08:	9a07      	ldr	r2, [sp, #28]
 8003d0a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003d0c:	441a      	add	r2, r3
 8003d0e:	9207      	str	r2, [sp, #28]
 8003d10:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003d12:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003d14:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8003d16:	9910      	ldr	r1, [sp, #64]	; 0x40
 8003d18:	f7fc fe42 	bl	80009a0 <__aeabi_dcmpeq>
 8003d1c:	b990      	cbnz	r0, 8003d44 <_svfprintf_r+0x47c>
 8003d1e:	2230      	movs	r2, #48	; 0x30
 8003d20:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003d22:	9907      	ldr	r1, [sp, #28]
 8003d24:	4299      	cmp	r1, r3
 8003d26:	d90f      	bls.n	8003d48 <_svfprintf_r+0x480>
 8003d28:	1c59      	adds	r1, r3, #1
 8003d2a:	911f      	str	r1, [sp, #124]	; 0x7c
 8003d2c:	701a      	strb	r2, [r3, #0]
 8003d2e:	e7f7      	b.n	8003d20 <_svfprintf_r+0x458>
 8003d30:	465e      	mov	r6, fp
 8003d32:	e7bc      	b.n	8003cae <_svfprintf_r+0x3e6>
 8003d34:	0800688b 	.word	0x0800688b
 8003d38:	7fefffff 	.word	0x7fefffff
 8003d3c:	0800687b 	.word	0x0800687b
 8003d40:	0800687f 	.word	0x0800687f
 8003d44:	9b07      	ldr	r3, [sp, #28]
 8003d46:	931f      	str	r3, [sp, #124]	; 0x7c
 8003d48:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003d4a:	2f47      	cmp	r7, #71	; 0x47
 8003d4c:	eba3 0308 	sub.w	r3, r3, r8
 8003d50:	9307      	str	r3, [sp, #28]
 8003d52:	f040 8100 	bne.w	8003f56 <_svfprintf_r+0x68e>
 8003d56:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003d58:	1cd9      	adds	r1, r3, #3
 8003d5a:	db02      	blt.n	8003d62 <_svfprintf_r+0x49a>
 8003d5c:	459b      	cmp	fp, r3
 8003d5e:	f280 8126 	bge.w	8003fae <_svfprintf_r+0x6e6>
 8003d62:	9b06      	ldr	r3, [sp, #24]
 8003d64:	3b02      	subs	r3, #2
 8003d66:	9306      	str	r3, [sp, #24]
 8003d68:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8003d6a:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8003d6e:	1e53      	subs	r3, r2, #1
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	bfa8      	it	ge
 8003d74:	222b      	movge	r2, #43	; 0x2b
 8003d76:	931b      	str	r3, [sp, #108]	; 0x6c
 8003d78:	bfbc      	itt	lt
 8003d7a:	f1c2 0301 	rsblt	r3, r2, #1
 8003d7e:	222d      	movlt	r2, #45	; 0x2d
 8003d80:	2b09      	cmp	r3, #9
 8003d82:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 8003d86:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8003d8a:	f340 8100 	ble.w	8003f8e <_svfprintf_r+0x6c6>
 8003d8e:	260a      	movs	r6, #10
 8003d90:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 8003d94:	fb93 f0f6 	sdiv	r0, r3, r6
 8003d98:	fb06 3310 	mls	r3, r6, r0, r3
 8003d9c:	2809      	cmp	r0, #9
 8003d9e:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8003da2:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003da6:	f102 31ff 	add.w	r1, r2, #4294967295
 8003daa:	4603      	mov	r3, r0
 8003dac:	f300 80e8 	bgt.w	8003f80 <_svfprintf_r+0x6b8>
 8003db0:	3330      	adds	r3, #48	; 0x30
 8003db2:	f801 3c01 	strb.w	r3, [r1, #-1]
 8003db6:	3a02      	subs	r2, #2
 8003db8:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8003dbc:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 8003dc0:	4282      	cmp	r2, r0
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	f0c0 80de 	bcc.w	8003f84 <_svfprintf_r+0x6bc>
 8003dc8:	9a07      	ldr	r2, [sp, #28]
 8003dca:	ab1d      	add	r3, sp, #116	; 0x74
 8003dcc:	1acb      	subs	r3, r1, r3
 8003dce:	2a01      	cmp	r2, #1
 8003dd0:	9314      	str	r3, [sp, #80]	; 0x50
 8003dd2:	eb03 0b02 	add.w	fp, r3, r2
 8003dd6:	dc02      	bgt.n	8003dde <_svfprintf_r+0x516>
 8003dd8:	f015 0701 	ands.w	r7, r5, #1
 8003ddc:	d002      	beq.n	8003de4 <_svfprintf_r+0x51c>
 8003dde:	2700      	movs	r7, #0
 8003de0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003de2:	449b      	add	fp, r3
 8003de4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003de6:	b113      	cbz	r3, 8003dee <_svfprintf_r+0x526>
 8003de8:	232d      	movs	r3, #45	; 0x2d
 8003dea:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8003dee:	2600      	movs	r6, #0
 8003df0:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8003df2:	455e      	cmp	r6, fp
 8003df4:	4633      	mov	r3, r6
 8003df6:	bfb8      	it	lt
 8003df8:	465b      	movlt	r3, fp
 8003dfa:	930f      	str	r3, [sp, #60]	; 0x3c
 8003dfc:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8003e00:	b113      	cbz	r3, 8003e08 <_svfprintf_r+0x540>
 8003e02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003e04:	3301      	adds	r3, #1
 8003e06:	930f      	str	r3, [sp, #60]	; 0x3c
 8003e08:	f015 0302 	ands.w	r3, r5, #2
 8003e0c:	9316      	str	r3, [sp, #88]	; 0x58
 8003e0e:	bf1e      	ittt	ne
 8003e10:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 8003e12:	3302      	addne	r3, #2
 8003e14:	930f      	strne	r3, [sp, #60]	; 0x3c
 8003e16:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8003e1a:	9317      	str	r3, [sp, #92]	; 0x5c
 8003e1c:	d118      	bne.n	8003e50 <_svfprintf_r+0x588>
 8003e1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003e20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003e22:	1a9b      	subs	r3, r3, r2
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	9310      	str	r3, [sp, #64]	; 0x40
 8003e28:	dd12      	ble.n	8003e50 <_svfprintf_r+0x588>
 8003e2a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003e2c:	2b10      	cmp	r3, #16
 8003e2e:	4bab      	ldr	r3, [pc, #684]	; (80040dc <_svfprintf_r+0x814>)
 8003e30:	6023      	str	r3, [r4, #0]
 8003e32:	f300 81d9 	bgt.w	80041e8 <_svfprintf_r+0x920>
 8003e36:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003e38:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003e3a:	6063      	str	r3, [r4, #4]
 8003e3c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003e3e:	4413      	add	r3, r2
 8003e40:	9323      	str	r3, [sp, #140]	; 0x8c
 8003e42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003e44:	3301      	adds	r3, #1
 8003e46:	2b07      	cmp	r3, #7
 8003e48:	9322      	str	r3, [sp, #136]	; 0x88
 8003e4a:	f300 81e6 	bgt.w	800421a <_svfprintf_r+0x952>
 8003e4e:	3408      	adds	r4, #8
 8003e50:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8003e54:	b173      	cbz	r3, 8003e74 <_svfprintf_r+0x5ac>
 8003e56:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 8003e5a:	6023      	str	r3, [r4, #0]
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	6063      	str	r3, [r4, #4]
 8003e60:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003e62:	3301      	adds	r3, #1
 8003e64:	9323      	str	r3, [sp, #140]	; 0x8c
 8003e66:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003e68:	3301      	adds	r3, #1
 8003e6a:	2b07      	cmp	r3, #7
 8003e6c:	9322      	str	r3, [sp, #136]	; 0x88
 8003e6e:	f300 81de 	bgt.w	800422e <_svfprintf_r+0x966>
 8003e72:	3408      	adds	r4, #8
 8003e74:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003e76:	b16b      	cbz	r3, 8003e94 <_svfprintf_r+0x5cc>
 8003e78:	ab1a      	add	r3, sp, #104	; 0x68
 8003e7a:	6023      	str	r3, [r4, #0]
 8003e7c:	2302      	movs	r3, #2
 8003e7e:	6063      	str	r3, [r4, #4]
 8003e80:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003e82:	3302      	adds	r3, #2
 8003e84:	9323      	str	r3, [sp, #140]	; 0x8c
 8003e86:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003e88:	3301      	adds	r3, #1
 8003e8a:	2b07      	cmp	r3, #7
 8003e8c:	9322      	str	r3, [sp, #136]	; 0x88
 8003e8e:	f300 81d8 	bgt.w	8004242 <_svfprintf_r+0x97a>
 8003e92:	3408      	adds	r4, #8
 8003e94:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003e96:	2b80      	cmp	r3, #128	; 0x80
 8003e98:	d118      	bne.n	8003ecc <_svfprintf_r+0x604>
 8003e9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003e9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003e9e:	1a9b      	subs	r3, r3, r2
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	9310      	str	r3, [sp, #64]	; 0x40
 8003ea4:	dd12      	ble.n	8003ecc <_svfprintf_r+0x604>
 8003ea6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003ea8:	2b10      	cmp	r3, #16
 8003eaa:	4b8d      	ldr	r3, [pc, #564]	; (80040e0 <_svfprintf_r+0x818>)
 8003eac:	6023      	str	r3, [r4, #0]
 8003eae:	f300 81d2 	bgt.w	8004256 <_svfprintf_r+0x98e>
 8003eb2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003eb4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003eb6:	6063      	str	r3, [r4, #4]
 8003eb8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003eba:	4413      	add	r3, r2
 8003ebc:	9323      	str	r3, [sp, #140]	; 0x8c
 8003ebe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003ec0:	3301      	adds	r3, #1
 8003ec2:	2b07      	cmp	r3, #7
 8003ec4:	9322      	str	r3, [sp, #136]	; 0x88
 8003ec6:	f300 81df 	bgt.w	8004288 <_svfprintf_r+0x9c0>
 8003eca:	3408      	adds	r4, #8
 8003ecc:	eba6 060b 	sub.w	r6, r6, fp
 8003ed0:	2e00      	cmp	r6, #0
 8003ed2:	dd0f      	ble.n	8003ef4 <_svfprintf_r+0x62c>
 8003ed4:	4b82      	ldr	r3, [pc, #520]	; (80040e0 <_svfprintf_r+0x818>)
 8003ed6:	2e10      	cmp	r6, #16
 8003ed8:	6023      	str	r3, [r4, #0]
 8003eda:	f300 81df 	bgt.w	800429c <_svfprintf_r+0x9d4>
 8003ede:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003ee0:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8003ee2:	3301      	adds	r3, #1
 8003ee4:	6066      	str	r6, [r4, #4]
 8003ee6:	2b07      	cmp	r3, #7
 8003ee8:	4406      	add	r6, r0
 8003eea:	9623      	str	r6, [sp, #140]	; 0x8c
 8003eec:	9322      	str	r3, [sp, #136]	; 0x88
 8003eee:	f300 81ec 	bgt.w	80042ca <_svfprintf_r+0xa02>
 8003ef2:	3408      	adds	r4, #8
 8003ef4:	05eb      	lsls	r3, r5, #23
 8003ef6:	f100 81f2 	bmi.w	80042de <_svfprintf_r+0xa16>
 8003efa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003efc:	e884 0900 	stmia.w	r4, {r8, fp}
 8003f00:	445b      	add	r3, fp
 8003f02:	9323      	str	r3, [sp, #140]	; 0x8c
 8003f04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003f06:	3301      	adds	r3, #1
 8003f08:	2b07      	cmp	r3, #7
 8003f0a:	9322      	str	r3, [sp, #136]	; 0x88
 8003f0c:	f340 8419 	ble.w	8004742 <_svfprintf_r+0xe7a>
 8003f10:	aa21      	add	r2, sp, #132	; 0x84
 8003f12:	4649      	mov	r1, r9
 8003f14:	4650      	mov	r0, sl
 8003f16:	f002 f83b 	bl	8005f90 <__ssprint_r>
 8003f1a:	2800      	cmp	r0, #0
 8003f1c:	f040 8431 	bne.w	8004782 <_svfprintf_r+0xeba>
 8003f20:	ac2e      	add	r4, sp, #184	; 0xb8
 8003f22:	076b      	lsls	r3, r5, #29
 8003f24:	f100 8410 	bmi.w	8004748 <_svfprintf_r+0xe80>
 8003f28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003f2c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003f2e:	428a      	cmp	r2, r1
 8003f30:	bfac      	ite	ge
 8003f32:	189b      	addge	r3, r3, r2
 8003f34:	185b      	addlt	r3, r3, r1
 8003f36:	930b      	str	r3, [sp, #44]	; 0x2c
 8003f38:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003f3a:	b13b      	cbz	r3, 8003f4c <_svfprintf_r+0x684>
 8003f3c:	aa21      	add	r2, sp, #132	; 0x84
 8003f3e:	4649      	mov	r1, r9
 8003f40:	4650      	mov	r0, sl
 8003f42:	f002 f825 	bl	8005f90 <__ssprint_r>
 8003f46:	2800      	cmp	r0, #0
 8003f48:	f040 841b 	bne.w	8004782 <_svfprintf_r+0xeba>
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	9f08      	ldr	r7, [sp, #32]
 8003f50:	9322      	str	r3, [sp, #136]	; 0x88
 8003f52:	ac2e      	add	r4, sp, #184	; 0xb8
 8003f54:	e4f2      	b.n	800393c <_svfprintf_r+0x74>
 8003f56:	9b06      	ldr	r3, [sp, #24]
 8003f58:	2b65      	cmp	r3, #101	; 0x65
 8003f5a:	f77f af05 	ble.w	8003d68 <_svfprintf_r+0x4a0>
 8003f5e:	9b06      	ldr	r3, [sp, #24]
 8003f60:	2b66      	cmp	r3, #102	; 0x66
 8003f62:	d124      	bne.n	8003fae <_svfprintf_r+0x6e6>
 8003f64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	dd19      	ble.n	8003f9e <_svfprintf_r+0x6d6>
 8003f6a:	f1bb 0f00 	cmp.w	fp, #0
 8003f6e:	d101      	bne.n	8003f74 <_svfprintf_r+0x6ac>
 8003f70:	07ea      	lsls	r2, r5, #31
 8003f72:	d502      	bpl.n	8003f7a <_svfprintf_r+0x6b2>
 8003f74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003f76:	4413      	add	r3, r2
 8003f78:	445b      	add	r3, fp
 8003f7a:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8003f7c:	469b      	mov	fp, r3
 8003f7e:	e731      	b.n	8003de4 <_svfprintf_r+0x51c>
 8003f80:	460a      	mov	r2, r1
 8003f82:	e707      	b.n	8003d94 <_svfprintf_r+0x4cc>
 8003f84:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003f88:	f803 1b01 	strb.w	r1, [r3], #1
 8003f8c:	e718      	b.n	8003dc0 <_svfprintf_r+0x4f8>
 8003f8e:	2230      	movs	r2, #48	; 0x30
 8003f90:	4413      	add	r3, r2
 8003f92:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8003f96:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8003f9a:	a91e      	add	r1, sp, #120	; 0x78
 8003f9c:	e714      	b.n	8003dc8 <_svfprintf_r+0x500>
 8003f9e:	f1bb 0f00 	cmp.w	fp, #0
 8003fa2:	d101      	bne.n	8003fa8 <_svfprintf_r+0x6e0>
 8003fa4:	07eb      	lsls	r3, r5, #31
 8003fa6:	d515      	bpl.n	8003fd4 <_svfprintf_r+0x70c>
 8003fa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003faa:	3301      	adds	r3, #1
 8003fac:	e7e4      	b.n	8003f78 <_svfprintf_r+0x6b0>
 8003fae:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8003fb0:	9b07      	ldr	r3, [sp, #28]
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	db06      	blt.n	8003fc4 <_svfprintf_r+0x6fc>
 8003fb6:	07ef      	lsls	r7, r5, #31
 8003fb8:	d50e      	bpl.n	8003fd8 <_svfprintf_r+0x710>
 8003fba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003fbc:	4413      	add	r3, r2
 8003fbe:	2267      	movs	r2, #103	; 0x67
 8003fc0:	9206      	str	r2, [sp, #24]
 8003fc2:	e7da      	b.n	8003f7a <_svfprintf_r+0x6b2>
 8003fc4:	9b07      	ldr	r3, [sp, #28]
 8003fc6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003fc8:	2a00      	cmp	r2, #0
 8003fca:	440b      	add	r3, r1
 8003fcc:	dcf7      	bgt.n	8003fbe <_svfprintf_r+0x6f6>
 8003fce:	f1c2 0201 	rsb	r2, r2, #1
 8003fd2:	e7f3      	b.n	8003fbc <_svfprintf_r+0x6f4>
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e7d0      	b.n	8003f7a <_svfprintf_r+0x6b2>
 8003fd8:	4613      	mov	r3, r2
 8003fda:	e7f0      	b.n	8003fbe <_svfprintf_r+0x6f6>
 8003fdc:	b10b      	cbz	r3, 8003fe2 <_svfprintf_r+0x71a>
 8003fde:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8003fe2:	f015 0f20 	tst.w	r5, #32
 8003fe6:	f107 0304 	add.w	r3, r7, #4
 8003fea:	d008      	beq.n	8003ffe <_svfprintf_r+0x736>
 8003fec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003fee:	683a      	ldr	r2, [r7, #0]
 8003ff0:	17ce      	asrs	r6, r1, #31
 8003ff2:	4608      	mov	r0, r1
 8003ff4:	4631      	mov	r1, r6
 8003ff6:	e9c2 0100 	strd	r0, r1, [r2]
 8003ffa:	461f      	mov	r7, r3
 8003ffc:	e49e      	b.n	800393c <_svfprintf_r+0x74>
 8003ffe:	06ee      	lsls	r6, r5, #27
 8004000:	d503      	bpl.n	800400a <_svfprintf_r+0x742>
 8004002:	683a      	ldr	r2, [r7, #0]
 8004004:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004006:	6011      	str	r1, [r2, #0]
 8004008:	e7f7      	b.n	8003ffa <_svfprintf_r+0x732>
 800400a:	0668      	lsls	r0, r5, #25
 800400c:	d5f9      	bpl.n	8004002 <_svfprintf_r+0x73a>
 800400e:	683a      	ldr	r2, [r7, #0]
 8004010:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 8004014:	8011      	strh	r1, [r2, #0]
 8004016:	e7f0      	b.n	8003ffa <_svfprintf_r+0x732>
 8004018:	f045 0510 	orr.w	r5, r5, #16
 800401c:	f015 0320 	ands.w	r3, r5, #32
 8004020:	d022      	beq.n	8004068 <_svfprintf_r+0x7a0>
 8004022:	3707      	adds	r7, #7
 8004024:	f027 0707 	bic.w	r7, r7, #7
 8004028:	f107 0308 	add.w	r3, r7, #8
 800402c:	9308      	str	r3, [sp, #32]
 800402e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004032:	2300      	movs	r3, #0
 8004034:	2200      	movs	r2, #0
 8004036:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800403a:	f1bb 3fff 	cmp.w	fp, #4294967295
 800403e:	f000 83db 	beq.w	80047f8 <_svfprintf_r+0xf30>
 8004042:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8004046:	920f      	str	r2, [sp, #60]	; 0x3c
 8004048:	ea56 0207 	orrs.w	r2, r6, r7
 800404c:	f040 83d9 	bne.w	8004802 <_svfprintf_r+0xf3a>
 8004050:	f1bb 0f00 	cmp.w	fp, #0
 8004054:	f000 80aa 	beq.w	80041ac <_svfprintf_r+0x8e4>
 8004058:	2b01      	cmp	r3, #1
 800405a:	d076      	beq.n	800414a <_svfprintf_r+0x882>
 800405c:	2b02      	cmp	r3, #2
 800405e:	f000 8091 	beq.w	8004184 <_svfprintf_r+0x8bc>
 8004062:	2600      	movs	r6, #0
 8004064:	2700      	movs	r7, #0
 8004066:	e3d2      	b.n	800480e <_svfprintf_r+0xf46>
 8004068:	1d3a      	adds	r2, r7, #4
 800406a:	f015 0110 	ands.w	r1, r5, #16
 800406e:	9208      	str	r2, [sp, #32]
 8004070:	d002      	beq.n	8004078 <_svfprintf_r+0x7b0>
 8004072:	683e      	ldr	r6, [r7, #0]
 8004074:	2700      	movs	r7, #0
 8004076:	e7dd      	b.n	8004034 <_svfprintf_r+0x76c>
 8004078:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800407c:	d0f9      	beq.n	8004072 <_svfprintf_r+0x7aa>
 800407e:	883e      	ldrh	r6, [r7, #0]
 8004080:	2700      	movs	r7, #0
 8004082:	e7d6      	b.n	8004032 <_svfprintf_r+0x76a>
 8004084:	1d3b      	adds	r3, r7, #4
 8004086:	9308      	str	r3, [sp, #32]
 8004088:	2330      	movs	r3, #48	; 0x30
 800408a:	2278      	movs	r2, #120	; 0x78
 800408c:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8004090:	4b14      	ldr	r3, [pc, #80]	; (80040e4 <_svfprintf_r+0x81c>)
 8004092:	683e      	ldr	r6, [r7, #0]
 8004094:	9315      	str	r3, [sp, #84]	; 0x54
 8004096:	2700      	movs	r7, #0
 8004098:	f045 0502 	orr.w	r5, r5, #2
 800409c:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 80040a0:	2302      	movs	r3, #2
 80040a2:	9206      	str	r2, [sp, #24]
 80040a4:	e7c6      	b.n	8004034 <_svfprintf_r+0x76c>
 80040a6:	2600      	movs	r6, #0
 80040a8:	1d3b      	adds	r3, r7, #4
 80040aa:	f1bb 3fff 	cmp.w	fp, #4294967295
 80040ae:	9308      	str	r3, [sp, #32]
 80040b0:	f8d7 8000 	ldr.w	r8, [r7]
 80040b4:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80040b8:	d00a      	beq.n	80040d0 <_svfprintf_r+0x808>
 80040ba:	465a      	mov	r2, fp
 80040bc:	4631      	mov	r1, r6
 80040be:	4640      	mov	r0, r8
 80040c0:	f001 fc6a 	bl	8005998 <memchr>
 80040c4:	2800      	cmp	r0, #0
 80040c6:	f000 808d 	beq.w	80041e4 <_svfprintf_r+0x91c>
 80040ca:	eba0 0b08 	sub.w	fp, r0, r8
 80040ce:	e5c4      	b.n	8003c5a <_svfprintf_r+0x392>
 80040d0:	4640      	mov	r0, r8
 80040d2:	f7fc f83d 	bl	8000150 <strlen>
 80040d6:	4683      	mov	fp, r0
 80040d8:	e5bf      	b.n	8003c5a <_svfprintf_r+0x392>
 80040da:	bf00      	nop
 80040dc:	080068af 	.word	0x080068af
 80040e0:	080068bf 	.word	0x080068bf
 80040e4:	0800689c 	.word	0x0800689c
 80040e8:	f045 0510 	orr.w	r5, r5, #16
 80040ec:	06a9      	lsls	r1, r5, #26
 80040ee:	d509      	bpl.n	8004104 <_svfprintf_r+0x83c>
 80040f0:	3707      	adds	r7, #7
 80040f2:	f027 0707 	bic.w	r7, r7, #7
 80040f6:	f107 0308 	add.w	r3, r7, #8
 80040fa:	9308      	str	r3, [sp, #32]
 80040fc:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004100:	2301      	movs	r3, #1
 8004102:	e797      	b.n	8004034 <_svfprintf_r+0x76c>
 8004104:	1d3b      	adds	r3, r7, #4
 8004106:	f015 0f10 	tst.w	r5, #16
 800410a:	9308      	str	r3, [sp, #32]
 800410c:	d001      	beq.n	8004112 <_svfprintf_r+0x84a>
 800410e:	683e      	ldr	r6, [r7, #0]
 8004110:	e002      	b.n	8004118 <_svfprintf_r+0x850>
 8004112:	066a      	lsls	r2, r5, #25
 8004114:	d5fb      	bpl.n	800410e <_svfprintf_r+0x846>
 8004116:	883e      	ldrh	r6, [r7, #0]
 8004118:	2700      	movs	r7, #0
 800411a:	e7f1      	b.n	8004100 <_svfprintf_r+0x838>
 800411c:	b10b      	cbz	r3, 8004122 <_svfprintf_r+0x85a>
 800411e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8004122:	4ba3      	ldr	r3, [pc, #652]	; (80043b0 <_svfprintf_r+0xae8>)
 8004124:	e4c5      	b.n	8003ab2 <_svfprintf_r+0x1ea>
 8004126:	1d3b      	adds	r3, r7, #4
 8004128:	f015 0f10 	tst.w	r5, #16
 800412c:	9308      	str	r3, [sp, #32]
 800412e:	d001      	beq.n	8004134 <_svfprintf_r+0x86c>
 8004130:	683e      	ldr	r6, [r7, #0]
 8004132:	e002      	b.n	800413a <_svfprintf_r+0x872>
 8004134:	066e      	lsls	r6, r5, #25
 8004136:	d5fb      	bpl.n	8004130 <_svfprintf_r+0x868>
 8004138:	883e      	ldrh	r6, [r7, #0]
 800413a:	2700      	movs	r7, #0
 800413c:	e4c5      	b.n	8003aca <_svfprintf_r+0x202>
 800413e:	4643      	mov	r3, r8
 8004140:	e366      	b.n	8004810 <_svfprintf_r+0xf48>
 8004142:	2f00      	cmp	r7, #0
 8004144:	bf08      	it	eq
 8004146:	2e0a      	cmpeq	r6, #10
 8004148:	d205      	bcs.n	8004156 <_svfprintf_r+0x88e>
 800414a:	3630      	adds	r6, #48	; 0x30
 800414c:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8004150:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8004154:	e377      	b.n	8004846 <_svfprintf_r+0xf7e>
 8004156:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800415a:	4630      	mov	r0, r6
 800415c:	4639      	mov	r1, r7
 800415e:	220a      	movs	r2, #10
 8004160:	2300      	movs	r3, #0
 8004162:	f7fc fc8d 	bl	8000a80 <__aeabi_uldivmod>
 8004166:	3230      	adds	r2, #48	; 0x30
 8004168:	f808 2d01 	strb.w	r2, [r8, #-1]!
 800416c:	2300      	movs	r3, #0
 800416e:	4630      	mov	r0, r6
 8004170:	4639      	mov	r1, r7
 8004172:	220a      	movs	r2, #10
 8004174:	f7fc fc84 	bl	8000a80 <__aeabi_uldivmod>
 8004178:	4606      	mov	r6, r0
 800417a:	460f      	mov	r7, r1
 800417c:	ea56 0307 	orrs.w	r3, r6, r7
 8004180:	d1eb      	bne.n	800415a <_svfprintf_r+0x892>
 8004182:	e360      	b.n	8004846 <_svfprintf_r+0xf7e>
 8004184:	2600      	movs	r6, #0
 8004186:	2700      	movs	r7, #0
 8004188:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800418c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800418e:	f006 030f 	and.w	r3, r6, #15
 8004192:	5cd3      	ldrb	r3, [r2, r3]
 8004194:	093a      	lsrs	r2, r7, #4
 8004196:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800419a:	0933      	lsrs	r3, r6, #4
 800419c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80041a0:	461e      	mov	r6, r3
 80041a2:	4617      	mov	r7, r2
 80041a4:	ea56 0307 	orrs.w	r3, r6, r7
 80041a8:	d1f0      	bne.n	800418c <_svfprintf_r+0x8c4>
 80041aa:	e34c      	b.n	8004846 <_svfprintf_r+0xf7e>
 80041ac:	b93b      	cbnz	r3, 80041be <_svfprintf_r+0x8f6>
 80041ae:	07ea      	lsls	r2, r5, #31
 80041b0:	d505      	bpl.n	80041be <_svfprintf_r+0x8f6>
 80041b2:	2330      	movs	r3, #48	; 0x30
 80041b4:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 80041b8:	f808 3d41 	strb.w	r3, [r8, #-65]!
 80041bc:	e343      	b.n	8004846 <_svfprintf_r+0xf7e>
 80041be:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80041c2:	e340      	b.n	8004846 <_svfprintf_r+0xf7e>
 80041c4:	b10b      	cbz	r3, 80041ca <_svfprintf_r+0x902>
 80041c6:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80041ca:	9b06      	ldr	r3, [sp, #24]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	f000 82f7 	beq.w	80047c0 <_svfprintf_r+0xef8>
 80041d2:	2600      	movs	r6, #0
 80041d4:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80041d8:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80041dc:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 80041e0:	9708      	str	r7, [sp, #32]
 80041e2:	e4e3      	b.n	8003bac <_svfprintf_r+0x2e4>
 80041e4:	4606      	mov	r6, r0
 80041e6:	e538      	b.n	8003c5a <_svfprintf_r+0x392>
 80041e8:	2310      	movs	r3, #16
 80041ea:	6063      	str	r3, [r4, #4]
 80041ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80041ee:	3310      	adds	r3, #16
 80041f0:	9323      	str	r3, [sp, #140]	; 0x8c
 80041f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80041f4:	3301      	adds	r3, #1
 80041f6:	2b07      	cmp	r3, #7
 80041f8:	9322      	str	r3, [sp, #136]	; 0x88
 80041fa:	dc04      	bgt.n	8004206 <_svfprintf_r+0x93e>
 80041fc:	3408      	adds	r4, #8
 80041fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004200:	3b10      	subs	r3, #16
 8004202:	9310      	str	r3, [sp, #64]	; 0x40
 8004204:	e611      	b.n	8003e2a <_svfprintf_r+0x562>
 8004206:	aa21      	add	r2, sp, #132	; 0x84
 8004208:	4649      	mov	r1, r9
 800420a:	4650      	mov	r0, sl
 800420c:	f001 fec0 	bl	8005f90 <__ssprint_r>
 8004210:	2800      	cmp	r0, #0
 8004212:	f040 82b6 	bne.w	8004782 <_svfprintf_r+0xeba>
 8004216:	ac2e      	add	r4, sp, #184	; 0xb8
 8004218:	e7f1      	b.n	80041fe <_svfprintf_r+0x936>
 800421a:	aa21      	add	r2, sp, #132	; 0x84
 800421c:	4649      	mov	r1, r9
 800421e:	4650      	mov	r0, sl
 8004220:	f001 feb6 	bl	8005f90 <__ssprint_r>
 8004224:	2800      	cmp	r0, #0
 8004226:	f040 82ac 	bne.w	8004782 <_svfprintf_r+0xeba>
 800422a:	ac2e      	add	r4, sp, #184	; 0xb8
 800422c:	e610      	b.n	8003e50 <_svfprintf_r+0x588>
 800422e:	aa21      	add	r2, sp, #132	; 0x84
 8004230:	4649      	mov	r1, r9
 8004232:	4650      	mov	r0, sl
 8004234:	f001 feac 	bl	8005f90 <__ssprint_r>
 8004238:	2800      	cmp	r0, #0
 800423a:	f040 82a2 	bne.w	8004782 <_svfprintf_r+0xeba>
 800423e:	ac2e      	add	r4, sp, #184	; 0xb8
 8004240:	e618      	b.n	8003e74 <_svfprintf_r+0x5ac>
 8004242:	aa21      	add	r2, sp, #132	; 0x84
 8004244:	4649      	mov	r1, r9
 8004246:	4650      	mov	r0, sl
 8004248:	f001 fea2 	bl	8005f90 <__ssprint_r>
 800424c:	2800      	cmp	r0, #0
 800424e:	f040 8298 	bne.w	8004782 <_svfprintf_r+0xeba>
 8004252:	ac2e      	add	r4, sp, #184	; 0xb8
 8004254:	e61e      	b.n	8003e94 <_svfprintf_r+0x5cc>
 8004256:	2310      	movs	r3, #16
 8004258:	6063      	str	r3, [r4, #4]
 800425a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800425c:	3310      	adds	r3, #16
 800425e:	9323      	str	r3, [sp, #140]	; 0x8c
 8004260:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004262:	3301      	adds	r3, #1
 8004264:	2b07      	cmp	r3, #7
 8004266:	9322      	str	r3, [sp, #136]	; 0x88
 8004268:	dc04      	bgt.n	8004274 <_svfprintf_r+0x9ac>
 800426a:	3408      	adds	r4, #8
 800426c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800426e:	3b10      	subs	r3, #16
 8004270:	9310      	str	r3, [sp, #64]	; 0x40
 8004272:	e618      	b.n	8003ea6 <_svfprintf_r+0x5de>
 8004274:	aa21      	add	r2, sp, #132	; 0x84
 8004276:	4649      	mov	r1, r9
 8004278:	4650      	mov	r0, sl
 800427a:	f001 fe89 	bl	8005f90 <__ssprint_r>
 800427e:	2800      	cmp	r0, #0
 8004280:	f040 827f 	bne.w	8004782 <_svfprintf_r+0xeba>
 8004284:	ac2e      	add	r4, sp, #184	; 0xb8
 8004286:	e7f1      	b.n	800426c <_svfprintf_r+0x9a4>
 8004288:	aa21      	add	r2, sp, #132	; 0x84
 800428a:	4649      	mov	r1, r9
 800428c:	4650      	mov	r0, sl
 800428e:	f001 fe7f 	bl	8005f90 <__ssprint_r>
 8004292:	2800      	cmp	r0, #0
 8004294:	f040 8275 	bne.w	8004782 <_svfprintf_r+0xeba>
 8004298:	ac2e      	add	r4, sp, #184	; 0xb8
 800429a:	e617      	b.n	8003ecc <_svfprintf_r+0x604>
 800429c:	2310      	movs	r3, #16
 800429e:	6063      	str	r3, [r4, #4]
 80042a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80042a2:	3310      	adds	r3, #16
 80042a4:	9323      	str	r3, [sp, #140]	; 0x8c
 80042a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80042a8:	3301      	adds	r3, #1
 80042aa:	2b07      	cmp	r3, #7
 80042ac:	9322      	str	r3, [sp, #136]	; 0x88
 80042ae:	dc02      	bgt.n	80042b6 <_svfprintf_r+0x9ee>
 80042b0:	3408      	adds	r4, #8
 80042b2:	3e10      	subs	r6, #16
 80042b4:	e60e      	b.n	8003ed4 <_svfprintf_r+0x60c>
 80042b6:	aa21      	add	r2, sp, #132	; 0x84
 80042b8:	4649      	mov	r1, r9
 80042ba:	4650      	mov	r0, sl
 80042bc:	f001 fe68 	bl	8005f90 <__ssprint_r>
 80042c0:	2800      	cmp	r0, #0
 80042c2:	f040 825e 	bne.w	8004782 <_svfprintf_r+0xeba>
 80042c6:	ac2e      	add	r4, sp, #184	; 0xb8
 80042c8:	e7f3      	b.n	80042b2 <_svfprintf_r+0x9ea>
 80042ca:	aa21      	add	r2, sp, #132	; 0x84
 80042cc:	4649      	mov	r1, r9
 80042ce:	4650      	mov	r0, sl
 80042d0:	f001 fe5e 	bl	8005f90 <__ssprint_r>
 80042d4:	2800      	cmp	r0, #0
 80042d6:	f040 8254 	bne.w	8004782 <_svfprintf_r+0xeba>
 80042da:	ac2e      	add	r4, sp, #184	; 0xb8
 80042dc:	e60a      	b.n	8003ef4 <_svfprintf_r+0x62c>
 80042de:	9b06      	ldr	r3, [sp, #24]
 80042e0:	2b65      	cmp	r3, #101	; 0x65
 80042e2:	f340 81a9 	ble.w	8004638 <_svfprintf_r+0xd70>
 80042e6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80042e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80042ea:	980d      	ldr	r0, [sp, #52]	; 0x34
 80042ec:	990e      	ldr	r1, [sp, #56]	; 0x38
 80042ee:	f7fc fb57 	bl	80009a0 <__aeabi_dcmpeq>
 80042f2:	2800      	cmp	r0, #0
 80042f4:	d062      	beq.n	80043bc <_svfprintf_r+0xaf4>
 80042f6:	4b2f      	ldr	r3, [pc, #188]	; (80043b4 <_svfprintf_r+0xaec>)
 80042f8:	6023      	str	r3, [r4, #0]
 80042fa:	2301      	movs	r3, #1
 80042fc:	6063      	str	r3, [r4, #4]
 80042fe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004300:	3301      	adds	r3, #1
 8004302:	9323      	str	r3, [sp, #140]	; 0x8c
 8004304:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004306:	3301      	adds	r3, #1
 8004308:	2b07      	cmp	r3, #7
 800430a:	9322      	str	r3, [sp, #136]	; 0x88
 800430c:	dc25      	bgt.n	800435a <_svfprintf_r+0xa92>
 800430e:	3408      	adds	r4, #8
 8004310:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004312:	9a07      	ldr	r2, [sp, #28]
 8004314:	4293      	cmp	r3, r2
 8004316:	db02      	blt.n	800431e <_svfprintf_r+0xa56>
 8004318:	07ee      	lsls	r6, r5, #31
 800431a:	f57f ae02 	bpl.w	8003f22 <_svfprintf_r+0x65a>
 800431e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004320:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004322:	6023      	str	r3, [r4, #0]
 8004324:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004326:	6063      	str	r3, [r4, #4]
 8004328:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800432a:	4413      	add	r3, r2
 800432c:	9323      	str	r3, [sp, #140]	; 0x8c
 800432e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004330:	3301      	adds	r3, #1
 8004332:	2b07      	cmp	r3, #7
 8004334:	9322      	str	r3, [sp, #136]	; 0x88
 8004336:	dc1a      	bgt.n	800436e <_svfprintf_r+0xaa6>
 8004338:	3408      	adds	r4, #8
 800433a:	9b07      	ldr	r3, [sp, #28]
 800433c:	1e5e      	subs	r6, r3, #1
 800433e:	2e00      	cmp	r6, #0
 8004340:	f77f adef 	ble.w	8003f22 <_svfprintf_r+0x65a>
 8004344:	f04f 0810 	mov.w	r8, #16
 8004348:	4f1b      	ldr	r7, [pc, #108]	; (80043b8 <_svfprintf_r+0xaf0>)
 800434a:	2e10      	cmp	r6, #16
 800434c:	6027      	str	r7, [r4, #0]
 800434e:	dc18      	bgt.n	8004382 <_svfprintf_r+0xaba>
 8004350:	6066      	str	r6, [r4, #4]
 8004352:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004354:	441e      	add	r6, r3
 8004356:	9623      	str	r6, [sp, #140]	; 0x8c
 8004358:	e5d4      	b.n	8003f04 <_svfprintf_r+0x63c>
 800435a:	aa21      	add	r2, sp, #132	; 0x84
 800435c:	4649      	mov	r1, r9
 800435e:	4650      	mov	r0, sl
 8004360:	f001 fe16 	bl	8005f90 <__ssprint_r>
 8004364:	2800      	cmp	r0, #0
 8004366:	f040 820c 	bne.w	8004782 <_svfprintf_r+0xeba>
 800436a:	ac2e      	add	r4, sp, #184	; 0xb8
 800436c:	e7d0      	b.n	8004310 <_svfprintf_r+0xa48>
 800436e:	aa21      	add	r2, sp, #132	; 0x84
 8004370:	4649      	mov	r1, r9
 8004372:	4650      	mov	r0, sl
 8004374:	f001 fe0c 	bl	8005f90 <__ssprint_r>
 8004378:	2800      	cmp	r0, #0
 800437a:	f040 8202 	bne.w	8004782 <_svfprintf_r+0xeba>
 800437e:	ac2e      	add	r4, sp, #184	; 0xb8
 8004380:	e7db      	b.n	800433a <_svfprintf_r+0xa72>
 8004382:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004384:	f8c4 8004 	str.w	r8, [r4, #4]
 8004388:	3310      	adds	r3, #16
 800438a:	9323      	str	r3, [sp, #140]	; 0x8c
 800438c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800438e:	3301      	adds	r3, #1
 8004390:	2b07      	cmp	r3, #7
 8004392:	9322      	str	r3, [sp, #136]	; 0x88
 8004394:	dc02      	bgt.n	800439c <_svfprintf_r+0xad4>
 8004396:	3408      	adds	r4, #8
 8004398:	3e10      	subs	r6, #16
 800439a:	e7d6      	b.n	800434a <_svfprintf_r+0xa82>
 800439c:	aa21      	add	r2, sp, #132	; 0x84
 800439e:	4649      	mov	r1, r9
 80043a0:	4650      	mov	r0, sl
 80043a2:	f001 fdf5 	bl	8005f90 <__ssprint_r>
 80043a6:	2800      	cmp	r0, #0
 80043a8:	f040 81eb 	bne.w	8004782 <_svfprintf_r+0xeba>
 80043ac:	ac2e      	add	r4, sp, #184	; 0xb8
 80043ae:	e7f3      	b.n	8004398 <_svfprintf_r+0xad0>
 80043b0:	0800689c 	.word	0x0800689c
 80043b4:	080068ad 	.word	0x080068ad
 80043b8:	080068bf 	.word	0x080068bf
 80043bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80043be:	2b00      	cmp	r3, #0
 80043c0:	dc7a      	bgt.n	80044b8 <_svfprintf_r+0xbf0>
 80043c2:	4b9b      	ldr	r3, [pc, #620]	; (8004630 <_svfprintf_r+0xd68>)
 80043c4:	6023      	str	r3, [r4, #0]
 80043c6:	2301      	movs	r3, #1
 80043c8:	6063      	str	r3, [r4, #4]
 80043ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80043cc:	3301      	adds	r3, #1
 80043ce:	9323      	str	r3, [sp, #140]	; 0x8c
 80043d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80043d2:	3301      	adds	r3, #1
 80043d4:	2b07      	cmp	r3, #7
 80043d6:	9322      	str	r3, [sp, #136]	; 0x88
 80043d8:	dc44      	bgt.n	8004464 <_svfprintf_r+0xb9c>
 80043da:	3408      	adds	r4, #8
 80043dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80043de:	b923      	cbnz	r3, 80043ea <_svfprintf_r+0xb22>
 80043e0:	9b07      	ldr	r3, [sp, #28]
 80043e2:	b913      	cbnz	r3, 80043ea <_svfprintf_r+0xb22>
 80043e4:	07e8      	lsls	r0, r5, #31
 80043e6:	f57f ad9c 	bpl.w	8003f22 <_svfprintf_r+0x65a>
 80043ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80043ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80043ee:	6023      	str	r3, [r4, #0]
 80043f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80043f2:	6063      	str	r3, [r4, #4]
 80043f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80043f6:	4413      	add	r3, r2
 80043f8:	9323      	str	r3, [sp, #140]	; 0x8c
 80043fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80043fc:	3301      	adds	r3, #1
 80043fe:	2b07      	cmp	r3, #7
 8004400:	9322      	str	r3, [sp, #136]	; 0x88
 8004402:	dc39      	bgt.n	8004478 <_svfprintf_r+0xbb0>
 8004404:	f104 0308 	add.w	r3, r4, #8
 8004408:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800440a:	2e00      	cmp	r6, #0
 800440c:	da19      	bge.n	8004442 <_svfprintf_r+0xb7a>
 800440e:	2410      	movs	r4, #16
 8004410:	4f88      	ldr	r7, [pc, #544]	; (8004634 <_svfprintf_r+0xd6c>)
 8004412:	4276      	negs	r6, r6
 8004414:	2e10      	cmp	r6, #16
 8004416:	601f      	str	r7, [r3, #0]
 8004418:	dc38      	bgt.n	800448c <_svfprintf_r+0xbc4>
 800441a:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800441c:	605e      	str	r6, [r3, #4]
 800441e:	4416      	add	r6, r2
 8004420:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004422:	9623      	str	r6, [sp, #140]	; 0x8c
 8004424:	3201      	adds	r2, #1
 8004426:	2a07      	cmp	r2, #7
 8004428:	f103 0308 	add.w	r3, r3, #8
 800442c:	9222      	str	r2, [sp, #136]	; 0x88
 800442e:	dd08      	ble.n	8004442 <_svfprintf_r+0xb7a>
 8004430:	aa21      	add	r2, sp, #132	; 0x84
 8004432:	4649      	mov	r1, r9
 8004434:	4650      	mov	r0, sl
 8004436:	f001 fdab 	bl	8005f90 <__ssprint_r>
 800443a:	2800      	cmp	r0, #0
 800443c:	f040 81a1 	bne.w	8004782 <_svfprintf_r+0xeba>
 8004440:	ab2e      	add	r3, sp, #184	; 0xb8
 8004442:	9a07      	ldr	r2, [sp, #28]
 8004444:	9907      	ldr	r1, [sp, #28]
 8004446:	605a      	str	r2, [r3, #4]
 8004448:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800444a:	f8c3 8000 	str.w	r8, [r3]
 800444e:	440a      	add	r2, r1
 8004450:	9223      	str	r2, [sp, #140]	; 0x8c
 8004452:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004454:	3201      	adds	r2, #1
 8004456:	2a07      	cmp	r2, #7
 8004458:	9222      	str	r2, [sp, #136]	; 0x88
 800445a:	f73f ad59 	bgt.w	8003f10 <_svfprintf_r+0x648>
 800445e:	f103 0408 	add.w	r4, r3, #8
 8004462:	e55e      	b.n	8003f22 <_svfprintf_r+0x65a>
 8004464:	aa21      	add	r2, sp, #132	; 0x84
 8004466:	4649      	mov	r1, r9
 8004468:	4650      	mov	r0, sl
 800446a:	f001 fd91 	bl	8005f90 <__ssprint_r>
 800446e:	2800      	cmp	r0, #0
 8004470:	f040 8187 	bne.w	8004782 <_svfprintf_r+0xeba>
 8004474:	ac2e      	add	r4, sp, #184	; 0xb8
 8004476:	e7b1      	b.n	80043dc <_svfprintf_r+0xb14>
 8004478:	aa21      	add	r2, sp, #132	; 0x84
 800447a:	4649      	mov	r1, r9
 800447c:	4650      	mov	r0, sl
 800447e:	f001 fd87 	bl	8005f90 <__ssprint_r>
 8004482:	2800      	cmp	r0, #0
 8004484:	f040 817d 	bne.w	8004782 <_svfprintf_r+0xeba>
 8004488:	ab2e      	add	r3, sp, #184	; 0xb8
 800448a:	e7bd      	b.n	8004408 <_svfprintf_r+0xb40>
 800448c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800448e:	605c      	str	r4, [r3, #4]
 8004490:	3210      	adds	r2, #16
 8004492:	9223      	str	r2, [sp, #140]	; 0x8c
 8004494:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004496:	3201      	adds	r2, #1
 8004498:	2a07      	cmp	r2, #7
 800449a:	9222      	str	r2, [sp, #136]	; 0x88
 800449c:	dc02      	bgt.n	80044a4 <_svfprintf_r+0xbdc>
 800449e:	3308      	adds	r3, #8
 80044a0:	3e10      	subs	r6, #16
 80044a2:	e7b7      	b.n	8004414 <_svfprintf_r+0xb4c>
 80044a4:	aa21      	add	r2, sp, #132	; 0x84
 80044a6:	4649      	mov	r1, r9
 80044a8:	4650      	mov	r0, sl
 80044aa:	f001 fd71 	bl	8005f90 <__ssprint_r>
 80044ae:	2800      	cmp	r0, #0
 80044b0:	f040 8167 	bne.w	8004782 <_svfprintf_r+0xeba>
 80044b4:	ab2e      	add	r3, sp, #184	; 0xb8
 80044b6:	e7f3      	b.n	80044a0 <_svfprintf_r+0xbd8>
 80044b8:	9b07      	ldr	r3, [sp, #28]
 80044ba:	42bb      	cmp	r3, r7
 80044bc:	bfa8      	it	ge
 80044be:	463b      	movge	r3, r7
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	461e      	mov	r6, r3
 80044c4:	dd0b      	ble.n	80044de <_svfprintf_r+0xc16>
 80044c6:	6063      	str	r3, [r4, #4]
 80044c8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80044ca:	f8c4 8000 	str.w	r8, [r4]
 80044ce:	4433      	add	r3, r6
 80044d0:	9323      	str	r3, [sp, #140]	; 0x8c
 80044d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80044d4:	3301      	adds	r3, #1
 80044d6:	2b07      	cmp	r3, #7
 80044d8:	9322      	str	r3, [sp, #136]	; 0x88
 80044da:	dc5f      	bgt.n	800459c <_svfprintf_r+0xcd4>
 80044dc:	3408      	adds	r4, #8
 80044de:	2e00      	cmp	r6, #0
 80044e0:	bfb4      	ite	lt
 80044e2:	463e      	movlt	r6, r7
 80044e4:	1bbe      	subge	r6, r7, r6
 80044e6:	2e00      	cmp	r6, #0
 80044e8:	dd0f      	ble.n	800450a <_svfprintf_r+0xc42>
 80044ea:	f8df b148 	ldr.w	fp, [pc, #328]	; 8004634 <_svfprintf_r+0xd6c>
 80044ee:	2e10      	cmp	r6, #16
 80044f0:	f8c4 b000 	str.w	fp, [r4]
 80044f4:	dc5c      	bgt.n	80045b0 <_svfprintf_r+0xce8>
 80044f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80044f8:	6066      	str	r6, [r4, #4]
 80044fa:	441e      	add	r6, r3
 80044fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80044fe:	9623      	str	r6, [sp, #140]	; 0x8c
 8004500:	3301      	adds	r3, #1
 8004502:	2b07      	cmp	r3, #7
 8004504:	9322      	str	r3, [sp, #136]	; 0x88
 8004506:	dc6a      	bgt.n	80045de <_svfprintf_r+0xd16>
 8004508:	3408      	adds	r4, #8
 800450a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800450c:	9a07      	ldr	r2, [sp, #28]
 800450e:	4293      	cmp	r3, r2
 8004510:	db01      	blt.n	8004516 <_svfprintf_r+0xc4e>
 8004512:	07e9      	lsls	r1, r5, #31
 8004514:	d50d      	bpl.n	8004532 <_svfprintf_r+0xc6a>
 8004516:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004518:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800451a:	6023      	str	r3, [r4, #0]
 800451c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800451e:	6063      	str	r3, [r4, #4]
 8004520:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004522:	4413      	add	r3, r2
 8004524:	9323      	str	r3, [sp, #140]	; 0x8c
 8004526:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004528:	3301      	adds	r3, #1
 800452a:	2b07      	cmp	r3, #7
 800452c:	9322      	str	r3, [sp, #136]	; 0x88
 800452e:	dc60      	bgt.n	80045f2 <_svfprintf_r+0xd2a>
 8004530:	3408      	adds	r4, #8
 8004532:	9b07      	ldr	r3, [sp, #28]
 8004534:	9a07      	ldr	r2, [sp, #28]
 8004536:	1bde      	subs	r6, r3, r7
 8004538:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	429e      	cmp	r6, r3
 800453e:	bfa8      	it	ge
 8004540:	461e      	movge	r6, r3
 8004542:	2e00      	cmp	r6, #0
 8004544:	dd0b      	ble.n	800455e <_svfprintf_r+0xc96>
 8004546:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004548:	4447      	add	r7, r8
 800454a:	4433      	add	r3, r6
 800454c:	9323      	str	r3, [sp, #140]	; 0x8c
 800454e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004550:	6027      	str	r7, [r4, #0]
 8004552:	3301      	adds	r3, #1
 8004554:	2b07      	cmp	r3, #7
 8004556:	6066      	str	r6, [r4, #4]
 8004558:	9322      	str	r3, [sp, #136]	; 0x88
 800455a:	dc54      	bgt.n	8004606 <_svfprintf_r+0xd3e>
 800455c:	3408      	adds	r4, #8
 800455e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004560:	9a07      	ldr	r2, [sp, #28]
 8004562:	2e00      	cmp	r6, #0
 8004564:	eba2 0303 	sub.w	r3, r2, r3
 8004568:	bfb4      	ite	lt
 800456a:	461e      	movlt	r6, r3
 800456c:	1b9e      	subge	r6, r3, r6
 800456e:	2e00      	cmp	r6, #0
 8004570:	f77f acd7 	ble.w	8003f22 <_svfprintf_r+0x65a>
 8004574:	f04f 0810 	mov.w	r8, #16
 8004578:	4f2e      	ldr	r7, [pc, #184]	; (8004634 <_svfprintf_r+0xd6c>)
 800457a:	2e10      	cmp	r6, #16
 800457c:	6027      	str	r7, [r4, #0]
 800457e:	f77f aee7 	ble.w	8004350 <_svfprintf_r+0xa88>
 8004582:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004584:	f8c4 8004 	str.w	r8, [r4, #4]
 8004588:	3310      	adds	r3, #16
 800458a:	9323      	str	r3, [sp, #140]	; 0x8c
 800458c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800458e:	3301      	adds	r3, #1
 8004590:	2b07      	cmp	r3, #7
 8004592:	9322      	str	r3, [sp, #136]	; 0x88
 8004594:	dc41      	bgt.n	800461a <_svfprintf_r+0xd52>
 8004596:	3408      	adds	r4, #8
 8004598:	3e10      	subs	r6, #16
 800459a:	e7ee      	b.n	800457a <_svfprintf_r+0xcb2>
 800459c:	aa21      	add	r2, sp, #132	; 0x84
 800459e:	4649      	mov	r1, r9
 80045a0:	4650      	mov	r0, sl
 80045a2:	f001 fcf5 	bl	8005f90 <__ssprint_r>
 80045a6:	2800      	cmp	r0, #0
 80045a8:	f040 80eb 	bne.w	8004782 <_svfprintf_r+0xeba>
 80045ac:	ac2e      	add	r4, sp, #184	; 0xb8
 80045ae:	e796      	b.n	80044de <_svfprintf_r+0xc16>
 80045b0:	2310      	movs	r3, #16
 80045b2:	6063      	str	r3, [r4, #4]
 80045b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80045b6:	3310      	adds	r3, #16
 80045b8:	9323      	str	r3, [sp, #140]	; 0x8c
 80045ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80045bc:	3301      	adds	r3, #1
 80045be:	2b07      	cmp	r3, #7
 80045c0:	9322      	str	r3, [sp, #136]	; 0x88
 80045c2:	dc02      	bgt.n	80045ca <_svfprintf_r+0xd02>
 80045c4:	3408      	adds	r4, #8
 80045c6:	3e10      	subs	r6, #16
 80045c8:	e791      	b.n	80044ee <_svfprintf_r+0xc26>
 80045ca:	aa21      	add	r2, sp, #132	; 0x84
 80045cc:	4649      	mov	r1, r9
 80045ce:	4650      	mov	r0, sl
 80045d0:	f001 fcde 	bl	8005f90 <__ssprint_r>
 80045d4:	2800      	cmp	r0, #0
 80045d6:	f040 80d4 	bne.w	8004782 <_svfprintf_r+0xeba>
 80045da:	ac2e      	add	r4, sp, #184	; 0xb8
 80045dc:	e7f3      	b.n	80045c6 <_svfprintf_r+0xcfe>
 80045de:	aa21      	add	r2, sp, #132	; 0x84
 80045e0:	4649      	mov	r1, r9
 80045e2:	4650      	mov	r0, sl
 80045e4:	f001 fcd4 	bl	8005f90 <__ssprint_r>
 80045e8:	2800      	cmp	r0, #0
 80045ea:	f040 80ca 	bne.w	8004782 <_svfprintf_r+0xeba>
 80045ee:	ac2e      	add	r4, sp, #184	; 0xb8
 80045f0:	e78b      	b.n	800450a <_svfprintf_r+0xc42>
 80045f2:	aa21      	add	r2, sp, #132	; 0x84
 80045f4:	4649      	mov	r1, r9
 80045f6:	4650      	mov	r0, sl
 80045f8:	f001 fcca 	bl	8005f90 <__ssprint_r>
 80045fc:	2800      	cmp	r0, #0
 80045fe:	f040 80c0 	bne.w	8004782 <_svfprintf_r+0xeba>
 8004602:	ac2e      	add	r4, sp, #184	; 0xb8
 8004604:	e795      	b.n	8004532 <_svfprintf_r+0xc6a>
 8004606:	aa21      	add	r2, sp, #132	; 0x84
 8004608:	4649      	mov	r1, r9
 800460a:	4650      	mov	r0, sl
 800460c:	f001 fcc0 	bl	8005f90 <__ssprint_r>
 8004610:	2800      	cmp	r0, #0
 8004612:	f040 80b6 	bne.w	8004782 <_svfprintf_r+0xeba>
 8004616:	ac2e      	add	r4, sp, #184	; 0xb8
 8004618:	e7a1      	b.n	800455e <_svfprintf_r+0xc96>
 800461a:	aa21      	add	r2, sp, #132	; 0x84
 800461c:	4649      	mov	r1, r9
 800461e:	4650      	mov	r0, sl
 8004620:	f001 fcb6 	bl	8005f90 <__ssprint_r>
 8004624:	2800      	cmp	r0, #0
 8004626:	f040 80ac 	bne.w	8004782 <_svfprintf_r+0xeba>
 800462a:	ac2e      	add	r4, sp, #184	; 0xb8
 800462c:	e7b4      	b.n	8004598 <_svfprintf_r+0xcd0>
 800462e:	bf00      	nop
 8004630:	080068ad 	.word	0x080068ad
 8004634:	080068bf 	.word	0x080068bf
 8004638:	9b07      	ldr	r3, [sp, #28]
 800463a:	2b01      	cmp	r3, #1
 800463c:	dc01      	bgt.n	8004642 <_svfprintf_r+0xd7a>
 800463e:	07ea      	lsls	r2, r5, #31
 8004640:	d576      	bpl.n	8004730 <_svfprintf_r+0xe68>
 8004642:	2301      	movs	r3, #1
 8004644:	6063      	str	r3, [r4, #4]
 8004646:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004648:	f8c4 8000 	str.w	r8, [r4]
 800464c:	3301      	adds	r3, #1
 800464e:	9323      	str	r3, [sp, #140]	; 0x8c
 8004650:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004652:	3301      	adds	r3, #1
 8004654:	2b07      	cmp	r3, #7
 8004656:	9322      	str	r3, [sp, #136]	; 0x88
 8004658:	dc36      	bgt.n	80046c8 <_svfprintf_r+0xe00>
 800465a:	3408      	adds	r4, #8
 800465c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800465e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004660:	6023      	str	r3, [r4, #0]
 8004662:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004664:	6063      	str	r3, [r4, #4]
 8004666:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004668:	4413      	add	r3, r2
 800466a:	9323      	str	r3, [sp, #140]	; 0x8c
 800466c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800466e:	3301      	adds	r3, #1
 8004670:	2b07      	cmp	r3, #7
 8004672:	9322      	str	r3, [sp, #136]	; 0x88
 8004674:	dc31      	bgt.n	80046da <_svfprintf_r+0xe12>
 8004676:	3408      	adds	r4, #8
 8004678:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800467a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800467c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800467e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004680:	f7fc f98e 	bl	80009a0 <__aeabi_dcmpeq>
 8004684:	9b07      	ldr	r3, [sp, #28]
 8004686:	1e5e      	subs	r6, r3, #1
 8004688:	2800      	cmp	r0, #0
 800468a:	d12f      	bne.n	80046ec <_svfprintf_r+0xe24>
 800468c:	f108 0301 	add.w	r3, r8, #1
 8004690:	e884 0048 	stmia.w	r4, {r3, r6}
 8004694:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004696:	9a07      	ldr	r2, [sp, #28]
 8004698:	3b01      	subs	r3, #1
 800469a:	4413      	add	r3, r2
 800469c:	9323      	str	r3, [sp, #140]	; 0x8c
 800469e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80046a0:	3301      	adds	r3, #1
 80046a2:	2b07      	cmp	r3, #7
 80046a4:	9322      	str	r3, [sp, #136]	; 0x88
 80046a6:	dd4a      	ble.n	800473e <_svfprintf_r+0xe76>
 80046a8:	aa21      	add	r2, sp, #132	; 0x84
 80046aa:	4649      	mov	r1, r9
 80046ac:	4650      	mov	r0, sl
 80046ae:	f001 fc6f 	bl	8005f90 <__ssprint_r>
 80046b2:	2800      	cmp	r0, #0
 80046b4:	d165      	bne.n	8004782 <_svfprintf_r+0xeba>
 80046b6:	ac2e      	add	r4, sp, #184	; 0xb8
 80046b8:	ab1d      	add	r3, sp, #116	; 0x74
 80046ba:	6023      	str	r3, [r4, #0]
 80046bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80046be:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80046c0:	6063      	str	r3, [r4, #4]
 80046c2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80046c4:	4413      	add	r3, r2
 80046c6:	e41c      	b.n	8003f02 <_svfprintf_r+0x63a>
 80046c8:	aa21      	add	r2, sp, #132	; 0x84
 80046ca:	4649      	mov	r1, r9
 80046cc:	4650      	mov	r0, sl
 80046ce:	f001 fc5f 	bl	8005f90 <__ssprint_r>
 80046d2:	2800      	cmp	r0, #0
 80046d4:	d155      	bne.n	8004782 <_svfprintf_r+0xeba>
 80046d6:	ac2e      	add	r4, sp, #184	; 0xb8
 80046d8:	e7c0      	b.n	800465c <_svfprintf_r+0xd94>
 80046da:	aa21      	add	r2, sp, #132	; 0x84
 80046dc:	4649      	mov	r1, r9
 80046de:	4650      	mov	r0, sl
 80046e0:	f001 fc56 	bl	8005f90 <__ssprint_r>
 80046e4:	2800      	cmp	r0, #0
 80046e6:	d14c      	bne.n	8004782 <_svfprintf_r+0xeba>
 80046e8:	ac2e      	add	r4, sp, #184	; 0xb8
 80046ea:	e7c5      	b.n	8004678 <_svfprintf_r+0xdb0>
 80046ec:	2e00      	cmp	r6, #0
 80046ee:	dde3      	ble.n	80046b8 <_svfprintf_r+0xdf0>
 80046f0:	f04f 0810 	mov.w	r8, #16
 80046f4:	4f58      	ldr	r7, [pc, #352]	; (8004858 <_svfprintf_r+0xf90>)
 80046f6:	2e10      	cmp	r6, #16
 80046f8:	6027      	str	r7, [r4, #0]
 80046fa:	dc04      	bgt.n	8004706 <_svfprintf_r+0xe3e>
 80046fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80046fe:	6066      	str	r6, [r4, #4]
 8004700:	441e      	add	r6, r3
 8004702:	9623      	str	r6, [sp, #140]	; 0x8c
 8004704:	e7cb      	b.n	800469e <_svfprintf_r+0xdd6>
 8004706:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004708:	f8c4 8004 	str.w	r8, [r4, #4]
 800470c:	3310      	adds	r3, #16
 800470e:	9323      	str	r3, [sp, #140]	; 0x8c
 8004710:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004712:	3301      	adds	r3, #1
 8004714:	2b07      	cmp	r3, #7
 8004716:	9322      	str	r3, [sp, #136]	; 0x88
 8004718:	dc02      	bgt.n	8004720 <_svfprintf_r+0xe58>
 800471a:	3408      	adds	r4, #8
 800471c:	3e10      	subs	r6, #16
 800471e:	e7ea      	b.n	80046f6 <_svfprintf_r+0xe2e>
 8004720:	aa21      	add	r2, sp, #132	; 0x84
 8004722:	4649      	mov	r1, r9
 8004724:	4650      	mov	r0, sl
 8004726:	f001 fc33 	bl	8005f90 <__ssprint_r>
 800472a:	bb50      	cbnz	r0, 8004782 <_svfprintf_r+0xeba>
 800472c:	ac2e      	add	r4, sp, #184	; 0xb8
 800472e:	e7f5      	b.n	800471c <_svfprintf_r+0xe54>
 8004730:	2301      	movs	r3, #1
 8004732:	6063      	str	r3, [r4, #4]
 8004734:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004736:	f8c4 8000 	str.w	r8, [r4]
 800473a:	3301      	adds	r3, #1
 800473c:	e7ae      	b.n	800469c <_svfprintf_r+0xdd4>
 800473e:	3408      	adds	r4, #8
 8004740:	e7ba      	b.n	80046b8 <_svfprintf_r+0xdf0>
 8004742:	3408      	adds	r4, #8
 8004744:	f7ff bbed 	b.w	8003f22 <_svfprintf_r+0x65a>
 8004748:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800474a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800474c:	1a9d      	subs	r5, r3, r2
 800474e:	2d00      	cmp	r5, #0
 8004750:	f77f abea 	ble.w	8003f28 <_svfprintf_r+0x660>
 8004754:	2610      	movs	r6, #16
 8004756:	4b41      	ldr	r3, [pc, #260]	; (800485c <_svfprintf_r+0xf94>)
 8004758:	2d10      	cmp	r5, #16
 800475a:	6023      	str	r3, [r4, #0]
 800475c:	dc1b      	bgt.n	8004796 <_svfprintf_r+0xece>
 800475e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004760:	6065      	str	r5, [r4, #4]
 8004762:	441d      	add	r5, r3
 8004764:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004766:	9523      	str	r5, [sp, #140]	; 0x8c
 8004768:	3301      	adds	r3, #1
 800476a:	2b07      	cmp	r3, #7
 800476c:	9322      	str	r3, [sp, #136]	; 0x88
 800476e:	f77f abdb 	ble.w	8003f28 <_svfprintf_r+0x660>
 8004772:	aa21      	add	r2, sp, #132	; 0x84
 8004774:	4649      	mov	r1, r9
 8004776:	4650      	mov	r0, sl
 8004778:	f001 fc0a 	bl	8005f90 <__ssprint_r>
 800477c:	2800      	cmp	r0, #0
 800477e:	f43f abd3 	beq.w	8003f28 <_svfprintf_r+0x660>
 8004782:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004786:	f013 0f40 	tst.w	r3, #64	; 0x40
 800478a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800478c:	bf18      	it	ne
 800478e:	f04f 33ff 	movne.w	r3, #4294967295
 8004792:	f7ff b8bd 	b.w	8003910 <_svfprintf_r+0x48>
 8004796:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004798:	6066      	str	r6, [r4, #4]
 800479a:	3310      	adds	r3, #16
 800479c:	9323      	str	r3, [sp, #140]	; 0x8c
 800479e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80047a0:	3301      	adds	r3, #1
 80047a2:	2b07      	cmp	r3, #7
 80047a4:	9322      	str	r3, [sp, #136]	; 0x88
 80047a6:	dc02      	bgt.n	80047ae <_svfprintf_r+0xee6>
 80047a8:	3408      	adds	r4, #8
 80047aa:	3d10      	subs	r5, #16
 80047ac:	e7d3      	b.n	8004756 <_svfprintf_r+0xe8e>
 80047ae:	aa21      	add	r2, sp, #132	; 0x84
 80047b0:	4649      	mov	r1, r9
 80047b2:	4650      	mov	r0, sl
 80047b4:	f001 fbec 	bl	8005f90 <__ssprint_r>
 80047b8:	2800      	cmp	r0, #0
 80047ba:	d1e2      	bne.n	8004782 <_svfprintf_r+0xeba>
 80047bc:	ac2e      	add	r4, sp, #184	; 0xb8
 80047be:	e7f4      	b.n	80047aa <_svfprintf_r+0xee2>
 80047c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d0dd      	beq.n	8004782 <_svfprintf_r+0xeba>
 80047c6:	aa21      	add	r2, sp, #132	; 0x84
 80047c8:	4649      	mov	r1, r9
 80047ca:	4650      	mov	r0, sl
 80047cc:	f001 fbe0 	bl	8005f90 <__ssprint_r>
 80047d0:	e7d7      	b.n	8004782 <_svfprintf_r+0xeba>
 80047d2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80047d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047d6:	980d      	ldr	r0, [sp, #52]	; 0x34
 80047d8:	990e      	ldr	r1, [sp, #56]	; 0x38
 80047da:	f7fc f913 	bl	8000a04 <__aeabi_dcmpun>
 80047de:	2800      	cmp	r0, #0
 80047e0:	f43f aa3d 	beq.w	8003c5e <_svfprintf_r+0x396>
 80047e4:	4b1e      	ldr	r3, [pc, #120]	; (8004860 <_svfprintf_r+0xf98>)
 80047e6:	4a1f      	ldr	r2, [pc, #124]	; (8004864 <_svfprintf_r+0xf9c>)
 80047e8:	f7ff ba2d 	b.w	8003c46 <_svfprintf_r+0x37e>
 80047ec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80047ee:	eba3 0308 	sub.w	r3, r3, r8
 80047f2:	9307      	str	r3, [sp, #28]
 80047f4:	f7ff baaf 	b.w	8003d56 <_svfprintf_r+0x48e>
 80047f8:	ea56 0207 	orrs.w	r2, r6, r7
 80047fc:	950f      	str	r5, [sp, #60]	; 0x3c
 80047fe:	f43f ac2b 	beq.w	8004058 <_svfprintf_r+0x790>
 8004802:	2b01      	cmp	r3, #1
 8004804:	f43f ac9d 	beq.w	8004142 <_svfprintf_r+0x87a>
 8004808:	2b02      	cmp	r3, #2
 800480a:	f43f acbd 	beq.w	8004188 <_svfprintf_r+0x8c0>
 800480e:	ab2e      	add	r3, sp, #184	; 0xb8
 8004810:	08f1      	lsrs	r1, r6, #3
 8004812:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8004816:	08f8      	lsrs	r0, r7, #3
 8004818:	f006 0207 	and.w	r2, r6, #7
 800481c:	4607      	mov	r7, r0
 800481e:	460e      	mov	r6, r1
 8004820:	3230      	adds	r2, #48	; 0x30
 8004822:	ea56 0107 	orrs.w	r1, r6, r7
 8004826:	f103 38ff 	add.w	r8, r3, #4294967295
 800482a:	f803 2c01 	strb.w	r2, [r3, #-1]
 800482e:	f47f ac86 	bne.w	800413e <_svfprintf_r+0x876>
 8004832:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004834:	07c9      	lsls	r1, r1, #31
 8004836:	d506      	bpl.n	8004846 <_svfprintf_r+0xf7e>
 8004838:	2a30      	cmp	r2, #48	; 0x30
 800483a:	d004      	beq.n	8004846 <_svfprintf_r+0xf7e>
 800483c:	2230      	movs	r2, #48	; 0x30
 800483e:	f808 2c01 	strb.w	r2, [r8, #-1]
 8004842:	f1a3 0802 	sub.w	r8, r3, #2
 8004846:	ab2e      	add	r3, sp, #184	; 0xb8
 8004848:	465e      	mov	r6, fp
 800484a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800484c:	eba3 0b08 	sub.w	fp, r3, r8
 8004850:	2700      	movs	r7, #0
 8004852:	f7ff bace 	b.w	8003df2 <_svfprintf_r+0x52a>
 8004856:	bf00      	nop
 8004858:	080068bf 	.word	0x080068bf
 800485c:	080068af 	.word	0x080068af
 8004860:	08006883 	.word	0x08006883
 8004864:	08006887 	.word	0x08006887

08004868 <quorem>:
 8004868:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800486c:	6903      	ldr	r3, [r0, #16]
 800486e:	690c      	ldr	r4, [r1, #16]
 8004870:	4680      	mov	r8, r0
 8004872:	429c      	cmp	r4, r3
 8004874:	f300 8082 	bgt.w	800497c <quorem+0x114>
 8004878:	3c01      	subs	r4, #1
 800487a:	f101 0714 	add.w	r7, r1, #20
 800487e:	f100 0614 	add.w	r6, r0, #20
 8004882:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004886:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800488a:	3501      	adds	r5, #1
 800488c:	fbb0 f5f5 	udiv	r5, r0, r5
 8004890:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8004894:	eb06 030e 	add.w	r3, r6, lr
 8004898:	eb07 090e 	add.w	r9, r7, lr
 800489c:	9301      	str	r3, [sp, #4]
 800489e:	b38d      	cbz	r5, 8004904 <quorem+0x9c>
 80048a0:	f04f 0a00 	mov.w	sl, #0
 80048a4:	4638      	mov	r0, r7
 80048a6:	46b4      	mov	ip, r6
 80048a8:	46d3      	mov	fp, sl
 80048aa:	f850 2b04 	ldr.w	r2, [r0], #4
 80048ae:	b293      	uxth	r3, r2
 80048b0:	fb05 a303 	mla	r3, r5, r3, sl
 80048b4:	0c12      	lsrs	r2, r2, #16
 80048b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80048ba:	fb05 a202 	mla	r2, r5, r2, sl
 80048be:	b29b      	uxth	r3, r3
 80048c0:	ebab 0303 	sub.w	r3, fp, r3
 80048c4:	f8bc b000 	ldrh.w	fp, [ip]
 80048c8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80048cc:	445b      	add	r3, fp
 80048ce:	fa1f fb82 	uxth.w	fp, r2
 80048d2:	f8dc 2000 	ldr.w	r2, [ip]
 80048d6:	4581      	cmp	r9, r0
 80048d8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80048dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80048e6:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80048ea:	f84c 3b04 	str.w	r3, [ip], #4
 80048ee:	d2dc      	bcs.n	80048aa <quorem+0x42>
 80048f0:	f856 300e 	ldr.w	r3, [r6, lr]
 80048f4:	b933      	cbnz	r3, 8004904 <quorem+0x9c>
 80048f6:	9b01      	ldr	r3, [sp, #4]
 80048f8:	3b04      	subs	r3, #4
 80048fa:	429e      	cmp	r6, r3
 80048fc:	461a      	mov	r2, r3
 80048fe:	d331      	bcc.n	8004964 <quorem+0xfc>
 8004900:	f8c8 4010 	str.w	r4, [r8, #16]
 8004904:	4640      	mov	r0, r8
 8004906:	f001 fa6a 	bl	8005dde <__mcmp>
 800490a:	2800      	cmp	r0, #0
 800490c:	db26      	blt.n	800495c <quorem+0xf4>
 800490e:	4630      	mov	r0, r6
 8004910:	f04f 0e00 	mov.w	lr, #0
 8004914:	3501      	adds	r5, #1
 8004916:	f857 1b04 	ldr.w	r1, [r7], #4
 800491a:	f8d0 c000 	ldr.w	ip, [r0]
 800491e:	b28b      	uxth	r3, r1
 8004920:	ebae 0303 	sub.w	r3, lr, r3
 8004924:	fa1f f28c 	uxth.w	r2, ip
 8004928:	4413      	add	r3, r2
 800492a:	0c0a      	lsrs	r2, r1, #16
 800492c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004930:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004934:	b29b      	uxth	r3, r3
 8004936:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800493a:	45b9      	cmp	r9, r7
 800493c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8004940:	f840 3b04 	str.w	r3, [r0], #4
 8004944:	d2e7      	bcs.n	8004916 <quorem+0xae>
 8004946:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800494a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800494e:	b92a      	cbnz	r2, 800495c <quorem+0xf4>
 8004950:	3b04      	subs	r3, #4
 8004952:	429e      	cmp	r6, r3
 8004954:	461a      	mov	r2, r3
 8004956:	d30b      	bcc.n	8004970 <quorem+0x108>
 8004958:	f8c8 4010 	str.w	r4, [r8, #16]
 800495c:	4628      	mov	r0, r5
 800495e:	b003      	add	sp, #12
 8004960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004964:	6812      	ldr	r2, [r2, #0]
 8004966:	3b04      	subs	r3, #4
 8004968:	2a00      	cmp	r2, #0
 800496a:	d1c9      	bne.n	8004900 <quorem+0x98>
 800496c:	3c01      	subs	r4, #1
 800496e:	e7c4      	b.n	80048fa <quorem+0x92>
 8004970:	6812      	ldr	r2, [r2, #0]
 8004972:	3b04      	subs	r3, #4
 8004974:	2a00      	cmp	r2, #0
 8004976:	d1ef      	bne.n	8004958 <quorem+0xf0>
 8004978:	3c01      	subs	r4, #1
 800497a:	e7ea      	b.n	8004952 <quorem+0xea>
 800497c:	2000      	movs	r0, #0
 800497e:	e7ee      	b.n	800495e <quorem+0xf6>

08004980 <_dtoa_r>:
 8004980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004984:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004986:	b095      	sub	sp, #84	; 0x54
 8004988:	4604      	mov	r4, r0
 800498a:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800498c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004990:	b93e      	cbnz	r6, 80049a2 <_dtoa_r+0x22>
 8004992:	2010      	movs	r0, #16
 8004994:	f000 fdda 	bl	800554c <malloc>
 8004998:	6260      	str	r0, [r4, #36]	; 0x24
 800499a:	6046      	str	r6, [r0, #4]
 800499c:	6086      	str	r6, [r0, #8]
 800499e:	6006      	str	r6, [r0, #0]
 80049a0:	60c6      	str	r6, [r0, #12]
 80049a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80049a4:	6819      	ldr	r1, [r3, #0]
 80049a6:	b151      	cbz	r1, 80049be <_dtoa_r+0x3e>
 80049a8:	685a      	ldr	r2, [r3, #4]
 80049aa:	2301      	movs	r3, #1
 80049ac:	4093      	lsls	r3, r2
 80049ae:	604a      	str	r2, [r1, #4]
 80049b0:	608b      	str	r3, [r1, #8]
 80049b2:	4620      	mov	r0, r4
 80049b4:	f001 f83e 	bl	8005a34 <_Bfree>
 80049b8:	2200      	movs	r2, #0
 80049ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80049bc:	601a      	str	r2, [r3, #0]
 80049be:	9b03      	ldr	r3, [sp, #12]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	bfb7      	itett	lt
 80049c4:	2301      	movlt	r3, #1
 80049c6:	2300      	movge	r3, #0
 80049c8:	602b      	strlt	r3, [r5, #0]
 80049ca:	9b03      	ldrlt	r3, [sp, #12]
 80049cc:	bfae      	itee	ge
 80049ce:	602b      	strge	r3, [r5, #0]
 80049d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80049d4:	9303      	strlt	r3, [sp, #12]
 80049d6:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80049da:	4bab      	ldr	r3, [pc, #684]	; (8004c88 <_dtoa_r+0x308>)
 80049dc:	ea33 0309 	bics.w	r3, r3, r9
 80049e0:	d11b      	bne.n	8004a1a <_dtoa_r+0x9a>
 80049e2:	f242 730f 	movw	r3, #9999	; 0x270f
 80049e6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80049e8:	6013      	str	r3, [r2, #0]
 80049ea:	9b02      	ldr	r3, [sp, #8]
 80049ec:	b923      	cbnz	r3, 80049f8 <_dtoa_r+0x78>
 80049ee:	f3c9 0013 	ubfx	r0, r9, #0, #20
 80049f2:	2800      	cmp	r0, #0
 80049f4:	f000 8583 	beq.w	80054fe <_dtoa_r+0xb7e>
 80049f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80049fa:	b953      	cbnz	r3, 8004a12 <_dtoa_r+0x92>
 80049fc:	4ba3      	ldr	r3, [pc, #652]	; (8004c8c <_dtoa_r+0x30c>)
 80049fe:	e021      	b.n	8004a44 <_dtoa_r+0xc4>
 8004a00:	4ba3      	ldr	r3, [pc, #652]	; (8004c90 <_dtoa_r+0x310>)
 8004a02:	9306      	str	r3, [sp, #24]
 8004a04:	3308      	adds	r3, #8
 8004a06:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004a08:	6013      	str	r3, [r2, #0]
 8004a0a:	9806      	ldr	r0, [sp, #24]
 8004a0c:	b015      	add	sp, #84	; 0x54
 8004a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a12:	4b9e      	ldr	r3, [pc, #632]	; (8004c8c <_dtoa_r+0x30c>)
 8004a14:	9306      	str	r3, [sp, #24]
 8004a16:	3303      	adds	r3, #3
 8004a18:	e7f5      	b.n	8004a06 <_dtoa_r+0x86>
 8004a1a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	2300      	movs	r3, #0
 8004a22:	4630      	mov	r0, r6
 8004a24:	4639      	mov	r1, r7
 8004a26:	f7fb ffbb 	bl	80009a0 <__aeabi_dcmpeq>
 8004a2a:	4680      	mov	r8, r0
 8004a2c:	b160      	cbz	r0, 8004a48 <_dtoa_r+0xc8>
 8004a2e:	2301      	movs	r3, #1
 8004a30:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004a32:	6013      	str	r3, [r2, #0]
 8004a34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	f000 855e 	beq.w	80054f8 <_dtoa_r+0xb78>
 8004a3c:	4b95      	ldr	r3, [pc, #596]	; (8004c94 <_dtoa_r+0x314>)
 8004a3e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004a40:	6013      	str	r3, [r2, #0]
 8004a42:	3b01      	subs	r3, #1
 8004a44:	9306      	str	r3, [sp, #24]
 8004a46:	e7e0      	b.n	8004a0a <_dtoa_r+0x8a>
 8004a48:	ab12      	add	r3, sp, #72	; 0x48
 8004a4a:	9301      	str	r3, [sp, #4]
 8004a4c:	ab13      	add	r3, sp, #76	; 0x4c
 8004a4e:	9300      	str	r3, [sp, #0]
 8004a50:	4632      	mov	r2, r6
 8004a52:	463b      	mov	r3, r7
 8004a54:	4620      	mov	r0, r4
 8004a56:	f001 fa3b 	bl	8005ed0 <__d2b>
 8004a5a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004a5e:	4682      	mov	sl, r0
 8004a60:	2d00      	cmp	r5, #0
 8004a62:	d07d      	beq.n	8004b60 <_dtoa_r+0x1e0>
 8004a64:	4630      	mov	r0, r6
 8004a66:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004a6a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004a6e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004a72:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004a76:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	4b86      	ldr	r3, [pc, #536]	; (8004c98 <_dtoa_r+0x318>)
 8004a7e:	f7fb fb73 	bl	8000168 <__aeabi_dsub>
 8004a82:	a37b      	add	r3, pc, #492	; (adr r3, 8004c70 <_dtoa_r+0x2f0>)
 8004a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a88:	f7fb fd22 	bl	80004d0 <__aeabi_dmul>
 8004a8c:	a37a      	add	r3, pc, #488	; (adr r3, 8004c78 <_dtoa_r+0x2f8>)
 8004a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a92:	f7fb fb6b 	bl	800016c <__adddf3>
 8004a96:	4606      	mov	r6, r0
 8004a98:	4628      	mov	r0, r5
 8004a9a:	460f      	mov	r7, r1
 8004a9c:	f7fb fcb2 	bl	8000404 <__aeabi_i2d>
 8004aa0:	a377      	add	r3, pc, #476	; (adr r3, 8004c80 <_dtoa_r+0x300>)
 8004aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa6:	f7fb fd13 	bl	80004d0 <__aeabi_dmul>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	460b      	mov	r3, r1
 8004aae:	4630      	mov	r0, r6
 8004ab0:	4639      	mov	r1, r7
 8004ab2:	f7fb fb5b 	bl	800016c <__adddf3>
 8004ab6:	4606      	mov	r6, r0
 8004ab8:	460f      	mov	r7, r1
 8004aba:	f7fb ffb9 	bl	8000a30 <__aeabi_d2iz>
 8004abe:	2200      	movs	r2, #0
 8004ac0:	4683      	mov	fp, r0
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	4630      	mov	r0, r6
 8004ac6:	4639      	mov	r1, r7
 8004ac8:	f7fb ff74 	bl	80009b4 <__aeabi_dcmplt>
 8004acc:	b158      	cbz	r0, 8004ae6 <_dtoa_r+0x166>
 8004ace:	4658      	mov	r0, fp
 8004ad0:	f7fb fc98 	bl	8000404 <__aeabi_i2d>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	4630      	mov	r0, r6
 8004ada:	4639      	mov	r1, r7
 8004adc:	f7fb ff60 	bl	80009a0 <__aeabi_dcmpeq>
 8004ae0:	b908      	cbnz	r0, 8004ae6 <_dtoa_r+0x166>
 8004ae2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004ae6:	f1bb 0f16 	cmp.w	fp, #22
 8004aea:	d858      	bhi.n	8004b9e <_dtoa_r+0x21e>
 8004aec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004af0:	496a      	ldr	r1, [pc, #424]	; (8004c9c <_dtoa_r+0x31c>)
 8004af2:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8004af6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004afa:	f7fb ff79 	bl	80009f0 <__aeabi_dcmpgt>
 8004afe:	2800      	cmp	r0, #0
 8004b00:	d04f      	beq.n	8004ba2 <_dtoa_r+0x222>
 8004b02:	2300      	movs	r3, #0
 8004b04:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004b08:	930d      	str	r3, [sp, #52]	; 0x34
 8004b0a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004b0c:	1b5d      	subs	r5, r3, r5
 8004b0e:	1e6b      	subs	r3, r5, #1
 8004b10:	9307      	str	r3, [sp, #28]
 8004b12:	bf43      	ittte	mi
 8004b14:	2300      	movmi	r3, #0
 8004b16:	f1c5 0801 	rsbmi	r8, r5, #1
 8004b1a:	9307      	strmi	r3, [sp, #28]
 8004b1c:	f04f 0800 	movpl.w	r8, #0
 8004b20:	f1bb 0f00 	cmp.w	fp, #0
 8004b24:	db3f      	blt.n	8004ba6 <_dtoa_r+0x226>
 8004b26:	9b07      	ldr	r3, [sp, #28]
 8004b28:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8004b2c:	445b      	add	r3, fp
 8004b2e:	9307      	str	r3, [sp, #28]
 8004b30:	2300      	movs	r3, #0
 8004b32:	9308      	str	r3, [sp, #32]
 8004b34:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004b36:	2b09      	cmp	r3, #9
 8004b38:	f200 80b4 	bhi.w	8004ca4 <_dtoa_r+0x324>
 8004b3c:	2b05      	cmp	r3, #5
 8004b3e:	bfc4      	itt	gt
 8004b40:	3b04      	subgt	r3, #4
 8004b42:	931e      	strgt	r3, [sp, #120]	; 0x78
 8004b44:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004b46:	bfc8      	it	gt
 8004b48:	2600      	movgt	r6, #0
 8004b4a:	f1a3 0302 	sub.w	r3, r3, #2
 8004b4e:	bfd8      	it	le
 8004b50:	2601      	movle	r6, #1
 8004b52:	2b03      	cmp	r3, #3
 8004b54:	f200 80b2 	bhi.w	8004cbc <_dtoa_r+0x33c>
 8004b58:	e8df f003 	tbb	[pc, r3]
 8004b5c:	782d8684 	.word	0x782d8684
 8004b60:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004b62:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8004b64:	441d      	add	r5, r3
 8004b66:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004b6a:	2b20      	cmp	r3, #32
 8004b6c:	dd11      	ble.n	8004b92 <_dtoa_r+0x212>
 8004b6e:	9a02      	ldr	r2, [sp, #8]
 8004b70:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8004b74:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004b78:	fa22 f000 	lsr.w	r0, r2, r0
 8004b7c:	fa09 f303 	lsl.w	r3, r9, r3
 8004b80:	4318      	orrs	r0, r3
 8004b82:	f7fb fc2f 	bl	80003e4 <__aeabi_ui2d>
 8004b86:	2301      	movs	r3, #1
 8004b88:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004b8c:	3d01      	subs	r5, #1
 8004b8e:	9310      	str	r3, [sp, #64]	; 0x40
 8004b90:	e773      	b.n	8004a7a <_dtoa_r+0xfa>
 8004b92:	f1c3 0020 	rsb	r0, r3, #32
 8004b96:	9b02      	ldr	r3, [sp, #8]
 8004b98:	fa03 f000 	lsl.w	r0, r3, r0
 8004b9c:	e7f1      	b.n	8004b82 <_dtoa_r+0x202>
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e7b2      	b.n	8004b08 <_dtoa_r+0x188>
 8004ba2:	900d      	str	r0, [sp, #52]	; 0x34
 8004ba4:	e7b1      	b.n	8004b0a <_dtoa_r+0x18a>
 8004ba6:	f1cb 0300 	rsb	r3, fp, #0
 8004baa:	9308      	str	r3, [sp, #32]
 8004bac:	2300      	movs	r3, #0
 8004bae:	eba8 080b 	sub.w	r8, r8, fp
 8004bb2:	930c      	str	r3, [sp, #48]	; 0x30
 8004bb4:	e7be      	b.n	8004b34 <_dtoa_r+0x1b4>
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	9309      	str	r3, [sp, #36]	; 0x24
 8004bba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	f340 8080 	ble.w	8004cc2 <_dtoa_r+0x342>
 8004bc2:	4699      	mov	r9, r3
 8004bc4:	9304      	str	r3, [sp, #16]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	2104      	movs	r1, #4
 8004bca:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004bcc:	606a      	str	r2, [r5, #4]
 8004bce:	f101 0214 	add.w	r2, r1, #20
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d97a      	bls.n	8004ccc <_dtoa_r+0x34c>
 8004bd6:	6869      	ldr	r1, [r5, #4]
 8004bd8:	4620      	mov	r0, r4
 8004bda:	f000 fef7 	bl	80059cc <_Balloc>
 8004bde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004be0:	6028      	str	r0, [r5, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f1b9 0f0e 	cmp.w	r9, #14
 8004be8:	9306      	str	r3, [sp, #24]
 8004bea:	f200 80f0 	bhi.w	8004dce <_dtoa_r+0x44e>
 8004bee:	2e00      	cmp	r6, #0
 8004bf0:	f000 80ed 	beq.w	8004dce <_dtoa_r+0x44e>
 8004bf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004bf8:	f1bb 0f00 	cmp.w	fp, #0
 8004bfc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8004c00:	dd79      	ble.n	8004cf6 <_dtoa_r+0x376>
 8004c02:	4a26      	ldr	r2, [pc, #152]	; (8004c9c <_dtoa_r+0x31c>)
 8004c04:	f00b 030f 	and.w	r3, fp, #15
 8004c08:	ea4f 162b 	mov.w	r6, fp, asr #4
 8004c0c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004c10:	06f0      	lsls	r0, r6, #27
 8004c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c16:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004c1a:	d55c      	bpl.n	8004cd6 <_dtoa_r+0x356>
 8004c1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004c20:	4b1f      	ldr	r3, [pc, #124]	; (8004ca0 <_dtoa_r+0x320>)
 8004c22:	2503      	movs	r5, #3
 8004c24:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004c28:	f7fb fd7c 	bl	8000724 <__aeabi_ddiv>
 8004c2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004c30:	f006 060f 	and.w	r6, r6, #15
 8004c34:	4f1a      	ldr	r7, [pc, #104]	; (8004ca0 <_dtoa_r+0x320>)
 8004c36:	2e00      	cmp	r6, #0
 8004c38:	d14f      	bne.n	8004cda <_dtoa_r+0x35a>
 8004c3a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004c3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c42:	f7fb fd6f 	bl	8000724 <__aeabi_ddiv>
 8004c46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004c4a:	e06e      	b.n	8004d2a <_dtoa_r+0x3aa>
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	9309      	str	r3, [sp, #36]	; 0x24
 8004c50:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004c52:	445b      	add	r3, fp
 8004c54:	f103 0901 	add.w	r9, r3, #1
 8004c58:	9304      	str	r3, [sp, #16]
 8004c5a:	464b      	mov	r3, r9
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	bfb8      	it	lt
 8004c60:	2301      	movlt	r3, #1
 8004c62:	e7b0      	b.n	8004bc6 <_dtoa_r+0x246>
 8004c64:	2300      	movs	r3, #0
 8004c66:	e7a7      	b.n	8004bb8 <_dtoa_r+0x238>
 8004c68:	2300      	movs	r3, #0
 8004c6a:	e7f0      	b.n	8004c4e <_dtoa_r+0x2ce>
 8004c6c:	f3af 8000 	nop.w
 8004c70:	636f4361 	.word	0x636f4361
 8004c74:	3fd287a7 	.word	0x3fd287a7
 8004c78:	8b60c8b3 	.word	0x8b60c8b3
 8004c7c:	3fc68a28 	.word	0x3fc68a28
 8004c80:	509f79fb 	.word	0x509f79fb
 8004c84:	3fd34413 	.word	0x3fd34413
 8004c88:	7ff00000 	.word	0x7ff00000
 8004c8c:	080068d8 	.word	0x080068d8
 8004c90:	080068cf 	.word	0x080068cf
 8004c94:	080068ae 	.word	0x080068ae
 8004c98:	3ff80000 	.word	0x3ff80000
 8004c9c:	08006910 	.word	0x08006910
 8004ca0:	080068e8 	.word	0x080068e8
 8004ca4:	2601      	movs	r6, #1
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	9609      	str	r6, [sp, #36]	; 0x24
 8004caa:	931e      	str	r3, [sp, #120]	; 0x78
 8004cac:	f04f 33ff 	mov.w	r3, #4294967295
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	9304      	str	r3, [sp, #16]
 8004cb4:	4699      	mov	r9, r3
 8004cb6:	2312      	movs	r3, #18
 8004cb8:	921f      	str	r2, [sp, #124]	; 0x7c
 8004cba:	e784      	b.n	8004bc6 <_dtoa_r+0x246>
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	9309      	str	r3, [sp, #36]	; 0x24
 8004cc0:	e7f4      	b.n	8004cac <_dtoa_r+0x32c>
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	9304      	str	r3, [sp, #16]
 8004cc6:	4699      	mov	r9, r3
 8004cc8:	461a      	mov	r2, r3
 8004cca:	e7f5      	b.n	8004cb8 <_dtoa_r+0x338>
 8004ccc:	686a      	ldr	r2, [r5, #4]
 8004cce:	0049      	lsls	r1, r1, #1
 8004cd0:	3201      	adds	r2, #1
 8004cd2:	606a      	str	r2, [r5, #4]
 8004cd4:	e77b      	b.n	8004bce <_dtoa_r+0x24e>
 8004cd6:	2502      	movs	r5, #2
 8004cd8:	e7ac      	b.n	8004c34 <_dtoa_r+0x2b4>
 8004cda:	07f1      	lsls	r1, r6, #31
 8004cdc:	d508      	bpl.n	8004cf0 <_dtoa_r+0x370>
 8004cde:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004ce2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ce6:	f7fb fbf3 	bl	80004d0 <__aeabi_dmul>
 8004cea:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004cee:	3501      	adds	r5, #1
 8004cf0:	1076      	asrs	r6, r6, #1
 8004cf2:	3708      	adds	r7, #8
 8004cf4:	e79f      	b.n	8004c36 <_dtoa_r+0x2b6>
 8004cf6:	f000 80a5 	beq.w	8004e44 <_dtoa_r+0x4c4>
 8004cfa:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004cfe:	f1cb 0600 	rsb	r6, fp, #0
 8004d02:	4ba2      	ldr	r3, [pc, #648]	; (8004f8c <_dtoa_r+0x60c>)
 8004d04:	f006 020f 	and.w	r2, r6, #15
 8004d08:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d10:	f7fb fbde 	bl	80004d0 <__aeabi_dmul>
 8004d14:	2502      	movs	r5, #2
 8004d16:	2300      	movs	r3, #0
 8004d18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d1c:	4f9c      	ldr	r7, [pc, #624]	; (8004f90 <_dtoa_r+0x610>)
 8004d1e:	1136      	asrs	r6, r6, #4
 8004d20:	2e00      	cmp	r6, #0
 8004d22:	f040 8084 	bne.w	8004e2e <_dtoa_r+0x4ae>
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d18d      	bne.n	8004c46 <_dtoa_r+0x2c6>
 8004d2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f000 808b 	beq.w	8004e48 <_dtoa_r+0x4c8>
 8004d32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004d36:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004d3a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004d3e:	2200      	movs	r2, #0
 8004d40:	4b94      	ldr	r3, [pc, #592]	; (8004f94 <_dtoa_r+0x614>)
 8004d42:	f7fb fe37 	bl	80009b4 <__aeabi_dcmplt>
 8004d46:	2800      	cmp	r0, #0
 8004d48:	d07e      	beq.n	8004e48 <_dtoa_r+0x4c8>
 8004d4a:	f1b9 0f00 	cmp.w	r9, #0
 8004d4e:	d07b      	beq.n	8004e48 <_dtoa_r+0x4c8>
 8004d50:	9b04      	ldr	r3, [sp, #16]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	dd37      	ble.n	8004dc6 <_dtoa_r+0x446>
 8004d56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	4b8e      	ldr	r3, [pc, #568]	; (8004f98 <_dtoa_r+0x618>)
 8004d5e:	f7fb fbb7 	bl	80004d0 <__aeabi_dmul>
 8004d62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d66:	9e04      	ldr	r6, [sp, #16]
 8004d68:	f10b 37ff 	add.w	r7, fp, #4294967295
 8004d6c:	3501      	adds	r5, #1
 8004d6e:	4628      	mov	r0, r5
 8004d70:	f7fb fb48 	bl	8000404 <__aeabi_i2d>
 8004d74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004d78:	f7fb fbaa 	bl	80004d0 <__aeabi_dmul>
 8004d7c:	4b87      	ldr	r3, [pc, #540]	; (8004f9c <_dtoa_r+0x61c>)
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f7fb f9f4 	bl	800016c <__adddf3>
 8004d84:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004d88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d8a:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8004d8e:	950b      	str	r5, [sp, #44]	; 0x2c
 8004d90:	2e00      	cmp	r6, #0
 8004d92:	d15c      	bne.n	8004e4e <_dtoa_r+0x4ce>
 8004d94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	4b81      	ldr	r3, [pc, #516]	; (8004fa0 <_dtoa_r+0x620>)
 8004d9c:	f7fb f9e4 	bl	8000168 <__aeabi_dsub>
 8004da0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004da2:	462b      	mov	r3, r5
 8004da4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004da8:	f7fb fe22 	bl	80009f0 <__aeabi_dcmpgt>
 8004dac:	2800      	cmp	r0, #0
 8004dae:	f040 82f7 	bne.w	80053a0 <_dtoa_r+0xa20>
 8004db2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004db6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004db8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004dbc:	f7fb fdfa 	bl	80009b4 <__aeabi_dcmplt>
 8004dc0:	2800      	cmp	r0, #0
 8004dc2:	f040 82eb 	bne.w	800539c <_dtoa_r+0xa1c>
 8004dc6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8004dca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004dce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	f2c0 8150 	blt.w	8005076 <_dtoa_r+0x6f6>
 8004dd6:	f1bb 0f0e 	cmp.w	fp, #14
 8004dda:	f300 814c 	bgt.w	8005076 <_dtoa_r+0x6f6>
 8004dde:	4b6b      	ldr	r3, [pc, #428]	; (8004f8c <_dtoa_r+0x60c>)
 8004de0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004dec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	f280 80da 	bge.w	8004fa8 <_dtoa_r+0x628>
 8004df4:	f1b9 0f00 	cmp.w	r9, #0
 8004df8:	f300 80d6 	bgt.w	8004fa8 <_dtoa_r+0x628>
 8004dfc:	f040 82cd 	bne.w	800539a <_dtoa_r+0xa1a>
 8004e00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e04:	2200      	movs	r2, #0
 8004e06:	4b66      	ldr	r3, [pc, #408]	; (8004fa0 <_dtoa_r+0x620>)
 8004e08:	f7fb fb62 	bl	80004d0 <__aeabi_dmul>
 8004e0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004e10:	f7fb fde4 	bl	80009dc <__aeabi_dcmpge>
 8004e14:	464e      	mov	r6, r9
 8004e16:	464f      	mov	r7, r9
 8004e18:	2800      	cmp	r0, #0
 8004e1a:	f040 82a4 	bne.w	8005366 <_dtoa_r+0x9e6>
 8004e1e:	9b06      	ldr	r3, [sp, #24]
 8004e20:	9a06      	ldr	r2, [sp, #24]
 8004e22:	1c5d      	adds	r5, r3, #1
 8004e24:	2331      	movs	r3, #49	; 0x31
 8004e26:	f10b 0b01 	add.w	fp, fp, #1
 8004e2a:	7013      	strb	r3, [r2, #0]
 8004e2c:	e29f      	b.n	800536e <_dtoa_r+0x9ee>
 8004e2e:	07f2      	lsls	r2, r6, #31
 8004e30:	d505      	bpl.n	8004e3e <_dtoa_r+0x4be>
 8004e32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e36:	f7fb fb4b 	bl	80004d0 <__aeabi_dmul>
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	3501      	adds	r5, #1
 8004e3e:	1076      	asrs	r6, r6, #1
 8004e40:	3708      	adds	r7, #8
 8004e42:	e76d      	b.n	8004d20 <_dtoa_r+0x3a0>
 8004e44:	2502      	movs	r5, #2
 8004e46:	e770      	b.n	8004d2a <_dtoa_r+0x3aa>
 8004e48:	465f      	mov	r7, fp
 8004e4a:	464e      	mov	r6, r9
 8004e4c:	e78f      	b.n	8004d6e <_dtoa_r+0x3ee>
 8004e4e:	9a06      	ldr	r2, [sp, #24]
 8004e50:	4b4e      	ldr	r3, [pc, #312]	; (8004f8c <_dtoa_r+0x60c>)
 8004e52:	4432      	add	r2, r6
 8004e54:	9211      	str	r2, [sp, #68]	; 0x44
 8004e56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e58:	1e71      	subs	r1, r6, #1
 8004e5a:	2a00      	cmp	r2, #0
 8004e5c:	d048      	beq.n	8004ef0 <_dtoa_r+0x570>
 8004e5e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8004e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e66:	2000      	movs	r0, #0
 8004e68:	494e      	ldr	r1, [pc, #312]	; (8004fa4 <_dtoa_r+0x624>)
 8004e6a:	f7fb fc5b 	bl	8000724 <__aeabi_ddiv>
 8004e6e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004e72:	f7fb f979 	bl	8000168 <__aeabi_dsub>
 8004e76:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004e7a:	9d06      	ldr	r5, [sp, #24]
 8004e7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e80:	f7fb fdd6 	bl	8000a30 <__aeabi_d2iz>
 8004e84:	4606      	mov	r6, r0
 8004e86:	f7fb fabd 	bl	8000404 <__aeabi_i2d>
 8004e8a:	4602      	mov	r2, r0
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e92:	f7fb f969 	bl	8000168 <__aeabi_dsub>
 8004e96:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004e9a:	3630      	adds	r6, #48	; 0x30
 8004e9c:	f805 6b01 	strb.w	r6, [r5], #1
 8004ea0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ea4:	f7fb fd86 	bl	80009b4 <__aeabi_dcmplt>
 8004ea8:	2800      	cmp	r0, #0
 8004eaa:	d164      	bne.n	8004f76 <_dtoa_r+0x5f6>
 8004eac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004eb0:	2000      	movs	r0, #0
 8004eb2:	4938      	ldr	r1, [pc, #224]	; (8004f94 <_dtoa_r+0x614>)
 8004eb4:	f7fb f958 	bl	8000168 <__aeabi_dsub>
 8004eb8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004ebc:	f7fb fd7a 	bl	80009b4 <__aeabi_dcmplt>
 8004ec0:	2800      	cmp	r0, #0
 8004ec2:	f040 80b9 	bne.w	8005038 <_dtoa_r+0x6b8>
 8004ec6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004ec8:	429d      	cmp	r5, r3
 8004eca:	f43f af7c 	beq.w	8004dc6 <_dtoa_r+0x446>
 8004ece:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	4b30      	ldr	r3, [pc, #192]	; (8004f98 <_dtoa_r+0x618>)
 8004ed6:	f7fb fafb 	bl	80004d0 <__aeabi_dmul>
 8004eda:	2200      	movs	r2, #0
 8004edc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004ee0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ee4:	4b2c      	ldr	r3, [pc, #176]	; (8004f98 <_dtoa_r+0x618>)
 8004ee6:	f7fb faf3 	bl	80004d0 <__aeabi_dmul>
 8004eea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004eee:	e7c5      	b.n	8004e7c <_dtoa_r+0x4fc>
 8004ef0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8004ef4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ef8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004efc:	f7fb fae8 	bl	80004d0 <__aeabi_dmul>
 8004f00:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004f04:	9d06      	ldr	r5, [sp, #24]
 8004f06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f0a:	f7fb fd91 	bl	8000a30 <__aeabi_d2iz>
 8004f0e:	4606      	mov	r6, r0
 8004f10:	f7fb fa78 	bl	8000404 <__aeabi_i2d>
 8004f14:	4602      	mov	r2, r0
 8004f16:	460b      	mov	r3, r1
 8004f18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f1c:	f7fb f924 	bl	8000168 <__aeabi_dsub>
 8004f20:	3630      	adds	r6, #48	; 0x30
 8004f22:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004f24:	f805 6b01 	strb.w	r6, [r5], #1
 8004f28:	42ab      	cmp	r3, r5
 8004f2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f2e:	f04f 0200 	mov.w	r2, #0
 8004f32:	d124      	bne.n	8004f7e <_dtoa_r+0x5fe>
 8004f34:	4b1b      	ldr	r3, [pc, #108]	; (8004fa4 <_dtoa_r+0x624>)
 8004f36:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004f3a:	f7fb f917 	bl	800016c <__adddf3>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	460b      	mov	r3, r1
 8004f42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f46:	f7fb fd53 	bl	80009f0 <__aeabi_dcmpgt>
 8004f4a:	2800      	cmp	r0, #0
 8004f4c:	d174      	bne.n	8005038 <_dtoa_r+0x6b8>
 8004f4e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004f52:	2000      	movs	r0, #0
 8004f54:	4913      	ldr	r1, [pc, #76]	; (8004fa4 <_dtoa_r+0x624>)
 8004f56:	f7fb f907 	bl	8000168 <__aeabi_dsub>
 8004f5a:	4602      	mov	r2, r0
 8004f5c:	460b      	mov	r3, r1
 8004f5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f62:	f7fb fd27 	bl	80009b4 <__aeabi_dcmplt>
 8004f66:	2800      	cmp	r0, #0
 8004f68:	f43f af2d 	beq.w	8004dc6 <_dtoa_r+0x446>
 8004f6c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004f70:	1e6a      	subs	r2, r5, #1
 8004f72:	2b30      	cmp	r3, #48	; 0x30
 8004f74:	d001      	beq.n	8004f7a <_dtoa_r+0x5fa>
 8004f76:	46bb      	mov	fp, r7
 8004f78:	e04d      	b.n	8005016 <_dtoa_r+0x696>
 8004f7a:	4615      	mov	r5, r2
 8004f7c:	e7f6      	b.n	8004f6c <_dtoa_r+0x5ec>
 8004f7e:	4b06      	ldr	r3, [pc, #24]	; (8004f98 <_dtoa_r+0x618>)
 8004f80:	f7fb faa6 	bl	80004d0 <__aeabi_dmul>
 8004f84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f88:	e7bd      	b.n	8004f06 <_dtoa_r+0x586>
 8004f8a:	bf00      	nop
 8004f8c:	08006910 	.word	0x08006910
 8004f90:	080068e8 	.word	0x080068e8
 8004f94:	3ff00000 	.word	0x3ff00000
 8004f98:	40240000 	.word	0x40240000
 8004f9c:	401c0000 	.word	0x401c0000
 8004fa0:	40140000 	.word	0x40140000
 8004fa4:	3fe00000 	.word	0x3fe00000
 8004fa8:	9d06      	ldr	r5, [sp, #24]
 8004faa:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004fae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004fb2:	4630      	mov	r0, r6
 8004fb4:	4639      	mov	r1, r7
 8004fb6:	f7fb fbb5 	bl	8000724 <__aeabi_ddiv>
 8004fba:	f7fb fd39 	bl	8000a30 <__aeabi_d2iz>
 8004fbe:	4680      	mov	r8, r0
 8004fc0:	f7fb fa20 	bl	8000404 <__aeabi_i2d>
 8004fc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004fc8:	f7fb fa82 	bl	80004d0 <__aeabi_dmul>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	460b      	mov	r3, r1
 8004fd0:	4630      	mov	r0, r6
 8004fd2:	4639      	mov	r1, r7
 8004fd4:	f7fb f8c8 	bl	8000168 <__aeabi_dsub>
 8004fd8:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8004fdc:	f805 6b01 	strb.w	r6, [r5], #1
 8004fe0:	9e06      	ldr	r6, [sp, #24]
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	1bae      	subs	r6, r5, r6
 8004fe6:	45b1      	cmp	r9, r6
 8004fe8:	460b      	mov	r3, r1
 8004fea:	d137      	bne.n	800505c <_dtoa_r+0x6dc>
 8004fec:	f7fb f8be 	bl	800016c <__adddf3>
 8004ff0:	4606      	mov	r6, r0
 8004ff2:	460f      	mov	r7, r1
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ffc:	f7fb fcda 	bl	80009b4 <__aeabi_dcmplt>
 8005000:	b9c8      	cbnz	r0, 8005036 <_dtoa_r+0x6b6>
 8005002:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005006:	4632      	mov	r2, r6
 8005008:	463b      	mov	r3, r7
 800500a:	f7fb fcc9 	bl	80009a0 <__aeabi_dcmpeq>
 800500e:	b110      	cbz	r0, 8005016 <_dtoa_r+0x696>
 8005010:	f018 0f01 	tst.w	r8, #1
 8005014:	d10f      	bne.n	8005036 <_dtoa_r+0x6b6>
 8005016:	4651      	mov	r1, sl
 8005018:	4620      	mov	r0, r4
 800501a:	f000 fd0b 	bl	8005a34 <_Bfree>
 800501e:	2300      	movs	r3, #0
 8005020:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005022:	702b      	strb	r3, [r5, #0]
 8005024:	f10b 0301 	add.w	r3, fp, #1
 8005028:	6013      	str	r3, [r2, #0]
 800502a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800502c:	2b00      	cmp	r3, #0
 800502e:	f43f acec 	beq.w	8004a0a <_dtoa_r+0x8a>
 8005032:	601d      	str	r5, [r3, #0]
 8005034:	e4e9      	b.n	8004a0a <_dtoa_r+0x8a>
 8005036:	465f      	mov	r7, fp
 8005038:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800503c:	1e6b      	subs	r3, r5, #1
 800503e:	2a39      	cmp	r2, #57	; 0x39
 8005040:	d106      	bne.n	8005050 <_dtoa_r+0x6d0>
 8005042:	9a06      	ldr	r2, [sp, #24]
 8005044:	429a      	cmp	r2, r3
 8005046:	d107      	bne.n	8005058 <_dtoa_r+0x6d8>
 8005048:	2330      	movs	r3, #48	; 0x30
 800504a:	7013      	strb	r3, [r2, #0]
 800504c:	4613      	mov	r3, r2
 800504e:	3701      	adds	r7, #1
 8005050:	781a      	ldrb	r2, [r3, #0]
 8005052:	3201      	adds	r2, #1
 8005054:	701a      	strb	r2, [r3, #0]
 8005056:	e78e      	b.n	8004f76 <_dtoa_r+0x5f6>
 8005058:	461d      	mov	r5, r3
 800505a:	e7ed      	b.n	8005038 <_dtoa_r+0x6b8>
 800505c:	2200      	movs	r2, #0
 800505e:	4bb5      	ldr	r3, [pc, #724]	; (8005334 <_dtoa_r+0x9b4>)
 8005060:	f7fb fa36 	bl	80004d0 <__aeabi_dmul>
 8005064:	2200      	movs	r2, #0
 8005066:	2300      	movs	r3, #0
 8005068:	4606      	mov	r6, r0
 800506a:	460f      	mov	r7, r1
 800506c:	f7fb fc98 	bl	80009a0 <__aeabi_dcmpeq>
 8005070:	2800      	cmp	r0, #0
 8005072:	d09c      	beq.n	8004fae <_dtoa_r+0x62e>
 8005074:	e7cf      	b.n	8005016 <_dtoa_r+0x696>
 8005076:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005078:	2a00      	cmp	r2, #0
 800507a:	f000 8129 	beq.w	80052d0 <_dtoa_r+0x950>
 800507e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005080:	2a01      	cmp	r2, #1
 8005082:	f300 810e 	bgt.w	80052a2 <_dtoa_r+0x922>
 8005086:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005088:	2a00      	cmp	r2, #0
 800508a:	f000 8106 	beq.w	800529a <_dtoa_r+0x91a>
 800508e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005092:	4645      	mov	r5, r8
 8005094:	9e08      	ldr	r6, [sp, #32]
 8005096:	9a07      	ldr	r2, [sp, #28]
 8005098:	2101      	movs	r1, #1
 800509a:	441a      	add	r2, r3
 800509c:	4620      	mov	r0, r4
 800509e:	4498      	add	r8, r3
 80050a0:	9207      	str	r2, [sp, #28]
 80050a2:	f000 fd67 	bl	8005b74 <__i2b>
 80050a6:	4607      	mov	r7, r0
 80050a8:	2d00      	cmp	r5, #0
 80050aa:	dd0b      	ble.n	80050c4 <_dtoa_r+0x744>
 80050ac:	9b07      	ldr	r3, [sp, #28]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	dd08      	ble.n	80050c4 <_dtoa_r+0x744>
 80050b2:	42ab      	cmp	r3, r5
 80050b4:	bfa8      	it	ge
 80050b6:	462b      	movge	r3, r5
 80050b8:	9a07      	ldr	r2, [sp, #28]
 80050ba:	eba8 0803 	sub.w	r8, r8, r3
 80050be:	1aed      	subs	r5, r5, r3
 80050c0:	1ad3      	subs	r3, r2, r3
 80050c2:	9307      	str	r3, [sp, #28]
 80050c4:	9b08      	ldr	r3, [sp, #32]
 80050c6:	b1fb      	cbz	r3, 8005108 <_dtoa_r+0x788>
 80050c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	f000 8104 	beq.w	80052d8 <_dtoa_r+0x958>
 80050d0:	2e00      	cmp	r6, #0
 80050d2:	dd11      	ble.n	80050f8 <_dtoa_r+0x778>
 80050d4:	4639      	mov	r1, r7
 80050d6:	4632      	mov	r2, r6
 80050d8:	4620      	mov	r0, r4
 80050da:	f000 fde1 	bl	8005ca0 <__pow5mult>
 80050de:	4652      	mov	r2, sl
 80050e0:	4601      	mov	r1, r0
 80050e2:	4607      	mov	r7, r0
 80050e4:	4620      	mov	r0, r4
 80050e6:	f000 fd4e 	bl	8005b86 <__multiply>
 80050ea:	4651      	mov	r1, sl
 80050ec:	900a      	str	r0, [sp, #40]	; 0x28
 80050ee:	4620      	mov	r0, r4
 80050f0:	f000 fca0 	bl	8005a34 <_Bfree>
 80050f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050f6:	469a      	mov	sl, r3
 80050f8:	9b08      	ldr	r3, [sp, #32]
 80050fa:	1b9a      	subs	r2, r3, r6
 80050fc:	d004      	beq.n	8005108 <_dtoa_r+0x788>
 80050fe:	4651      	mov	r1, sl
 8005100:	4620      	mov	r0, r4
 8005102:	f000 fdcd 	bl	8005ca0 <__pow5mult>
 8005106:	4682      	mov	sl, r0
 8005108:	2101      	movs	r1, #1
 800510a:	4620      	mov	r0, r4
 800510c:	f000 fd32 	bl	8005b74 <__i2b>
 8005110:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005112:	4606      	mov	r6, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	f340 80e1 	ble.w	80052dc <_dtoa_r+0x95c>
 800511a:	461a      	mov	r2, r3
 800511c:	4601      	mov	r1, r0
 800511e:	4620      	mov	r0, r4
 8005120:	f000 fdbe 	bl	8005ca0 <__pow5mult>
 8005124:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005126:	4606      	mov	r6, r0
 8005128:	2b01      	cmp	r3, #1
 800512a:	f340 80da 	ble.w	80052e2 <_dtoa_r+0x962>
 800512e:	2300      	movs	r3, #0
 8005130:	9308      	str	r3, [sp, #32]
 8005132:	6933      	ldr	r3, [r6, #16]
 8005134:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005138:	6918      	ldr	r0, [r3, #16]
 800513a:	f000 fccd 	bl	8005ad8 <__hi0bits>
 800513e:	f1c0 0020 	rsb	r0, r0, #32
 8005142:	9b07      	ldr	r3, [sp, #28]
 8005144:	4418      	add	r0, r3
 8005146:	f010 001f 	ands.w	r0, r0, #31
 800514a:	f000 80f0 	beq.w	800532e <_dtoa_r+0x9ae>
 800514e:	f1c0 0320 	rsb	r3, r0, #32
 8005152:	2b04      	cmp	r3, #4
 8005154:	f340 80e2 	ble.w	800531c <_dtoa_r+0x99c>
 8005158:	9b07      	ldr	r3, [sp, #28]
 800515a:	f1c0 001c 	rsb	r0, r0, #28
 800515e:	4480      	add	r8, r0
 8005160:	4405      	add	r5, r0
 8005162:	4403      	add	r3, r0
 8005164:	9307      	str	r3, [sp, #28]
 8005166:	f1b8 0f00 	cmp.w	r8, #0
 800516a:	dd05      	ble.n	8005178 <_dtoa_r+0x7f8>
 800516c:	4651      	mov	r1, sl
 800516e:	4642      	mov	r2, r8
 8005170:	4620      	mov	r0, r4
 8005172:	f000 fde3 	bl	8005d3c <__lshift>
 8005176:	4682      	mov	sl, r0
 8005178:	9b07      	ldr	r3, [sp, #28]
 800517a:	2b00      	cmp	r3, #0
 800517c:	dd05      	ble.n	800518a <_dtoa_r+0x80a>
 800517e:	4631      	mov	r1, r6
 8005180:	461a      	mov	r2, r3
 8005182:	4620      	mov	r0, r4
 8005184:	f000 fdda 	bl	8005d3c <__lshift>
 8005188:	4606      	mov	r6, r0
 800518a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800518c:	2b00      	cmp	r3, #0
 800518e:	f000 80d3 	beq.w	8005338 <_dtoa_r+0x9b8>
 8005192:	4631      	mov	r1, r6
 8005194:	4650      	mov	r0, sl
 8005196:	f000 fe22 	bl	8005dde <__mcmp>
 800519a:	2800      	cmp	r0, #0
 800519c:	f280 80cc 	bge.w	8005338 <_dtoa_r+0x9b8>
 80051a0:	2300      	movs	r3, #0
 80051a2:	4651      	mov	r1, sl
 80051a4:	220a      	movs	r2, #10
 80051a6:	4620      	mov	r0, r4
 80051a8:	f000 fc5b 	bl	8005a62 <__multadd>
 80051ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051ae:	f10b 3bff 	add.w	fp, fp, #4294967295
 80051b2:	4682      	mov	sl, r0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	f000 81a9 	beq.w	800550c <_dtoa_r+0xb8c>
 80051ba:	2300      	movs	r3, #0
 80051bc:	4639      	mov	r1, r7
 80051be:	220a      	movs	r2, #10
 80051c0:	4620      	mov	r0, r4
 80051c2:	f000 fc4e 	bl	8005a62 <__multadd>
 80051c6:	9b04      	ldr	r3, [sp, #16]
 80051c8:	4607      	mov	r7, r0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	dc03      	bgt.n	80051d6 <_dtoa_r+0x856>
 80051ce:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80051d0:	2b02      	cmp	r3, #2
 80051d2:	f300 80b9 	bgt.w	8005348 <_dtoa_r+0x9c8>
 80051d6:	2d00      	cmp	r5, #0
 80051d8:	dd05      	ble.n	80051e6 <_dtoa_r+0x866>
 80051da:	4639      	mov	r1, r7
 80051dc:	462a      	mov	r2, r5
 80051de:	4620      	mov	r0, r4
 80051e0:	f000 fdac 	bl	8005d3c <__lshift>
 80051e4:	4607      	mov	r7, r0
 80051e6:	9b08      	ldr	r3, [sp, #32]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f000 8110 	beq.w	800540e <_dtoa_r+0xa8e>
 80051ee:	6879      	ldr	r1, [r7, #4]
 80051f0:	4620      	mov	r0, r4
 80051f2:	f000 fbeb 	bl	80059cc <_Balloc>
 80051f6:	4605      	mov	r5, r0
 80051f8:	693a      	ldr	r2, [r7, #16]
 80051fa:	f107 010c 	add.w	r1, r7, #12
 80051fe:	3202      	adds	r2, #2
 8005200:	0092      	lsls	r2, r2, #2
 8005202:	300c      	adds	r0, #12
 8005204:	f7fe fa4c 	bl	80036a0 <memcpy>
 8005208:	2201      	movs	r2, #1
 800520a:	4629      	mov	r1, r5
 800520c:	4620      	mov	r0, r4
 800520e:	f000 fd95 	bl	8005d3c <__lshift>
 8005212:	9707      	str	r7, [sp, #28]
 8005214:	4607      	mov	r7, r0
 8005216:	9b02      	ldr	r3, [sp, #8]
 8005218:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800521c:	f003 0301 	and.w	r3, r3, #1
 8005220:	9308      	str	r3, [sp, #32]
 8005222:	4631      	mov	r1, r6
 8005224:	4650      	mov	r0, sl
 8005226:	f7ff fb1f 	bl	8004868 <quorem>
 800522a:	9907      	ldr	r1, [sp, #28]
 800522c:	4605      	mov	r5, r0
 800522e:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005232:	4650      	mov	r0, sl
 8005234:	f000 fdd3 	bl	8005dde <__mcmp>
 8005238:	463a      	mov	r2, r7
 800523a:	9002      	str	r0, [sp, #8]
 800523c:	4631      	mov	r1, r6
 800523e:	4620      	mov	r0, r4
 8005240:	f000 fde7 	bl	8005e12 <__mdiff>
 8005244:	68c3      	ldr	r3, [r0, #12]
 8005246:	4602      	mov	r2, r0
 8005248:	2b00      	cmp	r3, #0
 800524a:	f040 80e2 	bne.w	8005412 <_dtoa_r+0xa92>
 800524e:	4601      	mov	r1, r0
 8005250:	9009      	str	r0, [sp, #36]	; 0x24
 8005252:	4650      	mov	r0, sl
 8005254:	f000 fdc3 	bl	8005dde <__mcmp>
 8005258:	4603      	mov	r3, r0
 800525a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800525c:	4611      	mov	r1, r2
 800525e:	4620      	mov	r0, r4
 8005260:	9309      	str	r3, [sp, #36]	; 0x24
 8005262:	f000 fbe7 	bl	8005a34 <_Bfree>
 8005266:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005268:	2b00      	cmp	r3, #0
 800526a:	f040 80d4 	bne.w	8005416 <_dtoa_r+0xa96>
 800526e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005270:	2a00      	cmp	r2, #0
 8005272:	f040 80d0 	bne.w	8005416 <_dtoa_r+0xa96>
 8005276:	9a08      	ldr	r2, [sp, #32]
 8005278:	2a00      	cmp	r2, #0
 800527a:	f040 80cc 	bne.w	8005416 <_dtoa_r+0xa96>
 800527e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005282:	f000 80e8 	beq.w	8005456 <_dtoa_r+0xad6>
 8005286:	9b02      	ldr	r3, [sp, #8]
 8005288:	2b00      	cmp	r3, #0
 800528a:	dd01      	ble.n	8005290 <_dtoa_r+0x910>
 800528c:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8005290:	f108 0501 	add.w	r5, r8, #1
 8005294:	f888 9000 	strb.w	r9, [r8]
 8005298:	e06b      	b.n	8005372 <_dtoa_r+0x9f2>
 800529a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800529c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80052a0:	e6f7      	b.n	8005092 <_dtoa_r+0x712>
 80052a2:	9b08      	ldr	r3, [sp, #32]
 80052a4:	f109 36ff 	add.w	r6, r9, #4294967295
 80052a8:	42b3      	cmp	r3, r6
 80052aa:	bfb7      	itett	lt
 80052ac:	9b08      	ldrlt	r3, [sp, #32]
 80052ae:	1b9e      	subge	r6, r3, r6
 80052b0:	1af2      	sublt	r2, r6, r3
 80052b2:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80052b4:	bfbf      	itttt	lt
 80052b6:	9608      	strlt	r6, [sp, #32]
 80052b8:	189b      	addlt	r3, r3, r2
 80052ba:	930c      	strlt	r3, [sp, #48]	; 0x30
 80052bc:	2600      	movlt	r6, #0
 80052be:	f1b9 0f00 	cmp.w	r9, #0
 80052c2:	bfb9      	ittee	lt
 80052c4:	eba8 0509 	sublt.w	r5, r8, r9
 80052c8:	2300      	movlt	r3, #0
 80052ca:	4645      	movge	r5, r8
 80052cc:	464b      	movge	r3, r9
 80052ce:	e6e2      	b.n	8005096 <_dtoa_r+0x716>
 80052d0:	9e08      	ldr	r6, [sp, #32]
 80052d2:	4645      	mov	r5, r8
 80052d4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80052d6:	e6e7      	b.n	80050a8 <_dtoa_r+0x728>
 80052d8:	9a08      	ldr	r2, [sp, #32]
 80052da:	e710      	b.n	80050fe <_dtoa_r+0x77e>
 80052dc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80052de:	2b01      	cmp	r3, #1
 80052e0:	dc18      	bgt.n	8005314 <_dtoa_r+0x994>
 80052e2:	9b02      	ldr	r3, [sp, #8]
 80052e4:	b9b3      	cbnz	r3, 8005314 <_dtoa_r+0x994>
 80052e6:	9b03      	ldr	r3, [sp, #12]
 80052e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052ec:	b9a3      	cbnz	r3, 8005318 <_dtoa_r+0x998>
 80052ee:	9b03      	ldr	r3, [sp, #12]
 80052f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80052f4:	0d1b      	lsrs	r3, r3, #20
 80052f6:	051b      	lsls	r3, r3, #20
 80052f8:	b12b      	cbz	r3, 8005306 <_dtoa_r+0x986>
 80052fa:	9b07      	ldr	r3, [sp, #28]
 80052fc:	f108 0801 	add.w	r8, r8, #1
 8005300:	3301      	adds	r3, #1
 8005302:	9307      	str	r3, [sp, #28]
 8005304:	2301      	movs	r3, #1
 8005306:	9308      	str	r3, [sp, #32]
 8005308:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800530a:	2b00      	cmp	r3, #0
 800530c:	f47f af11 	bne.w	8005132 <_dtoa_r+0x7b2>
 8005310:	2001      	movs	r0, #1
 8005312:	e716      	b.n	8005142 <_dtoa_r+0x7c2>
 8005314:	2300      	movs	r3, #0
 8005316:	e7f6      	b.n	8005306 <_dtoa_r+0x986>
 8005318:	9b02      	ldr	r3, [sp, #8]
 800531a:	e7f4      	b.n	8005306 <_dtoa_r+0x986>
 800531c:	f43f af23 	beq.w	8005166 <_dtoa_r+0x7e6>
 8005320:	9a07      	ldr	r2, [sp, #28]
 8005322:	331c      	adds	r3, #28
 8005324:	441a      	add	r2, r3
 8005326:	4498      	add	r8, r3
 8005328:	441d      	add	r5, r3
 800532a:	4613      	mov	r3, r2
 800532c:	e71a      	b.n	8005164 <_dtoa_r+0x7e4>
 800532e:	4603      	mov	r3, r0
 8005330:	e7f6      	b.n	8005320 <_dtoa_r+0x9a0>
 8005332:	bf00      	nop
 8005334:	40240000 	.word	0x40240000
 8005338:	f1b9 0f00 	cmp.w	r9, #0
 800533c:	dc33      	bgt.n	80053a6 <_dtoa_r+0xa26>
 800533e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005340:	2b02      	cmp	r3, #2
 8005342:	dd30      	ble.n	80053a6 <_dtoa_r+0xa26>
 8005344:	f8cd 9010 	str.w	r9, [sp, #16]
 8005348:	9b04      	ldr	r3, [sp, #16]
 800534a:	b963      	cbnz	r3, 8005366 <_dtoa_r+0x9e6>
 800534c:	4631      	mov	r1, r6
 800534e:	2205      	movs	r2, #5
 8005350:	4620      	mov	r0, r4
 8005352:	f000 fb86 	bl	8005a62 <__multadd>
 8005356:	4601      	mov	r1, r0
 8005358:	4606      	mov	r6, r0
 800535a:	4650      	mov	r0, sl
 800535c:	f000 fd3f 	bl	8005dde <__mcmp>
 8005360:	2800      	cmp	r0, #0
 8005362:	f73f ad5c 	bgt.w	8004e1e <_dtoa_r+0x49e>
 8005366:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005368:	9d06      	ldr	r5, [sp, #24]
 800536a:	ea6f 0b03 	mvn.w	fp, r3
 800536e:	2300      	movs	r3, #0
 8005370:	9307      	str	r3, [sp, #28]
 8005372:	4631      	mov	r1, r6
 8005374:	4620      	mov	r0, r4
 8005376:	f000 fb5d 	bl	8005a34 <_Bfree>
 800537a:	2f00      	cmp	r7, #0
 800537c:	f43f ae4b 	beq.w	8005016 <_dtoa_r+0x696>
 8005380:	9b07      	ldr	r3, [sp, #28]
 8005382:	b12b      	cbz	r3, 8005390 <_dtoa_r+0xa10>
 8005384:	42bb      	cmp	r3, r7
 8005386:	d003      	beq.n	8005390 <_dtoa_r+0xa10>
 8005388:	4619      	mov	r1, r3
 800538a:	4620      	mov	r0, r4
 800538c:	f000 fb52 	bl	8005a34 <_Bfree>
 8005390:	4639      	mov	r1, r7
 8005392:	4620      	mov	r0, r4
 8005394:	f000 fb4e 	bl	8005a34 <_Bfree>
 8005398:	e63d      	b.n	8005016 <_dtoa_r+0x696>
 800539a:	2600      	movs	r6, #0
 800539c:	4637      	mov	r7, r6
 800539e:	e7e2      	b.n	8005366 <_dtoa_r+0x9e6>
 80053a0:	46bb      	mov	fp, r7
 80053a2:	4637      	mov	r7, r6
 80053a4:	e53b      	b.n	8004e1e <_dtoa_r+0x49e>
 80053a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053a8:	f8cd 9010 	str.w	r9, [sp, #16]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	f47f af12 	bne.w	80051d6 <_dtoa_r+0x856>
 80053b2:	9d06      	ldr	r5, [sp, #24]
 80053b4:	4631      	mov	r1, r6
 80053b6:	4650      	mov	r0, sl
 80053b8:	f7ff fa56 	bl	8004868 <quorem>
 80053bc:	9b06      	ldr	r3, [sp, #24]
 80053be:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80053c2:	f805 9b01 	strb.w	r9, [r5], #1
 80053c6:	9a04      	ldr	r2, [sp, #16]
 80053c8:	1aeb      	subs	r3, r5, r3
 80053ca:	429a      	cmp	r2, r3
 80053cc:	f300 8081 	bgt.w	80054d2 <_dtoa_r+0xb52>
 80053d0:	9b06      	ldr	r3, [sp, #24]
 80053d2:	2a01      	cmp	r2, #1
 80053d4:	bfac      	ite	ge
 80053d6:	189b      	addge	r3, r3, r2
 80053d8:	3301      	addlt	r3, #1
 80053da:	4698      	mov	r8, r3
 80053dc:	2300      	movs	r3, #0
 80053de:	9307      	str	r3, [sp, #28]
 80053e0:	4651      	mov	r1, sl
 80053e2:	2201      	movs	r2, #1
 80053e4:	4620      	mov	r0, r4
 80053e6:	f000 fca9 	bl	8005d3c <__lshift>
 80053ea:	4631      	mov	r1, r6
 80053ec:	4682      	mov	sl, r0
 80053ee:	f000 fcf6 	bl	8005dde <__mcmp>
 80053f2:	2800      	cmp	r0, #0
 80053f4:	dc34      	bgt.n	8005460 <_dtoa_r+0xae0>
 80053f6:	d102      	bne.n	80053fe <_dtoa_r+0xa7e>
 80053f8:	f019 0f01 	tst.w	r9, #1
 80053fc:	d130      	bne.n	8005460 <_dtoa_r+0xae0>
 80053fe:	4645      	mov	r5, r8
 8005400:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005404:	1e6a      	subs	r2, r5, #1
 8005406:	2b30      	cmp	r3, #48	; 0x30
 8005408:	d1b3      	bne.n	8005372 <_dtoa_r+0x9f2>
 800540a:	4615      	mov	r5, r2
 800540c:	e7f8      	b.n	8005400 <_dtoa_r+0xa80>
 800540e:	4638      	mov	r0, r7
 8005410:	e6ff      	b.n	8005212 <_dtoa_r+0x892>
 8005412:	2301      	movs	r3, #1
 8005414:	e722      	b.n	800525c <_dtoa_r+0x8dc>
 8005416:	9a02      	ldr	r2, [sp, #8]
 8005418:	2a00      	cmp	r2, #0
 800541a:	db04      	blt.n	8005426 <_dtoa_r+0xaa6>
 800541c:	d128      	bne.n	8005470 <_dtoa_r+0xaf0>
 800541e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005420:	bb32      	cbnz	r2, 8005470 <_dtoa_r+0xaf0>
 8005422:	9a08      	ldr	r2, [sp, #32]
 8005424:	bb22      	cbnz	r2, 8005470 <_dtoa_r+0xaf0>
 8005426:	2b00      	cmp	r3, #0
 8005428:	f77f af32 	ble.w	8005290 <_dtoa_r+0x910>
 800542c:	4651      	mov	r1, sl
 800542e:	2201      	movs	r2, #1
 8005430:	4620      	mov	r0, r4
 8005432:	f000 fc83 	bl	8005d3c <__lshift>
 8005436:	4631      	mov	r1, r6
 8005438:	4682      	mov	sl, r0
 800543a:	f000 fcd0 	bl	8005dde <__mcmp>
 800543e:	2800      	cmp	r0, #0
 8005440:	dc05      	bgt.n	800544e <_dtoa_r+0xace>
 8005442:	f47f af25 	bne.w	8005290 <_dtoa_r+0x910>
 8005446:	f019 0f01 	tst.w	r9, #1
 800544a:	f43f af21 	beq.w	8005290 <_dtoa_r+0x910>
 800544e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005452:	f47f af1b 	bne.w	800528c <_dtoa_r+0x90c>
 8005456:	2339      	movs	r3, #57	; 0x39
 8005458:	f108 0801 	add.w	r8, r8, #1
 800545c:	f808 3c01 	strb.w	r3, [r8, #-1]
 8005460:	4645      	mov	r5, r8
 8005462:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005466:	1e6a      	subs	r2, r5, #1
 8005468:	2b39      	cmp	r3, #57	; 0x39
 800546a:	d03a      	beq.n	80054e2 <_dtoa_r+0xb62>
 800546c:	3301      	adds	r3, #1
 800546e:	e03f      	b.n	80054f0 <_dtoa_r+0xb70>
 8005470:	2b00      	cmp	r3, #0
 8005472:	f108 0501 	add.w	r5, r8, #1
 8005476:	dd05      	ble.n	8005484 <_dtoa_r+0xb04>
 8005478:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800547c:	d0eb      	beq.n	8005456 <_dtoa_r+0xad6>
 800547e:	f109 0901 	add.w	r9, r9, #1
 8005482:	e707      	b.n	8005294 <_dtoa_r+0x914>
 8005484:	9b06      	ldr	r3, [sp, #24]
 8005486:	9a04      	ldr	r2, [sp, #16]
 8005488:	1aeb      	subs	r3, r5, r3
 800548a:	4293      	cmp	r3, r2
 800548c:	46a8      	mov	r8, r5
 800548e:	f805 9c01 	strb.w	r9, [r5, #-1]
 8005492:	d0a5      	beq.n	80053e0 <_dtoa_r+0xa60>
 8005494:	4651      	mov	r1, sl
 8005496:	2300      	movs	r3, #0
 8005498:	220a      	movs	r2, #10
 800549a:	4620      	mov	r0, r4
 800549c:	f000 fae1 	bl	8005a62 <__multadd>
 80054a0:	9b07      	ldr	r3, [sp, #28]
 80054a2:	4682      	mov	sl, r0
 80054a4:	42bb      	cmp	r3, r7
 80054a6:	f04f 020a 	mov.w	r2, #10
 80054aa:	f04f 0300 	mov.w	r3, #0
 80054ae:	9907      	ldr	r1, [sp, #28]
 80054b0:	4620      	mov	r0, r4
 80054b2:	d104      	bne.n	80054be <_dtoa_r+0xb3e>
 80054b4:	f000 fad5 	bl	8005a62 <__multadd>
 80054b8:	9007      	str	r0, [sp, #28]
 80054ba:	4607      	mov	r7, r0
 80054bc:	e6b1      	b.n	8005222 <_dtoa_r+0x8a2>
 80054be:	f000 fad0 	bl	8005a62 <__multadd>
 80054c2:	2300      	movs	r3, #0
 80054c4:	9007      	str	r0, [sp, #28]
 80054c6:	220a      	movs	r2, #10
 80054c8:	4639      	mov	r1, r7
 80054ca:	4620      	mov	r0, r4
 80054cc:	f000 fac9 	bl	8005a62 <__multadd>
 80054d0:	e7f3      	b.n	80054ba <_dtoa_r+0xb3a>
 80054d2:	4651      	mov	r1, sl
 80054d4:	2300      	movs	r3, #0
 80054d6:	220a      	movs	r2, #10
 80054d8:	4620      	mov	r0, r4
 80054da:	f000 fac2 	bl	8005a62 <__multadd>
 80054de:	4682      	mov	sl, r0
 80054e0:	e768      	b.n	80053b4 <_dtoa_r+0xa34>
 80054e2:	9b06      	ldr	r3, [sp, #24]
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d105      	bne.n	80054f4 <_dtoa_r+0xb74>
 80054e8:	2331      	movs	r3, #49	; 0x31
 80054ea:	9a06      	ldr	r2, [sp, #24]
 80054ec:	f10b 0b01 	add.w	fp, fp, #1
 80054f0:	7013      	strb	r3, [r2, #0]
 80054f2:	e73e      	b.n	8005372 <_dtoa_r+0x9f2>
 80054f4:	4615      	mov	r5, r2
 80054f6:	e7b4      	b.n	8005462 <_dtoa_r+0xae2>
 80054f8:	4b09      	ldr	r3, [pc, #36]	; (8005520 <_dtoa_r+0xba0>)
 80054fa:	f7ff baa3 	b.w	8004a44 <_dtoa_r+0xc4>
 80054fe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005500:	2b00      	cmp	r3, #0
 8005502:	f47f aa7d 	bne.w	8004a00 <_dtoa_r+0x80>
 8005506:	4b07      	ldr	r3, [pc, #28]	; (8005524 <_dtoa_r+0xba4>)
 8005508:	f7ff ba9c 	b.w	8004a44 <_dtoa_r+0xc4>
 800550c:	9b04      	ldr	r3, [sp, #16]
 800550e:	2b00      	cmp	r3, #0
 8005510:	f73f af4f 	bgt.w	80053b2 <_dtoa_r+0xa32>
 8005514:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005516:	2b02      	cmp	r3, #2
 8005518:	f77f af4b 	ble.w	80053b2 <_dtoa_r+0xa32>
 800551c:	e714      	b.n	8005348 <_dtoa_r+0x9c8>
 800551e:	bf00      	nop
 8005520:	080068ad 	.word	0x080068ad
 8005524:	080068cf 	.word	0x080068cf

08005528 <__locale_ctype_ptr_l>:
 8005528:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800552c:	4770      	bx	lr
	...

08005530 <_localeconv_r>:
 8005530:	4b04      	ldr	r3, [pc, #16]	; (8005544 <_localeconv_r+0x14>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	6a18      	ldr	r0, [r3, #32]
 8005536:	4b04      	ldr	r3, [pc, #16]	; (8005548 <_localeconv_r+0x18>)
 8005538:	2800      	cmp	r0, #0
 800553a:	bf08      	it	eq
 800553c:	4618      	moveq	r0, r3
 800553e:	30f0      	adds	r0, #240	; 0xf0
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	20000028 	.word	0x20000028
 8005548:	2000011c 	.word	0x2000011c

0800554c <malloc>:
 800554c:	4b02      	ldr	r3, [pc, #8]	; (8005558 <malloc+0xc>)
 800554e:	4601      	mov	r1, r0
 8005550:	6818      	ldr	r0, [r3, #0]
 8005552:	f000 b803 	b.w	800555c <_malloc_r>
 8005556:	bf00      	nop
 8005558:	20000028 	.word	0x20000028

0800555c <_malloc_r>:
 800555c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005560:	f101 040b 	add.w	r4, r1, #11
 8005564:	2c16      	cmp	r4, #22
 8005566:	4681      	mov	r9, r0
 8005568:	d907      	bls.n	800557a <_malloc_r+0x1e>
 800556a:	f034 0407 	bics.w	r4, r4, #7
 800556e:	d505      	bpl.n	800557c <_malloc_r+0x20>
 8005570:	230c      	movs	r3, #12
 8005572:	f8c9 3000 	str.w	r3, [r9]
 8005576:	2600      	movs	r6, #0
 8005578:	e131      	b.n	80057de <_malloc_r+0x282>
 800557a:	2410      	movs	r4, #16
 800557c:	428c      	cmp	r4, r1
 800557e:	d3f7      	bcc.n	8005570 <_malloc_r+0x14>
 8005580:	4648      	mov	r0, r9
 8005582:	f000 fa17 	bl	80059b4 <__malloc_lock>
 8005586:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800558a:	4d9b      	ldr	r5, [pc, #620]	; (80057f8 <_malloc_r+0x29c>)
 800558c:	d236      	bcs.n	80055fc <_malloc_r+0xa0>
 800558e:	f104 0208 	add.w	r2, r4, #8
 8005592:	442a      	add	r2, r5
 8005594:	6856      	ldr	r6, [r2, #4]
 8005596:	f1a2 0108 	sub.w	r1, r2, #8
 800559a:	428e      	cmp	r6, r1
 800559c:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 80055a0:	d102      	bne.n	80055a8 <_malloc_r+0x4c>
 80055a2:	68d6      	ldr	r6, [r2, #12]
 80055a4:	42b2      	cmp	r2, r6
 80055a6:	d010      	beq.n	80055ca <_malloc_r+0x6e>
 80055a8:	6873      	ldr	r3, [r6, #4]
 80055aa:	68f2      	ldr	r2, [r6, #12]
 80055ac:	68b1      	ldr	r1, [r6, #8]
 80055ae:	f023 0303 	bic.w	r3, r3, #3
 80055b2:	60ca      	str	r2, [r1, #12]
 80055b4:	4433      	add	r3, r6
 80055b6:	6091      	str	r1, [r2, #8]
 80055b8:	685a      	ldr	r2, [r3, #4]
 80055ba:	f042 0201 	orr.w	r2, r2, #1
 80055be:	605a      	str	r2, [r3, #4]
 80055c0:	4648      	mov	r0, r9
 80055c2:	f000 f9fd 	bl	80059c0 <__malloc_unlock>
 80055c6:	3608      	adds	r6, #8
 80055c8:	e109      	b.n	80057de <_malloc_r+0x282>
 80055ca:	3302      	adds	r3, #2
 80055cc:	4a8b      	ldr	r2, [pc, #556]	; (80057fc <_malloc_r+0x2a0>)
 80055ce:	692e      	ldr	r6, [r5, #16]
 80055d0:	4611      	mov	r1, r2
 80055d2:	4296      	cmp	r6, r2
 80055d4:	d06d      	beq.n	80056b2 <_malloc_r+0x156>
 80055d6:	6870      	ldr	r0, [r6, #4]
 80055d8:	f020 0003 	bic.w	r0, r0, #3
 80055dc:	1b07      	subs	r7, r0, r4
 80055de:	2f0f      	cmp	r7, #15
 80055e0:	dd47      	ble.n	8005672 <_malloc_r+0x116>
 80055e2:	1933      	adds	r3, r6, r4
 80055e4:	f044 0401 	orr.w	r4, r4, #1
 80055e8:	6074      	str	r4, [r6, #4]
 80055ea:	616b      	str	r3, [r5, #20]
 80055ec:	612b      	str	r3, [r5, #16]
 80055ee:	60da      	str	r2, [r3, #12]
 80055f0:	609a      	str	r2, [r3, #8]
 80055f2:	f047 0201 	orr.w	r2, r7, #1
 80055f6:	605a      	str	r2, [r3, #4]
 80055f8:	5037      	str	r7, [r6, r0]
 80055fa:	e7e1      	b.n	80055c0 <_malloc_r+0x64>
 80055fc:	0a63      	lsrs	r3, r4, #9
 80055fe:	d02a      	beq.n	8005656 <_malloc_r+0xfa>
 8005600:	2b04      	cmp	r3, #4
 8005602:	d812      	bhi.n	800562a <_malloc_r+0xce>
 8005604:	09a3      	lsrs	r3, r4, #6
 8005606:	3338      	adds	r3, #56	; 0x38
 8005608:	1c5a      	adds	r2, r3, #1
 800560a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800560e:	6856      	ldr	r6, [r2, #4]
 8005610:	f1a2 0008 	sub.w	r0, r2, #8
 8005614:	4286      	cmp	r6, r0
 8005616:	d006      	beq.n	8005626 <_malloc_r+0xca>
 8005618:	6872      	ldr	r2, [r6, #4]
 800561a:	f022 0203 	bic.w	r2, r2, #3
 800561e:	1b11      	subs	r1, r2, r4
 8005620:	290f      	cmp	r1, #15
 8005622:	dd1c      	ble.n	800565e <_malloc_r+0x102>
 8005624:	3b01      	subs	r3, #1
 8005626:	3301      	adds	r3, #1
 8005628:	e7d0      	b.n	80055cc <_malloc_r+0x70>
 800562a:	2b14      	cmp	r3, #20
 800562c:	d801      	bhi.n	8005632 <_malloc_r+0xd6>
 800562e:	335b      	adds	r3, #91	; 0x5b
 8005630:	e7ea      	b.n	8005608 <_malloc_r+0xac>
 8005632:	2b54      	cmp	r3, #84	; 0x54
 8005634:	d802      	bhi.n	800563c <_malloc_r+0xe0>
 8005636:	0b23      	lsrs	r3, r4, #12
 8005638:	336e      	adds	r3, #110	; 0x6e
 800563a:	e7e5      	b.n	8005608 <_malloc_r+0xac>
 800563c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8005640:	d802      	bhi.n	8005648 <_malloc_r+0xec>
 8005642:	0be3      	lsrs	r3, r4, #15
 8005644:	3377      	adds	r3, #119	; 0x77
 8005646:	e7df      	b.n	8005608 <_malloc_r+0xac>
 8005648:	f240 5254 	movw	r2, #1364	; 0x554
 800564c:	4293      	cmp	r3, r2
 800564e:	d804      	bhi.n	800565a <_malloc_r+0xfe>
 8005650:	0ca3      	lsrs	r3, r4, #18
 8005652:	337c      	adds	r3, #124	; 0x7c
 8005654:	e7d8      	b.n	8005608 <_malloc_r+0xac>
 8005656:	233f      	movs	r3, #63	; 0x3f
 8005658:	e7d6      	b.n	8005608 <_malloc_r+0xac>
 800565a:	237e      	movs	r3, #126	; 0x7e
 800565c:	e7d4      	b.n	8005608 <_malloc_r+0xac>
 800565e:	2900      	cmp	r1, #0
 8005660:	68f1      	ldr	r1, [r6, #12]
 8005662:	db04      	blt.n	800566e <_malloc_r+0x112>
 8005664:	68b3      	ldr	r3, [r6, #8]
 8005666:	60d9      	str	r1, [r3, #12]
 8005668:	608b      	str	r3, [r1, #8]
 800566a:	18b3      	adds	r3, r6, r2
 800566c:	e7a4      	b.n	80055b8 <_malloc_r+0x5c>
 800566e:	460e      	mov	r6, r1
 8005670:	e7d0      	b.n	8005614 <_malloc_r+0xb8>
 8005672:	2f00      	cmp	r7, #0
 8005674:	616a      	str	r2, [r5, #20]
 8005676:	612a      	str	r2, [r5, #16]
 8005678:	db05      	blt.n	8005686 <_malloc_r+0x12a>
 800567a:	4430      	add	r0, r6
 800567c:	6843      	ldr	r3, [r0, #4]
 800567e:	f043 0301 	orr.w	r3, r3, #1
 8005682:	6043      	str	r3, [r0, #4]
 8005684:	e79c      	b.n	80055c0 <_malloc_r+0x64>
 8005686:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800568a:	d244      	bcs.n	8005716 <_malloc_r+0x1ba>
 800568c:	2201      	movs	r2, #1
 800568e:	08c0      	lsrs	r0, r0, #3
 8005690:	1087      	asrs	r7, r0, #2
 8005692:	fa02 f707 	lsl.w	r7, r2, r7
 8005696:	686a      	ldr	r2, [r5, #4]
 8005698:	3001      	adds	r0, #1
 800569a:	433a      	orrs	r2, r7
 800569c:	606a      	str	r2, [r5, #4]
 800569e:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 80056a2:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80056a6:	3a08      	subs	r2, #8
 80056a8:	60f2      	str	r2, [r6, #12]
 80056aa:	60b7      	str	r7, [r6, #8]
 80056ac:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 80056b0:	60fe      	str	r6, [r7, #12]
 80056b2:	2001      	movs	r0, #1
 80056b4:	109a      	asrs	r2, r3, #2
 80056b6:	fa00 f202 	lsl.w	r2, r0, r2
 80056ba:	6868      	ldr	r0, [r5, #4]
 80056bc:	4282      	cmp	r2, r0
 80056be:	f200 809f 	bhi.w	8005800 <_malloc_r+0x2a4>
 80056c2:	4202      	tst	r2, r0
 80056c4:	d106      	bne.n	80056d4 <_malloc_r+0x178>
 80056c6:	f023 0303 	bic.w	r3, r3, #3
 80056ca:	0052      	lsls	r2, r2, #1
 80056cc:	4202      	tst	r2, r0
 80056ce:	f103 0304 	add.w	r3, r3, #4
 80056d2:	d0fa      	beq.n	80056ca <_malloc_r+0x16e>
 80056d4:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 80056d8:	46e0      	mov	r8, ip
 80056da:	469e      	mov	lr, r3
 80056dc:	f8d8 600c 	ldr.w	r6, [r8, #12]
 80056e0:	4546      	cmp	r6, r8
 80056e2:	d153      	bne.n	800578c <_malloc_r+0x230>
 80056e4:	f10e 0e01 	add.w	lr, lr, #1
 80056e8:	f01e 0f03 	tst.w	lr, #3
 80056ec:	f108 0808 	add.w	r8, r8, #8
 80056f0:	d1f4      	bne.n	80056dc <_malloc_r+0x180>
 80056f2:	0798      	lsls	r0, r3, #30
 80056f4:	d179      	bne.n	80057ea <_malloc_r+0x28e>
 80056f6:	686b      	ldr	r3, [r5, #4]
 80056f8:	ea23 0302 	bic.w	r3, r3, r2
 80056fc:	606b      	str	r3, [r5, #4]
 80056fe:	6868      	ldr	r0, [r5, #4]
 8005700:	0052      	lsls	r2, r2, #1
 8005702:	4282      	cmp	r2, r0
 8005704:	d87c      	bhi.n	8005800 <_malloc_r+0x2a4>
 8005706:	2a00      	cmp	r2, #0
 8005708:	d07a      	beq.n	8005800 <_malloc_r+0x2a4>
 800570a:	4673      	mov	r3, lr
 800570c:	4202      	tst	r2, r0
 800570e:	d1e1      	bne.n	80056d4 <_malloc_r+0x178>
 8005710:	3304      	adds	r3, #4
 8005712:	0052      	lsls	r2, r2, #1
 8005714:	e7fa      	b.n	800570c <_malloc_r+0x1b0>
 8005716:	0a42      	lsrs	r2, r0, #9
 8005718:	2a04      	cmp	r2, #4
 800571a:	d815      	bhi.n	8005748 <_malloc_r+0x1ec>
 800571c:	0982      	lsrs	r2, r0, #6
 800571e:	3238      	adds	r2, #56	; 0x38
 8005720:	1c57      	adds	r7, r2, #1
 8005722:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8005726:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800572a:	45be      	cmp	lr, r7
 800572c:	d126      	bne.n	800577c <_malloc_r+0x220>
 800572e:	2001      	movs	r0, #1
 8005730:	1092      	asrs	r2, r2, #2
 8005732:	fa00 f202 	lsl.w	r2, r0, r2
 8005736:	6868      	ldr	r0, [r5, #4]
 8005738:	4310      	orrs	r0, r2
 800573a:	6068      	str	r0, [r5, #4]
 800573c:	f8c6 e00c 	str.w	lr, [r6, #12]
 8005740:	60b7      	str	r7, [r6, #8]
 8005742:	f8ce 6008 	str.w	r6, [lr, #8]
 8005746:	e7b3      	b.n	80056b0 <_malloc_r+0x154>
 8005748:	2a14      	cmp	r2, #20
 800574a:	d801      	bhi.n	8005750 <_malloc_r+0x1f4>
 800574c:	325b      	adds	r2, #91	; 0x5b
 800574e:	e7e7      	b.n	8005720 <_malloc_r+0x1c4>
 8005750:	2a54      	cmp	r2, #84	; 0x54
 8005752:	d802      	bhi.n	800575a <_malloc_r+0x1fe>
 8005754:	0b02      	lsrs	r2, r0, #12
 8005756:	326e      	adds	r2, #110	; 0x6e
 8005758:	e7e2      	b.n	8005720 <_malloc_r+0x1c4>
 800575a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800575e:	d802      	bhi.n	8005766 <_malloc_r+0x20a>
 8005760:	0bc2      	lsrs	r2, r0, #15
 8005762:	3277      	adds	r2, #119	; 0x77
 8005764:	e7dc      	b.n	8005720 <_malloc_r+0x1c4>
 8005766:	f240 5754 	movw	r7, #1364	; 0x554
 800576a:	42ba      	cmp	r2, r7
 800576c:	bf9a      	itte	ls
 800576e:	0c82      	lsrls	r2, r0, #18
 8005770:	327c      	addls	r2, #124	; 0x7c
 8005772:	227e      	movhi	r2, #126	; 0x7e
 8005774:	e7d4      	b.n	8005720 <_malloc_r+0x1c4>
 8005776:	68bf      	ldr	r7, [r7, #8]
 8005778:	45be      	cmp	lr, r7
 800577a:	d004      	beq.n	8005786 <_malloc_r+0x22a>
 800577c:	687a      	ldr	r2, [r7, #4]
 800577e:	f022 0203 	bic.w	r2, r2, #3
 8005782:	4290      	cmp	r0, r2
 8005784:	d3f7      	bcc.n	8005776 <_malloc_r+0x21a>
 8005786:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800578a:	e7d7      	b.n	800573c <_malloc_r+0x1e0>
 800578c:	6870      	ldr	r0, [r6, #4]
 800578e:	68f7      	ldr	r7, [r6, #12]
 8005790:	f020 0003 	bic.w	r0, r0, #3
 8005794:	eba0 0a04 	sub.w	sl, r0, r4
 8005798:	f1ba 0f0f 	cmp.w	sl, #15
 800579c:	dd10      	ble.n	80057c0 <_malloc_r+0x264>
 800579e:	68b2      	ldr	r2, [r6, #8]
 80057a0:	1933      	adds	r3, r6, r4
 80057a2:	f044 0401 	orr.w	r4, r4, #1
 80057a6:	6074      	str	r4, [r6, #4]
 80057a8:	60d7      	str	r7, [r2, #12]
 80057aa:	60ba      	str	r2, [r7, #8]
 80057ac:	f04a 0201 	orr.w	r2, sl, #1
 80057b0:	616b      	str	r3, [r5, #20]
 80057b2:	612b      	str	r3, [r5, #16]
 80057b4:	60d9      	str	r1, [r3, #12]
 80057b6:	6099      	str	r1, [r3, #8]
 80057b8:	605a      	str	r2, [r3, #4]
 80057ba:	f846 a000 	str.w	sl, [r6, r0]
 80057be:	e6ff      	b.n	80055c0 <_malloc_r+0x64>
 80057c0:	f1ba 0f00 	cmp.w	sl, #0
 80057c4:	db0f      	blt.n	80057e6 <_malloc_r+0x28a>
 80057c6:	4430      	add	r0, r6
 80057c8:	6843      	ldr	r3, [r0, #4]
 80057ca:	f043 0301 	orr.w	r3, r3, #1
 80057ce:	6043      	str	r3, [r0, #4]
 80057d0:	f856 3f08 	ldr.w	r3, [r6, #8]!
 80057d4:	4648      	mov	r0, r9
 80057d6:	60df      	str	r7, [r3, #12]
 80057d8:	60bb      	str	r3, [r7, #8]
 80057da:	f000 f8f1 	bl	80059c0 <__malloc_unlock>
 80057de:	4630      	mov	r0, r6
 80057e0:	b003      	add	sp, #12
 80057e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057e6:	463e      	mov	r6, r7
 80057e8:	e77a      	b.n	80056e0 <_malloc_r+0x184>
 80057ea:	f85c 0908 	ldr.w	r0, [ip], #-8
 80057ee:	3b01      	subs	r3, #1
 80057f0:	4584      	cmp	ip, r0
 80057f2:	f43f af7e 	beq.w	80056f2 <_malloc_r+0x196>
 80057f6:	e782      	b.n	80056fe <_malloc_r+0x1a2>
 80057f8:	20000288 	.word	0x20000288
 80057fc:	20000290 	.word	0x20000290
 8005800:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8005804:	f8db 6004 	ldr.w	r6, [fp, #4]
 8005808:	f026 0603 	bic.w	r6, r6, #3
 800580c:	42b4      	cmp	r4, r6
 800580e:	d803      	bhi.n	8005818 <_malloc_r+0x2bc>
 8005810:	1b33      	subs	r3, r6, r4
 8005812:	2b0f      	cmp	r3, #15
 8005814:	f300 8095 	bgt.w	8005942 <_malloc_r+0x3e6>
 8005818:	4a4f      	ldr	r2, [pc, #316]	; (8005958 <_malloc_r+0x3fc>)
 800581a:	eb0b 0306 	add.w	r3, fp, r6
 800581e:	6817      	ldr	r7, [r2, #0]
 8005820:	4a4e      	ldr	r2, [pc, #312]	; (800595c <_malloc_r+0x400>)
 8005822:	3710      	adds	r7, #16
 8005824:	6811      	ldr	r1, [r2, #0]
 8005826:	4427      	add	r7, r4
 8005828:	3101      	adds	r1, #1
 800582a:	d005      	beq.n	8005838 <_malloc_r+0x2dc>
 800582c:	494c      	ldr	r1, [pc, #304]	; (8005960 <_malloc_r+0x404>)
 800582e:	3901      	subs	r1, #1
 8005830:	440f      	add	r7, r1
 8005832:	3101      	adds	r1, #1
 8005834:	4249      	negs	r1, r1
 8005836:	400f      	ands	r7, r1
 8005838:	4639      	mov	r1, r7
 800583a:	4648      	mov	r0, r9
 800583c:	9201      	str	r2, [sp, #4]
 800583e:	9300      	str	r3, [sp, #0]
 8005840:	f000 fb96 	bl	8005f70 <_sbrk_r>
 8005844:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005848:	4680      	mov	r8, r0
 800584a:	d055      	beq.n	80058f8 <_malloc_r+0x39c>
 800584c:	9b00      	ldr	r3, [sp, #0]
 800584e:	9a01      	ldr	r2, [sp, #4]
 8005850:	4283      	cmp	r3, r0
 8005852:	d901      	bls.n	8005858 <_malloc_r+0x2fc>
 8005854:	45ab      	cmp	fp, r5
 8005856:	d14f      	bne.n	80058f8 <_malloc_r+0x39c>
 8005858:	4842      	ldr	r0, [pc, #264]	; (8005964 <_malloc_r+0x408>)
 800585a:	4543      	cmp	r3, r8
 800585c:	6801      	ldr	r1, [r0, #0]
 800585e:	4682      	mov	sl, r0
 8005860:	eb07 0e01 	add.w	lr, r7, r1
 8005864:	f8c0 e000 	str.w	lr, [r0]
 8005868:	493f      	ldr	r1, [pc, #252]	; (8005968 <_malloc_r+0x40c>)
 800586a:	d113      	bne.n	8005894 <_malloc_r+0x338>
 800586c:	420b      	tst	r3, r1
 800586e:	d111      	bne.n	8005894 <_malloc_r+0x338>
 8005870:	68ab      	ldr	r3, [r5, #8]
 8005872:	443e      	add	r6, r7
 8005874:	f046 0601 	orr.w	r6, r6, #1
 8005878:	605e      	str	r6, [r3, #4]
 800587a:	4a3c      	ldr	r2, [pc, #240]	; (800596c <_malloc_r+0x410>)
 800587c:	f8da 3000 	ldr.w	r3, [sl]
 8005880:	6811      	ldr	r1, [r2, #0]
 8005882:	428b      	cmp	r3, r1
 8005884:	bf88      	it	hi
 8005886:	6013      	strhi	r3, [r2, #0]
 8005888:	4a39      	ldr	r2, [pc, #228]	; (8005970 <_malloc_r+0x414>)
 800588a:	6811      	ldr	r1, [r2, #0]
 800588c:	428b      	cmp	r3, r1
 800588e:	bf88      	it	hi
 8005890:	6013      	strhi	r3, [r2, #0]
 8005892:	e031      	b.n	80058f8 <_malloc_r+0x39c>
 8005894:	6810      	ldr	r0, [r2, #0]
 8005896:	3001      	adds	r0, #1
 8005898:	bf1b      	ittet	ne
 800589a:	eba8 0303 	subne.w	r3, r8, r3
 800589e:	4473      	addne	r3, lr
 80058a0:	f8c2 8000 	streq.w	r8, [r2]
 80058a4:	f8ca 3000 	strne.w	r3, [sl]
 80058a8:	f018 0007 	ands.w	r0, r8, #7
 80058ac:	bf1c      	itt	ne
 80058ae:	f1c0 0008 	rsbne	r0, r0, #8
 80058b2:	4480      	addne	r8, r0
 80058b4:	4b2a      	ldr	r3, [pc, #168]	; (8005960 <_malloc_r+0x404>)
 80058b6:	4447      	add	r7, r8
 80058b8:	4418      	add	r0, r3
 80058ba:	400f      	ands	r7, r1
 80058bc:	1bc7      	subs	r7, r0, r7
 80058be:	4639      	mov	r1, r7
 80058c0:	4648      	mov	r0, r9
 80058c2:	f000 fb55 	bl	8005f70 <_sbrk_r>
 80058c6:	1c43      	adds	r3, r0, #1
 80058c8:	bf04      	itt	eq
 80058ca:	4640      	moveq	r0, r8
 80058cc:	2700      	moveq	r7, #0
 80058ce:	f8da 3000 	ldr.w	r3, [sl]
 80058d2:	eba0 0008 	sub.w	r0, r0, r8
 80058d6:	443b      	add	r3, r7
 80058d8:	4407      	add	r7, r0
 80058da:	f047 0701 	orr.w	r7, r7, #1
 80058de:	45ab      	cmp	fp, r5
 80058e0:	f8c5 8008 	str.w	r8, [r5, #8]
 80058e4:	f8ca 3000 	str.w	r3, [sl]
 80058e8:	f8c8 7004 	str.w	r7, [r8, #4]
 80058ec:	d0c5      	beq.n	800587a <_malloc_r+0x31e>
 80058ee:	2e0f      	cmp	r6, #15
 80058f0:	d810      	bhi.n	8005914 <_malloc_r+0x3b8>
 80058f2:	2301      	movs	r3, #1
 80058f4:	f8c8 3004 	str.w	r3, [r8, #4]
 80058f8:	68ab      	ldr	r3, [r5, #8]
 80058fa:	685a      	ldr	r2, [r3, #4]
 80058fc:	f022 0203 	bic.w	r2, r2, #3
 8005900:	4294      	cmp	r4, r2
 8005902:	eba2 0304 	sub.w	r3, r2, r4
 8005906:	d801      	bhi.n	800590c <_malloc_r+0x3b0>
 8005908:	2b0f      	cmp	r3, #15
 800590a:	dc1a      	bgt.n	8005942 <_malloc_r+0x3e6>
 800590c:	4648      	mov	r0, r9
 800590e:	f000 f857 	bl	80059c0 <__malloc_unlock>
 8005912:	e630      	b.n	8005576 <_malloc_r+0x1a>
 8005914:	2205      	movs	r2, #5
 8005916:	f8db 3004 	ldr.w	r3, [fp, #4]
 800591a:	3e0c      	subs	r6, #12
 800591c:	f026 0607 	bic.w	r6, r6, #7
 8005920:	f003 0301 	and.w	r3, r3, #1
 8005924:	4333      	orrs	r3, r6
 8005926:	f8cb 3004 	str.w	r3, [fp, #4]
 800592a:	2e0f      	cmp	r6, #15
 800592c:	eb0b 0306 	add.w	r3, fp, r6
 8005930:	605a      	str	r2, [r3, #4]
 8005932:	609a      	str	r2, [r3, #8]
 8005934:	d9a1      	bls.n	800587a <_malloc_r+0x31e>
 8005936:	f10b 0108 	add.w	r1, fp, #8
 800593a:	4648      	mov	r0, r9
 800593c:	f000 fc32 	bl	80061a4 <_free_r>
 8005940:	e79b      	b.n	800587a <_malloc_r+0x31e>
 8005942:	68ae      	ldr	r6, [r5, #8]
 8005944:	f044 0201 	orr.w	r2, r4, #1
 8005948:	f043 0301 	orr.w	r3, r3, #1
 800594c:	4434      	add	r4, r6
 800594e:	6072      	str	r2, [r6, #4]
 8005950:	60ac      	str	r4, [r5, #8]
 8005952:	6063      	str	r3, [r4, #4]
 8005954:	e634      	b.n	80055c0 <_malloc_r+0x64>
 8005956:	bf00      	nop
 8005958:	20000e90 	.word	0x20000e90
 800595c:	20000690 	.word	0x20000690
 8005960:	00000080 	.word	0x00000080
 8005964:	20000e60 	.word	0x20000e60
 8005968:	0000007f 	.word	0x0000007f
 800596c:	20000e88 	.word	0x20000e88
 8005970:	20000e8c 	.word	0x20000e8c

08005974 <__ascii_mbtowc>:
 8005974:	b082      	sub	sp, #8
 8005976:	b901      	cbnz	r1, 800597a <__ascii_mbtowc+0x6>
 8005978:	a901      	add	r1, sp, #4
 800597a:	b142      	cbz	r2, 800598e <__ascii_mbtowc+0x1a>
 800597c:	b14b      	cbz	r3, 8005992 <__ascii_mbtowc+0x1e>
 800597e:	7813      	ldrb	r3, [r2, #0]
 8005980:	600b      	str	r3, [r1, #0]
 8005982:	7812      	ldrb	r2, [r2, #0]
 8005984:	1c10      	adds	r0, r2, #0
 8005986:	bf18      	it	ne
 8005988:	2001      	movne	r0, #1
 800598a:	b002      	add	sp, #8
 800598c:	4770      	bx	lr
 800598e:	4610      	mov	r0, r2
 8005990:	e7fb      	b.n	800598a <__ascii_mbtowc+0x16>
 8005992:	f06f 0001 	mvn.w	r0, #1
 8005996:	e7f8      	b.n	800598a <__ascii_mbtowc+0x16>

08005998 <memchr>:
 8005998:	b510      	push	{r4, lr}
 800599a:	b2c9      	uxtb	r1, r1
 800599c:	4402      	add	r2, r0
 800599e:	4290      	cmp	r0, r2
 80059a0:	4603      	mov	r3, r0
 80059a2:	d101      	bne.n	80059a8 <memchr+0x10>
 80059a4:	2000      	movs	r0, #0
 80059a6:	bd10      	pop	{r4, pc}
 80059a8:	781c      	ldrb	r4, [r3, #0]
 80059aa:	3001      	adds	r0, #1
 80059ac:	428c      	cmp	r4, r1
 80059ae:	d1f6      	bne.n	800599e <memchr+0x6>
 80059b0:	4618      	mov	r0, r3
 80059b2:	bd10      	pop	{r4, pc}

080059b4 <__malloc_lock>:
 80059b4:	4801      	ldr	r0, [pc, #4]	; (80059bc <__malloc_lock+0x8>)
 80059b6:	f000 bcb1 	b.w	800631c <__retarget_lock_acquire_recursive>
 80059ba:	bf00      	nop
 80059bc:	20001024 	.word	0x20001024

080059c0 <__malloc_unlock>:
 80059c0:	4801      	ldr	r0, [pc, #4]	; (80059c8 <__malloc_unlock+0x8>)
 80059c2:	f000 bcac 	b.w	800631e <__retarget_lock_release_recursive>
 80059c6:	bf00      	nop
 80059c8:	20001024 	.word	0x20001024

080059cc <_Balloc>:
 80059cc:	b570      	push	{r4, r5, r6, lr}
 80059ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80059d0:	4604      	mov	r4, r0
 80059d2:	460e      	mov	r6, r1
 80059d4:	b93d      	cbnz	r5, 80059e6 <_Balloc+0x1a>
 80059d6:	2010      	movs	r0, #16
 80059d8:	f7ff fdb8 	bl	800554c <malloc>
 80059dc:	6260      	str	r0, [r4, #36]	; 0x24
 80059de:	6045      	str	r5, [r0, #4]
 80059e0:	6085      	str	r5, [r0, #8]
 80059e2:	6005      	str	r5, [r0, #0]
 80059e4:	60c5      	str	r5, [r0, #12]
 80059e6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80059e8:	68eb      	ldr	r3, [r5, #12]
 80059ea:	b183      	cbz	r3, 8005a0e <_Balloc+0x42>
 80059ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80059f4:	b9b8      	cbnz	r0, 8005a26 <_Balloc+0x5a>
 80059f6:	2101      	movs	r1, #1
 80059f8:	fa01 f506 	lsl.w	r5, r1, r6
 80059fc:	1d6a      	adds	r2, r5, #5
 80059fe:	0092      	lsls	r2, r2, #2
 8005a00:	4620      	mov	r0, r4
 8005a02:	f000 fb4c 	bl	800609e <_calloc_r>
 8005a06:	b160      	cbz	r0, 8005a22 <_Balloc+0x56>
 8005a08:	6046      	str	r6, [r0, #4]
 8005a0a:	6085      	str	r5, [r0, #8]
 8005a0c:	e00e      	b.n	8005a2c <_Balloc+0x60>
 8005a0e:	2221      	movs	r2, #33	; 0x21
 8005a10:	2104      	movs	r1, #4
 8005a12:	4620      	mov	r0, r4
 8005a14:	f000 fb43 	bl	800609e <_calloc_r>
 8005a18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a1a:	60e8      	str	r0, [r5, #12]
 8005a1c:	68db      	ldr	r3, [r3, #12]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d1e4      	bne.n	80059ec <_Balloc+0x20>
 8005a22:	2000      	movs	r0, #0
 8005a24:	bd70      	pop	{r4, r5, r6, pc}
 8005a26:	6802      	ldr	r2, [r0, #0]
 8005a28:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	6103      	str	r3, [r0, #16]
 8005a30:	60c3      	str	r3, [r0, #12]
 8005a32:	bd70      	pop	{r4, r5, r6, pc}

08005a34 <_Bfree>:
 8005a34:	b570      	push	{r4, r5, r6, lr}
 8005a36:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005a38:	4606      	mov	r6, r0
 8005a3a:	460d      	mov	r5, r1
 8005a3c:	b93c      	cbnz	r4, 8005a4e <_Bfree+0x1a>
 8005a3e:	2010      	movs	r0, #16
 8005a40:	f7ff fd84 	bl	800554c <malloc>
 8005a44:	6270      	str	r0, [r6, #36]	; 0x24
 8005a46:	6044      	str	r4, [r0, #4]
 8005a48:	6084      	str	r4, [r0, #8]
 8005a4a:	6004      	str	r4, [r0, #0]
 8005a4c:	60c4      	str	r4, [r0, #12]
 8005a4e:	b13d      	cbz	r5, 8005a60 <_Bfree+0x2c>
 8005a50:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005a52:	686a      	ldr	r2, [r5, #4]
 8005a54:	68db      	ldr	r3, [r3, #12]
 8005a56:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005a5a:	6029      	str	r1, [r5, #0]
 8005a5c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005a60:	bd70      	pop	{r4, r5, r6, pc}

08005a62 <__multadd>:
 8005a62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a66:	461f      	mov	r7, r3
 8005a68:	4606      	mov	r6, r0
 8005a6a:	460c      	mov	r4, r1
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	690d      	ldr	r5, [r1, #16]
 8005a70:	f101 0e14 	add.w	lr, r1, #20
 8005a74:	f8de 0000 	ldr.w	r0, [lr]
 8005a78:	3301      	adds	r3, #1
 8005a7a:	b281      	uxth	r1, r0
 8005a7c:	fb02 7101 	mla	r1, r2, r1, r7
 8005a80:	0c00      	lsrs	r0, r0, #16
 8005a82:	0c0f      	lsrs	r7, r1, #16
 8005a84:	fb02 7000 	mla	r0, r2, r0, r7
 8005a88:	b289      	uxth	r1, r1
 8005a8a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005a8e:	429d      	cmp	r5, r3
 8005a90:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005a94:	f84e 1b04 	str.w	r1, [lr], #4
 8005a98:	dcec      	bgt.n	8005a74 <__multadd+0x12>
 8005a9a:	b1d7      	cbz	r7, 8005ad2 <__multadd+0x70>
 8005a9c:	68a3      	ldr	r3, [r4, #8]
 8005a9e:	429d      	cmp	r5, r3
 8005aa0:	db12      	blt.n	8005ac8 <__multadd+0x66>
 8005aa2:	6861      	ldr	r1, [r4, #4]
 8005aa4:	4630      	mov	r0, r6
 8005aa6:	3101      	adds	r1, #1
 8005aa8:	f7ff ff90 	bl	80059cc <_Balloc>
 8005aac:	4680      	mov	r8, r0
 8005aae:	6922      	ldr	r2, [r4, #16]
 8005ab0:	f104 010c 	add.w	r1, r4, #12
 8005ab4:	3202      	adds	r2, #2
 8005ab6:	0092      	lsls	r2, r2, #2
 8005ab8:	300c      	adds	r0, #12
 8005aba:	f7fd fdf1 	bl	80036a0 <memcpy>
 8005abe:	4621      	mov	r1, r4
 8005ac0:	4630      	mov	r0, r6
 8005ac2:	f7ff ffb7 	bl	8005a34 <_Bfree>
 8005ac6:	4644      	mov	r4, r8
 8005ac8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005acc:	3501      	adds	r5, #1
 8005ace:	615f      	str	r7, [r3, #20]
 8005ad0:	6125      	str	r5, [r4, #16]
 8005ad2:	4620      	mov	r0, r4
 8005ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005ad8 <__hi0bits>:
 8005ad8:	0c02      	lsrs	r2, r0, #16
 8005ada:	0412      	lsls	r2, r2, #16
 8005adc:	4603      	mov	r3, r0
 8005ade:	b9b2      	cbnz	r2, 8005b0e <__hi0bits+0x36>
 8005ae0:	0403      	lsls	r3, r0, #16
 8005ae2:	2010      	movs	r0, #16
 8005ae4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005ae8:	bf04      	itt	eq
 8005aea:	021b      	lsleq	r3, r3, #8
 8005aec:	3008      	addeq	r0, #8
 8005aee:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005af2:	bf04      	itt	eq
 8005af4:	011b      	lsleq	r3, r3, #4
 8005af6:	3004      	addeq	r0, #4
 8005af8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005afc:	bf04      	itt	eq
 8005afe:	009b      	lsleq	r3, r3, #2
 8005b00:	3002      	addeq	r0, #2
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	db06      	blt.n	8005b14 <__hi0bits+0x3c>
 8005b06:	005b      	lsls	r3, r3, #1
 8005b08:	d503      	bpl.n	8005b12 <__hi0bits+0x3a>
 8005b0a:	3001      	adds	r0, #1
 8005b0c:	4770      	bx	lr
 8005b0e:	2000      	movs	r0, #0
 8005b10:	e7e8      	b.n	8005ae4 <__hi0bits+0xc>
 8005b12:	2020      	movs	r0, #32
 8005b14:	4770      	bx	lr

08005b16 <__lo0bits>:
 8005b16:	6803      	ldr	r3, [r0, #0]
 8005b18:	4601      	mov	r1, r0
 8005b1a:	f013 0207 	ands.w	r2, r3, #7
 8005b1e:	d00b      	beq.n	8005b38 <__lo0bits+0x22>
 8005b20:	07da      	lsls	r2, r3, #31
 8005b22:	d423      	bmi.n	8005b6c <__lo0bits+0x56>
 8005b24:	0798      	lsls	r0, r3, #30
 8005b26:	bf49      	itett	mi
 8005b28:	085b      	lsrmi	r3, r3, #1
 8005b2a:	089b      	lsrpl	r3, r3, #2
 8005b2c:	2001      	movmi	r0, #1
 8005b2e:	600b      	strmi	r3, [r1, #0]
 8005b30:	bf5c      	itt	pl
 8005b32:	600b      	strpl	r3, [r1, #0]
 8005b34:	2002      	movpl	r0, #2
 8005b36:	4770      	bx	lr
 8005b38:	b298      	uxth	r0, r3
 8005b3a:	b9a8      	cbnz	r0, 8005b68 <__lo0bits+0x52>
 8005b3c:	2010      	movs	r0, #16
 8005b3e:	0c1b      	lsrs	r3, r3, #16
 8005b40:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005b44:	bf04      	itt	eq
 8005b46:	0a1b      	lsreq	r3, r3, #8
 8005b48:	3008      	addeq	r0, #8
 8005b4a:	071a      	lsls	r2, r3, #28
 8005b4c:	bf04      	itt	eq
 8005b4e:	091b      	lsreq	r3, r3, #4
 8005b50:	3004      	addeq	r0, #4
 8005b52:	079a      	lsls	r2, r3, #30
 8005b54:	bf04      	itt	eq
 8005b56:	089b      	lsreq	r3, r3, #2
 8005b58:	3002      	addeq	r0, #2
 8005b5a:	07da      	lsls	r2, r3, #31
 8005b5c:	d402      	bmi.n	8005b64 <__lo0bits+0x4e>
 8005b5e:	085b      	lsrs	r3, r3, #1
 8005b60:	d006      	beq.n	8005b70 <__lo0bits+0x5a>
 8005b62:	3001      	adds	r0, #1
 8005b64:	600b      	str	r3, [r1, #0]
 8005b66:	4770      	bx	lr
 8005b68:	4610      	mov	r0, r2
 8005b6a:	e7e9      	b.n	8005b40 <__lo0bits+0x2a>
 8005b6c:	2000      	movs	r0, #0
 8005b6e:	4770      	bx	lr
 8005b70:	2020      	movs	r0, #32
 8005b72:	4770      	bx	lr

08005b74 <__i2b>:
 8005b74:	b510      	push	{r4, lr}
 8005b76:	460c      	mov	r4, r1
 8005b78:	2101      	movs	r1, #1
 8005b7a:	f7ff ff27 	bl	80059cc <_Balloc>
 8005b7e:	2201      	movs	r2, #1
 8005b80:	6144      	str	r4, [r0, #20]
 8005b82:	6102      	str	r2, [r0, #16]
 8005b84:	bd10      	pop	{r4, pc}

08005b86 <__multiply>:
 8005b86:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b8a:	4614      	mov	r4, r2
 8005b8c:	690a      	ldr	r2, [r1, #16]
 8005b8e:	6923      	ldr	r3, [r4, #16]
 8005b90:	4689      	mov	r9, r1
 8005b92:	429a      	cmp	r2, r3
 8005b94:	bfbe      	ittt	lt
 8005b96:	460b      	movlt	r3, r1
 8005b98:	46a1      	movlt	r9, r4
 8005b9a:	461c      	movlt	r4, r3
 8005b9c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005ba0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005ba4:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8005ba8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005bac:	eb07 060a 	add.w	r6, r7, sl
 8005bb0:	429e      	cmp	r6, r3
 8005bb2:	bfc8      	it	gt
 8005bb4:	3101      	addgt	r1, #1
 8005bb6:	f7ff ff09 	bl	80059cc <_Balloc>
 8005bba:	f100 0514 	add.w	r5, r0, #20
 8005bbe:	462b      	mov	r3, r5
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005bc6:	4543      	cmp	r3, r8
 8005bc8:	d316      	bcc.n	8005bf8 <__multiply+0x72>
 8005bca:	f104 0214 	add.w	r2, r4, #20
 8005bce:	f109 0114 	add.w	r1, r9, #20
 8005bd2:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8005bd6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005bda:	9301      	str	r3, [sp, #4]
 8005bdc:	9c01      	ldr	r4, [sp, #4]
 8005bde:	4613      	mov	r3, r2
 8005be0:	4294      	cmp	r4, r2
 8005be2:	d80c      	bhi.n	8005bfe <__multiply+0x78>
 8005be4:	2e00      	cmp	r6, #0
 8005be6:	dd03      	ble.n	8005bf0 <__multiply+0x6a>
 8005be8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d054      	beq.n	8005c9a <__multiply+0x114>
 8005bf0:	6106      	str	r6, [r0, #16]
 8005bf2:	b003      	add	sp, #12
 8005bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bf8:	f843 2b04 	str.w	r2, [r3], #4
 8005bfc:	e7e3      	b.n	8005bc6 <__multiply+0x40>
 8005bfe:	f8b3 a000 	ldrh.w	sl, [r3]
 8005c02:	3204      	adds	r2, #4
 8005c04:	f1ba 0f00 	cmp.w	sl, #0
 8005c08:	d020      	beq.n	8005c4c <__multiply+0xc6>
 8005c0a:	46ae      	mov	lr, r5
 8005c0c:	4689      	mov	r9, r1
 8005c0e:	f04f 0c00 	mov.w	ip, #0
 8005c12:	f859 4b04 	ldr.w	r4, [r9], #4
 8005c16:	f8be b000 	ldrh.w	fp, [lr]
 8005c1a:	b2a3      	uxth	r3, r4
 8005c1c:	fb0a b303 	mla	r3, sl, r3, fp
 8005c20:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8005c24:	f8de 4000 	ldr.w	r4, [lr]
 8005c28:	4463      	add	r3, ip
 8005c2a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005c2e:	fb0a c40b 	mla	r4, sl, fp, ip
 8005c32:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005c3c:	454f      	cmp	r7, r9
 8005c3e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005c42:	f84e 3b04 	str.w	r3, [lr], #4
 8005c46:	d8e4      	bhi.n	8005c12 <__multiply+0x8c>
 8005c48:	f8ce c000 	str.w	ip, [lr]
 8005c4c:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8005c50:	f1b9 0f00 	cmp.w	r9, #0
 8005c54:	d01f      	beq.n	8005c96 <__multiply+0x110>
 8005c56:	46ae      	mov	lr, r5
 8005c58:	468c      	mov	ip, r1
 8005c5a:	f04f 0a00 	mov.w	sl, #0
 8005c5e:	682b      	ldr	r3, [r5, #0]
 8005c60:	f8bc 4000 	ldrh.w	r4, [ip]
 8005c64:	f8be b002 	ldrh.w	fp, [lr, #2]
 8005c68:	b29b      	uxth	r3, r3
 8005c6a:	fb09 b404 	mla	r4, r9, r4, fp
 8005c6e:	44a2      	add	sl, r4
 8005c70:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8005c74:	f84e 3b04 	str.w	r3, [lr], #4
 8005c78:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005c7c:	f8be 4000 	ldrh.w	r4, [lr]
 8005c80:	0c1b      	lsrs	r3, r3, #16
 8005c82:	fb09 4303 	mla	r3, r9, r3, r4
 8005c86:	4567      	cmp	r7, ip
 8005c88:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8005c8c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005c90:	d8e6      	bhi.n	8005c60 <__multiply+0xda>
 8005c92:	f8ce 3000 	str.w	r3, [lr]
 8005c96:	3504      	adds	r5, #4
 8005c98:	e7a0      	b.n	8005bdc <__multiply+0x56>
 8005c9a:	3e01      	subs	r6, #1
 8005c9c:	e7a2      	b.n	8005be4 <__multiply+0x5e>
	...

08005ca0 <__pow5mult>:
 8005ca0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ca4:	4615      	mov	r5, r2
 8005ca6:	f012 0203 	ands.w	r2, r2, #3
 8005caa:	4606      	mov	r6, r0
 8005cac:	460f      	mov	r7, r1
 8005cae:	d007      	beq.n	8005cc0 <__pow5mult+0x20>
 8005cb0:	4c21      	ldr	r4, [pc, #132]	; (8005d38 <__pow5mult+0x98>)
 8005cb2:	3a01      	subs	r2, #1
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005cba:	f7ff fed2 	bl	8005a62 <__multadd>
 8005cbe:	4607      	mov	r7, r0
 8005cc0:	10ad      	asrs	r5, r5, #2
 8005cc2:	d035      	beq.n	8005d30 <__pow5mult+0x90>
 8005cc4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005cc6:	b93c      	cbnz	r4, 8005cd8 <__pow5mult+0x38>
 8005cc8:	2010      	movs	r0, #16
 8005cca:	f7ff fc3f 	bl	800554c <malloc>
 8005cce:	6270      	str	r0, [r6, #36]	; 0x24
 8005cd0:	6044      	str	r4, [r0, #4]
 8005cd2:	6084      	str	r4, [r0, #8]
 8005cd4:	6004      	str	r4, [r0, #0]
 8005cd6:	60c4      	str	r4, [r0, #12]
 8005cd8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005cdc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005ce0:	b94c      	cbnz	r4, 8005cf6 <__pow5mult+0x56>
 8005ce2:	f240 2171 	movw	r1, #625	; 0x271
 8005ce6:	4630      	mov	r0, r6
 8005ce8:	f7ff ff44 	bl	8005b74 <__i2b>
 8005cec:	2300      	movs	r3, #0
 8005cee:	4604      	mov	r4, r0
 8005cf0:	f8c8 0008 	str.w	r0, [r8, #8]
 8005cf4:	6003      	str	r3, [r0, #0]
 8005cf6:	f04f 0800 	mov.w	r8, #0
 8005cfa:	07eb      	lsls	r3, r5, #31
 8005cfc:	d50a      	bpl.n	8005d14 <__pow5mult+0x74>
 8005cfe:	4639      	mov	r1, r7
 8005d00:	4622      	mov	r2, r4
 8005d02:	4630      	mov	r0, r6
 8005d04:	f7ff ff3f 	bl	8005b86 <__multiply>
 8005d08:	4681      	mov	r9, r0
 8005d0a:	4639      	mov	r1, r7
 8005d0c:	4630      	mov	r0, r6
 8005d0e:	f7ff fe91 	bl	8005a34 <_Bfree>
 8005d12:	464f      	mov	r7, r9
 8005d14:	106d      	asrs	r5, r5, #1
 8005d16:	d00b      	beq.n	8005d30 <__pow5mult+0x90>
 8005d18:	6820      	ldr	r0, [r4, #0]
 8005d1a:	b938      	cbnz	r0, 8005d2c <__pow5mult+0x8c>
 8005d1c:	4622      	mov	r2, r4
 8005d1e:	4621      	mov	r1, r4
 8005d20:	4630      	mov	r0, r6
 8005d22:	f7ff ff30 	bl	8005b86 <__multiply>
 8005d26:	6020      	str	r0, [r4, #0]
 8005d28:	f8c0 8000 	str.w	r8, [r0]
 8005d2c:	4604      	mov	r4, r0
 8005d2e:	e7e4      	b.n	8005cfa <__pow5mult+0x5a>
 8005d30:	4638      	mov	r0, r7
 8005d32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d36:	bf00      	nop
 8005d38:	080069d8 	.word	0x080069d8

08005d3c <__lshift>:
 8005d3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d40:	460c      	mov	r4, r1
 8005d42:	4607      	mov	r7, r0
 8005d44:	4616      	mov	r6, r2
 8005d46:	6923      	ldr	r3, [r4, #16]
 8005d48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005d4c:	eb0a 0903 	add.w	r9, sl, r3
 8005d50:	6849      	ldr	r1, [r1, #4]
 8005d52:	68a3      	ldr	r3, [r4, #8]
 8005d54:	f109 0501 	add.w	r5, r9, #1
 8005d58:	42ab      	cmp	r3, r5
 8005d5a:	db31      	blt.n	8005dc0 <__lshift+0x84>
 8005d5c:	4638      	mov	r0, r7
 8005d5e:	f7ff fe35 	bl	80059cc <_Balloc>
 8005d62:	2200      	movs	r2, #0
 8005d64:	4680      	mov	r8, r0
 8005d66:	4611      	mov	r1, r2
 8005d68:	f100 0314 	add.w	r3, r0, #20
 8005d6c:	4552      	cmp	r2, sl
 8005d6e:	db2a      	blt.n	8005dc6 <__lshift+0x8a>
 8005d70:	6920      	ldr	r0, [r4, #16]
 8005d72:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005d76:	f104 0114 	add.w	r1, r4, #20
 8005d7a:	f016 021f 	ands.w	r2, r6, #31
 8005d7e:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8005d82:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8005d86:	d022      	beq.n	8005dce <__lshift+0x92>
 8005d88:	2000      	movs	r0, #0
 8005d8a:	f1c2 0c20 	rsb	ip, r2, #32
 8005d8e:	680e      	ldr	r6, [r1, #0]
 8005d90:	4096      	lsls	r6, r2
 8005d92:	4330      	orrs	r0, r6
 8005d94:	f843 0b04 	str.w	r0, [r3], #4
 8005d98:	f851 0b04 	ldr.w	r0, [r1], #4
 8005d9c:	458e      	cmp	lr, r1
 8005d9e:	fa20 f00c 	lsr.w	r0, r0, ip
 8005da2:	d8f4      	bhi.n	8005d8e <__lshift+0x52>
 8005da4:	6018      	str	r0, [r3, #0]
 8005da6:	b108      	cbz	r0, 8005dac <__lshift+0x70>
 8005da8:	f109 0502 	add.w	r5, r9, #2
 8005dac:	3d01      	subs	r5, #1
 8005dae:	4638      	mov	r0, r7
 8005db0:	f8c8 5010 	str.w	r5, [r8, #16]
 8005db4:	4621      	mov	r1, r4
 8005db6:	f7ff fe3d 	bl	8005a34 <_Bfree>
 8005dba:	4640      	mov	r0, r8
 8005dbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dc0:	3101      	adds	r1, #1
 8005dc2:	005b      	lsls	r3, r3, #1
 8005dc4:	e7c8      	b.n	8005d58 <__lshift+0x1c>
 8005dc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005dca:	3201      	adds	r2, #1
 8005dcc:	e7ce      	b.n	8005d6c <__lshift+0x30>
 8005dce:	3b04      	subs	r3, #4
 8005dd0:	f851 2b04 	ldr.w	r2, [r1], #4
 8005dd4:	458e      	cmp	lr, r1
 8005dd6:	f843 2f04 	str.w	r2, [r3, #4]!
 8005dda:	d8f9      	bhi.n	8005dd0 <__lshift+0x94>
 8005ddc:	e7e6      	b.n	8005dac <__lshift+0x70>

08005dde <__mcmp>:
 8005dde:	6903      	ldr	r3, [r0, #16]
 8005de0:	690a      	ldr	r2, [r1, #16]
 8005de2:	b530      	push	{r4, r5, lr}
 8005de4:	1a9b      	subs	r3, r3, r2
 8005de6:	d10c      	bne.n	8005e02 <__mcmp+0x24>
 8005de8:	0092      	lsls	r2, r2, #2
 8005dea:	3014      	adds	r0, #20
 8005dec:	3114      	adds	r1, #20
 8005dee:	1884      	adds	r4, r0, r2
 8005df0:	4411      	add	r1, r2
 8005df2:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005df6:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005dfa:	4295      	cmp	r5, r2
 8005dfc:	d003      	beq.n	8005e06 <__mcmp+0x28>
 8005dfe:	d305      	bcc.n	8005e0c <__mcmp+0x2e>
 8005e00:	2301      	movs	r3, #1
 8005e02:	4618      	mov	r0, r3
 8005e04:	bd30      	pop	{r4, r5, pc}
 8005e06:	42a0      	cmp	r0, r4
 8005e08:	d3f3      	bcc.n	8005df2 <__mcmp+0x14>
 8005e0a:	e7fa      	b.n	8005e02 <__mcmp+0x24>
 8005e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8005e10:	e7f7      	b.n	8005e02 <__mcmp+0x24>

08005e12 <__mdiff>:
 8005e12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e16:	460d      	mov	r5, r1
 8005e18:	4607      	mov	r7, r0
 8005e1a:	4611      	mov	r1, r2
 8005e1c:	4628      	mov	r0, r5
 8005e1e:	4614      	mov	r4, r2
 8005e20:	f7ff ffdd 	bl	8005dde <__mcmp>
 8005e24:	1e06      	subs	r6, r0, #0
 8005e26:	d108      	bne.n	8005e3a <__mdiff+0x28>
 8005e28:	4631      	mov	r1, r6
 8005e2a:	4638      	mov	r0, r7
 8005e2c:	f7ff fdce 	bl	80059cc <_Balloc>
 8005e30:	2301      	movs	r3, #1
 8005e32:	6146      	str	r6, [r0, #20]
 8005e34:	6103      	str	r3, [r0, #16]
 8005e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e3a:	bfa4      	itt	ge
 8005e3c:	4623      	movge	r3, r4
 8005e3e:	462c      	movge	r4, r5
 8005e40:	4638      	mov	r0, r7
 8005e42:	6861      	ldr	r1, [r4, #4]
 8005e44:	bfa6      	itte	ge
 8005e46:	461d      	movge	r5, r3
 8005e48:	2600      	movge	r6, #0
 8005e4a:	2601      	movlt	r6, #1
 8005e4c:	f7ff fdbe 	bl	80059cc <_Balloc>
 8005e50:	f04f 0c00 	mov.w	ip, #0
 8005e54:	60c6      	str	r6, [r0, #12]
 8005e56:	692b      	ldr	r3, [r5, #16]
 8005e58:	6926      	ldr	r6, [r4, #16]
 8005e5a:	f104 0214 	add.w	r2, r4, #20
 8005e5e:	f105 0914 	add.w	r9, r5, #20
 8005e62:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005e66:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005e6a:	f100 0114 	add.w	r1, r0, #20
 8005e6e:	f852 ab04 	ldr.w	sl, [r2], #4
 8005e72:	f859 5b04 	ldr.w	r5, [r9], #4
 8005e76:	fa1f f38a 	uxth.w	r3, sl
 8005e7a:	4463      	add	r3, ip
 8005e7c:	b2ac      	uxth	r4, r5
 8005e7e:	1b1b      	subs	r3, r3, r4
 8005e80:	0c2c      	lsrs	r4, r5, #16
 8005e82:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8005e86:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8005e90:	45c8      	cmp	r8, r9
 8005e92:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8005e96:	4696      	mov	lr, r2
 8005e98:	f841 4b04 	str.w	r4, [r1], #4
 8005e9c:	d8e7      	bhi.n	8005e6e <__mdiff+0x5c>
 8005e9e:	45be      	cmp	lr, r7
 8005ea0:	d305      	bcc.n	8005eae <__mdiff+0x9c>
 8005ea2:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005ea6:	b18b      	cbz	r3, 8005ecc <__mdiff+0xba>
 8005ea8:	6106      	str	r6, [r0, #16]
 8005eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005eae:	f85e 4b04 	ldr.w	r4, [lr], #4
 8005eb2:	b2a2      	uxth	r2, r4
 8005eb4:	4462      	add	r2, ip
 8005eb6:	1413      	asrs	r3, r2, #16
 8005eb8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005ebc:	b292      	uxth	r2, r2
 8005ebe:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005ec2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005ec6:	f841 2b04 	str.w	r2, [r1], #4
 8005eca:	e7e8      	b.n	8005e9e <__mdiff+0x8c>
 8005ecc:	3e01      	subs	r6, #1
 8005ece:	e7e8      	b.n	8005ea2 <__mdiff+0x90>

08005ed0 <__d2b>:
 8005ed0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005ed4:	461c      	mov	r4, r3
 8005ed6:	2101      	movs	r1, #1
 8005ed8:	4690      	mov	r8, r2
 8005eda:	9e08      	ldr	r6, [sp, #32]
 8005edc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005ede:	f7ff fd75 	bl	80059cc <_Balloc>
 8005ee2:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8005ee6:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8005eea:	4607      	mov	r7, r0
 8005eec:	bb34      	cbnz	r4, 8005f3c <__d2b+0x6c>
 8005eee:	9201      	str	r2, [sp, #4]
 8005ef0:	f1b8 0f00 	cmp.w	r8, #0
 8005ef4:	d027      	beq.n	8005f46 <__d2b+0x76>
 8005ef6:	a802      	add	r0, sp, #8
 8005ef8:	f840 8d08 	str.w	r8, [r0, #-8]!
 8005efc:	f7ff fe0b 	bl	8005b16 <__lo0bits>
 8005f00:	9900      	ldr	r1, [sp, #0]
 8005f02:	b1f0      	cbz	r0, 8005f42 <__d2b+0x72>
 8005f04:	9a01      	ldr	r2, [sp, #4]
 8005f06:	f1c0 0320 	rsb	r3, r0, #32
 8005f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f0e:	430b      	orrs	r3, r1
 8005f10:	40c2      	lsrs	r2, r0
 8005f12:	617b      	str	r3, [r7, #20]
 8005f14:	9201      	str	r2, [sp, #4]
 8005f16:	9b01      	ldr	r3, [sp, #4]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	bf14      	ite	ne
 8005f1c:	2102      	movne	r1, #2
 8005f1e:	2101      	moveq	r1, #1
 8005f20:	61bb      	str	r3, [r7, #24]
 8005f22:	6139      	str	r1, [r7, #16]
 8005f24:	b1c4      	cbz	r4, 8005f58 <__d2b+0x88>
 8005f26:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005f2a:	4404      	add	r4, r0
 8005f2c:	6034      	str	r4, [r6, #0]
 8005f2e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005f32:	6028      	str	r0, [r5, #0]
 8005f34:	4638      	mov	r0, r7
 8005f36:	b002      	add	sp, #8
 8005f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f3c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005f40:	e7d5      	b.n	8005eee <__d2b+0x1e>
 8005f42:	6179      	str	r1, [r7, #20]
 8005f44:	e7e7      	b.n	8005f16 <__d2b+0x46>
 8005f46:	a801      	add	r0, sp, #4
 8005f48:	f7ff fde5 	bl	8005b16 <__lo0bits>
 8005f4c:	2101      	movs	r1, #1
 8005f4e:	9b01      	ldr	r3, [sp, #4]
 8005f50:	6139      	str	r1, [r7, #16]
 8005f52:	617b      	str	r3, [r7, #20]
 8005f54:	3020      	adds	r0, #32
 8005f56:	e7e5      	b.n	8005f24 <__d2b+0x54>
 8005f58:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005f5c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005f60:	6030      	str	r0, [r6, #0]
 8005f62:	6918      	ldr	r0, [r3, #16]
 8005f64:	f7ff fdb8 	bl	8005ad8 <__hi0bits>
 8005f68:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005f6c:	e7e1      	b.n	8005f32 <__d2b+0x62>
	...

08005f70 <_sbrk_r>:
 8005f70:	b538      	push	{r3, r4, r5, lr}
 8005f72:	2300      	movs	r3, #0
 8005f74:	4c05      	ldr	r4, [pc, #20]	; (8005f8c <_sbrk_r+0x1c>)
 8005f76:	4605      	mov	r5, r0
 8005f78:	4608      	mov	r0, r1
 8005f7a:	6023      	str	r3, [r4, #0]
 8005f7c:	f000 fb6c 	bl	8006658 <_sbrk>
 8005f80:	1c43      	adds	r3, r0, #1
 8005f82:	d102      	bne.n	8005f8a <_sbrk_r+0x1a>
 8005f84:	6823      	ldr	r3, [r4, #0]
 8005f86:	b103      	cbz	r3, 8005f8a <_sbrk_r+0x1a>
 8005f88:	602b      	str	r3, [r5, #0]
 8005f8a:	bd38      	pop	{r3, r4, r5, pc}
 8005f8c:	2000102c 	.word	0x2000102c

08005f90 <__ssprint_r>:
 8005f90:	6893      	ldr	r3, [r2, #8]
 8005f92:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f96:	4681      	mov	r9, r0
 8005f98:	460c      	mov	r4, r1
 8005f9a:	4617      	mov	r7, r2
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d060      	beq.n	8006062 <__ssprint_r+0xd2>
 8005fa0:	f04f 0b00 	mov.w	fp, #0
 8005fa4:	465e      	mov	r6, fp
 8005fa6:	f8d2 a000 	ldr.w	sl, [r2]
 8005faa:	b356      	cbz	r6, 8006002 <__ssprint_r+0x72>
 8005fac:	68a3      	ldr	r3, [r4, #8]
 8005fae:	429e      	cmp	r6, r3
 8005fb0:	d344      	bcc.n	800603c <__ssprint_r+0xac>
 8005fb2:	89a2      	ldrh	r2, [r4, #12]
 8005fb4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005fb8:	d03e      	beq.n	8006038 <__ssprint_r+0xa8>
 8005fba:	2302      	movs	r3, #2
 8005fbc:	6825      	ldr	r5, [r4, #0]
 8005fbe:	6921      	ldr	r1, [r4, #16]
 8005fc0:	eba5 0801 	sub.w	r8, r5, r1
 8005fc4:	6965      	ldr	r5, [r4, #20]
 8005fc6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005fca:	fb95 f5f3 	sdiv	r5, r5, r3
 8005fce:	f108 0301 	add.w	r3, r8, #1
 8005fd2:	4433      	add	r3, r6
 8005fd4:	429d      	cmp	r5, r3
 8005fd6:	bf38      	it	cc
 8005fd8:	461d      	movcc	r5, r3
 8005fda:	0553      	lsls	r3, r2, #21
 8005fdc:	d546      	bpl.n	800606c <__ssprint_r+0xdc>
 8005fde:	4629      	mov	r1, r5
 8005fe0:	4648      	mov	r0, r9
 8005fe2:	f7ff fabb 	bl	800555c <_malloc_r>
 8005fe6:	b998      	cbnz	r0, 8006010 <__ssprint_r+0x80>
 8005fe8:	230c      	movs	r3, #12
 8005fea:	f8c9 3000 	str.w	r3, [r9]
 8005fee:	89a3      	ldrh	r3, [r4, #12]
 8005ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ff4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ff8:	81a3      	strh	r3, [r4, #12]
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	60bb      	str	r3, [r7, #8]
 8005ffe:	607b      	str	r3, [r7, #4]
 8006000:	e031      	b.n	8006066 <__ssprint_r+0xd6>
 8006002:	f8da b000 	ldr.w	fp, [sl]
 8006006:	f8da 6004 	ldr.w	r6, [sl, #4]
 800600a:	f10a 0a08 	add.w	sl, sl, #8
 800600e:	e7cc      	b.n	8005faa <__ssprint_r+0x1a>
 8006010:	4642      	mov	r2, r8
 8006012:	6921      	ldr	r1, [r4, #16]
 8006014:	9001      	str	r0, [sp, #4]
 8006016:	f7fd fb43 	bl	80036a0 <memcpy>
 800601a:	89a2      	ldrh	r2, [r4, #12]
 800601c:	9b01      	ldr	r3, [sp, #4]
 800601e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8006022:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006026:	81a2      	strh	r2, [r4, #12]
 8006028:	6123      	str	r3, [r4, #16]
 800602a:	4443      	add	r3, r8
 800602c:	6023      	str	r3, [r4, #0]
 800602e:	4633      	mov	r3, r6
 8006030:	6165      	str	r5, [r4, #20]
 8006032:	eba5 0508 	sub.w	r5, r5, r8
 8006036:	60a5      	str	r5, [r4, #8]
 8006038:	429e      	cmp	r6, r3
 800603a:	d200      	bcs.n	800603e <__ssprint_r+0xae>
 800603c:	4633      	mov	r3, r6
 800603e:	461a      	mov	r2, r3
 8006040:	4659      	mov	r1, fp
 8006042:	6820      	ldr	r0, [r4, #0]
 8006044:	9301      	str	r3, [sp, #4]
 8006046:	f000 f96b 	bl	8006320 <memmove>
 800604a:	68a2      	ldr	r2, [r4, #8]
 800604c:	9b01      	ldr	r3, [sp, #4]
 800604e:	1ad2      	subs	r2, r2, r3
 8006050:	60a2      	str	r2, [r4, #8]
 8006052:	6822      	ldr	r2, [r4, #0]
 8006054:	4413      	add	r3, r2
 8006056:	6023      	str	r3, [r4, #0]
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	1b9e      	subs	r6, r3, r6
 800605c:	60be      	str	r6, [r7, #8]
 800605e:	2e00      	cmp	r6, #0
 8006060:	d1cf      	bne.n	8006002 <__ssprint_r+0x72>
 8006062:	2000      	movs	r0, #0
 8006064:	6078      	str	r0, [r7, #4]
 8006066:	b003      	add	sp, #12
 8006068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800606c:	462a      	mov	r2, r5
 800606e:	4648      	mov	r0, r9
 8006070:	f000 f970 	bl	8006354 <_realloc_r>
 8006074:	4603      	mov	r3, r0
 8006076:	2800      	cmp	r0, #0
 8006078:	d1d6      	bne.n	8006028 <__ssprint_r+0x98>
 800607a:	6921      	ldr	r1, [r4, #16]
 800607c:	4648      	mov	r0, r9
 800607e:	f000 f891 	bl	80061a4 <_free_r>
 8006082:	e7b1      	b.n	8005fe8 <__ssprint_r+0x58>

08006084 <__ascii_wctomb>:
 8006084:	b149      	cbz	r1, 800609a <__ascii_wctomb+0x16>
 8006086:	2aff      	cmp	r2, #255	; 0xff
 8006088:	bf8b      	itete	hi
 800608a:	238a      	movhi	r3, #138	; 0x8a
 800608c:	700a      	strbls	r2, [r1, #0]
 800608e:	6003      	strhi	r3, [r0, #0]
 8006090:	2001      	movls	r0, #1
 8006092:	bf88      	it	hi
 8006094:	f04f 30ff 	movhi.w	r0, #4294967295
 8006098:	4770      	bx	lr
 800609a:	4608      	mov	r0, r1
 800609c:	4770      	bx	lr

0800609e <_calloc_r>:
 800609e:	b510      	push	{r4, lr}
 80060a0:	4351      	muls	r1, r2
 80060a2:	f7ff fa5b 	bl	800555c <_malloc_r>
 80060a6:	4604      	mov	r4, r0
 80060a8:	b198      	cbz	r0, 80060d2 <_calloc_r+0x34>
 80060aa:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80060ae:	f022 0203 	bic.w	r2, r2, #3
 80060b2:	3a04      	subs	r2, #4
 80060b4:	2a24      	cmp	r2, #36	; 0x24
 80060b6:	d81b      	bhi.n	80060f0 <_calloc_r+0x52>
 80060b8:	2a13      	cmp	r2, #19
 80060ba:	d917      	bls.n	80060ec <_calloc_r+0x4e>
 80060bc:	2100      	movs	r1, #0
 80060be:	2a1b      	cmp	r2, #27
 80060c0:	6001      	str	r1, [r0, #0]
 80060c2:	6041      	str	r1, [r0, #4]
 80060c4:	d807      	bhi.n	80060d6 <_calloc_r+0x38>
 80060c6:	f100 0308 	add.w	r3, r0, #8
 80060ca:	2200      	movs	r2, #0
 80060cc:	601a      	str	r2, [r3, #0]
 80060ce:	605a      	str	r2, [r3, #4]
 80060d0:	609a      	str	r2, [r3, #8]
 80060d2:	4620      	mov	r0, r4
 80060d4:	bd10      	pop	{r4, pc}
 80060d6:	2a24      	cmp	r2, #36	; 0x24
 80060d8:	6081      	str	r1, [r0, #8]
 80060da:	60c1      	str	r1, [r0, #12]
 80060dc:	bf11      	iteee	ne
 80060de:	f100 0310 	addne.w	r3, r0, #16
 80060e2:	6101      	streq	r1, [r0, #16]
 80060e4:	f100 0318 	addeq.w	r3, r0, #24
 80060e8:	6141      	streq	r1, [r0, #20]
 80060ea:	e7ee      	b.n	80060ca <_calloc_r+0x2c>
 80060ec:	4603      	mov	r3, r0
 80060ee:	e7ec      	b.n	80060ca <_calloc_r+0x2c>
 80060f0:	2100      	movs	r1, #0
 80060f2:	f7fd fae0 	bl	80036b6 <memset>
 80060f6:	e7ec      	b.n	80060d2 <_calloc_r+0x34>

080060f8 <_malloc_trim_r>:
 80060f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060fc:	4689      	mov	r9, r1
 80060fe:	4f25      	ldr	r7, [pc, #148]	; (8006194 <_malloc_trim_r+0x9c>)
 8006100:	4606      	mov	r6, r0
 8006102:	f7ff fc57 	bl	80059b4 <__malloc_lock>
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	f8df 8094 	ldr.w	r8, [pc, #148]	; 80061a0 <_malloc_trim_r+0xa8>
 800610c:	685d      	ldr	r5, [r3, #4]
 800610e:	f1a8 0411 	sub.w	r4, r8, #17
 8006112:	f025 0503 	bic.w	r5, r5, #3
 8006116:	eba4 0409 	sub.w	r4, r4, r9
 800611a:	442c      	add	r4, r5
 800611c:	fbb4 f4f8 	udiv	r4, r4, r8
 8006120:	3c01      	subs	r4, #1
 8006122:	fb08 f404 	mul.w	r4, r8, r4
 8006126:	4544      	cmp	r4, r8
 8006128:	da05      	bge.n	8006136 <_malloc_trim_r+0x3e>
 800612a:	4630      	mov	r0, r6
 800612c:	f7ff fc48 	bl	80059c0 <__malloc_unlock>
 8006130:	2000      	movs	r0, #0
 8006132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006136:	2100      	movs	r1, #0
 8006138:	4630      	mov	r0, r6
 800613a:	f7ff ff19 	bl	8005f70 <_sbrk_r>
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	442b      	add	r3, r5
 8006142:	4298      	cmp	r0, r3
 8006144:	d1f1      	bne.n	800612a <_malloc_trim_r+0x32>
 8006146:	4261      	negs	r1, r4
 8006148:	4630      	mov	r0, r6
 800614a:	f7ff ff11 	bl	8005f70 <_sbrk_r>
 800614e:	3001      	adds	r0, #1
 8006150:	d110      	bne.n	8006174 <_malloc_trim_r+0x7c>
 8006152:	2100      	movs	r1, #0
 8006154:	4630      	mov	r0, r6
 8006156:	f7ff ff0b 	bl	8005f70 <_sbrk_r>
 800615a:	68ba      	ldr	r2, [r7, #8]
 800615c:	1a83      	subs	r3, r0, r2
 800615e:	2b0f      	cmp	r3, #15
 8006160:	dde3      	ble.n	800612a <_malloc_trim_r+0x32>
 8006162:	490d      	ldr	r1, [pc, #52]	; (8006198 <_malloc_trim_r+0xa0>)
 8006164:	f043 0301 	orr.w	r3, r3, #1
 8006168:	6809      	ldr	r1, [r1, #0]
 800616a:	6053      	str	r3, [r2, #4]
 800616c:	1a40      	subs	r0, r0, r1
 800616e:	490b      	ldr	r1, [pc, #44]	; (800619c <_malloc_trim_r+0xa4>)
 8006170:	6008      	str	r0, [r1, #0]
 8006172:	e7da      	b.n	800612a <_malloc_trim_r+0x32>
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	4a09      	ldr	r2, [pc, #36]	; (800619c <_malloc_trim_r+0xa4>)
 8006178:	1b2d      	subs	r5, r5, r4
 800617a:	f045 0501 	orr.w	r5, r5, #1
 800617e:	605d      	str	r5, [r3, #4]
 8006180:	6813      	ldr	r3, [r2, #0]
 8006182:	4630      	mov	r0, r6
 8006184:	1b1c      	subs	r4, r3, r4
 8006186:	6014      	str	r4, [r2, #0]
 8006188:	f7ff fc1a 	bl	80059c0 <__malloc_unlock>
 800618c:	2001      	movs	r0, #1
 800618e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006192:	bf00      	nop
 8006194:	20000288 	.word	0x20000288
 8006198:	20000690 	.word	0x20000690
 800619c:	20000e60 	.word	0x20000e60
 80061a0:	00000080 	.word	0x00000080

080061a4 <_free_r>:
 80061a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061a8:	4604      	mov	r4, r0
 80061aa:	4688      	mov	r8, r1
 80061ac:	2900      	cmp	r1, #0
 80061ae:	f000 80ab 	beq.w	8006308 <_free_r+0x164>
 80061b2:	f7ff fbff 	bl	80059b4 <__malloc_lock>
 80061b6:	f858 2c04 	ldr.w	r2, [r8, #-4]
 80061ba:	4d54      	ldr	r5, [pc, #336]	; (800630c <_free_r+0x168>)
 80061bc:	f022 0001 	bic.w	r0, r2, #1
 80061c0:	f1a8 0308 	sub.w	r3, r8, #8
 80061c4:	181f      	adds	r7, r3, r0
 80061c6:	68a9      	ldr	r1, [r5, #8]
 80061c8:	687e      	ldr	r6, [r7, #4]
 80061ca:	428f      	cmp	r7, r1
 80061cc:	f026 0603 	bic.w	r6, r6, #3
 80061d0:	f002 0201 	and.w	r2, r2, #1
 80061d4:	d11b      	bne.n	800620e <_free_r+0x6a>
 80061d6:	4430      	add	r0, r6
 80061d8:	b93a      	cbnz	r2, 80061ea <_free_r+0x46>
 80061da:	f858 2c08 	ldr.w	r2, [r8, #-8]
 80061de:	1a9b      	subs	r3, r3, r2
 80061e0:	6899      	ldr	r1, [r3, #8]
 80061e2:	4410      	add	r0, r2
 80061e4:	68da      	ldr	r2, [r3, #12]
 80061e6:	60ca      	str	r2, [r1, #12]
 80061e8:	6091      	str	r1, [r2, #8]
 80061ea:	f040 0201 	orr.w	r2, r0, #1
 80061ee:	605a      	str	r2, [r3, #4]
 80061f0:	60ab      	str	r3, [r5, #8]
 80061f2:	4b47      	ldr	r3, [pc, #284]	; (8006310 <_free_r+0x16c>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4298      	cmp	r0, r3
 80061f8:	d304      	bcc.n	8006204 <_free_r+0x60>
 80061fa:	4b46      	ldr	r3, [pc, #280]	; (8006314 <_free_r+0x170>)
 80061fc:	4620      	mov	r0, r4
 80061fe:	6819      	ldr	r1, [r3, #0]
 8006200:	f7ff ff7a 	bl	80060f8 <_malloc_trim_r>
 8006204:	4620      	mov	r0, r4
 8006206:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800620a:	f7ff bbd9 	b.w	80059c0 <__malloc_unlock>
 800620e:	607e      	str	r6, [r7, #4]
 8006210:	2a00      	cmp	r2, #0
 8006212:	d139      	bne.n	8006288 <_free_r+0xe4>
 8006214:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8006218:	f105 0e08 	add.w	lr, r5, #8
 800621c:	1a5b      	subs	r3, r3, r1
 800621e:	4408      	add	r0, r1
 8006220:	6899      	ldr	r1, [r3, #8]
 8006222:	4571      	cmp	r1, lr
 8006224:	d032      	beq.n	800628c <_free_r+0xe8>
 8006226:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800622a:	f8c1 e00c 	str.w	lr, [r1, #12]
 800622e:	f8ce 1008 	str.w	r1, [lr, #8]
 8006232:	19b9      	adds	r1, r7, r6
 8006234:	6849      	ldr	r1, [r1, #4]
 8006236:	07c9      	lsls	r1, r1, #31
 8006238:	d40a      	bmi.n	8006250 <_free_r+0xac>
 800623a:	4430      	add	r0, r6
 800623c:	68b9      	ldr	r1, [r7, #8]
 800623e:	bb3a      	cbnz	r2, 8006290 <_free_r+0xec>
 8006240:	4e35      	ldr	r6, [pc, #212]	; (8006318 <_free_r+0x174>)
 8006242:	42b1      	cmp	r1, r6
 8006244:	d124      	bne.n	8006290 <_free_r+0xec>
 8006246:	2201      	movs	r2, #1
 8006248:	616b      	str	r3, [r5, #20]
 800624a:	612b      	str	r3, [r5, #16]
 800624c:	60d9      	str	r1, [r3, #12]
 800624e:	6099      	str	r1, [r3, #8]
 8006250:	f040 0101 	orr.w	r1, r0, #1
 8006254:	6059      	str	r1, [r3, #4]
 8006256:	5018      	str	r0, [r3, r0]
 8006258:	2a00      	cmp	r2, #0
 800625a:	d1d3      	bne.n	8006204 <_free_r+0x60>
 800625c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006260:	d21a      	bcs.n	8006298 <_free_r+0xf4>
 8006262:	2201      	movs	r2, #1
 8006264:	08c0      	lsrs	r0, r0, #3
 8006266:	1081      	asrs	r1, r0, #2
 8006268:	408a      	lsls	r2, r1
 800626a:	6869      	ldr	r1, [r5, #4]
 800626c:	3001      	adds	r0, #1
 800626e:	430a      	orrs	r2, r1
 8006270:	606a      	str	r2, [r5, #4]
 8006272:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8006276:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800627a:	3a08      	subs	r2, #8
 800627c:	60da      	str	r2, [r3, #12]
 800627e:	6099      	str	r1, [r3, #8]
 8006280:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8006284:	60cb      	str	r3, [r1, #12]
 8006286:	e7bd      	b.n	8006204 <_free_r+0x60>
 8006288:	2200      	movs	r2, #0
 800628a:	e7d2      	b.n	8006232 <_free_r+0x8e>
 800628c:	2201      	movs	r2, #1
 800628e:	e7d0      	b.n	8006232 <_free_r+0x8e>
 8006290:	68fe      	ldr	r6, [r7, #12]
 8006292:	60ce      	str	r6, [r1, #12]
 8006294:	60b1      	str	r1, [r6, #8]
 8006296:	e7db      	b.n	8006250 <_free_r+0xac>
 8006298:	0a42      	lsrs	r2, r0, #9
 800629a:	2a04      	cmp	r2, #4
 800629c:	d813      	bhi.n	80062c6 <_free_r+0x122>
 800629e:	0982      	lsrs	r2, r0, #6
 80062a0:	3238      	adds	r2, #56	; 0x38
 80062a2:	1c51      	adds	r1, r2, #1
 80062a4:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 80062a8:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 80062ac:	428e      	cmp	r6, r1
 80062ae:	d124      	bne.n	80062fa <_free_r+0x156>
 80062b0:	2001      	movs	r0, #1
 80062b2:	1092      	asrs	r2, r2, #2
 80062b4:	fa00 f202 	lsl.w	r2, r0, r2
 80062b8:	6868      	ldr	r0, [r5, #4]
 80062ba:	4302      	orrs	r2, r0
 80062bc:	606a      	str	r2, [r5, #4]
 80062be:	60de      	str	r6, [r3, #12]
 80062c0:	6099      	str	r1, [r3, #8]
 80062c2:	60b3      	str	r3, [r6, #8]
 80062c4:	e7de      	b.n	8006284 <_free_r+0xe0>
 80062c6:	2a14      	cmp	r2, #20
 80062c8:	d801      	bhi.n	80062ce <_free_r+0x12a>
 80062ca:	325b      	adds	r2, #91	; 0x5b
 80062cc:	e7e9      	b.n	80062a2 <_free_r+0xfe>
 80062ce:	2a54      	cmp	r2, #84	; 0x54
 80062d0:	d802      	bhi.n	80062d8 <_free_r+0x134>
 80062d2:	0b02      	lsrs	r2, r0, #12
 80062d4:	326e      	adds	r2, #110	; 0x6e
 80062d6:	e7e4      	b.n	80062a2 <_free_r+0xfe>
 80062d8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80062dc:	d802      	bhi.n	80062e4 <_free_r+0x140>
 80062de:	0bc2      	lsrs	r2, r0, #15
 80062e0:	3277      	adds	r2, #119	; 0x77
 80062e2:	e7de      	b.n	80062a2 <_free_r+0xfe>
 80062e4:	f240 5154 	movw	r1, #1364	; 0x554
 80062e8:	428a      	cmp	r2, r1
 80062ea:	bf9a      	itte	ls
 80062ec:	0c82      	lsrls	r2, r0, #18
 80062ee:	327c      	addls	r2, #124	; 0x7c
 80062f0:	227e      	movhi	r2, #126	; 0x7e
 80062f2:	e7d6      	b.n	80062a2 <_free_r+0xfe>
 80062f4:	6889      	ldr	r1, [r1, #8]
 80062f6:	428e      	cmp	r6, r1
 80062f8:	d004      	beq.n	8006304 <_free_r+0x160>
 80062fa:	684a      	ldr	r2, [r1, #4]
 80062fc:	f022 0203 	bic.w	r2, r2, #3
 8006300:	4290      	cmp	r0, r2
 8006302:	d3f7      	bcc.n	80062f4 <_free_r+0x150>
 8006304:	68ce      	ldr	r6, [r1, #12]
 8006306:	e7da      	b.n	80062be <_free_r+0x11a>
 8006308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800630c:	20000288 	.word	0x20000288
 8006310:	20000694 	.word	0x20000694
 8006314:	20000e90 	.word	0x20000e90
 8006318:	20000290 	.word	0x20000290

0800631c <__retarget_lock_acquire_recursive>:
 800631c:	4770      	bx	lr

0800631e <__retarget_lock_release_recursive>:
 800631e:	4770      	bx	lr

08006320 <memmove>:
 8006320:	4288      	cmp	r0, r1
 8006322:	b510      	push	{r4, lr}
 8006324:	eb01 0302 	add.w	r3, r1, r2
 8006328:	d803      	bhi.n	8006332 <memmove+0x12>
 800632a:	1e42      	subs	r2, r0, #1
 800632c:	4299      	cmp	r1, r3
 800632e:	d10c      	bne.n	800634a <memmove+0x2a>
 8006330:	bd10      	pop	{r4, pc}
 8006332:	4298      	cmp	r0, r3
 8006334:	d2f9      	bcs.n	800632a <memmove+0xa>
 8006336:	1881      	adds	r1, r0, r2
 8006338:	1ad2      	subs	r2, r2, r3
 800633a:	42d3      	cmn	r3, r2
 800633c:	d100      	bne.n	8006340 <memmove+0x20>
 800633e:	bd10      	pop	{r4, pc}
 8006340:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006344:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006348:	e7f7      	b.n	800633a <memmove+0x1a>
 800634a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800634e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006352:	e7eb      	b.n	800632c <memmove+0xc>

08006354 <_realloc_r>:
 8006354:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006358:	4682      	mov	sl, r0
 800635a:	460c      	mov	r4, r1
 800635c:	b929      	cbnz	r1, 800636a <_realloc_r+0x16>
 800635e:	4611      	mov	r1, r2
 8006360:	b003      	add	sp, #12
 8006362:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006366:	f7ff b8f9 	b.w	800555c <_malloc_r>
 800636a:	9201      	str	r2, [sp, #4]
 800636c:	f7ff fb22 	bl	80059b4 <__malloc_lock>
 8006370:	9a01      	ldr	r2, [sp, #4]
 8006372:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8006376:	f102 080b 	add.w	r8, r2, #11
 800637a:	f1b8 0f16 	cmp.w	r8, #22
 800637e:	f1a4 0908 	sub.w	r9, r4, #8
 8006382:	f025 0603 	bic.w	r6, r5, #3
 8006386:	d90a      	bls.n	800639e <_realloc_r+0x4a>
 8006388:	f038 0807 	bics.w	r8, r8, #7
 800638c:	d509      	bpl.n	80063a2 <_realloc_r+0x4e>
 800638e:	230c      	movs	r3, #12
 8006390:	2700      	movs	r7, #0
 8006392:	f8ca 3000 	str.w	r3, [sl]
 8006396:	4638      	mov	r0, r7
 8006398:	b003      	add	sp, #12
 800639a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800639e:	f04f 0810 	mov.w	r8, #16
 80063a2:	4590      	cmp	r8, r2
 80063a4:	d3f3      	bcc.n	800638e <_realloc_r+0x3a>
 80063a6:	45b0      	cmp	r8, r6
 80063a8:	f340 8148 	ble.w	800663c <_realloc_r+0x2e8>
 80063ac:	4ba9      	ldr	r3, [pc, #676]	; (8006654 <_realloc_r+0x300>)
 80063ae:	eb09 0106 	add.w	r1, r9, r6
 80063b2:	f8d3 e008 	ldr.w	lr, [r3, #8]
 80063b6:	469b      	mov	fp, r3
 80063b8:	4571      	cmp	r1, lr
 80063ba:	684b      	ldr	r3, [r1, #4]
 80063bc:	d005      	beq.n	80063ca <_realloc_r+0x76>
 80063be:	f023 0001 	bic.w	r0, r3, #1
 80063c2:	4408      	add	r0, r1
 80063c4:	6840      	ldr	r0, [r0, #4]
 80063c6:	07c7      	lsls	r7, r0, #31
 80063c8:	d447      	bmi.n	800645a <_realloc_r+0x106>
 80063ca:	f023 0303 	bic.w	r3, r3, #3
 80063ce:	4571      	cmp	r1, lr
 80063d0:	eb06 0703 	add.w	r7, r6, r3
 80063d4:	d119      	bne.n	800640a <_realloc_r+0xb6>
 80063d6:	f108 0010 	add.w	r0, r8, #16
 80063da:	4287      	cmp	r7, r0
 80063dc:	db3f      	blt.n	800645e <_realloc_r+0x10a>
 80063de:	eba7 0708 	sub.w	r7, r7, r8
 80063e2:	eb09 0308 	add.w	r3, r9, r8
 80063e6:	f047 0701 	orr.w	r7, r7, #1
 80063ea:	f8cb 3008 	str.w	r3, [fp, #8]
 80063ee:	605f      	str	r7, [r3, #4]
 80063f0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80063f4:	4650      	mov	r0, sl
 80063f6:	f003 0301 	and.w	r3, r3, #1
 80063fa:	ea43 0308 	orr.w	r3, r3, r8
 80063fe:	f844 3c04 	str.w	r3, [r4, #-4]
 8006402:	f7ff fadd 	bl	80059c0 <__malloc_unlock>
 8006406:	4627      	mov	r7, r4
 8006408:	e7c5      	b.n	8006396 <_realloc_r+0x42>
 800640a:	45b8      	cmp	r8, r7
 800640c:	dc27      	bgt.n	800645e <_realloc_r+0x10a>
 800640e:	68cb      	ldr	r3, [r1, #12]
 8006410:	688a      	ldr	r2, [r1, #8]
 8006412:	60d3      	str	r3, [r2, #12]
 8006414:	609a      	str	r2, [r3, #8]
 8006416:	eba7 0008 	sub.w	r0, r7, r8
 800641a:	280f      	cmp	r0, #15
 800641c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006420:	eb09 0207 	add.w	r2, r9, r7
 8006424:	f240 810c 	bls.w	8006640 <_realloc_r+0x2ec>
 8006428:	f003 0301 	and.w	r3, r3, #1
 800642c:	eb09 0108 	add.w	r1, r9, r8
 8006430:	ea43 0308 	orr.w	r3, r3, r8
 8006434:	f040 0001 	orr.w	r0, r0, #1
 8006438:	f8c9 3004 	str.w	r3, [r9, #4]
 800643c:	6048      	str	r0, [r1, #4]
 800643e:	6853      	ldr	r3, [r2, #4]
 8006440:	3108      	adds	r1, #8
 8006442:	f043 0301 	orr.w	r3, r3, #1
 8006446:	6053      	str	r3, [r2, #4]
 8006448:	4650      	mov	r0, sl
 800644a:	f7ff feab 	bl	80061a4 <_free_r>
 800644e:	4650      	mov	r0, sl
 8006450:	f7ff fab6 	bl	80059c0 <__malloc_unlock>
 8006454:	f109 0708 	add.w	r7, r9, #8
 8006458:	e79d      	b.n	8006396 <_realloc_r+0x42>
 800645a:	2300      	movs	r3, #0
 800645c:	4619      	mov	r1, r3
 800645e:	07e8      	lsls	r0, r5, #31
 8006460:	f100 8085 	bmi.w	800656e <_realloc_r+0x21a>
 8006464:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8006468:	eba9 0505 	sub.w	r5, r9, r5
 800646c:	6868      	ldr	r0, [r5, #4]
 800646e:	f020 0003 	bic.w	r0, r0, #3
 8006472:	4430      	add	r0, r6
 8006474:	2900      	cmp	r1, #0
 8006476:	d077      	beq.n	8006568 <_realloc_r+0x214>
 8006478:	4571      	cmp	r1, lr
 800647a:	d151      	bne.n	8006520 <_realloc_r+0x1cc>
 800647c:	4403      	add	r3, r0
 800647e:	f108 0110 	add.w	r1, r8, #16
 8006482:	428b      	cmp	r3, r1
 8006484:	db70      	blt.n	8006568 <_realloc_r+0x214>
 8006486:	462f      	mov	r7, r5
 8006488:	68ea      	ldr	r2, [r5, #12]
 800648a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800648e:	60ca      	str	r2, [r1, #12]
 8006490:	6091      	str	r1, [r2, #8]
 8006492:	1f32      	subs	r2, r6, #4
 8006494:	2a24      	cmp	r2, #36	; 0x24
 8006496:	d83c      	bhi.n	8006512 <_realloc_r+0x1be>
 8006498:	2a13      	cmp	r2, #19
 800649a:	d937      	bls.n	800650c <_realloc_r+0x1b8>
 800649c:	6821      	ldr	r1, [r4, #0]
 800649e:	2a1b      	cmp	r2, #27
 80064a0:	60a9      	str	r1, [r5, #8]
 80064a2:	6861      	ldr	r1, [r4, #4]
 80064a4:	60e9      	str	r1, [r5, #12]
 80064a6:	d81c      	bhi.n	80064e2 <_realloc_r+0x18e>
 80064a8:	f105 0210 	add.w	r2, r5, #16
 80064ac:	f104 0108 	add.w	r1, r4, #8
 80064b0:	6808      	ldr	r0, [r1, #0]
 80064b2:	6010      	str	r0, [r2, #0]
 80064b4:	6848      	ldr	r0, [r1, #4]
 80064b6:	6050      	str	r0, [r2, #4]
 80064b8:	6889      	ldr	r1, [r1, #8]
 80064ba:	6091      	str	r1, [r2, #8]
 80064bc:	eba3 0308 	sub.w	r3, r3, r8
 80064c0:	eb05 0208 	add.w	r2, r5, r8
 80064c4:	f043 0301 	orr.w	r3, r3, #1
 80064c8:	f8cb 2008 	str.w	r2, [fp, #8]
 80064cc:	6053      	str	r3, [r2, #4]
 80064ce:	686b      	ldr	r3, [r5, #4]
 80064d0:	f003 0301 	and.w	r3, r3, #1
 80064d4:	ea43 0308 	orr.w	r3, r3, r8
 80064d8:	606b      	str	r3, [r5, #4]
 80064da:	4650      	mov	r0, sl
 80064dc:	f7ff fa70 	bl	80059c0 <__malloc_unlock>
 80064e0:	e759      	b.n	8006396 <_realloc_r+0x42>
 80064e2:	68a1      	ldr	r1, [r4, #8]
 80064e4:	2a24      	cmp	r2, #36	; 0x24
 80064e6:	6129      	str	r1, [r5, #16]
 80064e8:	68e1      	ldr	r1, [r4, #12]
 80064ea:	bf18      	it	ne
 80064ec:	f105 0218 	addne.w	r2, r5, #24
 80064f0:	6169      	str	r1, [r5, #20]
 80064f2:	bf09      	itett	eq
 80064f4:	6922      	ldreq	r2, [r4, #16]
 80064f6:	f104 0110 	addne.w	r1, r4, #16
 80064fa:	61aa      	streq	r2, [r5, #24]
 80064fc:	6960      	ldreq	r0, [r4, #20]
 80064fe:	bf02      	ittt	eq
 8006500:	f105 0220 	addeq.w	r2, r5, #32
 8006504:	f104 0118 	addeq.w	r1, r4, #24
 8006508:	61e8      	streq	r0, [r5, #28]
 800650a:	e7d1      	b.n	80064b0 <_realloc_r+0x15c>
 800650c:	463a      	mov	r2, r7
 800650e:	4621      	mov	r1, r4
 8006510:	e7ce      	b.n	80064b0 <_realloc_r+0x15c>
 8006512:	4621      	mov	r1, r4
 8006514:	4638      	mov	r0, r7
 8006516:	9301      	str	r3, [sp, #4]
 8006518:	f7ff ff02 	bl	8006320 <memmove>
 800651c:	9b01      	ldr	r3, [sp, #4]
 800651e:	e7cd      	b.n	80064bc <_realloc_r+0x168>
 8006520:	18c7      	adds	r7, r0, r3
 8006522:	45b8      	cmp	r8, r7
 8006524:	dc20      	bgt.n	8006568 <_realloc_r+0x214>
 8006526:	68cb      	ldr	r3, [r1, #12]
 8006528:	688a      	ldr	r2, [r1, #8]
 800652a:	60d3      	str	r3, [r2, #12]
 800652c:	609a      	str	r2, [r3, #8]
 800652e:	4628      	mov	r0, r5
 8006530:	68eb      	ldr	r3, [r5, #12]
 8006532:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8006536:	60d3      	str	r3, [r2, #12]
 8006538:	609a      	str	r2, [r3, #8]
 800653a:	1f32      	subs	r2, r6, #4
 800653c:	2a24      	cmp	r2, #36	; 0x24
 800653e:	d843      	bhi.n	80065c8 <_realloc_r+0x274>
 8006540:	2a13      	cmp	r2, #19
 8006542:	d93f      	bls.n	80065c4 <_realloc_r+0x270>
 8006544:	6823      	ldr	r3, [r4, #0]
 8006546:	2a1b      	cmp	r2, #27
 8006548:	60ab      	str	r3, [r5, #8]
 800654a:	6863      	ldr	r3, [r4, #4]
 800654c:	60eb      	str	r3, [r5, #12]
 800654e:	d824      	bhi.n	800659a <_realloc_r+0x246>
 8006550:	f105 0010 	add.w	r0, r5, #16
 8006554:	f104 0308 	add.w	r3, r4, #8
 8006558:	681a      	ldr	r2, [r3, #0]
 800655a:	6002      	str	r2, [r0, #0]
 800655c:	685a      	ldr	r2, [r3, #4]
 800655e:	6042      	str	r2, [r0, #4]
 8006560:	689b      	ldr	r3, [r3, #8]
 8006562:	6083      	str	r3, [r0, #8]
 8006564:	46a9      	mov	r9, r5
 8006566:	e756      	b.n	8006416 <_realloc_r+0xc2>
 8006568:	4580      	cmp	r8, r0
 800656a:	4607      	mov	r7, r0
 800656c:	dddf      	ble.n	800652e <_realloc_r+0x1da>
 800656e:	4611      	mov	r1, r2
 8006570:	4650      	mov	r0, sl
 8006572:	f7fe fff3 	bl	800555c <_malloc_r>
 8006576:	4607      	mov	r7, r0
 8006578:	2800      	cmp	r0, #0
 800657a:	d0ae      	beq.n	80064da <_realloc_r+0x186>
 800657c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006580:	f1a0 0208 	sub.w	r2, r0, #8
 8006584:	f023 0301 	bic.w	r3, r3, #1
 8006588:	444b      	add	r3, r9
 800658a:	429a      	cmp	r2, r3
 800658c:	d120      	bne.n	80065d0 <_realloc_r+0x27c>
 800658e:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8006592:	f027 0703 	bic.w	r7, r7, #3
 8006596:	4437      	add	r7, r6
 8006598:	e73d      	b.n	8006416 <_realloc_r+0xc2>
 800659a:	68a3      	ldr	r3, [r4, #8]
 800659c:	2a24      	cmp	r2, #36	; 0x24
 800659e:	612b      	str	r3, [r5, #16]
 80065a0:	68e3      	ldr	r3, [r4, #12]
 80065a2:	bf18      	it	ne
 80065a4:	f105 0018 	addne.w	r0, r5, #24
 80065a8:	616b      	str	r3, [r5, #20]
 80065aa:	bf09      	itett	eq
 80065ac:	6923      	ldreq	r3, [r4, #16]
 80065ae:	f104 0310 	addne.w	r3, r4, #16
 80065b2:	61ab      	streq	r3, [r5, #24]
 80065b4:	6962      	ldreq	r2, [r4, #20]
 80065b6:	bf02      	ittt	eq
 80065b8:	f105 0020 	addeq.w	r0, r5, #32
 80065bc:	f104 0318 	addeq.w	r3, r4, #24
 80065c0:	61ea      	streq	r2, [r5, #28]
 80065c2:	e7c9      	b.n	8006558 <_realloc_r+0x204>
 80065c4:	4623      	mov	r3, r4
 80065c6:	e7c7      	b.n	8006558 <_realloc_r+0x204>
 80065c8:	4621      	mov	r1, r4
 80065ca:	f7ff fea9 	bl	8006320 <memmove>
 80065ce:	e7c9      	b.n	8006564 <_realloc_r+0x210>
 80065d0:	1f32      	subs	r2, r6, #4
 80065d2:	2a24      	cmp	r2, #36	; 0x24
 80065d4:	d82e      	bhi.n	8006634 <_realloc_r+0x2e0>
 80065d6:	2a13      	cmp	r2, #19
 80065d8:	d929      	bls.n	800662e <_realloc_r+0x2da>
 80065da:	6823      	ldr	r3, [r4, #0]
 80065dc:	2a1b      	cmp	r2, #27
 80065de:	6003      	str	r3, [r0, #0]
 80065e0:	6863      	ldr	r3, [r4, #4]
 80065e2:	6043      	str	r3, [r0, #4]
 80065e4:	d80e      	bhi.n	8006604 <_realloc_r+0x2b0>
 80065e6:	f100 0308 	add.w	r3, r0, #8
 80065ea:	f104 0208 	add.w	r2, r4, #8
 80065ee:	6811      	ldr	r1, [r2, #0]
 80065f0:	6019      	str	r1, [r3, #0]
 80065f2:	6851      	ldr	r1, [r2, #4]
 80065f4:	6059      	str	r1, [r3, #4]
 80065f6:	6892      	ldr	r2, [r2, #8]
 80065f8:	609a      	str	r2, [r3, #8]
 80065fa:	4621      	mov	r1, r4
 80065fc:	4650      	mov	r0, sl
 80065fe:	f7ff fdd1 	bl	80061a4 <_free_r>
 8006602:	e76a      	b.n	80064da <_realloc_r+0x186>
 8006604:	68a3      	ldr	r3, [r4, #8]
 8006606:	2a24      	cmp	r2, #36	; 0x24
 8006608:	6083      	str	r3, [r0, #8]
 800660a:	68e3      	ldr	r3, [r4, #12]
 800660c:	bf18      	it	ne
 800660e:	f104 0210 	addne.w	r2, r4, #16
 8006612:	60c3      	str	r3, [r0, #12]
 8006614:	bf09      	itett	eq
 8006616:	6923      	ldreq	r3, [r4, #16]
 8006618:	f100 0310 	addne.w	r3, r0, #16
 800661c:	6103      	streq	r3, [r0, #16]
 800661e:	6961      	ldreq	r1, [r4, #20]
 8006620:	bf02      	ittt	eq
 8006622:	f100 0318 	addeq.w	r3, r0, #24
 8006626:	f104 0218 	addeq.w	r2, r4, #24
 800662a:	6141      	streq	r1, [r0, #20]
 800662c:	e7df      	b.n	80065ee <_realloc_r+0x29a>
 800662e:	4603      	mov	r3, r0
 8006630:	4622      	mov	r2, r4
 8006632:	e7dc      	b.n	80065ee <_realloc_r+0x29a>
 8006634:	4621      	mov	r1, r4
 8006636:	f7ff fe73 	bl	8006320 <memmove>
 800663a:	e7de      	b.n	80065fa <_realloc_r+0x2a6>
 800663c:	4637      	mov	r7, r6
 800663e:	e6ea      	b.n	8006416 <_realloc_r+0xc2>
 8006640:	f003 0301 	and.w	r3, r3, #1
 8006644:	431f      	orrs	r7, r3
 8006646:	f8c9 7004 	str.w	r7, [r9, #4]
 800664a:	6853      	ldr	r3, [r2, #4]
 800664c:	f043 0301 	orr.w	r3, r3, #1
 8006650:	6053      	str	r3, [r2, #4]
 8006652:	e6fc      	b.n	800644e <_realloc_r+0xfa>
 8006654:	20000288 	.word	0x20000288

08006658 <_sbrk>:
 8006658:	4b04      	ldr	r3, [pc, #16]	; (800666c <_sbrk+0x14>)
 800665a:	4602      	mov	r2, r0
 800665c:	6819      	ldr	r1, [r3, #0]
 800665e:	b909      	cbnz	r1, 8006664 <_sbrk+0xc>
 8006660:	4903      	ldr	r1, [pc, #12]	; (8006670 <_sbrk+0x18>)
 8006662:	6019      	str	r1, [r3, #0]
 8006664:	6818      	ldr	r0, [r3, #0]
 8006666:	4402      	add	r2, r0
 8006668:	601a      	str	r2, [r3, #0]
 800666a:	4770      	bx	lr
 800666c:	20000e94 	.word	0x20000e94
 8006670:	20001030 	.word	0x20001030

08006674 <_init>:
 8006674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006676:	bf00      	nop
 8006678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800667a:	bc08      	pop	{r3}
 800667c:	469e      	mov	lr, r3
 800667e:	4770      	bx	lr

08006680 <_fini>:
 8006680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006682:	bf00      	nop
 8006684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006686:	bc08      	pop	{r3}
 8006688:	469e      	mov	lr, r3
 800668a:	4770      	bx	lr
