
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc536'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_Block_entry_proc_proc536
Automatically selected td_fused_top_Block_entry_proc_proc536 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_Block_entry_proc_proc536

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_Block_entry_proc_proc536
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:121$45 in module td_fused_top_Block_entry_proc_proc536.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:113$38 in module td_fused_top_Block_entry_proc_proc536.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:105$31 in module td_fused_top_Block_entry_proc_proc536.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:97$27 in module td_fused_top_Block_entry_proc_proc536.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:89$20 in module td_fused_top_Block_entry_proc_proc536.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:79$12 in module td_fused_top_Block_entry_proc_proc536.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:67$3 in module td_fused_top_Block_entry_proc_proc536.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:59$1 in module td_fused_top_Block_entry_proc_proc536.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 9 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:0$50'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_return_preg = 16'0000000000000000

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:0$50'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:134$46'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:121$45'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:113$38'.
     1/1: $1\ap_return[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:105$31'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:97$27'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:89$20'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:79$12'.
     1/1: $0\ap_return_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:67$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:59$1'.
     1/1: $0\ap_CS_fsm[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc536.\ap_block_state1' from process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:134$46'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc536.\ap_NS_fsm' from process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:121$45'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc536.\ap_return' from process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:113$38'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc536.\ap_ready' from process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:105$31'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc536.\ap_idle' from process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:97$27'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc536.\ap_done' from process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:89$20'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_Block_entry_proc_proc536.\ap_return_preg' using process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:79$12'.
  created $dff cell `$procdff$82' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc536.\ap_done_reg' using process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:67$3'.
  created $dff cell `$procdff$83' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc536.\ap_CS_fsm' using process `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:59$1'.
  created $dff cell `$procdff$84' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:0$50'.
Removing empty process `td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:134$46'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:121$45'.
Removing empty process `td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:121$45'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:113$38'.
Removing empty process `td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:113$38'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:105$31'.
Removing empty process `td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:105$31'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:97$27'.
Removing empty process `td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:97$27'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:89$20'.
Removing empty process `td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:89$20'.
Found and cleaned up 2 empty switches in `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:79$12'.
Removing empty process `td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:79$12'.
Found and cleaned up 3 empty switches in `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:67$3'.
Removing empty process `td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:67$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:59$1'.
Removing empty process `td_fused_top_Block_entry_proc_proc536.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v:59$1'.
Cleaned up 11 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_Block_entry_proc_proc536.
<suppressed ~23 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_Block_entry_proc_proc536.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc536'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc536..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc536.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc536'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$84 ($dff) from module td_fused_top_Block_entry_proc_proc536 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$83 ($dff) from module td_fused_top_Block_entry_proc_proc536 (D = $procmux$71_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$82 ($dff) from module td_fused_top_Block_entry_proc_proc536 (D = $procmux$66_Y, Q = \ap_return_preg, rval = 16'0000000000000000).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc536..
Removed 4 unused cells and 76 unused wires.
<suppressed ~6 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_Block_entry_proc_proc536.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc536..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc536.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc536'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$85 ($sdff) from module td_fused_top_Block_entry_proc_proc536 (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$90 ($sdff) from module td_fused_top_Block_entry_proc_proc536.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc536..
Removed 2 unused cells and 2 unused wires.
<suppressed ~4 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_Block_entry_proc_proc536.
<suppressed ~6 debug messages>

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc536..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc536.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc536'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc536..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_Block_entry_proc_proc536.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc536..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc536.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc536'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc536..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_Block_entry_proc_proc536.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_Block_entry_proc_proc536 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

End of script. Logfile hash: 7f496bf9ec, CPU: user 0.05s system 0.00s, MEM: 11.30 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 6x opt_expr (0 sec), 16% 4x opt_reduce (0 sec), ...
