0.7
2020.2
May 22 2024
19:03:11
C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.gen/sources_1/ip/axi_gpio_0/sim/axi_gpio_0.vhd,1734194189,vhdl,,,,axi_gpio_0,,,,,,,,
C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_agent.sv,1734197526,systemVerilog,,C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_baseSequence.sv,D:/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,uvm,,,,,,
C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_baseSequence.sv,1734197920,systemVerilog,,C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sources_1/new/axigpio_intf.sv,D:/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,uvm,,,,,,
C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_driver.sv,1734824742,systemVerilog,C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/testbench.sv;C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sources_1/new/axigpio_intf.sv;C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sources_1/new/axigpio_wrapper.sv,C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_monitor.sv,D:/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh;C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_transaction.sv,$unit_axigpio_driver_sv_1676373227,,uvm,,,,,,
C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_monitor.sv,1734199414,systemVerilog,,C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_agent.sv,D:/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh;C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_transaction.sv,,,uvm,,,,,,
C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_transaction.sv,1734199873,verilog,,,D:/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,,,,,,,
C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_writeSequence.sv,1734301417,systemVerilog,,C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/scoreboard.sv,D:/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,uvm,,,,,,
C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/base_test.sv,1734198028,verilog,,,D:/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,,,,,,,
C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/environment.sv,1734199816,systemVerilog,,C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/testbench.sv,D:/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,uvm,,,,,,
C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/registerTest.sv,1734631568,verilog,,,D:/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,,,,,,,
C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/scoreboard.sv,1734832025,systemVerilog,,C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/environment.sv,D:/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,,,uvm,,,,,,
C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sources_1/new/axigpio_intf.sv,1734195322,systemVerilog,,C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sources_1/new/axigpio_wrapper.sv,,axigpio_intf,,uvm,,,,,,
C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sources_1/new/axigpio_wrapper.sv,1734331473,systemVerilog,,C:/Users/Catarina/OneDrive/Catarina/Politehnica/An 3 sem 1/Verificare in proiectarea circuitelor/axigpio/axigpio.srcs/sim_1/new/axigpio_writeSequence.sv,,axigpio_wrapper,,uvm,,,,,,
D:/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,1716425796,verilog,,,,,,,,,,,,
