// Seed: 1012965304
module module_0 (
    output tri0 id_0,
    output wire id_1,
    output tri  id_2
);
  logic [7:0] id_4;
  id_5(
      .id_0(id_2), .id_1(id_1), .id_2(id_1), .id_3(id_0)
  );
  assign id_4[""] = 1;
  wire id_6;
  assign module_1.id_0 = 0;
  assign id_1 = id_6;
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  assign id_11 = id_15;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    output tri1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
endmodule
