[
{
  "ActiveList": [
  ],
  "BusyBitTable": [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false],
  "DecodedPCs": [
  ],
  "Exception": false,
  "ExceptionPC": 0,
  "FreeList": [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63],
  "IntegerQueue": [
  ],
  "PC": 0,
  "PhysicalRegisterFile": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
  "RegisterMapTable": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]}
,
{
  "ActiveList": [
  ],
  "BusyBitTable": [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false],
  "DecodedPCs": [
    0,
    1,
    2,
    3
  ],
  "Exception": false,
  "ExceptionPC": 0,
  "FreeList": [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63],
  "IntegerQueue": [
  ],
  "PC": 4,
  "PhysicalRegisterFile": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
  "RegisterMapTable": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]}
,
{
  "ActiveList": [
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 1,
      "OldDestination": 1,
      "PC": 0
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 2,
      "OldDestination": 2,
      "PC": 1
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 3,
      "OldDestination": 3,
      "PC": 2
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 4,
      "OldDestination": 4,
      "PC": 3
    }
  ],
  "BusyBitTable": [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false],
  "DecodedPCs": [
    4,
    5,
    6
  ],
  "Exception": false,
  "ExceptionPC": 0,
  "FreeList": [36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63],
  "IntegerQueue": [
    {
      "DestRegister": 32,
      "OpAIsReady": true,
      "OpARegTag": -1,
      "OpAValue": 0,
      "OpBIsReady": true,
      "OpBRegTag": -1,
      "OpBValue": 0,
      "OpCode": "add",
      "PC": 0
    },
    {
      "DestRegister": 33,
      "OpAIsReady": true,
      "OpARegTag": -1,
      "OpAValue": 0,
      "OpBIsReady": true,
      "OpBRegTag": -1,
      "OpBValue": 0,
      "OpCode": "add",
      "PC": 1
    },
    {
      "DestRegister": 34,
      "OpAIsReady": true,
      "OpARegTag": -1,
      "OpAValue": 0,
      "OpBIsReady": true,
      "OpBRegTag": -1,
      "OpBValue": 0,
      "OpCode": "add",
      "PC": 2
    },
    {
      "DestRegister": 35,
      "OpAIsReady": true,
      "OpARegTag": -1,
      "OpAValue": 0,
      "OpBIsReady": true,
      "OpBRegTag": -1,
      "OpBValue": 0,
      "OpCode": "add",
      "PC": 3
    }
  ],
  "PC": 7,
  "PhysicalRegisterFile": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
  "RegisterMapTable": [0, 32, 33, 34, 35, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]}
,
{
  "ActiveList": [
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 1,
      "OldDestination": 1,
      "PC": 0
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 2,
      "OldDestination": 2,
      "PC": 1
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 3,
      "OldDestination": 3,
      "PC": 2
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 4,
      "OldDestination": 4,
      "PC": 3
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 0,
      "OldDestination": 0,
      "PC": 4
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 0,
      "OldDestination": 36,
      "PC": 5
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 0,
      "OldDestination": 37,
      "PC": 6
    }
  ],
  "BusyBitTable": [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false],
  "DecodedPCs": [
  ],
  "Exception": false,
  "ExceptionPC": 0,
  "FreeList": [39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63],
  "IntegerQueue": [
    {
      "DestRegister": 36,
      "OpAIsReady": true,
      "OpARegTag": -1,
      "OpAValue": 0,
      "OpBIsReady": false,
      "OpBRegTag": 32,
      "OpBValue": 0,
      "OpCode": "add",
      "PC": 4
    },
    {
      "DestRegister": 37,
      "OpAIsReady": false,
      "OpARegTag": 36,
      "OpAValue": 0,
      "OpBIsReady": false,
      "OpBRegTag": 36,
      "OpBValue": 0,
      "OpCode": "sub",
      "PC": 5
    },
    {
      "DestRegister": 38,
      "OpAIsReady": false,
      "OpARegTag": 37,
      "OpAValue": 0,
      "OpBIsReady": false,
      "OpBRegTag": 37,
      "OpBValue": 0,
      "OpCode": "divu",
      "PC": 6
    }
  ],
  "PC": 7,
  "PhysicalRegisterFile": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
  "RegisterMapTable": [38, 32, 33, 34, 35, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]}
,
{
  "ActiveList": [
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 1,
      "OldDestination": 1,
      "PC": 0
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 2,
      "OldDestination": 2,
      "PC": 1
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 3,
      "OldDestination": 3,
      "PC": 2
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 4,
      "OldDestination": 4,
      "PC": 3
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 0,
      "OldDestination": 0,
      "PC": 4
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 0,
      "OldDestination": 36,
      "PC": 5
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 0,
      "OldDestination": 37,
      "PC": 6
    }
  ],
  "BusyBitTable": [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false],
  "DecodedPCs": [
  ],
  "Exception": false,
  "ExceptionPC": 0,
  "FreeList": [39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63],
  "IntegerQueue": [
    {
      "DestRegister": 37,
      "OpAIsReady": false,
      "OpARegTag": 36,
      "OpAValue": 0,
      "OpBIsReady": false,
      "OpBRegTag": 36,
      "OpBValue": 0,
      "OpCode": "sub",
      "PC": 5
    },
    {
      "DestRegister": 38,
      "OpAIsReady": false,
      "OpARegTag": 37,
      "OpAValue": 0,
      "OpBIsReady": false,
      "OpBRegTag": 37,
      "OpBValue": 0,
      "OpCode": "divu",
      "PC": 6
    }
  ],
  "PC": 7,
  "PhysicalRegisterFile": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
  "RegisterMapTable": [38, 32, 33, 34, 35, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]}
,
{
  "ActiveList": [
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 0,
      "OldDestination": 0,
      "PC": 4
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 0,
      "OldDestination": 36,
      "PC": 5
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 0,
      "OldDestination": 37,
      "PC": 6
    }
  ],
  "BusyBitTable": [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false],
  "DecodedPCs": [
  ],
  "Exception": false,
  "ExceptionPC": 0,
  "FreeList": [39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 32, 33, 34, 35],
  "IntegerQueue": [
    {
      "DestRegister": 38,
      "OpAIsReady": false,
      "OpARegTag": 37,
      "OpAValue": 0,
      "OpBIsReady": false,
      "OpBRegTag": 37,
      "OpBValue": 0,
      "OpCode": "divu",
      "PC": 6
    }
  ],
  "PC": 7,
  "PhysicalRegisterFile": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
  "RegisterMapTable": [38, 32, 33, 34, 35, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]}
,
{
  "ActiveList": [
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 0,
      "OldDestination": 36,
      "PC": 5
    },
    {
      "Done": false,
      "Exception": false,
      "LogicalDestination": 0,
      "OldDestination": 37,
      "PC": 6
    }
  ],
  "BusyBitTable": [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false],
  "DecodedPCs": [
  ],
  "Exception": false,
  "ExceptionPC": 0,
  "FreeList": [39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 32, 33, 34, 35, 38],
  "IntegerQueue": [
  ],
  "PC": 7,
  "PhysicalRegisterFile": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
  "RegisterMapTable": [38, 32, 33, 34, 35, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]}
,
{
  "ActiveList": [
    {
      "Done": true,
      "Exception": true,
      "LogicalDestination": 0,
      "OldDestination": 37,
      "PC": 6
    }
  ],
  "BusyBitTable": [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false],
  "DecodedPCs": [
  ],
  "Exception": false,
  "ExceptionPC": 0,
  "FreeList": [39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 32, 33, 34, 35, 38, 38],
  "IntegerQueue": [
  ],
  "PC": 7,
  "PhysicalRegisterFile": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, -1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
  "RegisterMapTable": [38, 32, 33, 34, 35, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31]}
,
