<dec f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='73' type='364'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='73'>// Convert 8-bit predicate register to 8-byte value. [*]</doc>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp' l='903' c='_ZN4llvm19HexagonDAGToDAGISel6SelectEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='1867' c='_ZNK4llvm21HexagonTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2518' u='r' c='_ZNK4llvm21HexagonTargetLowering13extractVectorENS_7SDValueES1_RKNS_5SDLocENS_3MVTES5_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2578' u='r' c='_ZNK4llvm21HexagonTargetLowering12insertVectorENS_7SDValueES1_S1_RKNS_5SDLocENS_3MVTERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2596' u='r' c='_ZNK4llvm21HexagonTargetLowering12insertVectorENS_7SDValueES1_S1_RKNS_5SDLocENS_3MVTERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2776' u='r' c='_ZNK4llvm21HexagonTargetLowering19LowerCONCAT_VECTORSENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3181' u='r' c='_ZNK4llvm21HexagonTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp' l='697' u='r' c='_ZNK4llvm21HexagonTargetLowering19createHvxPrefixPredENS_7SDValueERKNS_5SDLocEjbRNS_12SelectionDAGE'/>
