{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551145251242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551145251261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 25 20:40:51 2019 " "Processing started: Mon Feb 25 20:40:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551145251261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145251261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off board -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off board -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145251261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551145253564 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551145253565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-4/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-4/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145283839 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145283839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145283839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-4/gray2.vhd 3 1 " "Found 3 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-4/gray2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray2-default " "Found design unit 1: gray2-default" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/gray2.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/gray2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145283946 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gray2-quiz " "Found design unit 2: gray2-quiz" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/gray2.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/gray2.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145283946 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray2 " "Found entity 1: gray2" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/gray2.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/gray2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145283946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145283946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-4/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-4/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/decoder7seg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/decoder7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145284144 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/decoder7seg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/decoder7seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145284144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145284144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-4/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-4/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-default " "Found design unit 1: counter-default" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/counter.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145284313 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/counter.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145284313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145284313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-4/clk_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-4/clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_gen-default " "Found design unit 1: clk_gen-default" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_gen.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145284424 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_gen.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145284424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145284424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-4/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-4/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-BHV " "Found design unit 1: clk_div-BHV" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_div.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_div.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145284524 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_div.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551145284524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145284524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551145285226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "gray2 gray2:U_GRAY A:quiz " "Elaborating entity \"gray2\" using architecture \"A:quiz\" for hierarchy \"gray2:U_GRAY\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "U_GRAY" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 86 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551145285457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:U_COUNTER " "Elaborating entity \"counter\" for hierarchy \"counter:U_COUNTER\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "U_COUNTER" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551145285655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:U_CLK_GEN " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:U_CLK_GEN\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "U_CLK_GEN" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551145285809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV " "Elaborating entity \"clk_div\" for hierarchy \"clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_gen.vhd" "U_CLK_DIV" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_gen.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551145286028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED5 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED5\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "U_LED5" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551145286211 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[0\] GND " "Pin \"led0\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[1\] GND " "Pin \"led0\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[2\] GND " "Pin \"led0\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[3\] GND " "Pin \"led0\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[4\] GND " "Pin \"led0\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[5\] GND " "Pin \"led0\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[6\] VCC " "Pin \"led0\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0_dp VCC " "Pin \"led0_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led0_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[0\] GND " "Pin \"led1\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[1\] GND " "Pin \"led1\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[2\] GND " "Pin \"led1\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[3\] GND " "Pin \"led1\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[4\] GND " "Pin \"led1\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[5\] GND " "Pin \"led1\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[6\] VCC " "Pin \"led1\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_dp VCC " "Pin \"led1_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led1_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[0\] GND " "Pin \"led2\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[1\] GND " "Pin \"led2\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[2\] GND " "Pin \"led2\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[3\] GND " "Pin \"led2\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[4\] GND " "Pin \"led2\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[5\] GND " "Pin \"led2\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[6\] VCC " "Pin \"led2\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_dp VCC " "Pin \"led2_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led2_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[0\] GND " "Pin \"led3\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[1\] GND " "Pin \"led3\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[2\] GND " "Pin \"led3\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[3\] GND " "Pin \"led3\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[4\] GND " "Pin \"led3\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[5\] GND " "Pin \"led3\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[6\] VCC " "Pin \"led3\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_dp VCC " "Pin \"led3_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led3_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4_dp VCC " "Pin \"led4_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led4_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5_dp VCC " "Pin \"led5_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551145288602 "|top_level|led5_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551145288602 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551145288850 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clk_gen:U_CLK_GEN\|count\[31\] Low " "Register clk_gen:U_CLK_GEN\|count\[31\] will power up to Low" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_gen.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_gen.vhd" 57 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551145289638 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clk_gen:U_CLK_GEN\|count\[0\] Low " "Register clk_gen:U_CLK_GEN\|count\[0\] will power up to Low" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_gen.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_gen.vhd" 57 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551145289638 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|count\[31\] Low " "Register clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|count\[31\] will power up to Low" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_div.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_div.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551145289638 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|count\[0\] Low " "Register clk_gen:U_CLK_GEN\|clk_div:U_CLK_DIV\|count\[0\] will power up to Low" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_div.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/clk_div.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551145289638 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1551145289638 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551145291373 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551145291373 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[0\] " "No output dependent on input pin \"switch\[0\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551145292034 "|top_level|switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[1\] " "No output dependent on input pin \"switch\[1\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551145292034 "|top_level|switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[2\] " "No output dependent on input pin \"switch\[2\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551145292034 "|top_level|switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[3\] " "No output dependent on input pin \"switch\[3\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551145292034 "|top_level|switch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[0\] " "No output dependent on input pin \"button\[0\]\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-4/top_level.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551145292034 "|top_level|button[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1551145292034 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551145292038 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551145292038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551145292038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551145292038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551145292159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 25 20:41:32 2019 " "Processing ended: Mon Feb 25 20:41:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551145292159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551145292159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551145292159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551145292159 ""}
