{
  "Top": "real_matmul",
  "RtlTop": "real_matmul",
  "RtlPrefix": "",
  "RtlSubPrefix": "real_matmul_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu250",
    "Package": "-figd2104",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "MatA_DRAM": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_int<16>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatA_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatA_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "MatB_DRAM": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_int<16>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatB_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatB_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "MatC_DRAM": {
      "index": "2",
      "direction": "inout",
      "srcType": "ap_int<16>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatC_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "MatC_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3",
      "config_export -format=rtl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "real_matmul"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "Uncertainty": "0.96",
    "IsCombinational": "0",
    "II": "90166",
    "Latency": "90165"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "real_matmul",
    "Version": "1.0",
    "DisplayName": "Real_matmul",
    "Revision": "2113755144",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_real_matmul_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/real_matmul.cpp"],
    "TestBench": ["..\/..\/src\/tb_main.cpp"],
    "Vhdl": [
      "impl\/vhdl\/real_matmul_control_s_axi.vhd",
      "impl\/vhdl\/real_matmul_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_8ns_7ns_8ns_14_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_8ns_7ns_8ns_15_4_1.vhd",
      "impl\/vhdl\/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.vhd",
      "impl\/vhdl\/real_matmul_MatA_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_MatB_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_MatC_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/real_matmul_mem_m_axi.vhd",
      "impl\/vhdl\/real_matmul_mul_16s_16s_16_1_1.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.vhd",
      "impl\/vhdl\/real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS.vhd",
      "impl\/vhdl\/real_matmul.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/real_matmul_control_s_axi.v",
      "impl\/verilog\/real_matmul_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/real_matmul_mac_muladd_8ns_7ns_8ns_14_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_8ns_7ns_8ns_15_4_1.v",
      "impl\/verilog\/real_matmul_mac_muladd_16s_16s_16ns_16_4_1.v",
      "impl\/verilog\/real_matmul_MatA_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_MatB_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_MatC_RAM_AUTO_1R1W.v",
      "impl\/verilog\/real_matmul_mem_m_axi.v",
      "impl\/verilog\/real_matmul_mul_16s_16s_16_1_1.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.v",
      "impl\/verilog\/real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS.v",
      "impl\/verilog\/real_matmul.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/real_matmul_v1_0\/data\/real_matmul.mdd",
      "impl\/misc\/drivers\/real_matmul_v1_0\/data\/real_matmul.tcl",
      "impl\/misc\/drivers\/real_matmul_v1_0\/data\/real_matmul.yaml",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/xreal_matmul.c",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/xreal_matmul.h",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/xreal_matmul_hw.h",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/xreal_matmul_linux.c",
      "impl\/misc\/drivers\/real_matmul_v1_0\/src\/xreal_matmul_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/real_matmul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "MatA_DRAM_1",
          "access": "W",
          "description": "Data signal of MatA_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatA_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of MatA_DRAM"
            }]
        },
        {
          "offset": "0x14",
          "name": "MatA_DRAM_2",
          "access": "W",
          "description": "Data signal of MatA_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatA_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of MatA_DRAM"
            }]
        },
        {
          "offset": "0x1c",
          "name": "MatB_DRAM_1",
          "access": "W",
          "description": "Data signal of MatB_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatB_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of MatB_DRAM"
            }]
        },
        {
          "offset": "0x20",
          "name": "MatB_DRAM_2",
          "access": "W",
          "description": "Data signal of MatB_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatB_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of MatB_DRAM"
            }]
        },
        {
          "offset": "0x28",
          "name": "MatC_DRAM_1",
          "access": "W",
          "description": "Data signal of MatC_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatC_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of MatC_DRAM"
            }]
        },
        {
          "offset": "0x2c",
          "name": "MatC_DRAM_2",
          "access": "W",
          "description": "Data signal of MatC_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "MatC_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of MatC_DRAM"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "MatA_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "MatB_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "MatC_DRAM"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_mem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_mem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "128",
      "addrWidth": "64",
      "portPrefix": "m_axi_mem_",
      "paramPrefix": "C_M_AXI_MEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_mem_ARADDR",
        "m_axi_mem_ARBURST",
        "m_axi_mem_ARCACHE",
        "m_axi_mem_ARID",
        "m_axi_mem_ARLEN",
        "m_axi_mem_ARLOCK",
        "m_axi_mem_ARPROT",
        "m_axi_mem_ARQOS",
        "m_axi_mem_ARREADY",
        "m_axi_mem_ARREGION",
        "m_axi_mem_ARSIZE",
        "m_axi_mem_ARUSER",
        "m_axi_mem_ARVALID",
        "m_axi_mem_AWADDR",
        "m_axi_mem_AWBURST",
        "m_axi_mem_AWCACHE",
        "m_axi_mem_AWID",
        "m_axi_mem_AWLEN",
        "m_axi_mem_AWLOCK",
        "m_axi_mem_AWPROT",
        "m_axi_mem_AWQOS",
        "m_axi_mem_AWREADY",
        "m_axi_mem_AWREGION",
        "m_axi_mem_AWSIZE",
        "m_axi_mem_AWUSER",
        "m_axi_mem_AWVALID",
        "m_axi_mem_BID",
        "m_axi_mem_BREADY",
        "m_axi_mem_BRESP",
        "m_axi_mem_BUSER",
        "m_axi_mem_BVALID",
        "m_axi_mem_RDATA",
        "m_axi_mem_RID",
        "m_axi_mem_RLAST",
        "m_axi_mem_RREADY",
        "m_axi_mem_RRESP",
        "m_axi_mem_RUSER",
        "m_axi_mem_RVALID",
        "m_axi_mem_WDATA",
        "m_axi_mem_WID",
        "m_axi_mem_WLAST",
        "m_axi_mem_WREADY",
        "m_axi_mem_WSTRB",
        "m_axi_mem_WUSER",
        "m_axi_mem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "MatA_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "128",
          "argName": "MatA_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "MatB_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "128",
          "argName": "MatB_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "MatC_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "128",
          "argName": "MatC_DRAM"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_mem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_WDATA": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_mem_WSTRB": {
      "dir": "out",
      "width": "16"
    },
    "m_axi_mem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_mem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_RDATA": {
      "dir": "in",
      "width": "128"
    },
    "m_axi_mem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "real_matmul",
      "BindInstances": "MatA_U MatB_U MatC_U control_s_axi_U mem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS",
          "InstanceName": "grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127",
          "BindInstances": "icmp_ln27_fu_195_p2 add_ln27_1_fu_201_p2 add_ln27_fu_213_p2 icmp_ln29_fu_219_p2 select_ln27_fu_225_p3 select_ln27_1_fu_344_p3 select_ln27_2_fu_233_p3 first_iter_0_fu_328_p2 mac_muladd_8ns_7ns_8ns_14_4_1_U1 mac_muladd_8ns_7ns_8ns_14_4_1_U1 add_ln30_1_fu_299_p2 lshr_ln30_fu_374_p2 shl_ln30_fu_402_p2 xor_ln30_fu_408_p2 and_ln30_fu_414_p2 shl_ln30_1_fu_424_p2 or_ln30_fu_430_p2 add_ln29_fu_245_p2 icmp_ln29_1_fu_251_p2"
        },
        {
          "ModuleName": "real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT",
          "InstanceName": "grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137",
          "BindInstances": "icmp_ln48_fu_86_p2 add_ln48_1_fu_92_p2 add_ln48_fu_104_p2 icmp_ln50_fu_110_p2 select_ln48_fu_116_p3 select_ln48_1_fu_124_p3 mac_muladd_8ns_7ns_8ns_15_4_1_U9 mac_muladd_8ns_7ns_8ns_15_4_1_U9 add_ln50_fu_136_p2"
        },
        {
          "ModuleName": "real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS",
          "InstanceName": "grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143",
          "BindInstances": "icmp_ln36_fu_153_p2 add_ln36_1_fu_159_p2 add_ln36_fu_220_p2 icmp_ln38_fu_168_p2 select_ln36_fu_174_p3 select_ln36_1_fu_226_p3 select_ln36_2_fu_233_p3 icmp_ln39_fu_186_p2 shl_ln39_fu_279_p2 shl_ln39_1_fu_298_p2 add_ln38_fu_192_p2"
        },
        {
          "ModuleName": "real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS",
          "InstanceName": "grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151",
          "BindInstances": "icmp_ln57_fu_715_p2 add_ln57_1_fu_721_p2 add_ln57_fu_733_p2 icmp_ln59_fu_739_p2 select_ln57_fu_745_p3 select_ln57_1_fu_753_p3 mac_muladd_8ns_7ns_8ns_15_4_1_U75 mac_muladd_8ns_7ns_8ns_15_4_1_U75 mul_16s_16s_16_1_1_U12 mac_muladd_16s_16s_16ns_16_4_1_U76 mul_16s_16s_16_1_1_U13 mul_16s_16s_16_1_1_U14 mac_muladd_16s_16s_16ns_16_4_1_U77 mac_muladd_16s_16s_16ns_16_4_1_U139 mul_16s_16s_16_1_1_U15 mac_muladd_16s_16s_16ns_16_4_1_U78 mac_muladd_16s_16s_16ns_16_4_1_U79 mac_muladd_16s_16s_16ns_16_4_1_U140 mul_16s_16s_16_1_1_U16 mac_muladd_16s_16s_16ns_16_4_1_U80 mul_16s_16s_16_1_1_U17 mul_16s_16s_16_1_1_U18 mul_16s_16s_16_1_1_U19 mac_muladd_16s_16s_16ns_16_4_1_U81 mac_muladd_16s_16s_16ns_16_4_1_U82 mul_16s_16s_16_1_1_U20 mac_muladd_16s_16s_16ns_16_4_1_U83 mul_16s_16s_16_1_1_U21 mac_muladd_16s_16s_16ns_16_4_1_U141 mac_muladd_16s_16s_16ns_16_4_1_U84 mac_muladd_16s_16s_16ns_16_4_1_U85 mul_16s_16s_16_1_1_U22 mul_16s_16s_16_1_1_U23 mac_muladd_16s_16s_16ns_16_4_1_U86 mul_16s_16s_16_1_1_U24 mul_16s_16s_16_1_1_U25 mul_16s_16s_16_1_1_U26 mul_16s_16s_16_1_1_U27 mac_muladd_16s_16s_16ns_16_4_1_U87 mac_muladd_16s_16s_16ns_16_4_1_U88 mul_16s_16s_16_1_1_U28 mac_muladd_16s_16s_16ns_16_4_1_U142 mac_muladd_16s_16s_16ns_16_4_1_U89 mac_muladd_16s_16s_16ns_16_4_1_U143 mac_muladd_16s_16s_16ns_16_4_1_U90 mac_muladd_16s_16s_16ns_16_4_1_U91 mac_muladd_16s_16s_16ns_16_4_1_U92 mul_16s_16s_16_1_1_U29 mac_muladd_16s_16s_16ns_16_4_1_U93 mac_muladd_16s_16s_16ns_16_4_1_U144 mul_16s_16s_16_1_1_U30 mac_muladd_16s_16s_16ns_16_4_1_U94 mac_muladd_16s_16s_16ns_16_4_1_U145 mul_16s_16s_16_1_1_U31 mul_16s_16s_16_1_1_U32 mac_muladd_16s_16s_16ns_16_4_1_U95 mac_muladd_16s_16s_16ns_16_4_1_U146 mac_muladd_16s_16s_16ns_16_4_1_U96 mul_16s_16s_16_1_1_U33 mul_16s_16s_16_1_1_U34 mac_muladd_16s_16s_16ns_16_4_1_U97 mac_muladd_16s_16s_16ns_16_4_1_U147 mul_16s_16s_16_1_1_U35 mul_16s_16s_16_1_1_U36 mul_16s_16s_16_1_1_U37 mac_muladd_16s_16s_16ns_16_4_1_U98 mac_muladd_16s_16s_16ns_16_4_1_U99 mac_muladd_16s_16s_16ns_16_4_1_U100 mac_muladd_16s_16s_16ns_16_4_1_U101 mac_muladd_16s_16s_16ns_16_4_1_U102 mul_16s_16s_16_1_1_U38 mul_16s_16s_16_1_1_U39 mul_16s_16s_16_1_1_U40 mac_muladd_16s_16s_16ns_16_4_1_U103 mul_16s_16s_16_1_1_U41 mul_16s_16s_16_1_1_U42 mac_muladd_16s_16s_16ns_16_4_1_U104 mul_16s_16s_16_1_1_U43 mul_16s_16s_16_1_1_U44 mac_muladd_16s_16s_16ns_16_4_1_U105 mac_muladd_16s_16s_16ns_16_4_1_U106 mul_16s_16s_16_1_1_U45 mac_muladd_16s_16s_16ns_16_4_1_U107 mac_muladd_16s_16s_16ns_16_4_1_U108 mul_16s_16s_16_1_1_U46 mul_16s_16s_16_1_1_U47 mac_muladd_16s_16s_16ns_16_4_1_U109 mul_16s_16s_16_1_1_U48 mac_muladd_16s_16s_16ns_16_4_1_U110 mul_16s_16s_16_1_1_U49 mac_muladd_16s_16s_16ns_16_4_1_U148 mac_muladd_16s_16s_16ns_16_4_1_U111 mac_muladd_16s_16s_16ns_16_4_1_U112 mul_16s_16s_16_1_1_U50 mac_muladd_16s_16s_16ns_16_4_1_U149 mac_muladd_16s_16s_16ns_16_4_1_U113 mul_16s_16s_16_1_1_U51 mul_16s_16s_16_1_1_U52 mac_muladd_16s_16s_16ns_16_4_1_U150 mac_muladd_16s_16s_16ns_16_4_1_U114 mul_16s_16s_16_1_1_U53 mac_muladd_16s_16s_16ns_16_4_1_U151 mac_muladd_16s_16s_16ns_16_4_1_U115 mac_muladd_16s_16s_16ns_16_4_1_U152 mac_muladd_16s_16s_16ns_16_4_1_U116 mul_16s_16s_16_1_1_U54 mac_muladd_16s_16s_16ns_16_4_1_U117 mac_muladd_16s_16s_16ns_16_4_1_U153 mul_16s_16s_16_1_1_U55 mac_muladd_16s_16s_16ns_16_4_1_U154 mul_16s_16s_16_1_1_U56 mul_16s_16s_16_1_1_U57 mac_muladd_16s_16s_16ns_16_4_1_U118 mac_muladd_16s_16s_16ns_16_4_1_U155 mac_muladd_16s_16s_16ns_16_4_1_U119 mul_16s_16s_16_1_1_U58 mac_muladd_16s_16s_16ns_16_4_1_U156 mac_muladd_16s_16s_16ns_16_4_1_U120 mul_16s_16s_16_1_1_U59 mac_muladd_16s_16s_16ns_16_4_1_U157 mac_muladd_16s_16s_16ns_16_4_1_U121 mac_muladd_16s_16s_16ns_16_4_1_U122 mul_16s_16s_16_1_1_U60 mul_16s_16s_16_1_1_U61 mul_16s_16s_16_1_1_U62 mul_16s_16s_16_1_1_U63 mac_muladd_16s_16s_16ns_16_4_1_U123 mul_16s_16s_16_1_1_U64 mul_16s_16s_16_1_1_U65 mac_muladd_16s_16s_16ns_16_4_1_U124 mul_16s_16s_16_1_1_U66 mul_16s_16s_16_1_1_U67 mul_16s_16s_16_1_1_U68 mac_muladd_16s_16s_16ns_16_4_1_U125 mac_muladd_16s_16s_16ns_16_4_1_U126 mac_muladd_16s_16s_16ns_16_4_1_U127 mac_muladd_16s_16s_16ns_16_4_1_U158 mac_muladd_16s_16s_16ns_16_4_1_U128 mac_muladd_16s_16s_16ns_16_4_1_U129 mac_muladd_16s_16s_16ns_16_4_1_U159 mac_muladd_16s_16s_16ns_16_4_1_U130 mac_muladd_16s_16s_16ns_16_4_1_U160 mul_16s_16s_16_1_1_U69 mac_muladd_16s_16s_16ns_16_4_1_U131 mul_16s_16s_16_1_1_U70 mul_16s_16s_16_1_1_U71 mac_muladd_16s_16s_16ns_16_4_1_U161 mac_muladd_16s_16s_16ns_16_4_1_U132 mac_muladd_16s_16s_16ns_16_4_1_U133 mul_16s_16s_16_1_1_U72 mac_muladd_16s_16s_16ns_16_4_1_U134 mac_muladd_16s_16s_16ns_16_4_1_U162 mul_16s_16s_16_1_1_U73 mac_muladd_16s_16s_16ns_16_4_1_U135 mul_16s_16s_16_1_1_U74 mac_muladd_16s_16s_16ns_16_4_1_U136 mac_muladd_16s_16s_16ns_16_4_1_U137 mac_muladd_16s_16s_16ns_16_4_1_U138 mac_muladd_16s_16s_16ns_16_4_1_U149 mac_muladd_16s_16s_16ns_16_4_1_U120 mac_muladd_16s_16s_16ns_16_4_1_U114 mac_muladd_16s_16s_16ns_16_4_1_U135 mac_muladd_16s_16s_16ns_16_4_1_U139 add_ln63_6_fu_4193_p2 mac_muladd_16s_16s_16ns_16_4_1_U113 mac_muladd_16s_16s_16ns_16_4_1_U77 mac_muladd_16s_16s_16ns_16_4_1_U129 mac_muladd_16s_16s_16ns_16_4_1_U118 mac_muladd_16s_16s_16ns_16_4_1_U156 add_ln63_14_fu_4207_p2 mac_muladd_16s_16s_16ns_16_4_1_U104 mac_muladd_16s_16s_16ns_16_4_1_U125 add_ln63_19_fu_4169_p2 mac_muladd_16s_16s_16ns_16_4_1_U133 mac_muladd_16s_16s_16ns_16_4_1_U99 mac_muladd_16s_16s_16ns_16_4_1_U152 add_ln63_23_fu_4223_p2 mac_muladd_16s_16s_16ns_16_4_1_U117 mac_muladd_16s_16s_16ns_16_4_1_U79 mac_muladd_16s_16s_16ns_16_4_1_U143 mac_muladd_16s_16s_16ns_16_4_1_U111 mac_muladd_16s_16s_16ns_16_4_1_U119 mac_muladd_16s_16s_16ns_16_4_1_U141 add_ln63_32_fu_4236_p2 mac_muladd_16s_16s_16ns_16_4_1_U112 mac_muladd_16s_16s_16ns_16_4_1_U76 mac_muladd_16s_16s_16ns_16_4_1_U122 mac_muladd_16s_16s_16ns_16_4_1_U82 mac_muladd_16s_16s_16ns_16_4_1_U148 add_ln63_42_fu_4262_p2 mac_muladd_16s_16s_16ns_16_4_1_U115 mac_muladd_16s_16s_16ns_16_4_1_U116 mac_muladd_16s_16s_16ns_16_4_1_U144 mac_muladd_16s_16s_16ns_16_4_1_U106 mac_muladd_16s_16s_16ns_16_4_1_U91 mac_muladd_16s_16s_16ns_16_4_1_U159 add_ln63_51_fu_4276_p2 mac_muladd_16s_16s_16ns_16_4_1_U78 mac_muladd_16s_16s_16ns_16_4_1_U102 add_ln63_56_fu_4173_p2 mac_muladd_16s_16s_16ns_16_4_1_U131 mac_muladd_16s_16s_16ns_16_4_1_U124 mac_muladd_16s_16s_16ns_16_4_1_U158 add_ln63_60_fu_4292_p2 mac_muladd_16s_16s_16ns_16_4_1_U126 mac_muladd_16s_16s_16ns_16_4_1_U108 mac_muladd_16s_16s_16ns_16_4_1_U161 mac_muladd_16s_16s_16ns_16_4_1_U87 mac_muladd_16s_16s_16ns_16_4_1_U110 mac_muladd_16s_16s_16ns_16_4_1_U155 add_ln63_69_fu_4305_p2 mac_muladd_16s_16s_16ns_16_4_1_U121 mac_muladd_16s_16s_16ns_16_4_1_U83 add_ln63_76_fu_4177_p2 mac_muladd_16s_16s_16ns_16_4_1_U109 mac_muladd_16s_16s_16ns_16_4_1_U84 mac_muladd_16s_16s_16ns_16_4_1_U151 add_ln63_80_fu_4333_p2 mac_muladd_16s_16s_16ns_16_4_1_U81 mac_muladd_16s_16s_16ns_16_4_1_U132 mac_muladd_16s_16s_16ns_16_4_1_U160 mac_muladd_16s_16s_16ns_16_4_1_U101 mac_muladd_16s_16s_16ns_16_4_1_U128 mac_muladd_16s_16s_16ns_16_4_1_U153 add_ln63_89_fu_4346_p2 mac_muladd_16s_16s_16ns_16_4_1_U105 mac_muladd_16s_16s_16ns_16_4_1_U86 add_ln63_94_fu_4181_p2 mac_muladd_16s_16s_16ns_16_4_1_U127 mac_muladd_16s_16s_16ns_16_4_1_U97 mac_muladd_16s_16s_16ns_16_4_1_U150 add_ln63_98_fu_4362_p2 mac_muladd_16s_16s_16ns_16_4_1_U90 mac_muladd_16s_16s_16ns_16_4_1_U130 mac_muladd_16s_16s_16ns_16_4_1_U146 mac_muladd_16s_16s_16ns_16_4_1_U89 mac_muladd_16s_16s_16ns_16_4_1_U98 mac_muladd_16s_16s_16ns_16_4_1_U140 add_ln63_107_fu_4375_p2 mac_muladd_16s_16s_16ns_16_4_1_U123 mac_muladd_16s_16s_16ns_16_4_1_U92 mac_muladd_16s_16s_16ns_16_4_1_U80 mac_muladd_16s_16s_16ns_16_4_1_U107 mac_muladd_16s_16s_16ns_16_4_1_U145 add_ln63_117_fu_4401_p2 mac_muladd_16s_16s_16ns_16_4_1_U100 mac_muladd_16s_16s_16ns_16_4_1_U138 mac_muladd_16s_16s_16ns_16_4_1_U147 mac_muladd_16s_16s_16ns_16_4_1_U134 mac_muladd_16s_16s_16ns_16_4_1_U96 mac_muladd_16s_16s_16ns_16_4_1_U162 add_ln63_126_fu_4415_p2 mac_muladd_16s_16s_16ns_16_4_1_U103 mac_muladd_16s_16s_16ns_16_4_1_U93 add_ln63_131_fu_4185_p2 mac_muladd_16s_16s_16ns_16_4_1_U88 mac_muladd_16s_16s_16ns_16_4_1_U136 mac_muladd_16s_16s_16ns_16_4_1_U154 add_ln63_135_fu_4431_p2 mac_muladd_16s_16s_16ns_16_4_1_U95 mac_muladd_16s_16s_16ns_16_4_1_U137 mac_muladd_16s_16s_16ns_16_4_1_U142 mac_muladd_16s_16s_16ns_16_4_1_U85 mac_muladd_16s_16s_16ns_16_4_1_U94 mac_muladd_16s_16s_16ns_16_4_1_U157 add_ln63_144_fu_4444_p2 add_ln59_fu_775_p2"
        },
        {
          "ModuleName": "real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS",
          "InstanceName": "grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158",
          "BindInstances": "icmp_ln71_fu_146_p2 add_ln71_1_fu_152_p2 add_ln71_fu_164_p2 icmp_ln73_fu_170_p2 select_ln71_fu_176_p3 select_ln71_1_fu_237_p3 select_ln71_2_fu_184_p3 mac_muladd_8ns_7ns_8ns_15_4_1_U168 mac_muladd_8ns_7ns_8ns_15_4_1_U168 icmp_ln74_fu_200_p2 add_ln73_fu_206_p2 select_ln74_fu_262_p3"
        }
      ]
    },
    "Info": {
      "real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "real_matmul": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS": {
        "Latency": {
          "LatencyBest": "15078",
          "LatencyAvg": "15078",
          "LatencyWorst": "15078",
          "PipelineII": "15001",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.96",
          "Estimate": "7.040"
        },
        "Loops": [{
            "Name": "MAT_A_ROWS_MAT_A_COLS",
            "TripCount": "15000",
            "Latency": "15076",
            "PipelineII": "1",
            "PipelineDepth": "77"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "3266",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "12543",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS": {
        "Latency": {
          "LatencyBest": "30003",
          "LatencyAvg": "30003",
          "LatencyWorst": "30003",
          "PipelineII": "30001",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.96",
          "Estimate": "7.040"
        },
        "Loops": [{
            "Name": "MAT_B_ROWS_MAT_B_COLS",
            "TripCount": "30000",
            "Latency": "30001",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "298",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "3665",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT": {
        "Latency": {
          "LatencyBest": "20004",
          "LatencyAvg": "20004",
          "LatencyWorst": "20004",
          "PipelineII": "20001",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.96",
          "Estimate": "2.487"
        },
        "Loops": [{
            "Name": "MAT_C_ROWS_INIT_MAT_C_COLS_INIT",
            "TripCount": "20000",
            "Latency": "20002",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "53",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "177",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS": {
        "Latency": {
          "LatencyBest": "20006",
          "LatencyAvg": "20006",
          "LatencyWorst": "20006",
          "PipelineII": "20001",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.96",
          "Estimate": "6.053"
        },
        "Loops": [{
            "Name": "OUTER_ROWS_OUTER_COLS",
            "TripCount": "20000",
            "Latency": "20004",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "151",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "1",
          "FF": "3431",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1647",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS": {
        "Latency": {
          "LatencyBest": "20006",
          "LatencyAvg": "20006",
          "LatencyWorst": "20006",
          "PipelineII": "20001",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.96",
          "Estimate": "7.040"
        },
        "Loops": [{
            "Name": "MAT_C_ROWS_MAT_C_COLS",
            "TripCount": "20000",
            "Latency": "20004",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "427",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "489",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "real_matmul": {
        "Latency": {
          "LatencyBest": "90165",
          "LatencyAvg": "90165",
          "LatencyWorst": "90165",
          "PipelineII": "90166",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.96",
          "Estimate": "7.040"
        },
        "Area": {
          "BRAM_18K": "146",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "2",
          "DSP": "154",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "1",
          "FF": "9234",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "21175",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-28 22:24:52 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
