# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do mM_toplevel_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib Processor
# ** Warning: (vlib-34) Library already exists at "Processor".
# vmap Processor Processor
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap Processor Processor 
# Modifying modelsim.ini
# vcom -93 -work Processor {C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/dec5_to_32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:12 on Jun 27,2020
# vcom -reportprogress 300 -93 -work Processor C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/dec5_to_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5_to_32
# -- Compiling architecture rtl of dec5_to_32
# End time: 15:43:12 on Jun 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work Processor {C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:12 on Jun 27,2020
# vcom -reportprogress 300 -93 -work Processor C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture Behavior of reg
# End time: 15:43:12 on Jun 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work Processor {C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/PC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:12 on Jun 27,2020
# vcom -reportprogress 300 -93 -work Processor C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture Behavior of PC
# End time: 15:43:12 on Jun 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work Processor {C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/pack.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:12 on Jun 27,2020
# vcom -reportprogress 300 -93 -work Processor C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Processor_pack
# End time: 15:43:12 on Jun 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work Processor {C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/bank.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:12 on Jun 27,2020
# vcom -reportprogress 300 -93 -work Processor C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Processor_pack
# -- Compiling entity bank
# -- Compiling architecture Behavior of bank
# End time: 15:43:12 on Jun 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work Processor {C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:13 on Jun 27,2020
# vcom -reportprogress 300 -93 -work Processor C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture RTL of memory
# End time: 15:43:13 on Jun 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work Processor {C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:13 on Jun 27,2020
# vcom -reportprogress 300 -93 -work Processor C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture Behavior of ALU
# End time: 15:43:13 on Jun 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/zbuffer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:13 on Jun 27,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/zbuffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity zbuffer
# -- Compiling architecture rtl of zbuffer
# End time: 15:43:13 on Jun 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work Processor {C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/UC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:13 on Jun 27,2020
# vcom -reportprogress 300 -93 -work Processor C:/intelFPGA_lite/17.1/lab12_m1ps_v2020.1/Processor/UC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Processor_pack
# -- Compiling entity UC
# -- Compiling architecture Behavior of UC
# End time: 15:43:13 on Jun 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim Processor.uc
# vsim Processor.uc 
# Start time: 15:44:03 on Jun 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading Processor.processor_pack
# Loading Processor.uc(behavior)
vsim Processor.pc
# End time: 15:44:27 on Jun 27,2020, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
# vsim Processor.pc 
# Start time: 15:44:27 on Jun 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading Processor.pc(behavior)
vsim Processor.alu
# End time: 15:44:45 on Jun 27,2020, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
# vsim Processor.alu 
# Start time: 15:44:45 on Jun 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading Processor.alu(behavior)
# End time: 15:45:12 on Jun 27,2020, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
