[%General]
%3Csource%3E=D:/course/singalreceive/VHDLtoVerilog/singalprocess/PC.vhd
%3Cfilename%3E=D:/course/singalreceive/VHDLtoVerilog/singalprocessverilog/pc.v
%3Cclass%3E=100
%3Cbasename%3E=PC
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk_40, rst, prf_in, data_i_in, data_q_in, data_i_out, data_q_out, prf_out
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
add_i\category=105
add_i\port=0
add_i\alias=Add_I
add_q\category=105
add_q\port=0
add_q\alias=Add_Q
array_1_4\category=119
array_1_4\port=0
array_1_4\alias=array_1_4
array_1_4\type\Type\entry=pc::array_1_4
array_1_4\type\Type\tclass=301
array_1_4\type\Type\name=
array_1_4\type\Type\subtype\Subtype\mark1=ieee::std_logic
array_1_4\type\Type\subtype\Subtype\mark2=ieee::std_logic
array_1_4\type\Type\constraint\0\Range\dir=false
array_1_4\type\Type\constraint\0\Range\left\Constant\value=3
array_1_4\type\Type\constraint\0\Range\left\Constant\units=
array_1_4\type\Type\constraint\0\Range\left\Constant\typeClass=304
array_1_4\type\Type\constraint\0\Range\right\Constant\value=0
array_1_4\type\Type\constraint\0\Range\right\Constant\units=
array_1_4\type\Type\constraint\0\Range\right\Constant\typeClass=304
array_29_4\category=119
array_29_4\port=0
array_29_4\alias=array_29_4
array_29_4\type\Type\entry=pc::array_29_4
array_29_4\type\Type\tclass=301
array_29_4\type\Type\name=
array_29_4\type\Type\subtype\Subtype\mark1=ieee::std_logic_vector
array_29_4\type\Type\subtype\Subtype\mark2=ieee::std_logic_vector
array_29_4\type\Type\subtype\Subtype\constraint\0\Range\dir=false
array_29_4\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\value=33
array_29_4\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\units=
array_29_4\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\typeClass=304
array_29_4\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\value=0
array_29_4\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\units=
array_29_4\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\typeClass=304
array_29_4\type\Type\constraint\0\Range\dir=false
array_29_4\type\Type\constraint\0\Range\left\Constant\value=3
array_29_4\type\Type\constraint\0\Range\left\Constant\units=
array_29_4\type\Type\constraint\0\Range\left\Constant\typeClass=304
array_29_4\type\Type\constraint\0\Range\right\Constant\value=0
array_29_4\type\Type\constraint\0\Range\right\Constant\units=
array_29_4\type\Type\constraint\0\Range\right\Constant\typeClass=304
array_2_4\category=119
array_2_4\port=0
array_2_4\alias=array_2_4
array_2_4\type\Type\entry=pc::array_2_4
array_2_4\type\Type\tclass=301
array_2_4\type\Type\name=
array_2_4\type\Type\subtype\Subtype\mark1=ieee::std_logic_vector
array_2_4\type\Type\subtype\Subtype\mark2=ieee::std_logic_vector
array_2_4\type\Type\subtype\Subtype\constraint\0\Range\dir=false
array_2_4\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\value=1
array_2_4\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\units=
array_2_4\type\Type\subtype\Subtype\constraint\0\Range\left\Constant\typeClass=304
array_2_4\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\value=0
array_2_4\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\units=
array_2_4\type\Type\subtype\Subtype\constraint\0\Range\right\Constant\typeClass=304
array_2_4\type\Type\constraint\0\Range\dir=false
array_2_4\type\Type\constraint\0\Range\left\Constant\value=3
array_2_4\type\Type\constraint\0\Range\left\Constant\units=
array_2_4\type\Type\constraint\0\Range\left\Constant\typeClass=304
array_2_4\type\Type\constraint\0\Range\right\Constant\value=0
array_2_4\type\Type\constraint\0\Range\right\Constant\units=
array_2_4\type\Type\constraint\0\Range\right\Constant\typeClass=304
ast_sink_ready\category=117
ast_sink_ready\port=0
ast_sink_ready\alias=ast_sink_ready
ast_sink_ready\type\Subtype\mark1=pc::array_1_4
ast_sink_ready\type\Subtype\mark2=pc::array_1_4
ast_sink_valid\category=117
ast_sink_valid\port=0
ast_sink_valid\alias=ast_sink_valid
ast_sink_valid\type\Subtype\mark1=ieee::std_logic
ast_sink_valid\type\Subtype\mark2=ieee::std_logic
ast_source_data\category=117
ast_source_data\port=0
ast_source_data\alias=ast_source_data
ast_source_data\type\Subtype\mark1=pc::array_29_4
ast_source_data\type\Subtype\mark2=pc::array_29_4
ast_source_error\category=117
ast_source_error\port=0
ast_source_error\alias=ast_source_error
ast_source_error\type\Subtype\mark1=pc::array_2_4
ast_source_error\type\Subtype\mark2=pc::array_2_4
ast_source_valid\category=117
ast_source_valid\port=0
ast_source_valid\alias=ast_source_valid
ast_source_valid\type\Subtype\mark1=pc::array_1_4
ast_source_valid\type\Subtype\mark2=pc::array_1_4
clk_40\category=117
clk_40\port=1
clk_40\alias=Clk_40
clk_40\type\Subtype\mark1=ieee::std_logic
clk_40\type\Subtype\mark2=ieee::std_logic
cont\category=117
cont\port=0
cont\alias=Cont
cont\type\Subtype\mark1=ieee::std_logic_vector
cont\type\Subtype\mark2=ieee::std_logic_vector
cont\type\Subtype\constraint\0\Range\dir=false
cont\type\Subtype\constraint\0\Range\left\Constant\value=3
cont\type\Subtype\constraint\0\Range\left\Constant\units=
cont\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
cont\type\Subtype\constraint\0\Range\right\Constant\value=0
cont\type\Subtype\constraint\0\Range\right\Constant\units=
cont\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_i_in\category=117
data_i_in\port=1
data_i_in\alias=Data_I_in
data_i_in\type\Subtype\mark1=ieee::std_logic_vector
data_i_in\type\Subtype\mark2=ieee::std_logic_vector
data_i_in\type\Subtype\constraint\0\Range\dir=false
data_i_in\type\Subtype\constraint\0\Range\left\Constant\value=19
data_i_in\type\Subtype\constraint\0\Range\left\Constant\units=
data_i_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_i_in\type\Subtype\constraint\0\Range\right\Constant\value=0
data_i_in\type\Subtype\constraint\0\Range\right\Constant\units=
data_i_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_i_out\category=117
data_i_out\port=2
data_i_out\alias=Data_I_out
data_i_out\type\Subtype\mark1=ieee::std_logic_vector
data_i_out\type\Subtype\mark2=ieee::std_logic_vector
data_i_out\type\Subtype\constraint\0\Range\dir=false
data_i_out\type\Subtype\constraint\0\Range\left\Constant\value=32
data_i_out\type\Subtype\constraint\0\Range\left\Constant\units=
data_i_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_i_out\type\Subtype\constraint\0\Range\right\Constant\value=0
data_i_out\type\Subtype\constraint\0\Range\right\Constant\units=
data_i_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_i_out_temp\category=117
data_i_out_temp\port=0
data_i_out_temp\alias=Data_I_out_temp
data_i_out_temp\type\Subtype\mark1=ieee::std_logic_vector
data_i_out_temp\type\Subtype\mark2=ieee::std_logic_vector
data_i_out_temp\type\Subtype\constraint\0\Range\dir=false
data_i_out_temp\type\Subtype\constraint\0\Range\left\Constant\value=33
data_i_out_temp\type\Subtype\constraint\0\Range\left\Constant\units=
data_i_out_temp\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_i_out_temp\type\Subtype\constraint\0\Range\right\Constant\value=0
data_i_out_temp\type\Subtype\constraint\0\Range\right\Constant\units=
data_i_out_temp\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_q_in\category=117
data_q_in\port=1
data_q_in\alias=Data_Q_in
data_q_in\type\Subtype\mark1=ieee::std_logic_vector
data_q_in\type\Subtype\mark2=ieee::std_logic_vector
data_q_in\type\Subtype\constraint\0\Range\dir=false
data_q_in\type\Subtype\constraint\0\Range\left\Constant\value=19
data_q_in\type\Subtype\constraint\0\Range\left\Constant\units=
data_q_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_q_in\type\Subtype\constraint\0\Range\right\Constant\value=0
data_q_in\type\Subtype\constraint\0\Range\right\Constant\units=
data_q_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_q_out\category=117
data_q_out\port=2
data_q_out\alias=Data_Q_out
data_q_out\type\Subtype\mark1=ieee::std_logic_vector
data_q_out\type\Subtype\mark2=ieee::std_logic_vector
data_q_out\type\Subtype\constraint\0\Range\dir=false
data_q_out\type\Subtype\constraint\0\Range\left\Constant\value=32
data_q_out\type\Subtype\constraint\0\Range\left\Constant\units=
data_q_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_q_out\type\Subtype\constraint\0\Range\right\Constant\value=0
data_q_out\type\Subtype\constraint\0\Range\right\Constant\units=
data_q_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_q_out_temp\category=117
data_q_out_temp\port=0
data_q_out_temp\alias=Data_Q_out_temp
data_q_out_temp\type\Subtype\mark1=ieee::std_logic_vector
data_q_out_temp\type\Subtype\mark2=ieee::std_logic_vector
data_q_out_temp\type\Subtype\constraint\0\Range\dir=false
data_q_out_temp\type\Subtype\constraint\0\Range\left\Constant\value=33
data_q_out_temp\type\Subtype\constraint\0\Range\left\Constant\units=
data_q_out_temp\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_q_out_temp\type\Subtype\constraint\0\Range\right\Constant\value=0
data_q_out_temp\type\Subtype\constraint\0\Range\right\Constant\units=
data_q_out_temp\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
fir_i_0\category=105
fir_i_0\port=0
fir_i_0\alias=Fir_I_0
fir_i_0_u\category=105
fir_i_0_u\port=0
fir_i_0_u\alias=Fir_I_0_u
fir_i_1\category=105
fir_i_1\port=0
fir_i_1\alias=Fir_I_1
fir_i_1_u\category=105
fir_i_1_u\port=0
fir_i_1_u\alias=Fir_I_1_u
fir_q_0\category=105
fir_q_0\port=0
fir_q_0\alias=Fir_Q_0
fir_q_0_u\category=105
fir_q_0_u\port=0
fir_q_0_u\alias=Fir_Q_0_u
fir_q_1\category=105
fir_q_1\port=0
fir_q_1\alias=Fir_Q_1
fir_q_1_u\category=105
fir_q_1_u\port=0
fir_q_1_u\alias=Fir_Q_1_u
pc\category=100
pc\port=0
pc\alias=PC
pc_arc\category=101
pc_arc\port=0
pc_arc\alias=PC_arc
prf_cont\category=117
prf_cont\port=0
prf_cont\alias=Prf_cont
prf_cont\type\Subtype\mark1=ieee::std_logic_vector
prf_cont\type\Subtype\mark2=ieee::std_logic_vector
prf_cont\type\Subtype\constraint\0\Range\dir=false
prf_cont\type\Subtype\constraint\0\Range\left\Constant\value=4
prf_cont\type\Subtype\constraint\0\Range\left\Constant\units=
prf_cont\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
prf_cont\type\Subtype\constraint\0\Range\right\Constant\value=0
prf_cont\type\Subtype\constraint\0\Range\right\Constant\units=
prf_cont\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
prf_in\category=117
prf_in\port=1
prf_in\alias=Prf_in
prf_in\type\Subtype\mark1=ieee::std_logic
prf_in\type\Subtype\mark2=ieee::std_logic
prf_in_flag\category=117
prf_in_flag\port=0
prf_in_flag\alias=Prf_in_flag
prf_in_flag\type\Subtype\mark1=ieee::std_logic
prf_in_flag\type\Subtype\mark2=ieee::std_logic
prf_out\category=117
prf_out\port=2
prf_out\alias=Prf_out
prf_out\type\Subtype\mark1=ieee::std_logic
prf_out\type\Subtype\mark2=ieee::std_logic
rst\category=117
rst\port=1
rst\alias=Rst
rst\type\Subtype\mark1=ieee::std_logic
rst\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
