# Thu Jun 24 09:57:05 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: D:\Programme\LiberoSoCv12.6\SynplifyPro
OS: Windows 6.2

Hostname: BND01

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202003act, Build 160R, Built Oct 22 2020 12:05:41, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 130MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 130MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 165MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"d:\hermess_spsoftware\microcontroller\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\hermess_spsoftware\microcontroller\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\hermess_spsoftware\microcontroller\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|Found ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)

Encoding state machine MemorySyncState[0:5] (in view: work.MemorySynchronizer(arch))
original code -> new code
   0000001 -> 000001
   0000010 -> 000010
   0000100 -> 000100
   0001000 -> 001000
   0010000 -> 010000
   0100000 -> 100000
Encoding state machine APBState[0:2] (in view: work.MemorySynchronizer(arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"d:\hermess_spsoftware\microcontroller\hdl\timestamp.vhd":46:8:46:9|Found counter in view:work.MemorySynchronizer(arch) instance TimeStampGen.counter[31:0] 
@N: MF179 :|Found 32 by 32 bit equality operator ('==') un120_in_enable (in view: work.MemorySynchronizer(arch))
@N: MF179 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":396:28:396:60|Found 32 by 32 bit equality operator ('==') un112_in_enable (in view: work.MemorySynchronizer(arch))
Encoding state machine component_state[0:5] (in view: work.STAMP(architecture_stamp))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"d:\hermess_spsoftware\microcontroller\hdl\stamp.vhd":201:8:201:9|Found counter in view:work.STAMP(architecture_stamp) instance delay_counter[27:0] 
@N: MO231 :"d:\hermess_spsoftware\microcontroller\hdl\stamp.vhd":201:8:201:9|Found counter in view:work.STAMP(architecture_stamp) instance status_async_cycles[5:0] 
@N: MO231 :"d:\hermess_spsoftware\microcontroller\hdl\spi_master.vhd":74:4:74:5|Found counter in view:work.spi_master(logic) instance clk_toggles[5:0] 
@N: MO231 :"d:\hermess_spsoftware\microcontroller\hdl\spi_master.vhd":74:4:74:5|Found counter in view:work.spi_master(logic) instance count[31:0] 
@W: MO161 :"d:\hermess_spsoftware\microcontroller\hdl\spi_master.vhd":74:4:74:5|Register bit clk_ratio[3] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"d:\hermess_spsoftware\microcontroller\hdl\spi_master.vhd":74:4:74:5|Register bit clk_ratio[2] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"d:\hermess_spsoftware\microcontroller\hdl\spi_master.vhd":74:4:74:5|Register bit clk_ratio[1] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"d:\hermess_spsoftware\microcontroller\hdl\spi_master.vhd":74:4:74:5|Register bit clk_ratio[0] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 178MB peak: 178MB)


Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 204MB peak: 204MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 192MB peak: 210MB)

@W: BN132 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Removing instance MemorySynchronizer_0.SynchStatusReg[12] because it is equivalent to instance MemorySynchronizer_0.SynchStatusReg[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Removing instance MemorySynchronizer_0.SynchStatusReg[11] because it is equivalent to instance MemorySynchronizer_0.SynchStatusReg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Removing instance MemorySynchronizer_0.SynchStatusReg[9] because it is equivalent to instance MemorySynchronizer_0.SynchStatusReg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Removing instance MemorySynchronizer_0.SynchStatusReg[8] because it is equivalent to instance MemorySynchronizer_0.SynchStatusReg[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Removing sequential instance MemorySynchronizer_0.SynchStatusReg[10] (in view: work.sb(rtl)) because it does not drive other instances.
@N: BN362 :"d:\hermess_spsoftware\microcontroller\hdl\spi_master.vhd":74:4:74:5|Removing sequential instance STAMP_0.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 193MB peak: 210MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 194MB peak: 210MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 194MB peak: 210MB)


Finished preparing to map (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 195MB peak: 210MB)


Finished technology mapping (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 214MB peak: 214MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -4.32ns		1786 /       788
   2		0h:00m:11s		    -4.32ns		1771 /       788
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[1] (in view: work.sb(rtl)) with 6 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[0] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[2] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[3] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[4] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[5] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[6] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[7] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[8] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[9] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[10] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[11] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[12] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[13] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[14] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[15] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[16] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[17] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[18] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[19] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[20] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[21] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N: FX271 :"d:\hermess_spsoftware\microcontroller\hdl\memorysynchronizer.vhd":283:8:283:9|Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[22] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
Timing driven replication report
Added 23 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:13s		    -4.26ns		1771 /       811
   4		0h:00m:14s		    -4.03ns		1771 /       811
   5		0h:00m:14s		    -3.49ns		1774 /       811
   6		0h:00m:15s		    -3.33ns		1774 /       811


   7		0h:00m:16s		    -3.32ns		1772 /       811
@N: FP130 |Promoting Net resetn_arst on CLKINT  MemorySynchronizer_0.un120_in_enable_0_I_1_613 
@N: FP130 |Promoting Net debug_led_net_0_arst on CLKINT  MemorySynchronizer_0.un120_in_enable_0_I_1_614 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 215MB peak: 215MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 216MB peak: 216MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
63 gated/generated clock tree(s) driving 936 clock pin(s) of sequential element(s)
0 instances converted, 936 sequential instances remain driven by gated/generated clocks

============================================================================================= Gated/Generated Clocks =============================================================================================
Clock Tree ID     Driving Element                                          Drive Element Type     Fanout     Sample Instance                           Explanation                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       sb_sb_0.CCC_0.CCC_INST                                   CCC                    874        sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST        No gated clock conversion method for cell cell:work.MSS_010
@K:CKID0002       MemorySynchronizer_0.ResyncTimerValueReg_RNI5OIG[30]     CFG2                   1          MemorySynchronizer_0.un1_nreset_35_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       MemorySynchronizer_0.ResyncTimerValueReg_RNI8PGG[15]     CFG2                   1          MemorySynchronizer_0.un1_nreset_51_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0004       MemorySynchronizer_0.ResyncTimerValueReg_RNI9QGG[16]     CFG2                   1          MemorySynchronizer_0.un1_nreset_47_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0005       MemorySynchronizer_0.ResyncTimerValueReg_RNIARGG[17]     CFG2                   1          MemorySynchronizer_0.un1_nreset_24_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0006       MemorySynchronizer_0.ResyncTimerValueReg_RNIBSGG[18]     CFG2                   1          MemorySynchronizer_0.un1_nreset_46_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0007       MemorySynchronizer_0.ResyncTimerValueReg_RNICTGG[19]     CFG2                   1          MemorySynchronizer_0.un1_nreset_40_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0008       MemorySynchronizer_0.ResyncTimerValueReg_RNI4MHG[20]     CFG2                   1          MemorySynchronizer_0.un1_nreset_62_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0009       MemorySynchronizer_0.ResyncTimerValueReg_RNI5NHG[21]     CFG2                   1          MemorySynchronizer_0.un1_nreset_43_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0010       MemorySynchronizer_0.ResyncTimerValueReg_RNI6OHG[22]     CFG2                   1          MemorySynchronizer_0.un1_nreset_22_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0011       MemorySynchronizer_0.ResyncTimerValueReg_RNI7PHG[23]     CFG2                   1          MemorySynchronizer_0.un1_nreset_25_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0012       MemorySynchronizer_0.ResyncTimerValueReg_RNI8QHG[24]     CFG2                   1          MemorySynchronizer_0.un1_nreset_42_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0013       MemorySynchronizer_0.ResyncTimerValueReg_RNI9RHG[25]     CFG2                   1          MemorySynchronizer_0.un1_nreset_26_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0014       MemorySynchronizer_0.ResyncTimerValueReg_RNIASHG[26]     CFG2                   1          MemorySynchronizer_0.un1_nreset_39_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0015       MemorySynchronizer_0.ResyncTimerValueReg_RNIBTHG[27]     CFG2                   1          MemorySynchronizer_0.un1_nreset_38_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0016       MemorySynchronizer_0.ResyncTimerValueReg_RNICUHG[28]     CFG2                   1          MemorySynchronizer_0.un1_nreset_37_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0017       MemorySynchronizer_0.ResyncTimerValueReg_RNIDVHG[29]     CFG2                   1          MemorySynchronizer_0.un1_nreset_36_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0018       MemorySynchronizer_0.ResyncTimerValueReg_RNII11J[0]      CFG2                   1          MemorySynchronizer_0.un1_nreset_20_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0019       MemorySynchronizer_0.ResyncTimerValueReg_RNIJ21J[1]      CFG2                   1          MemorySynchronizer_0.un1_nreset_1_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0020       MemorySynchronizer_0.ResyncTimerValueReg_RNIK31J[2]      CFG2                   1          MemorySynchronizer_0.un1_nreset_45_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0021       MemorySynchronizer_0.ResyncTimerValueReg_RNIL41J[3]      CFG2                   1          MemorySynchronizer_0.un1_nreset_2_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0022       MemorySynchronizer_0.ResyncTimerValueReg_RNIM51J[4]      CFG2                   1          MemorySynchronizer_0.un1_nreset_4_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0023       MemorySynchronizer_0.ResyncTimerValueReg_RNIN61J[5]      CFG2                   1          MemorySynchronizer_0.un1_nreset_5_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0024       MemorySynchronizer_0.ResyncTimerValueReg_RNIO71J[6]      CFG2                   1          MemorySynchronizer_0.un1_nreset_60_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0025       MemorySynchronizer_0.ResyncTimerValueReg_RNIP81J[7]      CFG2                   1          MemorySynchronizer_0.un1_nreset_59_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0026       MemorySynchronizer_0.ResyncTimerValueReg_RNIQ91J[8]      CFG2                   1          MemorySynchronizer_0.un1_nreset_58_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0027       MemorySynchronizer_0.ResyncTimerValueReg_RNIRA1J[9]      CFG2                   1          MemorySynchronizer_0.un1_nreset_57_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0028       MemorySynchronizer_0.ResyncTimerValueReg_RNI3KGG[10]     CFG2                   1          MemorySynchronizer_0.un1_nreset_56_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0029       MemorySynchronizer_0.ResyncTimerValueReg_RNI4LGG[11]     CFG2                   1          MemorySynchronizer_0.un1_nreset_55_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0030       MemorySynchronizer_0.ResyncTimerValueReg_RNI5MGG[12]     CFG2                   1          MemorySynchronizer_0.un1_nreset_54_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0031       MemorySynchronizer_0.ResyncTimerValueReg_RNI6NGG[13]     CFG2                   1          MemorySynchronizer_0.un1_nreset_53_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0032       MemorySynchronizer_0.ResyncTimerValueReg_RNI7OGG[14]     CFG2                   1          MemorySynchronizer_0.un1_nreset_52_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0033       MemorySynchronizer_0.ResetTimerValueReg_RNIK90D[21]      CFG2                   1          MemorySynchronizer_0.un1_nreset_12_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0034       MemorySynchronizer_0.ResetTimerValueReg_RNILA0D[22]      CFG2                   1          MemorySynchronizer_0.un1_nreset_11_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0035       MemorySynchronizer_0.ResetTimerValueReg_RNIMB0D[23]      CFG2                   1          MemorySynchronizer_0.un1_nreset_10_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0036       MemorySynchronizer_0.ResetTimerValueReg_RNINC0D[24]      CFG2                   1          MemorySynchronizer_0.un1_nreset_9_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0037       MemorySynchronizer_0.ResetTimerValueReg_RNIOD0D[25]      CFG2                   1          MemorySynchronizer_0.un1_nreset_29_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0038       MemorySynchronizer_0.ResetTimerValueReg_RNIPE0D[26]      CFG2                   1          MemorySynchronizer_0.un1_nreset_28_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0039       MemorySynchronizer_0.ResetTimerValueReg_RNIQF0D[27]      CFG2                   1          MemorySynchronizer_0.un1_nreset_27_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0040       MemorySynchronizer_0.ResetTimerValueReg_RNIRG0D[28]      CFG2                   1          MemorySynchronizer_0.un1_nreset_19_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0041       MemorySynchronizer_0.ResetTimerValueReg_RNISH0D[29]      CFG2                   1          MemorySynchronizer_0.un1_nreset_8_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0042       MemorySynchronizer_0.ResetTimerValueReg_RNIKA1D[30]      CFG2                   1          MemorySynchronizer_0.un1_nreset_6_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0043       MemorySynchronizer_0.ResetTimerValueReg_RNI7BCK[6]       CFG2                   1          MemorySynchronizer_0.un1_nreset_49_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0044       MemorySynchronizer_0.ResetTimerValueReg_RNI8CCK[7]       CFG2                   1          MemorySynchronizer_0.un1_nreset_48_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0045       MemorySynchronizer_0.ResetTimerValueReg_RNI9DCK[8]       CFG2                   1          MemorySynchronizer_0.un1_nreset_61_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0046       MemorySynchronizer_0.ResetTimerValueReg_RNIAECK[9]       CFG2                   1          MemorySynchronizer_0.un1_nreset_44_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0047       MemorySynchronizer_0.ResetTimerValueReg_RNII6VC[10]      CFG2                   1          MemorySynchronizer_0.un1_nreset_23_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0048       MemorySynchronizer_0.ResetTimerValueReg_RNIJ7VC[11]      CFG2                   1          MemorySynchronizer_0.un1_nreset_3_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0049       MemorySynchronizer_0.ResetTimerValueReg_RNIK8VC[12]      CFG2                   1          MemorySynchronizer_0.un1_nreset_41_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0050       MemorySynchronizer_0.ResetTimerValueReg_RNIL9VC[13]      CFG2                   1          MemorySynchronizer_0.un1_nreset_21_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0051       MemorySynchronizer_0.ResetTimerValueReg_RNIMAVC[14]      CFG2                   1          MemorySynchronizer_0.un1_nreset_7_rs      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0052       MemorySynchronizer_0.ResetTimerValueReg_RNINBVC[15]      CFG2                   1          MemorySynchronizer_0.un1_nreset_18_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0053       MemorySynchronizer_0.ResetTimerValueReg_RNIOCVC[16]      CFG2                   1          MemorySynchronizer_0.un1_nreset_17_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0054       MemorySynchronizer_0.ResetTimerValueReg_RNIPDVC[17]      CFG2                   1          MemorySynchronizer_0.un1_nreset_16_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0055       MemorySynchronizer_0.ResetTimerValueReg_RNIQEVC[18]      CFG2                   1          MemorySynchronizer_0.un1_nreset_15_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0056       MemorySynchronizer_0.ResetTimerValueReg_RNIRFVC[19]      CFG2                   1          MemorySynchronizer_0.un1_nreset_14_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0057       MemorySynchronizer_0.ResetTimerValueReg_RNIJ80D[20]      CFG2                   1          MemorySynchronizer_0.un1_nreset_13_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0058       MemorySynchronizer_0.ResetTimerValueReg_RNI15CK[0]       CFG2                   1          MemorySynchronizer_0.un1_nreset_34_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0059       MemorySynchronizer_0.ResetTimerValueReg_RNI26CK[1]       CFG2                   1          MemorySynchronizer_0.un1_nreset_33_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0060       MemorySynchronizer_0.ResetTimerValueReg_RNI37CK[2]       CFG2                   1          MemorySynchronizer_0.un1_nreset_32_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0061       MemorySynchronizer_0.ResetTimerValueReg_RNI48CK[3]       CFG2                   1          MemorySynchronizer_0.un1_nreset_31_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0062       MemorySynchronizer_0.ResetTimerValueReg_RNI59CK[4]       CFG2                   1          MemorySynchronizer_0.un1_nreset_30_rs     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0063       MemorySynchronizer_0.ResetTimerValueReg_RNI6ACK[5]       CFG2                   1          MemorySynchronizer_0.un1_nreset_50_rs     No gated clock conversion method for cell cell:ACG4.SLE    
==================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 181MB peak: 216MB)

Writing Analyst data base D:\HERMESS_SPSoftware\Microcontroller\synthesis\synwork\sb_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 212MB peak: 216MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 213MB peak: 216MB)


Start final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 210MB peak: 216MB)

@W: MT246 :"d:\hermess_spsoftware\microcontroller\component\work\sb_sb\ccc_0\sb_sb_ccc_0_fccc.vhd":110:4:110:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock sb_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net sb_sb_0.CCC_0.GL0_net.


##### START OF TIMING REPORT #####[
# Timing report written on Thu Jun 24 09:57:26 2021
#


Top view:               sb
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\HERMESS_SPSoftware\Microcontroller\designer\sb\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.412

                                            Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                              Frequency     Frequency     Period        Period        Slack      Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------
sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     87.6 MHz      10.000        11.412        -1.412     inferred     Inferred_clkgroup_0
System                                      100.0 MHz     895.2 MHz     10.000        1.117         8.883      system       system_clkgroup    
===============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                   System                                   |  10.000      8.883   |  No paths    -      |  No paths    -      |  No paths    -    
System                                   sb_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      -1.001  |  No paths    -      |  No paths    -      |  No paths    -    
sb_sb_CCC_0_FCCC|GL0_net_inferred_clock  sb_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      -1.412  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: sb_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                                                                           Arrival           
Instance                                         Reference                                   Type        Pin                          Net                           Time        Slack 
                                                 Clock                                                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST               sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[8]                sb_sb_0_STAMP_PADDR[8]        3.945       -1.412
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST               sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[9]                sb_sb_0_STAMP_PADDR[9]        3.735       -1.227
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST               sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[7]                sb_sb_0_STAMP_PADDR[7]        3.593       -0.977
MemorySynchronizer_0.waitingtimercounter[7]      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                            waitingtimercounterrs[7]      0.108       -0.956
MemorySynchronizer_0.waitingtimercounter[3]      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                            waitingtimercounterrs[3]      0.108       -0.887
MemorySynchronizer_0.N_2436_i_set                sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                            N_2436_i_set                  0.108       -0.878
MemorySynchronizer_0.waitingtimercounter[11]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                            waitingtimercounterrs[11]     0.108       -0.861
MemorySynchronizer_0.waitingtimercounter[1]      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                            waitingtimercounterrs[1]      0.108       -0.849
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST               sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[4]                sb_sb_0_STAMP_PADDR[4]        3.560       -0.814
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST               sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     CAN_TX_EBL_MGPIO4A_H2F_B     sb_sb_0_GPIO_4_M2F            3.278       -0.811
======================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                                                Required           
Instance                                      Reference                                   Type     Pin     Net                        Time         Slack 
                                              Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.resettimercounter[0]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[0]     9.745        -1.412
MemorySynchronizer_0.resettimercounter[1]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[1]     9.745        -1.373
MemorySynchronizer_0.resettimercounter[2]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[2]     9.745        -1.373
MemorySynchronizer_0.resettimercounter[3]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[3]     9.745        -1.373
MemorySynchronizer_0.resettimercounter[4]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[4]     9.745        -1.373
MemorySynchronizer_0.resettimercounter[5]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[5]     9.745        -1.373
MemorySynchronizer_0.resettimercounter[6]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[6]     9.745        -1.373
MemorySynchronizer_0.resettimercounter[7]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[7]     9.745        -1.373
MemorySynchronizer_0.resettimercounter[8]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[8]     9.745        -1.373
MemorySynchronizer_0.resettimercounter[9]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[9]     9.745        -1.373
=========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      11.156
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.412

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.resettimercounter[0] / D
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                             Pin               Pin               Arrival      No. of    
Name                                                           Type        Name              Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                             MSS_010     F_HM0_ADDR[8]     Out     3.945     3.945 r      -         
sb_sb_0_STAMP_PADDR[8]                                         Net         -                 -       1.476     -            50        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_13[19]                CFG4        C                 In      -         5.421 r      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_13[19]                CFG4        Y                 Out     0.226     5.646 f      -         
N_3378                                                         Net         -                 -       1.197     -            22        
MemorySynchronizer_0.ResetTimerValueReg_1_sqmuxa_0_a2_1_a2     CFG4        B                 In      -         6.843 f      -         
MemorySynchronizer_0.ResetTimerValueReg_1_sqmuxa_0_a2_1_a2     CFG4        Y                 Out     0.164     7.007 f      -         
ResetTimerValueReg_1_sqmuxa                                    Net         -                 -       1.639     -            96        
MemorySynchronizer_0.resettimercounter_9_iv_0_0_a2_11[5]       CFG4        D                 In      -         8.646 f      -         
MemorySynchronizer_0.resettimercounter_9_iv_0_0_a2_11[5]       CFG4        Y                 Out     0.317     8.964 r      -         
N_3244                                                         Net         -                 -       1.290     -            32        
MemorySynchronizer_0.resettimercounter_9_iv_0_0_0[0]           CFG4        C                 In      -         10.253 r     -         
MemorySynchronizer_0.resettimercounter_9_iv_0_0_0[0]           CFG4        Y                 Out     0.203     10.456 r     -         
resettimercounter_9_iv_0_0_0[0]                                Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter_9_iv_0_0[0]             CFG4        C                 In      -         10.705 r     -         
MemorySynchronizer_0.resettimercounter_9_iv_0_0[0]             CFG4        Y                 Out     0.203     10.908 r     -         
resettimercounter_9[0]                                         Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter[0]                      SLE         D                 In      -         11.156 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 11.412 is 5.314(46.6%) logic and 6.098(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      11.118
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.373

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.resettimercounter[10] / D
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                             Pin               Pin               Arrival      No. of    
Name                                                           Type        Name              Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                             MSS_010     F_HM0_ADDR[8]     Out     3.945     3.945 r      -         
sb_sb_0_STAMP_PADDR[8]                                         Net         -                 -       1.476     -            50        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_13[19]                CFG4        C                 In      -         5.421 r      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_13[19]                CFG4        Y                 Out     0.226     5.646 f      -         
N_3378                                                         Net         -                 -       1.197     -            22        
MemorySynchronizer_0.ResetTimerValueReg_1_sqmuxa_0_a2_1_a2     CFG4        B                 In      -         6.843 f      -         
MemorySynchronizer_0.ResetTimerValueReg_1_sqmuxa_0_a2_1_a2     CFG4        Y                 Out     0.164     7.007 f      -         
ResetTimerValueReg_1_sqmuxa                                    Net         -                 -       1.639     -            96        
MemorySynchronizer_0.resettimercounter_9_iv_0_0_a2_11[5]       CFG4        D                 In      -         8.646 f      -         
MemorySynchronizer_0.resettimercounter_9_iv_0_0_a2_11[5]       CFG4        Y                 Out     0.317     8.964 r      -         
N_3244                                                         Net         -                 -       1.290     -            32        
MemorySynchronizer_0.resettimercounter_9_iv_0_0_0[10]          CFG4        C                 In      -         10.253 r     -         
MemorySynchronizer_0.resettimercounter_9_iv_0_0_0[10]          CFG4        Y                 Out     0.203     10.456 r     -         
resettimercounter_9_iv_0_0_0[10]                               Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter_9_iv_0_0[10]            CFG4        B                 In      -         10.705 r     -         
MemorySynchronizer_0.resettimercounter_9_iv_0_0[10]            CFG4        Y                 Out     0.165     10.869 r     -         
resettimercounter_9[10]                                        Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter[10]                     SLE         D                 In      -         11.118 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 11.373 is 5.275(46.4%) logic and 6.098(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      11.118
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.373

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.resettimercounter[23] / D
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                             Pin               Pin               Arrival      No. of    
Name                                                           Type        Name              Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                             MSS_010     F_HM0_ADDR[8]     Out     3.945     3.945 r      -         
sb_sb_0_STAMP_PADDR[8]                                         Net         -                 -       1.476     -            50        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_13[19]                CFG4        C                 In      -         5.421 r      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_13[19]                CFG4        Y                 Out     0.226     5.646 f      -         
N_3378                                                         Net         -                 -       1.197     -            22        
MemorySynchronizer_0.ResetTimerValueReg_1_sqmuxa_0_a2_1_a2     CFG4        B                 In      -         6.843 f      -         
MemorySynchronizer_0.ResetTimerValueReg_1_sqmuxa_0_a2_1_a2     CFG4        Y                 Out     0.164     7.007 f      -         
ResetTimerValueReg_1_sqmuxa                                    Net         -                 -       1.639     -            96        
MemorySynchronizer_0.resettimercounter_9_iv_0_0_a2_11[5]       CFG4        D                 In      -         8.646 f      -         
MemorySynchronizer_0.resettimercounter_9_iv_0_0_a2_11[5]       CFG4        Y                 Out     0.317     8.964 r      -         
N_3244                                                         Net         -                 -       1.290     -            32        
MemorySynchronizer_0.resettimercounter_9_iv_0_0_0[23]          CFG4        C                 In      -         10.253 r     -         
MemorySynchronizer_0.resettimercounter_9_iv_0_0_0[23]          CFG4        Y                 Out     0.203     10.456 r     -         
resettimercounter_9_iv_0_0_0[23]                               Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter_9_iv_0_0[23]            CFG4        B                 In      -         10.705 r     -         
MemorySynchronizer_0.resettimercounter_9_iv_0_0[23]            CFG4        Y                 Out     0.165     10.869 r     -         
resettimercounter_9[23]                                        Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter[23]                     SLE         D                 In      -         11.118 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 11.373 is 5.275(46.4%) logic and 6.098(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      11.118
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.373

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.resettimercounter[18] / D
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                             Pin               Pin               Arrival      No. of    
Name                                                           Type        Name              Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                             MSS_010     F_HM0_ADDR[8]     Out     3.945     3.945 r      -         
sb_sb_0_STAMP_PADDR[8]                                         Net         -                 -       1.476     -            50        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_13[19]                CFG4        C                 In      -         5.421 r      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_13[19]                CFG4        Y                 Out     0.226     5.646 f      -         
N_3378                                                         Net         -                 -       1.197     -            22        
MemorySynchronizer_0.ResetTimerValueReg_1_sqmuxa_0_a2_1_a2     CFG4        B                 In      -         6.843 f      -         
MemorySynchronizer_0.ResetTimerValueReg_1_sqmuxa_0_a2_1_a2     CFG4        Y                 Out     0.164     7.007 f      -         
ResetTimerValueReg_1_sqmuxa                                    Net         -                 -       1.639     -            96        
MemorySynchronizer_0.resettimercounter_9_iv_0_0_a2_11[5]       CFG4        D                 In      -         8.646 f      -         
MemorySynchronizer_0.resettimercounter_9_iv_0_0_a2_11[5]       CFG4        Y                 Out     0.317     8.964 r      -         
N_3244                                                         Net         -                 -       1.290     -            32        
MemorySynchronizer_0.resettimercounter_9_iv_0_0_0_0[18]        CFG4        C                 In      -         10.253 r     -         
MemorySynchronizer_0.resettimercounter_9_iv_0_0_0_0[18]        CFG4        Y                 Out     0.203     10.456 r     -         
resettimercounter_9_iv_0_0_0_0[18]                             Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter_9_iv_0_0_0[18]          CFG4        B                 In      -         10.705 r     -         
MemorySynchronizer_0.resettimercounter_9_iv_0_0_0[18]          CFG4        Y                 Out     0.165     10.869 r     -         
resettimercounter_9[18]                                        Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter[18]                     SLE         D                 In      -         11.118 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 11.373 is 5.275(46.4%) logic and 6.098(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      11.118
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.373

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.resettimercounter[19] / D
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                             Pin               Pin               Arrival      No. of    
Name                                                           Type        Name              Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                             MSS_010     F_HM0_ADDR[8]     Out     3.945     3.945 r      -         
sb_sb_0_STAMP_PADDR[8]                                         Net         -                 -       1.476     -            50        
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_13[19]                CFG4        C                 In      -         5.421 r      -         
MemorySynchronizer_0.PRDATA_21_0_iv_0_a2_13[19]                CFG4        Y                 Out     0.226     5.646 f      -         
N_3378                                                         Net         -                 -       1.197     -            22        
MemorySynchronizer_0.ResetTimerValueReg_1_sqmuxa_0_a2_1_a2     CFG4        B                 In      -         6.843 f      -         
MemorySynchronizer_0.ResetTimerValueReg_1_sqmuxa_0_a2_1_a2     CFG4        Y                 Out     0.164     7.007 f      -         
ResetTimerValueReg_1_sqmuxa                                    Net         -                 -       1.639     -            96        
MemorySynchronizer_0.resettimercounter_9_iv_0_0_a2_11[5]       CFG4        D                 In      -         8.646 f      -         
MemorySynchronizer_0.resettimercounter_9_iv_0_0_a2_11[5]       CFG4        Y                 Out     0.317     8.964 r      -         
N_3244                                                         Net         -                 -       1.290     -            32        
MemorySynchronizer_0.resettimercounter_9_iv_0_0_0[19]          CFG4        C                 In      -         10.253 r     -         
MemorySynchronizer_0.resettimercounter_9_iv_0_0_0[19]          CFG4        Y                 Out     0.203     10.456 r     -         
resettimercounter_9_iv_0_0_0[19]                               Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter_9_iv_0_0[19]            CFG4        B                 In      -         10.705 r     -         
MemorySynchronizer_0.resettimercounter_9_iv_0_0[19]            CFG4        Y                 Out     0.165     10.869 r     -         
resettimercounter_9[19]                                        Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter[19]                     SLE         D                 In      -         11.118 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 11.373 is 5.275(46.4%) logic and 6.098(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                            Arrival           
Instance                                  Reference     Type     Pin     Net                  Time        Slack 
                                          Clock                                                                 
----------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_59_rs     System        SLE      Q       un1_nreset_59_rs     0.108       -1.001
MemorySynchronizer_0.un1_nreset_2_rs      System        SLE      Q       un1_nreset_2_rs      0.108       -0.933
MemorySynchronizer_0.un1_nreset_55_rs     System        SLE      Q       un1_nreset_55_rs     0.108       -0.907
MemorySynchronizer_0.un1_nreset_1_rs      System        SLE      Q       un1_nreset_1_rs      0.108       -0.894
MemorySynchronizer_0.un1_nreset_5_rs      System        SLE      Q       un1_nreset_5_rs      0.108       -0.838
MemorySynchronizer_0.un1_nreset_52_rs     System        SLE      Q       un1_nreset_52_rs     0.108       -0.832
MemorySynchronizer_0.un1_nreset_58_rs     System        SLE      Q       un1_nreset_58_rs     0.108       -0.807
MemorySynchronizer_0.un1_nreset_45_rs     System        SLE      Q       un1_nreset_45_rs     0.108       -0.800
MemorySynchronizer_0.un1_nreset_47_rs     System        SLE      Q       un1_nreset_47_rs     0.108       -0.784
MemorySynchronizer_0.un1_nreset_20_rs     System        SLE      Q       un1_nreset_20_rs     0.087       -0.773
================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                     Required           
Instance                                        Reference     Type     Pin     Net                           Time         Slack 
                                                Clock                                                                           
--------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.waitingtimercounter[0]     System        SLE      D       waitingtimercounter_10[0]     9.745        -1.001
MemorySynchronizer_0.waitingtimercounter[1]     System        SLE      D       waitingtimercounter_10[1]     9.745        -1.001
MemorySynchronizer_0.waitingtimercounter[2]     System        SLE      D       waitingtimercounter_10[2]     9.745        -1.001
MemorySynchronizer_0.waitingtimercounter[3]     System        SLE      D       waitingtimercounter_10[3]     9.745        -1.001
MemorySynchronizer_0.waitingtimercounter[4]     System        SLE      D       waitingtimercounter_10[4]     9.745        -1.001
MemorySynchronizer_0.waitingtimercounter[5]     System        SLE      D       waitingtimercounter_10[5]     9.745        -1.001
MemorySynchronizer_0.waitingtimercounter[6]     System        SLE      D       waitingtimercounter_10[6]     9.745        -1.001
MemorySynchronizer_0.waitingtimercounter[7]     System        SLE      D       waitingtimercounter_10[7]     9.745        -1.001
MemorySynchronizer_0.waitingtimercounter[8]     System        SLE      D       waitingtimercounter_10[8]     9.745        -1.001
MemorySynchronizer_0.waitingtimercounter[9]     System        SLE      D       waitingtimercounter_10[9]     9.745        -1.001
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.746
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.001

    Number of logic level(s):                38
    Starting point:                          MemorySynchronizer_0.un1_nreset_59_rs / Q
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[0] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival      No. of    
Name                                                                    Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_59_rs                                   SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_59_rs                                                        Net      -        -       0.248     -            1         
MemorySynchronizer_0.un1_nreset_59_rs_RNIJA101                          CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.un1_nreset_59_rs_RNIJA101                          CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[7]                                                  Net      -        -       0.815     -            4         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                          CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                          CFG4     Y        Out     0.317     1.698 r      -         
un105_in_enable_i_0_a2_19                                               Net      -        -       0.248     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                          CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                          CFG4     Y        Out     0.271     2.218 r      -         
un105_in_enable_i_0_a2_28                                               Net      -        -       1.280     -            31        
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJL6U71                ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJL6U71                ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIT7KJF2                ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIT7KJF2                ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI3LQQN3                ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI3LQQN3                ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI8TNSV4                ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI8TNSV4                ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJVET76                ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJVET76                ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI54L5G7                ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI54L5G7                ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI4Q6FO8                ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI4Q6FO8                ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIDETI0A                ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIDETI0A                ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN60A8B                ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN60A8B                ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI5QQDGC                ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI5QQDGC                ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN0DDOD                ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN0DDOD                ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIABBG0F                ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIABBG0F                ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL4JD8G                ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL4JD8G                ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI127EGH                ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI127EGH                ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNINT77OI                ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNINT77OI                ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIA3C30K                ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIA3C30K                ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIV1CU7L                ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIV1CU7L                ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIEVPOFM                ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIEVPOFM                ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIB6RINN                ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIB6RINN                ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0B28VO                ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0B28VO                ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIFAUE7Q                ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIFAUE7Q                ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIU350FR                ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIU350FR                ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIADD3NS                ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIADD3NS                ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIQ3HNUT                ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIQ3HNUT                ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC1OD6V                ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC1OD6V                ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0UFRD01               ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0UFRD01               ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIMNFIL11               ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIMNFIL11               ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL87ET21               ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL87ET21               ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC4G7541               ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC4G7541               ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNICNG5D51               ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNICNG5D51               ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIRC31L61               ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIRC31L61               ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                                 Net      -        -       0.855     -            5         
MemorySynchronizer_0.WaitingTimerValueReg_RNISDEERB3[30]                ARI1     D        In      -         5.402 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNISDEERB3[30]                ARI1     FCO      Out     0.505     5.908 r      -         
un112_in_enable_0_data_tmp[15]                                          Net      -        -       1.411     -            44        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0             CFG4     D        In      -         7.319 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0             CFG4     Y        Out     0.271     7.590 r      -         
N_327_2                                                                 Net      -        -       1.153     -            17        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0_RNIJHUI     CFG4     C        In      -         8.743 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0_RNIJHUI     CFG4     Y        Out     0.203     8.946 r      -         
waitingtimercounter_3_sqmuxa                                            Net      -        -       1.280     -            31        
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0[0]                   CFG4     D        In      -         10.226 r     -         
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0[0]                   CFG4     Y        Out     0.271     10.497 r     -         
waitingtimercounter_10[0]                                               Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[0]                             SLE      D        In      -         10.746 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 11.001 is 3.462(31.5%) logic and 7.539(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.746
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.001

    Number of logic level(s):                38
    Starting point:                          MemorySynchronizer_0.un1_nreset_59_rs / Q
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[20] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival      No. of    
Name                                                                    Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_59_rs                                   SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_59_rs                                                        Net      -        -       0.248     -            1         
MemorySynchronizer_0.un1_nreset_59_rs_RNIJA101                          CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.un1_nreset_59_rs_RNIJA101                          CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[7]                                                  Net      -        -       0.815     -            4         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                          CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                          CFG4     Y        Out     0.317     1.698 r      -         
un105_in_enable_i_0_a2_19                                               Net      -        -       0.248     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                          CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                          CFG4     Y        Out     0.271     2.218 r      -         
un105_in_enable_i_0_a2_28                                               Net      -        -       1.280     -            31        
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJL6U71                ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJL6U71                ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIT7KJF2                ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIT7KJF2                ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI3LQQN3                ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI3LQQN3                ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI8TNSV4                ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI8TNSV4                ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJVET76                ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJVET76                ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI54L5G7                ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI54L5G7                ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI4Q6FO8                ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI4Q6FO8                ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIDETI0A                ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIDETI0A                ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN60A8B                ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN60A8B                ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI5QQDGC                ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI5QQDGC                ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN0DDOD                ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN0DDOD                ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIABBG0F                ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIABBG0F                ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL4JD8G                ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL4JD8G                ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI127EGH                ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI127EGH                ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNINT77OI                ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNINT77OI                ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIA3C30K                ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIA3C30K                ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIV1CU7L                ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIV1CU7L                ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIEVPOFM                ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIEVPOFM                ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIB6RINN                ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIB6RINN                ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0B28VO                ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0B28VO                ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIFAUE7Q                ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIFAUE7Q                ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIU350FR                ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIU350FR                ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIADD3NS                ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIADD3NS                ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIQ3HNUT                ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIQ3HNUT                ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC1OD6V                ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC1OD6V                ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0UFRD01               ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0UFRD01               ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIMNFIL11               ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIMNFIL11               ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL87ET21               ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL87ET21               ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC4G7541               ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC4G7541               ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNICNG5D51               ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNICNG5D51               ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIRC31L61               ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIRC31L61               ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                                 Net      -        -       0.855     -            5         
MemorySynchronizer_0.WaitingTimerValueReg_RNISDEERB3[30]                ARI1     D        In      -         5.402 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNISDEERB3[30]                ARI1     FCO      Out     0.505     5.908 r      -         
un112_in_enable_0_data_tmp[15]                                          Net      -        -       1.411     -            44        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0             CFG4     D        In      -         7.319 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0             CFG4     Y        Out     0.271     7.590 r      -         
N_327_2                                                                 Net      -        -       1.153     -            17        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0_RNIJHUI     CFG4     C        In      -         8.743 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0_RNIJHUI     CFG4     Y        Out     0.203     8.946 r      -         
waitingtimercounter_3_sqmuxa                                            Net      -        -       1.280     -            31        
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0[20]                  CFG4     D        In      -         10.226 r     -         
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0[20]                  CFG4     Y        Out     0.271     10.497 r     -         
waitingtimercounter_10[20]                                              Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[20]                            SLE      D        In      -         10.746 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 11.001 is 3.462(31.5%) logic and 7.539(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.746
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.001

    Number of logic level(s):                38
    Starting point:                          MemorySynchronizer_0.un1_nreset_59_rs / Q
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[9] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival      No. of    
Name                                                                    Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_59_rs                                   SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_59_rs                                                        Net      -        -       0.248     -            1         
MemorySynchronizer_0.un1_nreset_59_rs_RNIJA101                          CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.un1_nreset_59_rs_RNIJA101                          CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[7]                                                  Net      -        -       0.815     -            4         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                          CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                          CFG4     Y        Out     0.317     1.698 r      -         
un105_in_enable_i_0_a2_19                                               Net      -        -       0.248     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                          CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                          CFG4     Y        Out     0.271     2.218 r      -         
un105_in_enable_i_0_a2_28                                               Net      -        -       1.280     -            31        
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJL6U71                ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJL6U71                ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIT7KJF2                ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIT7KJF2                ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI3LQQN3                ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI3LQQN3                ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI8TNSV4                ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI8TNSV4                ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJVET76                ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJVET76                ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI54L5G7                ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI54L5G7                ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI4Q6FO8                ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI4Q6FO8                ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIDETI0A                ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIDETI0A                ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN60A8B                ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN60A8B                ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI5QQDGC                ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI5QQDGC                ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN0DDOD                ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN0DDOD                ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIABBG0F                ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIABBG0F                ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL4JD8G                ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL4JD8G                ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI127EGH                ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI127EGH                ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNINT77OI                ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNINT77OI                ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIA3C30K                ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIA3C30K                ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIV1CU7L                ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIV1CU7L                ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIEVPOFM                ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIEVPOFM                ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIB6RINN                ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIB6RINN                ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0B28VO                ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0B28VO                ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIFAUE7Q                ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIFAUE7Q                ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIU350FR                ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIU350FR                ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIADD3NS                ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIADD3NS                ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIQ3HNUT                ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIQ3HNUT                ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC1OD6V                ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC1OD6V                ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0UFRD01               ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0UFRD01               ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIMNFIL11               ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIMNFIL11               ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL87ET21               ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL87ET21               ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC4G7541               ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC4G7541               ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNICNG5D51               ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNICNG5D51               ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIRC31L61               ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIRC31L61               ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                                 Net      -        -       0.855     -            5         
MemorySynchronizer_0.WaitingTimerValueReg_RNISDEERB3[30]                ARI1     D        In      -         5.402 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNISDEERB3[30]                ARI1     FCO      Out     0.505     5.908 r      -         
un112_in_enable_0_data_tmp[15]                                          Net      -        -       1.411     -            44        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0             CFG4     D        In      -         7.319 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0             CFG4     Y        Out     0.271     7.590 r      -         
N_327_2                                                                 Net      -        -       1.153     -            17        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0_RNIJHUI     CFG4     C        In      -         8.743 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0_RNIJHUI     CFG4     Y        Out     0.203     8.946 r      -         
waitingtimercounter_3_sqmuxa                                            Net      -        -       1.280     -            31        
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0[9]                   CFG4     D        In      -         10.226 r     -         
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0[9]                   CFG4     Y        Out     0.271     10.497 r     -         
waitingtimercounter_10[9]                                               Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[9]                             SLE      D        In      -         10.746 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 11.001 is 3.462(31.5%) logic and 7.539(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.746
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.001

    Number of logic level(s):                38
    Starting point:                          MemorySynchronizer_0.un1_nreset_59_rs / Q
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[8] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival      No. of    
Name                                                                    Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_59_rs                                   SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_59_rs                                                        Net      -        -       0.248     -            1         
MemorySynchronizer_0.un1_nreset_59_rs_RNIJA101                          CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.un1_nreset_59_rs_RNIJA101                          CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[7]                                                  Net      -        -       0.815     -            4         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                          CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                          CFG4     Y        Out     0.317     1.698 r      -         
un105_in_enable_i_0_a2_19                                               Net      -        -       0.248     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                          CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                          CFG4     Y        Out     0.271     2.218 r      -         
un105_in_enable_i_0_a2_28                                               Net      -        -       1.280     -            31        
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJL6U71                ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJL6U71                ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIT7KJF2                ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIT7KJF2                ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI3LQQN3                ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI3LQQN3                ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI8TNSV4                ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI8TNSV4                ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJVET76                ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJVET76                ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI54L5G7                ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI54L5G7                ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI4Q6FO8                ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI4Q6FO8                ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIDETI0A                ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIDETI0A                ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN60A8B                ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN60A8B                ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI5QQDGC                ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI5QQDGC                ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN0DDOD                ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN0DDOD                ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIABBG0F                ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIABBG0F                ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL4JD8G                ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL4JD8G                ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI127EGH                ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI127EGH                ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNINT77OI                ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNINT77OI                ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIA3C30K                ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIA3C30K                ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIV1CU7L                ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIV1CU7L                ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIEVPOFM                ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIEVPOFM                ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIB6RINN                ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIB6RINN                ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0B28VO                ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0B28VO                ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIFAUE7Q                ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIFAUE7Q                ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIU350FR                ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIU350FR                ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIADD3NS                ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIADD3NS                ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIQ3HNUT                ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIQ3HNUT                ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC1OD6V                ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC1OD6V                ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0UFRD01               ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0UFRD01               ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIMNFIL11               ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIMNFIL11               ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL87ET21               ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL87ET21               ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC4G7541               ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC4G7541               ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNICNG5D51               ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNICNG5D51               ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIRC31L61               ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIRC31L61               ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                                 Net      -        -       0.855     -            5         
MemorySynchronizer_0.WaitingTimerValueReg_RNISDEERB3[30]                ARI1     D        In      -         5.402 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNISDEERB3[30]                ARI1     FCO      Out     0.505     5.908 r      -         
un112_in_enable_0_data_tmp[15]                                          Net      -        -       1.411     -            44        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0             CFG4     D        In      -         7.319 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0             CFG4     Y        Out     0.271     7.590 r      -         
N_327_2                                                                 Net      -        -       1.153     -            17        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0_RNIJHUI     CFG4     C        In      -         8.743 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0_RNIJHUI     CFG4     Y        Out     0.203     8.946 r      -         
waitingtimercounter_3_sqmuxa                                            Net      -        -       1.280     -            31        
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0[8]                   CFG4     D        In      -         10.226 r     -         
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0[8]                   CFG4     Y        Out     0.271     10.497 r     -         
waitingtimercounter_10[8]                                               Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[8]                             SLE      D        In      -         10.746 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 11.001 is 3.462(31.5%) logic and 7.539(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.746
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.001

    Number of logic level(s):                38
    Starting point:                          MemorySynchronizer_0.un1_nreset_59_rs / Q
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[30] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival      No. of    
Name                                                                    Type     Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_59_rs                                   SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_59_rs                                                        Net      -        -       0.248     -            1         
MemorySynchronizer_0.un1_nreset_59_rs_RNIJA101                          CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.un1_nreset_59_rs_RNIJA101                          CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[7]                                                  Net      -        -       0.815     -            4         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                          CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_19                          CFG4     Y        Out     0.317     1.698 r      -         
un105_in_enable_i_0_a2_19                                               Net      -        -       0.248     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                          CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_28                          CFG4     Y        Out     0.271     2.218 r      -         
un105_in_enable_i_0_a2_28                                               Net      -        -       1.280     -            31        
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJL6U71                ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJL6U71                ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIT7KJF2                ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIT7KJF2                ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI3LQQN3                ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI3LQQN3                ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI8TNSV4                ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI8TNSV4                ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJVET76                ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIJVET76                ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI54L5G7                ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI54L5G7                ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI4Q6FO8                ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI4Q6FO8                ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIDETI0A                ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIDETI0A                ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN60A8B                ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN60A8B                ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI5QQDGC                ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI5QQDGC                ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                           Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN0DDOD                ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIN0DDOD                ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIABBG0F                ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIABBG0F                ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL4JD8G                ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL4JD8G                ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI127EGH                ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI127EGH                ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNINT77OI                ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNINT77OI                ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIA3C30K                ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIA3C30K                ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIV1CU7L                ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIV1CU7L                ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIEVPOFM                ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIEVPOFM                ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIB6RINN                ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIB6RINN                ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0B28VO                ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0B28VO                ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIFAUE7Q                ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIFAUE7Q                ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIU350FR                ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIU350FR                ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIADD3NS                ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIADD3NS                ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIQ3HNUT                ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIQ3HNUT                ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC1OD6V                ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC1OD6V                ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0UFRD01               ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNI0UFRD01               ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIMNFIL11               ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIMNFIL11               ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL87ET21               ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIL87ET21               ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC4G7541               ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIC4G7541               ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNICNG5D51               ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNICNG5D51               ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                          Net      -        -       0.000     -            1         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIRC31L61               ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.un105_in_enable_i_0_a2_27_RNIRC31L61               ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                                 Net      -        -       0.855     -            5         
MemorySynchronizer_0.WaitingTimerValueReg_RNISDEERB3[30]                ARI1     D        In      -         5.402 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNISDEERB3[30]                ARI1     FCO      Out     0.505     5.908 r      -         
un112_in_enable_0_data_tmp[15]                                          Net      -        -       1.411     -            44        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0             CFG4     D        In      -         7.319 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0             CFG4     Y        Out     0.271     7.590 r      -         
N_327_2                                                                 Net      -        -       1.153     -            17        
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0_RNIJHUI     CFG4     C        In      -         8.743 r      -         
MemorySynchronizer_0.un1_waitingtimercounter_1_sqmuxa_i_2_0_RNIJHUI     CFG4     Y        Out     0.203     8.946 r      -         
waitingtimercounter_3_sqmuxa                                            Net      -        -       1.280     -            31        
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0[30]                  CFG4     D        In      -         10.226 r     -         
MemorySynchronizer_0.waitingtimercounter_10_iv_0_0[30]                  CFG4     Y        Out     0.271     10.497 r     -         
waitingtimercounter_10[30]                                              Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[30]                            SLE      D        In      -         10.746 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 11.001 is 3.462(31.5%) logic and 7.539(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 210MB peak: 216MB)


Finished timing report (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 210MB peak: 216MB)

---------------------------------------
Resource Usage Report for sb 

Mapping to part: m2s010vf400std
Cell usage:
AND2            3 uses
CCC             1 use
CLKINT          4 uses
MSS_010         1 use
OR3             1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           69 uses
CFG2           246 uses
CFG3           435 uses
CFG4           671 uses

Carry cells:
ARI1            372 uses - used for arithmetic functions


Sequential Cells: 
SLE            935 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 27
I/O primitives: 26
INBUF          9 uses
OUTBUF         16 uses
TRIBUFF        1 use


Global Clock Buffers: 4

Total LUTs:    1793

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  935 + 0 + 0 + 0 = 935;
Total number of LUTs after P&R:  1793 + 0 + 0 + 0 = 1793;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 74MB peak: 216MB)

Process took 0h:00m:21s realtime, 0h:00m:20s cputime
# Thu Jun 24 09:57:27 2021

###########################################################]
