\hypertarget{union__hw__enet__atper}{}\section{\+\_\+hw\+\_\+enet\+\_\+atper Union Reference}
\label{union__hw__enet__atper}\index{\+\_\+hw\+\_\+enet\+\_\+atper@{\+\_\+hw\+\_\+enet\+\_\+atper}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+A\+T\+P\+ER -\/ Timer Period Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__atper_1_1__hw__enet__atper__bitfields}{\+\_\+hw\+\_\+enet\+\_\+atper\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__atper_a30f759458069d6c6e9ba9a4233132fa9}{}\label{union__hw__enet__atper_a30f759458069d6c6e9ba9a4233132fa9}

\item 
struct \hyperlink{struct__hw__enet__atper_1_1__hw__enet__atper__bitfields}{\+\_\+hw\+\_\+enet\+\_\+atper\+::\+\_\+hw\+\_\+enet\+\_\+atper\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__atper_a46b5d1cf8af0cd459ab7a43034d2fffb}{}\label{union__hw__enet__atper_a46b5d1cf8af0cd459ab7a43034d2fffb}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+A\+T\+P\+ER -\/ Timer Period Register (RW) 

Reset value\+: 0x3\+B9\+A\+C\+A00U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
