# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SCSDDR_TT.ip_user_files/bd/SDDR_TT_M/ip/SDDR_TT_M_selectio_wiz_0_0/SDDR_TT_M_selectio_wiz_0_0_selectio_wiz.v" \
"../../../../SCSDDR_TT.ip_user_files/bd/SDDR_TT_M/ip/SDDR_TT_M_selectio_wiz_0_0/SDDR_TT_M_selectio_wiz_0_0.v" \
"../../../../SCSDDR_TT.ip_user_files/bd/SDDR_TT_M/ip/SDDR_TT_M_util_vector_logic_0_0/sim/SDDR_TT_M_util_vector_logic_0_0.v" \
"../../../../SCSDDR_TT.ip_user_files/bd/SDDR_TT_M/ip/SDDR_TT_M_xlconstant_0_0/sim/SDDR_TT_M_xlconstant_0_0.v" \
"../../../../SCSDDR_TT.ip_user_files/bd/SDDR_TT_M/ip/SDDR_TT_M_xlconcat_0_0/sim/SDDR_TT_M_xlconcat_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
