{
    "cveId": "CVE-2022-33745",
    "version": "1.0.0",
    "timestamp": "2024-12-15T20:24:27.876763+00:00",
    "description": "insufficient TLB flush for x86 PV guests in shadow mode For migration as well as to work around kernels unaware of L1TF (see XSA-273), PV guests may be run in shadow paging mode. To address XSA-401, code was moved inside a function in Xen. This code movement missed a variable changing meaning / value between old and new code positions. The now wrong use of the variable did lead to a wrong TLB flush condition, omitting flushes where such are necessary.",
    "keyphrases": {
        "rootcause": "insufficient TLB flush",
        "weakness": "wrong TLB flush condition",
        "impact": "",
        "vector": "",
        "attacker": "",
        "product": "Xen",
        "version": "",
        "component": ""
    }
}
