
*** Running vivado
    with args -log main_interconnect.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_interconnect.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_interconnect.tcl -notrace
Command: link_design -top main_interconnect -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0.dcp' for cell 'memory_controller_0/DDRAM/u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 1566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'memory_controller_0/DDRAM/u_mig_7series_0'
Finished Parsing XDC File [c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'memory_controller_0/DDRAM/u_mig_7series_0'
Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/const/const.xdc]
WARNING: [Vivado 12-584] No ports matched 'DOWN_button'. [C:/xilinx_project/git_project/projet_CPU/projet_CPU/const/const.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xilinx_project/git_project/projet_CPU/projet_CPU/const/const.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/const/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 89 instances

8 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 707.773 ; gain = 367.414
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 711.051 ; gain = 3.277
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f26b8045

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1281.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 74 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: edf84f92

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1281.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 116 cells and removed 6914 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 145f14145

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1281.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 3147 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 145f14145

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1281.676 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 145f14145

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.676 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1281.676 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d1ced550

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.676 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7dfcf78b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1281.676 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1281.676 ; gain = 573.902
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1281.676 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_interconnect_drc_opted.rpt -pb main_interconnect_drc_opted.pb -rpx main_interconnect_drc_opted.rpx
Command: report_drc -file main_interconnect_drc_opted.rpt -pb main_interconnect_drc_opted.pb -rpx main_interconnect_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1281.676 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4cb65724

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1281.676 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1281.676 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'Freq_Divider_0/count[16]_i_1' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	digit_display_0/char_select_reg[1] {FDRE}
	digit_display_0/char_select_reg[0] {FDRE}
	digit_display_0/char_select_reg[5] {FDRE}
	digit_display_0/char_select_reg[3] {FDRE}
	digit_display_0/char_select_reg[6] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: deeff683

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.676 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1aaca26ce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1291.930 ; gain = 10.254

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1aaca26ce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1291.930 ; gain = 10.254
Phase 1 Placer Initialization | Checksum: 1aaca26ce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1291.930 ; gain = 10.254

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1cc72b02e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1291.930 ; gain = 10.254

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cc72b02e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1291.930 ; gain = 10.254

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 197bef35f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1291.930 ; gain = 10.254

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14f68df51

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1291.930 ; gain = 10.254

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 131d851f4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1291.930 ; gain = 10.254

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 131d851f4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 1291.930 ; gain = 10.254

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 156c3e3aa

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1291.930 ; gain = 10.254

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1738c96ee

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1291.930 ; gain = 10.254

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 146f5a956

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 1291.930 ; gain = 10.254

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 146f5a956

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 1291.930 ; gain = 10.254

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1a3c4527c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1291.930 ; gain = 10.254
Phase 3 Detail Placement | Checksum: 1a3c4527c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1291.930 ; gain = 10.254

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 148d19918

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 148d19918

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1331.949 ; gain = 50.273
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.758. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10a798d45

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1331.949 ; gain = 50.273
Phase 4.1 Post Commit Optimization | Checksum: 10a798d45

Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1331.949 ; gain = 50.273

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10a798d45

Time (s): cpu = 00:01:02 ; elapsed = 00:00:49 . Memory (MB): peak = 1331.949 ; gain = 50.273

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10a798d45

Time (s): cpu = 00:01:02 ; elapsed = 00:00:49 . Memory (MB): peak = 1331.949 ; gain = 50.273

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f6e1a5b5

Time (s): cpu = 00:01:02 ; elapsed = 00:00:49 . Memory (MB): peak = 1331.949 ; gain = 50.273
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f6e1a5b5

Time (s): cpu = 00:01:02 ; elapsed = 00:00:49 . Memory (MB): peak = 1331.949 ; gain = 50.273
Ending Placer Task | Checksum: ecd981a4

Time (s): cpu = 00:01:02 ; elapsed = 00:00:49 . Memory (MB): peak = 1331.949 ; gain = 50.273
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 1331.949 ; gain = 50.273
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.886 . Memory (MB): peak = 1331.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_interconnect_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1331.949 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file main_interconnect_utilization_placed.rpt -pb main_interconnect_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1331.949 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_interconnect_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1331.949 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1331.949 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.758 | TNS=-3516.132 |
Phase 1 Physical Synthesis Initialization | Checksum: 12e4ec4ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1331.949 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.758 | TNS=-3516.132 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0[4]. Replicated 2 times.
INFO: [Physopt 32-572] Net Freq_Divider_0/count_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 6 nets. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.755 | TNS=-3514.960 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1331.949 ; gain = 0.000
Phase 2 Fanout Optimization | Checksum: c05cfc17

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 116 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][13].  Did not re-place instance memory_controller_0/phys/read_buffer[13]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][8].  Did not re-place instance memory_controller_0/phys/read_buffer[8]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][3].  Did not re-place instance memory_controller_0/phys/read_buffer[3]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]_replica
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[21]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][21].  Did not re-place instance memory_controller_0/phys/read_buffer[21]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][14].  Did not re-place instance memory_controller_0/phys/read_buffer[14]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[28]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][28].  Did not re-place instance memory_controller_0/phys/read_buffer[28]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][9].  Did not re-place instance memory_controller_0/phys/read_buffer[9]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[23]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][23].  Did not re-place instance memory_controller_0/phys/read_buffer[23]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[27]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][27].  Did not re-place instance memory_controller_0/phys/read_buffer[27]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][0].  Did not re-place instance memory_controller_0/phys/read_buffer[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][12].  Did not re-place instance memory_controller_0/phys/read_buffer[12]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][1].  Did not re-place instance memory_controller_0/phys/read_buffer[1]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][7].  Did not re-place instance memory_controller_0/phys/read_buffer[7]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[25]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][25].  Did not re-place instance memory_controller_0/phys/read_buffer[25]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5]_INST_0
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][15].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[31]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][31].  Did not re-place instance memory_controller_0/phys/read_buffer[31]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][5].  Did not re-place instance memory_controller_0/phys/read_buffer[5]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][10].  Did not re-place instance memory_controller_0/phys/read_buffer[10]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[29]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][29].  Did not re-place instance memory_controller_0/phys/read_buffer[29]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[16]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][16].  Did not re-place instance memory_controller_0/phys/read_buffer[16]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[24]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][24].  Did not re-place instance memory_controller_0/phys/read_buffer[24]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[18]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][18].  Did not re-place instance memory_controller_0/phys/read_buffer[18]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][6].  Did not re-place instance memory_controller_0/phys/read_buffer[6]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][15].  Did not re-place instance memory_controller_0/phys/read_buffer[15]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[26]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][26].  Did not re-place instance memory_controller_0/phys/read_buffer[26]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][11].  Did not re-place instance memory_controller_0/phys/read_buffer[11]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[19]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][19].  Did not re-place instance memory_controller_0/phys/read_buffer[19]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[30]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][30].  Did not re-place instance memory_controller_0/phys/read_buffer[30]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][2].  Did not re-place instance memory_controller_0/phys/read_buffer[2]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild.  Re-placed instance memory_controller_0/DDRAM/sync_read_data_reg
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/app_addr_reg[26]_i_6.  Re-placed instance memory_controller_0/DDRAM/current_state[2]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/next_state[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[22]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][22].  Did not re-place instance memory_controller_0/phys/read_buffer[22]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[20]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][20].  Did not re-place instance memory_controller_0/phys/read_buffer[20]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][4].  Did not re-place instance memory_controller_0/phys/read_buffer[4]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0.  Re-placed instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[17]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][17].  Did not re-place instance memory_controller_0/phys/read_buffer[17]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/app_addr_reg[26]_i_6.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/next_state[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/my_write_ack.  Re-placed instance memory_controller_0/CTRL[0].ARB_I/my_write_ack_reg
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_4_n_0.  Re-placed instance memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_4
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/gen_mux_rd[6].mux_rd_fall1_r_reg[6][34].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]_0.  Re-placed instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_4
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/app_wdf_data_reg[0][1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[0]
INFO: [Physopt 32-662] Processed net app_addr_reg[26]_i_6_n_0.  Did not re-place instance app_addr_reg[26]_i_6
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[10].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[10]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[11].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[11]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[12].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[12]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[13]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[14].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[14]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[15].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[15]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[16].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[16]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[17].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[17]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[18].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[18]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[19].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[19]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[20].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[20]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[21].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[21]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[22].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[22]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[23].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[23]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[24].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[25]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[25].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[26]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[26].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[27]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[27].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[29]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[28].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[30]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[29].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[31]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[3].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[3]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[4]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[5].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[5]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[6].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[6]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[7]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[8].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[9].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[9]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[24]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[28]
INFO: [Physopt 32-661] Optimized 16 nets.  Re-placed 16 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 16 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.755 | TNS=-3517.609 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1331.949 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: cf9a5bbb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1331.949 ; gain = 0.000
Phase 4 Rewire | Checksum: cf9a5bbb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]. Replicated 1 times.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]. Replicated 1 times.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.755 | TNS=-3517.571 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1331.949 ; gain = 0.000
Phase 5 Critical Cell Optimization | Checksum: 1690b0af5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1331.949 ; gain = 0.000
Phase 6 Fanout Optimization | Checksum: c4727a26

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 115 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][13].  Did not re-place instance memory_controller_0/phys/read_buffer[13]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][8].  Did not re-place instance memory_controller_0/phys/read_buffer[8]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][3].  Did not re-place instance memory_controller_0/phys/read_buffer[3]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][9].  Did not re-place instance memory_controller_0/phys/read_buffer[9]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[21]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][21].  Did not re-place instance memory_controller_0/phys/read_buffer[21]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][0].  Did not re-place instance memory_controller_0/phys/read_buffer[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][12].  Did not re-place instance memory_controller_0/phys/read_buffer[12]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][14].  Did not re-place instance memory_controller_0/phys/read_buffer[14]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][1].  Did not re-place instance memory_controller_0/phys/read_buffer[1]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][7].  Did not re-place instance memory_controller_0/phys/read_buffer[7]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[25]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][25].  Did not re-place instance memory_controller_0/phys/read_buffer[25]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][5].  Did not re-place instance memory_controller_0/phys/read_buffer[5]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][10].  Did not re-place instance memory_controller_0/phys/read_buffer[10]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[24]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][24].  Did not re-place instance memory_controller_0/phys/read_buffer[24]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[16]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][16].  Did not re-place instance memory_controller_0/phys/read_buffer[16]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[18]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[28]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][18].  Did not re-place instance memory_controller_0/phys/read_buffer[18]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][28].  Did not re-place instance memory_controller_0/phys/read_buffer[28]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[31]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][31].  Did not re-place instance memory_controller_0/phys/read_buffer[31]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][6].  Did not re-place instance memory_controller_0/phys/read_buffer[6]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][15].  Did not re-place instance memory_controller_0/phys/read_buffer[15]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[26]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][26].  Did not re-place instance memory_controller_0/phys/read_buffer[26]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[23]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][23].  Did not re-place instance memory_controller_0/phys/read_buffer[23]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][11].  Did not re-place instance memory_controller_0/phys/read_buffer[11]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[19]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][19].  Did not re-place instance memory_controller_0/phys/read_buffer[19]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[30]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][30].  Did not re-place instance memory_controller_0/phys/read_buffer[30]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[29]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][29].  Did not re-place instance memory_controller_0/phys/read_buffer[29]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][2].  Did not re-place instance memory_controller_0/phys/read_buffer[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[20]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][20].  Did not re-place instance memory_controller_0/phys/read_buffer[20]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[22]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][22].  Did not re-place instance memory_controller_0/phys/read_buffer[22]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[27]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][27].  Did not re-place instance memory_controller_0/phys/read_buffer[27]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][4].  Did not re-place instance memory_controller_0/phys/read_buffer[4]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild.  Did not re-place instance memory_controller_0/DDRAM/sync_read_data_reg
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/app_addr_reg[26]_i_6.  Did not re-place instance memory_controller_0/DDRAM/current_state[2]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/next_state[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[17]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][17].  Did not re-place instance memory_controller_0/phys/read_buffer[17]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/app_addr_reg[26]_i_6.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/next_state[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5][55].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/my_write_ack.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/my_write_ack_reg
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_4_n_0.  Re-placed instance memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_4
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/app_wdf_data_reg[0][1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[0]
INFO: [Physopt 32-662] Processed net app_addr_reg[26]_i_6_n_0.  Did not re-place instance app_addr_reg[26]_i_6
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[10].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[10]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[11].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[11]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[12].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[12]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[13]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[14].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[14]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[15].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[15]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[16].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[16]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[17].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[17]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[18].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[18]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[19].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[19]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[20].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[20]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[21].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[21]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[22].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[22]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[23].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[23]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[24].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[25]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[25].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[26]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[26].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[27]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[27].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[29]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[28].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[30]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[29].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[31]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[3].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[3]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[4]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[5].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[5]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[6].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[6]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[7]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[8].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[9].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[9]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[24]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[28]
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.755 | TNS=-3517.571 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1331.949 ; gain = 0.000
Phase 7 Placement Based Optimization | Checksum: bd0406bd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1331.949 ; gain = 0.000
Phase 8 Rewire | Checksum: bd0406bd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 17 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild. Replicated 1 times.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/app_addr_reg[26]_i_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.755 | TNS=-3513.117 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1331.949 ; gain = 0.000
Phase 9 Critical Cell Optimization | Checksum: abeeca61

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.755 | TNS=-3512.116 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1331.949 ; gain = 0.000
Phase 10 Fanout Optimization | Checksum: 5d7689e9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 117 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][13].  Did not re-place instance memory_controller_0/phys/read_buffer[13]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][8].  Did not re-place instance memory_controller_0/phys/read_buffer[8]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][3].  Did not re-place instance memory_controller_0/phys/read_buffer[3]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][9].  Did not re-place instance memory_controller_0/phys/read_buffer[9]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[21]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][21].  Did not re-place instance memory_controller_0/phys/read_buffer[21]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][0].  Did not re-place instance memory_controller_0/phys/read_buffer[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][12].  Did not re-place instance memory_controller_0/phys/read_buffer[12]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][14].  Did not re-place instance memory_controller_0/phys/read_buffer[14]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][1].  Did not re-place instance memory_controller_0/phys/read_buffer[1]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][7].  Did not re-place instance memory_controller_0/phys/read_buffer[7]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[25]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][25].  Did not re-place instance memory_controller_0/phys/read_buffer[25]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][5].  Did not re-place instance memory_controller_0/phys/read_buffer[5]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][10].  Did not re-place instance memory_controller_0/phys/read_buffer[10]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[24]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][24].  Did not re-place instance memory_controller_0/phys/read_buffer[24]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[16]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][16].  Did not re-place instance memory_controller_0/phys/read_buffer[16]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[18]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[28]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][18].  Did not re-place instance memory_controller_0/phys/read_buffer[18]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][28].  Did not re-place instance memory_controller_0/phys/read_buffer[28]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[31]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][31].  Did not re-place instance memory_controller_0/phys/read_buffer[31]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][6].  Did not re-place instance memory_controller_0/phys/read_buffer[6]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][15].  Did not re-place instance memory_controller_0/phys/read_buffer[15]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[26]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][26].  Did not re-place instance memory_controller_0/phys/read_buffer[26]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[23]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][23].  Did not re-place instance memory_controller_0/phys/read_buffer[23]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][11].  Did not re-place instance memory_controller_0/phys/read_buffer[11]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[19]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][19].  Did not re-place instance memory_controller_0/phys/read_buffer[19]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[30]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][30].  Did not re-place instance memory_controller_0/phys/read_buffer[30]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[29]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][29].  Did not re-place instance memory_controller_0/phys/read_buffer[29]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][2].  Did not re-place instance memory_controller_0/phys/read_buffer[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[20]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][20].  Did not re-place instance memory_controller_0/phys/read_buffer[20]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[22]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][22].  Did not re-place instance memory_controller_0/phys/read_buffer[22]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[27]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][27].  Did not re-place instance memory_controller_0/phys/read_buffer[27]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][4].  Did not re-place instance memory_controller_0/phys/read_buffer[4]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/app_addr_reg[26]_i_6.  Did not re-place instance memory_controller_0/DDRAM/current_state[2]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/next_state[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild.  Did not re-place instance memory_controller_0/DDRAM/sync_read_data_reg
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[17]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][17].  Did not re-place instance memory_controller_0/phys/read_buffer[17]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0_repN.  Re-placed instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild_repN.  Did not re-place instance memory_controller_0/DDRAM/sync_read_data_reg_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/app_addr_reg[26]_i_6.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/next_state[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]_0_repN.  Re-placed instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_4_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/my_write_ack.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/my_write_ack_reg
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_4_n_0.  Re-placed instance memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_4
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/app_wdf_data_reg[0][1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[0]
INFO: [Physopt 32-662] Processed net app_addr_reg[26]_i_6_n_0.  Did not re-place instance app_addr_reg[26]_i_6
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[10].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[10]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[11].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[11]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[12].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[12]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[13]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[14].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[14]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[15].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[15]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[16].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[16]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[17].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[17]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[18].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[18]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[19].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[19]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[20].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[20]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[21].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[21]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[22].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[22]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[23].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[23]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[24].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[25]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[25].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[26]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[26].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[27]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[27].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[29]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[28].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[30]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[29].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[31]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[3].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[3]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[4]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[5].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[5]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[6].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[6]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[7]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[8].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[9].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[9]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[24]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[28]
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.755 | TNS=-3511.758 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1331.949 ; gain = 0.000
Phase 11 Placement Based Optimization | Checksum: 134a71f94

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1331.949 ; gain = 0.000
Phase 12 Rewire | Checksum: 134a71f94

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 13 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/app_addr_reg[26]_i_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1331.949 ; gain = 0.000
Phase 13 Critical Cell Optimization | Checksum: f614c9ff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 DSP Register Optimization | Checksum: f614c9ff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 15 BRAM Register Optimization | Checksum: f614c9ff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 16 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 URAM Register Optimization | Checksum: f614c9ff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 17 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 17 Shift Register Optimization | Checksum: f614c9ff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: f614c9ff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: f614c9ff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: f614c9ff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: f614c9ff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 54 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 13 nets.  Swapped 175 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 175 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.754 | TNS=-3510.174 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1331.949 ; gain = 0.000
Phase 22 Critical Pin Optimization | Checksum: f614c9ff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 Very High Fanout Optimization | Checksum: f614c9ff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 24 Placement Based Optimization
INFO: [Physopt 32-660] Identified 115 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][8].  Did not re-place instance memory_controller_0/phys/read_buffer[8]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][3].  Did not re-place instance memory_controller_0/phys/read_buffer[3]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][13].  Did not re-place instance memory_controller_0/phys/read_buffer[13]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[21]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][21].  Did not re-place instance memory_controller_0/phys/read_buffer[21]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][12].  Did not re-place instance memory_controller_0/phys/read_buffer[12]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][7].  Did not re-place instance memory_controller_0/phys/read_buffer[7]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][5].  Did not re-place instance memory_controller_0/phys/read_buffer[5]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][9].  Did not re-place instance memory_controller_0/phys/read_buffer[9]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[25]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][25].  Did not re-place instance memory_controller_0/phys/read_buffer[25]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[18]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[28]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][10].  Did not re-place instance memory_controller_0/phys/read_buffer[10]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][18].  Did not re-place instance memory_controller_0/phys/read_buffer[18]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][28].  Did not re-place instance memory_controller_0/phys/read_buffer[28]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][6].  Did not re-place instance memory_controller_0/phys/read_buffer[6]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][15].  Did not re-place instance memory_controller_0/phys/read_buffer[15]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[23]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][23].  Did not re-place instance memory_controller_0/phys/read_buffer[23]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][1].  Did not re-place instance memory_controller_0/phys/read_buffer[1]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][11].  Did not re-place instance memory_controller_0/phys/read_buffer[11]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][14].  Did not re-place instance memory_controller_0/phys/read_buffer[14]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][0].  Did not re-place instance memory_controller_0/phys/read_buffer[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[16]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][16].  Did not re-place instance memory_controller_0/phys/read_buffer[16]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[29]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][29].  Did not re-place instance memory_controller_0/phys/read_buffer[29]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][2].  Did not re-place instance memory_controller_0/phys/read_buffer[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[31]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][31].  Did not re-place instance memory_controller_0/phys/read_buffer[31]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[20]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][20].  Did not re-place instance memory_controller_0/phys/read_buffer[20]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[26]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][26].  Did not re-place instance memory_controller_0/phys/read_buffer[26]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[22]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][22].  Did not re-place instance memory_controller_0/phys/read_buffer[22]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[27]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][27].  Did not re-place instance memory_controller_0/phys/read_buffer[27]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[19]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][19].  Did not re-place instance memory_controller_0/phys/read_buffer[19]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][4].  Did not re-place instance memory_controller_0/phys/read_buffer[4]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[24]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][24].  Did not re-place instance memory_controller_0/phys/read_buffer[24]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/app_addr_reg[26]_i_6.  Did not re-place instance memory_controller_0/DDRAM/current_state[2]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/next_state[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild.  Did not re-place instance memory_controller_0/DDRAM/sync_read_data_reg
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[17]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][17].  Did not re-place instance memory_controller_0/phys/read_buffer[17]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0_repN.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild_repN.  Did not re-place instance memory_controller_0/DDRAM/sync_read_data_reg_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[30]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][30].  Did not re-place instance memory_controller_0/phys/read_buffer[30]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/app_addr_reg[26]_i_6.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/next_state[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5][55].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/app_wdf_data_reg[0][1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[0]
INFO: [Physopt 32-662] Processed net app_addr_reg[26]_i_6_n_0.  Did not re-place instance app_addr_reg[26]_i_6
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[10].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[10]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[11].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[11]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[12].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[12]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[13]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[14].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[14]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[15].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[15]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[16].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[16]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[17].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[17]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[18].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[18]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[19].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[19]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[20].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[20]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[21].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[21]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[22].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[22]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[23].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[23]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[24].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[25]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[25].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[26]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[26].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[27]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[27].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[29]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[28].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[30]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[29].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[31]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[3].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[3]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[4]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[5].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[5]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[6].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[6]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[7]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[8].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[9].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[9]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[24]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[28]
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.754 | TNS=-3510.198 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1331.949 ; gain = 0.000
Phase 24 Placement Based Optimization | Checksum: dbe548d9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.754 | TNS=-3510.198 |
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3510.622 |
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN_1.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica_1
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8]_INST_0
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/read_buffer_reg[31][8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net memory_controller_0/phys/io_WE_reg_rep__12_n_0. Replicated 4 times.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_WE_reg_rep__12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3513.349 |
INFO: [Physopt 32-81] Processed net memory_controller_0/phys/io_addr_reg[0]_rep_n_0. Replicated 10 times.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_addr_reg[0]_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3516.288 |
INFO: [Physopt 32-81] Processed net memory_controller_0/phys/io_addr[0]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_addr[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3533.248 |
INFO: [Physopt 32-81] Processed net memory_controller_0/phys/io_WE_reg_rep__12_n_0_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_WE_reg_rep__12_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3534.003 |
INFO: [Physopt 32-81] Processed net memory_controller_0/phys/io_WE_reg_rep__0_n_0. Replicated 4 times.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_WE_reg_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3536.476 |
INFO: [Physopt 32-81] Processed net memory_controller_0/phys/io_addr_reg[0]_rep_n_0_repN. Replicated 3 times.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_addr_reg[0]_rep_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3542.012 |
INFO: [Physopt 32-81] Processed net memory_controller_0/phys/io_addr_reg[0]_rep_n_0_repN_10. Replicated 2 times.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_addr_reg[0]_rep_n_0_repN_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3546.172 |
INFO: [Physopt 32-81] Processed net memory_controller_0/phys/io_addr_reg[1]_rep__0_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_addr_reg[1]_rep__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3549.661 |
INFO: [Physopt 32-572] Net memory_controller_0/phys/io_addr_reg[0]_rep_n_0_repN_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/io_addr_reg[0]_rep_n_0_repN_13.  Did not re-place instance memory_controller_0/phys/io_addr_reg[0]_rep_replica_13
INFO: [Physopt 32-572] Net memory_controller_0/phys/io_addr_reg[0]_rep_n_0_repN_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_addr_reg[0]_rep_n_0_repN_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_port_out[9]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3549.603 |
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net memory_controller_0/phys/io_WE_reg_rep__11_n_0. Replicated 3 times.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_WE_reg_rep__11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3550.224 |
INFO: [Physopt 32-81] Processed net memory_controller_0/phys/io_WE_reg_rep__11_n_0_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_WE_reg_rep__11_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3550.998 |
INFO: [Physopt 32-81] Processed net memory_controller_0/phys/io_addr[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_addr[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3554.535 |
INFO: [Physopt 32-572] Net memory_controller_0/phys/io_WE_reg_rep__11_n_0_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/io_WE_reg_rep__11_n_0_repN_3.  Did not re-place instance memory_controller_0/phys/io_WE_reg_rep__11_replica_3
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_WE_reg_rep__11_n_0_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[0]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out_reg[0]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out_reg[0]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_port_out[0]_i_160_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3554.522 |
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/app_wdf_data[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/port_physical_wr_data_retimed_reg_n_0_[3].  Re-placed instance memory_controller_0/CTRL[0].ARB_I/port_physical_wr_data_retimed_reg[3]
INFO: [Physopt 32-735] Processed net memory_controller_0/CTRL[0].ARB_I/port_physical_wr_data_retimed_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3553.619 |
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/port_physical_wr_data_retimed_reg_n_0_[3].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/port_physical_wr_data_retimed_reg[3]
INFO: [Physopt 32-81] Processed net memory_controller_0/CTRL[0].ARB_I/port_physical_wr_data_retimed_reg_n_0_[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net memory_controller_0/CTRL[0].ARB_I/port_physical_wr_data_retimed_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3553.486 |
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/app_wdf_data[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/port_physical_wr_data_retimed_reg_n_0_[14].  Re-placed instance memory_controller_0/CTRL[0].ARB_I/port_physical_wr_data_retimed_reg[14]
INFO: [Physopt 32-735] Processed net memory_controller_0/CTRL[0].ARB_I/port_physical_wr_data_retimed_reg_n_0_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3552.553 |
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN_1.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica_1
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/read_buffer_reg[31][13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/phys/io_WE_reg_rep_n_0.  Re-placed instance memory_controller_0/phys/io_WE_reg_rep
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_WE_reg_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3552.223 |
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/io_WE_reg_rep_n_0.  Did not re-place instance memory_controller_0/phys/io_WE_reg_rep
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_WE_reg_rep_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[12]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out_reg[12]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out_reg[12]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_port_out[12]_i_180_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3552.221 |
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/phys/io_WE_reg_rep__10_n_0.  Re-placed instance memory_controller_0/phys/io_WE_reg_rep__10
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_WE_reg_rep__10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3552.208 |
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/io_WE_reg_rep__10_n_0.  Did not re-place instance memory_controller_0/phys/io_WE_reg_rep__10
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_WE_reg_rep__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[14]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out_reg[14]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out_reg[14]_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_port_out[14]_i_156_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3552.195 |
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/phys/io_addr_reg[0]_rep_n_0_repN_1.  Re-placed instance memory_controller_0/phys/io_addr_reg[0]_rep_replica_1
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_addr_reg[0]_rep_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3551.133 |
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/io_addr_reg[0]_rep_n_0_repN_1.  Did not re-place instance memory_controller_0/phys/io_addr_reg[0]_rep_replica_1
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_addr_reg[0]_rep_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[5]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out_reg[5]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out_reg[5]_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_port_out[5]_i_166_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3551.098 |
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_port_out[12]_i_179_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3551.073 |
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/io_WE_reg_rep__11_n_0_repN_1.  Did not re-place instance memory_controller_0/phys/io_WE_reg_rep__11_replica_1
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_WE_reg_rep__11_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[12]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out_reg[12]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out_reg[12]_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[12]_i_154_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out_reg[12]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK_manager_0/CLK_out2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/app_wdf_data[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/port_physical_wr_data_retimed_reg_n_0_[6].  Re-placed instance memory_controller_0/CTRL[0].ARB_I/port_physical_wr_data_retimed_reg[6]
INFO: [Physopt 32-735] Processed net memory_controller_0/CTRL[0].ARB_I/port_physical_wr_data_retimed_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3550.561 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3550.561 |
Phase 25 Critical Path Optimization | Checksum: af719fb0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 26 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3550.561 |
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN_1.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica_1
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/read_buffer_reg[31][13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_controller_0/phys/io_WE_reg_rep__11_n_0_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/io_WE_reg_rep__11_n_0_repN_1.  Did not re-place instance memory_controller_0/phys/io_WE_reg_rep__11_replica_1
INFO: [Physopt 32-572] Net memory_controller_0/phys/io_WE_reg_rep__11_n_0_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_WE_reg_rep__11_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_port_out[10]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3550.543 |
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net memory_controller_0/phys/io_WE_reg_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_WE_reg_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3551.279 |
INFO: [Physopt 32-572] Net memory_controller_0/phys/io_addr_reg[0]_rep_n_0_repN_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/io_addr_reg[0]_rep_n_0_repN_13.  Did not re-place instance memory_controller_0/phys/io_addr_reg[0]_rep_replica_13
INFO: [Physopt 32-572] Net memory_controller_0/phys/io_addr_reg[0]_rep_n_0_repN_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_addr_reg[0]_rep_n_0_repN_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net memory_controller_0/phys/io_port_out[8]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3551.207 |
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[2]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out_reg[2]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out_reg[2]_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[2]_i_153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out_reg[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK_manager_0/CLK_out2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/app_wdf_data[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/port_physical_wr_data_retimed_reg_n_0_[15].  Re-placed instance memory_controller_0/CTRL[0].ARB_I/port_physical_wr_data_retimed_reg[15]
INFO: [Physopt 32-735] Processed net memory_controller_0/CTRL[0].ARB_I/port_physical_wr_data_retimed_reg_n_0_[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3550.279 |
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN_1.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica_1
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/read_buffer_reg[31][13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/io_WE_reg_rep__11_n_0_repN_1.  Did not re-place instance memory_controller_0/phys/io_WE_reg_rep__11_replica_1
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_WE_reg_rep__11_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[2]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out_reg[2]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out_reg[2]_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out[2]_i_153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/io_port_out_reg[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK_manager_0/CLK_out2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/app_addr[3].  Re-placed instance memory_controller_0/DDRAM/app_addr_reg[3]
INFO: [Physopt 32-735] Processed net memory_controller_0/DDRAM/app_addr[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3550.276 |
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/app_addr[3].  Did not re-place instance memory_controller_0/DDRAM/app_addr_reg[3]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/app_addr[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/app_wdf_data_reg[0][1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[2]
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/app_wdf_data_reg[0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/app_addr[26]_i_1_n_0.  Did not re-place instance memory_controller_0/DDRAM/app_addr[26]_i_1
INFO: [Physopt 32-735] Processed net memory_controller_0/DDRAM/app_addr[26]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3550.001 |
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/app_wdf_data[15].  Did not re-place instance memory_controller_0/DDRAM/app_wdf_data_reg[15]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/app_wdf_data[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[0]
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/E[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/app_wdf_data[63]_i_1
INFO: [Physopt 32-735] Processed net memory_controller_0/CTRL[0].ARB_I/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3549.965 |
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/E[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/app_wdf_data[63]_i_1
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.747 | TNS=-3549.965 |
Phase 26 Critical Path Optimization | Checksum: 8cfb2a32

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 1331.949 ; gain = 0.000

Phase 27 BRAM Enable Optimization
Phase 27 BRAM Enable Optimization | Checksum: 8cfb2a32

Time (s): cpu = 00:00:56 ; elapsed = 00:00:36 . Memory (MB): peak = 1331.949 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1331.949 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.747 | TNS=-3549.965 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.003  |          2.173  |           10  |              0  |                     8  |           0  |           3  |  00:00:02  |
|  Placement Based    |          0.000  |         -2.315  |            0  |              0  |                    22  |           0  |           4  |  00:00:19  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell      |          0.000  |          4.492  |            4  |              0  |                     4  |           0  |           3  |  00:00:03  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin       |          0.001  |          1.584  |            0  |              0  |                    13  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.007  |        -39.767  |           45  |              0  |                    32  |           0  |           2  |  00:00:08  |
|  Total              |          0.011  |        -33.833  |           59  |              0  |                    79  |           0  |          26  |  00:00:33  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 108665ef6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 1331.949 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
853 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 1331.949 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.906 . Memory (MB): peak = 1331.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5c78eee2 ConstDB: 0 ShapeSum: 8810e78c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c742b683

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.707 ; gain = 127.758
Post Restoration Checksum: NetGraph: 1b591a70 NumContArr: abe99c13 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c742b683

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1459.707 ; gain = 127.758

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c742b683

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1465.656 ; gain = 133.707

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c742b683

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1465.656 ; gain = 133.707
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12483d64f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1495.680 ; gain = 163.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.584 | TNS=-3251.319| WHS=-1.797 | THS=-1424.324|

Phase 2 Router Initialization | Checksum: 147e113d2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1495.680 ; gain = 163.730

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1178a3130

Time (s): cpu = 00:08:12 ; elapsed = 00:04:26 . Memory (MB): peak = 1546.648 ; gain = 214.699

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1291
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.827 | TNS=-7360.056| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 154aa6358

Time (s): cpu = 00:18:53 ; elapsed = 00:12:21 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.992 | TNS=-7393.995| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d2441e9c

Time (s): cpu = 00:18:54 ; elapsed = 00:12:21 . Memory (MB): peak = 1828.594 ; gain = 496.645
Phase 4 Rip-up And Reroute | Checksum: 1d2441e9c

Time (s): cpu = 00:18:54 ; elapsed = 00:12:21 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1749232e0

Time (s): cpu = 00:18:55 ; elapsed = 00:12:22 . Memory (MB): peak = 1828.594 ; gain = 496.645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.827 | TNS=-7354.274| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 16fc90451

Time (s): cpu = 00:18:55 ; elapsed = 00:12:22 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16fc90451

Time (s): cpu = 00:18:55 ; elapsed = 00:12:22 . Memory (MB): peak = 1828.594 ; gain = 496.645
Phase 5 Delay and Skew Optimization | Checksum: 16fc90451

Time (s): cpu = 00:18:55 ; elapsed = 00:12:22 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23407a03f

Time (s): cpu = 00:18:56 ; elapsed = 00:12:23 . Memory (MB): peak = 1828.594 ; gain = 496.645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.818 | TNS=-7303.737| WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19f63d3bf

Time (s): cpu = 00:18:56 ; elapsed = 00:12:23 . Memory (MB): peak = 1828.594 ; gain = 496.645
Phase 6 Post Hold Fix | Checksum: 19f63d3bf

Time (s): cpu = 00:18:56 ; elapsed = 00:12:23 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 21c91ce7e

Time (s): cpu = 00:18:59 ; elapsed = 00:12:24 . Memory (MB): peak = 1828.594 ; gain = 496.645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.818 | TNS=-7303.737| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 21c91ce7e

Time (s): cpu = 00:18:59 ; elapsed = 00:12:24 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.83588 %
  Global Horizontal Routing Utilization  = 2.37269 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y53 -> INT_L_X40Y53
Phase 8 Route finalize | Checksum: 21c91ce7e

Time (s): cpu = 00:18:59 ; elapsed = 00:12:24 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 21c91ce7e

Time (s): cpu = 00:18:59 ; elapsed = 00:12:24 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2631f973a

Time (s): cpu = 00:19:00 ; elapsed = 00:12:25 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1828.594 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.557. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 794f108b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1828.594 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 11 Incr Placement Change | Checksum: 2631f973a

Time (s): cpu = 00:19:29 ; elapsed = 00:12:54 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 1bc06b86c

Time (s): cpu = 00:19:36 ; elapsed = 00:13:01 . Memory (MB): peak = 1828.594 ; gain = 496.645
Post Restoration Checksum: NetGraph: fc8ab9f2 NumContArr: 999bb4c9 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 196266ebb

Time (s): cpu = 00:19:37 ; elapsed = 00:13:03 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 196266ebb

Time (s): cpu = 00:19:37 ; elapsed = 00:13:03 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: e8663e4d

Time (s): cpu = 00:19:37 ; elapsed = 00:13:03 . Memory (MB): peak = 1828.594 ; gain = 496.645
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1ee756b0f

Time (s): cpu = 00:19:44 ; elapsed = 00:13:07 . Memory (MB): peak = 1828.594 ; gain = 496.645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.528 | TNS=-7212.138| WHS=-1.797 | THS=-1423.186|

Phase 13 Router Initialization | Checksum: 256148f21

Time (s): cpu = 00:19:46 ; elapsed = 00:13:08 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 104f0715d

Time (s): cpu = 00:20:01 ; elapsed = 00:13:16 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.664 | TNS=-7450.833| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 167c77255

Time (s): cpu = 00:20:22 ; elapsed = 00:13:34 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.688 | TNS=-7444.202| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1898d14a1

Time (s): cpu = 00:20:23 ; elapsed = 00:13:34 . Memory (MB): peak = 1828.594 ; gain = 496.645
Phase 15 Rip-up And Reroute | Checksum: 1898d14a1

Time (s): cpu = 00:20:23 ; elapsed = 00:13:34 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 143d17c8f

Time (s): cpu = 00:20:24 ; elapsed = 00:13:35 . Memory (MB): peak = 1828.594 ; gain = 496.645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.664 | TNS=-7445.068| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 19e883c73

Time (s): cpu = 00:20:24 ; elapsed = 00:13:35 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 19e883c73

Time (s): cpu = 00:20:24 ; elapsed = 00:13:35 . Memory (MB): peak = 1828.594 ; gain = 496.645
Phase 16 Delay and Skew Optimization | Checksum: 19e883c73

Time (s): cpu = 00:20:24 ; elapsed = 00:13:35 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 152dada33

Time (s): cpu = 00:20:25 ; elapsed = 00:13:36 . Memory (MB): peak = 1828.594 ; gain = 496.645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.660 | TNS=-7394.530| WHS=0.037  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 196566fcb

Time (s): cpu = 00:20:25 ; elapsed = 00:13:36 . Memory (MB): peak = 1828.594 ; gain = 496.645
Phase 17 Post Hold Fix | Checksum: 196566fcb

Time (s): cpu = 00:20:25 ; elapsed = 00:13:36 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 18debd1dc

Time (s): cpu = 00:20:27 ; elapsed = 00:13:37 . Memory (MB): peak = 1828.594 ; gain = 496.645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.660 | TNS=-7394.530| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 18debd1dc

Time (s): cpu = 00:20:27 ; elapsed = 00:13:37 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.86016 %
  Global Horizontal Routing Utilization  = 2.40018 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y53 -> INT_L_X40Y53
Phase 19 Route finalize | Checksum: 18debd1dc

Time (s): cpu = 00:20:28 ; elapsed = 00:13:37 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 18debd1dc

Time (s): cpu = 00:20:28 ; elapsed = 00:13:37 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1fea36839

Time (s): cpu = 00:20:29 ; elapsed = 00:13:38 . Memory (MB): peak = 1828.594 ; gain = 496.645

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-5.656 | TNS=-7383.482| WHS=0.038  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 190e89d5d

Time (s): cpu = 00:20:34 ; elapsed = 00:13:41 . Memory (MB): peak = 1828.594 ; gain = 496.645
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:20:34 ; elapsed = 00:13:41 . Memory (MB): peak = 1828.594 ; gain = 496.645

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
880 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:20:38 ; elapsed = 00:13:44 . Memory (MB): peak = 1828.594 ; gain = 496.645
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1828.594 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_interconnect_drc_routed.rpt -pb main_interconnect_drc_routed.pb -rpx main_interconnect_drc_routed.rpx
Command: report_drc -file main_interconnect_drc_routed.rpt -pb main_interconnect_drc_routed.pb -rpx main_interconnect_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_interconnect_methodology_drc_routed.rpt -pb main_interconnect_methodology_drc_routed.pb -rpx main_interconnect_methodology_drc_routed.rpx
Command: report_methodology -file main_interconnect_methodology_drc_routed.rpt -pb main_interconnect_methodology_drc_routed.pb -rpx main_interconnect_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1828.594 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file main_interconnect_power_routed.rpt -pb main_interconnect_power_summary_routed.pb -rpx main_interconnect_power_routed.rpx
Command: report_power -file main_interconnect_power_routed.rpt -pb main_interconnect_power_summary_routed.pb -rpx main_interconnect_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
892 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1828.594 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file main_interconnect_route_status.rpt -pb main_interconnect_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_interconnect_timing_summary_routed.rpt -rpx main_interconnect_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_interconnect_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_interconnect_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Apr 12 22:46:18 2018...

*** Running vivado
    with args -log main_interconnect.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_interconnect.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_interconnect.tcl -notrace
Command: link_design -top main_interconnect -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0.dcp' for cell 'memory_controller_0/DDRAM/u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 1886 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'memory_controller_0/DDRAM/u_mig_7series_0'
Finished Parsing XDC File [c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'memory_controller_0/DDRAM/u_mig_7series_0'
Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/const/const.xdc]
WARNING: [Vivado 12-584] No ports matched 'DOWN_button'. [C:/xilinx_project/git_project/projet_CPU/projet_CPU/const/const.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xilinx_project/git_project/projet_CPU/projet_CPU/const/const.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/const/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 89 instances

8 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 705.758 ; gain = 365.852
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 710.211 ; gain = 4.453
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9a163178

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1278.965 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 74 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: a4d61fff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1278.965 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 187 cells and removed 7015 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ae89a0cb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1278.965 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 3181 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ae89a0cb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.965 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ae89a0cb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.965 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1278.965 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 4a254575

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.965 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b6f5b892

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1278.965 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1278.965 ; gain = 573.207
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1278.965 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_interconnect_drc_opted.rpt -pb main_interconnect_drc_opted.pb -rpx main_interconnect_drc_opted.rpx
Command: report_drc -file main_interconnect_drc_opted.rpt -pb main_interconnect_drc_opted.pb -rpx main_interconnect_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1278.965 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: def4e77f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1278.965 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1278.965 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'Freq_Divider_0/count[16]_i_1' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	digit_display_0/char_select_reg[1] {FDRE}
	digit_display_0/char_select_reg[2] {FDRE}
	digit_display_0/char_select_reg[7] {FDRE}
	digit_display_0/char_select_reg[3] {FDRE}
	digit_display_0/char_select_reg[0] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c3c5c42f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.965 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25a6bbabc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1290.605 ; gain = 11.641

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25a6bbabc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1290.605 ; gain = 11.641
Phase 1 Placer Initialization | Checksum: 25a6bbabc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1290.605 ; gain = 11.641

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 296d38c6e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1290.605 ; gain = 11.641

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 296d38c6e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1290.605 ; gain = 11.641

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 219954fa9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1290.605 ; gain = 11.641

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25f30963f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1290.605 ; gain = 11.641

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 251400d56

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1290.605 ; gain = 11.641

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 251400d56

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1290.605 ; gain = 11.641

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 251ddaa92

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1290.605 ; gain = 11.641

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1482cd188

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1290.605 ; gain = 11.641

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 171534187

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1290.605 ; gain = 11.641

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 171534187

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1290.605 ; gain = 11.641

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1c8b9b73e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 1290.605 ; gain = 11.641
Phase 3 Detail Placement | Checksum: 1c8b9b73e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 1290.605 ; gain = 11.641

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14ff0ae09

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14ff0ae09

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1332.211 ; gain = 53.246
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.714. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14219757b

Time (s): cpu = 00:01:14 ; elapsed = 00:01:02 . Memory (MB): peak = 1332.473 ; gain = 53.508
Phase 4.1 Post Commit Optimization | Checksum: 14219757b

Time (s): cpu = 00:01:14 ; elapsed = 00:01:02 . Memory (MB): peak = 1332.473 ; gain = 53.508

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14219757b

Time (s): cpu = 00:01:14 ; elapsed = 00:01:03 . Memory (MB): peak = 1332.473 ; gain = 53.508

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14219757b

Time (s): cpu = 00:01:14 ; elapsed = 00:01:03 . Memory (MB): peak = 1332.473 ; gain = 53.508

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c0bd39ba

Time (s): cpu = 00:01:14 ; elapsed = 00:01:03 . Memory (MB): peak = 1332.473 ; gain = 53.508
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c0bd39ba

Time (s): cpu = 00:01:15 ; elapsed = 00:01:03 . Memory (MB): peak = 1332.473 ; gain = 53.508
Ending Placer Task | Checksum: 14ffb9716

Time (s): cpu = 00:01:15 ; elapsed = 00:01:03 . Memory (MB): peak = 1332.473 ; gain = 53.508
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:05 . Memory (MB): peak = 1332.473 ; gain = 53.508
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.849 . Memory (MB): peak = 1332.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_interconnect_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1333.211 ; gain = 0.738
INFO: [runtcl-4] Executing : report_utilization -file main_interconnect_utilization_placed.rpt -pb main_interconnect_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1333.211 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_interconnect_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1333.211 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1333.211 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4531.611 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a149fffa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1333.211 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4531.611 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0. Net driver memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2 was replaced.
INFO: [Physopt 32-81] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Freq_Divider_0/count_reg[1]_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4526.285 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1333.211 ; gain = 0.000
Phase 2 Fanout Optimization | Checksum: 103ad563a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 115 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][7].  Did not re-place instance memory_controller_0/phys/read_buffer[7]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][5].  Did not re-place instance memory_controller_0/phys/read_buffer[5]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][0].  Did not re-place instance memory_controller_0/phys/read_buffer[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][12].  Did not re-place instance memory_controller_0/phys/read_buffer[12]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][11].  Did not re-place instance memory_controller_0/phys/read_buffer[11]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][1].  Did not re-place instance memory_controller_0/phys/read_buffer[1]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][6].  Did not re-place instance memory_controller_0/phys/read_buffer[6]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][15].  Did not re-place instance memory_controller_0/phys/read_buffer[15]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][14].  Did not re-place instance memory_controller_0/phys/read_buffer[14]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][13].  Did not re-place instance memory_controller_0/phys/read_buffer[13]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[23]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][23].  Did not re-place instance memory_controller_0/phys/read_buffer[23]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][3].  Did not re-place instance memory_controller_0/phys/read_buffer[3]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[16]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][16].  Did not re-place instance memory_controller_0/phys/read_buffer[16]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[28]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][28].  Did not re-place instance memory_controller_0/phys/read_buffer[28]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[19]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][19].  Did not re-place instance memory_controller_0/phys/read_buffer[19]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[26]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][26].  Did not re-place instance memory_controller_0/phys/read_buffer[26]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[24]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][24].  Did not re-place instance memory_controller_0/phys/read_buffer[24]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[21]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][21].  Did not re-place instance memory_controller_0/phys/read_buffer[21]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[17]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][17].  Did not re-place instance memory_controller_0/phys/read_buffer[17]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[18]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][18].  Did not re-place instance memory_controller_0/phys/read_buffer[18]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][8].  Did not re-place instance memory_controller_0/phys/read_buffer[8]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[20]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][20].  Did not re-place instance memory_controller_0/phys/read_buffer[20]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][10].  Did not re-place instance memory_controller_0/phys/read_buffer[10]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][2].  Did not re-place instance memory_controller_0/phys/read_buffer[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][4].  Did not re-place instance memory_controller_0/phys/read_buffer[4]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][9].  Did not re-place instance memory_controller_0/phys/read_buffer[9]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[31]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][31].  Did not re-place instance memory_controller_0/phys/read_buffer[31]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[25]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][25].  Did not re-place instance memory_controller_0/phys/read_buffer[25]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[22]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][22].  Did not re-place instance memory_controller_0/phys/read_buffer[22]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[27]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][27].  Did not re-place instance memory_controller_0/phys/read_buffer[27]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[30]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][30].  Did not re-place instance memory_controller_0/phys/read_buffer[30]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[29]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][29].  Did not re-place instance memory_controller_0/phys/read_buffer[29]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild.  Did not re-place instance memory_controller_0/DDRAM/sync_read_data_reg
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/app_addr_reg[26]_i_6.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/app_addr[26]_i_7
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/app_addr_reg[26]_i_6.  Re-placed instance memory_controller_0/DDRAM/app_addr[26]_i_8
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5][31].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/gen_mux_rd[6].mux_rd_fall1_r_reg[6][16].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_3_n_0.  Re-placed instance memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/next_state[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_2_n_0.  Re-placed instance memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/my_write_ack.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/my_write_ack_reg
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/next_state[2].  Re-placed instance memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/app_wdf_data_reg[0][1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[2]
INFO: [Physopt 32-662] Processed net app_addr_reg[26]_i_6_n_0.  Did not re-place instance app_addr_reg[26]_i_6
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[10].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[10]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[11].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[11]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[12].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[12]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[13]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[14].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[14]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[15].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[15]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[16].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[16]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[17].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[17]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[18].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[18]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[19].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[19]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[20].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[20]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[21].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[21]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[22].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[22]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[23].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[23]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[24].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[25]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[25].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[26]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[26].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[27]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[27].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[29]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[28].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[30]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[29].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[31]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[3].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[3]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[4]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[5].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[5]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[6].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[6]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[7]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[8].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[9].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[9]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[24]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[28]
INFO: [Physopt 32-661] Optimized 11 nets.  Re-placed 11 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 11 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4525.195 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1333.211 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 1a943ce8e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1333.211 ; gain = 0.000
Phase 4 Rewire | Checksum: 1a943ce8e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4525.190 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1333.211 ; gain = 0.000
Phase 5 Critical Cell Optimization | Checksum: 63dea696

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1333.211 ; gain = 0.000
Phase 6 Fanout Optimization | Checksum: 6c9286b9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 106 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][7].  Did not re-place instance memory_controller_0/phys/read_buffer[7]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][5].  Did not re-place instance memory_controller_0/phys/read_buffer[5]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][0].  Did not re-place instance memory_controller_0/phys/read_buffer[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][12].  Did not re-place instance memory_controller_0/phys/read_buffer[12]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][11].  Did not re-place instance memory_controller_0/phys/read_buffer[11]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][1].  Did not re-place instance memory_controller_0/phys/read_buffer[1]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][6].  Did not re-place instance memory_controller_0/phys/read_buffer[6]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][15].  Did not re-place instance memory_controller_0/phys/read_buffer[15]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][14].  Did not re-place instance memory_controller_0/phys/read_buffer[14]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][13].  Did not re-place instance memory_controller_0/phys/read_buffer[13]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[23]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][23].  Did not re-place instance memory_controller_0/phys/read_buffer[23]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][3].  Did not re-place instance memory_controller_0/phys/read_buffer[3]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[16]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][16].  Did not re-place instance memory_controller_0/phys/read_buffer[16]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[28]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][28].  Did not re-place instance memory_controller_0/phys/read_buffer[28]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[19]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][19].  Did not re-place instance memory_controller_0/phys/read_buffer[19]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[26]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][26].  Did not re-place instance memory_controller_0/phys/read_buffer[26]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[17]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][17].  Did not re-place instance memory_controller_0/phys/read_buffer[17]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][8].  Did not re-place instance memory_controller_0/phys/read_buffer[8]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[20]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][20].  Did not re-place instance memory_controller_0/phys/read_buffer[20]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[18]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][18].  Did not re-place instance memory_controller_0/phys/read_buffer[18]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[21]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][21].  Did not re-place instance memory_controller_0/phys/read_buffer[21]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[24]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][24].  Did not re-place instance memory_controller_0/phys/read_buffer[24]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][10].  Did not re-place instance memory_controller_0/phys/read_buffer[10]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][4].  Did not re-place instance memory_controller_0/phys/read_buffer[4]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][2].  Did not re-place instance memory_controller_0/phys/read_buffer[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][9].  Did not re-place instance memory_controller_0/phys/read_buffer[9]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[31]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][31].  Did not re-place instance memory_controller_0/phys/read_buffer[31]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[25]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][25].  Did not re-place instance memory_controller_0/phys/read_buffer[25]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[22]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[27]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][22].  Did not re-place instance memory_controller_0/phys/read_buffer[22]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][27].  Did not re-place instance memory_controller_0/phys/read_buffer[27]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[30]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][30].  Did not re-place instance memory_controller_0/phys/read_buffer[30]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[29]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][29].  Did not re-place instance memory_controller_0/phys/read_buffer[29]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild.  Did not re-place instance memory_controller_0/DDRAM/sync_read_data_reg
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5][3].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5][55].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5][2].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[10].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[10]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[11].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[11]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[12].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[12]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[13]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[14].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[14]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[15].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[15]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[16].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[16]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[17].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[17]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[18].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[18]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[19].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[19]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[20].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[20]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[21].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[21]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[22].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[22]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[23].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[23]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[24].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[25]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[25].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[26]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[26].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[27]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[27].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[29]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[28].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[30]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[29].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[31]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[3].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[3]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[4]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[5].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[5]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[6].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[6]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[7]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[8].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[9].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[9]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[24]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[28]
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4525.190 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1333.211 ; gain = 0.000
Phase 7 Placement Based Optimization | Checksum: 12e1f3d33

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1333.211 ; gain = 0.000
Phase 8 Rewire | Checksum: 12e1f3d33

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 20 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1333.211 ; gain = 0.000
Phase 9 Critical Cell Optimization | Checksum: b6320c41

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Fanout Optimization | Checksum: b6320c41

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 103 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][7].  Did not re-place instance memory_controller_0/phys/read_buffer[7]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][5].  Did not re-place instance memory_controller_0/phys/read_buffer[5]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][0].  Did not re-place instance memory_controller_0/phys/read_buffer[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][12].  Did not re-place instance memory_controller_0/phys/read_buffer[12]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][11].  Did not re-place instance memory_controller_0/phys/read_buffer[11]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][1].  Did not re-place instance memory_controller_0/phys/read_buffer[1]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][6].  Did not re-place instance memory_controller_0/phys/read_buffer[6]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][15].  Did not re-place instance memory_controller_0/phys/read_buffer[15]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][14].  Did not re-place instance memory_controller_0/phys/read_buffer[14]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][13].  Did not re-place instance memory_controller_0/phys/read_buffer[13]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[23]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][23].  Did not re-place instance memory_controller_0/phys/read_buffer[23]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][3].  Did not re-place instance memory_controller_0/phys/read_buffer[3]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[16]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][16].  Did not re-place instance memory_controller_0/phys/read_buffer[16]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[28]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][28].  Did not re-place instance memory_controller_0/phys/read_buffer[28]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[19]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][19].  Did not re-place instance memory_controller_0/phys/read_buffer[19]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[26]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][26].  Did not re-place instance memory_controller_0/phys/read_buffer[26]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[17]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][17].  Did not re-place instance memory_controller_0/phys/read_buffer[17]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][8].  Did not re-place instance memory_controller_0/phys/read_buffer[8]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[20]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][20].  Did not re-place instance memory_controller_0/phys/read_buffer[20]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[18]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][18].  Did not re-place instance memory_controller_0/phys/read_buffer[18]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[21]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][21].  Did not re-place instance memory_controller_0/phys/read_buffer[21]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[24]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][24].  Did not re-place instance memory_controller_0/phys/read_buffer[24]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][10].  Did not re-place instance memory_controller_0/phys/read_buffer[10]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][4].  Did not re-place instance memory_controller_0/phys/read_buffer[4]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][2].  Did not re-place instance memory_controller_0/phys/read_buffer[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][9].  Did not re-place instance memory_controller_0/phys/read_buffer[9]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[31]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][31].  Did not re-place instance memory_controller_0/phys/read_buffer[31]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[25]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][25].  Did not re-place instance memory_controller_0/phys/read_buffer[25]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[22]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[27]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][22].  Did not re-place instance memory_controller_0/phys/read_buffer[22]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][27].  Did not re-place instance memory_controller_0/phys/read_buffer[27]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[30]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][30].  Did not re-place instance memory_controller_0/phys/read_buffer[30]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[29]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][29].  Did not re-place instance memory_controller_0/phys/read_buffer[29]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild.  Did not re-place instance memory_controller_0/DDRAM/sync_read_data_reg
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[10].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[10]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[11].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[11]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[12].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[12]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[13]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[14].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[14]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[15].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[15]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[16].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[16]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[17].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[17]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[18].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[18]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[19].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[19]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[20].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[20]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[21].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[21]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[22].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[22]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[23].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[23]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[24].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[25]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[25].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[26]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[26].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[27]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[27].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[29]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[28].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[30]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[29].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[31]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[3].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[3]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[4]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[5].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[5]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[6].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[6]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[7]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[8].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[9].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[9]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[24]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[28]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1333.211 ; gain = 0.000
Phase 11 Placement Based Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1333.211 ; gain = 0.000
Phase 12 Rewire | Checksum: b60899e7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 8 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Critical Cell Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 DSP Register Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 15 BRAM Register Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 16 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 URAM Register Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 17 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 17 Shift Register Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 60 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 19 nets.  Swapped 270 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 270 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4523.115 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1333.211 ; gain = 0.000
Phase 22 Critical Pin Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 Very High Fanout Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 24 Placement Based Optimization
INFO: [Physopt 32-660] Identified 103 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][7].  Did not re-place instance memory_controller_0/phys/read_buffer[7]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][0].  Did not re-place instance memory_controller_0/phys/read_buffer[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][12].  Did not re-place instance memory_controller_0/phys/read_buffer[12]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][11].  Did not re-place instance memory_controller_0/phys/read_buffer[11]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][6].  Did not re-place instance memory_controller_0/phys/read_buffer[6]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][15].  Did not re-place instance memory_controller_0/phys/read_buffer[15]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][3].  Did not re-place instance memory_controller_0/phys/read_buffer[3]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][13].  Did not re-place instance memory_controller_0/phys/read_buffer[13]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[17]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][17].  Did not re-place instance memory_controller_0/phys/read_buffer[17]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][1].  Did not re-place instance memory_controller_0/phys/read_buffer[1]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[20]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][20].  Did not re-place instance memory_controller_0/phys/read_buffer[20]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][5].  Did not re-place instance memory_controller_0/phys/read_buffer[5]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][8].  Did not re-place instance memory_controller_0/phys/read_buffer[8]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][10].  Did not re-place instance memory_controller_0/phys/read_buffer[10]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[16]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][16].  Did not re-place instance memory_controller_0/phys/read_buffer[16]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][14].  Did not re-place instance memory_controller_0/phys/read_buffer[14]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][4].  Did not re-place instance memory_controller_0/phys/read_buffer[4]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][2].  Did not re-place instance memory_controller_0/phys/read_buffer[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[21]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][21].  Did not re-place instance memory_controller_0/phys/read_buffer[21]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[26]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[28]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][26].  Did not re-place instance memory_controller_0/phys/read_buffer[26]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][28].  Did not re-place instance memory_controller_0/phys/read_buffer[28]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[18]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[31]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][18].  Did not re-place instance memory_controller_0/phys/read_buffer[18]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][31].  Did not re-place instance memory_controller_0/phys/read_buffer[31]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[24]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][24].  Did not re-place instance memory_controller_0/phys/read_buffer[24]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[19]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][19].  Did not re-place instance memory_controller_0/phys/read_buffer[19]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][9].  Did not re-place instance memory_controller_0/phys/read_buffer[9]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[23]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[30]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][23].  Did not re-place instance memory_controller_0/phys/read_buffer[23]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][30].  Did not re-place instance memory_controller_0/phys/read_buffer[30]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[27]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[25]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][25].  Did not re-place instance memory_controller_0/phys/read_buffer[25]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][27].  Did not re-place instance memory_controller_0/phys/read_buffer[27]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[22]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][22].  Did not re-place instance memory_controller_0/phys/read_buffer[22]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[29]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][29].  Did not re-place instance memory_controller_0/phys/read_buffer[29]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild.  Did not re-place instance memory_controller_0/DDRAM/sync_read_data_reg
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[10].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[10]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[11].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[11]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[12].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[12]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[13]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[14].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[14]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[15].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[15]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[16].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[16]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[17].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[17]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[18].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[18]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[19].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[19]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[20].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[20]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[21].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[21]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[22].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[22]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[23].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[23]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[24].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[25]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[25].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[26]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[26].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[27]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[27].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[29]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[28].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[30]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[29].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[31]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[3].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[3]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[4]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[5].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[5]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[6].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[6]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[7]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[8].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[9].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[9]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[24]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[28]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1333.211 ; gain = 0.000
Phase 24 Placement Based Optimization | Checksum: dce8d38a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4523.115 |
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/read_buffer_reg[31][7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/app_addr[21].  Re-placed instance memory_controller_0/DDRAM/app_addr_reg[21]
INFO: [Physopt 32-735] Processed net memory_controller_0/DDRAM/app_addr[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4522.974 |
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/read_buffer_reg[31][7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/app_addr[23].  Re-placed instance memory_controller_0/DDRAM/app_addr_reg[23]
INFO: [Physopt 32-735] Processed net memory_controller_0/DDRAM/app_addr[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4522.828 |
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/app_addr[23].  Did not re-place instance memory_controller_0/DDRAM/app_addr_reg[23]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/app_addr[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/app_wdf_data_reg[0][1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[2]
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/app_wdf_data_reg[0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/app_addr[26]_i_1_n_0.  Re-placed instance memory_controller_0/DDRAM/app_addr[26]_i_1
INFO: [Physopt 32-735] Processed net memory_controller_0/DDRAM/app_addr[26]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4521.436 |
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/app_wdf_mask[0].  Re-placed instance memory_controller_0/DDRAM/app_wdf_mask_reg[0]
INFO: [Physopt 32-735] Processed net memory_controller_0/DDRAM/app_wdf_mask[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4521.309 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4521.309 |
Phase 25 Critical Path Optimization | Checksum: febcbcd7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 26 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4521.309 |
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/read_buffer_reg[31][7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/app_wdf_mask[5].  Re-placed instance memory_controller_0/DDRAM/app_wdf_mask_reg[5]
INFO: [Physopt 32-735] Processed net memory_controller_0/DDRAM/app_wdf_mask[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4521.182 |
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/read_buffer_reg[31][7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/app_wdf_data[12].  Did not re-place instance memory_controller_0/DDRAM/app_wdf_data_reg[12]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/app_wdf_data[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/app_wdf_data_reg[0][1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[2]
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/app_wdf_data_reg[0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/E[0].  Re-placed instance memory_controller_0/CTRL[0].ARB_I/app_wdf_data[63]_i_1
INFO: [Physopt 32-735] Processed net memory_controller_0/CTRL[0].ARB_I/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4520.507 |
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/app_addr[4].  Did not re-place instance memory_controller_0/DDRAM/app_addr_reg[4]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/app_addr[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/app_addr[26]_i_1_n_0.  Did not re-place instance memory_controller_0/DDRAM/app_addr[26]_i_1
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/app_addr[26]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK_manager_0/intern_CLK_out0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4520.507 |
Phase 26 Critical Path Optimization | Checksum: 1198f6917

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1333.211 ; gain = 0.000

Phase 27 BRAM Enable Optimization
Phase 27 BRAM Enable Optimization | Checksum: 1198f6917

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1333.211 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1333.211 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.714 | TNS=-4520.507 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          5.326  |            6  |              0  |                     6  |           0  |           3  |  00:00:03  |
|  Placement Based    |          0.000  |          1.091  |            0  |              0  |                    14  |           0  |           4  |  00:00:17  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.004  |            1  |              0  |                     1  |           0  |           3  |  00:00:02  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin       |          0.000  |          2.076  |            0  |              0  |                    19  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.000  |          2.607  |            0  |              0  |                     6  |           0  |           2  |  00:00:02  |
|  Total              |          0.000  |         11.104  |            7  |              0  |                    46  |           0  |          26  |  00:00:24  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 1a033d9d0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 1333.211 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
673 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 1333.211 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.860 . Memory (MB): peak = 1333.211 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a8a6b066 ConstDB: 0 ShapeSum: b7a0a173 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f4034cf2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1457.594 ; gain = 124.383
Post Restoration Checksum: NetGraph: b4b991fd NumContArr: 3f49baf5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f4034cf2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1457.594 ; gain = 124.383

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f4034cf2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1464.234 ; gain = 131.023

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f4034cf2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1464.234 ; gain = 131.023
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1cc80b73a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 1487.453 ; gain = 154.242
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.543 | TNS=-4317.570| WHS=-1.798 | THS=-307.857|

Phase 2 Router Initialization | Checksum: 1f28f7c19

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 1489.125 ; gain = 155.914

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b0c6a91c

Time (s): cpu = 00:02:08 ; elapsed = 00:01:20 . Memory (MB): peak = 1538.379 ; gain = 205.168

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 946
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.776 | TNS=-6379.669| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 131441c2e

Time (s): cpu = 00:02:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1538.379 ; gain = 205.168

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.776 | TNS=-6380.249| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10e30ec54

Time (s): cpu = 00:02:21 ; elapsed = 00:01:29 . Memory (MB): peak = 1538.379 ; gain = 205.168
Phase 4 Rip-up And Reroute | Checksum: 10e30ec54

Time (s): cpu = 00:02:21 ; elapsed = 00:01:29 . Memory (MB): peak = 1538.379 ; gain = 205.168

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: a2755f72

Time (s): cpu = 00:02:21 ; elapsed = 00:01:29 . Memory (MB): peak = 1538.379 ; gain = 205.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.776 | TNS=-6260.692| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 11c7ed599

Time (s): cpu = 00:02:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1538.379 ; gain = 205.168

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11c7ed599

Time (s): cpu = 00:02:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1538.379 ; gain = 205.168
Phase 5 Delay and Skew Optimization | Checksum: 11c7ed599

Time (s): cpu = 00:02:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1538.379 ; gain = 205.168

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 184542d4e

Time (s): cpu = 00:02:24 ; elapsed = 00:01:30 . Memory (MB): peak = 1538.379 ; gain = 205.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.774 | TNS=-6123.865| WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 192d9ff7e

Time (s): cpu = 00:02:24 ; elapsed = 00:01:31 . Memory (MB): peak = 1538.379 ; gain = 205.168
Phase 6 Post Hold Fix | Checksum: 192d9ff7e

Time (s): cpu = 00:02:24 ; elapsed = 00:01:31 . Memory (MB): peak = 1538.379 ; gain = 205.168

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 169da4b8c

Time (s): cpu = 00:02:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1538.379 ; gain = 205.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.774 | TNS=-6123.865| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 169da4b8c

Time (s): cpu = 00:02:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1538.379 ; gain = 205.168

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.53506 %
  Global Horizontal Routing Utilization  = 1.88292 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X43Y61 -> INT_R_X43Y61
South Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
Phase 8 Route finalize | Checksum: 169da4b8c

Time (s): cpu = 00:02:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1538.379 ; gain = 205.168

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 169da4b8c

Time (s): cpu = 00:02:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1538.379 ; gain = 205.168

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1a9771513

Time (s): cpu = 00:02:27 ; elapsed = 00:01:33 . Memory (MB): peak = 1538.379 ; gain = 205.168

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1538.379 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.766. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 44e0447e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1538.379 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 11 Incr Placement Change | Checksum: 1a9771513

Time (s): cpu = 00:02:45 ; elapsed = 00:01:48 . Memory (MB): peak = 1538.379 ; gain = 205.168

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: fc0a76d8

Time (s): cpu = 00:02:51 ; elapsed = 00:01:55 . Memory (MB): peak = 1538.379 ; gain = 205.168
Post Restoration Checksum: NetGraph: 3ab6a842 NumContArr: 27a3ce4 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 3d30e526

Time (s): cpu = 00:02:52 ; elapsed = 00:01:55 . Memory (MB): peak = 1538.379 ; gain = 205.168

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 3d30e526

Time (s): cpu = 00:02:52 ; elapsed = 00:01:55 . Memory (MB): peak = 1538.379 ; gain = 205.168

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: ff220dca

Time (s): cpu = 00:02:52 ; elapsed = 00:01:56 . Memory (MB): peak = 1538.379 ; gain = 205.168
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 136d7191e

Time (s): cpu = 00:02:57 ; elapsed = 00:01:59 . Memory (MB): peak = 1538.379 ; gain = 205.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.759 | TNS=-6244.693| WHS=-1.798 | THS=-307.340|

Phase 13 Router Initialization | Checksum: 18996fec4

Time (s): cpu = 00:02:59 ; elapsed = 00:02:00 . Memory (MB): peak = 1538.379 ; gain = 205.168

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 17b9bc4c1

Time (s): cpu = 00:03:02 ; elapsed = 00:02:01 . Memory (MB): peak = 1546.574 ; gain = 213.363

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.771 | TNS=-6299.609| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 23f4785b0

Time (s): cpu = 00:03:07 ; elapsed = 00:02:05 . Memory (MB): peak = 1546.574 ; gain = 213.363

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.834 | TNS=-6299.318| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 19d7f126f

Time (s): cpu = 00:03:07 ; elapsed = 00:02:05 . Memory (MB): peak = 1546.574 ; gain = 213.363
Phase 15 Rip-up And Reroute | Checksum: 19d7f126f

Time (s): cpu = 00:03:07 ; elapsed = 00:02:05 . Memory (MB): peak = 1546.574 ; gain = 213.363

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 191d3f4a1

Time (s): cpu = 00:03:08 ; elapsed = 00:02:06 . Memory (MB): peak = 1546.574 ; gain = 213.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.771 | TNS=-6179.985| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 1295394f2

Time (s): cpu = 00:03:10 ; elapsed = 00:02:06 . Memory (MB): peak = 1546.574 ; gain = 213.363

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1295394f2

Time (s): cpu = 00:03:10 ; elapsed = 00:02:07 . Memory (MB): peak = 1546.574 ; gain = 213.363
Phase 16 Delay and Skew Optimization | Checksum: 1295394f2

Time (s): cpu = 00:03:10 ; elapsed = 00:02:07 . Memory (MB): peak = 1546.574 ; gain = 213.363

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 19555aa96

Time (s): cpu = 00:03:11 ; elapsed = 00:02:07 . Memory (MB): peak = 1546.574 ; gain = 213.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.765 | TNS=-6067.282| WHS=0.040  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1a4c7c546

Time (s): cpu = 00:03:11 ; elapsed = 00:02:07 . Memory (MB): peak = 1546.574 ; gain = 213.363
Phase 17 Post Hold Fix | Checksum: 1a4c7c546

Time (s): cpu = 00:03:11 ; elapsed = 00:02:07 . Memory (MB): peak = 1546.574 ; gain = 213.363

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 178e66153

Time (s): cpu = 00:03:13 ; elapsed = 00:02:08 . Memory (MB): peak = 1546.574 ; gain = 213.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.765 | TNS=-6067.282| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 178e66153

Time (s): cpu = 00:03:13 ; elapsed = 00:02:08 . Memory (MB): peak = 1546.574 ; gain = 213.363

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.54093 %
  Global Horizontal Routing Utilization  = 1.89521 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
Phase 19 Route finalize | Checksum: 178e66153

Time (s): cpu = 00:03:13 ; elapsed = 00:02:08 . Memory (MB): peak = 1546.574 ; gain = 213.363

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 178e66153

Time (s): cpu = 00:03:13 ; elapsed = 00:02:08 . Memory (MB): peak = 1546.574 ; gain = 213.363

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 187a91bb0

Time (s): cpu = 00:03:14 ; elapsed = 00:02:09 . Memory (MB): peak = 1546.574 ; gain = 213.363

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-5.761 | TNS=-6059.461| WHS=0.041  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 10a297f80

Time (s): cpu = 00:03:18 ; elapsed = 00:02:12 . Memory (MB): peak = 1546.574 ; gain = 213.363
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:19 ; elapsed = 00:02:12 . Memory (MB): peak = 1546.574 ; gain = 213.363

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
700 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:23 ; elapsed = 00:02:14 . Memory (MB): peak = 1546.574 ; gain = 213.363
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1546.574 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_interconnect_drc_routed.rpt -pb main_interconnect_drc_routed.pb -rpx main_interconnect_drc_routed.rpx
Command: report_drc -file main_interconnect_drc_routed.rpt -pb main_interconnect_drc_routed.pb -rpx main_interconnect_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_interconnect_methodology_drc_routed.rpt -pb main_interconnect_methodology_drc_routed.pb -rpx main_interconnect_methodology_drc_routed.rpx
Command: report_methodology -file main_interconnect_methodology_drc_routed.rpt -pb main_interconnect_methodology_drc_routed.pb -rpx main_interconnect_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1546.574 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file main_interconnect_power_routed.rpt -pb main_interconnect_power_summary_routed.pb -rpx main_interconnect_power_routed.rpx
Command: report_power -file main_interconnect_power_routed.rpt -pb main_interconnect_power_summary_routed.pb -rpx main_interconnect_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
712 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_interconnect_route_status.rpt -pb main_interconnect_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_interconnect_timing_summary_routed.rpt -rpx main_interconnect_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_interconnect_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_interconnect_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Wed May  9 15:20:35 2018...

*** Running vivado
    with args -log main_interconnect.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_interconnect.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_interconnect.tcl -notrace
Command: open_checkpoint main_interconnect_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 234.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/.Xil/Vivado-5600-Qlala-Blade/dcp1/main_interconnect_early.xdc]
Finished Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/.Xil/Vivado-5600-Qlala-Blade/dcp1/main_interconnect_early.xdc]
Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/.Xil/Vivado-5600-Qlala-Blade/dcp1/main_interconnect.xdc]
Finished Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/.Xil/Vivado-5600-Qlala-Blade/dcp1/main_interconnect.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 657.523 ; gain = 7.879
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 657.523 ; gain = 7.879
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 88 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 657.523 ; gain = 430.809
Command: write_bitstream -force main_interconnect.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net Freq_Divider_0/count_reg[1]_0 is a gated clock net sourced by a combinational pin Freq_Divider_0/count[16]_i_1/O, cell Freq_Divider_0/count[16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT Freq_Divider_0/count[16]_i_1 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    digit_display_0/char_select_reg[2] {FDRE}
    digit_display_0/char_select_reg[6]_lopt_replica {FDRE}
    digit_display_0/char_select_reg[4] {FDRE}
    digit_display_0/char_select_reg[3]_lopt_replica {FDRE}
    digit_display_0/char_select_reg[7]_lopt_replica {FDRE}
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out on the memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./main_interconnect.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed May  9 15:22:05 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 1250.617 ; gain = 593.094
INFO: [Common 17-206] Exiting Vivado at Wed May  9 15:22:05 2018...

*** Running vivado
    with args -log main_interconnect.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_interconnect.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_interconnect.tcl -notrace
Command: link_design -top main_interconnect -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0.dcp' for cell 'memory_controller_0/DDRAM/u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 1886 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'memory_controller_0/DDRAM/u_mig_7series_0'
Finished Parsing XDC File [c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'memory_controller_0/DDRAM/u_mig_7series_0'
Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/const/const.xdc]
WARNING: [Vivado 12-584] No ports matched 'DOWN_button'. [C:/xilinx_project/git_project/projet_CPU/projet_CPU/const/const.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xilinx_project/git_project/projet_CPU/projet_CPU/const/const.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/const/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 89 instances

8 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 705.848 ; gain = 365.051
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 709.773 ; gain = 3.926
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9a163178

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1279.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 74 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: a4d61fff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1279.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 187 cells and removed 7015 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ae89a0cb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1279.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 3181 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ae89a0cb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1279.219 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ae89a0cb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1279.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1279.219 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 4a254575

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1279.219 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b6f5b892

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1279.219 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1279.219 ; gain = 573.371
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1279.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_interconnect_drc_opted.rpt -pb main_interconnect_drc_opted.pb -rpx main_interconnect_drc_opted.rpx
Command: report_drc -file main_interconnect_drc_opted.rpt -pb main_interconnect_drc_opted.pb -rpx main_interconnect_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1279.219 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: def4e77f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1279.219 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1279.219 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'Freq_Divider_0/count[16]_i_1' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	digit_display_0/char_select_reg[3]_lopt_replica {FDRE}
	digit_display_0/char_select_reg[7]_lopt_replica {FDRE}
	digit_display_0/char_select_reg[4]_lopt_replica {FDRE}
	digit_display_0/char_select_reg[6]_lopt_replica {FDRE}
	digit_display_0/char_select_reg[5]_lopt_replica {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c3c5c42f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1279.219 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25a6bbabc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1291.391 ; gain = 12.172

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25a6bbabc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1291.391 ; gain = 12.172
Phase 1 Placer Initialization | Checksum: 25a6bbabc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1291.391 ; gain = 12.172

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 296d38c6e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1291.391 ; gain = 12.172

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 296d38c6e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1291.391 ; gain = 12.172

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 219954fa9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1291.391 ; gain = 12.172

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25f30963f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1291.391 ; gain = 12.172

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 251400d56

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1291.391 ; gain = 12.172

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 251400d56

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1291.391 ; gain = 12.172

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 251ddaa92

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1291.391 ; gain = 12.172

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1482cd188

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1291.391 ; gain = 12.172

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 171534187

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1291.391 ; gain = 12.172

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 171534187

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1291.391 ; gain = 12.172

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1c8b9b73e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1291.391 ; gain = 12.172
Phase 3 Detail Placement | Checksum: 1c8b9b73e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1291.391 ; gain = 12.172

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14ff0ae09

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14ff0ae09

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1332.465 ; gain = 53.246
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.714. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14219757b

Time (s): cpu = 00:01:12 ; elapsed = 00:01:00 . Memory (MB): peak = 1332.465 ; gain = 53.246
Phase 4.1 Post Commit Optimization | Checksum: 14219757b

Time (s): cpu = 00:01:12 ; elapsed = 00:01:00 . Memory (MB): peak = 1332.465 ; gain = 53.246

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14219757b

Time (s): cpu = 00:01:12 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.465 ; gain = 53.246

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14219757b

Time (s): cpu = 00:01:12 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.465 ; gain = 53.246

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c0bd39ba

Time (s): cpu = 00:01:12 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.465 ; gain = 53.246
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c0bd39ba

Time (s): cpu = 00:01:12 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.465 ; gain = 53.246
Ending Placer Task | Checksum: 14ffb9716

Time (s): cpu = 00:01:12 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.465 ; gain = 53.246
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1332.465 ; gain = 53.246
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.839 . Memory (MB): peak = 1332.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_interconnect_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1334.215 ; gain = 1.750
INFO: [runtcl-4] Executing : report_utilization -file main_interconnect_utilization_placed.rpt -pb main_interconnect_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1334.215 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_interconnect_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1334.215 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1334.215 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4531.611 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a149fffa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1334.215 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4531.611 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0. Net driver memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2 was replaced.
INFO: [Physopt 32-81] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net Freq_Divider_0/count_reg[1]_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4526.285 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1334.215 ; gain = 0.000
Phase 2 Fanout Optimization | Checksum: 103ad563a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 115 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][7].  Did not re-place instance memory_controller_0/phys/read_buffer[7]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][5].  Did not re-place instance memory_controller_0/phys/read_buffer[5]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][0].  Did not re-place instance memory_controller_0/phys/read_buffer[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][12].  Did not re-place instance memory_controller_0/phys/read_buffer[12]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][11].  Did not re-place instance memory_controller_0/phys/read_buffer[11]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][1].  Did not re-place instance memory_controller_0/phys/read_buffer[1]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][6].  Did not re-place instance memory_controller_0/phys/read_buffer[6]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][15].  Did not re-place instance memory_controller_0/phys/read_buffer[15]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][14].  Did not re-place instance memory_controller_0/phys/read_buffer[14]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][13].  Did not re-place instance memory_controller_0/phys/read_buffer[13]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[23]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][23].  Did not re-place instance memory_controller_0/phys/read_buffer[23]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][3].  Did not re-place instance memory_controller_0/phys/read_buffer[3]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[16]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][16].  Did not re-place instance memory_controller_0/phys/read_buffer[16]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[28]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][28].  Did not re-place instance memory_controller_0/phys/read_buffer[28]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[19]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][19].  Did not re-place instance memory_controller_0/phys/read_buffer[19]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[26]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][26].  Did not re-place instance memory_controller_0/phys/read_buffer[26]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[24]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][24].  Did not re-place instance memory_controller_0/phys/read_buffer[24]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[21]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][21].  Did not re-place instance memory_controller_0/phys/read_buffer[21]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[17]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][17].  Did not re-place instance memory_controller_0/phys/read_buffer[17]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[18]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][18].  Did not re-place instance memory_controller_0/phys/read_buffer[18]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][8].  Did not re-place instance memory_controller_0/phys/read_buffer[8]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[20]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][20].  Did not re-place instance memory_controller_0/phys/read_buffer[20]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][10].  Did not re-place instance memory_controller_0/phys/read_buffer[10]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][2].  Did not re-place instance memory_controller_0/phys/read_buffer[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][4].  Did not re-place instance memory_controller_0/phys/read_buffer[4]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][9].  Did not re-place instance memory_controller_0/phys/read_buffer[9]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[31]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][31].  Did not re-place instance memory_controller_0/phys/read_buffer[31]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[25]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][25].  Did not re-place instance memory_controller_0/phys/read_buffer[25]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[22]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][22].  Did not re-place instance memory_controller_0/phys/read_buffer[22]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[27]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][27].  Did not re-place instance memory_controller_0/phys/read_buffer[27]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[30]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][30].  Did not re-place instance memory_controller_0/phys/read_buffer[30]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[29]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][29].  Did not re-place instance memory_controller_0/phys/read_buffer[29]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild.  Did not re-place instance memory_controller_0/DDRAM/sync_read_data_reg
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/app_addr_reg[26]_i_6.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/app_addr[26]_i_7
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/app_addr_reg[26]_i_6.  Re-placed instance memory_controller_0/DDRAM/app_addr[26]_i_8
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5][31].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/gen_mux_rd[6].mux_rd_fall1_r_reg[6][16].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_3_n_0.  Re-placed instance memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/next_state[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state[0]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_2_n_0.  Re-placed instance memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/my_write_ack.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/my_write_ack_reg
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/next_state[2].  Re-placed instance memory_controller_0/CTRL[0].ARB_I/current_state[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/current_state[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/app_wdf_data_reg[0][1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[2]
INFO: [Physopt 32-662] Processed net app_addr_reg[26]_i_6_n_0.  Did not re-place instance app_addr_reg[26]_i_6
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[10].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[10]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[11].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[11]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[12].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[12]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[13]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[14].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[14]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[15].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[15]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[16].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[16]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[17].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[17]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[18].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[18]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[19].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[19]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[20].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[20]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[21].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[21]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[22].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[22]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[23].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[23]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[24].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[25]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[25].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[26]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[26].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[27]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[27].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[29]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[28].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[30]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[29].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[31]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[3].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[3]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[4]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[5].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[5]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[6].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[6]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[7]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[8].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[9].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[9]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[24]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[28]
INFO: [Physopt 32-661] Optimized 11 nets.  Re-placed 11 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 11 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4525.195 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1334.215 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 1a943ce8e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1334.215 ; gain = 0.000
Phase 4 Rewire | Checksum: 1a943ce8e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4525.190 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1334.215 ; gain = 0.000
Phase 5 Critical Cell Optimization | Checksum: 63dea696

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1334.215 ; gain = 0.000
Phase 6 Fanout Optimization | Checksum: 6c9286b9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 106 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][7].  Did not re-place instance memory_controller_0/phys/read_buffer[7]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][5].  Did not re-place instance memory_controller_0/phys/read_buffer[5]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][0].  Did not re-place instance memory_controller_0/phys/read_buffer[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][12].  Did not re-place instance memory_controller_0/phys/read_buffer[12]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][11].  Did not re-place instance memory_controller_0/phys/read_buffer[11]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][1].  Did not re-place instance memory_controller_0/phys/read_buffer[1]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][6].  Did not re-place instance memory_controller_0/phys/read_buffer[6]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][15].  Did not re-place instance memory_controller_0/phys/read_buffer[15]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][14].  Did not re-place instance memory_controller_0/phys/read_buffer[14]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][13].  Did not re-place instance memory_controller_0/phys/read_buffer[13]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[23]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][23].  Did not re-place instance memory_controller_0/phys/read_buffer[23]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][3].  Did not re-place instance memory_controller_0/phys/read_buffer[3]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[16]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][16].  Did not re-place instance memory_controller_0/phys/read_buffer[16]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[28]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][28].  Did not re-place instance memory_controller_0/phys/read_buffer[28]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[19]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][19].  Did not re-place instance memory_controller_0/phys/read_buffer[19]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[26]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][26].  Did not re-place instance memory_controller_0/phys/read_buffer[26]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[17]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][17].  Did not re-place instance memory_controller_0/phys/read_buffer[17]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][8].  Did not re-place instance memory_controller_0/phys/read_buffer[8]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[20]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][20].  Did not re-place instance memory_controller_0/phys/read_buffer[20]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[18]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][18].  Did not re-place instance memory_controller_0/phys/read_buffer[18]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[21]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][21].  Did not re-place instance memory_controller_0/phys/read_buffer[21]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[24]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][24].  Did not re-place instance memory_controller_0/phys/read_buffer[24]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][10].  Did not re-place instance memory_controller_0/phys/read_buffer[10]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][4].  Did not re-place instance memory_controller_0/phys/read_buffer[4]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][2].  Did not re-place instance memory_controller_0/phys/read_buffer[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][9].  Did not re-place instance memory_controller_0/phys/read_buffer[9]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[31]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][31].  Did not re-place instance memory_controller_0/phys/read_buffer[31]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[25]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][25].  Did not re-place instance memory_controller_0/phys/read_buffer[25]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[22]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[27]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][22].  Did not re-place instance memory_controller_0/phys/read_buffer[22]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][27].  Did not re-place instance memory_controller_0/phys/read_buffer[27]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[30]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][30].  Did not re-place instance memory_controller_0/phys/read_buffer[30]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[29]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][29].  Did not re-place instance memory_controller_0/phys/read_buffer[29]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild.  Did not re-place instance memory_controller_0/DDRAM/sync_read_data_reg
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5][3].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5][55].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/gen_mux_rd_div2.gen_mux_rd[5].mux_rd_fall0_r_reg[5][2].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[10].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[10]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[11].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[11]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[12].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[12]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[13]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[14].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[14]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[15].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[15]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[16].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[16]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[17].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[17]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[18].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[18]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[19].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[19]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[20].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[20]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[21].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[21]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[22].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[22]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[23].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[23]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[24].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[25]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[25].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[26]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[26].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[27]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[27].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[29]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[28].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[30]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[29].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[31]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[3].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[3]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[4]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[5].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[5]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[6].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[6]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[7]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[8].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[9].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[9]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[24]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[28]
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4525.190 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1334.215 ; gain = 0.000
Phase 7 Placement Based Optimization | Checksum: 12e1f3d33

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1334.215 ; gain = 0.000
Phase 8 Rewire | Checksum: 12e1f3d33

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 20 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1334.215 ; gain = 0.000
Phase 9 Critical Cell Optimization | Checksum: b6320c41

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Fanout Optimization | Checksum: b6320c41

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 103 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][7].  Did not re-place instance memory_controller_0/phys/read_buffer[7]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][5].  Did not re-place instance memory_controller_0/phys/read_buffer[5]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][0].  Did not re-place instance memory_controller_0/phys/read_buffer[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][12].  Did not re-place instance memory_controller_0/phys/read_buffer[12]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][11].  Did not re-place instance memory_controller_0/phys/read_buffer[11]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][1].  Did not re-place instance memory_controller_0/phys/read_buffer[1]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][6].  Did not re-place instance memory_controller_0/phys/read_buffer[6]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][15].  Did not re-place instance memory_controller_0/phys/read_buffer[15]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][14].  Did not re-place instance memory_controller_0/phys/read_buffer[14]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][13].  Did not re-place instance memory_controller_0/phys/read_buffer[13]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[23]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][23].  Did not re-place instance memory_controller_0/phys/read_buffer[23]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][3].  Did not re-place instance memory_controller_0/phys/read_buffer[3]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[16]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][16].  Did not re-place instance memory_controller_0/phys/read_buffer[16]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[28]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][28].  Did not re-place instance memory_controller_0/phys/read_buffer[28]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[19]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][19].  Did not re-place instance memory_controller_0/phys/read_buffer[19]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[26]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][26].  Did not re-place instance memory_controller_0/phys/read_buffer[26]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[17]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][17].  Did not re-place instance memory_controller_0/phys/read_buffer[17]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][8].  Did not re-place instance memory_controller_0/phys/read_buffer[8]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[20]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][20].  Did not re-place instance memory_controller_0/phys/read_buffer[20]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[18]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][18].  Did not re-place instance memory_controller_0/phys/read_buffer[18]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[21]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][21].  Did not re-place instance memory_controller_0/phys/read_buffer[21]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[24]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][24].  Did not re-place instance memory_controller_0/phys/read_buffer[24]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][10].  Did not re-place instance memory_controller_0/phys/read_buffer[10]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][4].  Did not re-place instance memory_controller_0/phys/read_buffer[4]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][2].  Did not re-place instance memory_controller_0/phys/read_buffer[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][9].  Did not re-place instance memory_controller_0/phys/read_buffer[9]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[31]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][31].  Did not re-place instance memory_controller_0/phys/read_buffer[31]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[25]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][25].  Did not re-place instance memory_controller_0/phys/read_buffer[25]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[22]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[27]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][22].  Did not re-place instance memory_controller_0/phys/read_buffer[22]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][27].  Did not re-place instance memory_controller_0/phys/read_buffer[27]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[30]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][30].  Did not re-place instance memory_controller_0/phys/read_buffer[30]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[29]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][29].  Did not re-place instance memory_controller_0/phys/read_buffer[29]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild.  Did not re-place instance memory_controller_0/DDRAM/sync_read_data_reg
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[10].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[10]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[11].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[11]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[12].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[12]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[13]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[14].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[14]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[15].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[15]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[16].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[16]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[17].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[17]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[18].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[18]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[19].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[19]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[20].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[20]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[21].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[21]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[22].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[22]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[23].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[23]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[24].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[25]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[25].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[26]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[26].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[27]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[27].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[29]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[28].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[30]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[29].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[31]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[3].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[3]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[4]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[5].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[5]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[6].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[6]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[7]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[8].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[9].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[9]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[24]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[28]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1334.215 ; gain = 0.000
Phase 11 Placement Based Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1334.215 ; gain = 0.000
Phase 12 Rewire | Checksum: b60899e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 8 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Critical Cell Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 DSP Register Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 15 BRAM Register Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 16 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 URAM Register Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 17 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 17 Shift Register Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 60 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 19 nets.  Swapped 270 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 270 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4523.115 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1334.215 ; gain = 0.000
Phase 22 Critical Pin Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 Very High Fanout Optimization | Checksum: b60899e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 24 Placement Based Optimization
INFO: [Physopt 32-660] Identified 103 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][7].  Did not re-place instance memory_controller_0/phys/read_buffer[7]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][0].  Did not re-place instance memory_controller_0/phys/read_buffer[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][12].  Did not re-place instance memory_controller_0/phys/read_buffer[12]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][11].  Did not re-place instance memory_controller_0/phys/read_buffer[11]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][6].  Did not re-place instance memory_controller_0/phys/read_buffer[6]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][15].  Did not re-place instance memory_controller_0/phys/read_buffer[15]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][3].  Did not re-place instance memory_controller_0/phys/read_buffer[3]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][13].  Did not re-place instance memory_controller_0/phys/read_buffer[13]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[17]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][17].  Did not re-place instance memory_controller_0/phys/read_buffer[17]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][1].  Did not re-place instance memory_controller_0/phys/read_buffer[1]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[20]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][20].  Did not re-place instance memory_controller_0/phys/read_buffer[20]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][5].  Did not re-place instance memory_controller_0/phys/read_buffer[5]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][8].  Did not re-place instance memory_controller_0/phys/read_buffer[8]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][10].  Did not re-place instance memory_controller_0/phys/read_buffer[10]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[16]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][16].  Did not re-place instance memory_controller_0/phys/read_buffer[16]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][14].  Did not re-place instance memory_controller_0/phys/read_buffer[14]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][4].  Did not re-place instance memory_controller_0/phys/read_buffer[4]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][2].  Did not re-place instance memory_controller_0/phys/read_buffer[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[21]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][21].  Did not re-place instance memory_controller_0/phys/read_buffer[21]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[26]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[28]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][26].  Did not re-place instance memory_controller_0/phys/read_buffer[26]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][28].  Did not re-place instance memory_controller_0/phys/read_buffer[28]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[18]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[31]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][18].  Did not re-place instance memory_controller_0/phys/read_buffer[18]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][31].  Did not re-place instance memory_controller_0/phys/read_buffer[31]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[24]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][24].  Did not re-place instance memory_controller_0/phys/read_buffer[24]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[19]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][19].  Did not re-place instance memory_controller_0/phys/read_buffer[19]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][9].  Did not re-place instance memory_controller_0/phys/read_buffer[9]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[23]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[30]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][23].  Did not re-place instance memory_controller_0/phys/read_buffer[23]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][30].  Did not re-place instance memory_controller_0/phys/read_buffer[30]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[27]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[25]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][25].  Did not re-place instance memory_controller_0/phys/read_buffer[25]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][27].  Did not re-place instance memory_controller_0/phys/read_buffer[27]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[22]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][22].  Did not re-place instance memory_controller_0/phys/read_buffer[22]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[29]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][29].  Did not re-place instance memory_controller_0/phys/read_buffer[29]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild.  Did not re-place instance memory_controller_0/DDRAM/sync_read_data_reg
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[10].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[10]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[11].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[11]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[12].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[12]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[13]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[14].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[14]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[15].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[15]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[16].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[16]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[17].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[17]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[18].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[18]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[19].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[19]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[20].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[20]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[21].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[21]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[22].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[22]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[23].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[23]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[24].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[25]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[25].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[26]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[26].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[27]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[27].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[29]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[28].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[30]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[29].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[31]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[3].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[3]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[4]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[5].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[5]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[6].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[6]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[7]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[8].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[9].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[9]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[24]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[28]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1334.215 ; gain = 0.000
Phase 24 Placement Based Optimization | Checksum: dce8d38a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4523.115 |
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/read_buffer_reg[31][7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/app_addr[21].  Re-placed instance memory_controller_0/DDRAM/app_addr_reg[21]
INFO: [Physopt 32-735] Processed net memory_controller_0/DDRAM/app_addr[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4522.974 |
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/read_buffer_reg[31][7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/app_addr[23].  Re-placed instance memory_controller_0/DDRAM/app_addr_reg[23]
INFO: [Physopt 32-735] Processed net memory_controller_0/DDRAM/app_addr[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4522.828 |
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/app_addr[23].  Did not re-place instance memory_controller_0/DDRAM/app_addr_reg[23]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/app_addr[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/app_wdf_data_reg[0][1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[2]
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/app_wdf_data_reg[0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/app_addr[26]_i_1_n_0.  Re-placed instance memory_controller_0/DDRAM/app_addr[26]_i_1
INFO: [Physopt 32-735] Processed net memory_controller_0/DDRAM/app_addr[26]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4521.436 |
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/app_wdf_mask[0].  Re-placed instance memory_controller_0/DDRAM/app_wdf_mask_reg[0]
INFO: [Physopt 32-735] Processed net memory_controller_0/DDRAM/app_wdf_mask[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4521.309 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4521.309 |
Phase 25 Critical Path Optimization | Checksum: febcbcd7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 26 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4521.309 |
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/read_buffer_reg[31][7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/app_wdf_mask[5].  Re-placed instance memory_controller_0/DDRAM/app_wdf_mask_reg[5]
INFO: [Physopt 32-735] Processed net memory_controller_0/DDRAM/app_wdf_mask[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4521.182 |
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/read_buffer_reg[31][7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/app_wdf_data[12].  Did not re-place instance memory_controller_0/DDRAM/app_wdf_data_reg[12]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/app_wdf_data[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/app_wdf_data_reg[0][1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/current_state_reg[2]
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/app_wdf_data_reg[0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/E[0].  Re-placed instance memory_controller_0/CTRL[0].ARB_I/app_wdf_data[63]_i_1
INFO: [Physopt 32-735] Processed net memory_controller_0/CTRL[0].ARB_I/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4520.507 |
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/app_addr[4].  Did not re-place instance memory_controller_0/DDRAM/app_addr_reg[4]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/app_addr[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/app_addr[26]_i_1_n_0.  Did not re-place instance memory_controller_0/DDRAM/app_addr[26]_i_1
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/app_addr[26]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK_manager_0/intern_CLK_out0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.714 | TNS=-4520.507 |
Phase 26 Critical Path Optimization | Checksum: 1198f6917

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1334.215 ; gain = 0.000

Phase 27 BRAM Enable Optimization
Phase 27 BRAM Enable Optimization | Checksum: 1198f6917

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 1334.215 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1334.215 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.714 | TNS=-4520.507 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          5.326  |            6  |              0  |                     6  |           0  |           3  |  00:00:03  |
|  Placement Based    |          0.000  |          1.091  |            0  |              0  |                    14  |           0  |           4  |  00:00:17  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.004  |            1  |              0  |                     1  |           0  |           3  |  00:00:02  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin       |          0.000  |          2.076  |            0  |              0  |                    19  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.000  |          2.607  |            0  |              0  |                     6  |           0  |           2  |  00:00:02  |
|  Total              |          0.000  |         11.104  |            7  |              0  |                    46  |           0  |          26  |  00:00:24  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 1a033d9d0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 1334.215 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
673 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 1334.215 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.863 . Memory (MB): peak = 1334.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a8a6b066 ConstDB: 0 ShapeSum: b7a0a173 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f4034cf2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1456.469 ; gain = 122.254
Post Restoration Checksum: NetGraph: b4b991fd NumContArr: 3f49baf5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f4034cf2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1456.469 ; gain = 122.254

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f4034cf2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1463.285 ; gain = 129.070

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f4034cf2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1463.285 ; gain = 129.070
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1cc80b73a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 1486.988 ; gain = 152.773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.543 | TNS=-4317.570| WHS=-1.798 | THS=-307.857|

Phase 2 Router Initialization | Checksum: 1f28f7c19

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 1487.855 ; gain = 153.641

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b0c6a91c

Time (s): cpu = 00:02:00 ; elapsed = 00:01:16 . Memory (MB): peak = 1537.238 ; gain = 203.023

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 946
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.776 | TNS=-6379.669| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 131441c2e

Time (s): cpu = 00:02:10 ; elapsed = 00:01:22 . Memory (MB): peak = 1537.238 ; gain = 203.023

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.776 | TNS=-6380.249| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10e30ec54

Time (s): cpu = 00:02:11 ; elapsed = 00:01:23 . Memory (MB): peak = 1537.238 ; gain = 203.023
Phase 4 Rip-up And Reroute | Checksum: 10e30ec54

Time (s): cpu = 00:02:11 ; elapsed = 00:01:23 . Memory (MB): peak = 1537.238 ; gain = 203.023

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: a2755f72

Time (s): cpu = 00:02:11 ; elapsed = 00:01:23 . Memory (MB): peak = 1537.238 ; gain = 203.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.776 | TNS=-6260.692| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 11c7ed599

Time (s): cpu = 00:02:12 ; elapsed = 00:01:24 . Memory (MB): peak = 1537.238 ; gain = 203.023

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11c7ed599

Time (s): cpu = 00:02:12 ; elapsed = 00:01:24 . Memory (MB): peak = 1537.238 ; gain = 203.023
Phase 5 Delay and Skew Optimization | Checksum: 11c7ed599

Time (s): cpu = 00:02:12 ; elapsed = 00:01:24 . Memory (MB): peak = 1537.238 ; gain = 203.023

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 184542d4e

Time (s): cpu = 00:02:13 ; elapsed = 00:01:24 . Memory (MB): peak = 1537.238 ; gain = 203.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.774 | TNS=-6123.865| WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 192d9ff7e

Time (s): cpu = 00:02:13 ; elapsed = 00:01:24 . Memory (MB): peak = 1537.238 ; gain = 203.023
Phase 6 Post Hold Fix | Checksum: 192d9ff7e

Time (s): cpu = 00:02:13 ; elapsed = 00:01:24 . Memory (MB): peak = 1537.238 ; gain = 203.023

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 169da4b8c

Time (s): cpu = 00:02:15 ; elapsed = 00:01:25 . Memory (MB): peak = 1537.238 ; gain = 203.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.774 | TNS=-6123.865| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 169da4b8c

Time (s): cpu = 00:02:15 ; elapsed = 00:01:25 . Memory (MB): peak = 1537.238 ; gain = 203.023

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.53506 %
  Global Horizontal Routing Utilization  = 1.88292 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X43Y61 -> INT_R_X43Y61
South Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
Phase 8 Route finalize | Checksum: 169da4b8c

Time (s): cpu = 00:02:15 ; elapsed = 00:01:25 . Memory (MB): peak = 1537.238 ; gain = 203.023

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 169da4b8c

Time (s): cpu = 00:02:15 ; elapsed = 00:01:25 . Memory (MB): peak = 1537.238 ; gain = 203.023

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1a9771513

Time (s): cpu = 00:02:16 ; elapsed = 00:01:26 . Memory (MB): peak = 1537.238 ; gain = 203.023

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1537.238 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.766. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 44e0447e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1537.238 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 11 Incr Placement Change | Checksum: 1a9771513

Time (s): cpu = 00:02:32 ; elapsed = 00:01:40 . Memory (MB): peak = 1537.238 ; gain = 203.023

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: fc0a76d8

Time (s): cpu = 00:02:38 ; elapsed = 00:01:46 . Memory (MB): peak = 1537.238 ; gain = 203.023
Post Restoration Checksum: NetGraph: 3ab6a842 NumContArr: 27a3ce4 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 3d30e526

Time (s): cpu = 00:02:38 ; elapsed = 00:01:46 . Memory (MB): peak = 1537.238 ; gain = 203.023

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 3d30e526

Time (s): cpu = 00:02:38 ; elapsed = 00:01:46 . Memory (MB): peak = 1537.238 ; gain = 203.023

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: ff220dca

Time (s): cpu = 00:02:39 ; elapsed = 00:01:46 . Memory (MB): peak = 1537.238 ; gain = 203.023
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 136d7191e

Time (s): cpu = 00:02:43 ; elapsed = 00:01:49 . Memory (MB): peak = 1537.238 ; gain = 203.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.759 | TNS=-6244.693| WHS=-1.798 | THS=-307.340|

Phase 13 Router Initialization | Checksum: 18996fec4

Time (s): cpu = 00:02:45 ; elapsed = 00:01:50 . Memory (MB): peak = 1537.238 ; gain = 203.023

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 17b9bc4c1

Time (s): cpu = 00:02:48 ; elapsed = 00:01:52 . Memory (MB): peak = 1544.785 ; gain = 210.570

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.771 | TNS=-6299.609| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 23f4785b0

Time (s): cpu = 00:02:52 ; elapsed = 00:01:55 . Memory (MB): peak = 1544.785 ; gain = 210.570

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.834 | TNS=-6299.318| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 19d7f126f

Time (s): cpu = 00:02:52 ; elapsed = 00:01:55 . Memory (MB): peak = 1544.785 ; gain = 210.570
Phase 15 Rip-up And Reroute | Checksum: 19d7f126f

Time (s): cpu = 00:02:52 ; elapsed = 00:01:55 . Memory (MB): peak = 1544.785 ; gain = 210.570

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 191d3f4a1

Time (s): cpu = 00:02:53 ; elapsed = 00:01:55 . Memory (MB): peak = 1544.785 ; gain = 210.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.771 | TNS=-6179.985| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 1295394f2

Time (s): cpu = 00:02:54 ; elapsed = 00:01:56 . Memory (MB): peak = 1544.785 ; gain = 210.570

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1295394f2

Time (s): cpu = 00:02:54 ; elapsed = 00:01:56 . Memory (MB): peak = 1544.785 ; gain = 210.570
Phase 16 Delay and Skew Optimization | Checksum: 1295394f2

Time (s): cpu = 00:02:54 ; elapsed = 00:01:56 . Memory (MB): peak = 1544.785 ; gain = 210.570

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 19555aa96

Time (s): cpu = 00:02:55 ; elapsed = 00:01:57 . Memory (MB): peak = 1544.785 ; gain = 210.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.765 | TNS=-6067.282| WHS=0.040  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1a4c7c546

Time (s): cpu = 00:02:55 ; elapsed = 00:01:57 . Memory (MB): peak = 1544.785 ; gain = 210.570
Phase 17 Post Hold Fix | Checksum: 1a4c7c546

Time (s): cpu = 00:02:55 ; elapsed = 00:01:57 . Memory (MB): peak = 1544.785 ; gain = 210.570

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 178e66153

Time (s): cpu = 00:02:57 ; elapsed = 00:01:58 . Memory (MB): peak = 1544.785 ; gain = 210.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.765 | TNS=-6067.282| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 178e66153

Time (s): cpu = 00:02:57 ; elapsed = 00:01:58 . Memory (MB): peak = 1544.785 ; gain = 210.570

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.54093 %
  Global Horizontal Routing Utilization  = 1.89521 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
Phase 19 Route finalize | Checksum: 178e66153

Time (s): cpu = 00:02:57 ; elapsed = 00:01:58 . Memory (MB): peak = 1544.785 ; gain = 210.570

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 178e66153

Time (s): cpu = 00:02:57 ; elapsed = 00:01:58 . Memory (MB): peak = 1544.785 ; gain = 210.570

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 187a91bb0

Time (s): cpu = 00:02:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1544.785 ; gain = 210.570

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-5.761 | TNS=-6059.461| WHS=0.041  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 10a297f80

Time (s): cpu = 00:03:02 ; elapsed = 00:02:01 . Memory (MB): peak = 1544.785 ; gain = 210.570
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:02 ; elapsed = 00:02:01 . Memory (MB): peak = 1544.785 ; gain = 210.570

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
700 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:06 ; elapsed = 00:02:03 . Memory (MB): peak = 1544.785 ; gain = 210.570
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1544.785 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_interconnect_drc_routed.rpt -pb main_interconnect_drc_routed.pb -rpx main_interconnect_drc_routed.rpx
Command: report_drc -file main_interconnect_drc_routed.rpt -pb main_interconnect_drc_routed.pb -rpx main_interconnect_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_interconnect_methodology_drc_routed.rpt -pb main_interconnect_methodology_drc_routed.pb -rpx main_interconnect_methodology_drc_routed.rpx
Command: report_methodology -file main_interconnect_methodology_drc_routed.rpt -pb main_interconnect_methodology_drc_routed.pb -rpx main_interconnect_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1544.785 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file main_interconnect_power_routed.rpt -pb main_interconnect_power_summary_routed.pb -rpx main_interconnect_power_routed.rpx
Command: report_power -file main_interconnect_power_routed.rpt -pb main_interconnect_power_summary_routed.pb -rpx main_interconnect_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
712 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_interconnect_route_status.rpt -pb main_interconnect_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_interconnect_timing_summary_routed.rpt -rpx main_interconnect_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_interconnect_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_interconnect_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Wed May  9 15:46:53 2018...

*** Running vivado
    with args -log main_interconnect.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_interconnect.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_interconnect.tcl -notrace
Command: link_design -top main_interconnect -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0.dcp' for cell 'memory_controller_0/DDRAM/u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 1886 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'memory_controller_0/DDRAM/u_mig_7series_0'
Finished Parsing XDC File [c:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'memory_controller_0/DDRAM/u_mig_7series_0'
Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/const/const.xdc]
WARNING: [Vivado 12-584] No ports matched 'DOWN_button'. [C:/xilinx_project/git_project/projet_CPU/projet_CPU/const/const.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/xilinx_project/git_project/projet_CPU/projet_CPU/const/const.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/const/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 89 instances

8 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 708.512 ; gain = 368.020
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 709.207 ; gain = 0.695
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a28f2d3a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1280.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 74 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 1473292c5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1280.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 203 cells and removed 7028 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12c2de260

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1280.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 3186 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12c2de260

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1280.125 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12c2de260

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1280.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1280.125 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19ed9bfb0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.125 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 161e6b1c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1280.125 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1280.125 ; gain = 571.613
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1280.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_interconnect_drc_opted.rpt -pb main_interconnect_drc_opted.pb -rpx main_interconnect_drc_opted.rpx
Command: report_drc -file main_interconnect_drc_opted.rpt -pb main_interconnect_drc_opted.pb -rpx main_interconnect_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1280.125 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12b40a872

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1280.125 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1280.125 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'Freq_Divider_0/count[16]_i_1' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	digit_display_0/char_select_reg[6] {FDRE}
	digit_display_0/char_select_reg[2] {FDRE}
	digit_display_0/char_select_reg[3] {FDRE}
	digit_display_0/char_select_reg[1] {FDRE}
	digit_display_0/char_select_reg[4] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8a564b45

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.125 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ab4f73f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1290.992 ; gain = 10.867

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ab4f73f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1290.992 ; gain = 10.867
Phase 1 Placer Initialization | Checksum: ab4f73f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1290.992 ; gain = 10.867

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17e296c1e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1290.992 ; gain = 10.867

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17e296c1e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1290.992 ; gain = 10.867

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e47d90b6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1290.992 ; gain = 10.867

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 105631214

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1290.992 ; gain = 10.867

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17b5ee4f7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1290.992 ; gain = 10.867

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 17b5ee4f7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1290.992 ; gain = 10.867

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 17ad95024

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1290.992 ; gain = 10.867

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1a54cc8d7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1290.992 ; gain = 10.867

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 11b04d303

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1290.992 ; gain = 10.867

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 11b04d303

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1290.992 ; gain = 10.867

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1814fef77

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1290.992 ; gain = 10.867
Phase 3 Detail Placement | Checksum: 1814fef77

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1290.992 ; gain = 10.867

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 170d4f787

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 170d4f787

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1331.563 ; gain = 51.438
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.052. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1bedac384

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.039 ; gain = 51.914
Phase 4.1 Post Commit Optimization | Checksum: 1bedac384

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.039 ; gain = 51.914

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bedac384

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.039 ; gain = 51.914

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1bedac384

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.039 ; gain = 51.914

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e410aa38

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.039 ; gain = 51.914
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e410aa38

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.039 ; gain = 51.914
Ending Placer Task | Checksum: 1858c7f50

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.039 ; gain = 51.914
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 1332.039 ; gain = 51.914
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.876 . Memory (MB): peak = 1332.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_interconnect_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1332.039 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file main_interconnect_utilization_placed.rpt -pb main_interconnect_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1332.039 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_interconnect_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1332.039 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1332.039 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.052 | TNS=-248.643 |
Phase 1 Physical Synthesis Initialization | Checksum: e7dfb63c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1332.039 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.052 | TNS=-248.643 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 8 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net Freq_Divider_0/count_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 4 nets. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.052 | TNS=-242.752 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1332.039 ; gain = 0.000
Phase 2 Fanout Optimization | Checksum: 6877f444

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 105 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][13].  Did not re-place instance memory_controller_0/phys/read_buffer[13]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][10].  Did not re-place instance memory_controller_0/phys/read_buffer[10]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][14].  Did not re-place instance memory_controller_0/phys/read_buffer[14]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][3].  Did not re-place instance memory_controller_0/phys/read_buffer[3]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][0].  Did not re-place instance memory_controller_0/phys/read_buffer[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][9].  Did not re-place instance memory_controller_0/phys/read_buffer[9]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][12].  Did not re-place instance memory_controller_0/phys/read_buffer[12]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][11].  Did not re-place instance memory_controller_0/phys/read_buffer[11]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][4].  Did not re-place instance memory_controller_0/phys/read_buffer[4]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][8].  Did not re-place instance memory_controller_0/phys/read_buffer[8]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][2].  Did not re-place instance memory_controller_0/phys/read_buffer[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][7].  Did not re-place instance memory_controller_0/phys/read_buffer[7]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][5].  Did not re-place instance memory_controller_0/phys/read_buffer[5]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][6].  Did not re-place instance memory_controller_0/phys/read_buffer[6]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][15].  Did not re-place instance memory_controller_0/phys/read_buffer[15]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][1].  Did not re-place instance memory_controller_0/phys/read_buffer[1]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[18]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][18].  Did not re-place instance memory_controller_0/phys/read_buffer[18]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[24]_INST_0
INFO: [Physopt 32-663] Processed net memory_controller_0/phys/read_buffer_reg[31][24].  Re-placed instance memory_controller_0/phys/read_buffer[24]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[30]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][30].  Did not re-place instance memory_controller_0/phys/read_buffer[30]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[16]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][16].  Did not re-place instance memory_controller_0/phys/read_buffer[16]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[29]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][29].  Did not re-place instance memory_controller_0/phys/read_buffer[29]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[27]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][27].  Did not re-place instance memory_controller_0/phys/read_buffer[27]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[26]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][26].  Did not re-place instance memory_controller_0/phys/read_buffer[26]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[23]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][23].  Did not re-place instance memory_controller_0/phys/read_buffer[23]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[19]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][19].  Did not re-place instance memory_controller_0/phys/read_buffer[19]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[31]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][31].  Did not re-place instance memory_controller_0/phys/read_buffer[31]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[20]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][20].  Did not re-place instance memory_controller_0/phys/read_buffer[20]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[17]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][17].  Did not re-place instance memory_controller_0/phys/read_buffer[17]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[25]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][25].  Did not re-place instance memory_controller_0/phys/read_buffer[25]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[28]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][28].  Did not re-place instance memory_controller_0/phys/read_buffer[28]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[22]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][22].  Did not re-place instance memory_controller_0/phys/read_buffer[22]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[21]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][21].  Did not re-place instance memory_controller_0/phys/read_buffer[21]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild.  Did not re-place instance memory_controller_0/DDRAM/sync_read_data_reg
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0_repN.  Re-placed instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_replica
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0_repN_1.  Re-placed instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_replica_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[10].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[10]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[11].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[11]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[12].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[12]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[13]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[14].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[14]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[15].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[15]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[16].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[16]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[17].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[17]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[18].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[18]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[19].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[19]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[20].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[20]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[21].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[21]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[22].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[22]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[23].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[23]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[24].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[25]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[25].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[26]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[26].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[27]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[27].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[29]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[28].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[30]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[29].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[31]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[3].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[3]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[4]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[5].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[5]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[6].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[6]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[7]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[8].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[9].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[9]
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[0].  Re-placed instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[24]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[28]
INFO: [Physopt 32-661] Optimized 8 nets.  Re-placed 8 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 8 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.052 | TNS=-240.974 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1332.039 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: b4cc8a91

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1332.039 ; gain = 0.000
Phase 4 Rewire | Checksum: b4cc8a91

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]. Replicated 1 times.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.052 | TNS=-240.967 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1332.039 ; gain = 0.000
Phase 5 Critical Cell Optimization | Checksum: 1425e5d96

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1332.039 ; gain = 0.000
Phase 6 Fanout Optimization | Checksum: f31e8acf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 105 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][13].  Did not re-place instance memory_controller_0/phys/read_buffer[13]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][10].  Did not re-place instance memory_controller_0/phys/read_buffer[10]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][14].  Did not re-place instance memory_controller_0/phys/read_buffer[14]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][3].  Did not re-place instance memory_controller_0/phys/read_buffer[3]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][0].  Did not re-place instance memory_controller_0/phys/read_buffer[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][9].  Did not re-place instance memory_controller_0/phys/read_buffer[9]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][12].  Did not re-place instance memory_controller_0/phys/read_buffer[12]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][11].  Did not re-place instance memory_controller_0/phys/read_buffer[11]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][4].  Did not re-place instance memory_controller_0/phys/read_buffer[4]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][8].  Did not re-place instance memory_controller_0/phys/read_buffer[8]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][2].  Did not re-place instance memory_controller_0/phys/read_buffer[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][7].  Did not re-place instance memory_controller_0/phys/read_buffer[7]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][5].  Did not re-place instance memory_controller_0/phys/read_buffer[5]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][6].  Did not re-place instance memory_controller_0/phys/read_buffer[6]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][15].  Did not re-place instance memory_controller_0/phys/read_buffer[15]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][1].  Did not re-place instance memory_controller_0/phys/read_buffer[1]_i_1
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[18]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][18].  Did not re-place instance memory_controller_0/phys/read_buffer[18]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[29]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][29].  Did not re-place instance memory_controller_0/phys/read_buffer[29]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[26]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][26].  Did not re-place instance memory_controller_0/phys/read_buffer[26]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[16]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[30]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][16].  Did not re-place instance memory_controller_0/phys/read_buffer[16]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][30].  Did not re-place instance memory_controller_0/phys/read_buffer[30]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[27]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][27].  Did not re-place instance memory_controller_0/phys/read_buffer[27]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[23]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][23].  Did not re-place instance memory_controller_0/phys/read_buffer[23]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[19]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][19].  Did not re-place instance memory_controller_0/phys/read_buffer[19]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[31]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][31].  Did not re-place instance memory_controller_0/phys/read_buffer[31]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[20]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][20].  Did not re-place instance memory_controller_0/phys/read_buffer[20]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[17]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][17].  Did not re-place instance memory_controller_0/phys/read_buffer[17]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[25]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][25].  Did not re-place instance memory_controller_0/phys/read_buffer[25]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[24]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][24].  Did not re-place instance memory_controller_0/phys/read_buffer[24]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[28]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][28].  Did not re-place instance memory_controller_0/phys/read_buffer[28]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[22]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][22].  Did not re-place instance memory_controller_0/phys/read_buffer[22]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[21]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][21].  Did not re-place instance memory_controller_0/phys/read_buffer[21]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild.  Did not re-place instance memory_controller_0/DDRAM/sync_read_data_reg
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0_repN.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0_repN_1.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_replica_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[10].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[10]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[11].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[11]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[12].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[12]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[13]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[14].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[14]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[15].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[15]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[16].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[16]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[17].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[17]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[18].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[18]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[19].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[19]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[20].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[20]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[21].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[21]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[22].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[22]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[23].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[23]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[24].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[25]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[25].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[26]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[26].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[27]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[27].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[29]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[28].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[30]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[29].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[31]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[3].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[3]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[4]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[5].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[5]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[6].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[6]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[7]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[8].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[9].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[9]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[24]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[28]
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.052 | TNS=-240.924 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1332.039 ; gain = 0.000
Phase 7 Placement Based Optimization | Checksum: db9d7a1e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1332.039 ; gain = 0.000
Phase 8 Rewire | Checksum: db9d7a1e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 21 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1332.039 ; gain = 0.000
Phase 9 Critical Cell Optimization | Checksum: 18c718e0b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Fanout Optimization | Checksum: 18c718e0b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 105 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][13].  Did not re-place instance memory_controller_0/phys/read_buffer[13]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][10].  Did not re-place instance memory_controller_0/phys/read_buffer[10]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][14].  Did not re-place instance memory_controller_0/phys/read_buffer[14]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][3].  Did not re-place instance memory_controller_0/phys/read_buffer[3]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][0].  Did not re-place instance memory_controller_0/phys/read_buffer[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][9].  Did not re-place instance memory_controller_0/phys/read_buffer[9]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][12].  Did not re-place instance memory_controller_0/phys/read_buffer[12]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][11].  Did not re-place instance memory_controller_0/phys/read_buffer[11]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][4].  Did not re-place instance memory_controller_0/phys/read_buffer[4]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][8].  Did not re-place instance memory_controller_0/phys/read_buffer[8]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][2].  Did not re-place instance memory_controller_0/phys/read_buffer[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][7].  Did not re-place instance memory_controller_0/phys/read_buffer[7]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][5].  Did not re-place instance memory_controller_0/phys/read_buffer[5]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][6].  Did not re-place instance memory_controller_0/phys/read_buffer[6]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][15].  Did not re-place instance memory_controller_0/phys/read_buffer[15]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][1].  Did not re-place instance memory_controller_0/phys/read_buffer[1]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[29]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][29].  Did not re-place instance memory_controller_0/phys/read_buffer[29]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[26]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][26].  Did not re-place instance memory_controller_0/phys/read_buffer[26]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[16]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[30]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][16].  Did not re-place instance memory_controller_0/phys/read_buffer[16]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][30].  Did not re-place instance memory_controller_0/phys/read_buffer[30]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[18]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][18].  Did not re-place instance memory_controller_0/phys/read_buffer[18]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[27]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][27].  Did not re-place instance memory_controller_0/phys/read_buffer[27]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[23]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][23].  Did not re-place instance memory_controller_0/phys/read_buffer[23]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[19]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][19].  Did not re-place instance memory_controller_0/phys/read_buffer[19]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[31]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][31].  Did not re-place instance memory_controller_0/phys/read_buffer[31]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[20]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][20].  Did not re-place instance memory_controller_0/phys/read_buffer[20]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[17]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][17].  Did not re-place instance memory_controller_0/phys/read_buffer[17]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[25]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][25].  Did not re-place instance memory_controller_0/phys/read_buffer[25]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[24]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][24].  Did not re-place instance memory_controller_0/phys/read_buffer[24]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[28]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][28].  Did not re-place instance memory_controller_0/phys/read_buffer[28]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[22]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][22].  Did not re-place instance memory_controller_0/phys/read_buffer[22]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[21]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][21].  Did not re-place instance memory_controller_0/phys/read_buffer[21]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild.  Did not re-place instance memory_controller_0/DDRAM/sync_read_data_reg
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0_repN.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0_repN_1.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_replica_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[10].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[10]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[11].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[11]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[12].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[12]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[13]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[14].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[14]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[15].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[15]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[16].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[16]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[17].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[17]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[18].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[18]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[19].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[19]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[20].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[20]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[21].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[21]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[22].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[22]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[23].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[23]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[24].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[25]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[25].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[26]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[26].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[27]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[27].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[29]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[28].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[30]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[29].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[31]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[3].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[3]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[4]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[5].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[5]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[6].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[6]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[7]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[8].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[9].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[9]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[24]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[28]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1332.039 ; gain = 0.000
Phase 11 Placement Based Optimization | Checksum: 1241073d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1332.039 ; gain = 0.000
Phase 12 Rewire | Checksum: 1241073d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 8 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Critical Cell Optimization | Checksum: 1241073d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 DSP Register Optimization | Checksum: 1241073d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 15 BRAM Register Optimization | Checksum: 1241073d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 16 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 URAM Register Optimization | Checksum: 1241073d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 17 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 17 Shift Register Optimization | Checksum: 1241073d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: 1241073d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: 1241073d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: 1241073d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: 1241073d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 52 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 21 nets.  Swapped 297 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 21 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 297 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.959 | TNS=-238.581 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1332.039 ; gain = 0.000
Phase 22 Critical Pin Optimization | Checksum: 1241073d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 Very High Fanout Optimization | Checksum: 1241073d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 24 Placement Based Optimization
INFO: [Physopt 32-660] Identified 106 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Re-placed instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][14].  Did not re-place instance memory_controller_0/phys/read_buffer[14]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][0].  Did not re-place instance memory_controller_0/phys/read_buffer[0]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[4]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][4].  Did not re-place instance memory_controller_0/phys/read_buffer[4]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[3]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][3].  Did not re-place instance memory_controller_0/phys/read_buffer[3]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][8].  Did not re-place instance memory_controller_0/phys/read_buffer[8]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[2]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][2].  Did not re-place instance memory_controller_0/phys/read_buffer[2]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[7]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][7].  Did not re-place instance memory_controller_0/phys/read_buffer[7]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][13].  Did not re-place instance memory_controller_0/phys/read_buffer[13]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][2].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][10].  Did not re-place instance memory_controller_0/phys/read_buffer[10]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][7].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][15].  Did not re-place instance memory_controller_0/phys/read_buffer[15]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][9].  Did not re-place instance memory_controller_0/phys/read_buffer[9]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][3].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][11].  Did not re-place instance memory_controller_0/phys/read_buffer[11]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[30]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][30].  Did not re-place instance memory_controller_0/phys/read_buffer[30]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[26]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][26].  Did not re-place instance memory_controller_0/phys/read_buffer[26]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[16]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][16].  Did not re-place instance memory_controller_0/phys/read_buffer[16]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[15]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[23]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][23].  Did not re-place instance memory_controller_0/phys/read_buffer[23]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[5]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][5].  Did not re-place instance memory_controller_0/phys/read_buffer[5]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[1]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][1].  Did not re-place instance memory_controller_0/phys/read_buffer[1]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[29]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][29].  Did not re-place instance memory_controller_0/phys/read_buffer[29]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[17]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][17].  Did not re-place instance memory_controller_0/phys/read_buffer[17]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[10].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[18]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][18].  Did not re-place instance memory_controller_0/phys/read_buffer[18]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][9].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[25]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][25].  Did not re-place instance memory_controller_0/phys/read_buffer[25]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][8].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[24]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][24].  Did not re-place instance memory_controller_0/phys/read_buffer[24]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[28]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][28].  Did not re-place instance memory_controller_0/phys/read_buffer[28]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[11].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[19]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][19].  Did not re-place instance memory_controller_0/phys/read_buffer[19]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][15].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[31]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][31].  Did not re-place instance memory_controller_0/phys/read_buffer[31]_i_3
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][4].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][12].  Did not re-place instance memory_controller_0/phys/read_buffer[12]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[12].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[20]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][20].  Did not re-place instance memory_controller_0/phys/read_buffer[20]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[14].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[22]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][22].  Did not re-place instance memory_controller_0/phys/read_buffer[22]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[6]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][6].  Did not re-place instance memory_controller_0/phys/read_buffer[6]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[13].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[21]_INST_0
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][21].  Did not re-place instance memory_controller_0/phys/read_buffer[21]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[63][11]_repN.  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[27]_INST_0_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/phys/read_buffer_reg[31][27].  Did not re-place instance memory_controller_0/phys/read_buffer[27]_i_1
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/ddr_sync_rd_data_vaild.  Did not re-place instance memory_controller_0/DDRAM/sync_read_data_reg
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0_repN.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_replica
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0_repN_1.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_replica_1
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2_n_0.  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_2
INFO: [Physopt 32-663] Processed net memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]_0_repN_2.  Re-placed instance memory_controller_0/CTRL[0].ARB_I/read_buffer[31]_i_4_replica_2
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[0]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[10].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[10]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[11].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[11]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[12].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[12]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[13].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[13]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[14].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[14]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[15].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[15]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[16].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[16]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[17].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[17]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[18].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[18]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[19].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[19]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[1].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[1]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[20].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[20]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[21].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[21]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[22].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[22]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[23].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[23]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[24].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[25]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[25].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[26]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[26].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[27]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[27].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[29]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[28].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[30]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[29].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[31]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[2].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[2]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[3].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[3]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[4]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[5].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[5]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[6].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[6]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[7].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[7]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[8].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[8]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[9].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[9]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[0].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[24]
INFO: [Physopt 32-662] Processed net memory_controller_0/CTRL[0].ARB_I/disp_byte3[4].  Did not re-place instance memory_controller_0/CTRL[0].ARB_I/read_buffer_reg[28]
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.943 | TNS=-238.847 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1332.039 ; gain = 0.000
Phase 24 Placement Based Optimization | Checksum: 17f03ef55

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.943 | TNS=-238.847 |
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.941 | TNS=-238.783 |
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/read_buffer_reg[31][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/read_buffer_reg[31][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.941 | TNS=-238.783 |
Phase 25 Critical Path Optimization | Checksum: 78306921

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 26 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.941 | TNS=-238.783 |
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-572] Net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/read_buffer_reg[31][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/CTRL[0].ARB_I/CG_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing_reg[0]
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_timing[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0].  Did not re-place instance memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]_INST_0
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/app_rd_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/phys/read_buffer_reg[31][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.941 | TNS=-238.783 |
Phase 26 Critical Path Optimization | Checksum: 78306921

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 1332.039 ; gain = 0.000

Phase 27 BRAM Enable Optimization
Phase 27 BRAM Enable Optimization | Checksum: 78306921

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 1332.039 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1332.039 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.941 | TNS=-238.783 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          5.891  |            8  |              0  |                     4  |           0  |           3  |  00:00:02  |
|  Placement Based    |          0.016  |          1.555  |            0  |              0  |                    11  |           0  |           4  |  00:00:17  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.007  |            2  |              0  |                     2  |           0  |           3  |  00:00:02  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin       |          0.093  |          2.343  |            0  |              0  |                    21  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.002  |          0.064  |            1  |              0  |                     1  |           0  |           2  |  00:00:02  |
|  Total              |          0.111  |          9.860  |           11  |              0  |                    39  |           0  |          26  |  00:00:23  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 28aa25428

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1332.039 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
637 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 1332.039 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.856 . Memory (MB): peak = 1332.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cae083ac ConstDB: 0 ShapeSum: f603a092 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 44862afc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1456.133 ; gain = 124.094
Post Restoration Checksum: NetGraph: 1deaf0c6 NumContArr: 269b3a36 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 44862afc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1456.133 ; gain = 124.094

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 44862afc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1461.699 ; gain = 129.660

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 44862afc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1461.699 ; gain = 129.660
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16801ed33

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 1489.352 ; gain = 157.313
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.776 | TNS=-228.053| WHS=-1.222 | THS=-247.355|

Phase 2 Router Initialization | Checksum: 12ce5e37c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1489.352 ; gain = 157.313

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1de977a84

Time (s): cpu = 00:02:11 ; elapsed = 00:01:23 . Memory (MB): peak = 1532.359 ; gain = 200.320

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 655
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.100 | TNS=-537.825| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20b7ac16d

Time (s): cpu = 00:02:31 ; elapsed = 00:01:35 . Memory (MB): peak = 1540.141 ; gain = 208.102

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.194 | TNS=-534.696| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1da199767

Time (s): cpu = 00:02:31 ; elapsed = 00:01:36 . Memory (MB): peak = 1540.141 ; gain = 208.102
Phase 4 Rip-up And Reroute | Checksum: 1da199767

Time (s): cpu = 00:02:31 ; elapsed = 00:01:36 . Memory (MB): peak = 1540.141 ; gain = 208.102

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: fcff140d

Time (s): cpu = 00:02:32 ; elapsed = 00:01:36 . Memory (MB): peak = 1540.141 ; gain = 208.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.100 | TNS=-525.716| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 14203da72

Time (s): cpu = 00:02:34 ; elapsed = 00:01:37 . Memory (MB): peak = 1540.141 ; gain = 208.102

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14203da72

Time (s): cpu = 00:02:34 ; elapsed = 00:01:37 . Memory (MB): peak = 1540.141 ; gain = 208.102
Phase 5 Delay and Skew Optimization | Checksum: 14203da72

Time (s): cpu = 00:02:34 ; elapsed = 00:01:37 . Memory (MB): peak = 1540.141 ; gain = 208.102

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11d3eeb3f

Time (s): cpu = 00:02:35 ; elapsed = 00:01:38 . Memory (MB): peak = 1540.141 ; gain = 208.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.094 | TNS=-440.971| WHS=0.047  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 7dd62315

Time (s): cpu = 00:02:35 ; elapsed = 00:01:38 . Memory (MB): peak = 1540.141 ; gain = 208.102
Phase 6 Post Hold Fix | Checksum: 7dd62315

Time (s): cpu = 00:02:35 ; elapsed = 00:01:38 . Memory (MB): peak = 1540.141 ; gain = 208.102

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 701a734e

Time (s): cpu = 00:02:37 ; elapsed = 00:01:39 . Memory (MB): peak = 1540.141 ; gain = 208.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.094 | TNS=-440.971| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 701a734e

Time (s): cpu = 00:02:37 ; elapsed = 00:01:39 . Memory (MB): peak = 1540.141 ; gain = 208.102

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.29186 %
  Global Horizontal Routing Utilization  = 1.57545 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
Phase 8 Route finalize | Checksum: 701a734e

Time (s): cpu = 00:02:37 ; elapsed = 00:01:39 . Memory (MB): peak = 1540.141 ; gain = 208.102

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 701a734e

Time (s): cpu = 00:02:37 ; elapsed = 00:01:39 . Memory (MB): peak = 1540.141 ; gain = 208.102

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 8dfb1772

Time (s): cpu = 00:02:38 ; elapsed = 00:01:40 . Memory (MB): peak = 1540.141 ; gain = 208.102

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1540.141 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.093. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 1194dfa6d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1540.141 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 11 Incr Placement Change | Checksum: 8dfb1772

Time (s): cpu = 00:02:53 ; elapsed = 00:01:52 . Memory (MB): peak = 1540.141 ; gain = 208.102

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 174db569c

Time (s): cpu = 00:02:59 ; elapsed = 00:01:59 . Memory (MB): peak = 1540.141 ; gain = 208.102
Post Restoration Checksum: NetGraph: d0d3c3d3 NumContArr: 8ca92aea Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 15d7ceebd

Time (s): cpu = 00:03:00 ; elapsed = 00:01:59 . Memory (MB): peak = 1540.141 ; gain = 208.102

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 15d7ceebd

Time (s): cpu = 00:03:00 ; elapsed = 00:02:00 . Memory (MB): peak = 1540.141 ; gain = 208.102

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 15d7ceebd

Time (s): cpu = 00:03:00 ; elapsed = 00:02:00 . Memory (MB): peak = 1540.141 ; gain = 208.102

Phase 13.4 Timing Verification

Phase 13.4.1 Update Timing
Phase 13.4.1 Update Timing | Checksum: 1e56a0d94

Time (s): cpu = 00:03:05 ; elapsed = 00:02:03 . Memory (MB): peak = 1540.141 ; gain = 208.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.093 | TNS=-439.591| WHS=0.049  | THS=0.000  |

Phase 13.4 Timing Verification | Checksum: 1e56a0d94

Time (s): cpu = 00:03:05 ; elapsed = 00:02:03 . Memory (MB): peak = 1540.141 ; gain = 208.102
 Number of Nodes with overlaps = 0

Phase 13.5 Update Timing
Phase 13.5 Update Timing | Checksum: 175b5744d

Time (s): cpu = 00:03:10 ; elapsed = 00:02:05 . Memory (MB): peak = 1540.141 ; gain = 208.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.096 | TNS=-451.712| WHS=-1.222 | THS=-246.855|

Phase 13 Router Initialization | Checksum: 169059a11

Time (s): cpu = 00:03:12 ; elapsed = 00:02:07 . Memory (MB): peak = 1540.141 ; gain = 208.102

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: d75b1427

Time (s): cpu = 00:03:15 ; elapsed = 00:02:09 . Memory (MB): peak = 1552.063 ; gain = 220.023

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.093 | TNS=-449.507| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: b85d9263

Time (s): cpu = 00:03:24 ; elapsed = 00:02:16 . Memory (MB): peak = 1552.063 ; gain = 220.023

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.194 | TNS=-450.600| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1bdcd06ee

Time (s): cpu = 00:03:25 ; elapsed = 00:02:17 . Memory (MB): peak = 1552.063 ; gain = 220.023
Phase 15 Rip-up And Reroute | Checksum: 1bdcd06ee

Time (s): cpu = 00:03:25 ; elapsed = 00:02:17 . Memory (MB): peak = 1552.063 ; gain = 220.023

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 2283591e7

Time (s): cpu = 00:03:25 ; elapsed = 00:02:17 . Memory (MB): peak = 1552.063 ; gain = 220.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.093 | TNS=-440.182| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: ddc57597

Time (s): cpu = 00:03:27 ; elapsed = 00:02:18 . Memory (MB): peak = 1552.063 ; gain = 220.023

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: ddc57597

Time (s): cpu = 00:03:27 ; elapsed = 00:02:18 . Memory (MB): peak = 1552.063 ; gain = 220.023
Phase 16 Delay and Skew Optimization | Checksum: ddc57597

Time (s): cpu = 00:03:27 ; elapsed = 00:02:18 . Memory (MB): peak = 1552.063 ; gain = 220.023

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 12d328d57

Time (s): cpu = 00:03:28 ; elapsed = 00:02:18 . Memory (MB): peak = 1552.063 ; gain = 220.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.093 | TNS=-408.750| WHS=0.047  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: a5f6121e

Time (s): cpu = 00:03:28 ; elapsed = 00:02:18 . Memory (MB): peak = 1552.063 ; gain = 220.023
Phase 17 Post Hold Fix | Checksum: a5f6121e

Time (s): cpu = 00:03:28 ; elapsed = 00:02:18 . Memory (MB): peak = 1552.063 ; gain = 220.023

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 7bcf9f1a

Time (s): cpu = 00:03:30 ; elapsed = 00:02:19 . Memory (MB): peak = 1552.063 ; gain = 220.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.093 | TNS=-408.750| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 7bcf9f1a

Time (s): cpu = 00:03:30 ; elapsed = 00:02:19 . Memory (MB): peak = 1552.063 ; gain = 220.023

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.32676 %
  Global Horizontal Routing Utilization  = 1.58646 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
Phase 19 Route finalize | Checksum: 7bcf9f1a

Time (s): cpu = 00:03:30 ; elapsed = 00:02:19 . Memory (MB): peak = 1552.063 ; gain = 220.023

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 7bcf9f1a

Time (s): cpu = 00:03:30 ; elapsed = 00:02:19 . Memory (MB): peak = 1552.063 ; gain = 220.023

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 80bf8650

Time (s): cpu = 00:03:31 ; elapsed = 00:02:20 . Memory (MB): peak = 1552.063 ; gain = 220.023

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-4.091 | TNS=-407.287| WHS=0.049  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 49ab37e3

Time (s): cpu = 00:03:35 ; elapsed = 00:02:23 . Memory (MB): peak = 1552.063 ; gain = 220.023
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:35 ; elapsed = 00:02:23 . Memory (MB): peak = 1552.063 ; gain = 220.023

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
665 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:39 ; elapsed = 00:02:25 . Memory (MB): peak = 1552.063 ; gain = 220.023
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1552.063 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_interconnect_drc_routed.rpt -pb main_interconnect_drc_routed.pb -rpx main_interconnect_drc_routed.rpx
Command: report_drc -file main_interconnect_drc_routed.rpt -pb main_interconnect_drc_routed.pb -rpx main_interconnect_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_interconnect_methodology_drc_routed.rpt -pb main_interconnect_methodology_drc_routed.pb -rpx main_interconnect_methodology_drc_routed.rpx
Command: report_methodology -file main_interconnect_methodology_drc_routed.rpt -pb main_interconnect_methodology_drc_routed.pb -rpx main_interconnect_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/main_interconnect_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1552.063 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file main_interconnect_power_routed.rpt -pb main_interconnect_power_summary_routed.pb -rpx main_interconnect_power_routed.rpx
Command: report_power -file main_interconnect_power_routed.rpt -pb main_interconnect_power_summary_routed.pb -rpx main_interconnect_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
677 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_interconnect_route_status.rpt -pb main_interconnect_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_interconnect_timing_summary_routed.rpt -rpx main_interconnect_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_interconnect_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_interconnect_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Wed May  9 15:56:07 2018...

*** Running vivado
    with args -log main_interconnect.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_interconnect.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main_interconnect.tcl -notrace
Command: open_checkpoint main_interconnect_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 234.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 683 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/.Xil/Vivado-3708-Qlala-Blade/dcp1/main_interconnect_early.xdc]
Finished Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/.Xil/Vivado-3708-Qlala-Blade/dcp1/main_interconnect_early.xdc]
Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/.Xil/Vivado-3708-Qlala-Blade/dcp1/main_interconnect.xdc]
Finished Parsing XDC File [C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/.Xil/Vivado-3708-Qlala-Blade/dcp1/main_interconnect.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 657.711 ; gain = 6.676
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 657.711 ; gain = 6.676
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 88 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 657.711 ; gain = 430.918
Command: write_bitstream -force main_interconnect.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net Freq_Divider_0/count_reg[1]_0 is a gated clock net sourced by a combinational pin Freq_Divider_0/count[16]_i_1/O, cell Freq_Divider_0/count[16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT Freq_Divider_0/count[16]_i_1 is driving clock pin of 14 cells. This could lead to large hold time violations. First few involved cells are:
    digit_display_0/char_select_reg[5]_lopt_replica {FDRE}
    digit_display_0/char_select_reg[7]_lopt_replica {FDRE}
    digit_display_0/char_select_reg[1] {FDRE}
    digit_display_0/char_select_reg[3] {FDRE}
    digit_display_0/char_select_reg[3]_lopt_replica {FDRE}
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out on the memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of memory_controller_0/DDRAM/u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./main_interconnect.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/xilinx_project/git_project/projet_CPU/projet_CPU/project_3/project_3.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed May  9 16:08:55 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1250.117 ; gain = 592.406
INFO: [Common 17-206] Exiting Vivado at Wed May  9 16:08:55 2018...
