

================================================================
== Vitis HLS Report for 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1'
================================================================
* Date:           Tue Aug  5 15:26:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       37|       37|  0.370 us|  0.370 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_759_1_VITIS_LOOP_43_1  |       35|       35|         5|          1|          1|    32|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../fips202.c:41->../fips202.c:760->../sha3_256.c:10]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [../fips202.c:754->../sha3_256.c:10]   --->   Operation 9 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten8 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%u_assign1 = alloca i32 1"   --->   Operation 11 'alloca' 'u_assign1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 32, void @empty, void @empty_0, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 13 'read' 'out_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten8"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln754 = store i3 0, i3 %i_1" [../fips202.c:754->../sha3_256.c:10]   --->   Operation 15 'store' 'store_ln754' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln41 = store i4 0, i4 %i" [../fips202.c:41->../fips202.c:760->../sha3_256.c:10]   --->   Operation 16 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i8.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten8_load = load i6 %indvar_flatten8" [../fips202.c:759->../sha3_256.c:10]   --->   Operation 18 'load' 'indvar_flatten8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.82ns)   --->   "%icmp_ln759 = icmp_eq  i6 %indvar_flatten8_load, i6 32" [../fips202.c:759->../sha3_256.c:10]   --->   Operation 20 'icmp' 'icmp_ln759' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.82ns)   --->   "%add_ln759 = add i6 %indvar_flatten8_load, i6 1" [../fips202.c:759->../sha3_256.c:10]   --->   Operation 21 'add' 'add_ln759' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln759 = br i1 %icmp_ln759, void %store64.exit.i, void %pqcrystals_kyber_fips202_ref_sha3_256.exit.exitStub" [../fips202.c:759->../sha3_256.c:10]   --->   Operation 22 'br' 'br_ln759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %out_r_read" [../fips202.c:759->../sha3_256.c:10]   --->   Operation 23 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln759)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln759 = store i6 %add_ln759, i6 %indvar_flatten8" [../fips202.c:759->../sha3_256.c:10]   --->   Operation 24 'store' 'store_ln759' <Predicate = (!icmp_ln759)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [../fips202.c:43->../fips202.c:760->../sha3_256.c:10]   --->   Operation 25 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_1_load = load i3 %i_1" [../fips202.c:759->../sha3_256.c:10]   --->   Operation 26 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_759_1_VITIS_LOOP_43_1_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%icmp_ln43 = icmp_eq  i4 %i_load, i4 8" [../fips202.c:43->../fips202.c:760->../sha3_256.c:10]   --->   Operation 29 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.02ns)   --->   "%select_ln754 = select i1 %icmp_ln43, i4 0, i4 %i_load" [../fips202.c:754->../sha3_256.c:10]   --->   Operation 30 'select' 'select_ln754' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.65ns)   --->   "%add_ln759_1 = add i3 %i_1_load, i3 1" [../fips202.c:759->../sha3_256.c:10]   --->   Operation 31 'add' 'add_ln759_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.98ns)   --->   "%select_ln759 = select i1 %icmp_ln43, i3 %add_ln759_1, i3 %i_1_load" [../fips202.c:759->../sha3_256.c:10]   --->   Operation 32 'select' 'select_ln759' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%first_iter_1 = icmp_eq  i4 %select_ln754, i4 0" [../fips202.c:754->../sha3_256.c:10]   --->   Operation 33 'icmp' 'first_iter_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln759 = zext i3 %select_ln759" [../fips202.c:759->../sha3_256.c:10]   --->   Operation 34 'zext' 'zext_ln759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln759" [../fips202.c:760->../sha3_256.c:10]   --->   Operation 35 'getelementptr' 's_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %first_iter_1, void %for.inc.i8.i.split, void %for.first.iter.for.inc.i8.i" [../fips202.c:43->../fips202.c:760->../sha3_256.c:10]   --->   Operation 36 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%s_load = load i5 %s_addr" [../fips202.c:760->../sha3_256.c:10]   --->   Operation 37 'load' 's_load' <Predicate = (first_iter_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i4 %select_ln754" [../fips202.c:45->../fips202.c:760->../sha3_256.c:10]   --->   Operation 38 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln43 = add i4 %select_ln754, i4 1" [../fips202.c:43->../fips202.c:760->../sha3_256.c:10]   --->   Operation 39 'add' 'add_ln43' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln754 = store i3 %select_ln759, i3 %i_1" [../fips202.c:754->../sha3_256.c:10]   --->   Operation 40 'store' 'store_ln754' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln41 = store i4 %add_ln43, i4 %i" [../fips202.c:41->../fips202.c:760->../sha3_256.c:10]   --->   Operation 41 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 42 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load = load i5 %s_addr" [../fips202.c:760->../sha3_256.c:10]   --->   Operation 42 'load' 's_load' <Predicate = (first_iter_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln760 = store i64 %s_load, i64 %u_assign1" [../fips202.c:760->../sha3_256.c:10]   --->   Operation 43 'store' 'store_ln760' <Predicate = (first_iter_1)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc.i8.i.split" [../fips202.c:43->../fips202.c:760->../sha3_256.c:10]   --->   Operation 44 'br' 'br_ln43' <Predicate = (first_iter_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.59>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%u_assign1_load = load i64 %u_assign1" [../fips202.c:45->../fips202.c:760->../sha3_256.c:10]   --->   Operation 45 'load' 'u_assign1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln45, i3 0" [../fips202.c:45->../fips202.c:760->../sha3_256.c:10]   --->   Operation 46 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i6 %shl_ln3" [../fips202.c:45->../fips202.c:760->../sha3_256.c:10]   --->   Operation 47 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (4.59ns)   --->   "%lshr_ln45 = lshr i64 %u_assign1_load, i64 %zext_ln45" [../fips202.c:45->../fips202.c:760->../sha3_256.c:10]   --->   Operation 48 'lshr' 'lshr_ln45' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = trunc i64 %lshr_ln45" [../fips202.c:45->../fips202.c:760->../sha3_256.c:10]   --->   Operation 49 'trunc' 'trunc_ln45_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln759)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [../fips202.c:44->../fips202.c:760->../sha3_256.c:10]   --->   Operation 50 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (7.30ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr, i8 %trunc_ln45_1, i1 1" [../fips202.c:45->../fips202.c:760->../sha3_256.c:10]   --->   Operation 51 'write' 'write_ln45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc.i8.i" [../fips202.c:43->../fips202.c:760->../sha3_256.c:10]   --->   Operation 52 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 011000]
i_1                   (alloca           ) [ 011000]
indvar_flatten8       (alloca           ) [ 010000]
u_assign1             (alloca           ) [ 011110]
specinterface_ln0     (specinterface    ) [ 000000]
out_r_read            (read             ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln754           (store            ) [ 000000]
store_ln41            (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
indvar_flatten8_load  (load             ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
icmp_ln759            (icmp             ) [ 011110]
add_ln759             (add              ) [ 000000]
br_ln759              (br               ) [ 000000]
gmem_addr             (getelementptr    ) [ 011111]
store_ln759           (store            ) [ 000000]
i_load                (load             ) [ 000000]
i_1_load              (load             ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
icmp_ln43             (icmp             ) [ 000000]
select_ln754          (select           ) [ 000000]
add_ln759_1           (add              ) [ 000000]
select_ln759          (select           ) [ 000000]
first_iter_1          (icmp             ) [ 011100]
zext_ln759            (zext             ) [ 000000]
s_addr                (getelementptr    ) [ 010100]
br_ln43               (br               ) [ 000000]
trunc_ln45            (trunc            ) [ 010110]
add_ln43              (add              ) [ 000000]
store_ln754           (store            ) [ 000000]
store_ln41            (store            ) [ 000000]
s_load                (load             ) [ 000000]
store_ln760           (store            ) [ 000000]
br_ln43               (br               ) [ 000000]
u_assign1_load        (load             ) [ 000000]
shl_ln3               (bitconcatenate   ) [ 000000]
zext_ln45             (zext             ) [ 000000]
lshr_ln45             (lshr             ) [ 000000]
trunc_ln45_1          (trunc            ) [ 010001]
specpipeline_ln44     (specpipeline     ) [ 000000]
write_ln45            (write            ) [ 000000]
br_ln43               (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_759_1_VITIS_LOOP_43_1_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten8_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten8/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="u_assign1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_assign1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="out_r_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln45_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="4"/>
<pin id="89" dir="0" index="2" bw="8" slack="1"/>
<pin id="90" dir="0" index="3" bw="1" slack="0"/>
<pin id="91" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln45/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="s_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="6" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln754_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln754/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln41_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="4" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten8_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten8_load/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln759_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="6" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln759/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln759_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln759/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="gmem_addr_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln759_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="0" index="1" bw="6" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln759/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="1"/>
<pin id="150" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_1_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="1"/>
<pin id="153" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln43_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="select_ln754_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln754/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln759_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln759_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln759_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="3" slack="0"/>
<pin id="177" dir="0" index="2" bw="3" slack="0"/>
<pin id="178" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln759/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="first_iter_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln759_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln759/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln45_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln43_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln754_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="3" slack="1"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln754/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln41_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="1"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln760_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="2"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln760/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="u_assign1_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="3"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_assign1_load/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="shl_ln3_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="0" index="1" bw="3" slack="2"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln45_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="lshr_ln45_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln45/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln45_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45_1/4 "/>
</bind>
</comp>

<comp id="242" class="1005" name="i_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="249" class="1005" name="i_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="indvar_flatten8_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten8 "/>
</bind>
</comp>

<comp id="263" class="1005" name="u_assign1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="2"/>
<pin id="265" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="u_assign1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="icmp_ln759_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="3"/>
<pin id="271" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln759 "/>
</bind>
</comp>

<comp id="273" class="1005" name="gmem_addr_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="4"/>
<pin id="275" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="first_iter_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="s_addr_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="1"/>
<pin id="284" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="287" class="1005" name="trunc_ln45_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="2"/>
<pin id="289" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln45 "/>
</bind>
</comp>

<comp id="292" class="1005" name="trunc_ln45_1_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="1"/>
<pin id="294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln45_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="60" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="62" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="52" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="122" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="122" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="80" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="131" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="148" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="151" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="50" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="154" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="168" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="151" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="160" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="174" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="196"><net_src comp="160" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="160" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="174" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="197" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="101" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="231"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="218" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="64" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="252"><net_src comp="68" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="255"><net_src comp="249" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="259"><net_src comp="72" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="266"><net_src comp="76" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="272"><net_src comp="125" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="137" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="281"><net_src comp="182" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="94" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="290"><net_src comp="193" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="295"><net_src comp="238" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="86" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {5 }
 - Input state : 
	Port: sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 : out_r | {1 }
	Port: sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 : s | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln754 : 1
		store_ln41 : 1
		indvar_flatten8_load : 1
		icmp_ln759 : 2
		add_ln759 : 2
		br_ln759 : 3
		store_ln759 : 3
	State 2
		icmp_ln43 : 1
		select_ln754 : 2
		add_ln759_1 : 1
		select_ln759 : 2
		first_iter_1 : 3
		zext_ln759 : 3
		s_addr : 4
		br_ln43 : 4
		s_load : 5
		trunc_ln45 : 3
		add_ln43 : 3
		store_ln754 : 3
		store_ln41 : 4
	State 3
		store_ln760 : 1
	State 4
		zext_ln45 : 1
		lshr_ln45 : 2
		trunc_ln45_1 : 3
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   lshr   |    lshr_ln45_fu_232    |    0    |   182   |
|----------|------------------------|---------|---------|
|          |    icmp_ln759_fu_125   |    0    |    14   |
|   icmp   |    icmp_ln43_fu_154    |    0    |    13   |
|          |   first_iter_1_fu_182  |    0    |    13   |
|----------|------------------------|---------|---------|
|          |    add_ln759_fu_131    |    0    |    14   |
|    add   |   add_ln759_1_fu_168   |    0    |    11   |
|          |     add_ln43_fu_197    |    0    |    13   |
|----------|------------------------|---------|---------|
|  select  |   select_ln754_fu_160  |    0    |    4    |
|          |   select_ln759_fu_174  |    0    |    3    |
|----------|------------------------|---------|---------|
|   read   |  out_r_read_read_fu_80 |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln45_write_fu_86 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln759_fu_188   |    0    |    0    |
|          |    zext_ln45_fu_228    |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln45_fu_193   |    0    |    0    |
|          |   trunc_ln45_1_fu_238  |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|     shl_ln3_fu_221     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   267   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  first_iter_1_reg_278 |    1   |
|   gmem_addr_reg_273   |    8   |
|      i_1_reg_249      |    3   |
|       i_reg_242       |    4   |
|   icmp_ln759_reg_269  |    1   |
|indvar_flatten8_reg_256|    6   |
|     s_addr_reg_282    |    5   |
|  trunc_ln45_1_reg_292 |    8   |
|   trunc_ln45_reg_287  |    3   |
|   u_assign1_reg_263   |   64   |
+-----------------------+--------+
|         Total         |   103  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   10   ||  1.588  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   267  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   103  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   103  |   276  |
+-----------+--------+--------+--------+
