

================================================================
== Vitis HLS Report for 'conv_w2'
================================================================
* Date:           Thu Apr 18 02:53:02 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mixed_conv_w2a8
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.990 ns|        0 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.51>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%ctrl_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ctrl"   --->   Operation 41 'read' 'ctrl_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%inputMapSizeY_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputMapSizeY"   --->   Operation 42 'read' 'inputMapSizeY_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%inputMapSizeX_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputMapSizeX"   --->   Operation 43 'read' 'inputMapSizeX_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%numKernels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numKernels"   --->   Operation 44 'read' 'numKernels_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%numFilters_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numFilters"   --->   Operation 45 'read' 'numFilters_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%idx_loc = alloca i64 1"   --->   Operation 46 'alloca' 'idx_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%id_save_loc = alloca i64 1"   --->   Operation 47 'alloca' 'id_save_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%readLines_loc = alloca i64 1"   --->   Operation 48 'alloca' 'readLines_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%inputMapLineAddr_loc = alloca i64 1"   --->   Operation 49 'alloca' 'inputMapLineAddr_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%inputMapLineAddr_1_loc = alloca i64 1"   --->   Operation 50 'alloca' 'inputMapLineAddr_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%inputMapLineAddr_2_loc = alloca i64 1"   --->   Operation 51 'alloca' 'inputMapLineAddr_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%inputMapLineAddr_3_loc = alloca i64 1"   --->   Operation 52 'alloca' 'inputMapLineAddr_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%inputMapLineAddr_4_loc = alloca i64 1"   --->   Operation 53 'alloca' 'inputMapLineAddr_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%filter_V = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 54 'alloca' 'filter_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%filter_V_1 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 55 'alloca' 'filter_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%filter_V_2 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 56 'alloca' 'filter_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%filter_V_3 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 57 'alloca' 'filter_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%filter_V_4 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 58 'alloca' 'filter_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%filter_V_5 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 59 'alloca' 'filter_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%filter_V_6 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 60 'alloca' 'filter_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%filter_V_7 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 61 'alloca' 'filter_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%filter_V_8 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 62 'alloca' 'filter_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%filter_V_9 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 63 'alloca' 'filter_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%filter_V_10 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 64 'alloca' 'filter_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%filter_V_11 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 65 'alloca' 'filter_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%filter_V_12 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 66 'alloca' 'filter_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%filter_V_13 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 67 'alloca' 'filter_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%filter_V_14 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 68 'alloca' 'filter_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%filter_V_15 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 69 'alloca' 'filter_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%filter_V_16 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 70 'alloca' 'filter_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%filter_V_17 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 71 'alloca' 'filter_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%filter_V_18 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 72 'alloca' 'filter_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%filter_V_19 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 73 'alloca' 'filter_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%filter_V_20 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 74 'alloca' 'filter_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%filter_V_21 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 75 'alloca' 'filter_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%filter_V_22 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 76 'alloca' 'filter_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%filter_V_23 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 77 'alloca' 'filter_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%filter_V_24 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 78 'alloca' 'filter_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%filter_V_25 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 79 'alloca' 'filter_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%filter_V_26 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 80 'alloca' 'filter_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%filter_V_27 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 81 'alloca' 'filter_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%filter_V_28 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 82 'alloca' 'filter_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%filter_V_29 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 83 'alloca' 'filter_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%filter_V_30 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 84 'alloca' 'filter_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%filter_V_31 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 85 'alloca' 'filter_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%filter_V_32 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 86 'alloca' 'filter_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%filter_V_33 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 87 'alloca' 'filter_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%filter_V_34 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 88 'alloca' 'filter_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%filter_V_35 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 89 'alloca' 'filter_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%filter_V_36 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 90 'alloca' 'filter_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%filter_V_37 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 91 'alloca' 'filter_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%filter_V_38 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 92 'alloca' 'filter_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%filter_V_39 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 93 'alloca' 'filter_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%filter_V_40 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 94 'alloca' 'filter_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%filter_V_41 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 95 'alloca' 'filter_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%filter_V_42 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 96 'alloca' 'filter_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%filter_V_43 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 97 'alloca' 'filter_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%filter_V_44 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 98 'alloca' 'filter_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%filter_V_45 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 99 'alloca' 'filter_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%filter_V_46 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 100 'alloca' 'filter_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%filter_V_47 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 101 'alloca' 'filter_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%filter_V_48 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 102 'alloca' 'filter_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%filter_V_49 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 103 'alloca' 'filter_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%filter_V_50 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 104 'alloca' 'filter_V_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%filter_V_51 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 105 'alloca' 'filter_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%filter_V_52 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 106 'alloca' 'filter_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%filter_V_53 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 107 'alloca' 'filter_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%filter_V_54 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 108 'alloca' 'filter_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%filter_V_55 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 109 'alloca' 'filter_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%filter_V_56 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 110 'alloca' 'filter_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%filter_V_57 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 111 'alloca' 'filter_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%filter_V_58 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 112 'alloca' 'filter_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%filter_V_59 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 113 'alloca' 'filter_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%filter_V_60 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 114 'alloca' 'filter_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%filter_V_61 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 115 'alloca' 'filter_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%filter_V_62 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 116 'alloca' 'filter_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%filter_V_63 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:284]   --->   Operation 117 'alloca' 'filter_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%inputMap_V = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:285]   --->   Operation 118 'alloca' 'inputMap_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%bias_V = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:287]   --->   Operation 119 'alloca' 'bias_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%bias_V_1 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:287]   --->   Operation 120 'alloca' 'bias_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%bias_V_2 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:287]   --->   Operation 121 'alloca' 'bias_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%bias_V_3 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:287]   --->   Operation 122 'alloca' 'bias_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%bias_V_4 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:287]   --->   Operation 123 'alloca' 'bias_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%bias_V_5 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:287]   --->   Operation 124 'alloca' 'bias_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%bias_V_6 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:287]   --->   Operation 125 'alloca' 'bias_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%bias_V_7 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:287]   --->   Operation 126 'alloca' 'bias_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%bias_V_8 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:287]   --->   Operation 127 'alloca' 'bias_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%bias_V_9 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:287]   --->   Operation 128 'alloca' 'bias_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%bias_V_10 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:287]   --->   Operation 129 'alloca' 'bias_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%bias_V_11 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:287]   --->   Operation 130 'alloca' 'bias_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%bias_V_12 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:287]   --->   Operation 131 'alloca' 'bias_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%bias_V_13 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:287]   --->   Operation 132 'alloca' 'bias_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%bias_V_14 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:287]   --->   Operation 133 'alloca' 'bias_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%bias_V_15 = alloca i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:287]   --->   Operation 134 'alloca' 'bias_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%padding_V = trunc i32 %ctrl_read"   --->   Operation 135 'trunc' 'padding_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%stride_V = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %ctrl_read, i32 6, i32 7" [sources/mixed_conv_w2/mixed_conv.cpp:277]   --->   Operation 136 'partselect' 'stride_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %padding_V, i1 0" [sources/mixed_conv_w2/mixed_conv.cpp:298]   --->   Operation 137 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln298_1 = zext i4 %shl_ln" [sources/mixed_conv_w2/mixed_conv.cpp:298]   --->   Operation 138 'zext' 'zext_ln298_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.01ns)   --->   "%lhs_V_1 = add i32 %zext_ln298_1, i32 %inputMapSizeX_read" [sources/mixed_conv_w2/mixed_conv.cpp:298]   --->   Operation 139 'add' 'lhs_V_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%kx_limit_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %ctrl_read, i32 3, i32 5" [sources/mixed_conv_w2/mixed_conv.cpp:276]   --->   Operation 140 'partselect' 'kx_limit_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.01ns)   --->   "%inputMapSizeY_1 = add i32 %zext_ln298_1, i32 %inputMapSizeY_read" [sources/mixed_conv_w2/mixed_conv.cpp:299]   --->   Operation 141 'add' 'inputMapSizeY_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln186_2 = sext i32 %inputMapSizeY_1"   --->   Operation 142 'sext' 'sext_ln186_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %ctrl_read, i32 3, i32 4"   --->   Operation 143 'partselect' 'trunc_ln214_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i3 %kx_limit_V"   --->   Operation 144 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.01ns)   --->   "%ret_V_519 = sub i33 %sext_ln186_2, i33 %zext_ln186"   --->   Operation 145 'sub' 'ret_V_519' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1513 = zext i2 %stride_V"   --->   Operation 146 'zext' 'zext_ln1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [37/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 147 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln186_3 = sext i32 %lhs_V_1"   --->   Operation 148 'sext' 'sext_ln186_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (1.01ns)   --->   "%ret_V_517 = sub i33 %sext_ln186_3, i33 %zext_ln186"   --->   Operation 149 'sub' 'ret_V_517' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [37/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 150 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%biasScale_V = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %ctrl_read, i32 8, i32 11" [sources/mixed_conv_w2/mixed_conv.cpp:278]   --->   Operation 151 'partselect' 'biasScale_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%scale_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %ctrl_read, i32 14, i32 16" [sources/mixed_conv_w2/mixed_conv.cpp:281]   --->   Operation 152 'partselect' 'scale_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%signedOp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_read, i32 12" [sources/mixed_conv_w2/mixed_conv.cpp:279]   --->   Operation 153 'bitselect' 'signedOp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %inputMapSizeY_1, i32 2, i32 31" [sources/mixed_conv_w2/mixed_conv.cpp:350]   --->   Operation 154 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (1.00ns)   --->   "%icmp_ln350 = icmp_sgt  i30 %tmp_36, i30 0" [sources/mixed_conv_w2/mixed_conv.cpp:350]   --->   Operation 155 'icmp' 'icmp_ln350' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %numKernels_read, i32 9, i32 31" [sources/mixed_conv_w2/mixed_conv.cpp:369]   --->   Operation 156 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (1.05ns)   --->   "%icmp_ln369 = icmp_slt  i23 %tmp_38, i23 1" [sources/mixed_conv_w2/mixed_conv.cpp:369]   --->   Operation 157 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_read, i32 13"   --->   Operation 158 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %numFilters_read, i32 1, i32 31"   --->   Operation 159 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.99ns)   --->   "%icmp1447 = icmp_sgt  i31 %tmp_40, i31 0"   --->   Operation 160 'icmp' 'icmp1447' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %numFilters_read, i32 2, i32 31"   --->   Operation 161 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.00ns)   --->   "%icmp1450 = icmp_sgt  i30 %tmp_41, i30 0"   --->   Operation 162 'icmp' 'icmp1450' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %numFilters_read, i32 3, i32 31"   --->   Operation 163 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (1.01ns)   --->   "%icmp1453 = icmp_sgt  i29 %tmp_42, i29 0"   --->   Operation 164 'icmp' 'icmp1453' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %numFilters_read, i32 4, i32 31"   --->   Operation 165 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.01ns)   --->   "%icmp1456 = icmp_sgt  i28 %tmp_43, i28 0"   --->   Operation 166 'icmp' 'icmp1456' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.47>
ST_2 : Operation 167 [36/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 167 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [36/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 168 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%empty_68 = wait i32 @_ssdm_op_Wait"   --->   Operation 169 'wait' 'empty_68' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.47>
ST_3 : Operation 170 [35/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 170 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [35/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 171 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.47>
ST_4 : Operation 172 [34/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 172 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [34/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 173 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.47>
ST_5 : Operation 174 [33/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 174 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [33/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 175 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.47>
ST_6 : Operation 176 [32/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 176 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [32/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 177 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.47>
ST_7 : Operation 178 [31/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 178 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [31/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 179 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.47>
ST_8 : Operation 180 [30/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 180 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [30/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 181 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.47>
ST_9 : Operation 182 [29/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 182 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [29/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 183 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.47>
ST_10 : Operation 184 [28/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 184 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [28/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 185 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.47>
ST_11 : Operation 186 [27/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 186 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [27/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 187 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.47>
ST_12 : Operation 188 [26/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 188 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [26/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 189 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.47>
ST_13 : Operation 190 [25/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 190 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [25/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 191 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.47>
ST_14 : Operation 192 [24/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 192 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 193 [24/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 193 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.47>
ST_15 : Operation 194 [23/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 194 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 195 [23/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 195 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.47>
ST_16 : Operation 196 [22/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 196 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 197 [22/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 197 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.47>
ST_17 : Operation 198 [21/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 198 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 199 [21/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 199 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.47>
ST_18 : Operation 200 [20/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 200 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [20/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 201 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.47>
ST_19 : Operation 202 [19/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 202 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [19/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 203 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.47>
ST_20 : Operation 204 [18/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 204 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 205 [18/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 205 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.47>
ST_21 : Operation 206 [17/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 206 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 207 [17/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 207 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.47>
ST_22 : Operation 208 [16/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 208 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 209 [16/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 209 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.47>
ST_23 : Operation 210 [15/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 210 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 211 [15/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 211 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.47>
ST_24 : Operation 212 [14/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 212 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 213 [14/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 213 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.47>
ST_25 : Operation 214 [13/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 214 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 215 [13/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 215 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.47>
ST_26 : Operation 216 [12/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 216 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 217 [12/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 217 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.47>
ST_27 : Operation 218 [11/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 218 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 219 [11/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 219 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.47>
ST_28 : Operation 220 [10/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 220 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 221 [10/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 221 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.39>
ST_29 : Operation 222 [1/1] (1.01ns)   --->   "%add_ln301 = add i32 %numKernels_read, i32 4294967295" [sources/mixed_conv_w2/mixed_conv.cpp:301]   --->   Operation 222 'add' 'add_ln301' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 223 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln301, i32 31" [sources/mixed_conv_w2/mixed_conv.cpp:301]   --->   Operation 223 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 224 [1/1] (1.01ns)   --->   "%sub_ln301 = sub i32 1, i32 %numKernels_read" [sources/mixed_conv_w2/mixed_conv.cpp:301]   --->   Operation 224 'sub' 'sub_ln301' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln301_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %sub_ln301, i32 6, i32 31" [sources/mixed_conv_w2/mixed_conv.cpp:301]   --->   Operation 225 'partselect' 'trunc_ln301_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i26 %trunc_ln301_1" [sources/mixed_conv_w2/mixed_conv.cpp:301]   --->   Operation 226 'zext' 'zext_ln301' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 227 [1/1] (0.95ns)   --->   "%sub_ln301_1 = sub i27 0, i27 %zext_ln301" [sources/mixed_conv_w2/mixed_conv.cpp:301]   --->   Operation 227 'sub' 'sub_ln301_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node streamsPerWeight)   --->   "%trunc_ln301_2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln301, i32 6, i32 31" [sources/mixed_conv_w2/mixed_conv.cpp:301]   --->   Operation 228 'partselect' 'trunc_ln301_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node streamsPerWeight)   --->   "%zext_ln301_1 = zext i26 %trunc_ln301_2" [sources/mixed_conv_w2/mixed_conv.cpp:301]   --->   Operation 229 'zext' 'zext_ln301_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node streamsPerWeight)   --->   "%select_ln301 = select i1 %tmp, i27 %sub_ln301_1, i27 %zext_ln301_1" [sources/mixed_conv_w2/mixed_conv.cpp:301]   --->   Operation 230 'select' 'select_ln301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node streamsPerWeight)   --->   "%sext_ln301 = sext i27 %select_ln301" [sources/mixed_conv_w2/mixed_conv.cpp:301]   --->   Operation 231 'sext' 'sext_ln301' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln301, i32 4, i32 31" [sources/mixed_conv_w2/mixed_conv.cpp:303]   --->   Operation 232 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln303 = zext i28 %trunc_ln1" [sources/mixed_conv_w2/mixed_conv.cpp:303]   --->   Operation 233 'zext' 'zext_ln303' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 234 [1/1] (0.97ns)   --->   "%sub_ln303 = sub i29 0, i29 %zext_ln303" [sources/mixed_conv_w2/mixed_conv.cpp:303]   --->   Operation 234 'sub' 'sub_ln303' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node streamsPerAct)   --->   "%trunc_ln303_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln301, i32 4, i32 31" [sources/mixed_conv_w2/mixed_conv.cpp:303]   --->   Operation 235 'partselect' 'trunc_ln303_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node streamsPerAct)   --->   "%zext_ln303_1 = zext i28 %trunc_ln303_1" [sources/mixed_conv_w2/mixed_conv.cpp:303]   --->   Operation 236 'zext' 'zext_ln303_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node streamsPerAct)   --->   "%select_ln303 = select i1 %tmp, i29 %sub_ln303, i29 %zext_ln303_1" [sources/mixed_conv_w2/mixed_conv.cpp:303]   --->   Operation 237 'select' 'select_ln303' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node streamsPerAct)   --->   "%sext_ln303 = sext i29 %select_ln303" [sources/mixed_conv_w2/mixed_conv.cpp:303]   --->   Operation 238 'sext' 'sext_ln303' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 239 [1/1] (0.98ns) (out node of the LUT)   --->   "%streamsPerAct = add i30 %sext_ln303, i30 1" [sources/mixed_conv_w2/mixed_conv.cpp:303]   --->   Operation 239 'add' 'streamsPerAct' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln303_1 = sext i30 %streamsPerAct" [sources/mixed_conv_w2/mixed_conv.cpp:303]   --->   Operation 240 'sext' 'sext_ln303_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 241 [1/1] (3.42ns)   --->   "%streamsPerInputLine = mul i32 %sext_ln303_1, i32 %lhs_V_1" [sources/mixed_conv_w2/mixed_conv.cpp:332]   --->   Operation 241 'mul' 'streamsPerInputLine' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 242 [2/2] (0.00ns)   --->   "%call_ln332 = call void @conv_w2_Pipeline_VITIS_LOOP_330_1, i32 %streamsPerInputLine, i32 %inputMapLineAddr_4_loc, i32 %inputMapLineAddr_3_loc, i32 %inputMapLineAddr_2_loc, i32 %inputMapLineAddr_1_loc, i32 %inputMapLineAddr_loc" [sources/mixed_conv_w2/mixed_conv.cpp:332]   --->   Operation 242 'call' 'call_ln332' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 243 [1/1] (0.96ns) (out node of the LUT)   --->   "%streamsPerWeight = add i28 %sext_ln301, i28 1" [sources/mixed_conv_w2/mixed_conv.cpp:301]   --->   Operation 243 'add' 'streamsPerWeight' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i28 %streamsPerWeight"   --->   Operation 244 'sext' 'sext_ln186' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln186_1 = sext i28 %streamsPerWeight"   --->   Operation 245 'sext' 'sext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln319 = zext i3 %kx_limit_V" [sources/mixed_conv_w2/mixed_conv.cpp:319]   --->   Operation 246 'zext' 'zext_ln319' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 247 [1/1] (1.01ns)   --->   "%add_ln319 = add i32 %numFilters_read, i32 4294967295" [sources/mixed_conv_w2/mixed_conv.cpp:319]   --->   Operation 247 'add' 'add_ln319' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 248 [9/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 248 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 249 [9/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 249 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln319, i32 31" [sources/mixed_conv_w2/mixed_conv.cpp:319]   --->   Operation 250 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 251 [1/1] (1.01ns)   --->   "%sub_ln319 = sub i32 1, i32 %numFilters_read" [sources/mixed_conv_w2/mixed_conv.cpp:319]   --->   Operation 251 'sub' 'sub_ln319' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln319_2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln319, i32 4, i32 31" [sources/mixed_conv_w2/mixed_conv.cpp:319]   --->   Operation 252 'partselect' 'trunc_ln319_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln319_1 = zext i28 %trunc_ln319_2" [sources/mixed_conv_w2/mixed_conv.cpp:319]   --->   Operation 253 'zext' 'zext_ln319_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 254 [1/1] (0.97ns)   --->   "%sub_ln319_1 = sub i29 0, i29 %zext_ln319_1" [sources/mixed_conv_w2/mixed_conv.cpp:319]   --->   Operation 254 'sub' 'sub_ln319_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln319_3 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln319, i32 4, i32 31" [sources/mixed_conv_w2/mixed_conv.cpp:319]   --->   Operation 255 'partselect' 'trunc_ln319_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln319_2 = zext i28 %trunc_ln319_3" [sources/mixed_conv_w2/mixed_conv.cpp:319]   --->   Operation 256 'zext' 'zext_ln319_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 257 [1/1] (0.35ns)   --->   "%select_ln319 = select i1 %tmp_35, i29 %sub_ln319_1, i29 %zext_ln319_2" [sources/mixed_conv_w2/mixed_conv.cpp:319]   --->   Operation 257 'select' 'select_ln319' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln186_4 = sext i29 %select_ln319"   --->   Operation 258 'sext' 'sext_ln186_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 259 [1/1] (1.00ns)   --->   "%icmp_ln310 = icmp_ult  i30 %sext_ln186_1, i30 %streamsPerAct" [sources/mixed_conv_w2/mixed_conv.cpp:310]   --->   Operation 259 'icmp' 'icmp_ln310' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln319 = trunc i29 %select_ln319" [sources/mixed_conv_w2/mixed_conv.cpp:319]   --->   Operation 260 'trunc' 'trunc_ln319' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 261 [1/1] (0.98ns)   --->   "%totalBiasStreams = add i30 %sext_ln186_4, i30 1" [sources/mixed_conv_w2/mixed_conv.cpp:319]   --->   Operation 261 'add' 'totalBiasStreams' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 262 [1/1] (0.50ns)   --->   "%mul_ln302 = mul i6 %zext_ln319, i6 %zext_ln319" [sources/mixed_conv_w2/mixed_conv.cpp:302]   --->   Operation 262 'mul' 'mul_ln302' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln302 = zext i6 %mul_ln302" [sources/mixed_conv_w2/mixed_conv.cpp:302]   --->   Operation 263 'zext' 'zext_ln302' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 264 [4/4] (0.53ns) (root node of the DSP)   --->   "%streamsPerFilter = mul i32 %zext_ln302, i32 %sext_ln186" [sources/mixed_conv_w2/mixed_conv.cpp:302]   --->   Operation 264 'mul' 'streamsPerFilter' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 265 [1/1] (0.38ns)   --->   "%weightsOffset = select i1 %icmp_ln310, i30 %streamsPerAct, i30 %sext_ln186_1" [sources/mixed_conv_w2/mixed_conv.cpp:310]   --->   Operation 265 'select' 'weightsOffset' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i29 %select_ln319"   --->   Operation 266 'trunc' 'trunc_ln214' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 267 [1/1] (0.98ns)   --->   "%sub_ln239 = sub i30 1073741822, i30 %sext_ln186_4" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 267 'sub' 'sub_ln239' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 268 [1/1] (1.00ns)   --->   "%empty = icmp_ugt  i30 %sub_ln239, i30 1073741791" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 268 'icmp' 'empty' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 269 [1/1] (0.99ns)   --->   "%sub_ln239_1 = sub i30 0, i30 %sub_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 269 'sub' 'sub_ln239_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln239)   --->   "%select_ln239 = select i1 %empty, i30 %sub_ln239_1, i30 33" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 270 'select' 'select_ln239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln239)   --->   "%sext_ln239 = sext i30 %select_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 271 'sext' 'sext_ln239' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln239)   --->   "%zext_ln239 = zext i32 %sext_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 272 'zext' 'zext_ln239' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 273 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln239 = add i33 %zext_ln239, i33 8589934591" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 273 'add' 'add_ln239' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i33.i4, i33 %add_ln239, i4 0" [sources/mixed_conv_w2/mixed_conv.cpp:276]   --->   Operation 274 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 275 [2/2] (0.00ns)   --->   "%call_ln276 = call void @conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1, i37 %tmp_6, i30 %totalBiasStreams, i8 %bias_V_15, i8 %bias_V_14, i8 %bias_V_13, i8 %bias_V_12, i8 %bias_V_11, i8 %bias_V_10, i8 %bias_V_9, i8 %bias_V_8, i8 %bias_V_7, i8 %bias_V_6, i8 %bias_V_5, i8 %bias_V_4, i8 %bias_V_3, i8 %bias_V_2, i8 %bias_V_1, i8 %bias_V, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V" [sources/mixed_conv_w2/mixed_conv.cpp:276]   --->   Operation 275 'call' 'call_ln276' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 1.47>
ST_30 : Operation 276 [1/2] (0.58ns)   --->   "%call_ln332 = call void @conv_w2_Pipeline_VITIS_LOOP_330_1, i32 %streamsPerInputLine, i32 %inputMapLineAddr_4_loc, i32 %inputMapLineAddr_3_loc, i32 %inputMapLineAddr_2_loc, i32 %inputMapLineAddr_1_loc, i32 %inputMapLineAddr_loc" [sources/mixed_conv_w2/mixed_conv.cpp:332]   --->   Operation 276 'call' 'call_ln332' <Predicate = true> <Delay = 0.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 277 [8/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 277 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 278 [8/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 278 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 279 [3/4] (0.53ns) (root node of the DSP)   --->   "%streamsPerFilter = mul i32 %zext_ln302, i32 %sext_ln186" [sources/mixed_conv_w2/mixed_conv.cpp:302]   --->   Operation 279 'mul' 'streamsPerFilter' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 280 [1/2] (0.00ns)   --->   "%call_ln276 = call void @conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1, i37 %tmp_6, i30 %totalBiasStreams, i8 %bias_V_15, i8 %bias_V_14, i8 %bias_V_13, i8 %bias_V_12, i8 %bias_V_11, i8 %bias_V_10, i8 %bias_V_9, i8 %bias_V_8, i8 %bias_V_7, i8 %bias_V_6, i8 %bias_V_5, i8 %bias_V_4, i8 %bias_V_3, i8 %bias_V_2, i8 %bias_V_1, i8 %bias_V, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V" [sources/mixed_conv_w2/mixed_conv.cpp:276]   --->   Operation 280 'call' 'call_ln276' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 1.47>
ST_31 : Operation 281 [7/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 281 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 282 [7/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 282 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 283 [2/4] (0.53ns) (root node of the DSP)   --->   "%streamsPerFilter = mul i32 %zext_ln302, i32 %sext_ln186" [sources/mixed_conv_w2/mixed_conv.cpp:302]   --->   Operation 283 'mul' 'streamsPerFilter' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 284 [1/1] (0.00ns)   --->   "%empty_69 = wait i32 @_ssdm_op_Wait"   --->   Operation 284 'wait' 'empty_69' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 4.65>
ST_32 : Operation 285 [6/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 285 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 286 [6/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 286 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 287 [1/4] (0.00ns) (root node of the DSP)   --->   "%streamsPerFilter = mul i32 %zext_ln302, i32 %sext_ln186" [sources/mixed_conv_w2/mixed_conv.cpp:302]   --->   Operation 287 'mul' 'streamsPerFilter' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 288 [1/1] (3.42ns)   --->   "%totalWeightStreams = mul i32 %streamsPerFilter, i32 %numFilters_read" [sources/mixed_conv_w2/mixed_conv.cpp:320]   --->   Operation 288 'mul' 'totalWeightStreams' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 289 [1/1] (0.00ns)   --->   "%empty_70 = wait i32 @_ssdm_op_Wait"   --->   Operation 289 'wait' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 290 [2/2] (1.23ns)   --->   "%call_ln310 = call void @conv_w2_Pipeline_ReadWeightStreamsLOOP, i30 %weightsOffset, i32 %totalWeightStreams, i32 %streamsPerFilter, i32 %filter_V_2, i32 %filter_V_3, i32 %filter_V, i32 %filter_V_63, i32 %filter_V_62, i32 %filter_V_61, i32 %filter_V_60, i32 %filter_V_59, i32 %filter_V_58, i32 %filter_V_57, i32 %filter_V_56, i32 %filter_V_55, i32 %filter_V_54, i32 %filter_V_53, i32 %filter_V_52, i32 %filter_V_51, i32 %filter_V_50, i32 %filter_V_49, i32 %filter_V_48, i32 %filter_V_47, i32 %filter_V_46, i32 %filter_V_45, i32 %filter_V_44, i32 %filter_V_43, i32 %filter_V_42, i32 %filter_V_41, i32 %filter_V_40, i32 %filter_V_39, i32 %filter_V_38, i32 %filter_V_37, i32 %filter_V_36, i32 %filter_V_35, i32 %filter_V_34, i32 %filter_V_33, i32 %filter_V_32, i32 %filter_V_31, i32 %filter_V_30, i32 %filter_V_29, i32 %filter_V_28, i32 %filter_V_27, i32 %filter_V_26, i32 %filter_V_25, i32 %filter_V_24, i32 %filter_V_23, i32 %filter_V_22, i32 %filter_V_21, i32 %filter_V_20, i32 %filter_V_19, i32 %filter_V_18, i32 %filter_V_17, i32 %filter_V_16, i32 %filter_V_15, i32 %filter_V_14, i32 %filter_V_13, i32 %filter_V_12, i32 %filter_V_11, i32 %filter_V_10, i32 %filter_V_9, i32 %filter_V_8, i32 %filter_V_7, i32 %filter_V_6, i32 %filter_V_5, i32 %filter_V_4, i32 %filter_V_1, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V" [sources/mixed_conv_w2/mixed_conv.cpp:310]   --->   Operation 290 'call' 'call_ln310' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 1.47>
ST_33 : Operation 291 [5/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 291 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 292 [5/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 292 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 293 [1/2] (0.00ns)   --->   "%call_ln310 = call void @conv_w2_Pipeline_ReadWeightStreamsLOOP, i30 %weightsOffset, i32 %totalWeightStreams, i32 %streamsPerFilter, i32 %filter_V_2, i32 %filter_V_3, i32 %filter_V, i32 %filter_V_63, i32 %filter_V_62, i32 %filter_V_61, i32 %filter_V_60, i32 %filter_V_59, i32 %filter_V_58, i32 %filter_V_57, i32 %filter_V_56, i32 %filter_V_55, i32 %filter_V_54, i32 %filter_V_53, i32 %filter_V_52, i32 %filter_V_51, i32 %filter_V_50, i32 %filter_V_49, i32 %filter_V_48, i32 %filter_V_47, i32 %filter_V_46, i32 %filter_V_45, i32 %filter_V_44, i32 %filter_V_43, i32 %filter_V_42, i32 %filter_V_41, i32 %filter_V_40, i32 %filter_V_39, i32 %filter_V_38, i32 %filter_V_37, i32 %filter_V_36, i32 %filter_V_35, i32 %filter_V_34, i32 %filter_V_33, i32 %filter_V_32, i32 %filter_V_31, i32 %filter_V_30, i32 %filter_V_29, i32 %filter_V_28, i32 %filter_V_27, i32 %filter_V_26, i32 %filter_V_25, i32 %filter_V_24, i32 %filter_V_23, i32 %filter_V_22, i32 %filter_V_21, i32 %filter_V_20, i32 %filter_V_19, i32 %filter_V_18, i32 %filter_V_17, i32 %filter_V_16, i32 %filter_V_15, i32 %filter_V_14, i32 %filter_V_13, i32 %filter_V_12, i32 %filter_V_11, i32 %filter_V_10, i32 %filter_V_9, i32 %filter_V_8, i32 %filter_V_7, i32 %filter_V_6, i32 %filter_V_5, i32 %filter_V_4, i32 %filter_V_1, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V" [sources/mixed_conv_w2/mixed_conv.cpp:310]   --->   Operation 293 'call' 'call_ln310' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 1.47>
ST_34 : Operation 294 [4/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 294 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 295 [4/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 295 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 296 [1/1] (0.00ns)   --->   "%empty_71 = wait i32 @_ssdm_op_Wait"   --->   Operation 296 'wait' 'empty_71' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 5.58>
ST_35 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln298 = zext i3 %padding_V" [sources/mixed_conv_w2/mixed_conv.cpp:298]   --->   Operation 297 'zext' 'zext_ln298' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 298 [1/1] (0.00ns)   --->   "%inputMapLineAddr_4_loc_load = load i32 %inputMapLineAddr_4_loc"   --->   Operation 298 'load' 'inputMapLineAddr_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 299 [1/1] (0.00ns)   --->   "%inputMapLineAddr_3_loc_load = load i32 %inputMapLineAddr_3_loc"   --->   Operation 299 'load' 'inputMapLineAddr_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 300 [1/1] (0.00ns)   --->   "%inputMapLineAddr_2_loc_load = load i32 %inputMapLineAddr_2_loc"   --->   Operation 300 'load' 'inputMapLineAddr_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 301 [1/1] (0.00ns)   --->   "%inputMapLineAddr_1_loc_load = load i32 %inputMapLineAddr_1_loc"   --->   Operation 301 'load' 'inputMapLineAddr_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 302 [1/1] (0.00ns)   --->   "%inputMapLineAddr_loc_load = load i32 %inputMapLineAddr_loc"   --->   Operation 302 'load' 'inputMapLineAddr_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i3 %kx_limit_V"   --->   Operation 303 'zext' 'zext_ln1494' <Predicate = (icmp_ln350)> <Delay = 0.00>
ST_35 : Operation 304 [3/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 304 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 305 [3/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 305 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 306 [1/1] (3.32ns)   --->   "%paddingIters = mul i32 %sext_ln303_1, i32 %zext_ln298" [sources/mixed_conv_w2/mixed_conv.cpp:305]   --->   Operation 306 'mul' 'paddingIters' <Predicate = true> <Delay = 3.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 307 [1/1] (0.44ns)   --->   "%select_ln350 = select i1 %icmp_ln350, i32 %zext_ln1494, i32 %inputMapSizeY_1" [sources/mixed_conv_w2/mixed_conv.cpp:350]   --->   Operation 307 'select' 'select_ln350' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 308 [1/1] (3.42ns)   --->   "%readLimit = mul i32 %streamsPerInputLine, i32 %select_ln350" [sources/mixed_conv_w2/mixed_conv.cpp:349]   --->   Operation 308 'mul' 'readLimit' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 309 [1/1] (1.01ns)   --->   "%xPadUpperLimit = sub i32 %streamsPerInputLine, i32 %paddingIters" [sources/mixed_conv_w2/mixed_conv.cpp:89]   --->   Operation 309 'sub' 'xPadUpperLimit' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 310 [1/1] (1.01ns)   --->   "%yPadUpperLimit = sub i32 %inputMapSizeY_1, i32 %zext_ln298" [sources/mixed_conv_w2/mixed_conv.cpp:90]   --->   Operation 310 'sub' 'yPadUpperLimit' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 311 [1/1] (0.00ns)   --->   "%empty_72 = wait i32 @_ssdm_op_Wait"   --->   Operation 311 'wait' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 312 [2/2] (1.23ns)   --->   "%call_ln349 = call void @conv_w2_Pipeline_ReadActivationsLOOP, i32 %inputMapLineAddr_loc_load, i32 %readLimit, i32 %streamsPerInputLine, i32 %inputMapLineAddr_1_loc_load, i32 %inputMapLineAddr_2_loc_load, i32 %inputMapLineAddr_3_loc_load, i32 %inputMapLineAddr_4_loc_load, i128 %inputMap_V, i3 %padding_V, i32 %paddingIters, i32 %xPadUpperLimit, i32 %yPadUpperLimit, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V, i32 %readLines_loc, i32 %id_save_loc, i32 %idx_loc" [sources/mixed_conv_w2/mixed_conv.cpp:349]   --->   Operation 312 'call' 'call_ln349' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 313 [1/1] (0.99ns)   --->   "%empty_74 = icmp_sgt  i32 %numKernels_read, i32 0"   --->   Operation 313 'icmp' 'empty_74' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 314 [1/1] (1.01ns)   --->   "%add_ln376 = add i32 %numKernels_read, i32 15" [sources/mixed_conv_w2/mixed_conv.cpp:376]   --->   Operation 314 'add' 'add_ln376' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_s = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln376, i32 4, i32 31" [sources/mixed_conv_w2/mixed_conv.cpp:376]   --->   Operation 315 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 316 [1/1] (0.32ns)   --->   "%select_ln376 = select i1 %empty_74, i28 %tmp_s, i28 0" [sources/mixed_conv_w2/mixed_conv.cpp:376]   --->   Operation 316 'select' 'select_ln376' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i3 %kx_limit_V" [sources/mixed_conv_w2/mixed_conv.cpp:329]   --->   Operation 317 'zext' 'zext_ln329' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln329_1 = zext i28 %select_ln376" [sources/mixed_conv_w2/mixed_conv.cpp:329]   --->   Operation 318 'zext' 'zext_ln329_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 319 [1/1] (3.23ns)   --->   "%mul_ln329 = mul i31 %zext_ln329, i31 %zext_ln329_1" [sources/mixed_conv_w2/mixed_conv.cpp:329]   --->   Operation 319 'mul' 'mul_ln329' <Predicate = true> <Delay = 3.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.78>
ST_36 : Operation 320 [2/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 320 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 321 [2/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 321 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 322 [1/1] (0.78ns)   --->   "%filtersPerPE_V = add i10 %trunc_ln319, i10 1"   --->   Operation 322 'add' 'filtersPerPE_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 323 [1/1] (0.78ns)   --->   "%add_ln228 = add i6 %trunc_ln214, i6 1" [sources/mixed_conv_w2/mixed_conv.cpp:228]   --->   Operation 323 'add' 'add_ln228' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 324 [1/2] (0.99ns)   --->   "%call_ln349 = call void @conv_w2_Pipeline_ReadActivationsLOOP, i32 %inputMapLineAddr_loc_load, i32 %readLimit, i32 %streamsPerInputLine, i32 %inputMapLineAddr_1_loc_load, i32 %inputMapLineAddr_2_loc_load, i32 %inputMapLineAddr_3_loc_load, i32 %inputMapLineAddr_4_loc_load, i128 %inputMap_V, i3 %padding_V, i32 %paddingIters, i32 %xPadUpperLimit, i32 %yPadUpperLimit, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V, i32 %readLines_loc, i32 %id_save_loc, i32 %idx_loc" [sources/mixed_conv_w2/mixed_conv.cpp:349]   --->   Operation 324 'call' 'call_ln349' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %filtersPerPE_V, i32 5, i32 9"   --->   Operation 325 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 326 [1/1] (0.75ns)   --->   "%icmp_ln1027_8 = icmp_eq  i5 %tmp_37, i5 0"   --->   Operation 326 'icmp' 'icmp_ln1027_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 327 [1/1] (0.38ns)   --->   "%f_limit_V_1 = select i1 %icmp_ln1027_8, i6 %add_ln228, i6 32" [sources/mixed_conv_w2/mixed_conv.cpp:366]   --->   Operation 327 'select' 'f_limit_V_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln329_2 = zext i3 %kx_limit_V" [sources/mixed_conv_w2/mixed_conv.cpp:329]   --->   Operation 328 'zext' 'zext_ln329_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln329_3 = zext i31 %mul_ln329" [sources/mixed_conv_w2/mixed_conv.cpp:329]   --->   Operation 329 'zext' 'zext_ln329_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 330 [1/1] (3.37ns)   --->   "%mul_ln329_1 = mul i34 %zext_ln329_2, i34 %zext_ln329_3" [sources/mixed_conv_w2/mixed_conv.cpp:329]   --->   Operation 330 'mul' 'mul_ln329_1' <Predicate = true> <Delay = 3.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln329_4 = zext i10 %filtersPerPE_V" [sources/mixed_conv_w2/mixed_conv.cpp:329]   --->   Operation 331 'zext' 'zext_ln329_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln329_5 = zext i34 %mul_ln329_1" [sources/mixed_conv_w2/mixed_conv.cpp:329]   --->   Operation 332 'zext' 'zext_ln329_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 333 [1/1] (3.41ns)   --->   "%mul_ln329_2 = mul i44 %zext_ln329_4, i44 %zext_ln329_5" [sources/mixed_conv_w2/mixed_conv.cpp:329]   --->   Operation 333 'mul' 'mul_ln329_2' <Predicate = true> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 9.99>
ST_37 : Operation 334 [1/37] (1.47ns)   --->   "%ret_V_520 = sdiv i33 %ret_V_519, i33 %zext_ln1513"   --->   Operation 334 'sdiv' 'ret_V_520' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 335 [1/37] (1.47ns)   --->   "%ret_V_518 = sdiv i33 %ret_V_517, i33 %zext_ln1513"   --->   Operation 335 'sdiv' 'ret_V_518' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 36> <II = 10> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i10 %ret_V_520"   --->   Operation 336 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i10 %ret_V_518"   --->   Operation 337 'trunc' 'trunc_ln186_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln186_2 = trunc i10 %ret_V_520"   --->   Operation 338 'trunc' 'trunc_ln186_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 339 [1/1] (0.78ns)   --->   "%outMapSizeY_V = add i10 %trunc_ln186, i10 1"   --->   Operation 339 'add' 'outMapSizeY_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln186_3 = trunc i10 %ret_V_518"   --->   Operation 340 'trunc' 'trunc_ln186_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 341 [1/1] (0.78ns)   --->   "%outMapSizeX_V = add i10 %trunc_ln186_1, i10 1"   --->   Operation 341 'add' 'outMapSizeX_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 342 [1/1] (0.00ns)   --->   "%empty_73 = wait i32 @_ssdm_op_Wait"   --->   Operation 342 'wait' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 343 [1/1] (0.00ns)   --->   "%rhs_V = zext i2 %stride_V" [sources/mixed_conv_w2/mixed_conv.cpp:277]   --->   Operation 343 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 344 [1/1] (0.00ns)   --->   "%lhs_V = zext i32 %streamsPerInputLine" [sources/mixed_conv_w2/mixed_conv.cpp:332]   --->   Operation 344 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 345 [1/1] (3.42ns)   --->   "%ret_V = mul i34 %lhs_V, i34 %rhs_V" [sources/mixed_conv_w2/mixed_conv.cpp:332]   --->   Operation 345 'mul' 'ret_V' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln329_6 = zext i10 %outMapSizeX_V" [sources/mixed_conv_w2/mixed_conv.cpp:329]   --->   Operation 346 'zext' 'zext_ln329_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln329_7 = zext i44 %mul_ln329_2" [sources/mixed_conv_w2/mixed_conv.cpp:329]   --->   Operation 347 'zext' 'zext_ln329_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 348 [1/1] (3.78ns)   --->   "%mul_ln329_3 = mul i54 %zext_ln329_6, i54 %zext_ln329_7" [sources/mixed_conv_w2/mixed_conv.cpp:329]   --->   Operation 348 'mul' 'mul_ln329_3' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln329_8 = zext i10 %outMapSizeY_V" [sources/mixed_conv_w2/mixed_conv.cpp:329]   --->   Operation 349 'zext' 'zext_ln329_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln329_9 = zext i54 %mul_ln329_3" [sources/mixed_conv_w2/mixed_conv.cpp:329]   --->   Operation 350 'zext' 'zext_ln329_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 351 [1/1] (3.93ns)   --->   "%mul_ln329_4 = mul i64 %zext_ln329_8, i64 %zext_ln329_9" [sources/mixed_conv_w2/mixed_conv.cpp:329]   --->   Operation 351 'mul' 'mul_ln329_4' <Predicate = true> <Delay = 3.93> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 352 [1/1] (0.99ns)   --->   "%icmp_ln1027_4 = icmp_eq  i31 %mul_ln329, i31 0"   --->   Operation 352 'icmp' 'icmp_ln1027_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 353 [1/1] (1.02ns)   --->   "%icmp_ln1027_5 = icmp_eq  i34 %mul_ln329_1, i34 0"   --->   Operation 353 'icmp' 'icmp_ln1027_5' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 354 [1/1] (1.12ns)   --->   "%icmp_ln1027_6 = icmp_eq  i44 %mul_ln329_2, i44 0"   --->   Operation 354 'icmp' 'icmp_ln1027_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.50>
ST_38 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln1496 = zext i3 %kx_limit_V"   --->   Operation 355 'zext' 'zext_ln1496' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 356 [1/1] (0.78ns)   --->   "%add_ln278 = add i5 %trunc_ln186_2, i5 1" [sources/mixed_conv_w2/mixed_conv.cpp:278]   --->   Operation 356 'add' 'add_ln278' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 357 [1/1] (0.78ns)   --->   "%add_ln214 = add i5 %trunc_ln186_3, i5 1"   --->   Operation 357 'add' 'add_ln214' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 358 [1/1] (0.00ns)   --->   "%readLines_loc_load = load i32 %readLines_loc"   --->   Operation 358 'load' 'readLines_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 359 [1/1] (0.00ns)   --->   "%id_save_loc_load = load i32 %id_save_loc"   --->   Operation 359 'load' 'id_save_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 360 [1/1] (0.00ns)   --->   "%idx_loc_load = load i32 %idx_loc"   --->   Operation 360 'load' 'idx_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 361 [1/1] (0.91ns)   --->   "%icmp_ln1027 = icmp_ult  i10 %outMapSizeY_V, i10 18"   --->   Operation 361 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 362 [1/1] (0.41ns)   --->   "%y_limit_V_1 = select i1 %icmp_ln1027, i5 %add_ln278, i5 18" [sources/mixed_conv_w2/mixed_conv.cpp:364]   --->   Operation 362 'select' 'y_limit_V_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 363 [1/1] (0.91ns)   --->   "%icmp_ln1027_1 = icmp_ult  i10 %outMapSizeX_V, i10 18"   --->   Operation 363 'icmp' 'icmp_ln1027_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 364 [1/1] (0.41ns)   --->   "%x_limit_V_1 = select i1 %icmp_ln1027_1, i5 %add_ln214, i5 18" [sources/mixed_conv_w2/mixed_conv.cpp:365]   --->   Operation 364 'select' 'x_limit_V_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 365 [1/1] (0.58ns)   --->   "%icmp_ln1027_3 = icmp_ult  i3 %kx_limit_V, i3 3"   --->   Operation 365 'icmp' 'icmp_ln1027_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 366 [1/1] (0.17ns)   --->   "%ky_limit_V = select i1 %icmp_ln1027_3, i2 %trunc_ln214_1, i2 3" [sources/mixed_conv_w2/mixed_conv.cpp:367]   --->   Operation 366 'select' 'ky_limit_V' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 367 [1/1] (0.44ns)   --->   "%kn_limit = select i1 %icmp_ln369, i32 %numKernels_read, i32 512" [sources/mixed_conv_w2/mixed_conv.cpp:369]   --->   Operation 367 'select' 'kn_limit' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 368 [1/1] (0.99ns)   --->   "%read_OK = icmp_ult  i32 %readLines_loc_load, i32 %inputMapSizeY_1" [sources/mixed_conv_w2/mixed_conv.cpp:372]   --->   Operation 368 'icmp' 'read_OK' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 369 [1/1] (0.67ns)   --->   "%sub_i_i195 = add i4 %zext_ln1496, i4 15"   --->   Operation 369 'add' 'sub_i_i195' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 370 [1/1] (0.00ns)   --->   "%filtersPerPE_V_cast859 = zext i10 %filtersPerPE_V"   --->   Operation 370 'zext' 'filtersPerPE_V_cast859' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 371 [1/1] (0.78ns)   --->   "%sub_i_i72 = add i11 %filtersPerPE_V_cast859, i11 2047"   --->   Operation 371 'add' 'sub_i_i72' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 372 [1/1] (0.00ns)   --->   "%outMapSizeX_V_cast860 = zext i10 %outMapSizeX_V"   --->   Operation 372 'zext' 'outMapSizeX_V_cast860' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 373 [1/1] (0.78ns)   --->   "%sub_i_i41 = add i11 %outMapSizeX_V_cast860, i11 2047"   --->   Operation 373 'add' 'sub_i_i41' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 374 [1/1] (0.00ns)   --->   "%outMapSizeY_V_cast861 = zext i10 %outMapSizeY_V"   --->   Operation 374 'zext' 'outMapSizeY_V_cast861' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 375 [1/1] (0.78ns)   --->   "%sub_i_i = add i11 %outMapSizeY_V_cast861, i11 2047"   --->   Operation 375 'add' 'sub_i_i' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 376 [1/1] (0.28ns)   --->   "%rev = xor i1 %tmp_39, i1 1"   --->   Operation 376 'xor' 'rev' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 377 [1/1] (0.75ns)   --->   "%cmp_i_i524_mid1954 = icmp_ne  i5 %x_limit_V_1, i5 0" [sources/mixed_conv_w2/mixed_conv.cpp:365]   --->   Operation 377 'icmp' 'cmp_i_i524_mid1954' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 378 [1/1] (0.94ns)   --->   "%notrhs_mid1960 = icmp_slt  i11 %sub_i_i41, i11 1"   --->   Operation 378 'icmp' 'notrhs_mid1960' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 379 [1/1] (0.78ns)   --->   "%cmp_i_i531_mid1972 = icmp_ne  i6 %f_limit_V_1, i6 0" [sources/mixed_conv_w2/mixed_conv.cpp:366]   --->   Operation 379 'icmp' 'cmp_i_i531_mid1972' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 380 [1/1] (0.99ns)   --->   "%cmp243_mid1986 = icmp_sgt  i32 %numFilters_read, i32 0"   --->   Operation 380 'icmp' 'cmp243_mid1986' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 381 [1/1] (0.99ns)   --->   "%cmp243_2_mid11006 = icmp_sgt  i32 %numFilters_read, i32 2"   --->   Operation 381 'icmp' 'cmp243_2_mid11006' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 382 [1/1] (0.99ns)   --->   "%cmp243_4_mid11030 = icmp_sgt  i32 %numFilters_read, i32 4"   --->   Operation 382 'icmp' 'cmp243_4_mid11030' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 383 [1/1] (0.99ns)   --->   "%cmp243_5_mid11042 = icmp_sgt  i32 %numFilters_read, i32 5"   --->   Operation 383 'icmp' 'cmp243_5_mid11042' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 384 [1/1] (0.99ns)   --->   "%cmp243_6_mid11054 = icmp_sgt  i32 %numFilters_read, i32 6"   --->   Operation 384 'icmp' 'cmp243_6_mid11054' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 385 [1/1] (0.99ns)   --->   "%cmp243_8_mid11078 = icmp_sgt  i32 %numFilters_read, i32 8"   --->   Operation 385 'icmp' 'cmp243_8_mid11078' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 386 [1/1] (0.99ns)   --->   "%cmp243_9_mid11090 = icmp_sgt  i32 %numFilters_read, i32 9"   --->   Operation 386 'icmp' 'cmp243_9_mid11090' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 387 [1/1] (0.99ns)   --->   "%cmp243_10_mid11102 = icmp_sgt  i32 %numFilters_read, i32 10"   --->   Operation 387 'icmp' 'cmp243_10_mid11102' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 388 [1/1] (0.99ns)   --->   "%cmp243_11_mid11114 = icmp_sgt  i32 %numFilters_read, i32 11"   --->   Operation 388 'icmp' 'cmp243_11_mid11114' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 389 [1/1] (0.99ns)   --->   "%cmp243_12_mid11126 = icmp_sgt  i32 %numFilters_read, i32 12"   --->   Operation 389 'icmp' 'cmp243_12_mid11126' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 390 [1/1] (0.99ns)   --->   "%cmp243_13_mid11138 = icmp_sgt  i32 %numFilters_read, i32 13"   --->   Operation 390 'icmp' 'cmp243_13_mid11138' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 391 [1/1] (0.99ns)   --->   "%cmp243_14_mid11150 = icmp_sgt  i32 %numFilters_read, i32 14"   --->   Operation 391 'icmp' 'cmp243_14_mid11150' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 392 [1/1] (0.94ns)   --->   "%notlhs_mid11170 = icmp_slt  i11 %sub_i_i72, i11 1"   --->   Operation 392 'icmp' 'notlhs_mid11170' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 393 [1/1] (0.28ns)   --->   "%and_ln279_16 = and i1 %cmp243_mid1986, i1 %signedOp" [sources/mixed_conv_w2/mixed_conv.cpp:279]   --->   Operation 393 'and' 'and_ln279_16' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 394 [1/1] (0.28ns)   --->   "%and_ln279_17 = and i1 %icmp1447, i1 %signedOp" [sources/mixed_conv_w2/mixed_conv.cpp:279]   --->   Operation 394 'and' 'and_ln279_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 395 [1/1] (0.28ns)   --->   "%and_ln279_18 = and i1 %cmp243_2_mid11006, i1 %signedOp" [sources/mixed_conv_w2/mixed_conv.cpp:279]   --->   Operation 395 'and' 'and_ln279_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 396 [1/1] (0.28ns)   --->   "%and_ln279_19 = and i1 %icmp1450, i1 %signedOp" [sources/mixed_conv_w2/mixed_conv.cpp:279]   --->   Operation 396 'and' 'and_ln279_19' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 397 [1/1] (0.28ns)   --->   "%and_ln279_20 = and i1 %cmp243_4_mid11030, i1 %signedOp" [sources/mixed_conv_w2/mixed_conv.cpp:279]   --->   Operation 397 'and' 'and_ln279_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 398 [1/1] (0.28ns)   --->   "%and_ln279_21 = and i1 %cmp243_5_mid11042, i1 %signedOp" [sources/mixed_conv_w2/mixed_conv.cpp:279]   --->   Operation 398 'and' 'and_ln279_21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 399 [1/1] (0.28ns)   --->   "%and_ln279_22 = and i1 %cmp243_6_mid11054, i1 %signedOp" [sources/mixed_conv_w2/mixed_conv.cpp:279]   --->   Operation 399 'and' 'and_ln279_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 400 [1/1] (0.28ns)   --->   "%and_ln279_23 = and i1 %icmp1453, i1 %signedOp" [sources/mixed_conv_w2/mixed_conv.cpp:279]   --->   Operation 400 'and' 'and_ln279_23' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 401 [1/1] (0.28ns)   --->   "%and_ln279_24 = and i1 %cmp243_8_mid11078, i1 %signedOp" [sources/mixed_conv_w2/mixed_conv.cpp:279]   --->   Operation 401 'and' 'and_ln279_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 402 [1/1] (0.28ns)   --->   "%and_ln279_25 = and i1 %cmp243_9_mid11090, i1 %signedOp" [sources/mixed_conv_w2/mixed_conv.cpp:279]   --->   Operation 402 'and' 'and_ln279_25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 403 [1/1] (0.28ns)   --->   "%and_ln279_26 = and i1 %cmp243_10_mid11102, i1 %signedOp" [sources/mixed_conv_w2/mixed_conv.cpp:279]   --->   Operation 403 'and' 'and_ln279_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 404 [1/1] (0.28ns)   --->   "%and_ln279_27 = and i1 %cmp243_11_mid11114, i1 %signedOp" [sources/mixed_conv_w2/mixed_conv.cpp:279]   --->   Operation 404 'and' 'and_ln279_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 405 [1/1] (0.28ns)   --->   "%and_ln279_28 = and i1 %cmp243_12_mid11126, i1 %signedOp" [sources/mixed_conv_w2/mixed_conv.cpp:279]   --->   Operation 405 'and' 'and_ln279_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 406 [1/1] (0.28ns)   --->   "%and_ln279_29 = and i1 %cmp243_13_mid11138, i1 %signedOp" [sources/mixed_conv_w2/mixed_conv.cpp:279]   --->   Operation 406 'and' 'and_ln279_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 407 [1/1] (0.28ns)   --->   "%and_ln279_30 = and i1 %cmp243_14_mid11150, i1 %signedOp" [sources/mixed_conv_w2/mixed_conv.cpp:279]   --->   Operation 407 'and' 'and_ln279_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 408 [1/1] (0.28ns)   --->   "%and_ln279_31 = and i1 %icmp1456, i1 %signedOp" [sources/mixed_conv_w2/mixed_conv.cpp:279]   --->   Operation 408 'and' 'and_ln279_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 409 [1/1] (0.44ns)   --->   "%cmp_i_i538_mid11214 = icmp_ne  i2 %ky_limit_V, i2 0" [sources/mixed_conv_w2/mixed_conv.cpp:367]   --->   Operation 409 'icmp' 'cmp_i_i538_mid11214' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 410 [1/1] (0.72ns)   --->   "%cmp_i_i172_mid11224 = icmp_eq  i4 %sub_i_i195, i4 0"   --->   Operation 410 'icmp' 'cmp_i_i172_mid11224' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 411 [1/1] (0.00ns)   --->   "%empty_75 = wait i32 @_ssdm_op_Wait"   --->   Operation 411 'wait' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 412 [2/2] (0.42ns)   --->   "%call_ln372 = call void @conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP, i1 %read_OK, i32 %readLines_loc_load, i32 %id_save_loc_load, i32 %idx_loc_load, i5 %y_limit_V_1, i2 %stride_V, i11 %sub_i_i, i5 %x_limit_V_1, i11 %sub_i_i41, i6 %f_limit_V_1, i3 %kx_limit_V, i32 %numFilters_read, i11 %sub_i_i72, i1 %signedOp, i2 %ky_limit_V, i4 %sub_i_i195, i3 %kx_limit_V, i30 %weightsOffset, i64 %mul_ln329_4, i54 %mul_ln329_3, i1 %cmp_i_i524_mid1954, i1 %notrhs_mid1960, i1 %cmp_i_i531_mid1972, i1 %cmp243_mid1986, i1 %icmp1447, i1 %cmp243_2_mid11006, i1 %icmp1450, i1 %cmp243_4_mid11030, i1 %cmp243_5_mid11042, i1 %cmp243_6_mid11054, i1 %icmp1453, i1 %cmp243_8_mid11078, i1 %cmp243_9_mid11090, i1 %cmp243_10_mid11102, i1 %cmp243_11_mid11114, i1 %cmp243_12_mid11126, i1 %cmp243_13_mid11138, i1 %cmp243_14_mid11150, i1 %icmp1456, i1 %notlhs_mid11170, i1 %and_ln279_16, i1 %and_ln279_17, i1 %and_ln279_18, i1 %and_ln279_19, i1 %and_ln279_20, i1 %and_ln279_21, i1 %and_ln279_22, i1 %and_ln279_23, i1 %and_ln279_24, i1 %and_ln279_25, i1 %and_ln279_26, i1 %and_ln279_27, i1 %and_ln279_28, i1 %and_ln279_29, i1 %and_ln279_30, i1 %and_ln279_31, i1 %cmp_i_i538_mid11214, i1 %cmp_i_i172_mid11224, i32 %numKernels_read, i1 %empty_74, i31 %mul_ln329, i1 %icmp_ln1027_4, i34 %mul_ln329_1, i1 %icmp_ln1027_5, i44 %mul_ln329_2, i1 %icmp_ln1027_6, i32 %kn_limit, i8 %bias_V, i4 %biasScale_V, i8 %bias_V_1, i8 %bias_V_2, i8 %bias_V_3, i8 %bias_V_4, i8 %bias_V_5, i8 %bias_V_6, i8 %bias_V_7, i8 %bias_V_8, i8 %bias_V_9, i8 %bias_V_10, i8 %bias_V_11, i8 %bias_V_12, i8 %bias_V_13, i8 %bias_V_14, i8 %bias_V_15, i128 %inputMap_V, i32 %filter_V, i32 %filter_V_1, i32 %filter_V_2, i32 %filter_V_3, i32 %filter_V_4, i32 %filter_V_5, i32 %filter_V_6, i32 %filter_V_7, i32 %filter_V_8, i32 %filter_V_9, i32 %filter_V_10, i32 %filter_V_11, i32 %filter_V_12, i32 %filter_V_13, i32 %filter_V_14, i32 %filter_V_15, i32 %filter_V_16, i32 %filter_V_17, i32 %filter_V_18, i32 %filter_V_19, i32 %filter_V_20, i32 %filter_V_21, i32 %filter_V_22, i32 %filter_V_23, i32 %filter_V_24, i32 %filter_V_25, i32 %filter_V_26, i32 %filter_V_27, i32 %filter_V_28, i32 %filter_V_29, i32 %filter_V_30, i32 %filter_V_31, i32 %filter_V_32, i32 %filter_V_33, i32 %filter_V_34, i32 %filter_V_35, i32 %filter_V_36, i32 %filter_V_37, i32 %filter_V_38, i32 %filter_V_39, i32 %filter_V_40, i32 %filter_V_41, i32 %filter_V_42, i32 %filter_V_43, i32 %filter_V_44, i32 %filter_V_45, i32 %filter_V_46, i32 %filter_V_47, i32 %filter_V_48, i32 %filter_V_49, i32 %filter_V_50, i32 %filter_V_51, i32 %filter_V_52, i32 %filter_V_53, i32 %filter_V_54, i32 %filter_V_55, i32 %filter_V_56, i32 %filter_V_57, i32 %filter_V_58, i32 %filter_V_59, i32 %filter_V_60, i32 %filter_V_61, i32 %filter_V_62, i32 %filter_V_63, i32 %inputMapSizeY_1, i32 %inputMapLineAddr_loc_load, i32 %inputMapLineAddr_1_loc_load, i32 %inputMapLineAddr_2_loc_load, i32 %inputMapLineAddr_3_loc_load, i32 %inputMapLineAddr_4_loc_load, i2 %stride_V, i32 %streamsPerInputLine, i34 %ret_V, i3 %padding_V, i32 %paddingIters, i32 %xPadUpperLimit, i32 %yPadUpperLimit, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V, i1 %rev, i3 %scale_V, i128 %strm_out_V_data_V, i16 %strm_out_V_keep_V, i16 %strm_out_V_strb_V, i1 %strm_out_V_last_V" [sources/mixed_conv_w2/mixed_conv.cpp:372]   --->   Operation 412 'call' 'call_ln372' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 6.28>
ST_39 : Operation 413 [1/2] (6.28ns)   --->   "%call_ln372 = call void @conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP, i1 %read_OK, i32 %readLines_loc_load, i32 %id_save_loc_load, i32 %idx_loc_load, i5 %y_limit_V_1, i2 %stride_V, i11 %sub_i_i, i5 %x_limit_V_1, i11 %sub_i_i41, i6 %f_limit_V_1, i3 %kx_limit_V, i32 %numFilters_read, i11 %sub_i_i72, i1 %signedOp, i2 %ky_limit_V, i4 %sub_i_i195, i3 %kx_limit_V, i30 %weightsOffset, i64 %mul_ln329_4, i54 %mul_ln329_3, i1 %cmp_i_i524_mid1954, i1 %notrhs_mid1960, i1 %cmp_i_i531_mid1972, i1 %cmp243_mid1986, i1 %icmp1447, i1 %cmp243_2_mid11006, i1 %icmp1450, i1 %cmp243_4_mid11030, i1 %cmp243_5_mid11042, i1 %cmp243_6_mid11054, i1 %icmp1453, i1 %cmp243_8_mid11078, i1 %cmp243_9_mid11090, i1 %cmp243_10_mid11102, i1 %cmp243_11_mid11114, i1 %cmp243_12_mid11126, i1 %cmp243_13_mid11138, i1 %cmp243_14_mid11150, i1 %icmp1456, i1 %notlhs_mid11170, i1 %and_ln279_16, i1 %and_ln279_17, i1 %and_ln279_18, i1 %and_ln279_19, i1 %and_ln279_20, i1 %and_ln279_21, i1 %and_ln279_22, i1 %and_ln279_23, i1 %and_ln279_24, i1 %and_ln279_25, i1 %and_ln279_26, i1 %and_ln279_27, i1 %and_ln279_28, i1 %and_ln279_29, i1 %and_ln279_30, i1 %and_ln279_31, i1 %cmp_i_i538_mid11214, i1 %cmp_i_i172_mid11224, i32 %numKernels_read, i1 %empty_74, i31 %mul_ln329, i1 %icmp_ln1027_4, i34 %mul_ln329_1, i1 %icmp_ln1027_5, i44 %mul_ln329_2, i1 %icmp_ln1027_6, i32 %kn_limit, i8 %bias_V, i4 %biasScale_V, i8 %bias_V_1, i8 %bias_V_2, i8 %bias_V_3, i8 %bias_V_4, i8 %bias_V_5, i8 %bias_V_6, i8 %bias_V_7, i8 %bias_V_8, i8 %bias_V_9, i8 %bias_V_10, i8 %bias_V_11, i8 %bias_V_12, i8 %bias_V_13, i8 %bias_V_14, i8 %bias_V_15, i128 %inputMap_V, i32 %filter_V, i32 %filter_V_1, i32 %filter_V_2, i32 %filter_V_3, i32 %filter_V_4, i32 %filter_V_5, i32 %filter_V_6, i32 %filter_V_7, i32 %filter_V_8, i32 %filter_V_9, i32 %filter_V_10, i32 %filter_V_11, i32 %filter_V_12, i32 %filter_V_13, i32 %filter_V_14, i32 %filter_V_15, i32 %filter_V_16, i32 %filter_V_17, i32 %filter_V_18, i32 %filter_V_19, i32 %filter_V_20, i32 %filter_V_21, i32 %filter_V_22, i32 %filter_V_23, i32 %filter_V_24, i32 %filter_V_25, i32 %filter_V_26, i32 %filter_V_27, i32 %filter_V_28, i32 %filter_V_29, i32 %filter_V_30, i32 %filter_V_31, i32 %filter_V_32, i32 %filter_V_33, i32 %filter_V_34, i32 %filter_V_35, i32 %filter_V_36, i32 %filter_V_37, i32 %filter_V_38, i32 %filter_V_39, i32 %filter_V_40, i32 %filter_V_41, i32 %filter_V_42, i32 %filter_V_43, i32 %filter_V_44, i32 %filter_V_45, i32 %filter_V_46, i32 %filter_V_47, i32 %filter_V_48, i32 %filter_V_49, i32 %filter_V_50, i32 %filter_V_51, i32 %filter_V_52, i32 %filter_V_53, i32 %filter_V_54, i32 %filter_V_55, i32 %filter_V_56, i32 %filter_V_57, i32 %filter_V_58, i32 %filter_V_59, i32 %filter_V_60, i32 %filter_V_61, i32 %filter_V_62, i32 %filter_V_63, i32 %inputMapSizeY_1, i32 %inputMapLineAddr_loc_load, i32 %inputMapLineAddr_1_loc_load, i32 %inputMapLineAddr_2_loc_load, i32 %inputMapLineAddr_3_loc_load, i32 %inputMapLineAddr_4_loc_load, i2 %stride_V, i32 %streamsPerInputLine, i34 %ret_V, i3 %padding_V, i32 %paddingIters, i32 %xPadUpperLimit, i32 %yPadUpperLimit, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V, i1 %rev, i3 %scale_V, i128 %strm_out_V_data_V, i16 %strm_out_V_keep_V, i16 %strm_out_V_strb_V, i1 %strm_out_V_last_V" [sources/mixed_conv_w2/mixed_conv.cpp:372]   --->   Operation 413 'call' 'call_ln372' <Predicate = true> <Delay = 6.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 414 [1/1] (0.00ns)   --->   "%spectopmodule_ln255 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [sources/mixed_conv_w2/mixed_conv.cpp:255]   --->   Operation 414 'spectopmodule' 'spectopmodule_ln255' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 415 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V, void @empty_15, i32 1, i32 1, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 415 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 416 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %strm_in_V_data_V"   --->   Operation 416 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 417 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %strm_in_V_keep_V"   --->   Operation 417 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 418 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %strm_in_V_strb_V"   --->   Operation 418 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 419 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_in_V_last_V"   --->   Operation 419 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 420 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %strm_out_V_data_V, i16 %strm_out_V_keep_V, i16 %strm_out_V_strb_V, i1 %strm_out_V_last_V, void @empty_15, i32 1, i32 1, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 420 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 421 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %strm_out_V_data_V"   --->   Operation 421 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 422 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %strm_out_V_keep_V"   --->   Operation 422 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 423 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %strm_out_V_strb_V"   --->   Operation 423 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 424 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %strm_out_V_last_V"   --->   Operation 424 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 425 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numFilters"   --->   Operation 425 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 426 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_5, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_13, void @empty_12, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 426 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 427 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 427 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 428 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numKernels"   --->   Operation 428 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 429 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numKernels, void @empty_5, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_13, void @empty, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 429 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 430 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numKernels, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 430 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 431 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputMapSizeX"   --->   Operation 431 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 432 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputMapSizeX, void @empty_5, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_13, void @empty_0, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 432 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 433 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputMapSizeX, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 433 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 434 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputMapSizeY"   --->   Operation 434 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 435 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputMapSizeY, void @empty_5, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_13, void @empty_1, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 435 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 436 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputMapSizeY, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 436 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 437 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ctrl"   --->   Operation 437 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 438 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl, void @empty_5, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_13, void @empty_2, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 438 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 439 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 439 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 440 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_13, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 440 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 441 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln330 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 0, i1 %strm_in_V_last_V, i1 0, i1 0, void @empty_3" [sources/mixed_conv_w2/mixed_conv.cpp:330]   --->   Operation 441 'specaxissidechannel' 'specaxissidechannel_ln330' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 442 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln330 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %strm_out_V_data_V, i16 %strm_out_V_keep_V, i16 %strm_out_V_strb_V, i1 0, i1 %strm_out_V_last_V, i1 0, i1 0, void @empty_4" [sources/mixed_conv_w2/mixed_conv.cpp:330]   --->   Operation 442 'specaxissidechannel' 'specaxissidechannel_ln330' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 443 [1/1] (0.00ns)   --->   "%ret_ln549 = ret" [sources/mixed_conv_w2/mixed_conv.cpp:549]   --->   Operation 443 'ret' 'ret_ln549' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0ns.

 <State 1>: 4.51ns
The critical path consists of the following:
	s_axi read operation ('ctrl_read') on port 'ctrl' [14]  (1 ns)
	'add' operation ('inputMapSizeY', sources/mixed_conv_w2/mixed_conv.cpp:299) [170]  (1.02 ns)
	'sub' operation ('ret_V_519') [178]  (1.02 ns)
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 2>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 3>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 4>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 5>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 6>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 7>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 8>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 9>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 10>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 11>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 12>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 13>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 14>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 15>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 16>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 17>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 18>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 19>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 20>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 21>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 22>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 23>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 24>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 25>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 26>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 27>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 28>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 29>: 6.4ns
The critical path consists of the following:
	'sub' operation ('sub_ln301', sources/mixed_conv_w2/mixed_conv.cpp:301) [143]  (1.02 ns)
	'sub' operation ('sub_ln303', sources/mixed_conv_w2/mixed_conv.cpp:303) [153]  (0.975 ns)
	'select' operation ('select_ln303', sources/mixed_conv_w2/mixed_conv.cpp:303) [156]  (0 ns)
	'add' operation ('streamsPerAct', sources/mixed_conv_w2/mixed_conv.cpp:303) [158]  (0.985 ns)
	'mul' operation ('i_op', sources/mixed_conv_w2/mixed_conv.cpp:332) [162]  (3.42 ns)

 <State 30>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 31>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 32>: 4.66ns
The critical path consists of the following:
	'mul' operation of DSP[212] ('streamsPerFilter', sources/mixed_conv_w2/mixed_conv.cpp:302) [212]  (0 ns)
	'mul' operation ('totalWeightStreams', sources/mixed_conv_w2/mixed_conv.cpp:320) [215]  (3.42 ns)
	'call' operation ('call_ln310', sources/mixed_conv_w2/mixed_conv.cpp:310) to 'conv_w2_Pipeline_ReadWeightStreamsLOOP' [231]  (1.24 ns)

 <State 33>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 34>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_520') [183]  (1.48 ns)

 <State 35>: 5.58ns
The critical path consists of the following:
	'mul' operation ('paddingIters', sources/mixed_conv_w2/mixed_conv.cpp:305) [213]  (3.33 ns)
	'sub' operation ('xPadUpperLimit', sources/mixed_conv_w2/mixed_conv.cpp:89) [237]  (1.02 ns)
	'call' operation ('call_ln349', sources/mixed_conv_w2/mixed_conv.cpp:349) to 'conv_w2_Pipeline_ReadActivationsLOOP' [240]  (1.24 ns)

 <State 36>: 6.78ns
The critical path consists of the following:
	'mul' operation ('mul_ln329_1', sources/mixed_conv_w2/mixed_conv.cpp:329) [279]  (3.37 ns)
	'mul' operation ('mul_ln329_2', sources/mixed_conv_w2/mixed_conv.cpp:329) [282]  (3.41 ns)

 <State 37>: 9.99ns
The critical path consists of the following:
	'sdiv' operation ('ret_V_518') [186]  (1.48 ns)
	'add' operation ('x_limit.V') [207]  (0.787 ns)
	'mul' operation ('mul_ln329_3', sources/mixed_conv_w2/mixed_conv.cpp:329) [285]  (3.79 ns)
	'mul' operation ('mul_ln329_4', sources/mixed_conv_w2/mixed_conv.cpp:329) [288]  (3.94 ns)

 <State 38>: 2.51ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1027_1') [247]  (0.912 ns)
	'select' operation ('x_limit.V', sources/mixed_conv_w2/mixed_conv.cpp:365) [248]  (0.414 ns)
	'icmp' operation ('cmp_i_i524_mid1954', sources/mixed_conv_w2/mixed_conv.cpp:365) [289]  (0.753 ns)
	'call' operation ('call_ln372', sources/mixed_conv_w2/mixed_conv.cpp:372) to 'conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP' [335]  (0.427 ns)

 <State 39>: 6.28ns
The critical path consists of the following:
	'call' operation ('call_ln372', sources/mixed_conv_w2/mixed_conv.cpp:372) to 'conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP' [335]  (6.28 ns)

 <State 40>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
