
---------- Begin Simulation Statistics ----------
final_tick                               695263253500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 771745                       # Simulator instruction rate (inst/s)
host_mem_usage                                 859500                       # Number of bytes of host memory used
host_op_rate                                   849232                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1629.42                       # Real time elapsed on the host
host_tick_rate                               76783389                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1257500003                       # Number of instructions simulated
sim_ops                                    1383758466                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.125113                       # Number of seconds simulated
sim_ticks                                125112674750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       822803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1645608                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.841276                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits       7835125                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups      7847581                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       693778                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     11445315                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits           42                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          599                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          557                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12476352                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        140385                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        30707943                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       32548441                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       693519                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches          7880149                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     19640451                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           15                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     23158648                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250163944                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    261356970                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    246627758                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.059722                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.413701                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    192939730     78.23%     78.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     10227507      4.15%     82.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      7289696      2.96%     85.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      4618717      1.87%     87.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      2828286      1.15%     88.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      3384697      1.37%     89.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2557035      1.04%     90.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3141639      1.27%     92.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     19640451      7.96%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    246627758                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       103584                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       127199341                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            56176389                       # Number of loads committed
system.switch_cpus_1.commit.membars                10                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     53555479     20.49%     20.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       762725      0.29%     20.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            9      0.00%     20.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     27062621     10.35%     31.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp      1038679      0.40%     31.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt      1226530      0.47%     32.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult     29255544     11.19%     43.20% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc     51308014     19.63%     62.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv      5775622      2.21%     65.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc      5624740      2.15%     67.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt      5631689      2.15%     69.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     69.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     69.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          744      0.00%     69.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     69.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       219852      0.08%     69.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc        58757      0.02%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd         3707      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     69.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56176389     21.49%     90.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     23655869      9.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    261356970                       # Class of committed instruction
system.switch_cpus_1.commit.refs             79832258                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       193273929                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           261193027                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.000901                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.000901                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    192855463                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          342                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved      7381214                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    290313131                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       15497672                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        23032388                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       702915                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     18055771                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  6                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          12476352                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        26479948                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           222600678                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       280410                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            284225685                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          589                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       1406498                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.049860                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     26839594                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      7975552                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.135879                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    250144217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.186903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.612447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      197402859     78.92%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6100992      2.44%     81.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        5518900      2.21%     83.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        3934922      1.57%     85.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        2954174      1.18%     86.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        3266215      1.31%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        2049339      0.82%     88.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3824900      1.53%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       25091916     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    250144217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 81133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       732322                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches        9468672                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              247278                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.107417                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs           87114076                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         24134194                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      82098974                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     62549113                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           22                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       114377                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     24613587                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    284415707                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     62979882                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       965530                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    277103775                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      2656367                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      5003772                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       702915                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     10525863                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       248699                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      6184507                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         3012                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        12804                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       876883                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      6372692                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       957705                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        12804                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       321818                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       410504                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       328919379                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           273699604                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.631234                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       207625223                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.093812                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            273975842                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      177937699                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      65530960                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.999099                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.999099                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass           78      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     61255424     22.03%     22.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1108300      0.40%     22.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           15      0.00%     22.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     27380686      9.85%     32.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp      1239511      0.45%     32.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt      1262814      0.45%     33.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult     29362510     10.56%     43.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc     51457663     18.51%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv      5775872      2.08%     64.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc      5657267      2.03%     66.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt      5631928      2.03%     68.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     68.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     68.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          744      0.00%     68.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     68.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       224682      0.08%     68.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc        61524      0.02%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd         4961      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     68.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     63457440     22.82%     91.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     24187887      8.70%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    278069306                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         315399450                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         1.134248                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu         62801      0.02%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult        14668      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv            10      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd      1889677      0.60%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp          230      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt         4776      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult     94784098     30.05%     30.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc     88416347     28.03%     58.71% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv     40072395     12.71%     71.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc     32459559     10.29%     81.71% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt     56686213     17.97%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        11586      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     99.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       824320      0.26%     99.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       172770      0.05%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     82715033                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    415027752                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     79122159                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    104392694                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        284168407                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       278069306                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           22                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22975263                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        84232                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     30247314                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    250144217                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.111636                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.641103                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    136289991     54.48%     54.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     41360255     16.53%     71.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     31350679     12.53%     83.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     16653039      6.66%     90.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     11275376      4.51%     94.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      5619011      2.25%     96.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      3935708      1.57%     98.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      2043495      0.82%     99.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      1616663      0.65%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    250144217                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.111276                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses    510753645                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads    706738758                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    194577445                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    202763352                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  6                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     12820479                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      8479627                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     62549113                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     24613587                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     639559226                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes    121589217                       # number of misc regfile writes
system.switch_cpus_1.numCycles              250225350                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     118796399                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    380919049                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     45285306                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       22110670                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     25769621                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       319682                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1073198913                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    287733883                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    419117787                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        33063650                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      2940673                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       702915                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     75389463                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       38198519                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    187850004                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        81113                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         1355                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       104917224                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           22                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups    324698750                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          511502223                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         572561785                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads      317951014                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     178099091                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3203025                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1866                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6406052                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1866                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             765341                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       371793                       # Transaction distribution
system.membus.trans_dist::CleanEvict           451010                       # Transaction distribution
system.membus.trans_dist::ReadExReq             57421                       # Transaction distribution
system.membus.trans_dist::ReadExResp            57421                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        765341                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            43                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2468370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2468370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     76451520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                76451520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            822805                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  822805    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              822805                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3312191500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4457304250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 695263253500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 695263253500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106864                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1440097                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          922                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2586562                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96027                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96027                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           922                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3105944                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          134                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          134                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9606311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9609077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       118016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    273297472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              273415488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          824556                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23794752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4027583                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000463                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021520                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4025717     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1866      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4027583                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4272252000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4803020500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1383000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           40                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      2380091                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2380131                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           40                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      2380091                       # number of overall hits
system.l2.overall_hits::total                 2380131                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          882                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       821880                       # number of demand (read+write) misses
system.l2.demand_misses::total                 822762                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          882                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       821880                       # number of overall misses
system.l2.overall_misses::total                822762                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     78633500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  73675115500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      73753749000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     78633500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  73675115500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     73753749000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      3201971                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3202893                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      3201971                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3202893                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.956616                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.256679                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256881                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.956616                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.256679                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256881                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 89153.628118                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 89642.180732                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89641.657004                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 89153.628118                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 89642.180732                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89641.657004                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              371793                       # number of writebacks
system.l2.writebacks::total                    371793                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       821880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            822762                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       821880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           822762                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     69813001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  65456315500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  65526128501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     69813001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  65456315500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  65526128501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.956616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.256679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.256881                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.956616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.256679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.256881                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 79153.062358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 79642.180732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79641.656398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 79153.062358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 79642.180732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79641.656398                       # average overall mshr miss latency
system.l2.replacements                         824556                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1068304                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1068304                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1068304                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1068304                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          922                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              922                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          922                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          922                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          113                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           113                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data        38606                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38606                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        57421                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               57421                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   4986832500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4986832500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        96027                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96027                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.597967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.597967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86846.841748                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86846.841748                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        57421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          57421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   4412622500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4412622500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.597967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.597967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 76846.841748                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76846.841748                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           40                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 40                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          882                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              882                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     78633500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     78633500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.956616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.956616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 89153.628118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89153.628118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          882                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          882                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     69813001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69813001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.956616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.956616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 79153.062358                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79153.062358                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      2341485                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2341485                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       764459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          764459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  68688283000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  68688283000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      3105944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3105944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.246128                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.246128                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 89852.147728                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89852.147728                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       764459                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       764459                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  61043693000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  61043693000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.246128                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.246128                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 79852.147728                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79852.147728                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data           91                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                91                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data           43                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              43                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data          134                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           134                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.320896                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.320896                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data           43                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           43                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data       816500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       816500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.320896                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.320896                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 18988.372093                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18988.372093                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.988803                       # Cycle average of tags in use
system.l2.tags.total_refs                     6548181                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    828743                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.901341                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.124320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.084939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    11.783504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     3.293577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4070.702463                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.002877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.993824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          611                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          948                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          868                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  52073063                       # Number of tag accesses
system.l2.tags.data_accesses                 52073063                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        56448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     52600320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           52656768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        56448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23794752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23794752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       821880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              822762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       371793                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             371793                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       451177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    420423591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             420874768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       451177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           451177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190186582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190186582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190186582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       451177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    420423591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            611061351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    371789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    808006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001034864500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22028                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22028                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1946940                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             350129                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      822762                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     371793                       # Number of write requests accepted
system.mem_ctrls.readBursts                    822762                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   371793                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  13874                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             44134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             45216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             47421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             48013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             51322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             50858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            55973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            58283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            58704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            54640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            54611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            55264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             21961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23891                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16533506750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4044440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             31700156750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20439.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39189.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   367498                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  246709                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                822762                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               371793                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  592503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  169024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   38721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       566432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.397548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.885843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.982993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       318277     56.19%     56.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       186226     32.88%     89.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        36154      6.38%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8838      1.56%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3931      0.69%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2045      0.36%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1379      0.24%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1209      0.21%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8373      1.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       566432                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.719947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.642895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.455224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         22017     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22028                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.876702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.842263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.091932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12925     58.68%     58.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              471      2.14%     60.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7197     32.67%     93.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1305      5.92%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              119      0.54%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22028                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               51768832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  887936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23792640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                52656768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23794752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       413.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    420.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  125128743500                       # Total gap between requests
system.mem_ctrls.avgGap                     104749.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        56448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     51712384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23792640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 451177.309675413126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 413326500.319265186787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190169701.411487072706                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       821880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       371793                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     33386500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  31666770250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3013810123750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37853.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     38529.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8106150.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2197199340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1167820170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3139136700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          991758240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9876035520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      53695169640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2826282240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        73893401850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        590.614836                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6868799000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4177680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 114066195750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1847189400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            981789270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2636323620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          948828960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9876035520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      50906804880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5174378880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        72371350530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.449391                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12989422000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4177680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 107945572750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000000692                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7500004                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     26478793                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1033979489                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000000692                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7500004                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     26478793                       # number of overall hits
system.cpu.icache.overall_hits::total      1033979489                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2771                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1155                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3926                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2771                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1155                       # number of overall misses
system.cpu.icache.overall_misses::total          3926                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     96693999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96693999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     96693999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96693999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000003463                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7500004                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     26479948                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1033983415                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000003463                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7500004                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     26479948                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1033983415                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 83717.748052                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24629.138818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 83717.748052                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24629.138818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          269                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3181                       # number of writebacks
system.cpu.icache.writebacks::total              3181                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          233                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          233                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          233                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          233                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          922                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          922                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          922                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          922                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     80500499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     80500499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     80500499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     80500499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 87310.736443                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87310.736443                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 87310.736443                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87310.736443                       # average overall mshr miss latency
system.cpu.icache.replacements                   3181                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000000692                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7500004                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     26478793                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1033979489                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2771                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1155                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3926                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     96693999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96693999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000003463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7500004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     26479948                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1033983415                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 83717.748052                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24629.138818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          233                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          233                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     80500499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     80500499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 87310.736443                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87310.736443                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.433761                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1033983182                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3693                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          279984.614676                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   479.908929                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    31.524832                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.937322                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.061572                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4135937353                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4135937353                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    358798522                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2308486                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     68864827                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        429971835                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    359692385                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2308486                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     68864828                       # number of overall hits
system.cpu.dcache.overall_hits::total       430865699                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     11275568                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       155330                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      9996388                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21427286                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     11279578                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       155330                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      9996388                       # number of overall misses
system.cpu.dcache.overall_misses::total      21431296                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2980722000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 356332762025                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 359313484025                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2980722000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 356332762025                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 359313484025                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    370074090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      2463816                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     78861215                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    451399121                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    370971963                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2463816                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     78861216                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    452296995                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030468                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.063044                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.126759                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047469                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030405                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.063044                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.126759                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047383                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19189.609219                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 35646.151592                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16768.968502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19189.609219                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 35646.151592                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16765.830868                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4744361                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1530                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            274369                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.291899                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    95.625000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3538037                       # number of writebacks
system.cpu.dcache.writebacks::total           3538037                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      6794286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6794286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      6794286                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6794286                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       155330                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      3202102                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3357432                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       155330                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      3202102                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3357432                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2825392000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 103955742776                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 106781134776                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2825392000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 103955742776                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 106781134776                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.063044                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.040604                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007438                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.063044                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.040604                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007423                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18189.609219                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 32464.844273                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31804.407290                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18189.609219                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 32464.844273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31804.407290                       # average overall mshr miss latency
system.cpu.dcache.replacements               14636524                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    217157563                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1761001                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     45748111                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       264666675                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10582587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       148750                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      9342283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      20073620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2763081000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 314505193500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 317268274500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    227740150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1909751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     55090394                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    284740295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046468                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.077890                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.169581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.070498                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18575.334454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 33664.704173                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15805.234656                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      6236330                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6236330                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       148750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3105953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3254703                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2614331000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  98392216000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 101006547000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.077890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.056379                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011430                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17575.334454                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 31678.591402                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31034.028911                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    141640719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       547485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     23116716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      165304920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       643400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         6580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       654063                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1304043                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    217641000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  41826213059                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  42043854059                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    142284119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       554065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     23770779                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    166608963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004522                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011876                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.027515                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007827                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 33076.139818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 63948.294062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32241.156203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data       557956                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       557956                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         6580                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        96107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       102687                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    211061000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   5562213310                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5773274310                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.004043                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000616                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 32076.139818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 57875.215229                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56222.056443                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       893863                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data            1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        893864                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         4010                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4010                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       897873                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       897874                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.004466                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.004466                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_hits::.cpu.data          240                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          240                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        49581                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::.switch_cpus_1.data           42                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        49623                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus_1.data      1355466                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1355466                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        49821                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus_1.data           42                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        49863                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.995183                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.995187                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus_1.data        32273                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total    27.315277                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus_1.data           42                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           42                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus_1.data      1313466                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1313466                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.000842                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus_1.data        31273                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        31273                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1677155                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data            1                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1677167                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           24                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data       229000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       301000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1677179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1677196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.266667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000017                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data        57250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10379.310345                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data       214500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       285500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1677179                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data            2                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data           10                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1677191                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1677179                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1677191                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.986394                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           448857093                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14637036                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.665846                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   410.467317                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     9.389565                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    92.129512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.801694                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.018339                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.179940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          334                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1837242564                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1837242564                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 695263253500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 557365282500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 137897971000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
