[{"commit":{"message":"fix return size of push_v\/pop_v"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"5dd1c9efb11d668a188b072f2fe63eb4654f447d"},{"commit":{"message":"fix comment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"441d50c6355b9bf5e7ee97ecc3439552c614b1da"},{"commit":{"message":"restore bitset routine"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/gc\/z\/zBarrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"8294b2e9d67d14922e5fd1fe2d9fcbd284d8f504"},{"commit":{"message":"clean up push and pop registers"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"25a10eeed28bce15c8378d9ec46c59f9df92bc90"}]