// Seed: 2688311245
`timescale 1ps / 1ps
`define pp_6 0
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output wire id_3,
    output id_4,
    input id_5
);
  logic id_6;
  logic id_7, id_8;
  function logic id_9(logic id_10);
    id_3[1 : 1] = id_10;
  endfunction
  assign id_9 = 1;
  logic id_11;
  logic id_12;
  logic id_13;
  assign id_12 = 1;
  assign id_10 = 1 - 1;
  logic id_14 = 1, id_15;
  type_27(
      1, id_1
  );
  type_28 id_16 (
      .id_0 (id_13),
      .id_1 (1),
      .id_2 (1),
      .id_3 (1),
      .id_4 (1'b0),
      .id_5 (1),
      .id_6 (1),
      .id_7 (id_14),
      .id_8 (id_1),
      .id_9 (1 & 1'h0 ? 1 : id_11 == 1'b0),
      .id_10(SystemTFIdentifier(1) && id_0)
  );
  defparam id_17.id_18 = 1'b0;
endmodule
`define pp_7 0
`timescale 1ps / 1ps
