<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>Current_turning_off</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Current_turning_off_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>81492c29</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Current_turning_off_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>81492c29</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9bb3db2a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>990f6529</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>som_en_28v_l1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>som_en_28v_l2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>som_en_28v_s1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>som_en_28v_s2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>som_en_28v_s3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>som_en_28v_s4</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>som_en_5v_s</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fpga_en_28v_l1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fpga_en_28v_l2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fpga_en_28v_s1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fpga_en_28v_s2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fpga_en_28v_s3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fpga_en_28v_s4</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fpga_en_5v_s</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_cs_n_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_sclk_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_mosi_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_miso_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_cs_n_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_sclk_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_mosi_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_miso_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CLKS_PER_HALF_BIT</spirit:name>
        <spirit:displayName>Clks Per Half Bit</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CLKS_PER_HALF_BIT">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_DELAY_MS</spirit:name>
        <spirit:displayName>C Delay Ms</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_DELAY_MS">2</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Current_turning_off_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/adc_reading_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/averaging.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/comparator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/delay_ms.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fpga_out_dis.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/spi_master.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sync.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Current_turning_off_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_1a919251</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Current_turning_off_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/adc_reading_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/averaging.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/comparator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/delay_ms.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/fpga_out_dis.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/spi_master.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/sync.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Current_turning_off_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/Current_turning_off_v1_0/data/Current_turning_off.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Current_turning_off_v1_0/data/Current_turning_off.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Current_turning_off_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Current_turning_off_v1_0/src/Current_turning_off.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Current_turning_off_v1_0/src/Current_turning_off.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/Current_turning_off_v1_0/src/Current_turning_off_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Current_turning_off_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_990f6529</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Turning off the current when the specified value of the current is exceeded through the link and service channels.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Current_turning_off_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CLKS_PER_HALF_BIT</spirit:name>
      <spirit:displayName>Clks Per Half Bit</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CLKS_PER_HALF_BIT">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_DELAY_MS</spirit:name>
      <spirit:displayName>Enable delay [ms]</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_DELAY_MS">2</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Current_turning_off_v1.0</xilinx:displayName>
      <xilinx:coreRevision>16</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-02-04T12:15:30Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8eaa60_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e270a2_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e347892_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23863b42_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775ef588_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c1771b_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ef586c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5311c57b_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae274f6_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c898678_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fdc30ca_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692f2a22_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3fd3cd_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@540a5c4f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a33fd_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e1dab3_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df93722_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36087691_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc3a14_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a09cb18_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740543ea_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c97acfb_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35419993_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b4ccf9_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da0dda7_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13249ce1_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c0c8d2_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5643b19f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30f97663_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436c83d9_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe67484_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad42d3c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4caf7b4f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ccaeed5_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ecea121_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338ec832_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45abaea4_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753d5e40_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf4ca71_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143e7483_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11174911_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337cd4c8_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44dcece1_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db9a40_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bfc7f18_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@968097a_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64eecfb5_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3daac187_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37195cfa_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2acabb5a_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41fe6c7c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da153b2_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77fcf1bb_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5413e875_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17fdaa11_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71dd9b02_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cbb8a30_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fea22cb_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7744967_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22e124c0_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec37c91_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544d0803_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2e7e18_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7b9f7f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17dbe4f6_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef3acbb_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3d178a_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2860e201_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793a3c81_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168bdc0a_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ffb4454_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538ba94e_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323782f7_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f38012_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56fdefca_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257f7547_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278b8f0_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6059d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b762f88_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@746a1594_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60025107_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0c812d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af80f5e_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8e37ad7_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797b9f41_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9bc53_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f03ae55_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dcb6f02_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1493e68e_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b09ded1_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aafb3cb_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef681aa_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b56b5f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54bacf8e_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9fe7b5a_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b0ce31_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3b1ac_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299c00e6_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a12ad0_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d983554_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@646e7346_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce0261d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce62a02_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eae3507_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@541524e2_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c9e0a9e_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b17492a_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd56596_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f19d77_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576b2d57_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307caeda_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0ae5d6_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c8f39b_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4e0581_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b5177_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391483e5_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb3f619_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@245cb10d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60dc3ff7_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439c802b_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd10ebb_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af4a9d5_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f1a55d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fef4a2b_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27577132_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ac1b44_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582359f2_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe086aa_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a82f536_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512cb4b2_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505c60af_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6fea8c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@333359e8_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@868e776_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5833180e_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db4b29d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd2aad_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78701314_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db924dc_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26983123_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b2a48c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264a977d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25830de3_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f87aa7_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251525c5_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec1b347_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbd31df_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b41d32_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f0dab03_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dcca27e_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fce63ce_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4324c8cc_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87d4c8d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6294a85d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c13268d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c21b94f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39184335_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16180bfa_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247bcbfd_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3548c8fa_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2853461d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe43a37_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353ba389_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55367f4f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc60f7_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3006d688_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c1d38b_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa68fc1_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14292e77_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@235afd8b_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e51fd18_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58dafd47_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4603dbeb_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39805d0b_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c7d73_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0ee549_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25655dd4_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1957aea5_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d238576_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73bed905_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5960153_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49dc464f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794ba105_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e325d8_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5782096d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b9f340_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153c257_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ddc60ac_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298fe674_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d666de_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b15c3a_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c63d27e_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89ca814_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d58ed6_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f2d65d2_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c459cf5_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d98743d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36905573_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd3f23b_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe681ed_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fccb29_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddf6413_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5fe857_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f21651_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c685f0c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ce55d2_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2631b6b5_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a698e17_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407334d3_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134fc600_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30229c18_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55959cc3_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23fa001b_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42cef7e2_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@911cd09_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9251ae_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67db4979_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb44f0_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a31e666_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ddbb3f2_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67021bb2_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c8d0a9_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae47591_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3fea94_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68117662_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6264dfd6_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69eef15d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f60bc0f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b0abb4_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67615b9c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3289e1aa_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e07990_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec17107_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26200c4_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7abd2350_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e930fcb_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca48102_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b763034_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738991f4_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c7ee1f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa0576b_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef68495_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8fd9b94_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74a20b93_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23420046_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@469fdfdb_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26ff2c1d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23417ac8_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59955155_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f0f167_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a5c848_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@588b5823_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7707b5_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc0b2f0_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2972f138_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651bb123_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b43de80_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36942c4c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28652a48_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6758e8_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25702feb_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6657f965_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fcf66fb_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@469e6848_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b935b39_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30bec2ea_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1adfef6a_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff96002_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d75b9e1_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234d3414_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b363095_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5b8425_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c035c7_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136aa001_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29232f1_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@194322b4_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cce92d1_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a15f19_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468abf72_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aba08c0_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239c2cf1_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28425ee8_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7fec00_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ca858f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b187b_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2778c195_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb4942f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b06081e_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f79a61f_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6eb0eb_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee6e632_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a877a14_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737476e3_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6053b55e_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e4a36e_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce1d342_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5273fe_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576481c7_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64bcef8c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70fe1426_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35288951_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46777c8d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad135a1_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e6b29_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a93781_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d3dcbd_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73acf774_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49389122_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506821fe_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74130d04_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79877e40_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f91d68d_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ad4538_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@241fef58_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe48ea5_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfea75c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a49b147_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6151e520_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bfc717_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610a8d0b_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af7eaef_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0a33cd_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c188d1c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a8382c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2849c1b1_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782302a3_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350ee7bf_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e16725_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722ef652_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3621af_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc16f1c_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d2c208_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cfc0d0a_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd8a437_ARCHIVE_LOCATION">c:/Vivado_projects/ip_repo_FPGA/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15dacfe1_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dbd055d_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279b57de_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cac4a2_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51111719_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cadaad7_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Current_turning_off_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679acaab_ARCHIVE_LOCATION">c:/Vivado_Projects/library/Current_turning_off_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="addc58e4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="cfac53a6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="bedda9ef"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="30661c3d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="36599cd6"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
