
STM32_CLI_FREERTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aeb0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009d0  0800b050  0800b050  0001b050  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ba20  0800ba20  0001ba20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800ba28  0800ba28  0001ba28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800ba2c  0800ba2c  0001ba2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000007ac  20000000  0800ba30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000918  200007ac  0800c1dc  000207ac  2**2
                  ALLOC
  8 ._user_heap_stack 00003000  200010c4  0800c1dc  000210c4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000207ac  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016981  00000000  00000000  000207dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002f44  00000000  00000000  0003715d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001288  00000000  00000000  0003a0a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001110  00000000  00000000  0003b330  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000a5ff  00000000  00000000  0003c440  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000058c2  00000000  00000000  00046a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004c301  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005808  00000000  00000000  0004c380  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200007ac 	.word	0x200007ac
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b038 	.word	0x0800b038

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200007b0 	.word	0x200007b0
 80001dc:	0800b038 	.word	0x0800b038

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_uldivmod>:
 8000bb0:	b953      	cbnz	r3, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb2:	b94a      	cbnz	r2, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb4:	2900      	cmp	r1, #0
 8000bb6:	bf08      	it	eq
 8000bb8:	2800      	cmpeq	r0, #0
 8000bba:	bf1c      	itt	ne
 8000bbc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bc0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bc4:	f000 b97a 	b.w	8000ebc <__aeabi_idiv0>
 8000bc8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bcc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd0:	f000 f806 	bl	8000be0 <__udivmoddi4>
 8000bd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bdc:	b004      	add	sp, #16
 8000bde:	4770      	bx	lr

08000be0 <__udivmoddi4>:
 8000be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be4:	468c      	mov	ip, r1
 8000be6:	460d      	mov	r5, r1
 8000be8:	4604      	mov	r4, r0
 8000bea:	9e08      	ldr	r6, [sp, #32]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d151      	bne.n	8000c94 <__udivmoddi4+0xb4>
 8000bf0:	428a      	cmp	r2, r1
 8000bf2:	4617      	mov	r7, r2
 8000bf4:	d96d      	bls.n	8000cd2 <__udivmoddi4+0xf2>
 8000bf6:	fab2 fe82 	clz	lr, r2
 8000bfa:	f1be 0f00 	cmp.w	lr, #0
 8000bfe:	d00b      	beq.n	8000c18 <__udivmoddi4+0x38>
 8000c00:	f1ce 0c20 	rsb	ip, lr, #32
 8000c04:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c08:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c0c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c10:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c14:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c18:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c1c:	0c25      	lsrs	r5, r4, #16
 8000c1e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c22:	fa1f f987 	uxth.w	r9, r7
 8000c26:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c2a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c2e:	fb08 f309 	mul.w	r3, r8, r9
 8000c32:	42ab      	cmp	r3, r5
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x6c>
 8000c36:	19ed      	adds	r5, r5, r7
 8000c38:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 8000c3c:	f080 8123 	bcs.w	8000e86 <__udivmoddi4+0x2a6>
 8000c40:	42ab      	cmp	r3, r5
 8000c42:	f240 8120 	bls.w	8000e86 <__udivmoddi4+0x2a6>
 8000c46:	f1a8 0802 	sub.w	r8, r8, #2
 8000c4a:	443d      	add	r5, r7
 8000c4c:	1aed      	subs	r5, r5, r3
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c54:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c58:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c5c:	fb00 f909 	mul.w	r9, r0, r9
 8000c60:	45a1      	cmp	r9, r4
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x98>
 8000c64:	19e4      	adds	r4, r4, r7
 8000c66:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c6a:	f080 810a 	bcs.w	8000e82 <__udivmoddi4+0x2a2>
 8000c6e:	45a1      	cmp	r9, r4
 8000c70:	f240 8107 	bls.w	8000e82 <__udivmoddi4+0x2a2>
 8000c74:	3802      	subs	r0, #2
 8000c76:	443c      	add	r4, r7
 8000c78:	eba4 0409 	sub.w	r4, r4, r9
 8000c7c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c80:	2100      	movs	r1, #0
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	d061      	beq.n	8000d4a <__udivmoddi4+0x16a>
 8000c86:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	6034      	str	r4, [r6, #0]
 8000c8e:	6073      	str	r3, [r6, #4]
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	428b      	cmp	r3, r1
 8000c96:	d907      	bls.n	8000ca8 <__udivmoddi4+0xc8>
 8000c98:	2e00      	cmp	r6, #0
 8000c9a:	d054      	beq.n	8000d46 <__udivmoddi4+0x166>
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000ca2:	4608      	mov	r0, r1
 8000ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca8:	fab3 f183 	clz	r1, r3
 8000cac:	2900      	cmp	r1, #0
 8000cae:	f040 808e 	bne.w	8000dce <__udivmoddi4+0x1ee>
 8000cb2:	42ab      	cmp	r3, r5
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xdc>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80fa 	bhi.w	8000eb0 <__udivmoddi4+0x2d0>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb65 0503 	sbc.w	r5, r5, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	46ac      	mov	ip, r5
 8000cc6:	2e00      	cmp	r6, #0
 8000cc8:	d03f      	beq.n	8000d4a <__udivmoddi4+0x16a>
 8000cca:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	b912      	cbnz	r2, 8000cda <__udivmoddi4+0xfa>
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cda:	fab7 fe87 	clz	lr, r7
 8000cde:	f1be 0f00 	cmp.w	lr, #0
 8000ce2:	d134      	bne.n	8000d4e <__udivmoddi4+0x16e>
 8000ce4:	1beb      	subs	r3, r5, r7
 8000ce6:	0c3a      	lsrs	r2, r7, #16
 8000ce8:	fa1f fc87 	uxth.w	ip, r7
 8000cec:	2101      	movs	r1, #1
 8000cee:	fbb3 f8f2 	udiv	r8, r3, r2
 8000cf2:	0c25      	lsrs	r5, r4, #16
 8000cf4:	fb02 3318 	mls	r3, r2, r8, r3
 8000cf8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cfc:	fb0c f308 	mul.w	r3, ip, r8
 8000d00:	42ab      	cmp	r3, r5
 8000d02:	d907      	bls.n	8000d14 <__udivmoddi4+0x134>
 8000d04:	19ed      	adds	r5, r5, r7
 8000d06:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x132>
 8000d0c:	42ab      	cmp	r3, r5
 8000d0e:	f200 80d1 	bhi.w	8000eb4 <__udivmoddi4+0x2d4>
 8000d12:	4680      	mov	r8, r0
 8000d14:	1aed      	subs	r5, r5, r3
 8000d16:	b2a3      	uxth	r3, r4
 8000d18:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d1c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d20:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d24:	fb0c fc00 	mul.w	ip, ip, r0
 8000d28:	45a4      	cmp	ip, r4
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x15c>
 8000d2c:	19e4      	adds	r4, r4, r7
 8000d2e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x15a>
 8000d34:	45a4      	cmp	ip, r4
 8000d36:	f200 80b8 	bhi.w	8000eaa <__udivmoddi4+0x2ca>
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	eba4 040c 	sub.w	r4, r4, ip
 8000d40:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d44:	e79d      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000d46:	4631      	mov	r1, r6
 8000d48:	4630      	mov	r0, r6
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	f1ce 0420 	rsb	r4, lr, #32
 8000d52:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d56:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d5a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d5e:	0c3a      	lsrs	r2, r7, #16
 8000d60:	fa25 f404 	lsr.w	r4, r5, r4
 8000d64:	ea48 0803 	orr.w	r8, r8, r3
 8000d68:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d6c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d70:	fb02 4411 	mls	r4, r2, r1, r4
 8000d74:	fa1f fc87 	uxth.w	ip, r7
 8000d78:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d7c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d80:	42ab      	cmp	r3, r5
 8000d82:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d86:	d909      	bls.n	8000d9c <__udivmoddi4+0x1bc>
 8000d88:	19ed      	adds	r5, r5, r7
 8000d8a:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 8000d8e:	f080 808a 	bcs.w	8000ea6 <__udivmoddi4+0x2c6>
 8000d92:	42ab      	cmp	r3, r5
 8000d94:	f240 8087 	bls.w	8000ea6 <__udivmoddi4+0x2c6>
 8000d98:	3902      	subs	r1, #2
 8000d9a:	443d      	add	r5, r7
 8000d9c:	1aeb      	subs	r3, r5, r3
 8000d9e:	fa1f f588 	uxth.w	r5, r8
 8000da2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000da6:	fb02 3310 	mls	r3, r2, r0, r3
 8000daa:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dae:	fb00 f30c 	mul.w	r3, r0, ip
 8000db2:	42ab      	cmp	r3, r5
 8000db4:	d907      	bls.n	8000dc6 <__udivmoddi4+0x1e6>
 8000db6:	19ed      	adds	r5, r5, r7
 8000db8:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000dbc:	d26f      	bcs.n	8000e9e <__udivmoddi4+0x2be>
 8000dbe:	42ab      	cmp	r3, r5
 8000dc0:	d96d      	bls.n	8000e9e <__udivmoddi4+0x2be>
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	443d      	add	r5, r7
 8000dc6:	1aeb      	subs	r3, r5, r3
 8000dc8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dcc:	e78f      	b.n	8000cee <__udivmoddi4+0x10e>
 8000dce:	f1c1 0720 	rsb	r7, r1, #32
 8000dd2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dd6:	408b      	lsls	r3, r1
 8000dd8:	fa05 f401 	lsl.w	r4, r5, r1
 8000ddc:	ea48 0303 	orr.w	r3, r8, r3
 8000de0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000de4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000de8:	40fd      	lsrs	r5, r7
 8000dea:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dee:	fbb5 f9fc 	udiv	r9, r5, ip
 8000df2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000df6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dfa:	fa1f f883 	uxth.w	r8, r3
 8000dfe:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e02:	fb09 f408 	mul.w	r4, r9, r8
 8000e06:	42ac      	cmp	r4, r5
 8000e08:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x244>
 8000e12:	18ed      	adds	r5, r5, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e18:	d243      	bcs.n	8000ea2 <__udivmoddi4+0x2c2>
 8000e1a:	42ac      	cmp	r4, r5
 8000e1c:	d941      	bls.n	8000ea2 <__udivmoddi4+0x2c2>
 8000e1e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e22:	441d      	add	r5, r3
 8000e24:	1b2d      	subs	r5, r5, r4
 8000e26:	fa1f fe8e 	uxth.w	lr, lr
 8000e2a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e2e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e32:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e36:	fb00 f808 	mul.w	r8, r0, r8
 8000e3a:	45a0      	cmp	r8, r4
 8000e3c:	d907      	bls.n	8000e4e <__udivmoddi4+0x26e>
 8000e3e:	18e4      	adds	r4, r4, r3
 8000e40:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000e44:	d229      	bcs.n	8000e9a <__udivmoddi4+0x2ba>
 8000e46:	45a0      	cmp	r8, r4
 8000e48:	d927      	bls.n	8000e9a <__udivmoddi4+0x2ba>
 8000e4a:	3802      	subs	r0, #2
 8000e4c:	441c      	add	r4, r3
 8000e4e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e52:	eba4 0408 	sub.w	r4, r4, r8
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	454c      	cmp	r4, r9
 8000e5c:	46c6      	mov	lr, r8
 8000e5e:	464d      	mov	r5, r9
 8000e60:	d315      	bcc.n	8000e8e <__udivmoddi4+0x2ae>
 8000e62:	d012      	beq.n	8000e8a <__udivmoddi4+0x2aa>
 8000e64:	b156      	cbz	r6, 8000e7c <__udivmoddi4+0x29c>
 8000e66:	ebba 030e 	subs.w	r3, sl, lr
 8000e6a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e6e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e72:	40cb      	lsrs	r3, r1
 8000e74:	431f      	orrs	r7, r3
 8000e76:	40cc      	lsrs	r4, r1
 8000e78:	6037      	str	r7, [r6, #0]
 8000e7a:	6074      	str	r4, [r6, #4]
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	4618      	mov	r0, r3
 8000e84:	e6f8      	b.n	8000c78 <__udivmoddi4+0x98>
 8000e86:	4690      	mov	r8, r2
 8000e88:	e6e0      	b.n	8000c4c <__udivmoddi4+0x6c>
 8000e8a:	45c2      	cmp	sl, r8
 8000e8c:	d2ea      	bcs.n	8000e64 <__udivmoddi4+0x284>
 8000e8e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e92:	eb69 0503 	sbc.w	r5, r9, r3
 8000e96:	3801      	subs	r0, #1
 8000e98:	e7e4      	b.n	8000e64 <__udivmoddi4+0x284>
 8000e9a:	4628      	mov	r0, r5
 8000e9c:	e7d7      	b.n	8000e4e <__udivmoddi4+0x26e>
 8000e9e:	4640      	mov	r0, r8
 8000ea0:	e791      	b.n	8000dc6 <__udivmoddi4+0x1e6>
 8000ea2:	4681      	mov	r9, r0
 8000ea4:	e7be      	b.n	8000e24 <__udivmoddi4+0x244>
 8000ea6:	4601      	mov	r1, r0
 8000ea8:	e778      	b.n	8000d9c <__udivmoddi4+0x1bc>
 8000eaa:	3802      	subs	r0, #2
 8000eac:	443c      	add	r4, r7
 8000eae:	e745      	b.n	8000d3c <__udivmoddi4+0x15c>
 8000eb0:	4608      	mov	r0, r1
 8000eb2:	e708      	b.n	8000cc6 <__udivmoddi4+0xe6>
 8000eb4:	f1a8 0802 	sub.w	r8, r8, #2
 8000eb8:	443d      	add	r5, r7
 8000eba:	e72b      	b.n	8000d14 <__udivmoddi4+0x134>

08000ebc <__aeabi_idiv0>:
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ec4:	4a0e      	ldr	r2, [pc, #56]	; (8000f00 <HAL_Init+0x40>)
 8000ec6:	4b0e      	ldr	r3, [pc, #56]	; (8000f00 <HAL_Init+0x40>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ece:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ed0:	4a0b      	ldr	r2, [pc, #44]	; (8000f00 <HAL_Init+0x40>)
 8000ed2:	4b0b      	ldr	r3, [pc, #44]	; (8000f00 <HAL_Init+0x40>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000eda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000edc:	4a08      	ldr	r2, [pc, #32]	; (8000f00 <HAL_Init+0x40>)
 8000ede:	4b08      	ldr	r3, [pc, #32]	; (8000f00 <HAL_Init+0x40>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ee6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee8:	2003      	movs	r0, #3
 8000eea:	f000 f929 	bl	8001140 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eee:	2000      	movs	r0, #0
 8000ef0:	f000 f808 	bl	8000f04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ef4:	f006 fb60 	bl	80075b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ef8:	2300      	movs	r3, #0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40023c00 	.word	0x40023c00

08000f04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f0c:	4b12      	ldr	r3, [pc, #72]	; (8000f58 <HAL_InitTick+0x54>)
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <HAL_InitTick+0x58>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	4619      	mov	r1, r3
 8000f16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f22:	4618      	mov	r0, r3
 8000f24:	f000 f970 	bl	8001208 <HAL_SYSTICK_Config>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e00e      	b.n	8000f50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2b0f      	cmp	r3, #15
 8000f36:	d80a      	bhi.n	8000f4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	6879      	ldr	r1, [r7, #4]
 8000f3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f40:	f000 f91e 	bl	8001180 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f44:	4a06      	ldr	r2, [pc, #24]	; (8000f60 <HAL_InitTick+0x5c>)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	e000      	b.n	8000f50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20000134 	.word	0x20000134
 8000f5c:	20000004 	.word	0x20000004
 8000f60:	20000000 	.word	0x20000000

08000f64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f68:	4b06      	ldr	r3, [pc, #24]	; (8000f84 <HAL_IncTick+0x20>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	4b06      	ldr	r3, [pc, #24]	; (8000f88 <HAL_IncTick+0x24>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4413      	add	r3, r2
 8000f74:	4a04      	ldr	r2, [pc, #16]	; (8000f88 <HAL_IncTick+0x24>)
 8000f76:	6013      	str	r3, [r2, #0]
}
 8000f78:	bf00      	nop
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	20000004 	.word	0x20000004
 8000f88:	20000b7c 	.word	0x20000b7c

08000f8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f90:	4b03      	ldr	r3, [pc, #12]	; (8000fa0 <HAL_GetTick+0x14>)
 8000f92:	681b      	ldr	r3, [r3, #0]
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	20000b7c 	.word	0x20000b7c

08000fa4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	f003 0307 	and.w	r3, r3, #7
 8000fb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fb4:	4b0c      	ldr	r3, [pc, #48]	; (8000fe8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb6:	68db      	ldr	r3, [r3, #12]
 8000fb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fba:	68ba      	ldr	r2, [r7, #8]
 8000fbc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fcc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fd6:	4a04      	ldr	r2, [pc, #16]	; (8000fe8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	60d3      	str	r3, [r2, #12]
}
 8000fdc:	bf00      	nop
 8000fde:	3714      	adds	r7, #20
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr
 8000fe8:	e000ed00 	.word	0xe000ed00

08000fec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ff0:	4b04      	ldr	r3, [pc, #16]	; (8001004 <__NVIC_GetPriorityGrouping+0x18>)
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	0a1b      	lsrs	r3, r3, #8
 8000ff6:	f003 0307 	and.w	r3, r3, #7
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001016:	2b00      	cmp	r3, #0
 8001018:	db0b      	blt.n	8001032 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800101a:	4909      	ldr	r1, [pc, #36]	; (8001040 <__NVIC_EnableIRQ+0x38>)
 800101c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001020:	095b      	lsrs	r3, r3, #5
 8001022:	79fa      	ldrb	r2, [r7, #7]
 8001024:	f002 021f 	and.w	r2, r2, #31
 8001028:	2001      	movs	r0, #1
 800102a:	fa00 f202 	lsl.w	r2, r0, r2
 800102e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001032:	bf00      	nop
 8001034:	370c      	adds	r7, #12
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	e000e100 	.word	0xe000e100

08001044 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	6039      	str	r1, [r7, #0]
 800104e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001050:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001054:	2b00      	cmp	r3, #0
 8001056:	db0a      	blt.n	800106e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001058:	490d      	ldr	r1, [pc, #52]	; (8001090 <__NVIC_SetPriority+0x4c>)
 800105a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105e:	683a      	ldr	r2, [r7, #0]
 8001060:	b2d2      	uxtb	r2, r2
 8001062:	0112      	lsls	r2, r2, #4
 8001064:	b2d2      	uxtb	r2, r2
 8001066:	440b      	add	r3, r1
 8001068:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800106c:	e00a      	b.n	8001084 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800106e:	4909      	ldr	r1, [pc, #36]	; (8001094 <__NVIC_SetPriority+0x50>)
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	f003 030f 	and.w	r3, r3, #15
 8001076:	3b04      	subs	r3, #4
 8001078:	683a      	ldr	r2, [r7, #0]
 800107a:	b2d2      	uxtb	r2, r2
 800107c:	0112      	lsls	r2, r2, #4
 800107e:	b2d2      	uxtb	r2, r2
 8001080:	440b      	add	r3, r1
 8001082:	761a      	strb	r2, [r3, #24]
}
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	e000e100 	.word	0xe000e100
 8001094:	e000ed00 	.word	0xe000ed00

08001098 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001098:	b480      	push	{r7}
 800109a:	b089      	sub	sp, #36	; 0x24
 800109c:	af00      	add	r7, sp, #0
 800109e:	60f8      	str	r0, [r7, #12]
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	f003 0307 	and.w	r3, r3, #7
 80010aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	f1c3 0307 	rsb	r3, r3, #7
 80010b2:	2b04      	cmp	r3, #4
 80010b4:	bf28      	it	cs
 80010b6:	2304      	movcs	r3, #4
 80010b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	3304      	adds	r3, #4
 80010be:	2b06      	cmp	r3, #6
 80010c0:	d902      	bls.n	80010c8 <NVIC_EncodePriority+0x30>
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	3b03      	subs	r3, #3
 80010c6:	e000      	b.n	80010ca <NVIC_EncodePriority+0x32>
 80010c8:	2300      	movs	r3, #0
 80010ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010cc:	2201      	movs	r2, #1
 80010ce:	69bb      	ldr	r3, [r7, #24]
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	1e5a      	subs	r2, r3, #1
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	401a      	ands	r2, r3
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010de:	2101      	movs	r1, #1
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	fa01 f303 	lsl.w	r3, r1, r3
 80010e6:	1e59      	subs	r1, r3, #1
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010ec:	4313      	orrs	r3, r2
         );
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3724      	adds	r7, #36	; 0x24
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
	...

080010fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	3b01      	subs	r3, #1
 8001108:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800110c:	d301      	bcc.n	8001112 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800110e:	2301      	movs	r3, #1
 8001110:	e00f      	b.n	8001132 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001112:	4a0a      	ldr	r2, [pc, #40]	; (800113c <SysTick_Config+0x40>)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	3b01      	subs	r3, #1
 8001118:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800111a:	210f      	movs	r1, #15
 800111c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001120:	f7ff ff90 	bl	8001044 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001124:	4b05      	ldr	r3, [pc, #20]	; (800113c <SysTick_Config+0x40>)
 8001126:	2200      	movs	r2, #0
 8001128:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800112a:	4b04      	ldr	r3, [pc, #16]	; (800113c <SysTick_Config+0x40>)
 800112c:	2207      	movs	r2, #7
 800112e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001130:	2300      	movs	r3, #0
}
 8001132:	4618      	mov	r0, r3
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	e000e010 	.word	0xe000e010

08001140 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2b07      	cmp	r3, #7
 800114c:	d00f      	beq.n	800116e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2b06      	cmp	r3, #6
 8001152:	d00c      	beq.n	800116e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b05      	cmp	r3, #5
 8001158:	d009      	beq.n	800116e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2b04      	cmp	r3, #4
 800115e:	d006      	beq.n	800116e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2b03      	cmp	r3, #3
 8001164:	d003      	beq.n	800116e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001166:	2192      	movs	r1, #146	; 0x92
 8001168:	4804      	ldr	r0, [pc, #16]	; (800117c <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800116a:	f005 feda 	bl	8006f22 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	f7ff ff18 	bl	8000fa4 <__NVIC_SetPriorityGrouping>
}
 8001174:	bf00      	nop
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	0800b050 	.word	0x0800b050

08001180 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001180:	b580      	push	{r7, lr}
 8001182:	b086      	sub	sp, #24
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	60b9      	str	r1, [r7, #8]
 800118a:	607a      	str	r2, [r7, #4]
 800118c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2b0f      	cmp	r3, #15
 8001196:	d903      	bls.n	80011a0 <HAL_NVIC_SetPriority+0x20>
 8001198:	21aa      	movs	r1, #170	; 0xaa
 800119a:	480e      	ldr	r0, [pc, #56]	; (80011d4 <HAL_NVIC_SetPriority+0x54>)
 800119c:	f005 fec1 	bl	8006f22 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	2b0f      	cmp	r3, #15
 80011a4:	d903      	bls.n	80011ae <HAL_NVIC_SetPriority+0x2e>
 80011a6:	21ab      	movs	r1, #171	; 0xab
 80011a8:	480a      	ldr	r0, [pc, #40]	; (80011d4 <HAL_NVIC_SetPriority+0x54>)
 80011aa:	f005 feba 	bl	8006f22 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011ae:	f7ff ff1d 	bl	8000fec <__NVIC_GetPriorityGrouping>
 80011b2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011b4:	687a      	ldr	r2, [r7, #4]
 80011b6:	68b9      	ldr	r1, [r7, #8]
 80011b8:	6978      	ldr	r0, [r7, #20]
 80011ba:	f7ff ff6d 	bl	8001098 <NVIC_EncodePriority>
 80011be:	4602      	mov	r2, r0
 80011c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011c4:	4611      	mov	r1, r2
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff ff3c 	bl	8001044 <__NVIC_SetPriority>
}
 80011cc:	bf00      	nop
 80011ce:	3718      	adds	r7, #24
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	0800b050 	.word	0x0800b050

080011d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80011e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	da03      	bge.n	80011f2 <HAL_NVIC_EnableIRQ+0x1a>
 80011ea:	21be      	movs	r1, #190	; 0xbe
 80011ec:	4805      	ldr	r0, [pc, #20]	; (8001204 <HAL_NVIC_EnableIRQ+0x2c>)
 80011ee:	f005 fe98 	bl	8006f22 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff ff06 	bl	8001008 <__NVIC_EnableIRQ>
}
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	0800b050 	.word	0x0800b050

08001208 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff ff73 	bl	80010fc <SysTick_Config>
 8001216:	4603      	mov	r3, r0
}
 8001218:	4618      	mov	r0, r3
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b086      	sub	sp, #24
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001228:	2300      	movs	r3, #0
 800122a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800122c:	f7ff feae 	bl	8000f8c <HAL_GetTick>
 8001230:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d101      	bne.n	800123c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001238:	2301      	movs	r3, #1
 800123a:	e204      	b.n	8001646 <HAL_DMA_Init+0x426>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a97      	ldr	r2, [pc, #604]	; (80014a0 <HAL_DMA_Init+0x280>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d04e      	beq.n	80012e4 <HAL_DMA_Init+0xc4>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a96      	ldr	r2, [pc, #600]	; (80014a4 <HAL_DMA_Init+0x284>)
 800124c:	4293      	cmp	r3, r2
 800124e:	d049      	beq.n	80012e4 <HAL_DMA_Init+0xc4>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a94      	ldr	r2, [pc, #592]	; (80014a8 <HAL_DMA_Init+0x288>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d044      	beq.n	80012e4 <HAL_DMA_Init+0xc4>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4a93      	ldr	r2, [pc, #588]	; (80014ac <HAL_DMA_Init+0x28c>)
 8001260:	4293      	cmp	r3, r2
 8001262:	d03f      	beq.n	80012e4 <HAL_DMA_Init+0xc4>
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a91      	ldr	r2, [pc, #580]	; (80014b0 <HAL_DMA_Init+0x290>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d03a      	beq.n	80012e4 <HAL_DMA_Init+0xc4>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4a90      	ldr	r2, [pc, #576]	; (80014b4 <HAL_DMA_Init+0x294>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d035      	beq.n	80012e4 <HAL_DMA_Init+0xc4>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a8e      	ldr	r2, [pc, #568]	; (80014b8 <HAL_DMA_Init+0x298>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d030      	beq.n	80012e4 <HAL_DMA_Init+0xc4>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a8d      	ldr	r2, [pc, #564]	; (80014bc <HAL_DMA_Init+0x29c>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d02b      	beq.n	80012e4 <HAL_DMA_Init+0xc4>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a8b      	ldr	r2, [pc, #556]	; (80014c0 <HAL_DMA_Init+0x2a0>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d026      	beq.n	80012e4 <HAL_DMA_Init+0xc4>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a8a      	ldr	r2, [pc, #552]	; (80014c4 <HAL_DMA_Init+0x2a4>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d021      	beq.n	80012e4 <HAL_DMA_Init+0xc4>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a88      	ldr	r2, [pc, #544]	; (80014c8 <HAL_DMA_Init+0x2a8>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d01c      	beq.n	80012e4 <HAL_DMA_Init+0xc4>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a87      	ldr	r2, [pc, #540]	; (80014cc <HAL_DMA_Init+0x2ac>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d017      	beq.n	80012e4 <HAL_DMA_Init+0xc4>
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a85      	ldr	r2, [pc, #532]	; (80014d0 <HAL_DMA_Init+0x2b0>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d012      	beq.n	80012e4 <HAL_DMA_Init+0xc4>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a84      	ldr	r2, [pc, #528]	; (80014d4 <HAL_DMA_Init+0x2b4>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d00d      	beq.n	80012e4 <HAL_DMA_Init+0xc4>
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a82      	ldr	r2, [pc, #520]	; (80014d8 <HAL_DMA_Init+0x2b8>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d008      	beq.n	80012e4 <HAL_DMA_Init+0xc4>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a81      	ldr	r2, [pc, #516]	; (80014dc <HAL_DMA_Init+0x2bc>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d003      	beq.n	80012e4 <HAL_DMA_Init+0xc4>
 80012dc:	21b8      	movs	r1, #184	; 0xb8
 80012de:	4880      	ldr	r0, [pc, #512]	; (80014e0 <HAL_DMA_Init+0x2c0>)
 80012e0:	f005 fe1f 	bl	8006f22 <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d026      	beq.n	800133a <HAL_DMA_Init+0x11a>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80012f4:	d021      	beq.n	800133a <HAL_DMA_Init+0x11a>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80012fe:	d01c      	beq.n	800133a <HAL_DMA_Init+0x11a>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8001308:	d017      	beq.n	800133a <HAL_DMA_Init+0x11a>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001312:	d012      	beq.n	800133a <HAL_DMA_Init+0x11a>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 800131c:	d00d      	beq.n	800133a <HAL_DMA_Init+0x11a>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8001326:	d008      	beq.n	800133a <HAL_DMA_Init+0x11a>
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8001330:	d003      	beq.n	800133a <HAL_DMA_Init+0x11a>
 8001332:	21b9      	movs	r1, #185	; 0xb9
 8001334:	486a      	ldr	r0, [pc, #424]	; (80014e0 <HAL_DMA_Init+0x2c0>)
 8001336:	f005 fdf4 	bl	8006f22 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d00b      	beq.n	800135a <HAL_DMA_Init+0x13a>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	2b40      	cmp	r3, #64	; 0x40
 8001348:	d007      	beq.n	800135a <HAL_DMA_Init+0x13a>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	2b80      	cmp	r3, #128	; 0x80
 8001350:	d003      	beq.n	800135a <HAL_DMA_Init+0x13a>
 8001352:	21ba      	movs	r1, #186	; 0xba
 8001354:	4862      	ldr	r0, [pc, #392]	; (80014e0 <HAL_DMA_Init+0x2c0>)
 8001356:	f005 fde4 	bl	8006f22 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	68db      	ldr	r3, [r3, #12]
 800135e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001362:	d007      	beq.n	8001374 <HAL_DMA_Init+0x154>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d003      	beq.n	8001374 <HAL_DMA_Init+0x154>
 800136c:	21bb      	movs	r1, #187	; 0xbb
 800136e:	485c      	ldr	r0, [pc, #368]	; (80014e0 <HAL_DMA_Init+0x2c0>)
 8001370:	f005 fdd7 	bl	8006f22 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	691b      	ldr	r3, [r3, #16]
 8001378:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800137c:	d007      	beq.n	800138e <HAL_DMA_Init+0x16e>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	691b      	ldr	r3, [r3, #16]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d003      	beq.n	800138e <HAL_DMA_Init+0x16e>
 8001386:	21bc      	movs	r1, #188	; 0xbc
 8001388:	4855      	ldr	r0, [pc, #340]	; (80014e0 <HAL_DMA_Init+0x2c0>)
 800138a:	f005 fdca 	bl	8006f22 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	695b      	ldr	r3, [r3, #20]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d00d      	beq.n	80013b2 <HAL_DMA_Init+0x192>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	695b      	ldr	r3, [r3, #20]
 800139a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800139e:	d008      	beq.n	80013b2 <HAL_DMA_Init+0x192>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	695b      	ldr	r3, [r3, #20]
 80013a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013a8:	d003      	beq.n	80013b2 <HAL_DMA_Init+0x192>
 80013aa:	21bd      	movs	r1, #189	; 0xbd
 80013ac:	484c      	ldr	r0, [pc, #304]	; (80014e0 <HAL_DMA_Init+0x2c0>)
 80013ae:	f005 fdb8 	bl	8006f22 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	699b      	ldr	r3, [r3, #24]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d00d      	beq.n	80013d6 <HAL_DMA_Init+0x1b6>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	699b      	ldr	r3, [r3, #24]
 80013be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80013c2:	d008      	beq.n	80013d6 <HAL_DMA_Init+0x1b6>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80013cc:	d003      	beq.n	80013d6 <HAL_DMA_Init+0x1b6>
 80013ce:	21be      	movs	r1, #190	; 0xbe
 80013d0:	4843      	ldr	r0, [pc, #268]	; (80014e0 <HAL_DMA_Init+0x2c0>)
 80013d2:	f005 fda6 	bl	8006f22 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d00c      	beq.n	80013f8 <HAL_DMA_Init+0x1d8>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	69db      	ldr	r3, [r3, #28]
 80013e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80013e6:	d007      	beq.n	80013f8 <HAL_DMA_Init+0x1d8>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	69db      	ldr	r3, [r3, #28]
 80013ec:	2b20      	cmp	r3, #32
 80013ee:	d003      	beq.n	80013f8 <HAL_DMA_Init+0x1d8>
 80013f0:	21bf      	movs	r1, #191	; 0xbf
 80013f2:	483b      	ldr	r0, [pc, #236]	; (80014e0 <HAL_DMA_Init+0x2c0>)
 80013f4:	f005 fd95 	bl	8006f22 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a1b      	ldr	r3, [r3, #32]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d012      	beq.n	8001426 <HAL_DMA_Init+0x206>
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6a1b      	ldr	r3, [r3, #32]
 8001404:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001408:	d00d      	beq.n	8001426 <HAL_DMA_Init+0x206>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6a1b      	ldr	r3, [r3, #32]
 800140e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001412:	d008      	beq.n	8001426 <HAL_DMA_Init+0x206>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6a1b      	ldr	r3, [r3, #32]
 8001418:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800141c:	d003      	beq.n	8001426 <HAL_DMA_Init+0x206>
 800141e:	21c0      	movs	r1, #192	; 0xc0
 8001420:	482f      	ldr	r0, [pc, #188]	; (80014e0 <HAL_DMA_Init+0x2c0>)
 8001422:	f005 fd7e 	bl	8006f22 <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800142a:	2b00      	cmp	r3, #0
 800142c:	d007      	beq.n	800143e <HAL_DMA_Init+0x21e>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001432:	2b04      	cmp	r3, #4
 8001434:	d003      	beq.n	800143e <HAL_DMA_Init+0x21e>
 8001436:	21c1      	movs	r1, #193	; 0xc1
 8001438:	4829      	ldr	r0, [pc, #164]	; (80014e0 <HAL_DMA_Init+0x2c0>)
 800143a:	f005 fd72 	bl	8006f22 <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001442:	2b00      	cmp	r3, #0
 8001444:	d065      	beq.n	8001512 <HAL_DMA_Init+0x2f2>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800144a:	2b00      	cmp	r3, #0
 800144c:	d00f      	beq.n	800146e <HAL_DMA_Init+0x24e>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001452:	2b01      	cmp	r3, #1
 8001454:	d00b      	beq.n	800146e <HAL_DMA_Init+0x24e>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800145a:	2b02      	cmp	r3, #2
 800145c:	d007      	beq.n	800146e <HAL_DMA_Init+0x24e>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001462:	2b03      	cmp	r3, #3
 8001464:	d003      	beq.n	800146e <HAL_DMA_Init+0x24e>
 8001466:	21c6      	movs	r1, #198	; 0xc6
 8001468:	481d      	ldr	r0, [pc, #116]	; (80014e0 <HAL_DMA_Init+0x2c0>)
 800146a:	f005 fd5a 	bl	8006f22 <assert_failed>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001472:	2b00      	cmp	r3, #0
 8001474:	d036      	beq.n	80014e4 <HAL_DMA_Init+0x2c4>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800147a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800147e:	d031      	beq.n	80014e4 <HAL_DMA_Init+0x2c4>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001484:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001488:	d02c      	beq.n	80014e4 <HAL_DMA_Init+0x2c4>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800148e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001492:	d027      	beq.n	80014e4 <HAL_DMA_Init+0x2c4>
 8001494:	21c7      	movs	r1, #199	; 0xc7
 8001496:	4812      	ldr	r0, [pc, #72]	; (80014e0 <HAL_DMA_Init+0x2c0>)
 8001498:	f005 fd43 	bl	8006f22 <assert_failed>
 800149c:	e022      	b.n	80014e4 <HAL_DMA_Init+0x2c4>
 800149e:	bf00      	nop
 80014a0:	40026010 	.word	0x40026010
 80014a4:	40026028 	.word	0x40026028
 80014a8:	40026040 	.word	0x40026040
 80014ac:	40026058 	.word	0x40026058
 80014b0:	40026070 	.word	0x40026070
 80014b4:	40026088 	.word	0x40026088
 80014b8:	400260a0 	.word	0x400260a0
 80014bc:	400260b8 	.word	0x400260b8
 80014c0:	40026410 	.word	0x40026410
 80014c4:	40026428 	.word	0x40026428
 80014c8:	40026440 	.word	0x40026440
 80014cc:	40026458 	.word	0x40026458
 80014d0:	40026470 	.word	0x40026470
 80014d4:	40026488 	.word	0x40026488
 80014d8:	400264a0 	.word	0x400264a0
 80014dc:	400264b8 	.word	0x400264b8
 80014e0:	0800b08c 	.word	0x0800b08c
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d012      	beq.n	8001512 <HAL_DMA_Init+0x2f2>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80014f4:	d00d      	beq.n	8001512 <HAL_DMA_Init+0x2f2>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80014fe:	d008      	beq.n	8001512 <HAL_DMA_Init+0x2f2>
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001504:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8001508:	d003      	beq.n	8001512 <HAL_DMA_Init+0x2f2>
 800150a:	21c8      	movs	r1, #200	; 0xc8
 800150c:	4850      	ldr	r0, [pc, #320]	; (8001650 <HAL_DMA_Init+0x430>)
 800150e:	f005 fd08 	bl	8006f22 <assert_failed>
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2200      	movs	r2, #0
 8001516:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2202      	movs	r2, #2
 800151e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	687a      	ldr	r2, [r7, #4]
 8001528:	6812      	ldr	r2, [r2, #0]
 800152a:	6812      	ldr	r2, [r2, #0]
 800152c:	f022 0201 	bic.w	r2, r2, #1
 8001530:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001532:	e00f      	b.n	8001554 <HAL_DMA_Init+0x334>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001534:	f7ff fd2a 	bl	8000f8c <HAL_GetTick>
 8001538:	4602      	mov	r2, r0
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	2b05      	cmp	r3, #5
 8001540:	d908      	bls.n	8001554 <HAL_DMA_Init+0x334>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2220      	movs	r2, #32
 8001546:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2203      	movs	r2, #3
 800154c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001550:	2303      	movs	r3, #3
 8001552:	e078      	b.n	8001646 <HAL_DMA_Init+0x426>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0301 	and.w	r3, r3, #1
 800155e:	2b00      	cmp	r3, #0
 8001560:	d1e8      	bne.n	8001534 <HAL_DMA_Init+0x314>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800156a:	697a      	ldr	r2, [r7, #20]
 800156c:	4b39      	ldr	r3, [pc, #228]	; (8001654 <HAL_DMA_Init+0x434>)
 800156e:	4013      	ands	r3, r2
 8001570:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	685a      	ldr	r2, [r3, #4]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001580:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	691b      	ldr	r3, [r3, #16]
 8001586:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800158c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	699b      	ldr	r3, [r3, #24]
 8001592:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001598:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6a1b      	ldr	r3, [r3, #32]
 800159e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015a0:	697a      	ldr	r2, [r7, #20]
 80015a2:	4313      	orrs	r3, r2
 80015a4:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015aa:	2b04      	cmp	r3, #4
 80015ac:	d107      	bne.n	80015be <HAL_DMA_Init+0x39e>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	4313      	orrs	r3, r2
 80015b8:	697a      	ldr	r2, [r7, #20]
 80015ba:	4313      	orrs	r3, r2
 80015bc:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	697a      	ldr	r2, [r7, #20]
 80015c4:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	695b      	ldr	r3, [r3, #20]
 80015cc:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	f023 0307 	bic.w	r3, r3, #7
 80015d4:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015da:	697a      	ldr	r2, [r7, #20]
 80015dc:	4313      	orrs	r3, r2
 80015de:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e4:	2b04      	cmp	r3, #4
 80015e6:	d117      	bne.n	8001618 <HAL_DMA_Init+0x3f8>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ec:	697a      	ldr	r2, [r7, #20]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d00e      	beq.n	8001618 <HAL_DMA_Init+0x3f8>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f000 fa88 	bl	8001b10 <DMA_CheckFifoParam>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d008      	beq.n	8001618 <HAL_DMA_Init+0x3f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2240      	movs	r2, #64	; 0x40
 800160a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2201      	movs	r2, #1
 8001610:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001614:	2301      	movs	r3, #1
 8001616:	e016      	b.n	8001646 <HAL_DMA_Init+0x426>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	697a      	ldr	r2, [r7, #20]
 800161e:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f000 fa3f 	bl	8001aa4 <DMA_CalcBaseAndBitshift>
 8001626:	4603      	mov	r3, r0
 8001628:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800162e:	223f      	movs	r2, #63	; 0x3f
 8001630:	409a      	lsls	r2, r3
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2200      	movs	r2, #0
 800163a:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2201      	movs	r2, #1
 8001640:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001644:	2300      	movs	r3, #0
}
 8001646:	4618      	mov	r0, r3
 8001648:	3718      	adds	r7, #24
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	0800b08c 	.word	0x0800b08c
 8001654:	f010803f 	.word	0xf010803f

08001658 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	60b9      	str	r1, [r7, #8]
 8001662:	607a      	str	r2, [r7, #4]
 8001664:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001666:	2300      	movs	r3, #0
 8001668:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800166e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d003      	beq.n	800167e <HAL_DMA_Start_IT+0x26>
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800167c:	d304      	bcc.n	8001688 <HAL_DMA_Start_IT+0x30>
 800167e:	f44f 71e6 	mov.w	r1, #460	; 0x1cc
 8001682:	482b      	ldr	r0, [pc, #172]	; (8001730 <HAL_DMA_Start_IT+0xd8>)
 8001684:	f005 fc4d 	bl	8006f22 <assert_failed>
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800168e:	2b01      	cmp	r3, #1
 8001690:	d101      	bne.n	8001696 <HAL_DMA_Start_IT+0x3e>
 8001692:	2302      	movs	r3, #2
 8001694:	e048      	b.n	8001728 <HAL_DMA_Start_IT+0xd0>
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	2201      	movs	r2, #1
 800169a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d137      	bne.n	800171a <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	2202      	movs	r2, #2
 80016ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	2200      	movs	r2, #0
 80016b6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	68b9      	ldr	r1, [r7, #8]
 80016be:	68f8      	ldr	r0, [r7, #12]
 80016c0:	f000 f9c2 	bl	8001a48 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016c8:	223f      	movs	r2, #63	; 0x3f
 80016ca:	409a      	lsls	r2, r3
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	68fa      	ldr	r2, [r7, #12]
 80016d6:	6812      	ldr	r2, [r2, #0]
 80016d8:	6812      	ldr	r2, [r2, #0]
 80016da:	f042 0216 	orr.w	r2, r2, #22
 80016de:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	68fa      	ldr	r2, [r7, #12]
 80016e6:	6812      	ldr	r2, [r2, #0]
 80016e8:	6952      	ldr	r2, [r2, #20]
 80016ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80016ee:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d007      	beq.n	8001708 <HAL_DMA_Start_IT+0xb0>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	68fa      	ldr	r2, [r7, #12]
 80016fe:	6812      	ldr	r2, [r2, #0]
 8001700:	6812      	ldr	r2, [r2, #0]
 8001702:	f042 0208 	orr.w	r2, r2, #8
 8001706:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	68fa      	ldr	r2, [r7, #12]
 800170e:	6812      	ldr	r2, [r2, #0]
 8001710:	6812      	ldr	r2, [r2, #0]
 8001712:	f042 0201 	orr.w	r2, r2, #1
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	e005      	b.n	8001726 <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	2200      	movs	r2, #0
 800171e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001722:	2302      	movs	r3, #2
 8001724:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001726:	7dfb      	ldrb	r3, [r7, #23]
}
 8001728:	4618      	mov	r0, r3
 800172a:	3718      	adds	r7, #24
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	0800b08c 	.word	0x0800b08c

08001734 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800173c:	2300      	movs	r3, #0
 800173e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001740:	4b92      	ldr	r3, [pc, #584]	; (800198c <HAL_DMA_IRQHandler+0x258>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a92      	ldr	r2, [pc, #584]	; (8001990 <HAL_DMA_IRQHandler+0x25c>)
 8001746:	fba2 2303 	umull	r2, r3, r2, r3
 800174a:	0a9b      	lsrs	r3, r3, #10
 800174c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001752:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800175e:	2208      	movs	r2, #8
 8001760:	409a      	lsls	r2, r3
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	4013      	ands	r3, r2
 8001766:	2b00      	cmp	r3, #0
 8001768:	d01a      	beq.n	80017a0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 0304 	and.w	r3, r3, #4
 8001774:	2b00      	cmp	r3, #0
 8001776:	d013      	beq.n	80017a0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	6812      	ldr	r2, [r2, #0]
 8001780:	6812      	ldr	r2, [r2, #0]
 8001782:	f022 0204 	bic.w	r2, r2, #4
 8001786:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800178c:	2208      	movs	r2, #8
 800178e:	409a      	lsls	r2, r3
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001798:	f043 0201 	orr.w	r2, r3, #1
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017a4:	2201      	movs	r2, #1
 80017a6:	409a      	lsls	r2, r3
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	4013      	ands	r3, r2
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d012      	beq.n	80017d6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	695b      	ldr	r3, [r3, #20]
 80017b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d00b      	beq.n	80017d6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017c2:	2201      	movs	r2, #1
 80017c4:	409a      	lsls	r2, r3
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017ce:	f043 0202 	orr.w	r2, r3, #2
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017da:	2204      	movs	r2, #4
 80017dc:	409a      	lsls	r2, r3
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	4013      	ands	r3, r2
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d012      	beq.n	800180c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0302 	and.w	r3, r3, #2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d00b      	beq.n	800180c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017f8:	2204      	movs	r2, #4
 80017fa:	409a      	lsls	r2, r3
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001804:	f043 0204 	orr.w	r2, r3, #4
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001810:	2210      	movs	r2, #16
 8001812:	409a      	lsls	r2, r3
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	4013      	ands	r3, r2
 8001818:	2b00      	cmp	r3, #0
 800181a:	d043      	beq.n	80018a4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0308 	and.w	r3, r3, #8
 8001826:	2b00      	cmp	r3, #0
 8001828:	d03c      	beq.n	80018a4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800182e:	2210      	movs	r2, #16
 8001830:	409a      	lsls	r2, r3
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001840:	2b00      	cmp	r3, #0
 8001842:	d018      	beq.n	8001876 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d108      	bne.n	8001864 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001856:	2b00      	cmp	r3, #0
 8001858:	d024      	beq.n	80018a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185e:	6878      	ldr	r0, [r7, #4]
 8001860:	4798      	blx	r3
 8001862:	e01f      	b.n	80018a4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001868:	2b00      	cmp	r3, #0
 800186a:	d01b      	beq.n	80018a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001870:	6878      	ldr	r0, [r7, #4]
 8001872:	4798      	blx	r3
 8001874:	e016      	b.n	80018a4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001880:	2b00      	cmp	r3, #0
 8001882:	d107      	bne.n	8001894 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	6812      	ldr	r2, [r2, #0]
 800188c:	6812      	ldr	r2, [r2, #0]
 800188e:	f022 0208 	bic.w	r2, r2, #8
 8001892:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001898:	2b00      	cmp	r3, #0
 800189a:	d003      	beq.n	80018a4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018a8:	2220      	movs	r2, #32
 80018aa:	409a      	lsls	r2, r3
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	4013      	ands	r3, r2
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	f000 808e 	beq.w	80019d2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f003 0310 	and.w	r3, r3, #16
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	f000 8086 	beq.w	80019d2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018ca:	2220      	movs	r2, #32
 80018cc:	409a      	lsls	r2, r3
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	2b05      	cmp	r3, #5
 80018dc:	d136      	bne.n	800194c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	687a      	ldr	r2, [r7, #4]
 80018e4:	6812      	ldr	r2, [r2, #0]
 80018e6:	6812      	ldr	r2, [r2, #0]
 80018e8:	f022 0216 	bic.w	r2, r2, #22
 80018ec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	687a      	ldr	r2, [r7, #4]
 80018f4:	6812      	ldr	r2, [r2, #0]
 80018f6:	6952      	ldr	r2, [r2, #20]
 80018f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80018fc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	2b00      	cmp	r3, #0
 8001904:	d103      	bne.n	800190e <HAL_DMA_IRQHandler+0x1da>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800190a:	2b00      	cmp	r3, #0
 800190c:	d007      	beq.n	800191e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	6812      	ldr	r2, [r2, #0]
 8001916:	6812      	ldr	r2, [r2, #0]
 8001918:	f022 0208 	bic.w	r2, r2, #8
 800191c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001922:	223f      	movs	r2, #63	; 0x3f
 8001924:	409a      	lsls	r2, r3
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2200      	movs	r2, #0
 800192e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2201      	movs	r2, #1
 8001936:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800193e:	2b00      	cmp	r3, #0
 8001940:	d07d      	beq.n	8001a3e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	4798      	blx	r3
        }
        return;
 800194a:	e078      	b.n	8001a3e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d01c      	beq.n	8001994 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001964:	2b00      	cmp	r3, #0
 8001966:	d108      	bne.n	800197a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800196c:	2b00      	cmp	r3, #0
 800196e:	d030      	beq.n	80019d2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	4798      	blx	r3
 8001978:	e02b      	b.n	80019d2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800197e:	2b00      	cmp	r3, #0
 8001980:	d027      	beq.n	80019d2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	4798      	blx	r3
 800198a:	e022      	b.n	80019d2 <HAL_DMA_IRQHandler+0x29e>
 800198c:	20000134 	.word	0x20000134
 8001990:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d10f      	bne.n	80019c2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	6812      	ldr	r2, [r2, #0]
 80019aa:	6812      	ldr	r2, [r2, #0]
 80019ac:	f022 0210 	bic.w	r2, r2, #16
 80019b0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2201      	movs	r2, #1
 80019be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d003      	beq.n	80019d2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d032      	beq.n	8001a40 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019de:	f003 0301 	and.w	r3, r3, #1
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d022      	beq.n	8001a2c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2205      	movs	r2, #5
 80019ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	6812      	ldr	r2, [r2, #0]
 80019f6:	6812      	ldr	r2, [r2, #0]
 80019f8:	f022 0201 	bic.w	r2, r2, #1
 80019fc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	3301      	adds	r3, #1
 8001a02:	60bb      	str	r3, [r7, #8]
 8001a04:	697a      	ldr	r2, [r7, #20]
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d807      	bhi.n	8001a1a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 0301 	and.w	r3, r3, #1
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d1f2      	bne.n	80019fe <HAL_DMA_IRQHandler+0x2ca>
 8001a18:	e000      	b.n	8001a1c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001a1a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2201      	movs	r2, #1
 8001a28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d005      	beq.n	8001a40 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	4798      	blx	r3
 8001a3c:	e000      	b.n	8001a40 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001a3e:	bf00      	nop
    }
  }
}
 8001a40:	3718      	adds	r7, #24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop

08001a48 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
 8001a54:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	6812      	ldr	r2, [r2, #0]
 8001a5e:	6812      	ldr	r2, [r2, #0]
 8001a60:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001a64:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	683a      	ldr	r2, [r7, #0]
 8001a6c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	2b40      	cmp	r3, #64	; 0x40
 8001a74:	d108      	bne.n	8001a88 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	68ba      	ldr	r2, [r7, #8]
 8001a84:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001a86:	e007      	b.n	8001a98 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	68ba      	ldr	r2, [r7, #8]
 8001a8e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	60da      	str	r2, [r3, #12]
}
 8001a98:	bf00      	nop
 8001a9a:	3714      	adds	r7, #20
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	3b10      	subs	r3, #16
 8001ab4:	4a14      	ldr	r2, [pc, #80]	; (8001b08 <DMA_CalcBaseAndBitshift+0x64>)
 8001ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8001aba:	091b      	lsrs	r3, r3, #4
 8001abc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001abe:	4a13      	ldr	r2, [pc, #76]	; (8001b0c <DMA_CalcBaseAndBitshift+0x68>)
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	2b03      	cmp	r3, #3
 8001ad0:	d909      	bls.n	8001ae6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001ada:	f023 0303 	bic.w	r3, r3, #3
 8001ade:	1d1a      	adds	r2, r3, #4
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	659a      	str	r2, [r3, #88]	; 0x58
 8001ae4:	e007      	b.n	8001af6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001aee:	f023 0303 	bic.w	r3, r3, #3
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3714      	adds	r7, #20
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	aaaaaaab 	.word	0xaaaaaaab
 8001b0c:	0800b438 	.word	0x0800b438

08001b10 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b20:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	699b      	ldr	r3, [r3, #24]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d11f      	bne.n	8001b6a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	2b03      	cmp	r3, #3
 8001b2e:	d855      	bhi.n	8001bdc <DMA_CheckFifoParam+0xcc>
 8001b30:	a201      	add	r2, pc, #4	; (adr r2, 8001b38 <DMA_CheckFifoParam+0x28>)
 8001b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b36:	bf00      	nop
 8001b38:	08001b49 	.word	0x08001b49
 8001b3c:	08001b5b 	.word	0x08001b5b
 8001b40:	08001b49 	.word	0x08001b49
 8001b44:	08001bdd 	.word	0x08001bdd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d045      	beq.n	8001be0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b58:	e042      	b.n	8001be0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b5e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001b62:	d13f      	bne.n	8001be4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b68:	e03c      	b.n	8001be4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b72:	d121      	bne.n	8001bb8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	2b03      	cmp	r3, #3
 8001b78:	d836      	bhi.n	8001be8 <DMA_CheckFifoParam+0xd8>
 8001b7a:	a201      	add	r2, pc, #4	; (adr r2, 8001b80 <DMA_CheckFifoParam+0x70>)
 8001b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b80:	08001b91 	.word	0x08001b91
 8001b84:	08001b97 	.word	0x08001b97
 8001b88:	08001b91 	.word	0x08001b91
 8001b8c:	08001ba9 	.word	0x08001ba9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	73fb      	strb	r3, [r7, #15]
      break;
 8001b94:	e02f      	b.n	8001bf6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b9a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d024      	beq.n	8001bec <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ba6:	e021      	b.n	8001bec <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bac:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001bb0:	d11e      	bne.n	8001bf0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001bb6:	e01b      	b.n	8001bf0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d902      	bls.n	8001bc4 <DMA_CheckFifoParam+0xb4>
 8001bbe:	2b03      	cmp	r3, #3
 8001bc0:	d003      	beq.n	8001bca <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001bc2:	e018      	b.n	8001bf6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	73fb      	strb	r3, [r7, #15]
      break;
 8001bc8:	e015      	b.n	8001bf6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d00e      	beq.n	8001bf4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	73fb      	strb	r3, [r7, #15]
      break;
 8001bda:	e00b      	b.n	8001bf4 <DMA_CheckFifoParam+0xe4>
      break;
 8001bdc:	bf00      	nop
 8001bde:	e00a      	b.n	8001bf6 <DMA_CheckFifoParam+0xe6>
      break;
 8001be0:	bf00      	nop
 8001be2:	e008      	b.n	8001bf6 <DMA_CheckFifoParam+0xe6>
      break;
 8001be4:	bf00      	nop
 8001be6:	e006      	b.n	8001bf6 <DMA_CheckFifoParam+0xe6>
      break;
 8001be8:	bf00      	nop
 8001bea:	e004      	b.n	8001bf6 <DMA_CheckFifoParam+0xe6>
      break;
 8001bec:	bf00      	nop
 8001bee:	e002      	b.n	8001bf6 <DMA_CheckFifoParam+0xe6>
      break;   
 8001bf0:	bf00      	nop
 8001bf2:	e000      	b.n	8001bf6 <DMA_CheckFifoParam+0xe6>
      break;
 8001bf4:	bf00      	nop
    }
  } 
  
  return status; 
 8001bf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3714      	adds	r7, #20
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b088      	sub	sp, #32
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c12:	2300      	movs	r3, #0
 8001c14:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c16:	2300      	movs	r3, #0
 8001c18:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a3b      	ldr	r2, [pc, #236]	; (8001d0c <HAL_GPIO_Init+0x108>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d017      	beq.n	8001c52 <HAL_GPIO_Init+0x4e>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a3a      	ldr	r2, [pc, #232]	; (8001d10 <HAL_GPIO_Init+0x10c>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d013      	beq.n	8001c52 <HAL_GPIO_Init+0x4e>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a39      	ldr	r2, [pc, #228]	; (8001d14 <HAL_GPIO_Init+0x110>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d00f      	beq.n	8001c52 <HAL_GPIO_Init+0x4e>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4a38      	ldr	r2, [pc, #224]	; (8001d18 <HAL_GPIO_Init+0x114>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d00b      	beq.n	8001c52 <HAL_GPIO_Init+0x4e>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4a37      	ldr	r2, [pc, #220]	; (8001d1c <HAL_GPIO_Init+0x118>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d007      	beq.n	8001c52 <HAL_GPIO_Init+0x4e>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4a36      	ldr	r2, [pc, #216]	; (8001d20 <HAL_GPIO_Init+0x11c>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d003      	beq.n	8001c52 <HAL_GPIO_Init+0x4e>
 8001c4a:	21b3      	movs	r1, #179	; 0xb3
 8001c4c:	4835      	ldr	r0, [pc, #212]	; (8001d24 <HAL_GPIO_Init+0x120>)
 8001c4e:	f005 f968 	bl	8006f22 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	b29b      	uxth	r3, r3
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d005      	beq.n	8001c68 <HAL_GPIO_Init+0x64>
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	0c1b      	lsrs	r3, r3, #16
 8001c62:	041b      	lsls	r3, r3, #16
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d003      	beq.n	8001c70 <HAL_GPIO_Init+0x6c>
 8001c68:	21b4      	movs	r1, #180	; 0xb4
 8001c6a:	482e      	ldr	r0, [pc, #184]	; (8001d24 <HAL_GPIO_Init+0x120>)
 8001c6c:	f005 f959 	bl	8006f22 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d035      	beq.n	8001ce4 <HAL_GPIO_Init+0xe0>
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d031      	beq.n	8001ce4 <HAL_GPIO_Init+0xe0>
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	2b11      	cmp	r3, #17
 8001c86:	d02d      	beq.n	8001ce4 <HAL_GPIO_Init+0xe0>
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d029      	beq.n	8001ce4 <HAL_GPIO_Init+0xe0>
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	2b12      	cmp	r3, #18
 8001c96:	d025      	beq.n	8001ce4 <HAL_GPIO_Init+0xe0>
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	4a22      	ldr	r2, [pc, #136]	; (8001d28 <HAL_GPIO_Init+0x124>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d020      	beq.n	8001ce4 <HAL_GPIO_Init+0xe0>
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	4a21      	ldr	r2, [pc, #132]	; (8001d2c <HAL_GPIO_Init+0x128>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d01b      	beq.n	8001ce4 <HAL_GPIO_Init+0xe0>
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	4a1f      	ldr	r2, [pc, #124]	; (8001d30 <HAL_GPIO_Init+0x12c>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d016      	beq.n	8001ce4 <HAL_GPIO_Init+0xe0>
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	4a1e      	ldr	r2, [pc, #120]	; (8001d34 <HAL_GPIO_Init+0x130>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d011      	beq.n	8001ce4 <HAL_GPIO_Init+0xe0>
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	4a1c      	ldr	r2, [pc, #112]	; (8001d38 <HAL_GPIO_Init+0x134>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d00c      	beq.n	8001ce4 <HAL_GPIO_Init+0xe0>
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	4a1b      	ldr	r2, [pc, #108]	; (8001d3c <HAL_GPIO_Init+0x138>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d007      	beq.n	8001ce4 <HAL_GPIO_Init+0xe0>
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	2b03      	cmp	r3, #3
 8001cda:	d003      	beq.n	8001ce4 <HAL_GPIO_Init+0xe0>
 8001cdc:	21b5      	movs	r1, #181	; 0xb5
 8001cde:	4811      	ldr	r0, [pc, #68]	; (8001d24 <HAL_GPIO_Init+0x120>)
 8001ce0:	f005 f91f 	bl	8006f22 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d00b      	beq.n	8001d04 <HAL_GPIO_Init+0x100>
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d007      	beq.n	8001d04 <HAL_GPIO_Init+0x100>
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d003      	beq.n	8001d04 <HAL_GPIO_Init+0x100>
 8001cfc:	21b6      	movs	r1, #182	; 0xb6
 8001cfe:	4809      	ldr	r0, [pc, #36]	; (8001d24 <HAL_GPIO_Init+0x120>)
 8001d00:	f005 f90f 	bl	8006f22 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d04:	2300      	movs	r3, #0
 8001d06:	61fb      	str	r3, [r7, #28]
 8001d08:	e201      	b.n	800210e <HAL_GPIO_Init+0x50a>
 8001d0a:	bf00      	nop
 8001d0c:	40020000 	.word	0x40020000
 8001d10:	40020400 	.word	0x40020400
 8001d14:	40020800 	.word	0x40020800
 8001d18:	40020c00 	.word	0x40020c00
 8001d1c:	40021000 	.word	0x40021000
 8001d20:	40021c00 	.word	0x40021c00
 8001d24:	0800b0c4 	.word	0x0800b0c4
 8001d28:	10110000 	.word	0x10110000
 8001d2c:	10210000 	.word	0x10210000
 8001d30:	10310000 	.word	0x10310000
 8001d34:	10120000 	.word	0x10120000
 8001d38:	10220000 	.word	0x10220000
 8001d3c:	10320000 	.word	0x10320000
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d40:	2201      	movs	r2, #1
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	4013      	ands	r3, r2
 8001d52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d54:	693a      	ldr	r2, [r7, #16]
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	f040 81d5 	bne.w	8002108 <HAL_GPIO_Init+0x504>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d004      	beq.n	8001d70 <HAL_GPIO_Init+0x16c>
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	2b12      	cmp	r3, #18
 8001d6c:	f040 808c 	bne.w	8001e88 <HAL_GPIO_Init+0x284>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	691b      	ldr	r3, [r3, #16]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d063      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	691b      	ldr	r3, [r3, #16]
 8001d7c:	2b0c      	cmp	r3, #12
 8001d7e:	d05f      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	691b      	ldr	r3, [r3, #16]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d05b      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	691b      	ldr	r3, [r3, #16]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d057      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	691b      	ldr	r3, [r3, #16]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d053      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	691b      	ldr	r3, [r3, #16]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d04f      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	691b      	ldr	r3, [r3, #16]
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d04b      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	691b      	ldr	r3, [r3, #16]
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d047      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	691b      	ldr	r3, [r3, #16]
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	d043      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	691b      	ldr	r3, [r3, #16]
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d03f      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	691b      	ldr	r3, [r3, #16]
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d03b      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	691b      	ldr	r3, [r3, #16]
 8001dcc:	2b04      	cmp	r3, #4
 8001dce:	d037      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	691b      	ldr	r3, [r3, #16]
 8001dd4:	2b04      	cmp	r3, #4
 8001dd6:	d033      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	691b      	ldr	r3, [r3, #16]
 8001ddc:	2b04      	cmp	r3, #4
 8001dde:	d02f      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	691b      	ldr	r3, [r3, #16]
 8001de4:	2b05      	cmp	r3, #5
 8001de6:	d02b      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	691b      	ldr	r3, [r3, #16]
 8001dec:	2b05      	cmp	r3, #5
 8001dee:	d027      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	691b      	ldr	r3, [r3, #16]
 8001df4:	2b06      	cmp	r3, #6
 8001df6:	d023      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	691b      	ldr	r3, [r3, #16]
 8001dfc:	2b05      	cmp	r3, #5
 8001dfe:	d01f      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	691b      	ldr	r3, [r3, #16]
 8001e04:	2b07      	cmp	r3, #7
 8001e06:	d01b      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	691b      	ldr	r3, [r3, #16]
 8001e0c:	2b07      	cmp	r3, #7
 8001e0e:	d017      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	691b      	ldr	r3, [r3, #16]
 8001e14:	2b08      	cmp	r3, #8
 8001e16:	d013      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	691b      	ldr	r3, [r3, #16]
 8001e1c:	2b0a      	cmp	r3, #10
 8001e1e:	d00f      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	691b      	ldr	r3, [r3, #16]
 8001e24:	2b09      	cmp	r3, #9
 8001e26:	d00b      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	691b      	ldr	r3, [r3, #16]
 8001e2c:	2b09      	cmp	r3, #9
 8001e2e:	d007      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	691b      	ldr	r3, [r3, #16]
 8001e34:	2b0f      	cmp	r3, #15
 8001e36:	d003      	beq.n	8001e40 <HAL_GPIO_Init+0x23c>
 8001e38:	21c7      	movs	r1, #199	; 0xc7
 8001e3a:	4879      	ldr	r0, [pc, #484]	; (8002020 <HAL_GPIO_Init+0x41c>)
 8001e3c:	f005 f871 	bl	8006f22 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	08da      	lsrs	r2, r3, #3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	3208      	adds	r2, #8
 8001e48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e4e:	69fb      	ldr	r3, [r7, #28]
 8001e50:	f003 0307 	and.w	r3, r3, #7
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	220f      	movs	r2, #15
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	69ba      	ldr	r2, [r7, #24]
 8001e60:	4013      	ands	r3, r2
 8001e62:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	691a      	ldr	r2, [r3, #16]
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	f003 0307 	and.w	r3, r3, #7
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	69ba      	ldr	r2, [r7, #24]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	08da      	lsrs	r2, r3, #3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	3208      	adds	r2, #8
 8001e82:	69b9      	ldr	r1, [r7, #24]
 8001e84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	005b      	lsls	r3, r3, #1
 8001e92:	2203      	movs	r2, #3
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	43db      	mvns	r3, r3
 8001e9a:	69ba      	ldr	r2, [r7, #24]
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f003 0203 	and.w	r2, r3, #3
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	005b      	lsls	r3, r3, #1
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	69ba      	ldr	r2, [r7, #24]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	69ba      	ldr	r2, [r7, #24]
 8001eba:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d00b      	beq.n	8001edc <HAL_GPIO_Init+0x2d8>
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d007      	beq.n	8001edc <HAL_GPIO_Init+0x2d8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ed0:	2b11      	cmp	r3, #17
 8001ed2:	d003      	beq.n	8001edc <HAL_GPIO_Init+0x2d8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	2b12      	cmp	r3, #18
 8001eda:	d144      	bne.n	8001f66 <HAL_GPIO_Init+0x362>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d00f      	beq.n	8001f04 <HAL_GPIO_Init+0x300>
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d00b      	beq.n	8001f04 <HAL_GPIO_Init+0x300>
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d007      	beq.n	8001f04 <HAL_GPIO_Init+0x300>
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	2b03      	cmp	r3, #3
 8001efa:	d003      	beq.n	8001f04 <HAL_GPIO_Init+0x300>
 8001efc:	21da      	movs	r1, #218	; 0xda
 8001efe:	4848      	ldr	r0, [pc, #288]	; (8002020 <HAL_GPIO_Init+0x41c>)
 8001f00:	f005 f80f 	bl	8006f22 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	005b      	lsls	r3, r3, #1
 8001f0e:	2203      	movs	r2, #3
 8001f10:	fa02 f303 	lsl.w	r3, r2, r3
 8001f14:	43db      	mvns	r3, r3
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	68da      	ldr	r2, [r3, #12]
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	005b      	lsls	r3, r3, #1
 8001f24:	fa02 f303 	lsl.w	r3, r2, r3
 8001f28:	69ba      	ldr	r2, [r7, #24]
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	69ba      	ldr	r2, [r7, #24]
 8001f32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f42:	43db      	mvns	r3, r3
 8001f44:	69ba      	ldr	r2, [r7, #24]
 8001f46:	4013      	ands	r3, r2
 8001f48:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	091b      	lsrs	r3, r3, #4
 8001f50:	f003 0201 	and.w	r2, r3, #1
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	2203      	movs	r2, #3
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	43db      	mvns	r3, r3
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	689a      	ldr	r2, [r3, #8]
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	69ba      	ldr	r2, [r7, #24]
 8001f94:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f000 80b2 	beq.w	8002108 <HAL_GPIO_Init+0x504>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	60fb      	str	r3, [r7, #12]
 8001fa8:	4a1e      	ldr	r2, [pc, #120]	; (8002024 <HAL_GPIO_Init+0x420>)
 8001faa:	4b1e      	ldr	r3, [pc, #120]	; (8002024 <HAL_GPIO_Init+0x420>)
 8001fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fb2:	6453      	str	r3, [r2, #68]	; 0x44
 8001fb4:	4b1b      	ldr	r3, [pc, #108]	; (8002024 <HAL_GPIO_Init+0x420>)
 8001fb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fc0:	4a19      	ldr	r2, [pc, #100]	; (8002028 <HAL_GPIO_Init+0x424>)
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	089b      	lsrs	r3, r3, #2
 8001fc6:	3302      	adds	r3, #2
 8001fc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	f003 0303 	and.w	r3, r3, #3
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	220f      	movs	r2, #15
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	43db      	mvns	r3, r3
 8001fde:	69ba      	ldr	r2, [r7, #24]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4a11      	ldr	r2, [pc, #68]	; (800202c <HAL_GPIO_Init+0x428>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d029      	beq.n	8002040 <HAL_GPIO_Init+0x43c>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	4a10      	ldr	r2, [pc, #64]	; (8002030 <HAL_GPIO_Init+0x42c>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d013      	beq.n	800201c <HAL_GPIO_Init+0x418>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	4a0f      	ldr	r2, [pc, #60]	; (8002034 <HAL_GPIO_Init+0x430>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d00d      	beq.n	8002018 <HAL_GPIO_Init+0x414>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	4a0e      	ldr	r2, [pc, #56]	; (8002038 <HAL_GPIO_Init+0x434>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d007      	beq.n	8002014 <HAL_GPIO_Init+0x410>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	4a0d      	ldr	r2, [pc, #52]	; (800203c <HAL_GPIO_Init+0x438>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d101      	bne.n	8002010 <HAL_GPIO_Init+0x40c>
 800200c:	2304      	movs	r3, #4
 800200e:	e018      	b.n	8002042 <HAL_GPIO_Init+0x43e>
 8002010:	2307      	movs	r3, #7
 8002012:	e016      	b.n	8002042 <HAL_GPIO_Init+0x43e>
 8002014:	2303      	movs	r3, #3
 8002016:	e014      	b.n	8002042 <HAL_GPIO_Init+0x43e>
 8002018:	2302      	movs	r3, #2
 800201a:	e012      	b.n	8002042 <HAL_GPIO_Init+0x43e>
 800201c:	2301      	movs	r3, #1
 800201e:	e010      	b.n	8002042 <HAL_GPIO_Init+0x43e>
 8002020:	0800b0c4 	.word	0x0800b0c4
 8002024:	40023800 	.word	0x40023800
 8002028:	40013800 	.word	0x40013800
 800202c:	40020000 	.word	0x40020000
 8002030:	40020400 	.word	0x40020400
 8002034:	40020800 	.word	0x40020800
 8002038:	40020c00 	.word	0x40020c00
 800203c:	40021000 	.word	0x40021000
 8002040:	2300      	movs	r3, #0
 8002042:	69fa      	ldr	r2, [r7, #28]
 8002044:	f002 0203 	and.w	r2, r2, #3
 8002048:	0092      	lsls	r2, r2, #2
 800204a:	4093      	lsls	r3, r2
 800204c:	69ba      	ldr	r2, [r7, #24]
 800204e:	4313      	orrs	r3, r2
 8002050:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002052:	4933      	ldr	r1, [pc, #204]	; (8002120 <HAL_GPIO_Init+0x51c>)
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	089b      	lsrs	r3, r3, #2
 8002058:	3302      	adds	r3, #2
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002060:	4b30      	ldr	r3, [pc, #192]	; (8002124 <HAL_GPIO_Init+0x520>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	43db      	mvns	r3, r3
 800206a:	69ba      	ldr	r2, [r7, #24]
 800206c:	4013      	ands	r3, r2
 800206e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d003      	beq.n	8002084 <HAL_GPIO_Init+0x480>
        {
          temp |= iocurrent;
 800207c:	69ba      	ldr	r2, [r7, #24]
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	4313      	orrs	r3, r2
 8002082:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002084:	4a27      	ldr	r2, [pc, #156]	; (8002124 <HAL_GPIO_Init+0x520>)
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800208a:	4b26      	ldr	r3, [pc, #152]	; (8002124 <HAL_GPIO_Init+0x520>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	43db      	mvns	r3, r3
 8002094:	69ba      	ldr	r2, [r7, #24]
 8002096:	4013      	ands	r3, r2
 8002098:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d003      	beq.n	80020ae <HAL_GPIO_Init+0x4aa>
        {
          temp |= iocurrent;
 80020a6:	69ba      	ldr	r2, [r7, #24]
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020ae:	4a1d      	ldr	r2, [pc, #116]	; (8002124 <HAL_GPIO_Init+0x520>)
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020b4:	4b1b      	ldr	r3, [pc, #108]	; (8002124 <HAL_GPIO_Init+0x520>)
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	43db      	mvns	r3, r3
 80020be:	69ba      	ldr	r2, [r7, #24]
 80020c0:	4013      	ands	r3, r2
 80020c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d003      	beq.n	80020d8 <HAL_GPIO_Init+0x4d4>
        {
          temp |= iocurrent;
 80020d0:	69ba      	ldr	r2, [r7, #24]
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020d8:	4a12      	ldr	r2, [pc, #72]	; (8002124 <HAL_GPIO_Init+0x520>)
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020de:	4b11      	ldr	r3, [pc, #68]	; (8002124 <HAL_GPIO_Init+0x520>)
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020e4:	693b      	ldr	r3, [r7, #16]
 80020e6:	43db      	mvns	r3, r3
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	4013      	ands	r3, r2
 80020ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d003      	beq.n	8002102 <HAL_GPIO_Init+0x4fe>
        {
          temp |= iocurrent;
 80020fa:	69ba      	ldr	r2, [r7, #24]
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	4313      	orrs	r3, r2
 8002100:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002102:	4a08      	ldr	r2, [pc, #32]	; (8002124 <HAL_GPIO_Init+0x520>)
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002108:	69fb      	ldr	r3, [r7, #28]
 800210a:	3301      	adds	r3, #1
 800210c:	61fb      	str	r3, [r7, #28]
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	2b0f      	cmp	r3, #15
 8002112:	f67f ae15 	bls.w	8001d40 <HAL_GPIO_Init+0x13c>
      }
    }
  }
}
 8002116:	bf00      	nop
 8002118:	3720      	adds	r7, #32
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	40013800 	.word	0x40013800
 8002124:	40013c00 	.word	0x40013c00

08002128 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	460b      	mov	r3, r1
 8002132:	807b      	strh	r3, [r7, #2]
 8002134:	4613      	mov	r3, r2
 8002136:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002138:	887b      	ldrh	r3, [r7, #2]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d004      	beq.n	8002148 <HAL_GPIO_WritePin+0x20>
 800213e:	887b      	ldrh	r3, [r7, #2]
 8002140:	0c1b      	lsrs	r3, r3, #16
 8002142:	041b      	lsls	r3, r3, #16
 8002144:	2b00      	cmp	r3, #0
 8002146:	d004      	beq.n	8002152 <HAL_GPIO_WritePin+0x2a>
 8002148:	f240 119f 	movw	r1, #415	; 0x19f
 800214c:	480e      	ldr	r0, [pc, #56]	; (8002188 <HAL_GPIO_WritePin+0x60>)
 800214e:	f004 fee8 	bl	8006f22 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002152:	787b      	ldrb	r3, [r7, #1]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d007      	beq.n	8002168 <HAL_GPIO_WritePin+0x40>
 8002158:	787b      	ldrb	r3, [r7, #1]
 800215a:	2b01      	cmp	r3, #1
 800215c:	d004      	beq.n	8002168 <HAL_GPIO_WritePin+0x40>
 800215e:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8002162:	4809      	ldr	r0, [pc, #36]	; (8002188 <HAL_GPIO_WritePin+0x60>)
 8002164:	f004 fedd 	bl	8006f22 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8002168:	787b      	ldrb	r3, [r7, #1]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d003      	beq.n	8002176 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800216e:	887a      	ldrh	r2, [r7, #2]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002174:	e003      	b.n	800217e <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002176:	887b      	ldrh	r3, [r7, #2]
 8002178:	041a      	lsls	r2, r3, #16
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	619a      	str	r2, [r3, #24]
}
 800217e:	bf00      	nop
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	0800b0c4 	.word	0x0800b0c4

0800218c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002196:	4b08      	ldr	r3, [pc, #32]	; (80021b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002198:	695a      	ldr	r2, [r3, #20]
 800219a:	88fb      	ldrh	r3, [r7, #6]
 800219c:	4013      	ands	r3, r2
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d006      	beq.n	80021b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021a2:	4a05      	ldr	r2, [pc, #20]	; (80021b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021a4:	88fb      	ldrh	r3, [r7, #6]
 80021a6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021a8:	88fb      	ldrh	r3, [r7, #6]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f004 f9ea 	bl	8006584 <HAL_GPIO_EXTI_Callback>
  }
}
 80021b0:	bf00      	nop
 80021b2:	3708      	adds	r7, #8
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40013c00 	.word	0x40013c00

080021bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d101      	bne.n	80021ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e2e0      	b.n	8002790 <HAL_RCC_OscConfig+0x5d4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	2b0f      	cmp	r3, #15
 80021d4:	d903      	bls.n	80021de <HAL_RCC_OscConfig+0x22>
 80021d6:	21e8      	movs	r1, #232	; 0xe8
 80021d8:	48a3      	ldr	r0, [pc, #652]	; (8002468 <HAL_RCC_OscConfig+0x2ac>)
 80021da:	f004 fea2 	bl	8006f22 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0301 	and.w	r3, r3, #1
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	f000 8088 	beq.w	80022fc <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d00d      	beq.n	8002210 <HAL_RCC_OscConfig+0x54>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021fc:	d008      	beq.n	8002210 <HAL_RCC_OscConfig+0x54>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002206:	d003      	beq.n	8002210 <HAL_RCC_OscConfig+0x54>
 8002208:	21ed      	movs	r1, #237	; 0xed
 800220a:	4897      	ldr	r0, [pc, #604]	; (8002468 <HAL_RCC_OscConfig+0x2ac>)
 800220c:	f004 fe89 	bl	8006f22 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002210:	4b96      	ldr	r3, [pc, #600]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	f003 030c 	and.w	r3, r3, #12
 8002218:	2b04      	cmp	r3, #4
 800221a:	d00c      	beq.n	8002236 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800221c:	4b93      	ldr	r3, [pc, #588]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002224:	2b08      	cmp	r3, #8
 8002226:	d112      	bne.n	800224e <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002228:	4b90      	ldr	r3, [pc, #576]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002230:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002234:	d10b      	bne.n	800224e <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002236:	4b8d      	ldr	r3, [pc, #564]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d05b      	beq.n	80022fa <HAL_RCC_OscConfig+0x13e>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d157      	bne.n	80022fa <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e2a0      	b.n	8002790 <HAL_RCC_OscConfig+0x5d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002256:	d106      	bne.n	8002266 <HAL_RCC_OscConfig+0xaa>
 8002258:	4a84      	ldr	r2, [pc, #528]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 800225a:	4b84      	ldr	r3, [pc, #528]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002262:	6013      	str	r3, [r2, #0]
 8002264:	e01d      	b.n	80022a2 <HAL_RCC_OscConfig+0xe6>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800226e:	d10c      	bne.n	800228a <HAL_RCC_OscConfig+0xce>
 8002270:	4a7e      	ldr	r2, [pc, #504]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 8002272:	4b7e      	ldr	r3, [pc, #504]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800227a:	6013      	str	r3, [r2, #0]
 800227c:	4a7b      	ldr	r2, [pc, #492]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 800227e:	4b7b      	ldr	r3, [pc, #492]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002286:	6013      	str	r3, [r2, #0]
 8002288:	e00b      	b.n	80022a2 <HAL_RCC_OscConfig+0xe6>
 800228a:	4a78      	ldr	r2, [pc, #480]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 800228c:	4b77      	ldr	r3, [pc, #476]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002294:	6013      	str	r3, [r2, #0]
 8002296:	4a75      	ldr	r2, [pc, #468]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 8002298:	4b74      	ldr	r3, [pc, #464]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022a0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d013      	beq.n	80022d2 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022aa:	f7fe fe6f 	bl	8000f8c <HAL_GetTick>
 80022ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022b0:	e008      	b.n	80022c4 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022b2:	f7fe fe6b 	bl	8000f8c <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b64      	cmp	r3, #100	; 0x64
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e265      	b.n	8002790 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022c4:	4b69      	ldr	r3, [pc, #420]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d0f0      	beq.n	80022b2 <HAL_RCC_OscConfig+0xf6>
 80022d0:	e014      	b.n	80022fc <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d2:	f7fe fe5b 	bl	8000f8c <HAL_GetTick>
 80022d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022d8:	e008      	b.n	80022ec <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022da:	f7fe fe57 	bl	8000f8c <HAL_GetTick>
 80022de:	4602      	mov	r2, r0
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	2b64      	cmp	r3, #100	; 0x64
 80022e6:	d901      	bls.n	80022ec <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e251      	b.n	8002790 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022ec:	4b5f      	ldr	r3, [pc, #380]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d1f0      	bne.n	80022da <HAL_RCC_OscConfig+0x11e>
 80022f8:	e000      	b.n	80022fc <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022fa:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0302 	and.w	r3, r3, #2
 8002304:	2b00      	cmp	r3, #0
 8002306:	d079      	beq.n	80023fc <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d008      	beq.n	8002322 <HAL_RCC_OscConfig+0x166>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	2b01      	cmp	r3, #1
 8002316:	d004      	beq.n	8002322 <HAL_RCC_OscConfig+0x166>
 8002318:	f240 111f 	movw	r1, #287	; 0x11f
 800231c:	4852      	ldr	r0, [pc, #328]	; (8002468 <HAL_RCC_OscConfig+0x2ac>)
 800231e:	f004 fe00 	bl	8006f22 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	2b1f      	cmp	r3, #31
 8002328:	d904      	bls.n	8002334 <HAL_RCC_OscConfig+0x178>
 800232a:	f44f 7190 	mov.w	r1, #288	; 0x120
 800232e:	484e      	ldr	r0, [pc, #312]	; (8002468 <HAL_RCC_OscConfig+0x2ac>)
 8002330:	f004 fdf7 	bl	8006f22 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002334:	4b4d      	ldr	r3, [pc, #308]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	f003 030c 	and.w	r3, r3, #12
 800233c:	2b00      	cmp	r3, #0
 800233e:	d00b      	beq.n	8002358 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002340:	4b4a      	ldr	r3, [pc, #296]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002348:	2b08      	cmp	r3, #8
 800234a:	d11c      	bne.n	8002386 <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800234c:	4b47      	ldr	r3, [pc, #284]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d116      	bne.n	8002386 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002358:	4b44      	ldr	r3, [pc, #272]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d005      	beq.n	8002370 <HAL_RCC_OscConfig+0x1b4>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d001      	beq.n	8002370 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e20f      	b.n	8002790 <HAL_RCC_OscConfig+0x5d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002370:	493e      	ldr	r1, [pc, #248]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 8002372:	4b3e      	ldr	r3, [pc, #248]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	691b      	ldr	r3, [r3, #16]
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	4313      	orrs	r3, r2
 8002382:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002384:	e03a      	b.n	80023fc <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d020      	beq.n	80023d0 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800238e:	4b38      	ldr	r3, [pc, #224]	; (8002470 <HAL_RCC_OscConfig+0x2b4>)
 8002390:	2201      	movs	r2, #1
 8002392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002394:	f7fe fdfa 	bl	8000f8c <HAL_GetTick>
 8002398:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800239a:	e008      	b.n	80023ae <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800239c:	f7fe fdf6 	bl	8000f8c <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d901      	bls.n	80023ae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e1f0      	b.n	8002790 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ae:	4b2f      	ldr	r3, [pc, #188]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d0f0      	beq.n	800239c <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ba:	492c      	ldr	r1, [pc, #176]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 80023bc:	4b2b      	ldr	r3, [pc, #172]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	691b      	ldr	r3, [r3, #16]
 80023c8:	00db      	lsls	r3, r3, #3
 80023ca:	4313      	orrs	r3, r2
 80023cc:	600b      	str	r3, [r1, #0]
 80023ce:	e015      	b.n	80023fc <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023d0:	4b27      	ldr	r3, [pc, #156]	; (8002470 <HAL_RCC_OscConfig+0x2b4>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023d6:	f7fe fdd9 	bl	8000f8c <HAL_GetTick>
 80023da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023dc:	e008      	b.n	80023f0 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023de:	f7fe fdd5 	bl	8000f8c <HAL_GetTick>
 80023e2:	4602      	mov	r2, r0
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	2b02      	cmp	r3, #2
 80023ea:	d901      	bls.n	80023f0 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 80023ec:	2303      	movs	r3, #3
 80023ee:	e1cf      	b.n	8002790 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023f0:	4b1e      	ldr	r3, [pc, #120]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0302 	and.w	r3, r3, #2
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d1f0      	bne.n	80023de <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0308 	and.w	r3, r3, #8
 8002404:	2b00      	cmp	r3, #0
 8002406:	d046      	beq.n	8002496 <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	695b      	ldr	r3, [r3, #20]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d008      	beq.n	8002422 <HAL_RCC_OscConfig+0x266>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	695b      	ldr	r3, [r3, #20]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d004      	beq.n	8002422 <HAL_RCC_OscConfig+0x266>
 8002418:	f44f 71b0 	mov.w	r1, #352	; 0x160
 800241c:	4812      	ldr	r0, [pc, #72]	; (8002468 <HAL_RCC_OscConfig+0x2ac>)
 800241e:	f004 fd80 	bl	8006f22 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	695b      	ldr	r3, [r3, #20]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d016      	beq.n	8002458 <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800242a:	4b12      	ldr	r3, [pc, #72]	; (8002474 <HAL_RCC_OscConfig+0x2b8>)
 800242c:	2201      	movs	r2, #1
 800242e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002430:	f7fe fdac 	bl	8000f8c <HAL_GetTick>
 8002434:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002436:	e008      	b.n	800244a <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002438:	f7fe fda8 	bl	8000f8c <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b02      	cmp	r3, #2
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e1a2      	b.n	8002790 <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800244a:	4b08      	ldr	r3, [pc, #32]	; (800246c <HAL_RCC_OscConfig+0x2b0>)
 800244c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800244e:	f003 0302 	and.w	r3, r3, #2
 8002452:	2b00      	cmp	r3, #0
 8002454:	d0f0      	beq.n	8002438 <HAL_RCC_OscConfig+0x27c>
 8002456:	e01e      	b.n	8002496 <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002458:	4b06      	ldr	r3, [pc, #24]	; (8002474 <HAL_RCC_OscConfig+0x2b8>)
 800245a:	2200      	movs	r2, #0
 800245c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800245e:	f7fe fd95 	bl	8000f8c <HAL_GetTick>
 8002462:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002464:	e011      	b.n	800248a <HAL_RCC_OscConfig+0x2ce>
 8002466:	bf00      	nop
 8002468:	0800b100 	.word	0x0800b100
 800246c:	40023800 	.word	0x40023800
 8002470:	42470000 	.word	0x42470000
 8002474:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002478:	f7fe fd88 	bl	8000f8c <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	2b02      	cmp	r3, #2
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e182      	b.n	8002790 <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800248a:	4b97      	ldr	r3, [pc, #604]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 800248c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800248e:	f003 0302 	and.w	r3, r3, #2
 8002492:	2b00      	cmp	r3, #0
 8002494:	d1f0      	bne.n	8002478 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0304 	and.w	r3, r3, #4
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f000 80a8 	beq.w	80025f4 <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024a4:	2300      	movs	r3, #0
 80024a6:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d00c      	beq.n	80024ca <HAL_RCC_OscConfig+0x30e>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d008      	beq.n	80024ca <HAL_RCC_OscConfig+0x30e>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	2b05      	cmp	r3, #5
 80024be:	d004      	beq.n	80024ca <HAL_RCC_OscConfig+0x30e>
 80024c0:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 80024c4:	4889      	ldr	r0, [pc, #548]	; (80026ec <HAL_RCC_OscConfig+0x530>)
 80024c6:	f004 fd2c 	bl	8006f22 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024ca:	4b87      	ldr	r3, [pc, #540]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 80024cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d10f      	bne.n	80024f6 <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024d6:	2300      	movs	r3, #0
 80024d8:	60fb      	str	r3, [r7, #12]
 80024da:	4a83      	ldr	r2, [pc, #524]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 80024dc:	4b82      	ldr	r3, [pc, #520]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 80024de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024e4:	6413      	str	r3, [r2, #64]	; 0x40
 80024e6:	4b80      	ldr	r3, [pc, #512]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 80024e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ee:	60fb      	str	r3, [r7, #12]
 80024f0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80024f2:	2301      	movs	r3, #1
 80024f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f6:	4b7e      	ldr	r3, [pc, #504]	; (80026f0 <HAL_RCC_OscConfig+0x534>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d118      	bne.n	8002534 <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002502:	4a7b      	ldr	r2, [pc, #492]	; (80026f0 <HAL_RCC_OscConfig+0x534>)
 8002504:	4b7a      	ldr	r3, [pc, #488]	; (80026f0 <HAL_RCC_OscConfig+0x534>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800250c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800250e:	f7fe fd3d 	bl	8000f8c <HAL_GetTick>
 8002512:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002514:	e008      	b.n	8002528 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002516:	f7fe fd39 	bl	8000f8c <HAL_GetTick>
 800251a:	4602      	mov	r2, r0
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	2b02      	cmp	r3, #2
 8002522:	d901      	bls.n	8002528 <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e133      	b.n	8002790 <HAL_RCC_OscConfig+0x5d4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002528:	4b71      	ldr	r3, [pc, #452]	; (80026f0 <HAL_RCC_OscConfig+0x534>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002530:	2b00      	cmp	r3, #0
 8002532:	d0f0      	beq.n	8002516 <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	2b01      	cmp	r3, #1
 800253a:	d106      	bne.n	800254a <HAL_RCC_OscConfig+0x38e>
 800253c:	4a6a      	ldr	r2, [pc, #424]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 800253e:	4b6a      	ldr	r3, [pc, #424]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 8002540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002542:	f043 0301 	orr.w	r3, r3, #1
 8002546:	6713      	str	r3, [r2, #112]	; 0x70
 8002548:	e01c      	b.n	8002584 <HAL_RCC_OscConfig+0x3c8>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	2b05      	cmp	r3, #5
 8002550:	d10c      	bne.n	800256c <HAL_RCC_OscConfig+0x3b0>
 8002552:	4a65      	ldr	r2, [pc, #404]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 8002554:	4b64      	ldr	r3, [pc, #400]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 8002556:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002558:	f043 0304 	orr.w	r3, r3, #4
 800255c:	6713      	str	r3, [r2, #112]	; 0x70
 800255e:	4a62      	ldr	r2, [pc, #392]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 8002560:	4b61      	ldr	r3, [pc, #388]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 8002562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002564:	f043 0301 	orr.w	r3, r3, #1
 8002568:	6713      	str	r3, [r2, #112]	; 0x70
 800256a:	e00b      	b.n	8002584 <HAL_RCC_OscConfig+0x3c8>
 800256c:	4a5e      	ldr	r2, [pc, #376]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 800256e:	4b5e      	ldr	r3, [pc, #376]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 8002570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002572:	f023 0301 	bic.w	r3, r3, #1
 8002576:	6713      	str	r3, [r2, #112]	; 0x70
 8002578:	4a5b      	ldr	r2, [pc, #364]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 800257a:	4b5b      	ldr	r3, [pc, #364]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 800257c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800257e:	f023 0304 	bic.w	r3, r3, #4
 8002582:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d015      	beq.n	80025b8 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800258c:	f7fe fcfe 	bl	8000f8c <HAL_GetTick>
 8002590:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002592:	e00a      	b.n	80025aa <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002594:	f7fe fcfa 	bl	8000f8c <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	f241 3288 	movw	r2, #5000	; 0x1388
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d901      	bls.n	80025aa <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e0f2      	b.n	8002790 <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025aa:	4b4f      	ldr	r3, [pc, #316]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 80025ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025ae:	f003 0302 	and.w	r3, r3, #2
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d0ee      	beq.n	8002594 <HAL_RCC_OscConfig+0x3d8>
 80025b6:	e014      	b.n	80025e2 <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025b8:	f7fe fce8 	bl	8000f8c <HAL_GetTick>
 80025bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025be:	e00a      	b.n	80025d6 <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025c0:	f7fe fce4 	bl	8000f8c <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e0dc      	b.n	8002790 <HAL_RCC_OscConfig+0x5d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025d6:	4b44      	ldr	r3, [pc, #272]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 80025d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025da:	f003 0302 	and.w	r3, r3, #2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1ee      	bne.n	80025c0 <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025e2:	7dfb      	ldrb	r3, [r7, #23]
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d105      	bne.n	80025f4 <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025e8:	4a3f      	ldr	r2, [pc, #252]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 80025ea:	4b3f      	ldr	r3, [pc, #252]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 80025ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025f2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d00c      	beq.n	8002616 <HAL_RCC_OscConfig+0x45a>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	699b      	ldr	r3, [r3, #24]
 8002600:	2b01      	cmp	r3, #1
 8002602:	d008      	beq.n	8002616 <HAL_RCC_OscConfig+0x45a>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	699b      	ldr	r3, [r3, #24]
 8002608:	2b02      	cmp	r3, #2
 800260a:	d004      	beq.n	8002616 <HAL_RCC_OscConfig+0x45a>
 800260c:	f240 11cf 	movw	r1, #463	; 0x1cf
 8002610:	4836      	ldr	r0, [pc, #216]	; (80026ec <HAL_RCC_OscConfig+0x530>)
 8002612:	f004 fc86 	bl	8006f22 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	2b00      	cmp	r3, #0
 800261c:	f000 80b7 	beq.w	800278e <HAL_RCC_OscConfig+0x5d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002620:	4b31      	ldr	r3, [pc, #196]	; (80026e8 <HAL_RCC_OscConfig+0x52c>)
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f003 030c 	and.w	r3, r3, #12
 8002628:	2b08      	cmp	r3, #8
 800262a:	f000 80ae 	beq.w	800278a <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	699b      	ldr	r3, [r3, #24]
 8002632:	2b02      	cmp	r3, #2
 8002634:	f040 8092 	bne.w	800275c <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	69db      	ldr	r3, [r3, #28]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d009      	beq.n	8002654 <HAL_RCC_OscConfig+0x498>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	69db      	ldr	r3, [r3, #28]
 8002644:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002648:	d004      	beq.n	8002654 <HAL_RCC_OscConfig+0x498>
 800264a:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 800264e:	4827      	ldr	r0, [pc, #156]	; (80026ec <HAL_RCC_OscConfig+0x530>)
 8002650:	f004 fc67 	bl	8006f22 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a1b      	ldr	r3, [r3, #32]
 8002658:	2b3f      	cmp	r3, #63	; 0x3f
 800265a:	d904      	bls.n	8002666 <HAL_RCC_OscConfig+0x4aa>
 800265c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8002660:	4822      	ldr	r0, [pc, #136]	; (80026ec <HAL_RCC_OscConfig+0x530>)
 8002662:	f004 fc5e 	bl	8006f22 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800266a:	2b31      	cmp	r3, #49	; 0x31
 800266c:	d904      	bls.n	8002678 <HAL_RCC_OscConfig+0x4bc>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002672:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8002676:	d904      	bls.n	8002682 <HAL_RCC_OscConfig+0x4c6>
 8002678:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 800267c:	481b      	ldr	r0, [pc, #108]	; (80026ec <HAL_RCC_OscConfig+0x530>)
 800267e:	f004 fc50 	bl	8006f22 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002686:	2b02      	cmp	r3, #2
 8002688:	d010      	beq.n	80026ac <HAL_RCC_OscConfig+0x4f0>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800268e:	2b04      	cmp	r3, #4
 8002690:	d00c      	beq.n	80026ac <HAL_RCC_OscConfig+0x4f0>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002696:	2b06      	cmp	r3, #6
 8002698:	d008      	beq.n	80026ac <HAL_RCC_OscConfig+0x4f0>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800269e:	2b08      	cmp	r3, #8
 80026a0:	d004      	beq.n	80026ac <HAL_RCC_OscConfig+0x4f0>
 80026a2:	f240 11db 	movw	r1, #475	; 0x1db
 80026a6:	4811      	ldr	r0, [pc, #68]	; (80026ec <HAL_RCC_OscConfig+0x530>)
 80026a8:	f004 fc3b 	bl	8006f22 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d903      	bls.n	80026bc <HAL_RCC_OscConfig+0x500>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026b8:	2b0f      	cmp	r3, #15
 80026ba:	d904      	bls.n	80026c6 <HAL_RCC_OscConfig+0x50a>
 80026bc:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 80026c0:	480a      	ldr	r0, [pc, #40]	; (80026ec <HAL_RCC_OscConfig+0x530>)
 80026c2:	f004 fc2e 	bl	8006f22 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026c6:	4b0b      	ldr	r3, [pc, #44]	; (80026f4 <HAL_RCC_OscConfig+0x538>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026cc:	f7fe fc5e 	bl	8000f8c <HAL_GetTick>
 80026d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026d2:	e011      	b.n	80026f8 <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026d4:	f7fe fc5a 	bl	8000f8c <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d90a      	bls.n	80026f8 <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e054      	b.n	8002790 <HAL_RCC_OscConfig+0x5d4>
 80026e6:	bf00      	nop
 80026e8:	40023800 	.word	0x40023800
 80026ec:	0800b100 	.word	0x0800b100
 80026f0:	40007000 	.word	0x40007000
 80026f4:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026f8:	4b27      	ldr	r3, [pc, #156]	; (8002798 <HAL_RCC_OscConfig+0x5dc>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d1e7      	bne.n	80026d4 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002704:	4924      	ldr	r1, [pc, #144]	; (8002798 <HAL_RCC_OscConfig+0x5dc>)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	69da      	ldr	r2, [r3, #28]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a1b      	ldr	r3, [r3, #32]
 800270e:	431a      	orrs	r2, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002714:	019b      	lsls	r3, r3, #6
 8002716:	431a      	orrs	r2, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800271c:	085b      	lsrs	r3, r3, #1
 800271e:	3b01      	subs	r3, #1
 8002720:	041b      	lsls	r3, r3, #16
 8002722:	431a      	orrs	r2, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002728:	061b      	lsls	r3, r3, #24
 800272a:	4313      	orrs	r3, r2
 800272c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800272e:	4b1b      	ldr	r3, [pc, #108]	; (800279c <HAL_RCC_OscConfig+0x5e0>)
 8002730:	2201      	movs	r2, #1
 8002732:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002734:	f7fe fc2a 	bl	8000f8c <HAL_GetTick>
 8002738:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800273a:	e008      	b.n	800274e <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800273c:	f7fe fc26 	bl	8000f8c <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	2b02      	cmp	r3, #2
 8002748:	d901      	bls.n	800274e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e020      	b.n	8002790 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800274e:	4b12      	ldr	r3, [pc, #72]	; (8002798 <HAL_RCC_OscConfig+0x5dc>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d0f0      	beq.n	800273c <HAL_RCC_OscConfig+0x580>
 800275a:	e018      	b.n	800278e <HAL_RCC_OscConfig+0x5d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800275c:	4b0f      	ldr	r3, [pc, #60]	; (800279c <HAL_RCC_OscConfig+0x5e0>)
 800275e:	2200      	movs	r2, #0
 8002760:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002762:	f7fe fc13 	bl	8000f8c <HAL_GetTick>
 8002766:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002768:	e008      	b.n	800277c <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800276a:	f7fe fc0f 	bl	8000f8c <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d901      	bls.n	800277c <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e009      	b.n	8002790 <HAL_RCC_OscConfig+0x5d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800277c:	4b06      	ldr	r3, [pc, #24]	; (8002798 <HAL_RCC_OscConfig+0x5dc>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d1f0      	bne.n	800276a <HAL_RCC_OscConfig+0x5ae>
 8002788:	e001      	b.n	800278e <HAL_RCC_OscConfig+0x5d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e000      	b.n	8002790 <HAL_RCC_OscConfig+0x5d4>
    }
  }
  return HAL_OK;
 800278e:	2300      	movs	r3, #0
}
 8002790:	4618      	mov	r0, r3
 8002792:	3718      	adds	r7, #24
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	40023800 	.word	0x40023800
 800279c:	42470060 	.word	0x42470060

080027a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b084      	sub	sp, #16
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d101      	bne.n	80027b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e172      	b.n	8002a9a <HAL_RCC_ClockConfig+0x2fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d003      	beq.n	80027c4 <HAL_RCC_ClockConfig+0x24>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2b0f      	cmp	r3, #15
 80027c2:	d904      	bls.n	80027ce <HAL_RCC_ClockConfig+0x2e>
 80027c4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80027c8:	487b      	ldr	r0, [pc, #492]	; (80029b8 <HAL_RCC_ClockConfig+0x218>)
 80027ca:	f004 fbaa 	bl	8006f22 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d019      	beq.n	8002808 <HAL_RCC_ClockConfig+0x68>
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d016      	beq.n	8002808 <HAL_RCC_ClockConfig+0x68>
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d013      	beq.n	8002808 <HAL_RCC_ClockConfig+0x68>
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	2b03      	cmp	r3, #3
 80027e4:	d010      	beq.n	8002808 <HAL_RCC_ClockConfig+0x68>
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	2b04      	cmp	r3, #4
 80027ea:	d00d      	beq.n	8002808 <HAL_RCC_ClockConfig+0x68>
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	2b05      	cmp	r3, #5
 80027f0:	d00a      	beq.n	8002808 <HAL_RCC_ClockConfig+0x68>
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	2b06      	cmp	r3, #6
 80027f6:	d007      	beq.n	8002808 <HAL_RCC_ClockConfig+0x68>
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	2b07      	cmp	r3, #7
 80027fc:	d004      	beq.n	8002808 <HAL_RCC_ClockConfig+0x68>
 80027fe:	f240 2141 	movw	r1, #577	; 0x241
 8002802:	486d      	ldr	r0, [pc, #436]	; (80029b8 <HAL_RCC_ClockConfig+0x218>)
 8002804:	f004 fb8d 	bl	8006f22 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002808:	4b6c      	ldr	r3, [pc, #432]	; (80029bc <HAL_RCC_ClockConfig+0x21c>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 020f 	and.w	r2, r3, #15
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	429a      	cmp	r2, r3
 8002814:	d20c      	bcs.n	8002830 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002816:	4b69      	ldr	r3, [pc, #420]	; (80029bc <HAL_RCC_ClockConfig+0x21c>)
 8002818:	683a      	ldr	r2, [r7, #0]
 800281a:	b2d2      	uxtb	r2, r2
 800281c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800281e:	4b67      	ldr	r3, [pc, #412]	; (80029bc <HAL_RCC_ClockConfig+0x21c>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 020f 	and.w	r2, r3, #15
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	429a      	cmp	r2, r3
 800282a:	d001      	beq.n	8002830 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e134      	b.n	8002a9a <HAL_RCC_ClockConfig+0x2fa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0302 	and.w	r3, r3, #2
 8002838:	2b00      	cmp	r3, #0
 800283a:	d049      	beq.n	80028d0 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0304 	and.w	r3, r3, #4
 8002844:	2b00      	cmp	r3, #0
 8002846:	d005      	beq.n	8002854 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002848:	4a5d      	ldr	r2, [pc, #372]	; (80029c0 <HAL_RCC_ClockConfig+0x220>)
 800284a:	4b5d      	ldr	r3, [pc, #372]	; (80029c0 <HAL_RCC_ClockConfig+0x220>)
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002852:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 0308 	and.w	r3, r3, #8
 800285c:	2b00      	cmp	r3, #0
 800285e:	d005      	beq.n	800286c <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002860:	4a57      	ldr	r2, [pc, #348]	; (80029c0 <HAL_RCC_ClockConfig+0x220>)
 8002862:	4b57      	ldr	r3, [pc, #348]	; (80029c0 <HAL_RCC_ClockConfig+0x220>)
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800286a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d024      	beq.n	80028be <HAL_RCC_ClockConfig+0x11e>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	2b80      	cmp	r3, #128	; 0x80
 800287a:	d020      	beq.n	80028be <HAL_RCC_ClockConfig+0x11e>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	2b90      	cmp	r3, #144	; 0x90
 8002882:	d01c      	beq.n	80028be <HAL_RCC_ClockConfig+0x11e>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	2ba0      	cmp	r3, #160	; 0xa0
 800288a:	d018      	beq.n	80028be <HAL_RCC_ClockConfig+0x11e>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	2bb0      	cmp	r3, #176	; 0xb0
 8002892:	d014      	beq.n	80028be <HAL_RCC_ClockConfig+0x11e>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	2bc0      	cmp	r3, #192	; 0xc0
 800289a:	d010      	beq.n	80028be <HAL_RCC_ClockConfig+0x11e>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	2bd0      	cmp	r3, #208	; 0xd0
 80028a2:	d00c      	beq.n	80028be <HAL_RCC_ClockConfig+0x11e>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	2be0      	cmp	r3, #224	; 0xe0
 80028aa:	d008      	beq.n	80028be <HAL_RCC_ClockConfig+0x11e>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	2bf0      	cmp	r3, #240	; 0xf0
 80028b2:	d004      	beq.n	80028be <HAL_RCC_ClockConfig+0x11e>
 80028b4:	f44f 7119 	mov.w	r1, #612	; 0x264
 80028b8:	483f      	ldr	r0, [pc, #252]	; (80029b8 <HAL_RCC_ClockConfig+0x218>)
 80028ba:	f004 fb32 	bl	8006f22 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028be:	4940      	ldr	r1, [pc, #256]	; (80029c0 <HAL_RCC_ClockConfig+0x220>)
 80028c0:	4b3f      	ldr	r3, [pc, #252]	; (80029c0 <HAL_RCC_ClockConfig+0x220>)
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 0301 	and.w	r3, r3, #1
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d059      	beq.n	8002990 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d010      	beq.n	8002906 <HAL_RCC_ClockConfig+0x166>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d00c      	beq.n	8002906 <HAL_RCC_ClockConfig+0x166>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	2b02      	cmp	r3, #2
 80028f2:	d008      	beq.n	8002906 <HAL_RCC_ClockConfig+0x166>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	2b03      	cmp	r3, #3
 80028fa:	d004      	beq.n	8002906 <HAL_RCC_ClockConfig+0x166>
 80028fc:	f240 216b 	movw	r1, #619	; 0x26b
 8002900:	482d      	ldr	r0, [pc, #180]	; (80029b8 <HAL_RCC_ClockConfig+0x218>)
 8002902:	f004 fb0e 	bl	8006f22 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d107      	bne.n	800291e <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800290e:	4b2c      	ldr	r3, [pc, #176]	; (80029c0 <HAL_RCC_ClockConfig+0x220>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d119      	bne.n	800294e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e0bd      	b.n	8002a9a <HAL_RCC_ClockConfig+0x2fa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	2b02      	cmp	r3, #2
 8002924:	d003      	beq.n	800292e <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800292a:	2b03      	cmp	r3, #3
 800292c:	d107      	bne.n	800293e <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800292e:	4b24      	ldr	r3, [pc, #144]	; (80029c0 <HAL_RCC_ClockConfig+0x220>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d109      	bne.n	800294e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e0ad      	b.n	8002a9a <HAL_RCC_ClockConfig+0x2fa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800293e:	4b20      	ldr	r3, [pc, #128]	; (80029c0 <HAL_RCC_ClockConfig+0x220>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	2b00      	cmp	r3, #0
 8002948:	d101      	bne.n	800294e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e0a5      	b.n	8002a9a <HAL_RCC_ClockConfig+0x2fa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800294e:	491c      	ldr	r1, [pc, #112]	; (80029c0 <HAL_RCC_ClockConfig+0x220>)
 8002950:	4b1b      	ldr	r3, [pc, #108]	; (80029c0 <HAL_RCC_ClockConfig+0x220>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f023 0203 	bic.w	r2, r3, #3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	4313      	orrs	r3, r2
 800295e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002960:	f7fe fb14 	bl	8000f8c <HAL_GetTick>
 8002964:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002966:	e00a      	b.n	800297e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002968:	f7fe fb10 	bl	8000f8c <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	f241 3288 	movw	r2, #5000	; 0x1388
 8002976:	4293      	cmp	r3, r2
 8002978:	d901      	bls.n	800297e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e08d      	b.n	8002a9a <HAL_RCC_ClockConfig+0x2fa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800297e:	4b10      	ldr	r3, [pc, #64]	; (80029c0 <HAL_RCC_ClockConfig+0x220>)
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f003 020c 	and.w	r2, r3, #12
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	429a      	cmp	r2, r3
 800298e:	d1eb      	bne.n	8002968 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002990:	4b0a      	ldr	r3, [pc, #40]	; (80029bc <HAL_RCC_ClockConfig+0x21c>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 020f 	and.w	r2, r3, #15
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	429a      	cmp	r2, r3
 800299c:	d912      	bls.n	80029c4 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800299e:	4b07      	ldr	r3, [pc, #28]	; (80029bc <HAL_RCC_ClockConfig+0x21c>)
 80029a0:	683a      	ldr	r2, [r7, #0]
 80029a2:	b2d2      	uxtb	r2, r2
 80029a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029a6:	4b05      	ldr	r3, [pc, #20]	; (80029bc <HAL_RCC_ClockConfig+0x21c>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 020f 	and.w	r2, r3, #15
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d007      	beq.n	80029c4 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e070      	b.n	8002a9a <HAL_RCC_ClockConfig+0x2fa>
 80029b8:	0800b100 	.word	0x0800b100
 80029bc:	40023c00 	.word	0x40023c00
 80029c0:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0304 	and.w	r3, r3, #4
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d025      	beq.n	8002a1c <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d018      	beq.n	8002a0a <HAL_RCC_ClockConfig+0x26a>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029e0:	d013      	beq.n	8002a0a <HAL_RCC_ClockConfig+0x26a>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80029ea:	d00e      	beq.n	8002a0a <HAL_RCC_ClockConfig+0x26a>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80029f4:	d009      	beq.n	8002a0a <HAL_RCC_ClockConfig+0x26a>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 80029fe:	d004      	beq.n	8002a0a <HAL_RCC_ClockConfig+0x26a>
 8002a00:	f240 21a9 	movw	r1, #681	; 0x2a9
 8002a04:	4827      	ldr	r0, [pc, #156]	; (8002aa4 <HAL_RCC_ClockConfig+0x304>)
 8002a06:	f004 fa8c 	bl	8006f22 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a0a:	4927      	ldr	r1, [pc, #156]	; (8002aa8 <HAL_RCC_ClockConfig+0x308>)
 8002a0c:	4b26      	ldr	r3, [pc, #152]	; (8002aa8 <HAL_RCC_ClockConfig+0x308>)
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0308 	and.w	r3, r3, #8
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d026      	beq.n	8002a76 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	691b      	ldr	r3, [r3, #16]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d018      	beq.n	8002a62 <HAL_RCC_ClockConfig+0x2c2>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	691b      	ldr	r3, [r3, #16]
 8002a34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a38:	d013      	beq.n	8002a62 <HAL_RCC_ClockConfig+0x2c2>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	691b      	ldr	r3, [r3, #16]
 8002a3e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002a42:	d00e      	beq.n	8002a62 <HAL_RCC_ClockConfig+0x2c2>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002a4c:	d009      	beq.n	8002a62 <HAL_RCC_ClockConfig+0x2c2>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8002a56:	d004      	beq.n	8002a62 <HAL_RCC_ClockConfig+0x2c2>
 8002a58:	f44f 712c 	mov.w	r1, #688	; 0x2b0
 8002a5c:	4811      	ldr	r0, [pc, #68]	; (8002aa4 <HAL_RCC_ClockConfig+0x304>)
 8002a5e:	f004 fa60 	bl	8006f22 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a62:	4911      	ldr	r1, [pc, #68]	; (8002aa8 <HAL_RCC_ClockConfig+0x308>)
 8002a64:	4b10      	ldr	r3, [pc, #64]	; (8002aa8 <HAL_RCC_ClockConfig+0x308>)
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	691b      	ldr	r3, [r3, #16]
 8002a70:	00db      	lsls	r3, r3, #3
 8002a72:	4313      	orrs	r3, r2
 8002a74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a76:	f000 f81d 	bl	8002ab4 <HAL_RCC_GetSysClockFreq>
 8002a7a:	4601      	mov	r1, r0
 8002a7c:	4b0a      	ldr	r3, [pc, #40]	; (8002aa8 <HAL_RCC_ClockConfig+0x308>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	091b      	lsrs	r3, r3, #4
 8002a82:	f003 030f 	and.w	r3, r3, #15
 8002a86:	4a09      	ldr	r2, [pc, #36]	; (8002aac <HAL_RCC_ClockConfig+0x30c>)
 8002a88:	5cd3      	ldrb	r3, [r2, r3]
 8002a8a:	fa21 f303 	lsr.w	r3, r1, r3
 8002a8e:	4a08      	ldr	r2, [pc, #32]	; (8002ab0 <HAL_RCC_ClockConfig+0x310>)
 8002a90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002a92:	2000      	movs	r0, #0
 8002a94:	f7fe fa36 	bl	8000f04 <HAL_InitTick>

  return HAL_OK;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3710      	adds	r7, #16
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	0800b100 	.word	0x0800b100
 8002aa8:	40023800 	.word	0x40023800
 8002aac:	0800b760 	.word	0x0800b760
 8002ab0:	20000134 	.word	0x20000134

08002ab4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ab8:	b08f      	sub	sp, #60	; 0x3c
 8002aba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002abc:	2300      	movs	r3, #0
 8002abe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	637b      	str	r3, [r7, #52]	; 0x34
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002acc:	4b62      	ldr	r3, [pc, #392]	; (8002c58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f003 030c 	and.w	r3, r3, #12
 8002ad4:	2b04      	cmp	r3, #4
 8002ad6:	d007      	beq.n	8002ae8 <HAL_RCC_GetSysClockFreq+0x34>
 8002ad8:	2b08      	cmp	r3, #8
 8002ada:	d008      	beq.n	8002aee <HAL_RCC_GetSysClockFreq+0x3a>
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	f040 80b2 	bne.w	8002c46 <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ae2:	4b5e      	ldr	r3, [pc, #376]	; (8002c5c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002ae4:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 8002ae6:	e0b1      	b.n	8002c4c <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ae8:	4b5d      	ldr	r3, [pc, #372]	; (8002c60 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002aea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002aec:	e0ae      	b.n	8002c4c <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002aee:	4b5a      	ldr	r3, [pc, #360]	; (8002c58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002af6:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002af8:	4b57      	ldr	r3, [pc, #348]	; (8002c58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d04e      	beq.n	8002ba2 <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b04:	4b54      	ldr	r3, [pc, #336]	; (8002c58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	099b      	lsrs	r3, r3, #6
 8002b0a:	f04f 0400 	mov.w	r4, #0
 8002b0e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002b12:	f04f 0200 	mov.w	r2, #0
 8002b16:	ea01 0103 	and.w	r1, r1, r3
 8002b1a:	ea02 0204 	and.w	r2, r2, r4
 8002b1e:	460b      	mov	r3, r1
 8002b20:	4614      	mov	r4, r2
 8002b22:	0160      	lsls	r0, r4, #5
 8002b24:	6278      	str	r0, [r7, #36]	; 0x24
 8002b26:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002b28:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002b2c:	6278      	str	r0, [r7, #36]	; 0x24
 8002b2e:	015b      	lsls	r3, r3, #5
 8002b30:	623b      	str	r3, [r7, #32]
 8002b32:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002b36:	1a5b      	subs	r3, r3, r1
 8002b38:	eb64 0402 	sbc.w	r4, r4, r2
 8002b3c:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8002b40:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8002b44:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8002b48:	ebb8 0803 	subs.w	r8, r8, r3
 8002b4c:	eb69 0904 	sbc.w	r9, r9, r4
 8002b50:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b54:	61fb      	str	r3, [r7, #28]
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b5c:	61fb      	str	r3, [r7, #28]
 8002b5e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8002b62:	61bb      	str	r3, [r7, #24]
 8002b64:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002b68:	eb18 0801 	adds.w	r8, r8, r1
 8002b6c:	eb49 0902 	adc.w	r9, r9, r2
 8002b70:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002b74:	617b      	str	r3, [r7, #20]
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002b7c:	617b      	str	r3, [r7, #20]
 8002b7e:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8002b82:	613b      	str	r3, [r7, #16]
 8002b84:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002b88:	4640      	mov	r0, r8
 8002b8a:	4649      	mov	r1, r9
 8002b8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b8e:	f04f 0400 	mov.w	r4, #0
 8002b92:	461a      	mov	r2, r3
 8002b94:	4623      	mov	r3, r4
 8002b96:	f7fe f80b 	bl	8000bb0 <__aeabi_uldivmod>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	460c      	mov	r4, r1
 8002b9e:	637b      	str	r3, [r7, #52]	; 0x34
 8002ba0:	e043      	b.n	8002c2a <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ba2:	4b2d      	ldr	r3, [pc, #180]	; (8002c58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	099b      	lsrs	r3, r3, #6
 8002ba8:	f04f 0400 	mov.w	r4, #0
 8002bac:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002bb0:	f04f 0200 	mov.w	r2, #0
 8002bb4:	ea01 0103 	and.w	r1, r1, r3
 8002bb8:	ea02 0204 	and.w	r2, r2, r4
 8002bbc:	460b      	mov	r3, r1
 8002bbe:	4614      	mov	r4, r2
 8002bc0:	0160      	lsls	r0, r4, #5
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	68f8      	ldr	r0, [r7, #12]
 8002bc6:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002bca:	60f8      	str	r0, [r7, #12]
 8002bcc:	015b      	lsls	r3, r3, #5
 8002bce:	60bb      	str	r3, [r7, #8]
 8002bd0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002bd4:	1a5b      	subs	r3, r3, r1
 8002bd6:	eb64 0402 	sbc.w	r4, r4, r2
 8002bda:	01a6      	lsls	r6, r4, #6
 8002bdc:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8002be0:	019d      	lsls	r5, r3, #6
 8002be2:	1aed      	subs	r5, r5, r3
 8002be4:	eb66 0604 	sbc.w	r6, r6, r4
 8002be8:	00f3      	lsls	r3, r6, #3
 8002bea:	607b      	str	r3, [r7, #4]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8002bf2:	607b      	str	r3, [r7, #4]
 8002bf4:	00eb      	lsls	r3, r5, #3
 8002bf6:	603b      	str	r3, [r7, #0]
 8002bf8:	e897 0060 	ldmia.w	r7, {r5, r6}
 8002bfc:	186d      	adds	r5, r5, r1
 8002bfe:	eb46 0602 	adc.w	r6, r6, r2
 8002c02:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8002c06:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8002c0a:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 8002c0e:	4655      	mov	r5, sl
 8002c10:	465e      	mov	r6, fp
 8002c12:	4628      	mov	r0, r5
 8002c14:	4631      	mov	r1, r6
 8002c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c18:	f04f 0400 	mov.w	r4, #0
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	4623      	mov	r3, r4
 8002c20:	f7fd ffc6 	bl	8000bb0 <__aeabi_uldivmod>
 8002c24:	4603      	mov	r3, r0
 8002c26:	460c      	mov	r4, r1
 8002c28:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002c2a:	4b0b      	ldr	r3, [pc, #44]	; (8002c58 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	0c1b      	lsrs	r3, r3, #16
 8002c30:	f003 0303 	and.w	r3, r3, #3
 8002c34:	3301      	adds	r3, #1
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 8002c3a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c42:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c44:	e002      	b.n	8002c4c <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c46:	4b05      	ldr	r3, [pc, #20]	; (8002c5c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002c48:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c4a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	373c      	adds	r7, #60	; 0x3c
 8002c52:	46bd      	mov	sp, r7
 8002c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c58:	40023800 	.word	0x40023800
 8002c5c:	00f42400 	.word	0x00f42400
 8002c60:	007a1200 	.word	0x007a1200

08002c64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c68:	4b03      	ldr	r3, [pc, #12]	; (8002c78 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	20000134 	.word	0x20000134

08002c7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002c80:	f7ff fff0 	bl	8002c64 <HAL_RCC_GetHCLKFreq>
 8002c84:	4601      	mov	r1, r0
 8002c86:	4b05      	ldr	r3, [pc, #20]	; (8002c9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	0a9b      	lsrs	r3, r3, #10
 8002c8c:	f003 0307 	and.w	r3, r3, #7
 8002c90:	4a03      	ldr	r2, [pc, #12]	; (8002ca0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c92:	5cd3      	ldrb	r3, [r2, r3]
 8002c94:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	40023800 	.word	0x40023800
 8002ca0:	0800b770 	.word	0x0800b770

08002ca4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002ca8:	f7ff ffdc 	bl	8002c64 <HAL_RCC_GetHCLKFreq>
 8002cac:	4601      	mov	r1, r0
 8002cae:	4b05      	ldr	r3, [pc, #20]	; (8002cc4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	0b5b      	lsrs	r3, r3, #13
 8002cb4:	f003 0307 	and.w	r3, r3, #7
 8002cb8:	4a03      	ldr	r2, [pc, #12]	; (8002cc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cba:	5cd3      	ldrb	r3, [r2, r3]
 8002cbc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	40023800 	.word	0x40023800
 8002cc8:	0800b770 	.word	0x0800b770

08002ccc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d101      	bne.n	8002cde <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e10d      	b.n	8002efa <HAL_SPI_Init+0x22e>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a88      	ldr	r2, [pc, #544]	; (8002f04 <HAL_SPI_Init+0x238>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d013      	beq.n	8002d10 <HAL_SPI_Init+0x44>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a86      	ldr	r2, [pc, #536]	; (8002f08 <HAL_SPI_Init+0x23c>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d00e      	beq.n	8002d10 <HAL_SPI_Init+0x44>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a85      	ldr	r2, [pc, #532]	; (8002f0c <HAL_SPI_Init+0x240>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d009      	beq.n	8002d10 <HAL_SPI_Init+0x44>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a83      	ldr	r2, [pc, #524]	; (8002f10 <HAL_SPI_Init+0x244>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d004      	beq.n	8002d10 <HAL_SPI_Init+0x44>
 8002d06:	f44f 719f 	mov.w	r1, #318	; 0x13e
 8002d0a:	4882      	ldr	r0, [pc, #520]	; (8002f14 <HAL_SPI_Init+0x248>)
 8002d0c:	f004 f909 	bl	8006f22 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d009      	beq.n	8002d2c <HAL_SPI_Init+0x60>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d20:	d004      	beq.n	8002d2c <HAL_SPI_Init+0x60>
 8002d22:	f240 113f 	movw	r1, #319	; 0x13f
 8002d26:	487b      	ldr	r0, [pc, #492]	; (8002f14 <HAL_SPI_Init+0x248>)
 8002d28:	f004 f8fb 	bl	8006f22 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d00e      	beq.n	8002d52 <HAL_SPI_Init+0x86>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d3c:	d009      	beq.n	8002d52 <HAL_SPI_Init+0x86>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d46:	d004      	beq.n	8002d52 <HAL_SPI_Init+0x86>
 8002d48:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8002d4c:	4871      	ldr	r0, [pc, #452]	; (8002f14 <HAL_SPI_Init+0x248>)
 8002d4e:	f004 f8e8 	bl	8006f22 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d5a:	d008      	beq.n	8002d6e <HAL_SPI_Init+0xa2>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d004      	beq.n	8002d6e <HAL_SPI_Init+0xa2>
 8002d64:	f240 1141 	movw	r1, #321	; 0x141
 8002d68:	486a      	ldr	r0, [pc, #424]	; (8002f14 <HAL_SPI_Init+0x248>)
 8002d6a:	f004 f8da 	bl	8006f22 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	699b      	ldr	r3, [r3, #24]
 8002d72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d76:	d00d      	beq.n	8002d94 <HAL_SPI_Init+0xc8>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	699b      	ldr	r3, [r3, #24]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d009      	beq.n	8002d94 <HAL_SPI_Init+0xc8>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	699b      	ldr	r3, [r3, #24]
 8002d84:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d88:	d004      	beq.n	8002d94 <HAL_SPI_Init+0xc8>
 8002d8a:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8002d8e:	4861      	ldr	r0, [pc, #388]	; (8002f14 <HAL_SPI_Init+0x248>)
 8002d90:	f004 f8c7 	bl	8006f22 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	69db      	ldr	r3, [r3, #28]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d020      	beq.n	8002dde <HAL_SPI_Init+0x112>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	69db      	ldr	r3, [r3, #28]
 8002da0:	2b08      	cmp	r3, #8
 8002da2:	d01c      	beq.n	8002dde <HAL_SPI_Init+0x112>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	69db      	ldr	r3, [r3, #28]
 8002da8:	2b10      	cmp	r3, #16
 8002daa:	d018      	beq.n	8002dde <HAL_SPI_Init+0x112>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	69db      	ldr	r3, [r3, #28]
 8002db0:	2b18      	cmp	r3, #24
 8002db2:	d014      	beq.n	8002dde <HAL_SPI_Init+0x112>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	69db      	ldr	r3, [r3, #28]
 8002db8:	2b20      	cmp	r3, #32
 8002dba:	d010      	beq.n	8002dde <HAL_SPI_Init+0x112>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	69db      	ldr	r3, [r3, #28]
 8002dc0:	2b28      	cmp	r3, #40	; 0x28
 8002dc2:	d00c      	beq.n	8002dde <HAL_SPI_Init+0x112>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	69db      	ldr	r3, [r3, #28]
 8002dc8:	2b30      	cmp	r3, #48	; 0x30
 8002dca:	d008      	beq.n	8002dde <HAL_SPI_Init+0x112>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	69db      	ldr	r3, [r3, #28]
 8002dd0:	2b38      	cmp	r3, #56	; 0x38
 8002dd2:	d004      	beq.n	8002dde <HAL_SPI_Init+0x112>
 8002dd4:	f240 1143 	movw	r1, #323	; 0x143
 8002dd8:	484e      	ldr	r0, [pc, #312]	; (8002f14 <HAL_SPI_Init+0x248>)
 8002dda:	f004 f8a2 	bl	8006f22 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a1b      	ldr	r3, [r3, #32]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d008      	beq.n	8002df8 <HAL_SPI_Init+0x12c>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6a1b      	ldr	r3, [r3, #32]
 8002dea:	2b80      	cmp	r3, #128	; 0x80
 8002dec:	d004      	beq.n	8002df8 <HAL_SPI_Init+0x12c>
 8002dee:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8002df2:	4848      	ldr	r0, [pc, #288]	; (8002f14 <HAL_SPI_Init+0x248>)
 8002df4:	f004 f895 	bl	8006f22 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d008      	beq.n	8002e12 <HAL_SPI_Init+0x146>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e04:	2b10      	cmp	r3, #16
 8002e06:	d004      	beq.n	8002e12 <HAL_SPI_Init+0x146>
 8002e08:	f240 1145 	movw	r1, #325	; 0x145
 8002e0c:	4841      	ldr	r0, [pc, #260]	; (8002f14 <HAL_SPI_Init+0x248>)
 8002e0e:	f004 f888 	bl	8006f22 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d119      	bne.n	8002e4e <HAL_SPI_Init+0x182>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	691b      	ldr	r3, [r3, #16]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d008      	beq.n	8002e34 <HAL_SPI_Init+0x168>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d004      	beq.n	8002e34 <HAL_SPI_Init+0x168>
 8002e2a:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8002e2e:	4839      	ldr	r0, [pc, #228]	; (8002f14 <HAL_SPI_Init+0x248>)
 8002e30:	f004 f877 	bl	8006f22 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	695b      	ldr	r3, [r3, #20]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d008      	beq.n	8002e4e <HAL_SPI_Init+0x182>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	695b      	ldr	r3, [r3, #20]
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d004      	beq.n	8002e4e <HAL_SPI_Init+0x182>
 8002e44:	f240 1149 	movw	r1, #329	; 0x149
 8002e48:	4832      	ldr	r0, [pc, #200]	; (8002f14 <HAL_SPI_Init+0x248>)
 8002e4a:	f004 f86a 	bl	8006f22 <assert_failed>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d106      	bne.n	8002e6e <HAL_SPI_Init+0x1a2>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f004 fb3d 	bl	80074e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2202      	movs	r2, #2
 8002e72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	6812      	ldr	r2, [r2, #0]
 8002e7e:	6812      	ldr	r2, [r2, #0]
 8002e80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e84:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	6851      	ldr	r1, [r2, #4]
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	6892      	ldr	r2, [r2, #8]
 8002e92:	4311      	orrs	r1, r2
 8002e94:	687a      	ldr	r2, [r7, #4]
 8002e96:	68d2      	ldr	r2, [r2, #12]
 8002e98:	4311      	orrs	r1, r2
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	6912      	ldr	r2, [r2, #16]
 8002e9e:	4311      	orrs	r1, r2
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	6952      	ldr	r2, [r2, #20]
 8002ea4:	4311      	orrs	r1, r2
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	6992      	ldr	r2, [r2, #24]
 8002eaa:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002eae:	4311      	orrs	r1, r2
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	69d2      	ldr	r2, [r2, #28]
 8002eb4:	4311      	orrs	r1, r2
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	6a12      	ldr	r2, [r2, #32]
 8002eba:	4311      	orrs	r1, r2
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	6992      	ldr	r2, [r2, #24]
 8002ecc:	0c12      	lsrs	r2, r2, #16
 8002ece:	f002 0104 	and.w	r1, r2, #4
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	6812      	ldr	r2, [r2, #0]
 8002ee2:	69d2      	ldr	r2, [r2, #28]
 8002ee4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ee8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3708      	adds	r7, #8
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40013000 	.word	0x40013000
 8002f08:	40003800 	.word	0x40003800
 8002f0c:	40003c00 	.word	0x40003c00
 8002f10:	40013400 	.word	0x40013400
 8002f14:	0800b138 	.word	0x0800b138

08002f18 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b08c      	sub	sp, #48	; 0x30
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	60f8      	str	r0, [r7, #12]
 8002f20:	60b9      	str	r1, [r7, #8]
 8002f22:	607a      	str	r2, [r7, #4]
 8002f24:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002f26:	2301      	movs	r3, #1
 8002f28:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d004      	beq.n	8002f42 <HAL_SPI_TransmitReceive+0x2a>
 8002f38:	f240 4155 	movw	r1, #1109	; 0x455
 8002f3c:	4884      	ldr	r0, [pc, #528]	; (8003150 <HAL_SPI_TransmitReceive+0x238>)
 8002f3e:	f003 fff0 	bl	8006f22 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d101      	bne.n	8002f50 <HAL_SPI_TransmitReceive+0x38>
 8002f4c:	2302      	movs	r3, #2
 8002f4e:	e18b      	b.n	8003268 <HAL_SPI_TransmitReceive+0x350>
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f58:	f7fe f818 	bl	8000f8c <HAL_GetTick>
 8002f5c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002f6e:	887b      	ldrh	r3, [r7, #2]
 8002f70:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002f72:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d00f      	beq.n	8002f9a <HAL_SPI_TransmitReceive+0x82>
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f80:	d107      	bne.n	8002f92 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d103      	bne.n	8002f92 <HAL_SPI_TransmitReceive+0x7a>
 8002f8a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002f8e:	2b04      	cmp	r3, #4
 8002f90:	d003      	beq.n	8002f9a <HAL_SPI_TransmitReceive+0x82>
  {
    errorcode = HAL_BUSY;
 8002f92:	2302      	movs	r3, #2
 8002f94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002f98:	e15c      	b.n	8003254 <HAL_SPI_TransmitReceive+0x33c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d005      	beq.n	8002fac <HAL_SPI_TransmitReceive+0x94>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d002      	beq.n	8002fac <HAL_SPI_TransmitReceive+0x94>
 8002fa6:	887b      	ldrh	r3, [r7, #2]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d103      	bne.n	8002fb4 <HAL_SPI_TransmitReceive+0x9c>
  {
    errorcode = HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002fb2:	e14f      	b.n	8003254 <HAL_SPI_TransmitReceive+0x33c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	2b04      	cmp	r3, #4
 8002fbe:	d003      	beq.n	8002fc8 <HAL_SPI_TransmitReceive+0xb0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2205      	movs	r2, #5
 8002fc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	887a      	ldrh	r2, [r7, #2]
 8002fd8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	887a      	ldrh	r2, [r7, #2]
 8002fde:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	68ba      	ldr	r2, [r7, #8]
 8002fe4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	887a      	ldrh	r2, [r7, #2]
 8002fea:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	887a      	ldrh	r2, [r7, #2]
 8002ff0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003008:	2b40      	cmp	r3, #64	; 0x40
 800300a:	d007      	beq.n	800301c <HAL_SPI_TransmitReceive+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68fa      	ldr	r2, [r7, #12]
 8003012:	6812      	ldr	r2, [r2, #0]
 8003014:	6812      	ldr	r2, [r2, #0]
 8003016:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800301a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003024:	d178      	bne.n	8003118 <HAL_SPI_TransmitReceive+0x200>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d002      	beq.n	8003034 <HAL_SPI_TransmitReceive+0x11c>
 800302e:	8b7b      	ldrh	r3, [r7, #26]
 8003030:	2b01      	cmp	r3, #1
 8003032:	d166      	bne.n	8003102 <HAL_SPI_TransmitReceive+0x1ea>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800303c:	8812      	ldrh	r2, [r2, #0]
 800303e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003044:	1c9a      	adds	r2, r3, #2
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800304e:	b29b      	uxth	r3, r3
 8003050:	3b01      	subs	r3, #1
 8003052:	b29a      	uxth	r2, r3
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003058:	e053      	b.n	8003102 <HAL_SPI_TransmitReceive+0x1ea>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f003 0302 	and.w	r3, r3, #2
 8003064:	2b02      	cmp	r3, #2
 8003066:	d11b      	bne.n	80030a0 <HAL_SPI_TransmitReceive+0x188>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800306c:	b29b      	uxth	r3, r3
 800306e:	2b00      	cmp	r3, #0
 8003070:	d016      	beq.n	80030a0 <HAL_SPI_TransmitReceive+0x188>
 8003072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003074:	2b01      	cmp	r3, #1
 8003076:	d113      	bne.n	80030a0 <HAL_SPI_TransmitReceive+0x188>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	68fa      	ldr	r2, [r7, #12]
 800307e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003080:	8812      	ldrh	r2, [r2, #0]
 8003082:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003088:	1c9a      	adds	r2, r3, #2
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003092:	b29b      	uxth	r3, r3
 8003094:	3b01      	subs	r3, #1
 8003096:	b29a      	uxth	r2, r3
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800309c:	2300      	movs	r3, #0
 800309e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	f003 0301 	and.w	r3, r3, #1
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d119      	bne.n	80030e2 <HAL_SPI_TransmitReceive+0x1ca>
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030b2:	b29b      	uxth	r3, r3
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d014      	beq.n	80030e2 <HAL_SPI_TransmitReceive+0x1ca>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030bc:	68fa      	ldr	r2, [r7, #12]
 80030be:	6812      	ldr	r2, [r2, #0]
 80030c0:	68d2      	ldr	r2, [r2, #12]
 80030c2:	b292      	uxth	r2, r2
 80030c4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ca:	1c9a      	adds	r2, r3, #2
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	3b01      	subs	r3, #1
 80030d8:	b29a      	uxth	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80030de:	2301      	movs	r3, #1
 80030e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80030e2:	f7fd ff53 	bl	8000f8c <HAL_GetTick>
 80030e6:	4602      	mov	r2, r0
 80030e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ea:	1ad2      	subs	r2, r2, r3
 80030ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d307      	bcc.n	8003102 <HAL_SPI_TransmitReceive+0x1ea>
 80030f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030f8:	d003      	beq.n	8003102 <HAL_SPI_TransmitReceive+0x1ea>
      {
        errorcode = HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003100:	e0a8      	b.n	8003254 <HAL_SPI_TransmitReceive+0x33c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003106:	b29b      	uxth	r3, r3
 8003108:	2b00      	cmp	r3, #0
 800310a:	d1a6      	bne.n	800305a <HAL_SPI_TransmitReceive+0x142>
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003110:	b29b      	uxth	r3, r3
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1a1      	bne.n	800305a <HAL_SPI_TransmitReceive+0x142>
 8003116:	e07f      	b.n	8003218 <HAL_SPI_TransmitReceive+0x300>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d002      	beq.n	8003126 <HAL_SPI_TransmitReceive+0x20e>
 8003120:	8b7b      	ldrh	r3, [r7, #26]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d16e      	bne.n	8003204 <HAL_SPI_TransmitReceive+0x2ec>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	330c      	adds	r3, #12
 800312c:	68fa      	ldr	r2, [r7, #12]
 800312e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003130:	7812      	ldrb	r2, [r2, #0]
 8003132:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003138:	1c5a      	adds	r2, r3, #1
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003142:	b29b      	uxth	r3, r3
 8003144:	3b01      	subs	r3, #1
 8003146:	b29a      	uxth	r2, r3
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800314c:	e05a      	b.n	8003204 <HAL_SPI_TransmitReceive+0x2ec>
 800314e:	bf00      	nop
 8003150:	0800b138 	.word	0x0800b138
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 0302 	and.w	r3, r3, #2
 800315e:	2b02      	cmp	r3, #2
 8003160:	d11c      	bne.n	800319c <HAL_SPI_TransmitReceive+0x284>
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003166:	b29b      	uxth	r3, r3
 8003168:	2b00      	cmp	r3, #0
 800316a:	d017      	beq.n	800319c <HAL_SPI_TransmitReceive+0x284>
 800316c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800316e:	2b01      	cmp	r3, #1
 8003170:	d114      	bne.n	800319c <HAL_SPI_TransmitReceive+0x284>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	330c      	adds	r3, #12
 8003178:	68fa      	ldr	r2, [r7, #12]
 800317a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800317c:	7812      	ldrb	r2, [r2, #0]
 800317e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003184:	1c5a      	adds	r2, r3, #1
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800318e:	b29b      	uxth	r3, r3
 8003190:	3b01      	subs	r3, #1
 8003192:	b29a      	uxth	r2, r3
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003198:	2300      	movs	r3, #0
 800319a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f003 0301 	and.w	r3, r3, #1
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d119      	bne.n	80031de <HAL_SPI_TransmitReceive+0x2c6>
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d014      	beq.n	80031de <HAL_SPI_TransmitReceive+0x2c6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031b8:	68fa      	ldr	r2, [r7, #12]
 80031ba:	6812      	ldr	r2, [r2, #0]
 80031bc:	68d2      	ldr	r2, [r2, #12]
 80031be:	b2d2      	uxtb	r2, r2
 80031c0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031c6:	1c5a      	adds	r2, r3, #1
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	3b01      	subs	r3, #1
 80031d4:	b29a      	uxth	r2, r3
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80031da:	2301      	movs	r3, #1
 80031dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80031de:	f7fd fed5 	bl	8000f8c <HAL_GetTick>
 80031e2:	4602      	mov	r2, r0
 80031e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e6:	1ad2      	subs	r2, r2, r3
 80031e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d303      	bcc.n	80031f6 <HAL_SPI_TransmitReceive+0x2de>
 80031ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031f4:	d102      	bne.n	80031fc <HAL_SPI_TransmitReceive+0x2e4>
 80031f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d103      	bne.n	8003204 <HAL_SPI_TransmitReceive+0x2ec>
      {
        errorcode = HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003202:	e027      	b.n	8003254 <HAL_SPI_TransmitReceive+0x33c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003208:	b29b      	uxth	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d1a2      	bne.n	8003154 <HAL_SPI_TransmitReceive+0x23c>
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003212:	b29b      	uxth	r3, r3
 8003214:	2b00      	cmp	r3, #0
 8003216:	d19d      	bne.n	8003154 <HAL_SPI_TransmitReceive+0x23c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003218:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800321a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800321c:	68f8      	ldr	r0, [r7, #12]
 800321e:	f000 f891 	bl	8003344 <SPI_EndRxTxTransaction>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d006      	beq.n	8003236 <HAL_SPI_TransmitReceive+0x31e>
  {
    errorcode = HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2220      	movs	r2, #32
 8003232:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003234:	e00e      	b.n	8003254 <HAL_SPI_TransmitReceive+0x33c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d10a      	bne.n	8003254 <HAL_SPI_TransmitReceive+0x33c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800323e:	2300      	movs	r3, #0
 8003240:	617b      	str	r3, [r7, #20]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	617b      	str	r3, [r7, #20]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	617b      	str	r3, [r7, #20]
 8003252:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2200      	movs	r2, #0
 8003260:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003264:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003268:	4618      	mov	r0, r3
 800326a:	3730      	adds	r7, #48	; 0x30
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	603b      	str	r3, [r7, #0]
 800327c:	4613      	mov	r3, r2
 800327e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003280:	e04c      	b.n	800331c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003288:	d048      	beq.n	800331c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800328a:	f7fd fe7f 	bl	8000f8c <HAL_GetTick>
 800328e:	4602      	mov	r2, r0
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	1ad2      	subs	r2, r2, r3
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	429a      	cmp	r2, r3
 8003298:	d202      	bcs.n	80032a0 <SPI_WaitFlagStateUntilTimeout+0x30>
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d13d      	bne.n	800331c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68fa      	ldr	r2, [r7, #12]
 80032a6:	6812      	ldr	r2, [r2, #0]
 80032a8:	6852      	ldr	r2, [r2, #4]
 80032aa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80032ae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032b8:	d111      	bne.n	80032de <SPI_WaitFlagStateUntilTimeout+0x6e>
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032c2:	d004      	beq.n	80032ce <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032cc:	d107      	bne.n	80032de <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	68fa      	ldr	r2, [r7, #12]
 80032d4:	6812      	ldr	r2, [r2, #0]
 80032d6:	6812      	ldr	r2, [r2, #0]
 80032d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032dc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032e6:	d10f      	bne.n	8003308 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	68fa      	ldr	r2, [r7, #12]
 80032ee:	6812      	ldr	r2, [r2, #0]
 80032f0:	6812      	ldr	r2, [r2, #0]
 80032f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80032f6:	601a      	str	r2, [r3, #0]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68fa      	ldr	r2, [r7, #12]
 80032fe:	6812      	ldr	r2, [r2, #0]
 8003300:	6812      	ldr	r2, [r2, #0]
 8003302:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003306:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2200      	movs	r2, #0
 8003314:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e00f      	b.n	800333c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	689a      	ldr	r2, [r3, #8]
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	401a      	ands	r2, r3
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	429a      	cmp	r2, r3
 800332a:	bf0c      	ite	eq
 800332c:	2301      	moveq	r3, #1
 800332e:	2300      	movne	r3, #0
 8003330:	b2db      	uxtb	r3, r3
 8003332:	461a      	mov	r2, r3
 8003334:	79fb      	ldrb	r3, [r7, #7]
 8003336:	429a      	cmp	r2, r3
 8003338:	d1a3      	bne.n	8003282 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800333a:	2300      	movs	r3, #0
}
 800333c:	4618      	mov	r0, r3
 800333e:	3710      	adds	r7, #16
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b086      	sub	sp, #24
 8003348:	af02      	add	r7, sp, #8
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	9300      	str	r3, [sp, #0]
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	2200      	movs	r2, #0
 8003358:	2180      	movs	r1, #128	; 0x80
 800335a:	68f8      	ldr	r0, [r7, #12]
 800335c:	f7ff ff88 	bl	8003270 <SPI_WaitFlagStateUntilTimeout>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d007      	beq.n	8003376 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800336a:	f043 0220 	orr.w	r2, r3, #32
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e000      	b.n	8003378 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003376:	2300      	movs	r3, #0
}
 8003378:	4618      	mov	r0, r3
 800337a:	3710      	adds	r7, #16
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}

08003380 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b086      	sub	sp, #24
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d101      	bne.n	8003394 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e17e      	b.n	8003692 <HAL_TIM_Encoder_Init+0x312>
  }

  /* Check the parameters */
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d014      	beq.n	80033c6 <HAL_TIM_Encoder_Init+0x46>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	2b10      	cmp	r3, #16
 80033a2:	d010      	beq.n	80033c6 <HAL_TIM_Encoder_Init+0x46>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	2b20      	cmp	r3, #32
 80033aa:	d00c      	beq.n	80033c6 <HAL_TIM_Encoder_Init+0x46>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	2b40      	cmp	r3, #64	; 0x40
 80033b2:	d008      	beq.n	80033c6 <HAL_TIM_Encoder_Init+0x46>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	2b60      	cmp	r3, #96	; 0x60
 80033ba:	d004      	beq.n	80033c6 <HAL_TIM_Encoder_Init+0x46>
 80033bc:	f640 2129 	movw	r1, #2601	; 0xa29
 80033c0:	4872      	ldr	r0, [pc, #456]	; (800358c <HAL_TIM_Encoder_Init+0x20c>)
 80033c2:	f003 fdae 	bl	8006f22 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00e      	beq.n	80033ec <HAL_TIM_Encoder_Init+0x6c>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033d6:	d009      	beq.n	80033ec <HAL_TIM_Encoder_Init+0x6c>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	691b      	ldr	r3, [r3, #16]
 80033dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033e0:	d004      	beq.n	80033ec <HAL_TIM_Encoder_Init+0x6c>
 80033e2:	f640 212a 	movw	r1, #2602	; 0xa2a
 80033e6:	4869      	ldr	r0, [pc, #420]	; (800358c <HAL_TIM_Encoder_Init+0x20c>)
 80033e8:	f003 fd9b 	bl	8006f22 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	699b      	ldr	r3, [r3, #24]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d008      	beq.n	8003406 <HAL_TIM_Encoder_Init+0x86>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	699b      	ldr	r3, [r3, #24]
 80033f8:	2b80      	cmp	r3, #128	; 0x80
 80033fa:	d004      	beq.n	8003406 <HAL_TIM_Encoder_Init+0x86>
 80033fc:	f640 212b 	movw	r1, #2603	; 0xa2b
 8003400:	4862      	ldr	r0, [pc, #392]	; (800358c <HAL_TIM_Encoder_Init+0x20c>)
 8003402:	f003 fd8e 	bl	8006f22 <assert_failed>
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a61      	ldr	r2, [pc, #388]	; (8003590 <HAL_TIM_Encoder_Init+0x210>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d01d      	beq.n	800344c <HAL_TIM_Encoder_Init+0xcc>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003418:	d018      	beq.n	800344c <HAL_TIM_Encoder_Init+0xcc>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a5d      	ldr	r2, [pc, #372]	; (8003594 <HAL_TIM_Encoder_Init+0x214>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d013      	beq.n	800344c <HAL_TIM_Encoder_Init+0xcc>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a5b      	ldr	r2, [pc, #364]	; (8003598 <HAL_TIM_Encoder_Init+0x218>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d00e      	beq.n	800344c <HAL_TIM_Encoder_Init+0xcc>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a5a      	ldr	r2, [pc, #360]	; (800359c <HAL_TIM_Encoder_Init+0x21c>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d009      	beq.n	800344c <HAL_TIM_Encoder_Init+0xcc>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a58      	ldr	r2, [pc, #352]	; (80035a0 <HAL_TIM_Encoder_Init+0x220>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d004      	beq.n	800344c <HAL_TIM_Encoder_Init+0xcc>
 8003442:	f640 212c 	movw	r1, #2604	; 0xa2c
 8003446:	4851      	ldr	r0, [pc, #324]	; (800358c <HAL_TIM_Encoder_Init+0x20c>)
 8003448:	f003 fd6b 	bl	8006f22 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2b01      	cmp	r3, #1
 8003452:	d00c      	beq.n	800346e <HAL_TIM_Encoder_Init+0xee>
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2b02      	cmp	r3, #2
 800345a:	d008      	beq.n	800346e <HAL_TIM_Encoder_Init+0xee>
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	2b03      	cmp	r3, #3
 8003462:	d004      	beq.n	800346e <HAL_TIM_Encoder_Init+0xee>
 8003464:	f640 212d 	movw	r1, #2605	; 0xa2d
 8003468:	4848      	ldr	r0, [pc, #288]	; (800358c <HAL_TIM_Encoder_Init+0x20c>)
 800346a:	f003 fd5a 	bl	8006f22 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	2b01      	cmp	r3, #1
 8003474:	d00c      	beq.n	8003490 <HAL_TIM_Encoder_Init+0x110>
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	2b02      	cmp	r3, #2
 800347c:	d008      	beq.n	8003490 <HAL_TIM_Encoder_Init+0x110>
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	2b03      	cmp	r3, #3
 8003484:	d004      	beq.n	8003490 <HAL_TIM_Encoder_Init+0x110>
 8003486:	f640 212e 	movw	r1, #2606	; 0xa2e
 800348a:	4840      	ldr	r0, [pc, #256]	; (800358c <HAL_TIM_Encoder_Init+0x20c>)
 800348c:	f003 fd49 	bl	8006f22 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	699b      	ldr	r3, [r3, #24]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d00c      	beq.n	80034b2 <HAL_TIM_Encoder_Init+0x132>
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	2b02      	cmp	r3, #2
 800349e:	d008      	beq.n	80034b2 <HAL_TIM_Encoder_Init+0x132>
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	2b03      	cmp	r3, #3
 80034a6:	d004      	beq.n	80034b2 <HAL_TIM_Encoder_Init+0x132>
 80034a8:	f640 212f 	movw	r1, #2607	; 0xa2f
 80034ac:	4837      	ldr	r0, [pc, #220]	; (800358c <HAL_TIM_Encoder_Init+0x20c>)
 80034ae:	f003 fd38 	bl	8006f22 <assert_failed>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d00c      	beq.n	80034d4 <HAL_TIM_Encoder_Init+0x154>
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d008      	beq.n	80034d4 <HAL_TIM_Encoder_Init+0x154>
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	2b0a      	cmp	r3, #10
 80034c8:	d004      	beq.n	80034d4 <HAL_TIM_Encoder_Init+0x154>
 80034ca:	f44f 6123 	mov.w	r1, #2608	; 0xa30
 80034ce:	482f      	ldr	r0, [pc, #188]	; (800358c <HAL_TIM_Encoder_Init+0x20c>)
 80034d0:	f003 fd27 	bl	8006f22 <assert_failed>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC2Polarity));
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	695b      	ldr	r3, [r3, #20]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d00c      	beq.n	80034f6 <HAL_TIM_Encoder_Init+0x176>
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	695b      	ldr	r3, [r3, #20]
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d008      	beq.n	80034f6 <HAL_TIM_Encoder_Init+0x176>
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	695b      	ldr	r3, [r3, #20]
 80034e8:	2b0a      	cmp	r3, #10
 80034ea:	d004      	beq.n	80034f6 <HAL_TIM_Encoder_Init+0x176>
 80034ec:	f640 2131 	movw	r1, #2609	; 0xa31
 80034f0:	4826      	ldr	r0, [pc, #152]	; (800358c <HAL_TIM_Encoder_Init+0x20c>)
 80034f2:	f003 fd16 	bl	8006f22 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d010      	beq.n	8003520 <HAL_TIM_Encoder_Init+0x1a0>
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	2b04      	cmp	r3, #4
 8003504:	d00c      	beq.n	8003520 <HAL_TIM_Encoder_Init+0x1a0>
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	2b08      	cmp	r3, #8
 800350c:	d008      	beq.n	8003520 <HAL_TIM_Encoder_Init+0x1a0>
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	2b0c      	cmp	r3, #12
 8003514:	d004      	beq.n	8003520 <HAL_TIM_Encoder_Init+0x1a0>
 8003516:	f640 2132 	movw	r1, #2610	; 0xa32
 800351a:	481c      	ldr	r0, [pc, #112]	; (800358c <HAL_TIM_Encoder_Init+0x20c>)
 800351c:	f003 fd01 	bl	8006f22 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	69db      	ldr	r3, [r3, #28]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d010      	beq.n	800354a <HAL_TIM_Encoder_Init+0x1ca>
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	69db      	ldr	r3, [r3, #28]
 800352c:	2b04      	cmp	r3, #4
 800352e:	d00c      	beq.n	800354a <HAL_TIM_Encoder_Init+0x1ca>
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	69db      	ldr	r3, [r3, #28]
 8003534:	2b08      	cmp	r3, #8
 8003536:	d008      	beq.n	800354a <HAL_TIM_Encoder_Init+0x1ca>
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	69db      	ldr	r3, [r3, #28]
 800353c:	2b0c      	cmp	r3, #12
 800353e:	d004      	beq.n	800354a <HAL_TIM_Encoder_Init+0x1ca>
 8003540:	f640 2133 	movw	r1, #2611	; 0xa33
 8003544:	4811      	ldr	r0, [pc, #68]	; (800358c <HAL_TIM_Encoder_Init+0x20c>)
 8003546:	f003 fcec 	bl	8006f22 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	691b      	ldr	r3, [r3, #16]
 800354e:	2b0f      	cmp	r3, #15
 8003550:	d904      	bls.n	800355c <HAL_TIM_Encoder_Init+0x1dc>
 8003552:	f640 2134 	movw	r1, #2612	; 0xa34
 8003556:	480d      	ldr	r0, [pc, #52]	; (800358c <HAL_TIM_Encoder_Init+0x20c>)
 8003558:	f003 fce3 	bl	8006f22 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	6a1b      	ldr	r3, [r3, #32]
 8003560:	2b0f      	cmp	r3, #15
 8003562:	d904      	bls.n	800356e <HAL_TIM_Encoder_Init+0x1ee>
 8003564:	f640 2135 	movw	r1, #2613	; 0xa35
 8003568:	4808      	ldr	r0, [pc, #32]	; (800358c <HAL_TIM_Encoder_Init+0x20c>)
 800356a:	f003 fcda 	bl	8006f22 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b00      	cmp	r3, #0
 8003578:	d114      	bne.n	80035a4 <HAL_TIM_Encoder_Init+0x224>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f004 f9f0 	bl	8007968 <HAL_TIM_Encoder_MspInit>
 8003588:	e00c      	b.n	80035a4 <HAL_TIM_Encoder_Init+0x224>
 800358a:	bf00      	nop
 800358c:	0800b170 	.word	0x0800b170
 8003590:	40010000 	.word	0x40010000
 8003594:	40000400 	.word	0x40000400
 8003598:	40000800 	.word	0x40000800
 800359c:	40000c00 	.word	0x40000c00
 80035a0:	40014000 	.word	0x40014000
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2202      	movs	r2, #2
 80035a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035ba:	f023 0307 	bic.w	r3, r3, #7
 80035be:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	3304      	adds	r3, #4
 80035c8:	4619      	mov	r1, r3
 80035ca:	4610      	mov	r0, r2
 80035cc:	f000 f8cc 	bl	8003768 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	699b      	ldr	r3, [r3, #24]
 80035de:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	6a1b      	ldr	r3, [r3, #32]
 80035e6:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	697a      	ldr	r2, [r7, #20]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035f8:	f023 0303 	bic.w	r3, r3, #3
 80035fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	689a      	ldr	r2, [r3, #8]
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	021b      	lsls	r3, r3, #8
 8003608:	4313      	orrs	r3, r2
 800360a:	693a      	ldr	r2, [r7, #16]
 800360c:	4313      	orrs	r3, r2
 800360e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003616:	f023 030c 	bic.w	r3, r3, #12
 800361a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003622:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003626:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	68da      	ldr	r2, [r3, #12]
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	69db      	ldr	r3, [r3, #28]
 8003630:	021b      	lsls	r3, r3, #8
 8003632:	4313      	orrs	r3, r2
 8003634:	693a      	ldr	r2, [r7, #16]
 8003636:	4313      	orrs	r3, r2
 8003638:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	691b      	ldr	r3, [r3, #16]
 800363e:	011a      	lsls	r2, r3, #4
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	6a1b      	ldr	r3, [r3, #32]
 8003644:	031b      	lsls	r3, r3, #12
 8003646:	4313      	orrs	r3, r2
 8003648:	693a      	ldr	r2, [r7, #16]
 800364a:	4313      	orrs	r3, r2
 800364c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003654:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800365c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685a      	ldr	r2, [r3, #4]
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	695b      	ldr	r3, [r3, #20]
 8003666:	011b      	lsls	r3, r3, #4
 8003668:	4313      	orrs	r3, r2
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	4313      	orrs	r3, r2
 800366e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	697a      	ldr	r2, [r7, #20]
 8003676:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	693a      	ldr	r2, [r7, #16]
 800367e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	68fa      	ldr	r2, [r7, #12]
 8003686:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3718      	adds	r7, #24
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop

0800369c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b082      	sub	sp, #8
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a29      	ldr	r2, [pc, #164]	; (8003750 <HAL_TIM_Encoder_Start+0xb4>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d01d      	beq.n	80036ec <HAL_TIM_Encoder_Start+0x50>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036b8:	d018      	beq.n	80036ec <HAL_TIM_Encoder_Start+0x50>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a25      	ldr	r2, [pc, #148]	; (8003754 <HAL_TIM_Encoder_Start+0xb8>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d013      	beq.n	80036ec <HAL_TIM_Encoder_Start+0x50>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a23      	ldr	r2, [pc, #140]	; (8003758 <HAL_TIM_Encoder_Start+0xbc>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d00e      	beq.n	80036ec <HAL_TIM_Encoder_Start+0x50>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a22      	ldr	r2, [pc, #136]	; (800375c <HAL_TIM_Encoder_Start+0xc0>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d009      	beq.n	80036ec <HAL_TIM_Encoder_Start+0x50>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a20      	ldr	r2, [pc, #128]	; (8003760 <HAL_TIM_Encoder_Start+0xc4>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d004      	beq.n	80036ec <HAL_TIM_Encoder_Start+0x50>
 80036e2:	f640 21cf 	movw	r1, #2767	; 0xacf
 80036e6:	481f      	ldr	r0, [pc, #124]	; (8003764 <HAL_TIM_Encoder_Start+0xc8>)
 80036e8:	f003 fc1b 	bl	8006f22 <assert_failed>

  /* Enable the encoder interface channels */
  switch (Channel)
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d002      	beq.n	80036f8 <HAL_TIM_Encoder_Start+0x5c>
 80036f2:	2b04      	cmp	r3, #4
 80036f4:	d008      	beq.n	8003708 <HAL_TIM_Encoder_Start+0x6c>
 80036f6:	e00f      	b.n	8003718 <HAL_TIM_Encoder_Start+0x7c>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	2201      	movs	r2, #1
 80036fe:	2100      	movs	r1, #0
 8003700:	4618      	mov	r0, r3
 8003702:	f000 f8b1 	bl	8003868 <TIM_CCxChannelCmd>
      break;
 8003706:	e016      	b.n	8003736 <HAL_TIM_Encoder_Start+0x9a>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	2201      	movs	r2, #1
 800370e:	2104      	movs	r1, #4
 8003710:	4618      	mov	r0, r3
 8003712:	f000 f8a9 	bl	8003868 <TIM_CCxChannelCmd>
      break;
 8003716:	e00e      	b.n	8003736 <HAL_TIM_Encoder_Start+0x9a>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	2201      	movs	r2, #1
 800371e:	2100      	movs	r1, #0
 8003720:	4618      	mov	r0, r3
 8003722:	f000 f8a1 	bl	8003868 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	2201      	movs	r2, #1
 800372c:	2104      	movs	r1, #4
 800372e:	4618      	mov	r0, r3
 8003730:	f000 f89a 	bl	8003868 <TIM_CCxChannelCmd>
      break;
 8003734:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	6812      	ldr	r2, [r2, #0]
 800373e:	6812      	ldr	r2, [r2, #0]
 8003740:	f042 0201 	orr.w	r2, r2, #1
 8003744:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003746:	2300      	movs	r3, #0
}
 8003748:	4618      	mov	r0, r3
 800374a:	3708      	adds	r7, #8
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}
 8003750:	40010000 	.word	0x40010000
 8003754:	40000400 	.word	0x40000400
 8003758:	40000800 	.word	0x40000800
 800375c:	40000c00 	.word	0x40000c00
 8003760:	40014000 	.word	0x40014000
 8003764:	0800b170 	.word	0x0800b170

08003768 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003768:	b480      	push	{r7}
 800376a:	b085      	sub	sp, #20
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	4a34      	ldr	r2, [pc, #208]	; (800384c <TIM_Base_SetConfig+0xe4>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d00f      	beq.n	80037a0 <TIM_Base_SetConfig+0x38>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003786:	d00b      	beq.n	80037a0 <TIM_Base_SetConfig+0x38>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	4a31      	ldr	r2, [pc, #196]	; (8003850 <TIM_Base_SetConfig+0xe8>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d007      	beq.n	80037a0 <TIM_Base_SetConfig+0x38>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	4a30      	ldr	r2, [pc, #192]	; (8003854 <TIM_Base_SetConfig+0xec>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d003      	beq.n	80037a0 <TIM_Base_SetConfig+0x38>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	4a2f      	ldr	r2, [pc, #188]	; (8003858 <TIM_Base_SetConfig+0xf0>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d108      	bne.n	80037b2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	68fa      	ldr	r2, [r7, #12]
 80037ae:	4313      	orrs	r3, r2
 80037b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a25      	ldr	r2, [pc, #148]	; (800384c <TIM_Base_SetConfig+0xe4>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d01b      	beq.n	80037f2 <TIM_Base_SetConfig+0x8a>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037c0:	d017      	beq.n	80037f2 <TIM_Base_SetConfig+0x8a>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a22      	ldr	r2, [pc, #136]	; (8003850 <TIM_Base_SetConfig+0xe8>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d013      	beq.n	80037f2 <TIM_Base_SetConfig+0x8a>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4a21      	ldr	r2, [pc, #132]	; (8003854 <TIM_Base_SetConfig+0xec>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d00f      	beq.n	80037f2 <TIM_Base_SetConfig+0x8a>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a20      	ldr	r2, [pc, #128]	; (8003858 <TIM_Base_SetConfig+0xf0>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d00b      	beq.n	80037f2 <TIM_Base_SetConfig+0x8a>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	4a1f      	ldr	r2, [pc, #124]	; (800385c <TIM_Base_SetConfig+0xf4>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d007      	beq.n	80037f2 <TIM_Base_SetConfig+0x8a>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a1e      	ldr	r2, [pc, #120]	; (8003860 <TIM_Base_SetConfig+0xf8>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d003      	beq.n	80037f2 <TIM_Base_SetConfig+0x8a>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a1d      	ldr	r2, [pc, #116]	; (8003864 <TIM_Base_SetConfig+0xfc>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d108      	bne.n	8003804 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	68fa      	ldr	r2, [r7, #12]
 8003800:	4313      	orrs	r3, r2
 8003802:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	4313      	orrs	r3, r2
 8003810:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	689a      	ldr	r2, [r3, #8]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	4a08      	ldr	r2, [pc, #32]	; (800384c <TIM_Base_SetConfig+0xe4>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d103      	bne.n	8003838 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	691a      	ldr	r2, [r3, #16]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	615a      	str	r2, [r3, #20]
}
 800383e:	bf00      	nop
 8003840:	3714      	adds	r7, #20
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	40010000 	.word	0x40010000
 8003850:	40000400 	.word	0x40000400
 8003854:	40000800 	.word	0x40000800
 8003858:	40000c00 	.word	0x40000c00
 800385c:	40014000 	.word	0x40014000
 8003860:	40014400 	.word	0x40014400
 8003864:	40014800 	.word	0x40014800

08003868 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b086      	sub	sp, #24
 800386c:	af00      	add	r7, sp, #0
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	4a2a      	ldr	r2, [pc, #168]	; (8003920 <TIM_CCxChannelCmd+0xb8>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d020      	beq.n	80038be <TIM_CCxChannelCmd+0x56>
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003882:	d01c      	beq.n	80038be <TIM_CCxChannelCmd+0x56>
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	4a27      	ldr	r2, [pc, #156]	; (8003924 <TIM_CCxChannelCmd+0xbc>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d018      	beq.n	80038be <TIM_CCxChannelCmd+0x56>
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	4a26      	ldr	r2, [pc, #152]	; (8003928 <TIM_CCxChannelCmd+0xc0>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d014      	beq.n	80038be <TIM_CCxChannelCmd+0x56>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	4a25      	ldr	r2, [pc, #148]	; (800392c <TIM_CCxChannelCmd+0xc4>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d010      	beq.n	80038be <TIM_CCxChannelCmd+0x56>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	4a24      	ldr	r2, [pc, #144]	; (8003930 <TIM_CCxChannelCmd+0xc8>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d00c      	beq.n	80038be <TIM_CCxChannelCmd+0x56>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	4a23      	ldr	r2, [pc, #140]	; (8003934 <TIM_CCxChannelCmd+0xcc>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d008      	beq.n	80038be <TIM_CCxChannelCmd+0x56>
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	4a22      	ldr	r2, [pc, #136]	; (8003938 <TIM_CCxChannelCmd+0xd0>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d004      	beq.n	80038be <TIM_CCxChannelCmd+0x56>
 80038b4:	f641 11b7 	movw	r1, #6583	; 0x19b7
 80038b8:	4820      	ldr	r0, [pc, #128]	; (800393c <TIM_CCxChannelCmd+0xd4>)
 80038ba:	f003 fb32 	bl	8006f22 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d010      	beq.n	80038e6 <TIM_CCxChannelCmd+0x7e>
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	2b04      	cmp	r3, #4
 80038c8:	d00d      	beq.n	80038e6 <TIM_CCxChannelCmd+0x7e>
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	2b08      	cmp	r3, #8
 80038ce:	d00a      	beq.n	80038e6 <TIM_CCxChannelCmd+0x7e>
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	2b0c      	cmp	r3, #12
 80038d4:	d007      	beq.n	80038e6 <TIM_CCxChannelCmd+0x7e>
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	2b3c      	cmp	r3, #60	; 0x3c
 80038da:	d004      	beq.n	80038e6 <TIM_CCxChannelCmd+0x7e>
 80038dc:	f641 11b8 	movw	r1, #6584	; 0x19b8
 80038e0:	4816      	ldr	r0, [pc, #88]	; (800393c <TIM_CCxChannelCmd+0xd4>)
 80038e2:	f003 fb1e 	bl	8006f22 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	f003 031f 	and.w	r3, r3, #31
 80038ec:	2201      	movs	r2, #1
 80038ee:	fa02 f303 	lsl.w	r3, r2, r3
 80038f2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	6a1a      	ldr	r2, [r3, #32]
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	43db      	mvns	r3, r3
 80038fc:	401a      	ands	r2, r3
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6a1a      	ldr	r2, [r3, #32]
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	f003 031f 	and.w	r3, r3, #31
 800390c:	6879      	ldr	r1, [r7, #4]
 800390e:	fa01 f303 	lsl.w	r3, r1, r3
 8003912:	431a      	orrs	r2, r3
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	621a      	str	r2, [r3, #32]
}
 8003918:	bf00      	nop
 800391a:	3718      	adds	r7, #24
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	40010000 	.word	0x40010000
 8003924:	40000400 	.word	0x40000400
 8003928:	40000800 	.word	0x40000800
 800392c:	40000c00 	.word	0x40000c00
 8003930:	40014000 	.word	0x40014000
 8003934:	40014400 	.word	0x40014400
 8003938:	40014800 	.word	0x40014800
 800393c:	0800b170 	.word	0x0800b170

08003940 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a46      	ldr	r2, [pc, #280]	; (8003a68 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d018      	beq.n	8003986 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800395c:	d013      	beq.n	8003986 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a42      	ldr	r2, [pc, #264]	; (8003a6c <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d00e      	beq.n	8003986 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a40      	ldr	r2, [pc, #256]	; (8003a70 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d009      	beq.n	8003986 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a3f      	ldr	r2, [pc, #252]	; (8003a74 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d004      	beq.n	8003986 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800397c:	f240 6161 	movw	r1, #1633	; 0x661
 8003980:	483d      	ldr	r0, [pc, #244]	; (8003a78 <HAL_TIMEx_MasterConfigSynchronization+0x138>)
 8003982:	f003 face 	bl	8006f22 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d020      	beq.n	80039d0 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2b10      	cmp	r3, #16
 8003994:	d01c      	beq.n	80039d0 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2b20      	cmp	r3, #32
 800399c:	d018      	beq.n	80039d0 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2b30      	cmp	r3, #48	; 0x30
 80039a4:	d014      	beq.n	80039d0 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	2b40      	cmp	r3, #64	; 0x40
 80039ac:	d010      	beq.n	80039d0 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2b50      	cmp	r3, #80	; 0x50
 80039b4:	d00c      	beq.n	80039d0 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	2b60      	cmp	r3, #96	; 0x60
 80039bc:	d008      	beq.n	80039d0 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	2b70      	cmp	r3, #112	; 0x70
 80039c4:	d004      	beq.n	80039d0 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 80039c6:	f240 6162 	movw	r1, #1634	; 0x662
 80039ca:	482b      	ldr	r0, [pc, #172]	; (8003a78 <HAL_TIMEx_MasterConfigSynchronization+0x138>)
 80039cc:	f003 faa9 	bl	8006f22 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	2b80      	cmp	r3, #128	; 0x80
 80039d6:	d008      	beq.n	80039ea <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d004      	beq.n	80039ea <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 80039e0:	f240 6163 	movw	r1, #1635	; 0x663
 80039e4:	4824      	ldr	r0, [pc, #144]	; (8003a78 <HAL_TIMEx_MasterConfigSynchronization+0x138>)
 80039e6:	f003 fa9c 	bl	8006f22 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d101      	bne.n	80039f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80039f4:	2302      	movs	r3, #2
 80039f6:	e032      	b.n	8003a5e <HAL_TIMEx_MasterConfigSynchronization+0x11e>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2202      	movs	r2, #2
 8003a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	68fa      	ldr	r2, [r7, #12]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a30:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	68ba      	ldr	r2, [r7, #8]
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68fa      	ldr	r2, [r7, #12]
 8003a42:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68ba      	ldr	r2, [r7, #8]
 8003a4a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2200      	movs	r2, #0
 8003a58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a5c:	2300      	movs	r3, #0
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3710      	adds	r7, #16
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	40010000 	.word	0x40010000
 8003a6c:	40000400 	.word	0x40000400
 8003a70:	40000800 	.word	0x40000800
 8003a74:	40000c00 	.word	0x40000c00
 8003a78:	0800b1a8 	.word	0x0800b1a8

08003a7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d101      	bne.n	8003a8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e0a0      	b.n	8003bd0 <HAL_UART_Init+0x154>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	699b      	ldr	r3, [r3, #24]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d02c      	beq.n	8003af0 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a4f      	ldr	r2, [pc, #316]	; (8003bd8 <HAL_UART_Init+0x15c>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d00e      	beq.n	8003abe <HAL_UART_Init+0x42>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a4d      	ldr	r2, [pc, #308]	; (8003bdc <HAL_UART_Init+0x160>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d009      	beq.n	8003abe <HAL_UART_Init+0x42>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a4c      	ldr	r2, [pc, #304]	; (8003be0 <HAL_UART_Init+0x164>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d004      	beq.n	8003abe <HAL_UART_Init+0x42>
 8003ab4:	f240 1149 	movw	r1, #329	; 0x149
 8003ab8:	484a      	ldr	r0, [pc, #296]	; (8003be4 <HAL_UART_Init+0x168>)
 8003aba:	f003 fa32 	bl	8006f22 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d028      	beq.n	8003b18 <HAL_UART_Init+0x9c>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	699b      	ldr	r3, [r3, #24]
 8003aca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ace:	d023      	beq.n	8003b18 <HAL_UART_Init+0x9c>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	699b      	ldr	r3, [r3, #24]
 8003ad4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ad8:	d01e      	beq.n	8003b18 <HAL_UART_Init+0x9c>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ae2:	d019      	beq.n	8003b18 <HAL_UART_Init+0x9c>
 8003ae4:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8003ae8:	483e      	ldr	r0, [pc, #248]	; (8003be4 <HAL_UART_Init+0x168>)
 8003aea:	f003 fa1a 	bl	8006f22 <assert_failed>
 8003aee:	e013      	b.n	8003b18 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a38      	ldr	r2, [pc, #224]	; (8003bd8 <HAL_UART_Init+0x15c>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d00e      	beq.n	8003b18 <HAL_UART_Init+0x9c>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a37      	ldr	r2, [pc, #220]	; (8003bdc <HAL_UART_Init+0x160>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d009      	beq.n	8003b18 <HAL_UART_Init+0x9c>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a35      	ldr	r2, [pc, #212]	; (8003be0 <HAL_UART_Init+0x164>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d004      	beq.n	8003b18 <HAL_UART_Init+0x9c>
 8003b0e:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 8003b12:	4834      	ldr	r0, [pc, #208]	; (8003be4 <HAL_UART_Init+0x168>)
 8003b14:	f003 fa05 	bl	8006f22 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d009      	beq.n	8003b34 <HAL_UART_Init+0xb8>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b28:	d004      	beq.n	8003b34 <HAL_UART_Init+0xb8>
 8003b2a:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8003b2e:	482d      	ldr	r0, [pc, #180]	; (8003be4 <HAL_UART_Init+0x168>)
 8003b30:	f003 f9f7 	bl	8006f22 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	69db      	ldr	r3, [r3, #28]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d009      	beq.n	8003b50 <HAL_UART_Init+0xd4>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	69db      	ldr	r3, [r3, #28]
 8003b40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b44:	d004      	beq.n	8003b50 <HAL_UART_Init+0xd4>
 8003b46:	f240 1151 	movw	r1, #337	; 0x151
 8003b4a:	4826      	ldr	r0, [pc, #152]	; (8003be4 <HAL_UART_Init+0x168>)
 8003b4c:	f003 f9e9 	bl	8006f22 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003b56:	b2db      	uxtb	r3, r3
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d106      	bne.n	8003b6a <HAL_UART_Init+0xee>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f003 ffd9 	bl	8007b1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2224      	movs	r2, #36	; 0x24
 8003b6e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	6812      	ldr	r2, [r2, #0]
 8003b7a:	68d2      	ldr	r2, [r2, #12]
 8003b7c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b80:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f000 f98e 	bl	8003ea4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	6812      	ldr	r2, [r2, #0]
 8003b90:	6912      	ldr	r2, [r2, #16]
 8003b92:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b96:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	6812      	ldr	r2, [r2, #0]
 8003ba0:	6952      	ldr	r2, [r2, #20]
 8003ba2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ba6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	687a      	ldr	r2, [r7, #4]
 8003bae:	6812      	ldr	r2, [r2, #0]
 8003bb0:	68d2      	ldr	r2, [r2, #12]
 8003bb2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003bb6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2220      	movs	r2, #32
 8003bc2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2220      	movs	r2, #32
 8003bca:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003bce:	2300      	movs	r3, #0
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3708      	adds	r7, #8
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	40011000 	.word	0x40011000
 8003bdc:	40004400 	.word	0x40004400
 8003be0:	40011400 	.word	0x40011400
 8003be4:	0800b1e4 	.word	0x0800b1e4

08003be8 <HAL_UART_Receive_DMA>:
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b086      	sub	sp, #24
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	2b20      	cmp	r3, #32
 8003c00:	d166      	bne.n	8003cd0 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d002      	beq.n	8003c0e <HAL_UART_Receive_DMA+0x26>
 8003c08:	88fb      	ldrh	r3, [r7, #6]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d101      	bne.n	8003c12 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e05f      	b.n	8003cd2 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d101      	bne.n	8003c20 <HAL_UART_Receive_DMA+0x38>
 8003c1c:	2302      	movs	r3, #2
 8003c1e:	e058      	b.n	8003cd2 <HAL_UART_Receive_DMA+0xea>
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003c28:	68ba      	ldr	r2, [r7, #8]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	88fa      	ldrh	r2, [r7, #6]
 8003c32:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2222      	movs	r2, #34	; 0x22
 8003c3e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c46:	4a25      	ldr	r2, [pc, #148]	; (8003cdc <HAL_UART_Receive_DMA+0xf4>)
 8003c48:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c4e:	4a24      	ldr	r2, [pc, #144]	; (8003ce0 <HAL_UART_Receive_DMA+0xf8>)
 8003c50:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c56:	4a23      	ldr	r2, [pc, #140]	; (8003ce4 <HAL_UART_Receive_DMA+0xfc>)
 8003c58:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c5e:	2200      	movs	r2, #0
 8003c60:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8003c62:	f107 0308 	add.w	r3, r7, #8
 8003c66:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	3304      	adds	r3, #4
 8003c72:	4619      	mov	r1, r3
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	88fb      	ldrh	r3, [r7, #6]
 8003c7a:	f7fd fced 	bl	8001658 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8003c7e:	2300      	movs	r3, #0
 8003c80:	613b      	str	r3, [r7, #16]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	613b      	str	r3, [r7, #16]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	613b      	str	r3, [r7, #16]
 8003c92:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	68fa      	ldr	r2, [r7, #12]
 8003ca2:	6812      	ldr	r2, [r2, #0]
 8003ca4:	68d2      	ldr	r2, [r2, #12]
 8003ca6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003caa:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	68fa      	ldr	r2, [r7, #12]
 8003cb2:	6812      	ldr	r2, [r2, #0]
 8003cb4:	6952      	ldr	r2, [r2, #20]
 8003cb6:	f042 0201 	orr.w	r2, r2, #1
 8003cba:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68fa      	ldr	r2, [r7, #12]
 8003cc2:	6812      	ldr	r2, [r2, #0]
 8003cc4:	6952      	ldr	r2, [r2, #20]
 8003cc6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003cca:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	e000      	b.n	8003cd2 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8003cd0:	2302      	movs	r3, #2
  }
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3718      	adds	r7, #24
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	08003d25 	.word	0x08003d25
 8003ce0:	08003d8d 	.word	0x08003d8d
 8003ce4:	08003da9 	.word	0x08003da9

08003ce8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003cf0:	bf00      	nop
 8003cf2:	370c      	adds	r7, #12
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003d04:	bf00      	nop
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003d18:	bf00      	nop
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr

08003d24 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b084      	sub	sp, #16
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d30:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d11e      	bne.n	8003d7e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2200      	movs	r2, #0
 8003d44:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	68fa      	ldr	r2, [r7, #12]
 8003d4c:	6812      	ldr	r2, [r2, #0]
 8003d4e:	68d2      	ldr	r2, [r2, #12]
 8003d50:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d54:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	6812      	ldr	r2, [r2, #0]
 8003d5e:	6952      	ldr	r2, [r2, #20]
 8003d60:	f022 0201 	bic.w	r2, r2, #1
 8003d64:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	68fa      	ldr	r2, [r7, #12]
 8003d6c:	6812      	ldr	r2, [r2, #0]
 8003d6e:	6952      	ldr	r2, [r2, #20]
 8003d70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d74:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2220      	movs	r2, #32
 8003d7a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8003d7e:	68f8      	ldr	r0, [r7, #12]
 8003d80:	f7ff ffb2 	bl	8003ce8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d84:	bf00      	nop
 8003d86:	3710      	adds	r7, #16
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}

08003d8c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d98:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	f7ff ffae 	bl	8003cfc <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003da0:	bf00      	nop
 8003da2:	3710      	adds	r7, #16
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003db0:	2300      	movs	r3, #0
 8003db2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003db8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	695b      	ldr	r3, [r3, #20]
 8003dc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dc4:	2b80      	cmp	r3, #128	; 0x80
 8003dc6:	bf0c      	ite	eq
 8003dc8:	2301      	moveq	r3, #1
 8003dca:	2300      	movne	r3, #0
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	2b21      	cmp	r3, #33	; 0x21
 8003dda:	d108      	bne.n	8003dee <UART_DMAError+0x46>
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d005      	beq.n	8003dee <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	2200      	movs	r2, #0
 8003de6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003de8:	68b8      	ldr	r0, [r7, #8]
 8003dea:	f000 f827 	bl	8003e3c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	695b      	ldr	r3, [r3, #20]
 8003df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003df8:	2b40      	cmp	r3, #64	; 0x40
 8003dfa:	bf0c      	ite	eq
 8003dfc:	2301      	moveq	r3, #1
 8003dfe:	2300      	movne	r3, #0
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	2b22      	cmp	r3, #34	; 0x22
 8003e0e:	d108      	bne.n	8003e22 <UART_DMAError+0x7a>
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d005      	beq.n	8003e22 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003e1c:	68b8      	ldr	r0, [r7, #8]
 8003e1e:	f000 f823 	bl	8003e68 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e26:	f043 0210 	orr.w	r2, r3, #16
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e2e:	68b8      	ldr	r0, [r7, #8]
 8003e30:	f7ff ff6e 	bl	8003d10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e34:	bf00      	nop
 8003e36:	3710      	adds	r7, #16
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	6812      	ldr	r2, [r2, #0]
 8003e4c:	68d2      	ldr	r2, [r2, #12]
 8003e4e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003e52:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2220      	movs	r2, #32
 8003e58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8003e5c:	bf00      	nop
 8003e5e:	370c      	adds	r7, #12
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr

08003e68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	6812      	ldr	r2, [r2, #0]
 8003e78:	68d2      	ldr	r2, [r2, #12]
 8003e7a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003e7e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	6812      	ldr	r2, [r2, #0]
 8003e88:	6952      	ldr	r2, [r2, #20]
 8003e8a:	f022 0201 	bic.w	r2, r2, #1
 8003e8e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2220      	movs	r2, #32
 8003e94:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003e98:	bf00      	nop
 8003e9a:	370c      	adds	r7, #12
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr

08003ea4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ea6:	b085      	sub	sp, #20
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	4aa8      	ldr	r2, [pc, #672]	; (8004154 <UART_SetConfig+0x2b0>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d904      	bls.n	8003ec0 <UART_SetConfig+0x1c>
 8003eb6:	f640 31e5 	movw	r1, #3045	; 0xbe5
 8003eba:	48a7      	ldr	r0, [pc, #668]	; (8004158 <UART_SetConfig+0x2b4>)
 8003ebc:	f003 f831 	bl	8006f22 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d009      	beq.n	8003edc <UART_SetConfig+0x38>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ed0:	d004      	beq.n	8003edc <UART_SetConfig+0x38>
 8003ed2:	f640 31e6 	movw	r1, #3046	; 0xbe6
 8003ed6:	48a0      	ldr	r0, [pc, #640]	; (8004158 <UART_SetConfig+0x2b4>)
 8003ed8:	f003 f823 	bl	8006f22 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	691b      	ldr	r3, [r3, #16]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d00e      	beq.n	8003f02 <UART_SetConfig+0x5e>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	691b      	ldr	r3, [r3, #16]
 8003ee8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003eec:	d009      	beq.n	8003f02 <UART_SetConfig+0x5e>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	691b      	ldr	r3, [r3, #16]
 8003ef2:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003ef6:	d004      	beq.n	8003f02 <UART_SetConfig+0x5e>
 8003ef8:	f640 31e7 	movw	r1, #3047	; 0xbe7
 8003efc:	4896      	ldr	r0, [pc, #600]	; (8004158 <UART_SetConfig+0x2b4>)
 8003efe:	f003 f810 	bl	8006f22 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	695a      	ldr	r2, [r3, #20]
 8003f06:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d103      	bne.n	8003f18 <UART_SetConfig+0x74>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	695b      	ldr	r3, [r3, #20]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d104      	bne.n	8003f22 <UART_SetConfig+0x7e>
 8003f18:	f640 31e8 	movw	r1, #3048	; 0xbe8
 8003f1c:	488e      	ldr	r0, [pc, #568]	; (8004158 <UART_SetConfig+0x2b4>)
 8003f1e:	f003 f800 	bl	8006f22 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	6812      	ldr	r2, [r2, #0]
 8003f2a:	6912      	ldr	r2, [r2, #16]
 8003f2c:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	68d2      	ldr	r2, [r2, #12]
 8003f34:	430a      	orrs	r2, r1
 8003f36:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	689a      	ldr	r2, [r3, #8]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	691b      	ldr	r3, [r3, #16]
 8003f40:	431a      	orrs	r2, r3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	431a      	orrs	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	69db      	ldr	r3, [r3, #28]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003f5e:	f023 030c 	bic.w	r3, r3, #12
 8003f62:	68f9      	ldr	r1, [r7, #12]
 8003f64:	430b      	orrs	r3, r1
 8003f66:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	6812      	ldr	r2, [r2, #0]
 8003f70:	6952      	ldr	r2, [r2, #20]
 8003f72:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	6992      	ldr	r2, [r2, #24]
 8003f7a:	430a      	orrs	r2, r1
 8003f7c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f86:	f040 80ef 	bne.w	8004168 <UART_SetConfig+0x2c4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a73      	ldr	r2, [pc, #460]	; (800415c <UART_SetConfig+0x2b8>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d004      	beq.n	8003f9e <UART_SetConfig+0xfa>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a71      	ldr	r2, [pc, #452]	; (8004160 <UART_SetConfig+0x2bc>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d16c      	bne.n	8004078 <UART_SetConfig+0x1d4>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681c      	ldr	r4, [r3, #0]
 8003fa2:	f7fe fe7f 	bl	8002ca4 <HAL_RCC_GetPCLK2Freq>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	4613      	mov	r3, r2
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	4413      	add	r3, r2
 8003fae:	009a      	lsls	r2, r3, #2
 8003fb0:	441a      	add	r2, r3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	005b      	lsls	r3, r3, #1
 8003fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fbc:	4a69      	ldr	r2, [pc, #420]	; (8004164 <UART_SetConfig+0x2c0>)
 8003fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc2:	095b      	lsrs	r3, r3, #5
 8003fc4:	011d      	lsls	r5, r3, #4
 8003fc6:	f7fe fe6d 	bl	8002ca4 <HAL_RCC_GetPCLK2Freq>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	4613      	mov	r3, r2
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	4413      	add	r3, r2
 8003fd2:	009a      	lsls	r2, r3, #2
 8003fd4:	441a      	add	r2, r3
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	005b      	lsls	r3, r3, #1
 8003fdc:	fbb2 f6f3 	udiv	r6, r2, r3
 8003fe0:	f7fe fe60 	bl	8002ca4 <HAL_RCC_GetPCLK2Freq>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	4413      	add	r3, r2
 8003fec:	009a      	lsls	r2, r3, #2
 8003fee:	441a      	add	r2, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	005b      	lsls	r3, r3, #1
 8003ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ffa:	4a5a      	ldr	r2, [pc, #360]	; (8004164 <UART_SetConfig+0x2c0>)
 8003ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8004000:	095b      	lsrs	r3, r3, #5
 8004002:	2264      	movs	r2, #100	; 0x64
 8004004:	fb02 f303 	mul.w	r3, r2, r3
 8004008:	1af3      	subs	r3, r6, r3
 800400a:	00db      	lsls	r3, r3, #3
 800400c:	3332      	adds	r3, #50	; 0x32
 800400e:	4a55      	ldr	r2, [pc, #340]	; (8004164 <UART_SetConfig+0x2c0>)
 8004010:	fba2 2303 	umull	r2, r3, r2, r3
 8004014:	095b      	lsrs	r3, r3, #5
 8004016:	005b      	lsls	r3, r3, #1
 8004018:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800401c:	441d      	add	r5, r3
 800401e:	f7fe fe41 	bl	8002ca4 <HAL_RCC_GetPCLK2Freq>
 8004022:	4602      	mov	r2, r0
 8004024:	4613      	mov	r3, r2
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	4413      	add	r3, r2
 800402a:	009a      	lsls	r2, r3, #2
 800402c:	441a      	add	r2, r3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	005b      	lsls	r3, r3, #1
 8004034:	fbb2 f6f3 	udiv	r6, r2, r3
 8004038:	f7fe fe34 	bl	8002ca4 <HAL_RCC_GetPCLK2Freq>
 800403c:	4602      	mov	r2, r0
 800403e:	4613      	mov	r3, r2
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	4413      	add	r3, r2
 8004044:	009a      	lsls	r2, r3, #2
 8004046:	441a      	add	r2, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	005b      	lsls	r3, r3, #1
 800404e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004052:	4a44      	ldr	r2, [pc, #272]	; (8004164 <UART_SetConfig+0x2c0>)
 8004054:	fba2 2303 	umull	r2, r3, r2, r3
 8004058:	095b      	lsrs	r3, r3, #5
 800405a:	2264      	movs	r2, #100	; 0x64
 800405c:	fb02 f303 	mul.w	r3, r2, r3
 8004060:	1af3      	subs	r3, r6, r3
 8004062:	00db      	lsls	r3, r3, #3
 8004064:	3332      	adds	r3, #50	; 0x32
 8004066:	4a3f      	ldr	r2, [pc, #252]	; (8004164 <UART_SetConfig+0x2c0>)
 8004068:	fba2 2303 	umull	r2, r3, r2, r3
 800406c:	095b      	lsrs	r3, r3, #5
 800406e:	f003 0307 	and.w	r3, r3, #7
 8004072:	442b      	add	r3, r5
 8004074:	60a3      	str	r3, [r4, #8]
 8004076:	e159      	b.n	800432c <UART_SetConfig+0x488>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681c      	ldr	r4, [r3, #0]
 800407c:	f7fe fdfe 	bl	8002c7c <HAL_RCC_GetPCLK1Freq>
 8004080:	4602      	mov	r2, r0
 8004082:	4613      	mov	r3, r2
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	4413      	add	r3, r2
 8004088:	009a      	lsls	r2, r3, #2
 800408a:	441a      	add	r2, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	005b      	lsls	r3, r3, #1
 8004092:	fbb2 f3f3 	udiv	r3, r2, r3
 8004096:	4a33      	ldr	r2, [pc, #204]	; (8004164 <UART_SetConfig+0x2c0>)
 8004098:	fba2 2303 	umull	r2, r3, r2, r3
 800409c:	095b      	lsrs	r3, r3, #5
 800409e:	011d      	lsls	r5, r3, #4
 80040a0:	f7fe fdec 	bl	8002c7c <HAL_RCC_GetPCLK1Freq>
 80040a4:	4602      	mov	r2, r0
 80040a6:	4613      	mov	r3, r2
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	4413      	add	r3, r2
 80040ac:	009a      	lsls	r2, r3, #2
 80040ae:	441a      	add	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	005b      	lsls	r3, r3, #1
 80040b6:	fbb2 f6f3 	udiv	r6, r2, r3
 80040ba:	f7fe fddf 	bl	8002c7c <HAL_RCC_GetPCLK1Freq>
 80040be:	4602      	mov	r2, r0
 80040c0:	4613      	mov	r3, r2
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	4413      	add	r3, r2
 80040c6:	009a      	lsls	r2, r3, #2
 80040c8:	441a      	add	r2, r3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	005b      	lsls	r3, r3, #1
 80040d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d4:	4a23      	ldr	r2, [pc, #140]	; (8004164 <UART_SetConfig+0x2c0>)
 80040d6:	fba2 2303 	umull	r2, r3, r2, r3
 80040da:	095b      	lsrs	r3, r3, #5
 80040dc:	2264      	movs	r2, #100	; 0x64
 80040de:	fb02 f303 	mul.w	r3, r2, r3
 80040e2:	1af3      	subs	r3, r6, r3
 80040e4:	00db      	lsls	r3, r3, #3
 80040e6:	3332      	adds	r3, #50	; 0x32
 80040e8:	4a1e      	ldr	r2, [pc, #120]	; (8004164 <UART_SetConfig+0x2c0>)
 80040ea:	fba2 2303 	umull	r2, r3, r2, r3
 80040ee:	095b      	lsrs	r3, r3, #5
 80040f0:	005b      	lsls	r3, r3, #1
 80040f2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80040f6:	441d      	add	r5, r3
 80040f8:	f7fe fdc0 	bl	8002c7c <HAL_RCC_GetPCLK1Freq>
 80040fc:	4602      	mov	r2, r0
 80040fe:	4613      	mov	r3, r2
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	4413      	add	r3, r2
 8004104:	009a      	lsls	r2, r3, #2
 8004106:	441a      	add	r2, r3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	005b      	lsls	r3, r3, #1
 800410e:	fbb2 f6f3 	udiv	r6, r2, r3
 8004112:	f7fe fdb3 	bl	8002c7c <HAL_RCC_GetPCLK1Freq>
 8004116:	4602      	mov	r2, r0
 8004118:	4613      	mov	r3, r2
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	4413      	add	r3, r2
 800411e:	009a      	lsls	r2, r3, #2
 8004120:	441a      	add	r2, r3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	005b      	lsls	r3, r3, #1
 8004128:	fbb2 f3f3 	udiv	r3, r2, r3
 800412c:	4a0d      	ldr	r2, [pc, #52]	; (8004164 <UART_SetConfig+0x2c0>)
 800412e:	fba2 2303 	umull	r2, r3, r2, r3
 8004132:	095b      	lsrs	r3, r3, #5
 8004134:	2264      	movs	r2, #100	; 0x64
 8004136:	fb02 f303 	mul.w	r3, r2, r3
 800413a:	1af3      	subs	r3, r6, r3
 800413c:	00db      	lsls	r3, r3, #3
 800413e:	3332      	adds	r3, #50	; 0x32
 8004140:	4a08      	ldr	r2, [pc, #32]	; (8004164 <UART_SetConfig+0x2c0>)
 8004142:	fba2 2303 	umull	r2, r3, r2, r3
 8004146:	095b      	lsrs	r3, r3, #5
 8004148:	f003 0307 	and.w	r3, r3, #7
 800414c:	442b      	add	r3, r5
 800414e:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8004150:	e0ec      	b.n	800432c <UART_SetConfig+0x488>
 8004152:	bf00      	nop
 8004154:	00a037a0 	.word	0x00a037a0
 8004158:	0800b1e4 	.word	0x0800b1e4
 800415c:	40011000 	.word	0x40011000
 8004160:	40011400 	.word	0x40011400
 8004164:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a71      	ldr	r2, [pc, #452]	; (8004334 <UART_SetConfig+0x490>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d004      	beq.n	800417c <UART_SetConfig+0x2d8>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a70      	ldr	r2, [pc, #448]	; (8004338 <UART_SetConfig+0x494>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d16b      	bne.n	8004254 <UART_SetConfig+0x3b0>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681c      	ldr	r4, [r3, #0]
 8004180:	f7fe fd90 	bl	8002ca4 <HAL_RCC_GetPCLK2Freq>
 8004184:	4602      	mov	r2, r0
 8004186:	4613      	mov	r3, r2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	4413      	add	r3, r2
 800418c:	009a      	lsls	r2, r3, #2
 800418e:	441a      	add	r2, r3
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	fbb2 f3f3 	udiv	r3, r2, r3
 800419a:	4a68      	ldr	r2, [pc, #416]	; (800433c <UART_SetConfig+0x498>)
 800419c:	fba2 2303 	umull	r2, r3, r2, r3
 80041a0:	095b      	lsrs	r3, r3, #5
 80041a2:	011d      	lsls	r5, r3, #4
 80041a4:	f7fe fd7e 	bl	8002ca4 <HAL_RCC_GetPCLK2Freq>
 80041a8:	4602      	mov	r2, r0
 80041aa:	4613      	mov	r3, r2
 80041ac:	009b      	lsls	r3, r3, #2
 80041ae:	4413      	add	r3, r2
 80041b0:	009a      	lsls	r2, r3, #2
 80041b2:	441a      	add	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	fbb2 f6f3 	udiv	r6, r2, r3
 80041be:	f7fe fd71 	bl	8002ca4 <HAL_RCC_GetPCLK2Freq>
 80041c2:	4602      	mov	r2, r0
 80041c4:	4613      	mov	r3, r2
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	4413      	add	r3, r2
 80041ca:	009a      	lsls	r2, r3, #2
 80041cc:	441a      	add	r2, r3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d8:	4a58      	ldr	r2, [pc, #352]	; (800433c <UART_SetConfig+0x498>)
 80041da:	fba2 2303 	umull	r2, r3, r2, r3
 80041de:	095b      	lsrs	r3, r3, #5
 80041e0:	2264      	movs	r2, #100	; 0x64
 80041e2:	fb02 f303 	mul.w	r3, r2, r3
 80041e6:	1af3      	subs	r3, r6, r3
 80041e8:	011b      	lsls	r3, r3, #4
 80041ea:	3332      	adds	r3, #50	; 0x32
 80041ec:	4a53      	ldr	r2, [pc, #332]	; (800433c <UART_SetConfig+0x498>)
 80041ee:	fba2 2303 	umull	r2, r3, r2, r3
 80041f2:	095b      	lsrs	r3, r3, #5
 80041f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041f8:	441d      	add	r5, r3
 80041fa:	f7fe fd53 	bl	8002ca4 <HAL_RCC_GetPCLK2Freq>
 80041fe:	4602      	mov	r2, r0
 8004200:	4613      	mov	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	4413      	add	r3, r2
 8004206:	009a      	lsls	r2, r3, #2
 8004208:	441a      	add	r2, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	fbb2 f6f3 	udiv	r6, r2, r3
 8004214:	f7fe fd46 	bl	8002ca4 <HAL_RCC_GetPCLK2Freq>
 8004218:	4602      	mov	r2, r0
 800421a:	4613      	mov	r3, r2
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	4413      	add	r3, r2
 8004220:	009a      	lsls	r2, r3, #2
 8004222:	441a      	add	r2, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	fbb2 f3f3 	udiv	r3, r2, r3
 800422e:	4a43      	ldr	r2, [pc, #268]	; (800433c <UART_SetConfig+0x498>)
 8004230:	fba2 2303 	umull	r2, r3, r2, r3
 8004234:	095b      	lsrs	r3, r3, #5
 8004236:	2264      	movs	r2, #100	; 0x64
 8004238:	fb02 f303 	mul.w	r3, r2, r3
 800423c:	1af3      	subs	r3, r6, r3
 800423e:	011b      	lsls	r3, r3, #4
 8004240:	3332      	adds	r3, #50	; 0x32
 8004242:	4a3e      	ldr	r2, [pc, #248]	; (800433c <UART_SetConfig+0x498>)
 8004244:	fba2 2303 	umull	r2, r3, r2, r3
 8004248:	095b      	lsrs	r3, r3, #5
 800424a:	f003 030f 	and.w	r3, r3, #15
 800424e:	442b      	add	r3, r5
 8004250:	60a3      	str	r3, [r4, #8]
 8004252:	e06b      	b.n	800432c <UART_SetConfig+0x488>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681c      	ldr	r4, [r3, #0]
 8004258:	f7fe fd10 	bl	8002c7c <HAL_RCC_GetPCLK1Freq>
 800425c:	4602      	mov	r2, r0
 800425e:	4613      	mov	r3, r2
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	4413      	add	r3, r2
 8004264:	009a      	lsls	r2, r3, #2
 8004266:	441a      	add	r2, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004272:	4a32      	ldr	r2, [pc, #200]	; (800433c <UART_SetConfig+0x498>)
 8004274:	fba2 2303 	umull	r2, r3, r2, r3
 8004278:	095b      	lsrs	r3, r3, #5
 800427a:	011d      	lsls	r5, r3, #4
 800427c:	f7fe fcfe 	bl	8002c7c <HAL_RCC_GetPCLK1Freq>
 8004280:	4602      	mov	r2, r0
 8004282:	4613      	mov	r3, r2
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	4413      	add	r3, r2
 8004288:	009a      	lsls	r2, r3, #2
 800428a:	441a      	add	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	009b      	lsls	r3, r3, #2
 8004292:	fbb2 f6f3 	udiv	r6, r2, r3
 8004296:	f7fe fcf1 	bl	8002c7c <HAL_RCC_GetPCLK1Freq>
 800429a:	4602      	mov	r2, r0
 800429c:	4613      	mov	r3, r2
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	4413      	add	r3, r2
 80042a2:	009a      	lsls	r2, r3, #2
 80042a4:	441a      	add	r2, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80042b0:	4a22      	ldr	r2, [pc, #136]	; (800433c <UART_SetConfig+0x498>)
 80042b2:	fba2 2303 	umull	r2, r3, r2, r3
 80042b6:	095b      	lsrs	r3, r3, #5
 80042b8:	2264      	movs	r2, #100	; 0x64
 80042ba:	fb02 f303 	mul.w	r3, r2, r3
 80042be:	1af3      	subs	r3, r6, r3
 80042c0:	011b      	lsls	r3, r3, #4
 80042c2:	3332      	adds	r3, #50	; 0x32
 80042c4:	4a1d      	ldr	r2, [pc, #116]	; (800433c <UART_SetConfig+0x498>)
 80042c6:	fba2 2303 	umull	r2, r3, r2, r3
 80042ca:	095b      	lsrs	r3, r3, #5
 80042cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042d0:	441d      	add	r5, r3
 80042d2:	f7fe fcd3 	bl	8002c7c <HAL_RCC_GetPCLK1Freq>
 80042d6:	4602      	mov	r2, r0
 80042d8:	4613      	mov	r3, r2
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	4413      	add	r3, r2
 80042de:	009a      	lsls	r2, r3, #2
 80042e0:	441a      	add	r2, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80042ec:	f7fe fcc6 	bl	8002c7c <HAL_RCC_GetPCLK1Freq>
 80042f0:	4602      	mov	r2, r0
 80042f2:	4613      	mov	r3, r2
 80042f4:	009b      	lsls	r3, r3, #2
 80042f6:	4413      	add	r3, r2
 80042f8:	009a      	lsls	r2, r3, #2
 80042fa:	441a      	add	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	fbb2 f3f3 	udiv	r3, r2, r3
 8004306:	4a0d      	ldr	r2, [pc, #52]	; (800433c <UART_SetConfig+0x498>)
 8004308:	fba2 2303 	umull	r2, r3, r2, r3
 800430c:	095b      	lsrs	r3, r3, #5
 800430e:	2264      	movs	r2, #100	; 0x64
 8004310:	fb02 f303 	mul.w	r3, r2, r3
 8004314:	1af3      	subs	r3, r6, r3
 8004316:	011b      	lsls	r3, r3, #4
 8004318:	3332      	adds	r3, #50	; 0x32
 800431a:	4a08      	ldr	r2, [pc, #32]	; (800433c <UART_SetConfig+0x498>)
 800431c:	fba2 2303 	umull	r2, r3, r2, r3
 8004320:	095b      	lsrs	r3, r3, #5
 8004322:	f003 030f 	and.w	r3, r3, #15
 8004326:	442b      	add	r3, r5
 8004328:	60a3      	str	r3, [r4, #8]
}
 800432a:	e7ff      	b.n	800432c <UART_SetConfig+0x488>
 800432c:	bf00      	nop
 800432e:	3714      	adds	r7, #20
 8004330:	46bd      	mov	sp, r7
 8004332:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004334:	40011000 	.word	0x40011000
 8004338:	40011400 	.word	0x40011400
 800433c:	51eb851f 	.word	0x51eb851f

08004340 <L6470_ResetAppCmdPkg>:
  * @brief  Reset the structure used to store the identifier of the L6470
  *         application command and its the needed parameters.
  * @param  L6470_AppCmdPkg   The structure to be reset.
  */
void L6470_ResetAppCmdPkg(sL6470_AppCmdPkg_t* pL6470_AppCmdPkg)
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  uint8_t id;
  
  for(id=0; id<L6470DAISYCHAINSIZE; id++)
 8004348:	2300      	movs	r3, #0
 800434a:	73fb      	strb	r3, [r7, #15]
 800434c:	e01a      	b.n	8004384 <L6470_ResetAppCmdPkg+0x44>
  {
    (pL6470_AppCmdPkg+id)->L6470_AppCmdId=(eL6470_AppCmdId_t)0;
 800434e:	7bfb      	ldrb	r3, [r7, #15]
 8004350:	011b      	lsls	r3, r3, #4
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	4413      	add	r3, r2
 8004356:	2200      	movs	r2, #0
 8004358:	701a      	strb	r2, [r3, #0]
    (pL6470_AppCmdPkg+id)->p1=0;
 800435a:	7bfb      	ldrb	r3, [r7, #15]
 800435c:	011b      	lsls	r3, r3, #4
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	4413      	add	r3, r2
 8004362:	2200      	movs	r2, #0
 8004364:	605a      	str	r2, [r3, #4]
    (pL6470_AppCmdPkg+id)->p2=0;
 8004366:	7bfb      	ldrb	r3, [r7, #15]
 8004368:	011b      	lsls	r3, r3, #4
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	4413      	add	r3, r2
 800436e:	2200      	movs	r2, #0
 8004370:	609a      	str	r2, [r3, #8]
    (pL6470_AppCmdPkg+id)->p3=0;
 8004372:	7bfb      	ldrb	r3, [r7, #15]
 8004374:	011b      	lsls	r3, r3, #4
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	4413      	add	r3, r2
 800437a:	2200      	movs	r2, #0
 800437c:	60da      	str	r2, [r3, #12]
  for(id=0; id<L6470DAISYCHAINSIZE; id++)
 800437e:	7bfb      	ldrb	r3, [r7, #15]
 8004380:	3301      	adds	r3, #1
 8004382:	73fb      	strb	r3, [r7, #15]
 8004384:	7bfb      	ldrb	r3, [r7, #15]
 8004386:	2b03      	cmp	r3, #3
 8004388:	d9e1      	bls.n	800434e <L6470_ResetAppCmdPkg+0xe>
  }
}
 800438a:	bf00      	nop
 800438c:	3714      	adds	r7, #20
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr

08004396 <L6470_FillAppCmdPkg>:
  * @param  p1                The 1st parameter (if it is not needed it will be not considered).
  * @param  p2                The 2nd parameter (if it is not needed it will be not considered).
  * @param  p3                The 3rd parameter (if it is not needed it will be not considered).
  */
void L6470_FillAppCmdPkg(uint8_t L6470_Id, sL6470_AppCmdPkg_t* pL6470_AppCmdPkg, eL6470_AppCmdId_t L6470_AppCmdId, uint32_t p1, uint32_t p2, uint32_t p3)
{
 8004396:	b480      	push	{r7}
 8004398:	b085      	sub	sp, #20
 800439a:	af00      	add	r7, sp, #0
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	607b      	str	r3, [r7, #4]
 80043a0:	4603      	mov	r3, r0
 80043a2:	73fb      	strb	r3, [r7, #15]
 80043a4:	4613      	mov	r3, r2
 80043a6:	73bb      	strb	r3, [r7, #14]
  (pL6470_AppCmdPkg+L6470_Id)->L6470_AppCmdId = L6470_AppCmdId;
 80043a8:	7bfb      	ldrb	r3, [r7, #15]
 80043aa:	011b      	lsls	r3, r3, #4
 80043ac:	68ba      	ldr	r2, [r7, #8]
 80043ae:	4413      	add	r3, r2
 80043b0:	7bba      	ldrb	r2, [r7, #14]
 80043b2:	701a      	strb	r2, [r3, #0]
  (pL6470_AppCmdPkg+L6470_Id)->p1 = p1;
 80043b4:	7bfb      	ldrb	r3, [r7, #15]
 80043b6:	011b      	lsls	r3, r3, #4
 80043b8:	68ba      	ldr	r2, [r7, #8]
 80043ba:	4413      	add	r3, r2
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	605a      	str	r2, [r3, #4]
  (pL6470_AppCmdPkg+L6470_Id)->p2 = p2;
 80043c0:	7bfb      	ldrb	r3, [r7, #15]
 80043c2:	011b      	lsls	r3, r3, #4
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	4413      	add	r3, r2
 80043c8:	69ba      	ldr	r2, [r7, #24]
 80043ca:	609a      	str	r2, [r3, #8]
  (pL6470_AppCmdPkg+L6470_Id)->p3 = p3;
 80043cc:	7bfb      	ldrb	r3, [r7, #15]
 80043ce:	011b      	lsls	r3, r3, #4
 80043d0:	68ba      	ldr	r2, [r7, #8]
 80043d2:	4413      	add	r3, r2
 80043d4:	69fa      	ldr	r2, [r7, #28]
 80043d6:	60da      	str	r2, [r3, #12]
}
 80043d8:	bf00      	nop
 80043da:	3714      	adds	r7, #20
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr

080043e4 <L6470_PrepareAppCmdPkg>:
  * @param  p1                The 1st parameter (if it is not needed it will be not considered).
  * @param  p2                The 2nd parameter (if it is not needed it will be not considered).
  * @param  p3                The 3rd parameter (if it is not needed it will be not considered).
  */
void L6470_PrepareAppCmdPkg(uint8_t L6470_Id, sL6470_AppCmdPkg_t* pL6470_AppCmdPkg, eL6470_AppCmdId_t L6470_AppCmdId, uint32_t p1, uint32_t p2, uint32_t p3)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b086      	sub	sp, #24
 80043e8:	af02      	add	r7, sp, #8
 80043ea:	60b9      	str	r1, [r7, #8]
 80043ec:	607b      	str	r3, [r7, #4]
 80043ee:	4603      	mov	r3, r0
 80043f0:	73fb      	strb	r3, [r7, #15]
 80043f2:	4613      	mov	r3, r2
 80043f4:	73bb      	strb	r3, [r7, #14]
  if(!L6470_DaisyChain_HalfPrepared)
 80043f6:	4b0c      	ldr	r3, [pc, #48]	; (8004428 <L6470_PrepareAppCmdPkg+0x44>)
 80043f8:	781b      	ldrb	r3, [r3, #0]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d105      	bne.n	800440a <L6470_PrepareAppCmdPkg+0x26>
  {
    L6470_DaisyChain_HalfPrepared = ONE_F; /* To avoid to delete the previous entered command */
 80043fe:	4b0a      	ldr	r3, [pc, #40]	; (8004428 <L6470_PrepareAppCmdPkg+0x44>)
 8004400:	2201      	movs	r2, #1
 8004402:	701a      	strb	r2, [r3, #0]
    L6470_ResetAppCmdPkg(pL6470_AppCmdPkg);
 8004404:	68b8      	ldr	r0, [r7, #8]
 8004406:	f7ff ff9b 	bl	8004340 <L6470_ResetAppCmdPkg>
  }
  
  L6470_FillAppCmdPkg(L6470_Id, pL6470_AppCmdPkg, L6470_AppCmdId, p1, p2, p3);
 800440a:	7bba      	ldrb	r2, [r7, #14]
 800440c:	7bf8      	ldrb	r0, [r7, #15]
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	9301      	str	r3, [sp, #4]
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	9300      	str	r3, [sp, #0]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	68b9      	ldr	r1, [r7, #8]
 800441a:	f7ff ffbc 	bl	8004396 <L6470_FillAppCmdPkg>
}
 800441e:	bf00      	nop
 8004420:	3710      	adds	r7, #16
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	200007c8 	.word	0x200007c8

0800442c <L6470_PrepareDaisyChainCommand>:
  *
  * @param  pL6470_AppCmdPkg              Pointer to the sL6470_AppCmdPkg_t to be filled.
  * @param  pL6470_DaisyChainSpiTxStruct  Pointer to the structure used by SPI to send the commands.
  */
void L6470_PrepareDaisyChainCommand(sL6470_AppCmdPkg_t* pL6470_AppCmdPkg, uint8_t* pL6470_DaisyChainSpiTxStruct)
{
 800442c:	b490      	push	{r4, r7}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	6039      	str	r1, [r7, #0]
  uint8_t PARAMLengthBytes; /* The number of bytes related to the numeric value for the addressed register */
  uint8_t spibyte;
  uint8_t i;
  
  /* Reset the structure used to send the command to the L6470 Daisy Chain through the SPI */
  i = 0;
 8004436:	2300      	movs	r3, #0
 8004438:	737b      	strb	r3, [r7, #13]
  for(spibyte=0;spibyte<L6470MAXSPICMDBYTESIZE;spibyte++)
 800443a:	2300      	movs	r3, #0
 800443c:	73bb      	strb	r3, [r7, #14]
 800443e:	e013      	b.n	8004468 <L6470_PrepareDaisyChainCommand+0x3c>
    for(PkgId=0; PkgId<L6470DAISYCHAINSIZE; PkgId++)
 8004440:	2300      	movs	r3, #0
 8004442:	73fb      	strb	r3, [r7, #15]
 8004444:	e00a      	b.n	800445c <L6470_PrepareDaisyChainCommand+0x30>
      *(pL6470_DaisyChainSpiTxStruct+(i++)) = 0x00;
 8004446:	7b7b      	ldrb	r3, [r7, #13]
 8004448:	1c5a      	adds	r2, r3, #1
 800444a:	737a      	strb	r2, [r7, #13]
 800444c:	461a      	mov	r2, r3
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	4413      	add	r3, r2
 8004452:	2200      	movs	r2, #0
 8004454:	701a      	strb	r2, [r3, #0]
    for(PkgId=0; PkgId<L6470DAISYCHAINSIZE; PkgId++)
 8004456:	7bfb      	ldrb	r3, [r7, #15]
 8004458:	3301      	adds	r3, #1
 800445a:	73fb      	strb	r3, [r7, #15]
 800445c:	7bfb      	ldrb	r3, [r7, #15]
 800445e:	2b03      	cmp	r3, #3
 8004460:	d9f1      	bls.n	8004446 <L6470_PrepareDaisyChainCommand+0x1a>
  for(spibyte=0;spibyte<L6470MAXSPICMDBYTESIZE;spibyte++)
 8004462:	7bbb      	ldrb	r3, [r7, #14]
 8004464:	3301      	adds	r3, #1
 8004466:	73bb      	strb	r3, [r7, #14]
 8004468:	7bbb      	ldrb	r3, [r7, #14]
 800446a:	2b03      	cmp	r3, #3
 800446c:	d9e8      	bls.n	8004440 <L6470_PrepareDaisyChainCommand+0x14>
  
  for(PkgId=0; PkgId<L6470DAISYCHAINSIZE; PkgId++)
 800446e:	2300      	movs	r3, #0
 8004470:	73fb      	strb	r3, [r7, #15]
 8004472:	e1f7      	b.n	8004864 <L6470_PrepareDaisyChainCommand+0x438>
  {
    /* Build the 1st bytes to transmit with the binary code of the command */
    *(pL6470_DaisyChainSpiTxStruct+((0*L6470DAISYCHAINSIZE)+PkgId)) = (L6470_ApplicationCommand[(pL6470_AppCmdPkg+PkgId)->L6470_AppCmdId].BinaryCode);
 8004474:	7bfb      	ldrb	r3, [r7, #15]
 8004476:	683a      	ldr	r2, [r7, #0]
 8004478:	441a      	add	r2, r3
 800447a:	7bfb      	ldrb	r3, [r7, #15]
 800447c:	011b      	lsls	r3, r3, #4
 800447e:	6879      	ldr	r1, [r7, #4]
 8004480:	440b      	add	r3, r1
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	4618      	mov	r0, r3
 8004486:	49b3      	ldr	r1, [pc, #716]	; (8004754 <L6470_PrepareDaisyChainCommand+0x328>)
 8004488:	4603      	mov	r3, r0
 800448a:	00db      	lsls	r3, r3, #3
 800448c:	1a1b      	subs	r3, r3, r0
 800448e:	005b      	lsls	r3, r3, #1
 8004490:	440b      	add	r3, r1
 8004492:	330c      	adds	r3, #12
 8004494:	781b      	ldrb	r3, [r3, #0]
 8004496:	7013      	strb	r3, [r2, #0]
    
    /* Perform the related L6470_AppCmdId */
    switch((pL6470_AppCmdPkg+PkgId)->L6470_AppCmdId)
 8004498:	7bfb      	ldrb	r3, [r7, #15]
 800449a:	011b      	lsls	r3, r3, #4
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	4413      	add	r3, r2
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	2b12      	cmp	r3, #18
 80044a4:	f200 81db 	bhi.w	800485e <L6470_PrepareDaisyChainCommand+0x432>
 80044a8:	a201      	add	r2, pc, #4	; (adr r2, 80044b0 <L6470_PrepareDaisyChainCommand+0x84>)
 80044aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ae:	bf00      	nop
 80044b0:	0800485f 	.word	0x0800485f
 80044b4:	080044fd 	.word	0x080044fd
 80044b8:	08004585 	.word	0x08004585
 80044bc:	080045b3 	.word	0x080045b3
 80044c0:	0800461b 	.word	0x0800461b
 80044c4:	08004649 	.word	0x08004649
 80044c8:	080046b1 	.word	0x080046b1
 80044cc:	080046ed 	.word	0x080046ed
 80044d0:	08004761 	.word	0x08004761
 80044d4:	080047fd 	.word	0x080047fd
 80044d8:	0800485f 	.word	0x0800485f
 80044dc:	0800485f 	.word	0x0800485f
 80044e0:	0800485f 	.word	0x0800485f
 80044e4:	0800485f 	.word	0x0800485f
 80044e8:	0800485f 	.word	0x0800485f
 80044ec:	0800485f 	.word	0x0800485f
 80044f0:	0800485f 	.word	0x0800485f
 80044f4:	0800485f 	.word	0x0800485f
 80044f8:	0800485f 	.word	0x0800485f
    {
    case L6470_NOP_ID:
      break;
    case L6470_SETPARAM_ID:
      /* Build the 1st bytes to transmit (PARAM) */
      *(pL6470_DaisyChainSpiTxStruct+((0*L6470DAISYCHAINSIZE)+PkgId)) |= (L6470_Register[((pL6470_AppCmdPkg+PkgId)->p1)].Address);
 80044fc:	7bfb      	ldrb	r3, [r7, #15]
 80044fe:	683a      	ldr	r2, [r7, #0]
 8004500:	18d1      	adds	r1, r2, r3
 8004502:	7bfb      	ldrb	r3, [r7, #15]
 8004504:	683a      	ldr	r2, [r7, #0]
 8004506:	4413      	add	r3, r2
 8004508:	7818      	ldrb	r0, [r3, #0]
 800450a:	7bfb      	ldrb	r3, [r7, #15]
 800450c:	011b      	lsls	r3, r3, #4
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	4413      	add	r3, r2
 8004512:	685a      	ldr	r2, [r3, #4]
 8004514:	4c90      	ldr	r4, [pc, #576]	; (8004758 <L6470_PrepareDaisyChainCommand+0x32c>)
 8004516:	4613      	mov	r3, r2
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	4413      	add	r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	4423      	add	r3, r4
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	4303      	orrs	r3, r0
 8004524:	b2db      	uxtb	r3, r3
 8004526:	700b      	strb	r3, [r1, #0]
      
      /* The length, in byte, of this register (PARAM) is... */
      PARAMLengthBytes = L6470_Register[((pL6470_AppCmdPkg+PkgId)->p1)].LengthByte;
 8004528:	7bfb      	ldrb	r3, [r7, #15]
 800452a:	011b      	lsls	r3, r3, #4
 800452c:	687a      	ldr	r2, [r7, #4]
 800452e:	4413      	add	r3, r2
 8004530:	685a      	ldr	r2, [r3, #4]
 8004532:	4989      	ldr	r1, [pc, #548]	; (8004758 <L6470_PrepareDaisyChainCommand+0x32c>)
 8004534:	4613      	mov	r3, r2
 8004536:	009b      	lsls	r3, r3, #2
 8004538:	4413      	add	r3, r2
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	440b      	add	r3, r1
 800453e:	330e      	adds	r3, #14
 8004540:	781b      	ldrb	r3, [r3, #0]
 8004542:	733b      	strb	r3, [r7, #12]
      
      /* Build the others bytes to transmit (VALUE) */
      for (spibyte=1; spibyte<(PARAMLengthBytes+1); spibyte++)
 8004544:	2301      	movs	r3, #1
 8004546:	73bb      	strb	r3, [r7, #14]
 8004548:	e016      	b.n	8004578 <L6470_PrepareDaisyChainCommand+0x14c>
      {
        *(pL6470_DaisyChainSpiTxStruct+((spibyte*L6470DAISYCHAINSIZE)+PkgId)) = (uint8_t)(((pL6470_AppCmdPkg+PkgId)->p2) >> (8*(PARAMLengthBytes-spibyte)));
 800454a:	7bbb      	ldrb	r3, [r7, #14]
 800454c:	009a      	lsls	r2, r3, #2
 800454e:	7bfb      	ldrb	r3, [r7, #15]
 8004550:	4413      	add	r3, r2
 8004552:	461a      	mov	r2, r3
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	4413      	add	r3, r2
 8004558:	7bfa      	ldrb	r2, [r7, #15]
 800455a:	0112      	lsls	r2, r2, #4
 800455c:	6879      	ldr	r1, [r7, #4]
 800455e:	440a      	add	r2, r1
 8004560:	6891      	ldr	r1, [r2, #8]
 8004562:	7b38      	ldrb	r0, [r7, #12]
 8004564:	7bba      	ldrb	r2, [r7, #14]
 8004566:	1a82      	subs	r2, r0, r2
 8004568:	00d2      	lsls	r2, r2, #3
 800456a:	fa21 f202 	lsr.w	r2, r1, r2
 800456e:	b2d2      	uxtb	r2, r2
 8004570:	701a      	strb	r2, [r3, #0]
      for (spibyte=1; spibyte<(PARAMLengthBytes+1); spibyte++)
 8004572:	7bbb      	ldrb	r3, [r7, #14]
 8004574:	3301      	adds	r3, #1
 8004576:	73bb      	strb	r3, [r7, #14]
 8004578:	7bba      	ldrb	r2, [r7, #14]
 800457a:	7b3b      	ldrb	r3, [r7, #12]
 800457c:	3301      	adds	r3, #1
 800457e:	429a      	cmp	r2, r3
 8004580:	dbe3      	blt.n	800454a <L6470_PrepareDaisyChainCommand+0x11e>
      }
      break;
 8004582:	e16c      	b.n	800485e <L6470_PrepareDaisyChainCommand+0x432>
    case L6470_GETPARAM_ID:
      /* Build the 1st bytes to transmit (PARAM) */
      *(pL6470_DaisyChainSpiTxStruct+((0*L6470DAISYCHAINSIZE)+PkgId)) |= (L6470_Register[((pL6470_AppCmdPkg+PkgId)->p1)].Address);
 8004584:	7bfb      	ldrb	r3, [r7, #15]
 8004586:	683a      	ldr	r2, [r7, #0]
 8004588:	18d1      	adds	r1, r2, r3
 800458a:	7bfb      	ldrb	r3, [r7, #15]
 800458c:	683a      	ldr	r2, [r7, #0]
 800458e:	4413      	add	r3, r2
 8004590:	7818      	ldrb	r0, [r3, #0]
 8004592:	7bfb      	ldrb	r3, [r7, #15]
 8004594:	011b      	lsls	r3, r3, #4
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	4413      	add	r3, r2
 800459a:	685a      	ldr	r2, [r3, #4]
 800459c:	4c6e      	ldr	r4, [pc, #440]	; (8004758 <L6470_PrepareDaisyChainCommand+0x32c>)
 800459e:	4613      	mov	r3, r2
 80045a0:	009b      	lsls	r3, r3, #2
 80045a2:	4413      	add	r3, r2
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	4423      	add	r3, r4
 80045a8:	781b      	ldrb	r3, [r3, #0]
 80045aa:	4303      	orrs	r3, r0
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	700b      	strb	r3, [r1, #0]
      break;
 80045b0:	e155      	b.n	800485e <L6470_PrepareDaisyChainCommand+0x432>
    case L6470_RUN_ID:
      /* Build the 1st bytes to transmit (DIR) */
      *(pL6470_DaisyChainSpiTxStruct+((0*L6470DAISYCHAINSIZE)+PkgId)) |= (L6470_Direction[((pL6470_AppCmdPkg+PkgId)->p1)].BinaryCode);
 80045b2:	7bfb      	ldrb	r3, [r7, #15]
 80045b4:	683a      	ldr	r2, [r7, #0]
 80045b6:	18d1      	adds	r1, r2, r3
 80045b8:	7bfb      	ldrb	r3, [r7, #15]
 80045ba:	683a      	ldr	r2, [r7, #0]
 80045bc:	4413      	add	r3, r2
 80045be:	7818      	ldrb	r0, [r3, #0]
 80045c0:	7bfb      	ldrb	r3, [r7, #15]
 80045c2:	011b      	lsls	r3, r3, #4
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	4413      	add	r3, r2
 80045c8:	685a      	ldr	r2, [r3, #4]
 80045ca:	4c64      	ldr	r4, [pc, #400]	; (800475c <L6470_PrepareDaisyChainCommand+0x330>)
 80045cc:	4613      	mov	r3, r2
 80045ce:	00db      	lsls	r3, r3, #3
 80045d0:	4413      	add	r3, r2
 80045d2:	4423      	add	r3, r4
 80045d4:	3308      	adds	r3, #8
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	4303      	orrs	r3, r0
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	700b      	strb	r3, [r1, #0]
      
      /* Build the others bytes to transmit (SPD) */
      for (spibyte=1; spibyte<(3+1); spibyte++)
 80045de:	2301      	movs	r3, #1
 80045e0:	73bb      	strb	r3, [r7, #14]
 80045e2:	e016      	b.n	8004612 <L6470_PrepareDaisyChainCommand+0x1e6>
      {
        *(pL6470_DaisyChainSpiTxStruct+((spibyte*L6470DAISYCHAINSIZE)+PkgId)) = (uint8_t)(((pL6470_AppCmdPkg+PkgId)->p2) >> (8*(3-spibyte)));
 80045e4:	7bbb      	ldrb	r3, [r7, #14]
 80045e6:	009a      	lsls	r2, r3, #2
 80045e8:	7bfb      	ldrb	r3, [r7, #15]
 80045ea:	4413      	add	r3, r2
 80045ec:	461a      	mov	r2, r3
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	4413      	add	r3, r2
 80045f2:	7bfa      	ldrb	r2, [r7, #15]
 80045f4:	0112      	lsls	r2, r2, #4
 80045f6:	6879      	ldr	r1, [r7, #4]
 80045f8:	440a      	add	r2, r1
 80045fa:	6891      	ldr	r1, [r2, #8]
 80045fc:	7bba      	ldrb	r2, [r7, #14]
 80045fe:	f1c2 0203 	rsb	r2, r2, #3
 8004602:	00d2      	lsls	r2, r2, #3
 8004604:	fa21 f202 	lsr.w	r2, r1, r2
 8004608:	b2d2      	uxtb	r2, r2
 800460a:	701a      	strb	r2, [r3, #0]
      for (spibyte=1; spibyte<(3+1); spibyte++)
 800460c:	7bbb      	ldrb	r3, [r7, #14]
 800460e:	3301      	adds	r3, #1
 8004610:	73bb      	strb	r3, [r7, #14]
 8004612:	7bbb      	ldrb	r3, [r7, #14]
 8004614:	2b03      	cmp	r3, #3
 8004616:	d9e5      	bls.n	80045e4 <L6470_PrepareDaisyChainCommand+0x1b8>
      }
      break;
 8004618:	e121      	b.n	800485e <L6470_PrepareDaisyChainCommand+0x432>
    case L6470_STEPCLOCK_ID:
      /* Build the 1st bytes to transmit (DIR) */
      *(pL6470_DaisyChainSpiTxStruct+((0*L6470DAISYCHAINSIZE)+PkgId)) |= (L6470_Direction[((pL6470_AppCmdPkg+PkgId)->p1)].BinaryCode);
 800461a:	7bfb      	ldrb	r3, [r7, #15]
 800461c:	683a      	ldr	r2, [r7, #0]
 800461e:	18d1      	adds	r1, r2, r3
 8004620:	7bfb      	ldrb	r3, [r7, #15]
 8004622:	683a      	ldr	r2, [r7, #0]
 8004624:	4413      	add	r3, r2
 8004626:	7818      	ldrb	r0, [r3, #0]
 8004628:	7bfb      	ldrb	r3, [r7, #15]
 800462a:	011b      	lsls	r3, r3, #4
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	4413      	add	r3, r2
 8004630:	685a      	ldr	r2, [r3, #4]
 8004632:	4c4a      	ldr	r4, [pc, #296]	; (800475c <L6470_PrepareDaisyChainCommand+0x330>)
 8004634:	4613      	mov	r3, r2
 8004636:	00db      	lsls	r3, r3, #3
 8004638:	4413      	add	r3, r2
 800463a:	4423      	add	r3, r4
 800463c:	3308      	adds	r3, #8
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	4303      	orrs	r3, r0
 8004642:	b2db      	uxtb	r3, r3
 8004644:	700b      	strb	r3, [r1, #0]
      break;
 8004646:	e10a      	b.n	800485e <L6470_PrepareDaisyChainCommand+0x432>
    case L6470_MOVE_ID:
      /* Build the 1st bytes to transmit (DIR) */
      *(pL6470_DaisyChainSpiTxStruct+((0*L6470DAISYCHAINSIZE)+PkgId)) |= (L6470_Direction[((pL6470_AppCmdPkg+PkgId)->p1)].BinaryCode);
 8004648:	7bfb      	ldrb	r3, [r7, #15]
 800464a:	683a      	ldr	r2, [r7, #0]
 800464c:	18d1      	adds	r1, r2, r3
 800464e:	7bfb      	ldrb	r3, [r7, #15]
 8004650:	683a      	ldr	r2, [r7, #0]
 8004652:	4413      	add	r3, r2
 8004654:	7818      	ldrb	r0, [r3, #0]
 8004656:	7bfb      	ldrb	r3, [r7, #15]
 8004658:	011b      	lsls	r3, r3, #4
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	4413      	add	r3, r2
 800465e:	685a      	ldr	r2, [r3, #4]
 8004660:	4c3e      	ldr	r4, [pc, #248]	; (800475c <L6470_PrepareDaisyChainCommand+0x330>)
 8004662:	4613      	mov	r3, r2
 8004664:	00db      	lsls	r3, r3, #3
 8004666:	4413      	add	r3, r2
 8004668:	4423      	add	r3, r4
 800466a:	3308      	adds	r3, #8
 800466c:	781b      	ldrb	r3, [r3, #0]
 800466e:	4303      	orrs	r3, r0
 8004670:	b2db      	uxtb	r3, r3
 8004672:	700b      	strb	r3, [r1, #0]
      
      /* Build the others bytes to transmit (N_STEP) */
      for (spibyte=1; spibyte<(3+1); spibyte++)
 8004674:	2301      	movs	r3, #1
 8004676:	73bb      	strb	r3, [r7, #14]
 8004678:	e016      	b.n	80046a8 <L6470_PrepareDaisyChainCommand+0x27c>
      {
        *(pL6470_DaisyChainSpiTxStruct+((spibyte*L6470DAISYCHAINSIZE)+PkgId)) = (uint8_t)(((pL6470_AppCmdPkg+PkgId)->p2) >> (8*(3-spibyte)));
 800467a:	7bbb      	ldrb	r3, [r7, #14]
 800467c:	009a      	lsls	r2, r3, #2
 800467e:	7bfb      	ldrb	r3, [r7, #15]
 8004680:	4413      	add	r3, r2
 8004682:	461a      	mov	r2, r3
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	4413      	add	r3, r2
 8004688:	7bfa      	ldrb	r2, [r7, #15]
 800468a:	0112      	lsls	r2, r2, #4
 800468c:	6879      	ldr	r1, [r7, #4]
 800468e:	440a      	add	r2, r1
 8004690:	6891      	ldr	r1, [r2, #8]
 8004692:	7bba      	ldrb	r2, [r7, #14]
 8004694:	f1c2 0203 	rsb	r2, r2, #3
 8004698:	00d2      	lsls	r2, r2, #3
 800469a:	fa21 f202 	lsr.w	r2, r1, r2
 800469e:	b2d2      	uxtb	r2, r2
 80046a0:	701a      	strb	r2, [r3, #0]
      for (spibyte=1; spibyte<(3+1); spibyte++)
 80046a2:	7bbb      	ldrb	r3, [r7, #14]
 80046a4:	3301      	adds	r3, #1
 80046a6:	73bb      	strb	r3, [r7, #14]
 80046a8:	7bbb      	ldrb	r3, [r7, #14]
 80046aa:	2b03      	cmp	r3, #3
 80046ac:	d9e5      	bls.n	800467a <L6470_PrepareDaisyChainCommand+0x24e>
      }      
      break;
 80046ae:	e0d6      	b.n	800485e <L6470_PrepareDaisyChainCommand+0x432>
    case L6470_GOTO_ID:
      /* Build the others bytes to transmit (ABS_POS) */
      for (spibyte=1; spibyte<(3+1); spibyte++)
 80046b0:	2301      	movs	r3, #1
 80046b2:	73bb      	strb	r3, [r7, #14]
 80046b4:	e016      	b.n	80046e4 <L6470_PrepareDaisyChainCommand+0x2b8>
      {
        *(pL6470_DaisyChainSpiTxStruct+((spibyte*L6470DAISYCHAINSIZE)+PkgId)) = (uint8_t)(((pL6470_AppCmdPkg+PkgId)->p1) >> (8*(3-spibyte)));
 80046b6:	7bbb      	ldrb	r3, [r7, #14]
 80046b8:	009a      	lsls	r2, r3, #2
 80046ba:	7bfb      	ldrb	r3, [r7, #15]
 80046bc:	4413      	add	r3, r2
 80046be:	461a      	mov	r2, r3
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	4413      	add	r3, r2
 80046c4:	7bfa      	ldrb	r2, [r7, #15]
 80046c6:	0112      	lsls	r2, r2, #4
 80046c8:	6879      	ldr	r1, [r7, #4]
 80046ca:	440a      	add	r2, r1
 80046cc:	6851      	ldr	r1, [r2, #4]
 80046ce:	7bba      	ldrb	r2, [r7, #14]
 80046d0:	f1c2 0203 	rsb	r2, r2, #3
 80046d4:	00d2      	lsls	r2, r2, #3
 80046d6:	fa21 f202 	lsr.w	r2, r1, r2
 80046da:	b2d2      	uxtb	r2, r2
 80046dc:	701a      	strb	r2, [r3, #0]
      for (spibyte=1; spibyte<(3+1); spibyte++)
 80046de:	7bbb      	ldrb	r3, [r7, #14]
 80046e0:	3301      	adds	r3, #1
 80046e2:	73bb      	strb	r3, [r7, #14]
 80046e4:	7bbb      	ldrb	r3, [r7, #14]
 80046e6:	2b03      	cmp	r3, #3
 80046e8:	d9e5      	bls.n	80046b6 <L6470_PrepareDaisyChainCommand+0x28a>
      }
      break;
 80046ea:	e0b8      	b.n	800485e <L6470_PrepareDaisyChainCommand+0x432>
    case L6470_GOTODIR_ID:
      /* Build the 1st bytes to transmit (DIR) */
      *(pL6470_DaisyChainSpiTxStruct+((0*L6470DAISYCHAINSIZE)+PkgId)) |= (L6470_Direction[((pL6470_AppCmdPkg+PkgId)->p1)].BinaryCode);
 80046ec:	7bfb      	ldrb	r3, [r7, #15]
 80046ee:	683a      	ldr	r2, [r7, #0]
 80046f0:	18d1      	adds	r1, r2, r3
 80046f2:	7bfb      	ldrb	r3, [r7, #15]
 80046f4:	683a      	ldr	r2, [r7, #0]
 80046f6:	4413      	add	r3, r2
 80046f8:	7818      	ldrb	r0, [r3, #0]
 80046fa:	7bfb      	ldrb	r3, [r7, #15]
 80046fc:	011b      	lsls	r3, r3, #4
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	4413      	add	r3, r2
 8004702:	685a      	ldr	r2, [r3, #4]
 8004704:	4c15      	ldr	r4, [pc, #84]	; (800475c <L6470_PrepareDaisyChainCommand+0x330>)
 8004706:	4613      	mov	r3, r2
 8004708:	00db      	lsls	r3, r3, #3
 800470a:	4413      	add	r3, r2
 800470c:	4423      	add	r3, r4
 800470e:	3308      	adds	r3, #8
 8004710:	781b      	ldrb	r3, [r3, #0]
 8004712:	4303      	orrs	r3, r0
 8004714:	b2db      	uxtb	r3, r3
 8004716:	700b      	strb	r3, [r1, #0]
      
      /* Build the others bytes to transmit (ABS_POS) */
      for (spibyte=1; spibyte<(3+1); spibyte++)
 8004718:	2301      	movs	r3, #1
 800471a:	73bb      	strb	r3, [r7, #14]
 800471c:	e016      	b.n	800474c <L6470_PrepareDaisyChainCommand+0x320>
      {
        *(pL6470_DaisyChainSpiTxStruct+((spibyte*L6470DAISYCHAINSIZE)+PkgId)) = (uint8_t)(((pL6470_AppCmdPkg+PkgId)->p2) >> (8*(3-spibyte)));
 800471e:	7bbb      	ldrb	r3, [r7, #14]
 8004720:	009a      	lsls	r2, r3, #2
 8004722:	7bfb      	ldrb	r3, [r7, #15]
 8004724:	4413      	add	r3, r2
 8004726:	461a      	mov	r2, r3
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	4413      	add	r3, r2
 800472c:	7bfa      	ldrb	r2, [r7, #15]
 800472e:	0112      	lsls	r2, r2, #4
 8004730:	6879      	ldr	r1, [r7, #4]
 8004732:	440a      	add	r2, r1
 8004734:	6891      	ldr	r1, [r2, #8]
 8004736:	7bba      	ldrb	r2, [r7, #14]
 8004738:	f1c2 0203 	rsb	r2, r2, #3
 800473c:	00d2      	lsls	r2, r2, #3
 800473e:	fa21 f202 	lsr.w	r2, r1, r2
 8004742:	b2d2      	uxtb	r2, r2
 8004744:	701a      	strb	r2, [r3, #0]
      for (spibyte=1; spibyte<(3+1); spibyte++)
 8004746:	7bbb      	ldrb	r3, [r7, #14]
 8004748:	3301      	adds	r3, #1
 800474a:	73bb      	strb	r3, [r7, #14]
 800474c:	7bbb      	ldrb	r3, [r7, #14]
 800474e:	2b03      	cmp	r3, #3
 8004750:	d9e5      	bls.n	800471e <L6470_PrepareDaisyChainCommand+0x2f2>
      }
      break;
 8004752:	e084      	b.n	800485e <L6470_PrepareDaisyChainCommand+0x432>
 8004754:	0800b634 	.word	0x0800b634
 8004758:	0800b440 	.word	0x0800b440
 800475c:	0800b740 	.word	0x0800b740
    case L6470_GOUNTIL_ID:
      /* Build the 1st bytes to transmit (ACT) */
      *(pL6470_DaisyChainSpiTxStruct+((0*L6470DAISYCHAINSIZE)+PkgId)) |= ((L6470_ACT[((pL6470_AppCmdPkg+PkgId)->p1)].BinaryCode)<<3);
 8004760:	7bfb      	ldrb	r3, [r7, #15]
 8004762:	683a      	ldr	r2, [r7, #0]
 8004764:	18d1      	adds	r1, r2, r3
 8004766:	7bfb      	ldrb	r3, [r7, #15]
 8004768:	683a      	ldr	r2, [r7, #0]
 800476a:	4413      	add	r3, r2
 800476c:	781b      	ldrb	r3, [r3, #0]
 800476e:	b258      	sxtb	r0, r3
 8004770:	7bfb      	ldrb	r3, [r7, #15]
 8004772:	011b      	lsls	r3, r3, #4
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	4413      	add	r3, r2
 8004778:	685a      	ldr	r2, [r3, #4]
 800477a:	4c3f      	ldr	r4, [pc, #252]	; (8004878 <L6470_PrepareDaisyChainCommand+0x44c>)
 800477c:	4613      	mov	r3, r2
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	4413      	add	r3, r2
 8004782:	4423      	add	r3, r4
 8004784:	3304      	adds	r3, #4
 8004786:	781b      	ldrb	r3, [r3, #0]
 8004788:	00db      	lsls	r3, r3, #3
 800478a:	b25b      	sxtb	r3, r3
 800478c:	4303      	orrs	r3, r0
 800478e:	b25b      	sxtb	r3, r3
 8004790:	b2db      	uxtb	r3, r3
 8004792:	700b      	strb	r3, [r1, #0]
      /* Build the 1st bytes to transmit (DIR) */
      *(pL6470_DaisyChainSpiTxStruct+((0*L6470DAISYCHAINSIZE)+PkgId)) |= (L6470_Direction[((pL6470_AppCmdPkg+PkgId)->p2)].BinaryCode);
 8004794:	7bfb      	ldrb	r3, [r7, #15]
 8004796:	683a      	ldr	r2, [r7, #0]
 8004798:	18d1      	adds	r1, r2, r3
 800479a:	7bfb      	ldrb	r3, [r7, #15]
 800479c:	683a      	ldr	r2, [r7, #0]
 800479e:	4413      	add	r3, r2
 80047a0:	7818      	ldrb	r0, [r3, #0]
 80047a2:	7bfb      	ldrb	r3, [r7, #15]
 80047a4:	011b      	lsls	r3, r3, #4
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	4413      	add	r3, r2
 80047aa:	689a      	ldr	r2, [r3, #8]
 80047ac:	4c33      	ldr	r4, [pc, #204]	; (800487c <L6470_PrepareDaisyChainCommand+0x450>)
 80047ae:	4613      	mov	r3, r2
 80047b0:	00db      	lsls	r3, r3, #3
 80047b2:	4413      	add	r3, r2
 80047b4:	4423      	add	r3, r4
 80047b6:	3308      	adds	r3, #8
 80047b8:	781b      	ldrb	r3, [r3, #0]
 80047ba:	4303      	orrs	r3, r0
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	700b      	strb	r3, [r1, #0]
      
      /* Build the others bytes to transmit (SPD) */
      for (spibyte=1; spibyte<(3+1); spibyte++)
 80047c0:	2301      	movs	r3, #1
 80047c2:	73bb      	strb	r3, [r7, #14]
 80047c4:	e016      	b.n	80047f4 <L6470_PrepareDaisyChainCommand+0x3c8>
      {
        *(pL6470_DaisyChainSpiTxStruct+((spibyte*L6470DAISYCHAINSIZE)+PkgId)) = (uint8_t)(((pL6470_AppCmdPkg+PkgId)->p3) >> (8*(3-spibyte)));
 80047c6:	7bbb      	ldrb	r3, [r7, #14]
 80047c8:	009a      	lsls	r2, r3, #2
 80047ca:	7bfb      	ldrb	r3, [r7, #15]
 80047cc:	4413      	add	r3, r2
 80047ce:	461a      	mov	r2, r3
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	4413      	add	r3, r2
 80047d4:	7bfa      	ldrb	r2, [r7, #15]
 80047d6:	0112      	lsls	r2, r2, #4
 80047d8:	6879      	ldr	r1, [r7, #4]
 80047da:	440a      	add	r2, r1
 80047dc:	68d1      	ldr	r1, [r2, #12]
 80047de:	7bba      	ldrb	r2, [r7, #14]
 80047e0:	f1c2 0203 	rsb	r2, r2, #3
 80047e4:	00d2      	lsls	r2, r2, #3
 80047e6:	fa21 f202 	lsr.w	r2, r1, r2
 80047ea:	b2d2      	uxtb	r2, r2
 80047ec:	701a      	strb	r2, [r3, #0]
      for (spibyte=1; spibyte<(3+1); spibyte++)
 80047ee:	7bbb      	ldrb	r3, [r7, #14]
 80047f0:	3301      	adds	r3, #1
 80047f2:	73bb      	strb	r3, [r7, #14]
 80047f4:	7bbb      	ldrb	r3, [r7, #14]
 80047f6:	2b03      	cmp	r3, #3
 80047f8:	d9e5      	bls.n	80047c6 <L6470_PrepareDaisyChainCommand+0x39a>
      }
      break;
 80047fa:	e030      	b.n	800485e <L6470_PrepareDaisyChainCommand+0x432>
    case L6470_RELEASESW_ID:
      /* Build the 1st bytes to transmit (ACT) */
      *(pL6470_DaisyChainSpiTxStruct+((0*L6470DAISYCHAINSIZE)+PkgId)) |= ((L6470_ACT[((pL6470_AppCmdPkg+PkgId)->p1)].BinaryCode)<<3);
 80047fc:	7bfb      	ldrb	r3, [r7, #15]
 80047fe:	683a      	ldr	r2, [r7, #0]
 8004800:	18d1      	adds	r1, r2, r3
 8004802:	7bfb      	ldrb	r3, [r7, #15]
 8004804:	683a      	ldr	r2, [r7, #0]
 8004806:	4413      	add	r3, r2
 8004808:	781b      	ldrb	r3, [r3, #0]
 800480a:	b258      	sxtb	r0, r3
 800480c:	7bfb      	ldrb	r3, [r7, #15]
 800480e:	011b      	lsls	r3, r3, #4
 8004810:	687a      	ldr	r2, [r7, #4]
 8004812:	4413      	add	r3, r2
 8004814:	685a      	ldr	r2, [r3, #4]
 8004816:	4c18      	ldr	r4, [pc, #96]	; (8004878 <L6470_PrepareDaisyChainCommand+0x44c>)
 8004818:	4613      	mov	r3, r2
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	4413      	add	r3, r2
 800481e:	4423      	add	r3, r4
 8004820:	3304      	adds	r3, #4
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	00db      	lsls	r3, r3, #3
 8004826:	b25b      	sxtb	r3, r3
 8004828:	4303      	orrs	r3, r0
 800482a:	b25b      	sxtb	r3, r3
 800482c:	b2db      	uxtb	r3, r3
 800482e:	700b      	strb	r3, [r1, #0]
      /* Build the 1st bytes to transmit (DIR) */
      *(pL6470_DaisyChainSpiTxStruct+((0*L6470DAISYCHAINSIZE)+PkgId)) |= (L6470_Direction[((pL6470_AppCmdPkg+PkgId)->p2)].BinaryCode);
 8004830:	7bfb      	ldrb	r3, [r7, #15]
 8004832:	683a      	ldr	r2, [r7, #0]
 8004834:	18d1      	adds	r1, r2, r3
 8004836:	7bfb      	ldrb	r3, [r7, #15]
 8004838:	683a      	ldr	r2, [r7, #0]
 800483a:	4413      	add	r3, r2
 800483c:	7818      	ldrb	r0, [r3, #0]
 800483e:	7bfb      	ldrb	r3, [r7, #15]
 8004840:	011b      	lsls	r3, r3, #4
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	4413      	add	r3, r2
 8004846:	689a      	ldr	r2, [r3, #8]
 8004848:	4c0c      	ldr	r4, [pc, #48]	; (800487c <L6470_PrepareDaisyChainCommand+0x450>)
 800484a:	4613      	mov	r3, r2
 800484c:	00db      	lsls	r3, r3, #3
 800484e:	4413      	add	r3, r2
 8004850:	4423      	add	r3, r4
 8004852:	3308      	adds	r3, #8
 8004854:	781b      	ldrb	r3, [r3, #0]
 8004856:	4303      	orrs	r3, r0
 8004858:	b2db      	uxtb	r3, r3
 800485a:	700b      	strb	r3, [r1, #0]
      break;
 800485c:	bf00      	nop
  for(PkgId=0; PkgId<L6470DAISYCHAINSIZE; PkgId++)
 800485e:	7bfb      	ldrb	r3, [r7, #15]
 8004860:	3301      	adds	r3, #1
 8004862:	73fb      	strb	r3, [r7, #15]
 8004864:	7bfb      	ldrb	r3, [r7, #15]
 8004866:	2b03      	cmp	r3, #3
 8004868:	f67f ae04 	bls.w	8004474 <L6470_PrepareDaisyChainCommand+0x48>
      break;
    case L6470_GETSTATUS_ID:
      break;
    }
  }
}
 800486c:	bf00      	nop
 800486e:	3710      	adds	r7, #16
 8004870:	46bd      	mov	sp, r7
 8004872:	bc90      	pop	{r4, r7}
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop
 8004878:	0800b754 	.word	0x0800b754
 800487c:	0800b740 	.word	0x0800b740

08004880 <AbsPos_2_Position>:
  * 
  * @param  AbsPos      The absolute position in the range from [-(2^21)] to [+(2^21)-1].
  * @retval Position    The position as signed number.
  */
int32_t AbsPos_2_Position(uint32_t AbsPos)
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  if (AbsPos > L6470_MAX_POSITION)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800488e:	d303      	bcc.n	8004898 <AbsPos_2_Position+0x18>
    return (AbsPos - (L6470_POSITION_RANGE + 1));
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f5a3 0380 	sub.w	r3, r3, #4194304	; 0x400000
 8004896:	e000      	b.n	800489a <AbsPos_2_Position+0x1a>
  else
    return AbsPos;
 8004898:	687b      	ldr	r3, [r7, #4]
}
 800489a:	4618      	mov	r0, r3
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr
	...

080048a8 <Step_s2_2_Acc>:
  * 
  * @param  step/(s^2)  The acceleration as step/(s^2).
  * @retval Acc         The ACC register value.
  */
uint16_t Step_s2_2_Acc(float Step_s2)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b083      	sub	sp, #12
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	ed87 0a01 	vstr	s0, [r7, #4]
  if (Step_s2 <= (L6470_MAX_ACC * ((float)1.4552e1)))
 80048b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80048b6:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80048ec <Step_s2_2_Acc+0x44>
 80048ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048c2:	d80c      	bhi.n	80048de <Step_s2_2_Acc+0x36>
    return (uint16_t)(Step_s2 / ((float)1.4552e1));
 80048c4:	ed97 7a01 	vldr	s14, [r7, #4]
 80048c8:	eddf 6a09 	vldr	s13, [pc, #36]	; 80048f0 <Step_s2_2_Acc+0x48>
 80048cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80048d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048d4:	edc7 7a00 	vstr	s15, [r7]
 80048d8:	883b      	ldrh	r3, [r7, #0]
 80048da:	b29b      	uxth	r3, r3
 80048dc:	e000      	b.n	80048e0 <Step_s2_2_Acc+0x38>
  else
    return 0;   // Warning
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr
 80048ec:	4768c671 	.word	0x4768c671
 80048f0:	4168d4fe 	.word	0x4168d4fe

080048f4 <Step_s2_2_Dec>:
  * 
  * @param  step/(s^2)  The deceleration as step/(s^2).
  * @retval Dec         The DEC register value.
  */
uint16_t Step_s2_2_Dec(float Step_s2)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	ed87 0a01 	vstr	s0, [r7, #4]
  if (Step_s2 <= (L6470_MAX_DEC * ((float)1.4552e1)))
 80048fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8004902:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8004938 <Step_s2_2_Dec+0x44>
 8004906:	eef4 7ac7 	vcmpe.f32	s15, s14
 800490a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800490e:	d80c      	bhi.n	800492a <Step_s2_2_Dec+0x36>
    return (uint16_t)(Step_s2 / ((float)1.4552e1));
 8004910:	ed97 7a01 	vldr	s14, [r7, #4]
 8004914:	eddf 6a09 	vldr	s13, [pc, #36]	; 800493c <Step_s2_2_Dec+0x48>
 8004918:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800491c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004920:	edc7 7a00 	vstr	s15, [r7]
 8004924:	883b      	ldrh	r3, [r7, #0]
 8004926:	b29b      	uxth	r3, r3
 8004928:	e000      	b.n	800492c <Step_s2_2_Dec+0x38>
  else
    return 0;   // Warning
 800492a:	2300      	movs	r3, #0
}
 800492c:	4618      	mov	r0, r3
 800492e:	370c      	adds	r7, #12
 8004930:	46bd      	mov	sp, r7
 8004932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004936:	4770      	bx	lr
 8004938:	4768c671 	.word	0x4768c671
 800493c:	4168d4fe 	.word	0x4168d4fe

08004940 <Step_s_2_MaxSpeed>:
  * 
  * @param  step/s      The max speed as step/s.
  * @retval MaxSpeed    The MAX_SPEED register value.
  */
uint16_t Step_s_2_MaxSpeed(float Step_s)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	ed87 0a01 	vstr	s0, [r7, #4]
  if (Step_s <= (L6470_MAX_MAX_SPEED * ((float)15.2588)))
 800494a:	edd7 7a01 	vldr	s15, [r7, #4]
 800494e:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8004984 <Step_s_2_MaxSpeed+0x44>
 8004952:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800495a:	d80c      	bhi.n	8004976 <Step_s_2_MaxSpeed+0x36>
    return (uint16_t)(Step_s / ((float)15.2588));
 800495c:	ed97 7a01 	vldr	s14, [r7, #4]
 8004960:	eddf 6a09 	vldr	s13, [pc, #36]	; 8004988 <Step_s_2_MaxSpeed+0x48>
 8004964:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004968:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800496c:	edc7 7a00 	vstr	s15, [r7]
 8004970:	883b      	ldrh	r3, [r7, #0]
 8004972:	b29b      	uxth	r3, r3
 8004974:	e000      	b.n	8004978 <Step_s_2_MaxSpeed+0x38>
  else
    return 0;   // Warning
 8004976:	2300      	movs	r3, #0
}
 8004978:	4618      	mov	r0, r3
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr
 8004984:	4673e702 	.word	0x4673e702
 8004988:	4174240b 	.word	0x4174240b

0800498c <Step_s_2_MinSpeed>:
  * 
  * @param  step/s      The min speed as step/s.
  * @retval MinSpeed    The MIN_SPEED register value.
  */
uint16_t Step_s_2_MinSpeed(float Step_s)
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
 8004992:	ed87 0a01 	vstr	s0, [r7, #4]
  if (Step_s <= (L6470_MAX_MIN_SPEED * ((float)238.4186e-3)))
 8004996:	edd7 7a01 	vldr	s15, [r7, #4]
 800499a:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80049d0 <Step_s_2_MinSpeed+0x44>
 800499e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80049a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049a6:	d80c      	bhi.n	80049c2 <Step_s_2_MinSpeed+0x36>
    return (uint16_t)(Step_s / ((float)238.4186e-3));
 80049a8:	ed97 7a01 	vldr	s14, [r7, #4]
 80049ac:	eddf 6a09 	vldr	s13, [pc, #36]	; 80049d4 <Step_s_2_MinSpeed+0x48>
 80049b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80049b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049b8:	edc7 7a00 	vstr	s15, [r7]
 80049bc:	883b      	ldrh	r3, [r7, #0]
 80049be:	b29b      	uxth	r3, r3
 80049c0:	e000      	b.n	80049c4 <Step_s_2_MinSpeed+0x38>
  else
    return 0;   // Warning
 80049c2:	2300      	movs	r3, #0
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr
 80049d0:	447414bf 	.word	0x447414bf
 80049d4:	3e742401 	.word	0x3e742401

080049d8 <Step_s_2_FsSpd>:
  * 
  * @param  step/s      The full-step speed as step/s.
  * @retval FsSpd       The FS_SPD register value.
  */
uint16_t Step_s_2_FsSpd(float Step_s)
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
 80049de:	ed87 0a01 	vstr	s0, [r7, #4]
  if (Step_s <= ((L6470_MAX_FS_SPD+0.5) * ((float)15.25)))
 80049e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80049e6:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8004a24 <Step_s_2_FsSpd+0x4c>
 80049ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80049ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049f2:	d810      	bhi.n	8004a16 <Step_s_2_FsSpd+0x3e>
    return (uint16_t)((float)(Step_s / ((float)15.25)) - (float)0.5);
 80049f4:	ed97 7a01 	vldr	s14, [r7, #4]
 80049f8:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8004a28 <Step_s_2_FsSpd+0x50>
 80049fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004a00:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004a04:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004a08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a0c:	edc7 7a00 	vstr	s15, [r7]
 8004a10:	883b      	ldrh	r3, [r7, #0]
 8004a12:	b29b      	uxth	r3, r3
 8004a14:	e000      	b.n	8004a18 <Step_s_2_FsSpd+0x40>
  else
    return 0;   // Warning
 8004a16:	2300      	movs	r3, #0
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	370c      	adds	r7, #12
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr
 8004a24:	4673e180 	.word	0x4673e180
 8004a28:	41740000 	.word	0x41740000

08004a2c <Step_s_2_IntSpeed>:
  * 
  * @param  step/s      The full-step speed as step/s.
  * @retval FsSpd       The FS_SPD register value.
  */
uint16_t Step_s_2_IntSpeed(float Step_s)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b083      	sub	sp, #12
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	ed87 0a01 	vstr	s0, [r7, #4]
  if (Step_s <= (L6470_MAX_INT_SPEED * ((float)59.6046e-3)))
 8004a36:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a3a:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8004a70 <Step_s_2_IntSpeed+0x44>
 8004a3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a46:	d80c      	bhi.n	8004a62 <Step_s_2_IntSpeed+0x36>
    return (uint16_t)(Step_s / ((float)59.6046e-3));
 8004a48:	ed97 7a01 	vldr	s14, [r7, #4]
 8004a4c:	eddf 6a09 	vldr	s13, [pc, #36]	; 8004a74 <Step_s_2_IntSpeed+0x48>
 8004a50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004a54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a58:	edc7 7a00 	vstr	s15, [r7]
 8004a5c:	883b      	ldrh	r3, [r7, #0]
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	e000      	b.n	8004a64 <Step_s_2_IntSpeed+0x38>
  else
    return 0;   // Warning
 8004a62:	2300      	movs	r3, #0
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr
 8004a70:	44742023 	.word	0x44742023
 8004a74:	3d7423f4 	.word	0x3d7423f4

08004a78 <s_Step_2_StSlp>:
  * 
  * @param  step/s      The full-step speed as step/s.
  * @retval FsSpd       The FS_SPD register value.
  */
uint8_t s_Step_2_StSlp(float s_Step)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	ed87 0a01 	vstr	s0, [r7, #4]
  if (s_Step <= (L6470_MAX_ST_SLP * ((float)1.5686e-5)))
 8004a82:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a86:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8004abc <s_Step_2_StSlp+0x44>
 8004a8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a92:	d80c      	bhi.n	8004aae <s_Step_2_StSlp+0x36>
    return (uint8_t)(s_Step / ((float)1.5686e-5));
 8004a94:	ed97 7a01 	vldr	s14, [r7, #4]
 8004a98:	eddf 6a09 	vldr	s13, [pc, #36]	; 8004ac0 <s_Step_2_StSlp+0x48>
 8004a9c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004aa0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004aa4:	edc7 7a00 	vstr	s15, [r7]
 8004aa8:	783b      	ldrb	r3, [r7, #0]
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	e000      	b.n	8004ab0 <s_Step_2_StSlp+0x38>
  else
    return 0;   // Warning
 8004aae:	2300      	movs	r3, #0
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	370c      	adds	r7, #12
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr
 8004abc:	3b8311d9 	.word	0x3b8311d9
 8004ac0:	3783956e 	.word	0x3783956e

08004ac4 <s_Step_2_FnSlpAcc>:
  * 
  * @param  step/s      The full-step speed as step/s.
  * @retval FsSpd       The FS_SPD register value.
  */
uint8_t s_Step_2_FnSlpAcc(float s_Step)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	ed87 0a01 	vstr	s0, [r7, #4]
  if (s_Step <= (L6470_MAX_FN_SLP_ACC * ((float)1.5686e-5)))
 8004ace:	edd7 7a01 	vldr	s15, [r7, #4]
 8004ad2:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8004b08 <s_Step_2_FnSlpAcc+0x44>
 8004ad6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ade:	d80c      	bhi.n	8004afa <s_Step_2_FnSlpAcc+0x36>
    return (uint8_t)(s_Step / ((float)1.5686e-5));
 8004ae0:	ed97 7a01 	vldr	s14, [r7, #4]
 8004ae4:	eddf 6a09 	vldr	s13, [pc, #36]	; 8004b0c <s_Step_2_FnSlpAcc+0x48>
 8004ae8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004aec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004af0:	edc7 7a00 	vstr	s15, [r7]
 8004af4:	783b      	ldrb	r3, [r7, #0]
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	e000      	b.n	8004afc <s_Step_2_FnSlpAcc+0x38>
  else
    return 0;   // Warning
 8004afa:	2300      	movs	r3, #0
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	370c      	adds	r7, #12
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr
 8004b08:	3b8311d9 	.word	0x3b8311d9
 8004b0c:	3783956e 	.word	0x3783956e

08004b10 <s_Step_2_FnSlpDec>:
  * 
  * @param  step/s      The full-step speed as step/s.
  * @retval FsSpd       The FS_SPD register value.
  */
uint8_t s_Step_2_FnSlpDec(float s_Step)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	ed87 0a01 	vstr	s0, [r7, #4]
  if (s_Step <= (L6470_MAX_FN_SLP_DEC * ((float)1.5686e-5)))
 8004b1a:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b1e:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8004b54 <s_Step_2_FnSlpDec+0x44>
 8004b22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b2a:	d80c      	bhi.n	8004b46 <s_Step_2_FnSlpDec+0x36>
    return (uint8_t)(s_Step / ((float)1.5686e-5));
 8004b2c:	ed97 7a01 	vldr	s14, [r7, #4]
 8004b30:	eddf 6a09 	vldr	s13, [pc, #36]	; 8004b58 <s_Step_2_FnSlpDec+0x48>
 8004b34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004b38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b3c:	edc7 7a00 	vstr	s15, [r7]
 8004b40:	783b      	ldrb	r3, [r7, #0]
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	e000      	b.n	8004b48 <s_Step_2_FnSlpDec+0x38>
  else
    return 0;   // Warning
 8004b46:	2300      	movs	r3, #0
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	370c      	adds	r7, #12
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr
 8004b54:	3b8311d9 	.word	0x3b8311d9
 8004b58:	3783956e 	.word	0x3783956e

08004b5c <mA_2_OcdTh>:
  * 
  * @param  mA          The overcurrent threshold as mA.
  * @retval OcdTh       The OCD_TH register value.
  */
uint8_t mA_2_OcdTh(float mA)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b085      	sub	sp, #20
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	ed87 0a01 	vstr	s0, [r7, #4]
  float result, decimal;
  
  if (mA <= ((L6470_MAX_OCD_TH+1) * ((float)375)))
 8004b66:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b6a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8004bf4 <mA_2_OcdTh+0x98>
 8004b6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b76:	d836      	bhi.n	8004be6 <mA_2_OcdTh+0x8a>
  {
    result = (mA / ((float)375));
 8004b78:	ed97 7a01 	vldr	s14, [r7, #4]
 8004b7c:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8004bf8 <mA_2_OcdTh+0x9c>
 8004b80:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004b84:	edc7 7a03 	vstr	s15, [r7, #12]
    decimal = result - (uint8_t)result;
 8004b88:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b90:	edc7 7a00 	vstr	s15, [r7]
 8004b94:	783b      	ldrb	r3, [r7, #0]
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	ee07 3a90 	vmov	s15, r3
 8004b9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ba0:	ed97 7a03 	vldr	s14, [r7, #12]
 8004ba4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ba8:	edc7 7a02 	vstr	s15, [r7, #8]
    
    if (decimal < (float)0.5)
 8004bac:	edd7 7a02 	vldr	s15, [r7, #8]
 8004bb0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004bb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bbc:	d50a      	bpl.n	8004bd4 <mA_2_OcdTh+0x78>
      return ((uint8_t)result - 1);
 8004bbe:	edd7 7a03 	vldr	s15, [r7, #12]
 8004bc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bc6:	edc7 7a00 	vstr	s15, [r7]
 8004bca:	783b      	ldrb	r3, [r7, #0]
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	3b01      	subs	r3, #1
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	e009      	b.n	8004be8 <mA_2_OcdTh+0x8c>
    else
      return ((uint8_t)result);    
 8004bd4:	edd7 7a03 	vldr	s15, [r7, #12]
 8004bd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bdc:	edc7 7a00 	vstr	s15, [r7]
 8004be0:	783b      	ldrb	r3, [r7, #0]
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	e000      	b.n	8004be8 <mA_2_OcdTh+0x8c>
  }
  else
    return 0;   // Warning
 8004be6:	2300      	movs	r3, #0
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3714      	adds	r7, #20
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr
 8004bf4:	45bb8000 	.word	0x45bb8000
 8004bf8:	43bb8000 	.word	0x43bb8000

08004bfc <mA_2_StallTh>:
  * 
  * @param  mA          The stall detection threshold as mA.
  * @retval StallTh     The STALL_TH register value.
  */
uint8_t mA_2_StallTh(float mA)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b085      	sub	sp, #20
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	ed87 0a01 	vstr	s0, [r7, #4]
  float result, decimal;
  
  if (mA <= ((L6470_MAX_STALL_TH+1) * ((float)31.25)))
 8004c06:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c0a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8004c94 <mA_2_StallTh+0x98>
 8004c0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c16:	d836      	bhi.n	8004c86 <mA_2_StallTh+0x8a>
  {
    result = (mA / ((float)31.25));
 8004c18:	ed97 7a01 	vldr	s14, [r7, #4]
 8004c1c:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8004c98 <mA_2_StallTh+0x9c>
 8004c20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004c24:	edc7 7a03 	vstr	s15, [r7, #12]
    decimal = result - (uint8_t)result;
 8004c28:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c30:	edc7 7a00 	vstr	s15, [r7]
 8004c34:	783b      	ldrb	r3, [r7, #0]
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	ee07 3a90 	vmov	s15, r3
 8004c3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c40:	ed97 7a03 	vldr	s14, [r7, #12]
 8004c44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c48:	edc7 7a02 	vstr	s15, [r7, #8]
    
    if (decimal < (float)0.5)
 8004c4c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004c50:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004c54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c5c:	d50a      	bpl.n	8004c74 <mA_2_StallTh+0x78>
      return ((uint8_t)result - 1);
 8004c5e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c66:	edc7 7a00 	vstr	s15, [r7]
 8004c6a:	783b      	ldrb	r3, [r7, #0]
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	e009      	b.n	8004c88 <mA_2_StallTh+0x8c>
    else
      return ((uint8_t)result);    
 8004c74:	edd7 7a03 	vldr	s15, [r7, #12]
 8004c78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c7c:	edc7 7a00 	vstr	s15, [r7]
 8004c80:	783b      	ldrb	r3, [r7, #0]
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	e000      	b.n	8004c88 <mA_2_StallTh+0x8c>
  }
  else
    return 0;   // Warning
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3714      	adds	r7, #20
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr
 8004c94:	457a0000 	.word	0x457a0000
 8004c98:	41fa0000 	.word	0x41fa0000

08004c9c <L6470_SetParam>:
  * @param  L6470_Id      The identifier of the L6470 target inside the daisy chain.
  * @param  L6470_RegId   The identifier of the L6470 register to be addressed.
  * @param  Value         The new value.
  */
void L6470_SetParam(uint8_t L6470_Id, eL6470_RegId_t L6470_RegId, uint32_t Value)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b084      	sub	sp, #16
 8004ca0:	af02      	add	r7, sp, #8
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	603a      	str	r2, [r7, #0]
 8004ca6:	71fb      	strb	r3, [r7, #7]
 8004ca8:	460b      	mov	r3, r1
 8004caa:	71bb      	strb	r3, [r7, #6]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_SETPARAM_ID, L6470_RegId, Value, 0);
 8004cac:	79ba      	ldrb	r2, [r7, #6]
 8004cae:	79f8      	ldrb	r0, [r7, #7]
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	9301      	str	r3, [sp, #4]
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	9300      	str	r3, [sp, #0]
 8004cb8:	4613      	mov	r3, r2
 8004cba:	2201      	movs	r2, #1
 8004cbc:	4907      	ldr	r1, [pc, #28]	; (8004cdc <L6470_SetParam+0x40>)
 8004cbe:	f7ff fb91 	bl	80043e4 <L6470_PrepareAppCmdPkg>
  L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 8004cc2:	4907      	ldr	r1, [pc, #28]	; (8004ce0 <L6470_SetParam+0x44>)
 8004cc4:	4805      	ldr	r0, [pc, #20]	; (8004cdc <L6470_SetParam+0x40>)
 8004cc6:	f7ff fbb1 	bl	800442c <L6470_PrepareDaisyChainCommand>
  L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 8004cca:	4906      	ldr	r1, [pc, #24]	; (8004ce4 <L6470_SetParam+0x48>)
 8004ccc:	4804      	ldr	r0, [pc, #16]	; (8004ce0 <L6470_SetParam+0x44>)
 8004cce:	f000 fc51 	bl	8005574 <L6470_DaisyChainCommand>
}
 8004cd2:	bf00      	nop
 8004cd4:	3708      	adds	r7, #8
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}
 8004cda:	bf00      	nop
 8004cdc:	20000ba0 	.word	0x20000ba0
 8004ce0:	20000b90 	.word	0x20000b90
 8004ce4:	20000b80 	.word	0x20000b80

08004ce8 <L6470_GetParam>:
  * @param  L6470_RegId   The identifier of the L6470 register to be addressed.
  * 
  * @retval ReceivedValue The register value.
  */
uint32_t L6470_GetParam(uint8_t L6470_Id, eL6470_RegId_t L6470_RegId)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b086      	sub	sp, #24
 8004cec:	af02      	add	r7, sp, #8
 8004cee:	4603      	mov	r3, r0
 8004cf0:	460a      	mov	r2, r1
 8004cf2:	71fb      	strb	r3, [r7, #7]
 8004cf4:	4613      	mov	r3, r2
 8004cf6:	71bb      	strb	r3, [r7, #6]
  uint8_t ValueLengthByte;
  uint32_t ReceivedValue;

  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_GETPARAM_ID, L6470_RegId, 0, 0);
 8004cf8:	79ba      	ldrb	r2, [r7, #6]
 8004cfa:	79f8      	ldrb	r0, [r7, #7]
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	9301      	str	r3, [sp, #4]
 8004d00:	2300      	movs	r3, #0
 8004d02:	9300      	str	r3, [sp, #0]
 8004d04:	4613      	mov	r3, r2
 8004d06:	2202      	movs	r2, #2
 8004d08:	4910      	ldr	r1, [pc, #64]	; (8004d4c <L6470_GetParam+0x64>)
 8004d0a:	f7ff fb6b 	bl	80043e4 <L6470_PrepareAppCmdPkg>
  L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 8004d0e:	4910      	ldr	r1, [pc, #64]	; (8004d50 <L6470_GetParam+0x68>)
 8004d10:	480e      	ldr	r0, [pc, #56]	; (8004d4c <L6470_GetParam+0x64>)
 8004d12:	f7ff fb8b 	bl	800442c <L6470_PrepareDaisyChainCommand>
  L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 8004d16:	490f      	ldr	r1, [pc, #60]	; (8004d54 <L6470_GetParam+0x6c>)
 8004d18:	480d      	ldr	r0, [pc, #52]	; (8004d50 <L6470_GetParam+0x68>)
 8004d1a:	f000 fc2b 	bl	8005574 <L6470_DaisyChainCommand>
  
  ValueLengthByte = L6470_Register[L6470_RegId].LengthByte;
 8004d1e:	79ba      	ldrb	r2, [r7, #6]
 8004d20:	490d      	ldr	r1, [pc, #52]	; (8004d58 <L6470_GetParam+0x70>)
 8004d22:	4613      	mov	r3, r2
 8004d24:	009b      	lsls	r3, r3, #2
 8004d26:	4413      	add	r3, r2
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	440b      	add	r3, r1
 8004d2c:	330e      	adds	r3, #14
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	73fb      	strb	r3, [r7, #15]
  
  ReceivedValue = L6470_ExtractReturnedData(L6470_Id, (uint8_t*)L6470_DaisyChainSpiRxStruct, ValueLengthByte);
 8004d32:	7bfa      	ldrb	r2, [r7, #15]
 8004d34:	79fb      	ldrb	r3, [r7, #7]
 8004d36:	4907      	ldr	r1, [pc, #28]	; (8004d54 <L6470_GetParam+0x6c>)
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f000 fc61 	bl	8005600 <L6470_ExtractReturnedData>
 8004d3e:	60b8      	str	r0, [r7, #8]
  
  return ReceivedValue;
 8004d40:	68bb      	ldr	r3, [r7, #8]
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3710      	adds	r7, #16
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	20000ba0 	.word	0x20000ba0
 8004d50:	20000b90 	.word	0x20000b90
 8004d54:	20000b80 	.word	0x20000b80
 8004d58:	0800b440 	.word	0x0800b440

08004d5c <L6470_Run>:
  * @param  L6470_Id      The identifier of the L6470 target inside the daisy chain.
  * @param  L6470_DirId   The identifier of the L6470 motion direction.
  * @param  Speed         The speed value as (([step/s] * 250e-9) / 2^-28)
  */
void L6470_Run(uint8_t L6470_Id, eL6470_DirId_t L6470_DirId, uint32_t Speed)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b084      	sub	sp, #16
 8004d60:	af02      	add	r7, sp, #8
 8004d62:	4603      	mov	r3, r0
 8004d64:	603a      	str	r2, [r7, #0]
 8004d66:	71fb      	strb	r3, [r7, #7]
 8004d68:	460b      	mov	r3, r1
 8004d6a:	71bb      	strb	r3, [r7, #6]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_RUN_ID, L6470_DirId, Speed, 0);
 8004d6c:	79ba      	ldrb	r2, [r7, #6]
 8004d6e:	79f8      	ldrb	r0, [r7, #7]
 8004d70:	2300      	movs	r3, #0
 8004d72:	9301      	str	r3, [sp, #4]
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	9300      	str	r3, [sp, #0]
 8004d78:	4613      	mov	r3, r2
 8004d7a:	2203      	movs	r2, #3
 8004d7c:	4907      	ldr	r1, [pc, #28]	; (8004d9c <L6470_Run+0x40>)
 8004d7e:	f7ff fb31 	bl	80043e4 <L6470_PrepareAppCmdPkg>
  L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 8004d82:	4907      	ldr	r1, [pc, #28]	; (8004da0 <L6470_Run+0x44>)
 8004d84:	4805      	ldr	r0, [pc, #20]	; (8004d9c <L6470_Run+0x40>)
 8004d86:	f7ff fb51 	bl	800442c <L6470_PrepareDaisyChainCommand>
  L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 8004d8a:	4906      	ldr	r1, [pc, #24]	; (8004da4 <L6470_Run+0x48>)
 8004d8c:	4804      	ldr	r0, [pc, #16]	; (8004da0 <L6470_Run+0x44>)
 8004d8e:	f000 fbf1 	bl	8005574 <L6470_DaisyChainCommand>
}
 8004d92:	bf00      	nop
 8004d94:	3708      	adds	r7, #8
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	20000ba0 	.word	0x20000ba0
 8004da0:	20000b90 	.word	0x20000b90
 8004da4:	20000b80 	.word	0x20000b80

08004da8 <L6470_StepClock>:
  * 
  * @param  L6470_Id      The identifier of the L6470 target inside the daisy chain.
  * @param  L6470_DirId   The identifier of the L6470 motion direction.
  */
void L6470_StepClock(uint8_t L6470_Id, eL6470_DirId_t L6470_DirId)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b084      	sub	sp, #16
 8004dac:	af02      	add	r7, sp, #8
 8004dae:	4603      	mov	r3, r0
 8004db0:	460a      	mov	r2, r1
 8004db2:	71fb      	strb	r3, [r7, #7]
 8004db4:	4613      	mov	r3, r2
 8004db6:	71bb      	strb	r3, [r7, #6]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_STEPCLOCK_ID, L6470_DirId, 0, 0);
 8004db8:	79ba      	ldrb	r2, [r7, #6]
 8004dba:	79f8      	ldrb	r0, [r7, #7]
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	9301      	str	r3, [sp, #4]
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	9300      	str	r3, [sp, #0]
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	2204      	movs	r2, #4
 8004dc8:	4907      	ldr	r1, [pc, #28]	; (8004de8 <L6470_StepClock+0x40>)
 8004dca:	f7ff fb0b 	bl	80043e4 <L6470_PrepareAppCmdPkg>
  L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 8004dce:	4907      	ldr	r1, [pc, #28]	; (8004dec <L6470_StepClock+0x44>)
 8004dd0:	4805      	ldr	r0, [pc, #20]	; (8004de8 <L6470_StepClock+0x40>)
 8004dd2:	f7ff fb2b 	bl	800442c <L6470_PrepareDaisyChainCommand>
  L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 8004dd6:	4906      	ldr	r1, [pc, #24]	; (8004df0 <L6470_StepClock+0x48>)
 8004dd8:	4804      	ldr	r0, [pc, #16]	; (8004dec <L6470_StepClock+0x44>)
 8004dda:	f000 fbcb 	bl	8005574 <L6470_DaisyChainCommand>
}
 8004dde:	bf00      	nop
 8004de0:	3708      	adds	r7, #8
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop
 8004de8:	20000ba0 	.word	0x20000ba0
 8004dec:	20000b90 	.word	0x20000b90
 8004df0:	20000b80 	.word	0x20000b80

08004df4 <L6470_Move>:
  * @param  L6470_Id      The identifier of the L6470 target inside the daisy chain.
  * @param  L6470_DirId   The identifier of the L6470 motion direction.
  * @param  N_Step        The number of microsteps.
  */
void L6470_Move(uint8_t L6470_Id, eL6470_DirId_t L6470_DirId, uint32_t N_Step)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b084      	sub	sp, #16
 8004df8:	af02      	add	r7, sp, #8
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	603a      	str	r2, [r7, #0]
 8004dfe:	71fb      	strb	r3, [r7, #7]
 8004e00:	460b      	mov	r3, r1
 8004e02:	71bb      	strb	r3, [r7, #6]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_MOVE_ID, L6470_DirId, N_Step, 0);
 8004e04:	79ba      	ldrb	r2, [r7, #6]
 8004e06:	79f8      	ldrb	r0, [r7, #7]
 8004e08:	2300      	movs	r3, #0
 8004e0a:	9301      	str	r3, [sp, #4]
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	9300      	str	r3, [sp, #0]
 8004e10:	4613      	mov	r3, r2
 8004e12:	2205      	movs	r2, #5
 8004e14:	4907      	ldr	r1, [pc, #28]	; (8004e34 <L6470_Move+0x40>)
 8004e16:	f7ff fae5 	bl	80043e4 <L6470_PrepareAppCmdPkg>
  L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 8004e1a:	4907      	ldr	r1, [pc, #28]	; (8004e38 <L6470_Move+0x44>)
 8004e1c:	4805      	ldr	r0, [pc, #20]	; (8004e34 <L6470_Move+0x40>)
 8004e1e:	f7ff fb05 	bl	800442c <L6470_PrepareDaisyChainCommand>
  L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 8004e22:	4906      	ldr	r1, [pc, #24]	; (8004e3c <L6470_Move+0x48>)
 8004e24:	4804      	ldr	r0, [pc, #16]	; (8004e38 <L6470_Move+0x44>)
 8004e26:	f000 fba5 	bl	8005574 <L6470_DaisyChainCommand>
}
 8004e2a:	bf00      	nop
 8004e2c:	3708      	adds	r7, #8
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	20000ba0 	.word	0x20000ba0
 8004e38:	20000b90 	.word	0x20000b90
 8004e3c:	20000b80 	.word	0x20000b80

08004e40 <L6470_GoTo>:
  * 
  * @param  L6470_Id      The identifier of the L6470 target inside the daisy chain.
  * @param  AbsPos        The target absolute position.
  */
void L6470_GoTo(uint8_t L6470_Id, uint32_t AbsPos)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af02      	add	r7, sp, #8
 8004e46:	4603      	mov	r3, r0
 8004e48:	6039      	str	r1, [r7, #0]
 8004e4a:	71fb      	strb	r3, [r7, #7]
  if (AbsPos <= L6470_POSITION_RANGE)
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e52:	d211      	bcs.n	8004e78 <L6470_GoTo+0x38>
  {
    L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_GOTO_ID, AbsPos, 0, 0);
 8004e54:	79f8      	ldrb	r0, [r7, #7]
 8004e56:	2300      	movs	r3, #0
 8004e58:	9301      	str	r3, [sp, #4]
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	9300      	str	r3, [sp, #0]
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	2206      	movs	r2, #6
 8004e62:	4907      	ldr	r1, [pc, #28]	; (8004e80 <L6470_GoTo+0x40>)
 8004e64:	f7ff fabe 	bl	80043e4 <L6470_PrepareAppCmdPkg>
    L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 8004e68:	4906      	ldr	r1, [pc, #24]	; (8004e84 <L6470_GoTo+0x44>)
 8004e6a:	4805      	ldr	r0, [pc, #20]	; (8004e80 <L6470_GoTo+0x40>)
 8004e6c:	f7ff fade 	bl	800442c <L6470_PrepareDaisyChainCommand>
    L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 8004e70:	4905      	ldr	r1, [pc, #20]	; (8004e88 <L6470_GoTo+0x48>)
 8004e72:	4804      	ldr	r0, [pc, #16]	; (8004e84 <L6470_GoTo+0x44>)
 8004e74:	f000 fb7e 	bl	8005574 <L6470_DaisyChainCommand>
  }
}
 8004e78:	bf00      	nop
 8004e7a:	3708      	adds	r7, #8
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}
 8004e80:	20000ba0 	.word	0x20000ba0
 8004e84:	20000b90 	.word	0x20000b90
 8004e88:	20000b80 	.word	0x20000b80

08004e8c <L6470_GoToDir>:
  * @param  L6470_Id      The identifier of the L6470 target inside the daisy chain.
  * @param  L6470_DirId   The identifier of the L6470 motion direction.
  * @param  AbsPos        The target absolute position.
  */
void L6470_GoToDir(uint8_t L6470_Id, eL6470_DirId_t L6470_DirId, uint32_t AbsPos)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af02      	add	r7, sp, #8
 8004e92:	4603      	mov	r3, r0
 8004e94:	603a      	str	r2, [r7, #0]
 8004e96:	71fb      	strb	r3, [r7, #7]
 8004e98:	460b      	mov	r3, r1
 8004e9a:	71bb      	strb	r3, [r7, #6]
  if (AbsPos <= L6470_POSITION_RANGE)
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ea2:	d212      	bcs.n	8004eca <L6470_GoToDir+0x3e>
  {
    L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_GOTODIR_ID, L6470_DirId, AbsPos, 0);
 8004ea4:	79ba      	ldrb	r2, [r7, #6]
 8004ea6:	79f8      	ldrb	r0, [r7, #7]
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	9301      	str	r3, [sp, #4]
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	9300      	str	r3, [sp, #0]
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	2207      	movs	r2, #7
 8004eb4:	4907      	ldr	r1, [pc, #28]	; (8004ed4 <L6470_GoToDir+0x48>)
 8004eb6:	f7ff fa95 	bl	80043e4 <L6470_PrepareAppCmdPkg>
    L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 8004eba:	4907      	ldr	r1, [pc, #28]	; (8004ed8 <L6470_GoToDir+0x4c>)
 8004ebc:	4805      	ldr	r0, [pc, #20]	; (8004ed4 <L6470_GoToDir+0x48>)
 8004ebe:	f7ff fab5 	bl	800442c <L6470_PrepareDaisyChainCommand>
    L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 8004ec2:	4906      	ldr	r1, [pc, #24]	; (8004edc <L6470_GoToDir+0x50>)
 8004ec4:	4804      	ldr	r0, [pc, #16]	; (8004ed8 <L6470_GoToDir+0x4c>)
 8004ec6:	f000 fb55 	bl	8005574 <L6470_DaisyChainCommand>
  }
}
 8004eca:	bf00      	nop
 8004ecc:	3708      	adds	r7, #8
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	20000ba0 	.word	0x20000ba0
 8004ed8:	20000b90 	.word	0x20000b90
 8004edc:	20000b80 	.word	0x20000b80

08004ee0 <L6470_GoUntil>:
  * @param  L6470_ActId   The identifier of the L6470 action about the absolute position.
  * @param  L6470_DirId   The identifier of the L6470 motion direction.
  * @param  Speed         The speed value as (([step/s] * 250e-9) / 2^-28)
  */
void L6470_GoUntil(uint8_t L6470_Id, eL6470_ActId_t L6470_ActId, eL6470_DirId_t L6470_DirId, uint32_t Speed)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b084      	sub	sp, #16
 8004ee4:	af02      	add	r7, sp, #8
 8004ee6:	603b      	str	r3, [r7, #0]
 8004ee8:	4603      	mov	r3, r0
 8004eea:	71fb      	strb	r3, [r7, #7]
 8004eec:	460b      	mov	r3, r1
 8004eee:	71bb      	strb	r3, [r7, #6]
 8004ef0:	4613      	mov	r3, r2
 8004ef2:	717b      	strb	r3, [r7, #5]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_GOUNTIL_ID, L6470_ActId, L6470_DirId, Speed);
 8004ef4:	79b9      	ldrb	r1, [r7, #6]
 8004ef6:	797b      	ldrb	r3, [r7, #5]
 8004ef8:	79f8      	ldrb	r0, [r7, #7]
 8004efa:	683a      	ldr	r2, [r7, #0]
 8004efc:	9201      	str	r2, [sp, #4]
 8004efe:	9300      	str	r3, [sp, #0]
 8004f00:	460b      	mov	r3, r1
 8004f02:	2208      	movs	r2, #8
 8004f04:	4907      	ldr	r1, [pc, #28]	; (8004f24 <L6470_GoUntil+0x44>)
 8004f06:	f7ff fa6d 	bl	80043e4 <L6470_PrepareAppCmdPkg>
  L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 8004f0a:	4907      	ldr	r1, [pc, #28]	; (8004f28 <L6470_GoUntil+0x48>)
 8004f0c:	4805      	ldr	r0, [pc, #20]	; (8004f24 <L6470_GoUntil+0x44>)
 8004f0e:	f7ff fa8d 	bl	800442c <L6470_PrepareDaisyChainCommand>
  L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 8004f12:	4906      	ldr	r1, [pc, #24]	; (8004f2c <L6470_GoUntil+0x4c>)
 8004f14:	4804      	ldr	r0, [pc, #16]	; (8004f28 <L6470_GoUntil+0x48>)
 8004f16:	f000 fb2d 	bl	8005574 <L6470_DaisyChainCommand>
}
 8004f1a:	bf00      	nop
 8004f1c:	3708      	adds	r7, #8
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	20000ba0 	.word	0x20000ba0
 8004f28:	20000b90 	.word	0x20000b90
 8004f2c:	20000b80 	.word	0x20000b80

08004f30 <L6470_ReleaseSW>:
  * @param  L6470_Id      The identifier of the L6470 target inside the daisy chain.
  * @param  L6470_ActId   The identifier of the L6470 action about the absolute position.
  * @param  L6470_DirId   The identifier of the L6470 motion direction.
  */
void L6470_ReleaseSW(uint8_t L6470_Id, eL6470_ActId_t L6470_ActId, eL6470_DirId_t L6470_DirId)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b084      	sub	sp, #16
 8004f34:	af02      	add	r7, sp, #8
 8004f36:	4603      	mov	r3, r0
 8004f38:	71fb      	strb	r3, [r7, #7]
 8004f3a:	460b      	mov	r3, r1
 8004f3c:	71bb      	strb	r3, [r7, #6]
 8004f3e:	4613      	mov	r3, r2
 8004f40:	717b      	strb	r3, [r7, #5]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_RELEASESW_ID, L6470_ActId, L6470_DirId, 0);
 8004f42:	79b9      	ldrb	r1, [r7, #6]
 8004f44:	797b      	ldrb	r3, [r7, #5]
 8004f46:	79f8      	ldrb	r0, [r7, #7]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	9201      	str	r2, [sp, #4]
 8004f4c:	9300      	str	r3, [sp, #0]
 8004f4e:	460b      	mov	r3, r1
 8004f50:	2209      	movs	r2, #9
 8004f52:	4907      	ldr	r1, [pc, #28]	; (8004f70 <L6470_ReleaseSW+0x40>)
 8004f54:	f7ff fa46 	bl	80043e4 <L6470_PrepareAppCmdPkg>
  L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 8004f58:	4906      	ldr	r1, [pc, #24]	; (8004f74 <L6470_ReleaseSW+0x44>)
 8004f5a:	4805      	ldr	r0, [pc, #20]	; (8004f70 <L6470_ReleaseSW+0x40>)
 8004f5c:	f7ff fa66 	bl	800442c <L6470_PrepareDaisyChainCommand>
  L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 8004f60:	4905      	ldr	r1, [pc, #20]	; (8004f78 <L6470_ReleaseSW+0x48>)
 8004f62:	4804      	ldr	r0, [pc, #16]	; (8004f74 <L6470_ReleaseSW+0x44>)
 8004f64:	f000 fb06 	bl	8005574 <L6470_DaisyChainCommand>
}
 8004f68:	bf00      	nop
 8004f6a:	3708      	adds	r7, #8
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}
 8004f70:	20000ba0 	.word	0x20000ba0
 8004f74:	20000b90 	.word	0x20000b90
 8004f78:	20000b80 	.word	0x20000b80

08004f7c <L6470_GoHome>:
  *         via the shortest path.
  * 
  * @param  L6470_Id      The identifier of the L6470 target inside the daisy chain.
  */
void L6470_GoHome(uint8_t L6470_Id)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af02      	add	r7, sp, #8
 8004f82:	4603      	mov	r3, r0
 8004f84:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_GOHOME_ID, 0, 0, 0);
 8004f86:	79f8      	ldrb	r0, [r7, #7]
 8004f88:	2300      	movs	r3, #0
 8004f8a:	9301      	str	r3, [sp, #4]
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	9300      	str	r3, [sp, #0]
 8004f90:	2300      	movs	r3, #0
 8004f92:	220a      	movs	r2, #10
 8004f94:	4907      	ldr	r1, [pc, #28]	; (8004fb4 <L6470_GoHome+0x38>)
 8004f96:	f7ff fa25 	bl	80043e4 <L6470_PrepareAppCmdPkg>
  L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 8004f9a:	4907      	ldr	r1, [pc, #28]	; (8004fb8 <L6470_GoHome+0x3c>)
 8004f9c:	4805      	ldr	r0, [pc, #20]	; (8004fb4 <L6470_GoHome+0x38>)
 8004f9e:	f7ff fa45 	bl	800442c <L6470_PrepareDaisyChainCommand>
  L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 8004fa2:	4906      	ldr	r1, [pc, #24]	; (8004fbc <L6470_GoHome+0x40>)
 8004fa4:	4804      	ldr	r0, [pc, #16]	; (8004fb8 <L6470_GoHome+0x3c>)
 8004fa6:	f000 fae5 	bl	8005574 <L6470_DaisyChainCommand>
}
 8004faa:	bf00      	nop
 8004fac:	3708      	adds	r7, #8
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	bf00      	nop
 8004fb4:	20000ba0 	.word	0x20000ba0
 8004fb8:	20000b90 	.word	0x20000b90
 8004fbc:	20000b80 	.word	0x20000b80

08004fc0 <L6470_GoMark>:
  *         minimum path.
  * 
  * @param  L6470_Id      The identifier of the L6470 target inside the daisy chain.
  */
void L6470_GoMark(uint8_t L6470_Id)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af02      	add	r7, sp, #8
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_GOMARK_ID, 0, 0, 0);
 8004fca:	79f8      	ldrb	r0, [r7, #7]
 8004fcc:	2300      	movs	r3, #0
 8004fce:	9301      	str	r3, [sp, #4]
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	9300      	str	r3, [sp, #0]
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	220b      	movs	r2, #11
 8004fd8:	4907      	ldr	r1, [pc, #28]	; (8004ff8 <L6470_GoMark+0x38>)
 8004fda:	f7ff fa03 	bl	80043e4 <L6470_PrepareAppCmdPkg>
  L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 8004fde:	4907      	ldr	r1, [pc, #28]	; (8004ffc <L6470_GoMark+0x3c>)
 8004fe0:	4805      	ldr	r0, [pc, #20]	; (8004ff8 <L6470_GoMark+0x38>)
 8004fe2:	f7ff fa23 	bl	800442c <L6470_PrepareDaisyChainCommand>
  L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 8004fe6:	4906      	ldr	r1, [pc, #24]	; (8005000 <L6470_GoMark+0x40>)
 8004fe8:	4804      	ldr	r0, [pc, #16]	; (8004ffc <L6470_GoMark+0x3c>)
 8004fea:	f000 fac3 	bl	8005574 <L6470_DaisyChainCommand>
}
 8004fee:	bf00      	nop
 8004ff0:	3708      	adds	r7, #8
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	20000ba0 	.word	0x20000ba0
 8004ffc:	20000b90 	.word	0x20000b90
 8005000:	20000b80 	.word	0x20000b80

08005004 <L6470_ResetPos>:
  * @brief  ResetPos command resets the ABS_POS register to zero.
  * 
  * @param  L6470_Id      The identifier of the L6470 target inside the daisy chain.
  */
void L6470_ResetPos(uint8_t L6470_Id)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b084      	sub	sp, #16
 8005008:	af02      	add	r7, sp, #8
 800500a:	4603      	mov	r3, r0
 800500c:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_RESETPOS_ID, 0, 0, 0);
 800500e:	79f8      	ldrb	r0, [r7, #7]
 8005010:	2300      	movs	r3, #0
 8005012:	9301      	str	r3, [sp, #4]
 8005014:	2300      	movs	r3, #0
 8005016:	9300      	str	r3, [sp, #0]
 8005018:	2300      	movs	r3, #0
 800501a:	220c      	movs	r2, #12
 800501c:	4907      	ldr	r1, [pc, #28]	; (800503c <L6470_ResetPos+0x38>)
 800501e:	f7ff f9e1 	bl	80043e4 <L6470_PrepareAppCmdPkg>
  L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 8005022:	4907      	ldr	r1, [pc, #28]	; (8005040 <L6470_ResetPos+0x3c>)
 8005024:	4805      	ldr	r0, [pc, #20]	; (800503c <L6470_ResetPos+0x38>)
 8005026:	f7ff fa01 	bl	800442c <L6470_PrepareDaisyChainCommand>
  L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 800502a:	4906      	ldr	r1, [pc, #24]	; (8005044 <L6470_ResetPos+0x40>)
 800502c:	4804      	ldr	r0, [pc, #16]	; (8005040 <L6470_ResetPos+0x3c>)
 800502e:	f000 faa1 	bl	8005574 <L6470_DaisyChainCommand>
}
 8005032:	bf00      	nop
 8005034:	3708      	adds	r7, #8
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	20000ba0 	.word	0x20000ba0
 8005040:	20000b90 	.word	0x20000b90
 8005044:	20000b80 	.word	0x20000b80

08005048 <L6470_ResetDevice>:
  * @brief  ResetDevice command resets the device to power-up conditions.
  * 
  * @param  L6470_Id      The identifier of the L6470 target inside the daisy chain.
  */
void L6470_ResetDevice(uint8_t L6470_Id)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af02      	add	r7, sp, #8
 800504e:	4603      	mov	r3, r0
 8005050:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_RESETDEVICE_ID, 0, 0, 0);
 8005052:	79f8      	ldrb	r0, [r7, #7]
 8005054:	2300      	movs	r3, #0
 8005056:	9301      	str	r3, [sp, #4]
 8005058:	2300      	movs	r3, #0
 800505a:	9300      	str	r3, [sp, #0]
 800505c:	2300      	movs	r3, #0
 800505e:	220d      	movs	r2, #13
 8005060:	4907      	ldr	r1, [pc, #28]	; (8005080 <L6470_ResetDevice+0x38>)
 8005062:	f7ff f9bf 	bl	80043e4 <L6470_PrepareAppCmdPkg>
  L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 8005066:	4907      	ldr	r1, [pc, #28]	; (8005084 <L6470_ResetDevice+0x3c>)
 8005068:	4805      	ldr	r0, [pc, #20]	; (8005080 <L6470_ResetDevice+0x38>)
 800506a:	f7ff f9df 	bl	800442c <L6470_PrepareDaisyChainCommand>
  L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 800506e:	4906      	ldr	r1, [pc, #24]	; (8005088 <L6470_ResetDevice+0x40>)
 8005070:	4804      	ldr	r0, [pc, #16]	; (8005084 <L6470_ResetDevice+0x3c>)
 8005072:	f000 fa7f 	bl	8005574 <L6470_DaisyChainCommand>
}
 8005076:	bf00      	nop
 8005078:	3708      	adds	r7, #8
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
 800507e:	bf00      	nop
 8005080:	20000ba0 	.word	0x20000ba0
 8005084:	20000b90 	.word	0x20000b90
 8005088:	20000b80 	.word	0x20000b80

0800508c <L6470_SoftStop>:
  *         in the DEC register.
  * 
  * @param  L6470_Id      The identifier of the L6470 target inside the daisy chain.
  */
void L6470_SoftStop(uint8_t L6470_Id)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b084      	sub	sp, #16
 8005090:	af02      	add	r7, sp, #8
 8005092:	4603      	mov	r3, r0
 8005094:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_SOFTSTOP_ID, 0, 0, 0);
 8005096:	79f8      	ldrb	r0, [r7, #7]
 8005098:	2300      	movs	r3, #0
 800509a:	9301      	str	r3, [sp, #4]
 800509c:	2300      	movs	r3, #0
 800509e:	9300      	str	r3, [sp, #0]
 80050a0:	2300      	movs	r3, #0
 80050a2:	220e      	movs	r2, #14
 80050a4:	4907      	ldr	r1, [pc, #28]	; (80050c4 <L6470_SoftStop+0x38>)
 80050a6:	f7ff f99d 	bl	80043e4 <L6470_PrepareAppCmdPkg>
  L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 80050aa:	4907      	ldr	r1, [pc, #28]	; (80050c8 <L6470_SoftStop+0x3c>)
 80050ac:	4805      	ldr	r0, [pc, #20]	; (80050c4 <L6470_SoftStop+0x38>)
 80050ae:	f7ff f9bd 	bl	800442c <L6470_PrepareDaisyChainCommand>
  L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 80050b2:	4906      	ldr	r1, [pc, #24]	; (80050cc <L6470_SoftStop+0x40>)
 80050b4:	4804      	ldr	r0, [pc, #16]	; (80050c8 <L6470_SoftStop+0x3c>)
 80050b6:	f000 fa5d 	bl	8005574 <L6470_DaisyChainCommand>
}
 80050ba:	bf00      	nop
 80050bc:	3708      	adds	r7, #8
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	bf00      	nop
 80050c4:	20000ba0 	.word	0x20000ba0
 80050c8:	20000b90 	.word	0x20000b90
 80050cc:	20000b80 	.word	0x20000b80

080050d0 <L6470_HardStop>:
  * @brief  HardStop command causes an immediate motor stop with infinite deceleration.
  * 
  * @param  L6470_Id      The identifier of the L6470 target inside the daisy chain.
  */
void L6470_HardStop(uint8_t L6470_Id)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af02      	add	r7, sp, #8
 80050d6:	4603      	mov	r3, r0
 80050d8:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_HARDSTOP_ID, 0, 0, 0);
 80050da:	79f8      	ldrb	r0, [r7, #7]
 80050dc:	2300      	movs	r3, #0
 80050de:	9301      	str	r3, [sp, #4]
 80050e0:	2300      	movs	r3, #0
 80050e2:	9300      	str	r3, [sp, #0]
 80050e4:	2300      	movs	r3, #0
 80050e6:	220f      	movs	r2, #15
 80050e8:	4907      	ldr	r1, [pc, #28]	; (8005108 <L6470_HardStop+0x38>)
 80050ea:	f7ff f97b 	bl	80043e4 <L6470_PrepareAppCmdPkg>
  L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 80050ee:	4907      	ldr	r1, [pc, #28]	; (800510c <L6470_HardStop+0x3c>)
 80050f0:	4805      	ldr	r0, [pc, #20]	; (8005108 <L6470_HardStop+0x38>)
 80050f2:	f7ff f99b 	bl	800442c <L6470_PrepareDaisyChainCommand>
  L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 80050f6:	4906      	ldr	r1, [pc, #24]	; (8005110 <L6470_HardStop+0x40>)
 80050f8:	4804      	ldr	r0, [pc, #16]	; (800510c <L6470_HardStop+0x3c>)
 80050fa:	f000 fa3b 	bl	8005574 <L6470_DaisyChainCommand>
}
 80050fe:	bf00      	nop
 8005100:	3708      	adds	r7, #8
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
 8005106:	bf00      	nop
 8005108:	20000ba0 	.word	0x20000ba0
 800510c:	20000b90 	.word	0x20000b90
 8005110:	20000b80 	.word	0x20000b80

08005114 <L6470_SoftHiZ>:
  *         stored in the DEC register.
  * 
  * @param  L6470_Id      The identifier of the L6470 target inside the daisy chain.
  */
void L6470_SoftHiZ(uint8_t L6470_Id)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af02      	add	r7, sp, #8
 800511a:	4603      	mov	r3, r0
 800511c:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_SOFTHIZ_ID, 0, 0, 0);
 800511e:	79f8      	ldrb	r0, [r7, #7]
 8005120:	2300      	movs	r3, #0
 8005122:	9301      	str	r3, [sp, #4]
 8005124:	2300      	movs	r3, #0
 8005126:	9300      	str	r3, [sp, #0]
 8005128:	2300      	movs	r3, #0
 800512a:	2210      	movs	r2, #16
 800512c:	4907      	ldr	r1, [pc, #28]	; (800514c <L6470_SoftHiZ+0x38>)
 800512e:	f7ff f959 	bl	80043e4 <L6470_PrepareAppCmdPkg>
  L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 8005132:	4907      	ldr	r1, [pc, #28]	; (8005150 <L6470_SoftHiZ+0x3c>)
 8005134:	4805      	ldr	r0, [pc, #20]	; (800514c <L6470_SoftHiZ+0x38>)
 8005136:	f7ff f979 	bl	800442c <L6470_PrepareDaisyChainCommand>
  L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 800513a:	4906      	ldr	r1, [pc, #24]	; (8005154 <L6470_SoftHiZ+0x40>)
 800513c:	4804      	ldr	r0, [pc, #16]	; (8005150 <L6470_SoftHiZ+0x3c>)
 800513e:	f000 fa19 	bl	8005574 <L6470_DaisyChainCommand>
}
 8005142:	bf00      	nop
 8005144:	3708      	adds	r7, #8
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	20000ba0 	.word	0x20000ba0
 8005150:	20000b90 	.word	0x20000b90
 8005154:	20000b80 	.word	0x20000b80

08005158 <L6470_HardHiZ>:
  * @brief  HardHiZ command immediately disables the power bridges (high impedance state).
  * 
  * @param  L6470_Id      The identifier of the L6470 target inside the daisy chain.
  */
void L6470_HardHiZ(uint8_t L6470_Id)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af02      	add	r7, sp, #8
 800515e:	4603      	mov	r3, r0
 8005160:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_HARDHIZ_ID, 0, 0, 0);
 8005162:	79f8      	ldrb	r0, [r7, #7]
 8005164:	2300      	movs	r3, #0
 8005166:	9301      	str	r3, [sp, #4]
 8005168:	2300      	movs	r3, #0
 800516a:	9300      	str	r3, [sp, #0]
 800516c:	2300      	movs	r3, #0
 800516e:	2211      	movs	r2, #17
 8005170:	4907      	ldr	r1, [pc, #28]	; (8005190 <L6470_HardHiZ+0x38>)
 8005172:	f7ff f937 	bl	80043e4 <L6470_PrepareAppCmdPkg>
  L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 8005176:	4907      	ldr	r1, [pc, #28]	; (8005194 <L6470_HardHiZ+0x3c>)
 8005178:	4805      	ldr	r0, [pc, #20]	; (8005190 <L6470_HardHiZ+0x38>)
 800517a:	f7ff f957 	bl	800442c <L6470_PrepareDaisyChainCommand>
  L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 800517e:	4906      	ldr	r1, [pc, #24]	; (8005198 <L6470_HardHiZ+0x40>)
 8005180:	4804      	ldr	r0, [pc, #16]	; (8005194 <L6470_HardHiZ+0x3c>)
 8005182:	f000 f9f7 	bl	8005574 <L6470_DaisyChainCommand>
}
 8005186:	bf00      	nop
 8005188:	3708      	adds	r7, #8
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	20000ba0 	.word	0x20000ba0
 8005194:	20000b90 	.word	0x20000b90
 8005198:	20000b80 	.word	0x20000b80

0800519c <L6470_GetStatus>:
  * @param  L6470_Id      The identifier of the L6470 target inside the daisy chain.
  * 
  * @retval ReceivedValue The register value.
  */
uint16_t L6470_GetStatus(uint8_t L6470_Id)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b086      	sub	sp, #24
 80051a0:	af02      	add	r7, sp, #8
 80051a2:	4603      	mov	r3, r0
 80051a4:	71fb      	strb	r3, [r7, #7]
  uint16_t ReceivedValue;

  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_GETSTATUS_ID, 0, 0, 0);
 80051a6:	79f8      	ldrb	r0, [r7, #7]
 80051a8:	2300      	movs	r3, #0
 80051aa:	9301      	str	r3, [sp, #4]
 80051ac:	2300      	movs	r3, #0
 80051ae:	9300      	str	r3, [sp, #0]
 80051b0:	2300      	movs	r3, #0
 80051b2:	2212      	movs	r2, #18
 80051b4:	490b      	ldr	r1, [pc, #44]	; (80051e4 <L6470_GetStatus+0x48>)
 80051b6:	f7ff f915 	bl	80043e4 <L6470_PrepareAppCmdPkg>
  L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 80051ba:	490b      	ldr	r1, [pc, #44]	; (80051e8 <L6470_GetStatus+0x4c>)
 80051bc:	4809      	ldr	r0, [pc, #36]	; (80051e4 <L6470_GetStatus+0x48>)
 80051be:	f7ff f935 	bl	800442c <L6470_PrepareDaisyChainCommand>
  L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 80051c2:	490a      	ldr	r1, [pc, #40]	; (80051ec <L6470_GetStatus+0x50>)
 80051c4:	4808      	ldr	r0, [pc, #32]	; (80051e8 <L6470_GetStatus+0x4c>)
 80051c6:	f000 f9d5 	bl	8005574 <L6470_DaisyChainCommand>
  
  ReceivedValue = (uint16_t)L6470_ExtractReturnedData(L6470_Id, (uint8_t*)L6470_DaisyChainSpiRxStruct, 2);
 80051ca:	79fb      	ldrb	r3, [r7, #7]
 80051cc:	2202      	movs	r2, #2
 80051ce:	4907      	ldr	r1, [pc, #28]	; (80051ec <L6470_GetStatus+0x50>)
 80051d0:	4618      	mov	r0, r3
 80051d2:	f000 fa15 	bl	8005600 <L6470_ExtractReturnedData>
 80051d6:	4603      	mov	r3, r0
 80051d8:	81fb      	strh	r3, [r7, #14]
  
  return ReceivedValue;
 80051da:	89fb      	ldrh	r3, [r7, #14]
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3710      	adds	r7, #16
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}
 80051e4:	20000ba0 	.word	0x20000ba0
 80051e8:	20000b90 	.word	0x20000b90
 80051ec:	20000b80 	.word	0x20000b80

080051f0 <L6470_PrepareSetParam>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareSetParam(uint8_t L6470_Id, eL6470_RegId_t L6470_RegId, uint32_t Value)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af02      	add	r7, sp, #8
 80051f6:	4603      	mov	r3, r0
 80051f8:	603a      	str	r2, [r7, #0]
 80051fa:	71fb      	strb	r3, [r7, #7]
 80051fc:	460b      	mov	r3, r1
 80051fe:	71bb      	strb	r3, [r7, #6]
    L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_SETPARAM_ID, L6470_RegId, Value, 0);
 8005200:	79ba      	ldrb	r2, [r7, #6]
 8005202:	79f8      	ldrb	r0, [r7, #7]
 8005204:	2300      	movs	r3, #0
 8005206:	9301      	str	r3, [sp, #4]
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	9300      	str	r3, [sp, #0]
 800520c:	4613      	mov	r3, r2
 800520e:	2201      	movs	r2, #1
 8005210:	4903      	ldr	r1, [pc, #12]	; (8005220 <L6470_PrepareSetParam+0x30>)
 8005212:	f7ff f8e7 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 8005216:	bf00      	nop
 8005218:	3708      	adds	r7, #8
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}
 800521e:	bf00      	nop
 8005220:	20000ba0 	.word	0x20000ba0

08005224 <L6470_PrepareGetParam>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareGetParam(uint8_t L6470_Id, eL6470_RegId_t L6470_RegId)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af02      	add	r7, sp, #8
 800522a:	4603      	mov	r3, r0
 800522c:	460a      	mov	r2, r1
 800522e:	71fb      	strb	r3, [r7, #7]
 8005230:	4613      	mov	r3, r2
 8005232:	71bb      	strb	r3, [r7, #6]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_GETPARAM_ID, L6470_RegId, 0, 0);
 8005234:	79ba      	ldrb	r2, [r7, #6]
 8005236:	79f8      	ldrb	r0, [r7, #7]
 8005238:	2300      	movs	r3, #0
 800523a:	9301      	str	r3, [sp, #4]
 800523c:	2300      	movs	r3, #0
 800523e:	9300      	str	r3, [sp, #0]
 8005240:	4613      	mov	r3, r2
 8005242:	2202      	movs	r2, #2
 8005244:	4903      	ldr	r1, [pc, #12]	; (8005254 <L6470_PrepareGetParam+0x30>)
 8005246:	f7ff f8cd 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 800524a:	bf00      	nop
 800524c:	3708      	adds	r7, #8
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	20000ba0 	.word	0x20000ba0

08005258 <L6470_PrepareRun>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareRun(uint8_t L6470_Id, eL6470_DirId_t L6470_DirId, uint32_t Speed)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b084      	sub	sp, #16
 800525c:	af02      	add	r7, sp, #8
 800525e:	4603      	mov	r3, r0
 8005260:	603a      	str	r2, [r7, #0]
 8005262:	71fb      	strb	r3, [r7, #7]
 8005264:	460b      	mov	r3, r1
 8005266:	71bb      	strb	r3, [r7, #6]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_RUN_ID, L6470_DirId, Speed, 0);
 8005268:	79ba      	ldrb	r2, [r7, #6]
 800526a:	79f8      	ldrb	r0, [r7, #7]
 800526c:	2300      	movs	r3, #0
 800526e:	9301      	str	r3, [sp, #4]
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	9300      	str	r3, [sp, #0]
 8005274:	4613      	mov	r3, r2
 8005276:	2203      	movs	r2, #3
 8005278:	4903      	ldr	r1, [pc, #12]	; (8005288 <L6470_PrepareRun+0x30>)
 800527a:	f7ff f8b3 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 800527e:	bf00      	nop
 8005280:	3708      	adds	r7, #8
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	20000ba0 	.word	0x20000ba0

0800528c <L6470_PrepareStepClock>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareStepClock(uint8_t L6470_Id, eL6470_DirId_t L6470_DirId)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b084      	sub	sp, #16
 8005290:	af02      	add	r7, sp, #8
 8005292:	4603      	mov	r3, r0
 8005294:	460a      	mov	r2, r1
 8005296:	71fb      	strb	r3, [r7, #7]
 8005298:	4613      	mov	r3, r2
 800529a:	71bb      	strb	r3, [r7, #6]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_STEPCLOCK_ID, L6470_DirId, 0, 0);
 800529c:	79ba      	ldrb	r2, [r7, #6]
 800529e:	79f8      	ldrb	r0, [r7, #7]
 80052a0:	2300      	movs	r3, #0
 80052a2:	9301      	str	r3, [sp, #4]
 80052a4:	2300      	movs	r3, #0
 80052a6:	9300      	str	r3, [sp, #0]
 80052a8:	4613      	mov	r3, r2
 80052aa:	2204      	movs	r2, #4
 80052ac:	4903      	ldr	r1, [pc, #12]	; (80052bc <L6470_PrepareStepClock+0x30>)
 80052ae:	f7ff f899 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 80052b2:	bf00      	nop
 80052b4:	3708      	adds	r7, #8
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}
 80052ba:	bf00      	nop
 80052bc:	20000ba0 	.word	0x20000ba0

080052c0 <L6470_PrepareMove>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareMove(uint8_t L6470_Id, eL6470_DirId_t L6470_DirId, uint32_t N_Step)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af02      	add	r7, sp, #8
 80052c6:	4603      	mov	r3, r0
 80052c8:	603a      	str	r2, [r7, #0]
 80052ca:	71fb      	strb	r3, [r7, #7]
 80052cc:	460b      	mov	r3, r1
 80052ce:	71bb      	strb	r3, [r7, #6]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_MOVE_ID, L6470_DirId, N_Step, 0);
 80052d0:	79ba      	ldrb	r2, [r7, #6]
 80052d2:	79f8      	ldrb	r0, [r7, #7]
 80052d4:	2300      	movs	r3, #0
 80052d6:	9301      	str	r3, [sp, #4]
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	9300      	str	r3, [sp, #0]
 80052dc:	4613      	mov	r3, r2
 80052de:	2205      	movs	r2, #5
 80052e0:	4903      	ldr	r1, [pc, #12]	; (80052f0 <L6470_PrepareMove+0x30>)
 80052e2:	f7ff f87f 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 80052e6:	bf00      	nop
 80052e8:	3708      	adds	r7, #8
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	20000ba0 	.word	0x20000ba0

080052f4 <L6470_PrepareGoTo>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareGoTo(uint8_t L6470_Id, uint32_t AbsPos)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b084      	sub	sp, #16
 80052f8:	af02      	add	r7, sp, #8
 80052fa:	4603      	mov	r3, r0
 80052fc:	6039      	str	r1, [r7, #0]
 80052fe:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_GOTO_ID, AbsPos, 0, 0);
 8005300:	79f8      	ldrb	r0, [r7, #7]
 8005302:	2300      	movs	r3, #0
 8005304:	9301      	str	r3, [sp, #4]
 8005306:	2300      	movs	r3, #0
 8005308:	9300      	str	r3, [sp, #0]
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	2206      	movs	r2, #6
 800530e:	4903      	ldr	r1, [pc, #12]	; (800531c <L6470_PrepareGoTo+0x28>)
 8005310:	f7ff f868 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 8005314:	bf00      	nop
 8005316:	3708      	adds	r7, #8
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}
 800531c:	20000ba0 	.word	0x20000ba0

08005320 <L6470_PrepareGoToDir>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareGoToDir(uint8_t L6470_Id, eL6470_DirId_t L6470_DirId, uint32_t AbsPos)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b084      	sub	sp, #16
 8005324:	af02      	add	r7, sp, #8
 8005326:	4603      	mov	r3, r0
 8005328:	603a      	str	r2, [r7, #0]
 800532a:	71fb      	strb	r3, [r7, #7]
 800532c:	460b      	mov	r3, r1
 800532e:	71bb      	strb	r3, [r7, #6]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_GOTODIR_ID, L6470_DirId, AbsPos, 0);
 8005330:	79ba      	ldrb	r2, [r7, #6]
 8005332:	79f8      	ldrb	r0, [r7, #7]
 8005334:	2300      	movs	r3, #0
 8005336:	9301      	str	r3, [sp, #4]
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	9300      	str	r3, [sp, #0]
 800533c:	4613      	mov	r3, r2
 800533e:	2207      	movs	r2, #7
 8005340:	4903      	ldr	r1, [pc, #12]	; (8005350 <L6470_PrepareGoToDir+0x30>)
 8005342:	f7ff f84f 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 8005346:	bf00      	nop
 8005348:	3708      	adds	r7, #8
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	20000ba0 	.word	0x20000ba0

08005354 <L6470_PrepareGoUntil>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareGoUntil(uint8_t L6470_Id, eL6470_ActId_t L6470_ActId, eL6470_DirId_t L6470_DirId, uint32_t Speed)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b084      	sub	sp, #16
 8005358:	af02      	add	r7, sp, #8
 800535a:	603b      	str	r3, [r7, #0]
 800535c:	4603      	mov	r3, r0
 800535e:	71fb      	strb	r3, [r7, #7]
 8005360:	460b      	mov	r3, r1
 8005362:	71bb      	strb	r3, [r7, #6]
 8005364:	4613      	mov	r3, r2
 8005366:	717b      	strb	r3, [r7, #5]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_GOUNTIL_ID, L6470_ActId, L6470_DirId, Speed);
 8005368:	79b9      	ldrb	r1, [r7, #6]
 800536a:	797b      	ldrb	r3, [r7, #5]
 800536c:	79f8      	ldrb	r0, [r7, #7]
 800536e:	683a      	ldr	r2, [r7, #0]
 8005370:	9201      	str	r2, [sp, #4]
 8005372:	9300      	str	r3, [sp, #0]
 8005374:	460b      	mov	r3, r1
 8005376:	2208      	movs	r2, #8
 8005378:	4903      	ldr	r1, [pc, #12]	; (8005388 <L6470_PrepareGoUntil+0x34>)
 800537a:	f7ff f833 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 800537e:	bf00      	nop
 8005380:	3708      	adds	r7, #8
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	20000ba0 	.word	0x20000ba0

0800538c <L6470_PrepareReleaseSW>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareReleaseSW(uint8_t L6470_Id, eL6470_ActId_t L6470_ActId, eL6470_DirId_t L6470_DirId)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af02      	add	r7, sp, #8
 8005392:	4603      	mov	r3, r0
 8005394:	71fb      	strb	r3, [r7, #7]
 8005396:	460b      	mov	r3, r1
 8005398:	71bb      	strb	r3, [r7, #6]
 800539a:	4613      	mov	r3, r2
 800539c:	717b      	strb	r3, [r7, #5]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_RELEASESW_ID, L6470_ActId, L6470_DirId, 0);
 800539e:	79b9      	ldrb	r1, [r7, #6]
 80053a0:	797b      	ldrb	r3, [r7, #5]
 80053a2:	79f8      	ldrb	r0, [r7, #7]
 80053a4:	2200      	movs	r2, #0
 80053a6:	9201      	str	r2, [sp, #4]
 80053a8:	9300      	str	r3, [sp, #0]
 80053aa:	460b      	mov	r3, r1
 80053ac:	2209      	movs	r2, #9
 80053ae:	4903      	ldr	r1, [pc, #12]	; (80053bc <L6470_PrepareReleaseSW+0x30>)
 80053b0:	f7ff f818 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 80053b4:	bf00      	nop
 80053b6:	3708      	adds	r7, #8
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bd80      	pop	{r7, pc}
 80053bc:	20000ba0 	.word	0x20000ba0

080053c0 <L6470_PrepareGoHome>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareGoHome(uint8_t L6470_Id)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b084      	sub	sp, #16
 80053c4:	af02      	add	r7, sp, #8
 80053c6:	4603      	mov	r3, r0
 80053c8:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_GOHOME_ID, 0, 0, 0);
 80053ca:	79f8      	ldrb	r0, [r7, #7]
 80053cc:	2300      	movs	r3, #0
 80053ce:	9301      	str	r3, [sp, #4]
 80053d0:	2300      	movs	r3, #0
 80053d2:	9300      	str	r3, [sp, #0]
 80053d4:	2300      	movs	r3, #0
 80053d6:	220a      	movs	r2, #10
 80053d8:	4903      	ldr	r1, [pc, #12]	; (80053e8 <L6470_PrepareGoHome+0x28>)
 80053da:	f7ff f803 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 80053de:	bf00      	nop
 80053e0:	3708      	adds	r7, #8
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	20000ba0 	.word	0x20000ba0

080053ec <L6470_PrepareGoMark>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareGoMark(uint8_t L6470_Id)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af02      	add	r7, sp, #8
 80053f2:	4603      	mov	r3, r0
 80053f4:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_GOMARK_ID, 0, 0, 0);
 80053f6:	79f8      	ldrb	r0, [r7, #7]
 80053f8:	2300      	movs	r3, #0
 80053fa:	9301      	str	r3, [sp, #4]
 80053fc:	2300      	movs	r3, #0
 80053fe:	9300      	str	r3, [sp, #0]
 8005400:	2300      	movs	r3, #0
 8005402:	220b      	movs	r2, #11
 8005404:	4903      	ldr	r1, [pc, #12]	; (8005414 <L6470_PrepareGoMark+0x28>)
 8005406:	f7fe ffed 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 800540a:	bf00      	nop
 800540c:	3708      	adds	r7, #8
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}
 8005412:	bf00      	nop
 8005414:	20000ba0 	.word	0x20000ba0

08005418 <L6470_PrepareResetPos>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareResetPos(uint8_t L6470_Id)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b084      	sub	sp, #16
 800541c:	af02      	add	r7, sp, #8
 800541e:	4603      	mov	r3, r0
 8005420:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_RESETPOS_ID, 0, 0, 0);
 8005422:	79f8      	ldrb	r0, [r7, #7]
 8005424:	2300      	movs	r3, #0
 8005426:	9301      	str	r3, [sp, #4]
 8005428:	2300      	movs	r3, #0
 800542a:	9300      	str	r3, [sp, #0]
 800542c:	2300      	movs	r3, #0
 800542e:	220c      	movs	r2, #12
 8005430:	4903      	ldr	r1, [pc, #12]	; (8005440 <L6470_PrepareResetPos+0x28>)
 8005432:	f7fe ffd7 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 8005436:	bf00      	nop
 8005438:	3708      	adds	r7, #8
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
 800543e:	bf00      	nop
 8005440:	20000ba0 	.word	0x20000ba0

08005444 <L6470_PrepareResetDevice>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareResetDevice(uint8_t L6470_Id)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b084      	sub	sp, #16
 8005448:	af02      	add	r7, sp, #8
 800544a:	4603      	mov	r3, r0
 800544c:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_RESETDEVICE_ID, 0, 0, 0);
 800544e:	79f8      	ldrb	r0, [r7, #7]
 8005450:	2300      	movs	r3, #0
 8005452:	9301      	str	r3, [sp, #4]
 8005454:	2300      	movs	r3, #0
 8005456:	9300      	str	r3, [sp, #0]
 8005458:	2300      	movs	r3, #0
 800545a:	220d      	movs	r2, #13
 800545c:	4903      	ldr	r1, [pc, #12]	; (800546c <L6470_PrepareResetDevice+0x28>)
 800545e:	f7fe ffc1 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 8005462:	bf00      	nop
 8005464:	3708      	adds	r7, #8
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	20000ba0 	.word	0x20000ba0

08005470 <L6470_PrepareSoftStop>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareSoftStop(uint8_t L6470_Id)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b084      	sub	sp, #16
 8005474:	af02      	add	r7, sp, #8
 8005476:	4603      	mov	r3, r0
 8005478:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_SOFTSTOP_ID, 0, 0, 0);
 800547a:	79f8      	ldrb	r0, [r7, #7]
 800547c:	2300      	movs	r3, #0
 800547e:	9301      	str	r3, [sp, #4]
 8005480:	2300      	movs	r3, #0
 8005482:	9300      	str	r3, [sp, #0]
 8005484:	2300      	movs	r3, #0
 8005486:	220e      	movs	r2, #14
 8005488:	4903      	ldr	r1, [pc, #12]	; (8005498 <L6470_PrepareSoftStop+0x28>)
 800548a:	f7fe ffab 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 800548e:	bf00      	nop
 8005490:	3708      	adds	r7, #8
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	20000ba0 	.word	0x20000ba0

0800549c <L6470_PrepareHardStop>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareHardStop(uint8_t L6470_Id)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b084      	sub	sp, #16
 80054a0:	af02      	add	r7, sp, #8
 80054a2:	4603      	mov	r3, r0
 80054a4:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_HARDSTOP_ID, 0, 0, 0);
 80054a6:	79f8      	ldrb	r0, [r7, #7]
 80054a8:	2300      	movs	r3, #0
 80054aa:	9301      	str	r3, [sp, #4]
 80054ac:	2300      	movs	r3, #0
 80054ae:	9300      	str	r3, [sp, #0]
 80054b0:	2300      	movs	r3, #0
 80054b2:	220f      	movs	r2, #15
 80054b4:	4903      	ldr	r1, [pc, #12]	; (80054c4 <L6470_PrepareHardStop+0x28>)
 80054b6:	f7fe ff95 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 80054ba:	bf00      	nop
 80054bc:	3708      	adds	r7, #8
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	20000ba0 	.word	0x20000ba0

080054c8 <L6470_PrepareSoftHiZ>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareSoftHiZ(uint8_t L6470_Id)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b084      	sub	sp, #16
 80054cc:	af02      	add	r7, sp, #8
 80054ce:	4603      	mov	r3, r0
 80054d0:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_SOFTHIZ_ID, 0, 0, 0);
 80054d2:	79f8      	ldrb	r0, [r7, #7]
 80054d4:	2300      	movs	r3, #0
 80054d6:	9301      	str	r3, [sp, #4]
 80054d8:	2300      	movs	r3, #0
 80054da:	9300      	str	r3, [sp, #0]
 80054dc:	2300      	movs	r3, #0
 80054de:	2210      	movs	r2, #16
 80054e0:	4903      	ldr	r1, [pc, #12]	; (80054f0 <L6470_PrepareSoftHiZ+0x28>)
 80054e2:	f7fe ff7f 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 80054e6:	bf00      	nop
 80054e8:	3708      	adds	r7, #8
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	20000ba0 	.word	0x20000ba0

080054f4 <L6470_PrepareHardHiZ>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareHardHiZ(uint8_t L6470_Id)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b084      	sub	sp, #16
 80054f8:	af02      	add	r7, sp, #8
 80054fa:	4603      	mov	r3, r0
 80054fc:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_HARDHIZ_ID, 0, 0, 0);
 80054fe:	79f8      	ldrb	r0, [r7, #7]
 8005500:	2300      	movs	r3, #0
 8005502:	9301      	str	r3, [sp, #4]
 8005504:	2300      	movs	r3, #0
 8005506:	9300      	str	r3, [sp, #0]
 8005508:	2300      	movs	r3, #0
 800550a:	2211      	movs	r2, #17
 800550c:	4903      	ldr	r1, [pc, #12]	; (800551c <L6470_PrepareHardHiZ+0x28>)
 800550e:	f7fe ff69 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 8005512:	bf00      	nop
 8005514:	3708      	adds	r7, #8
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	20000ba0 	.word	0x20000ba0

08005520 <L6470_PrepareGetStatus>:
  *
  * @note   This function will properly fill the right column of the L6470_AppCmdPkg.
  * @note   The commad will be sent by @ref L6470_PerformPreparedApplicationCommand.
  */
void L6470_PrepareGetStatus(uint8_t L6470_Id)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af02      	add	r7, sp, #8
 8005526:	4603      	mov	r3, r0
 8005528:	71fb      	strb	r3, [r7, #7]
  L6470_PrepareAppCmdPkg(L6470_Id, L6470_AppCmdPkg, L6470_GETSTATUS_ID, 0, 0, 0);
 800552a:	79f8      	ldrb	r0, [r7, #7]
 800552c:	2300      	movs	r3, #0
 800552e:	9301      	str	r3, [sp, #4]
 8005530:	2300      	movs	r3, #0
 8005532:	9300      	str	r3, [sp, #0]
 8005534:	2300      	movs	r3, #0
 8005536:	2212      	movs	r2, #18
 8005538:	4903      	ldr	r1, [pc, #12]	; (8005548 <L6470_PrepareGetStatus+0x28>)
 800553a:	f7fe ff53 	bl	80043e4 <L6470_PrepareAppCmdPkg>
}
 800553e:	bf00      	nop
 8005540:	3708      	adds	r7, #8
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop
 8005548:	20000ba0 	.word	0x20000ba0

0800554c <L6470_PerformPreparedApplicationCommand>:
  * @retval (uint8_t*)L6470_DaisyChainSpiRxStruct  The pointer to the structure
  *         containing returned values from each L6470 of the daisy chain for each
  *         sent SPI data.
  */
uint8_t* L6470_PerformPreparedApplicationCommand(void)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	af00      	add	r7, sp, #0
  L6470_PrepareDaisyChainCommand(L6470_AppCmdPkg, (uint8_t*)L6470_DaisyChainSpiTxStruct);
 8005550:	4905      	ldr	r1, [pc, #20]	; (8005568 <L6470_PerformPreparedApplicationCommand+0x1c>)
 8005552:	4806      	ldr	r0, [pc, #24]	; (800556c <L6470_PerformPreparedApplicationCommand+0x20>)
 8005554:	f7fe ff6a 	bl	800442c <L6470_PrepareDaisyChainCommand>
  L6470_DaisyChainCommand((uint8_t*)L6470_DaisyChainSpiTxStruct, (uint8_t*)L6470_DaisyChainSpiRxStruct);
 8005558:	4905      	ldr	r1, [pc, #20]	; (8005570 <L6470_PerformPreparedApplicationCommand+0x24>)
 800555a:	4803      	ldr	r0, [pc, #12]	; (8005568 <L6470_PerformPreparedApplicationCommand+0x1c>)
 800555c:	f000 f80a 	bl	8005574 <L6470_DaisyChainCommand>
  
  return (uint8_t*)(L6470_DaisyChainSpiRxStruct);
 8005560:	4b03      	ldr	r3, [pc, #12]	; (8005570 <L6470_PerformPreparedApplicationCommand+0x24>)
}
 8005562:	4618      	mov	r0, r3
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	20000b90 	.word	0x20000b90
 800556c:	20000ba0 	.word	0x20000ba0
 8005570:	20000b80 	.word	0x20000b80

08005574 <L6470_DaisyChainCommand>:
  * @brief  Send command to the L6470 daisy chain via SPI
  * @param  pL6470_DaisyChainSpiTxStruct  Pointer to the matrix array of bytes to be sent to the daisy chain L6470
  * @param  pL6470_DaisyChainSpiRxStruct  Pointer to the matrix array of bytes to be received from the daisy chain L6470
  */
void L6470_DaisyChainCommand(uint8_t* pL6470_DaisyChainSpiTxStruct, uint8_t* pL6470_DaisyChainSpiRxStruct)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b086      	sub	sp, #24
 8005578:	af02      	add	r7, sp, #8
 800557a:	6078      	str	r0, [r7, #4]
 800557c:	6039      	str	r1, [r7, #0]
  uint8_t spibyte;
  
  L6470_DaisyChain_HalfPrepared = ZERO_F;
 800557e:	4b1c      	ldr	r3, [pc, #112]	; (80055f0 <L6470_DaisyChainCommand+0x7c>)
 8005580:	2200      	movs	r2, #0
 8005582:	701a      	strb	r2, [r3, #0]
  
  /* Send all command bytes via SPI */
  for(spibyte=0; spibyte < L6470MAXSPICMDBYTESIZE; spibyte++)
 8005584:	2300      	movs	r3, #0
 8005586:	73fb      	strb	r3, [r7, #15]
 8005588:	e02b      	b.n	80055e2 <L6470_DaisyChainCommand+0x6e>
  {
    /* Enable SPI communication for L6470 */
    L6470_nCS_LOW();
 800558a:	2200      	movs	r2, #0
 800558c:	2110      	movs	r1, #16
 800558e:	4819      	ldr	r0, [pc, #100]	; (80055f4 <L6470_DaisyChainCommand+0x80>)
 8005590:	f7fc fdca 	bl	8002128 <HAL_GPIO_WritePin>
    
    /* Send the command via SPI */
    L6470_SPI_Communication(&hspi1, (pL6470_DaisyChainSpiTxStruct+(spibyte * L6470DAISYCHAINSIZE)), (pL6470_DaisyChainSpiRxStruct+(spibyte * L6470DAISYCHAINSIZE)), L6470DAISYCHAINSIZE, 10);
 8005594:	7bfb      	ldrb	r3, [r7, #15]
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	461a      	mov	r2, r3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	1899      	adds	r1, r3, r2
 800559e:	7bfb      	ldrb	r3, [r7, #15]
 80055a0:	009b      	lsls	r3, r3, #2
 80055a2:	461a      	mov	r2, r3
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	441a      	add	r2, r3
 80055a8:	230a      	movs	r3, #10
 80055aa:	9300      	str	r3, [sp, #0]
 80055ac:	2304      	movs	r3, #4
 80055ae:	4812      	ldr	r0, [pc, #72]	; (80055f8 <L6470_DaisyChainCommand+0x84>)
 80055b0:	f7fd fcb2 	bl	8002f18 <HAL_SPI_TransmitReceive>
    
    /* Allow the device to decode the received command */
    L6470_nCS_HIGH();
 80055b4:	2201      	movs	r2, #1
 80055b6:	2110      	movs	r1, #16
 80055b8:	480e      	ldr	r0, [pc, #56]	; (80055f4 <L6470_DaisyChainCommand+0x80>)
 80055ba:	f7fc fdb5 	bl	8002128 <HAL_GPIO_WritePin>
    
    _DELAY(TDISCS);
 80055be:	4b0f      	ldr	r3, [pc, #60]	; (80055fc <L6470_DaisyChainCommand+0x88>)
 80055c0:	2200      	movs	r2, #0
 80055c2:	701a      	strb	r2, [r3, #0]
 80055c4:	e006      	b.n	80055d4 <L6470_DaisyChainCommand+0x60>
 80055c6:	bf00      	nop
 80055c8:	4b0c      	ldr	r3, [pc, #48]	; (80055fc <L6470_DaisyChainCommand+0x88>)
 80055ca:	781b      	ldrb	r3, [r3, #0]
 80055cc:	3301      	adds	r3, #1
 80055ce:	b2da      	uxtb	r2, r3
 80055d0:	4b0a      	ldr	r3, [pc, #40]	; (80055fc <L6470_DaisyChainCommand+0x88>)
 80055d2:	701a      	strb	r2, [r3, #0]
 80055d4:	4b09      	ldr	r3, [pc, #36]	; (80055fc <L6470_DaisyChainCommand+0x88>)
 80055d6:	781b      	ldrb	r3, [r3, #0]
 80055d8:	2b13      	cmp	r3, #19
 80055da:	d9f4      	bls.n	80055c6 <L6470_DaisyChainCommand+0x52>
  for(spibyte=0; spibyte < L6470MAXSPICMDBYTESIZE; spibyte++)
 80055dc:	7bfb      	ldrb	r3, [r7, #15]
 80055de:	3301      	adds	r3, #1
 80055e0:	73fb      	strb	r3, [r7, #15]
 80055e2:	7bfb      	ldrb	r3, [r7, #15]
 80055e4:	2b03      	cmp	r3, #3
 80055e6:	d9d0      	bls.n	800558a <L6470_DaisyChainCommand+0x16>
  }
}
 80055e8:	bf00      	nop
 80055ea:	3710      	adds	r7, #16
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}
 80055f0:	200007c8 	.word	0x200007c8
 80055f4:	40020000 	.word	0x40020000
 80055f8:	20000efc 	.word	0x20000efc
 80055fc:	20000be2 	.word	0x20000be2

08005600 <L6470_ExtractReturnedData>:
  * @param    pL6470_DaisyChainSpiRxStruct  uint8_t-pointer to the matrix that
  *           contains the received data by SPI from the L6470 daisy chain.
  * @param    LengthByte  The number of bytes about the received value.
  */
uint32_t L6470_ExtractReturnedData(uint8_t L6470_Id, uint8_t* pL6470_DaisyChainSpiRxStruct, uint8_t LengthByte)
{
 8005600:	b480      	push	{r7}
 8005602:	b085      	sub	sp, #20
 8005604:	af00      	add	r7, sp, #0
 8005606:	4603      	mov	r3, r0
 8005608:	6039      	str	r1, [r7, #0]
 800560a:	71fb      	strb	r3, [r7, #7]
 800560c:	4613      	mov	r3, r2
 800560e:	71bb      	strb	r3, [r7, #6]
  uint32_t value;
  uint8_t i;
  
  value = 0x000000;
 8005610:	2300      	movs	r3, #0
 8005612:	60fb      	str	r3, [r7, #12]
  for (i=1; i<=(L6470MAXSPICMDBYTESIZE-1); i++)
 8005614:	2301      	movs	r3, #1
 8005616:	72fb      	strb	r3, [r7, #11]
 8005618:	e015      	b.n	8005646 <L6470_ExtractReturnedData+0x46>
  {
    value |= (*(pL6470_DaisyChainSpiRxStruct+(i*L6470DAISYCHAINSIZE)+L6470_Id))<<((LengthByte-i)*8);
 800561a:	7afb      	ldrb	r3, [r7, #11]
 800561c:	009b      	lsls	r3, r3, #2
 800561e:	461a      	mov	r2, r3
 8005620:	79fb      	ldrb	r3, [r7, #7]
 8005622:	4413      	add	r3, r2
 8005624:	683a      	ldr	r2, [r7, #0]
 8005626:	4413      	add	r3, r2
 8005628:	781b      	ldrb	r3, [r3, #0]
 800562a:	4619      	mov	r1, r3
 800562c:	79ba      	ldrb	r2, [r7, #6]
 800562e:	7afb      	ldrb	r3, [r7, #11]
 8005630:	1ad3      	subs	r3, r2, r3
 8005632:	00db      	lsls	r3, r3, #3
 8005634:	fa01 f303 	lsl.w	r3, r1, r3
 8005638:	461a      	mov	r2, r3
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	4313      	orrs	r3, r2
 800563e:	60fb      	str	r3, [r7, #12]
  for (i=1; i<=(L6470MAXSPICMDBYTESIZE-1); i++)
 8005640:	7afb      	ldrb	r3, [r7, #11]
 8005642:	3301      	adds	r3, #1
 8005644:	72fb      	strb	r3, [r7, #11]
 8005646:	7afb      	ldrb	r3, [r7, #11]
 8005648:	2b03      	cmp	r3, #3
 800564a:	d9e6      	bls.n	800561a <L6470_ExtractReturnedData+0x1a>
  }
  
  return value;
 800564c:	68fb      	ldr	r3, [r7, #12]
}
 800564e:	4618      	mov	r0, r3
 8005650:	3714      	adds	r7, #20
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
	...

0800565c <L6470_CheckStatusRegisterFlag>:
  *
  * @retval state The flag state.
  */

uint8_t L6470_CheckStatusRegisterFlag(uint8_t L6470_Id, uint8_t L6470_StatusRegisterFlagId)
{
 800565c:	b590      	push	{r4, r7, lr}
 800565e:	b085      	sub	sp, #20
 8005660:	af00      	add	r7, sp, #0
 8005662:	4603      	mov	r3, r0
 8005664:	460a      	mov	r2, r1
 8005666:	71fb      	strb	r3, [r7, #7]
 8005668:	4613      	mov	r3, r2
 800566a:	71bb      	strb	r3, [r7, #6]
  uint8_t state = 0;
 800566c:	2300      	movs	r3, #0
 800566e:	73fb      	strb	r3, [r7, #15]
  
  *((uint16_t*)pL6470_StatusRegister) = L6470_GetParam(L6470_Id, L6470_STATUS_ID);
 8005670:	4b56      	ldr	r3, [pc, #344]	; (80057cc <L6470_CheckStatusRegisterFlag+0x170>)
 8005672:	681c      	ldr	r4, [r3, #0]
 8005674:	79fb      	ldrb	r3, [r7, #7]
 8005676:	2118      	movs	r1, #24
 8005678:	4618      	mov	r0, r3
 800567a:	f7ff fb35 	bl	8004ce8 <L6470_GetParam>
 800567e:	4603      	mov	r3, r0
 8005680:	b29b      	uxth	r3, r3
 8005682:	8023      	strh	r3, [r4, #0]
  
  switch(L6470_StatusRegisterFlagId)
 8005684:	79bb      	ldrb	r3, [r7, #6]
 8005686:	2b0e      	cmp	r3, #14
 8005688:	f200 809a 	bhi.w	80057c0 <L6470_CheckStatusRegisterFlag+0x164>
 800568c:	a201      	add	r2, pc, #4	; (adr r2, 8005694 <L6470_CheckStatusRegisterFlag+0x38>)
 800568e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005692:	bf00      	nop
 8005694:	080056d1 	.word	0x080056d1
 8005698:	080056e1 	.word	0x080056e1
 800569c:	080056f1 	.word	0x080056f1
 80056a0:	08005701 	.word	0x08005701
 80056a4:	08005711 	.word	0x08005711
 80056a8:	08005721 	.word	0x08005721
 80056ac:	08005731 	.word	0x08005731
 80056b0:	08005741 	.word	0x08005741
 80056b4:	08005751 	.word	0x08005751
 80056b8:	08005761 	.word	0x08005761
 80056bc:	08005771 	.word	0x08005771
 80056c0:	08005781 	.word	0x08005781
 80056c4:	08005791 	.word	0x08005791
 80056c8:	080057a1 	.word	0x080057a1
 80056cc:	080057b1 	.word	0x080057b1
  {
  case HiZ_ID:
    state = pL6470_StatusRegister->HiZ;
 80056d0:	4b3e      	ldr	r3, [pc, #248]	; (80057cc <L6470_CheckStatusRegisterFlag+0x170>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	781b      	ldrb	r3, [r3, #0]
 80056d6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	73fb      	strb	r3, [r7, #15]
    break;
 80056de:	e06f      	b.n	80057c0 <L6470_CheckStatusRegisterFlag+0x164>
  case BUSY_ID:
    state = pL6470_StatusRegister->BUSY;
 80056e0:	4b3a      	ldr	r3, [pc, #232]	; (80057cc <L6470_CheckStatusRegisterFlag+0x170>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	781b      	ldrb	r3, [r3, #0]
 80056e6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80056ea:	b2db      	uxtb	r3, r3
 80056ec:	73fb      	strb	r3, [r7, #15]
    break;
 80056ee:	e067      	b.n	80057c0 <L6470_CheckStatusRegisterFlag+0x164>
  case SW_F_ID:
    state = pL6470_StatusRegister->SW_F;
 80056f0:	4b36      	ldr	r3, [pc, #216]	; (80057cc <L6470_CheckStatusRegisterFlag+0x170>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	781b      	ldrb	r3, [r3, #0]
 80056f6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	73fb      	strb	r3, [r7, #15]
    break;
 80056fe:	e05f      	b.n	80057c0 <L6470_CheckStatusRegisterFlag+0x164>
  case SW_EVN_ID:
    state = pL6470_StatusRegister->SW_EVN;
 8005700:	4b32      	ldr	r3, [pc, #200]	; (80057cc <L6470_CheckStatusRegisterFlag+0x170>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	781b      	ldrb	r3, [r3, #0]
 8005706:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800570a:	b2db      	uxtb	r3, r3
 800570c:	73fb      	strb	r3, [r7, #15]
    break;
 800570e:	e057      	b.n	80057c0 <L6470_CheckStatusRegisterFlag+0x164>
  case DIR_ID:
    state = pL6470_StatusRegister->DIR;
 8005710:	4b2e      	ldr	r3, [pc, #184]	; (80057cc <L6470_CheckStatusRegisterFlag+0x170>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	781b      	ldrb	r3, [r3, #0]
 8005716:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800571a:	b2db      	uxtb	r3, r3
 800571c:	73fb      	strb	r3, [r7, #15]
    break;
 800571e:	e04f      	b.n	80057c0 <L6470_CheckStatusRegisterFlag+0x164>
  case MOT_STATUS_ID:
    state = pL6470_StatusRegister->MOT_STATUS;
 8005720:	4b2a      	ldr	r3, [pc, #168]	; (80057cc <L6470_CheckStatusRegisterFlag+0x170>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	781b      	ldrb	r3, [r3, #0]
 8005726:	f3c3 1341 	ubfx	r3, r3, #5, #2
 800572a:	b2db      	uxtb	r3, r3
 800572c:	73fb      	strb	r3, [r7, #15]
    break;
 800572e:	e047      	b.n	80057c0 <L6470_CheckStatusRegisterFlag+0x164>
  case NOTPERF_CMD_ID:
    state = pL6470_StatusRegister->NOTPERF_CMD;
 8005730:	4b26      	ldr	r3, [pc, #152]	; (80057cc <L6470_CheckStatusRegisterFlag+0x170>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	781b      	ldrb	r3, [r3, #0]
 8005736:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800573a:	b2db      	uxtb	r3, r3
 800573c:	73fb      	strb	r3, [r7, #15]
    break;
 800573e:	e03f      	b.n	80057c0 <L6470_CheckStatusRegisterFlag+0x164>
  case WRONG_CMD_ID:
    state = pL6470_StatusRegister->WRONG_CMD;
 8005740:	4b22      	ldr	r3, [pc, #136]	; (80057cc <L6470_CheckStatusRegisterFlag+0x170>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	785b      	ldrb	r3, [r3, #1]
 8005746:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800574a:	b2db      	uxtb	r3, r3
 800574c:	73fb      	strb	r3, [r7, #15]
    break;
 800574e:	e037      	b.n	80057c0 <L6470_CheckStatusRegisterFlag+0x164>
  case UVLO_ID:
    state = pL6470_StatusRegister->UVLO;
 8005750:	4b1e      	ldr	r3, [pc, #120]	; (80057cc <L6470_CheckStatusRegisterFlag+0x170>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	785b      	ldrb	r3, [r3, #1]
 8005756:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800575a:	b2db      	uxtb	r3, r3
 800575c:	73fb      	strb	r3, [r7, #15]
    break;
 800575e:	e02f      	b.n	80057c0 <L6470_CheckStatusRegisterFlag+0x164>
  case TH_WRN_ID:
    state = pL6470_StatusRegister->TH_WRN;
 8005760:	4b1a      	ldr	r3, [pc, #104]	; (80057cc <L6470_CheckStatusRegisterFlag+0x170>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	785b      	ldrb	r3, [r3, #1]
 8005766:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800576a:	b2db      	uxtb	r3, r3
 800576c:	73fb      	strb	r3, [r7, #15]
    break;
 800576e:	e027      	b.n	80057c0 <L6470_CheckStatusRegisterFlag+0x164>
  case TH_SD_ID:
    state = pL6470_StatusRegister->TH_SD;
 8005770:	4b16      	ldr	r3, [pc, #88]	; (80057cc <L6470_CheckStatusRegisterFlag+0x170>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	785b      	ldrb	r3, [r3, #1]
 8005776:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800577a:	b2db      	uxtb	r3, r3
 800577c:	73fb      	strb	r3, [r7, #15]
    break;
 800577e:	e01f      	b.n	80057c0 <L6470_CheckStatusRegisterFlag+0x164>
  case OCD_ID:
    state = pL6470_StatusRegister->OCD;
 8005780:	4b12      	ldr	r3, [pc, #72]	; (80057cc <L6470_CheckStatusRegisterFlag+0x170>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	785b      	ldrb	r3, [r3, #1]
 8005786:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800578a:	b2db      	uxtb	r3, r3
 800578c:	73fb      	strb	r3, [r7, #15]
    break;
 800578e:	e017      	b.n	80057c0 <L6470_CheckStatusRegisterFlag+0x164>
  case STEP_LOSS_A_ID:
    state = pL6470_StatusRegister->STEP_LOSS_A;
 8005790:	4b0e      	ldr	r3, [pc, #56]	; (80057cc <L6470_CheckStatusRegisterFlag+0x170>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	785b      	ldrb	r3, [r3, #1]
 8005796:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800579a:	b2db      	uxtb	r3, r3
 800579c:	73fb      	strb	r3, [r7, #15]
    break;
 800579e:	e00f      	b.n	80057c0 <L6470_CheckStatusRegisterFlag+0x164>
  case STEP_LOSS_B_ID:
    state = pL6470_StatusRegister->STEP_LOSS_B;
 80057a0:	4b0a      	ldr	r3, [pc, #40]	; (80057cc <L6470_CheckStatusRegisterFlag+0x170>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	785b      	ldrb	r3, [r3, #1]
 80057a6:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	73fb      	strb	r3, [r7, #15]
    break;
 80057ae:	e007      	b.n	80057c0 <L6470_CheckStatusRegisterFlag+0x164>
  case SCK_MOD_ID:
    state = pL6470_StatusRegister->SCK_MOD;
 80057b0:	4b06      	ldr	r3, [pc, #24]	; (80057cc <L6470_CheckStatusRegisterFlag+0x170>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	785b      	ldrb	r3, [r3, #1]
 80057b6:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	73fb      	strb	r3, [r7, #15]
    break;
 80057be:	bf00      	nop
  }
  
  return state;
 80057c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3714      	adds	r7, #20
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd90      	pop	{r4, r7, pc}
 80057ca:	bf00      	nop
 80057cc:	2000009c 	.word	0x2000009c

080057d0 <L6470_Config>:
  * @brief  Configures the L6470 registers.
  * @param  StepperMotorDriverHandle_t* The pointer to the stepper motor driver handle structure.
  * @param  MotorParameterData_t* The pointer to the related parameter data structure.
  */
void L6470_Config(StepperMotorDriverHandle_t *StepperMotorDriverHandle, MotorParameterData_t *MotorParameterData)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b084      	sub	sp, #16
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	60b9      	str	r1, [r7, #8]
  /* Prepare the 'Register' field of StepperMotorDriverHandle */
  StepperMotorDriverHandle->Register.ACC = Step_s2_2_Acc(MotorParameterData->acc);
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	edd3 7a05 	vldr	s15, [r3, #20]
 80057e0:	eeb0 0a67 	vmov.f32	s0, s15
 80057e4:	f7ff f860 	bl	80048a8 <Step_s2_2_Acc>
 80057e8:	4603      	mov	r3, r0
 80057ea:	461a      	mov	r2, r3
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	839a      	strh	r2, [r3, #28]
  StepperMotorDriverHandle->Register.DEC = Step_s2_2_Dec(MotorParameterData->dec);
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	edd3 7a06 	vldr	s15, [r3, #24]
 80057f6:	eeb0 0a67 	vmov.f32	s0, s15
 80057fa:	f7ff f87b 	bl	80048f4 <Step_s2_2_Dec>
 80057fe:	4603      	mov	r3, r0
 8005800:	461a      	mov	r2, r3
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	83da      	strh	r2, [r3, #30]
  StepperMotorDriverHandle->Register.MAX_SPEED = Step_s_2_MaxSpeed(MotorParameterData->maxspeed);
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	edd3 7a07 	vldr	s15, [r3, #28]
 800580c:	eeb0 0a67 	vmov.f32	s0, s15
 8005810:	f7ff f896 	bl	8004940 <Step_s_2_MaxSpeed>
 8005814:	4603      	mov	r3, r0
 8005816:	461a      	mov	r2, r3
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	841a      	strh	r2, [r3, #32]
  StepperMotorDriverHandle->Register.MIN_SPEED = Step_s_2_MinSpeed(MotorParameterData->minspeed);
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	edd3 7a08 	vldr	s15, [r3, #32]
 8005822:	eeb0 0a67 	vmov.f32	s0, s15
 8005826:	f7ff f8b1 	bl	800498c <Step_s_2_MinSpeed>
 800582a:	4603      	mov	r3, r0
 800582c:	461a      	mov	r2, r3
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	845a      	strh	r2, [r3, #34]	; 0x22
  StepperMotorDriverHandle->Register.FS_SPD = Step_s_2_FsSpd(MotorParameterData->fsspd);
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8005838:	eeb0 0a67 	vmov.f32	s0, s15
 800583c:	f7ff f8cc 	bl	80049d8 <Step_s_2_FsSpd>
 8005840:	4603      	mov	r3, r0
 8005842:	461a      	mov	r2, r3
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	849a      	strh	r2, [r3, #36]	; 0x24
  StepperMotorDriverHandle->Register.KVAL_HOLD = (uint8_t)((float)((float)(MotorParameterData->kvalhold * 256) / (MotorParameterData->motorvoltage)));
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800584e:	ed9f 7aab 	vldr	s14, [pc, #684]	; 8005afc <L6470_Config+0x32c>
 8005852:	ee67 6a87 	vmul.f32	s13, s15, s14
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	ed93 7a00 	vldr	s14, [r3]
 800585c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005860:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005864:	edc7 7a01 	vstr	s15, [r7, #4]
 8005868:	793b      	ldrb	r3, [r7, #4]
 800586a:	b2da      	uxtb	r2, r3
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  StepperMotorDriverHandle->Register.KVAL_RUN = (uint8_t)((float)((float)(MotorParameterData->kvalrun * 256) / (MotorParameterData->motorvoltage)));
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8005878:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 8005afc <L6470_Config+0x32c>
 800587c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	ed93 7a00 	vldr	s14, [r3]
 8005886:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800588a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800588e:	edc7 7a01 	vstr	s15, [r7, #4]
 8005892:	793b      	ldrb	r3, [r7, #4]
 8005894:	b2da      	uxtb	r2, r3
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  StepperMotorDriverHandle->Register.KVAL_ACC = (uint8_t)((float)((float)(MotorParameterData->kvalacc * 256) / (MotorParameterData->motorvoltage)));
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80058a2:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8005afc <L6470_Config+0x32c>
 80058a6:	ee67 6a87 	vmul.f32	s13, s15, s14
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	ed93 7a00 	vldr	s14, [r3]
 80058b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058b8:	edc7 7a01 	vstr	s15, [r7, #4]
 80058bc:	793b      	ldrb	r3, [r7, #4]
 80058be:	b2da      	uxtb	r2, r3
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  StepperMotorDriverHandle->Register.KVAL_DEC = (uint8_t)((float)((float)(MotorParameterData->kvaldec * 256) / (MotorParameterData->motorvoltage)));
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80058cc:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8005afc <L6470_Config+0x32c>
 80058d0:	ee67 6a87 	vmul.f32	s13, s15, s14
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	ed93 7a00 	vldr	s14, [r3]
 80058da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058e2:	edc7 7a01 	vstr	s15, [r7, #4]
 80058e6:	793b      	ldrb	r3, [r7, #4]
 80058e8:	b2da      	uxtb	r2, r3
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  StepperMotorDriverHandle->Register.INT_SPEED = Step_s_2_IntSpeed(MotorParameterData->intspeed);
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80058f6:	eeb0 0a67 	vmov.f32	s0, s15
 80058fa:	f7ff f897 	bl	8004a2c <Step_s_2_IntSpeed>
 80058fe:	4603      	mov	r3, r0
 8005900:	461a      	mov	r2, r3
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	855a      	strh	r2, [r3, #42]	; 0x2a
  StepperMotorDriverHandle->Register.ST_SLP = s_Step_2_StSlp(MotorParameterData->stslp);
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800590c:	eeb0 0a67 	vmov.f32	s0, s15
 8005910:	f7ff f8b2 	bl	8004a78 <s_Step_2_StSlp>
 8005914:	4603      	mov	r3, r0
 8005916:	461a      	mov	r2, r3
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  StepperMotorDriverHandle->Register.FN_SLP_ACC = s_Step_2_FnSlpAcc(MotorParameterData->fnslpacc);
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8005924:	eeb0 0a67 	vmov.f32	s0, s15
 8005928:	f7ff f8cc 	bl	8004ac4 <s_Step_2_FnSlpAcc>
 800592c:	4603      	mov	r3, r0
 800592e:	461a      	mov	r2, r3
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  StepperMotorDriverHandle->Register.FN_SLP_DEC = s_Step_2_FnSlpDec(MotorParameterData->fnslpdec);
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800593c:	eeb0 0a67 	vmov.f32	s0, s15
 8005940:	f7ff f8e6 	bl	8004b10 <s_Step_2_FnSlpDec>
 8005944:	4603      	mov	r3, r0
 8005946:	461a      	mov	r2, r3
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  StepperMotorDriverHandle->Register.K_THERM = MotorParameterData->kterm;
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  StepperMotorDriverHandle->Register.OCD_TH = mA_2_OcdTh(MotorParameterData->ocdth);
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8005960:	eeb0 0a67 	vmov.f32	s0, s15
 8005964:	f7ff f8fa 	bl	8004b5c <mA_2_OcdTh>
 8005968:	4603      	mov	r3, r0
 800596a:	461a      	mov	r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  StepperMotorDriverHandle->Register.STALL_TH = mA_2_StallTh(MotorParameterData->stallth);
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8005978:	eeb0 0a67 	vmov.f32	s0, s15
 800597c:	f7ff f93e 	bl	8004bfc <mA_2_StallTh>
 8005980:	4603      	mov	r3, r0
 8005982:	461a      	mov	r2, r3
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  StepperMotorDriverHandle->Register.STEP_MODE = MotorParameterData->step_sel;
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  StepperMotorDriverHandle->Register.ALARM_EN = MotorParameterData->alarmen;
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  StepperMotorDriverHandle->Register.CONFIG = MotorParameterData->config;
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	f8b3 2056 	ldrh.w	r2, [r3, #86]	; 0x56
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	86da      	strh	r2, [r3, #54]	; 0x36
  
  /* Write the L6470 registers with the prepared data */
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_ACC_ID, StepperMotorDriverHandle->Register.ACC);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	689b      	ldr	r3, [r3, #8]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68fa      	ldr	r2, [r7, #12]
 80059b4:	7810      	ldrb	r0, [r2, #0]
 80059b6:	68fa      	ldr	r2, [r7, #12]
 80059b8:	8b92      	ldrh	r2, [r2, #28]
 80059ba:	2104      	movs	r1, #4
 80059bc:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_DEC_ID, StepperMotorDriverHandle->Register.DEC);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68fa      	ldr	r2, [r7, #12]
 80059c6:	7810      	ldrb	r0, [r2, #0]
 80059c8:	68fa      	ldr	r2, [r7, #12]
 80059ca:	8bd2      	ldrh	r2, [r2, #30]
 80059cc:	2105      	movs	r1, #5
 80059ce:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_MAX_SPEED_ID, StepperMotorDriverHandle->Register.MAX_SPEED);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68fa      	ldr	r2, [r7, #12]
 80059d8:	7810      	ldrb	r0, [r2, #0]
 80059da:	68fa      	ldr	r2, [r7, #12]
 80059dc:	8c12      	ldrh	r2, [r2, #32]
 80059de:	2106      	movs	r1, #6
 80059e0:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_MIN_SPEED_ID, StepperMotorDriverHandle->Register.MIN_SPEED);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	68fa      	ldr	r2, [r7, #12]
 80059ea:	7810      	ldrb	r0, [r2, #0]
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	8c52      	ldrh	r2, [r2, #34]	; 0x22
 80059f0:	2107      	movs	r1, #7
 80059f2:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_FS_SPD_ID, StepperMotorDriverHandle->Register.FS_SPD);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	68fa      	ldr	r2, [r7, #12]
 80059fc:	7810      	ldrb	r0, [r2, #0]
 80059fe:	68fa      	ldr	r2, [r7, #12]
 8005a00:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8005a02:	2108      	movs	r1, #8
 8005a04:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_KVAL_HOLD_ID, StepperMotorDriverHandle->Register.KVAL_HOLD);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	68fa      	ldr	r2, [r7, #12]
 8005a0e:	7810      	ldrb	r0, [r2, #0]
 8005a10:	68fa      	ldr	r2, [r7, #12]
 8005a12:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 8005a16:	2109      	movs	r1, #9
 8005a18:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_KVAL_RUN_ID, StepperMotorDriverHandle->Register.KVAL_RUN);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68fa      	ldr	r2, [r7, #12]
 8005a22:	7810      	ldrb	r0, [r2, #0]
 8005a24:	68fa      	ldr	r2, [r7, #12]
 8005a26:	f892 2027 	ldrb.w	r2, [r2, #39]	; 0x27
 8005a2a:	210a      	movs	r1, #10
 8005a2c:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_KVAL_ACC_ID, StepperMotorDriverHandle->Register.KVAL_ACC);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	68fa      	ldr	r2, [r7, #12]
 8005a36:	7810      	ldrb	r0, [r2, #0]
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 8005a3e:	210b      	movs	r1, #11
 8005a40:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_KVAL_DEC_ID, StepperMotorDriverHandle->Register.KVAL_DEC);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	68fa      	ldr	r2, [r7, #12]
 8005a4a:	7810      	ldrb	r0, [r2, #0]
 8005a4c:	68fa      	ldr	r2, [r7, #12]
 8005a4e:	f892 2029 	ldrb.w	r2, [r2, #41]	; 0x29
 8005a52:	210c      	movs	r1, #12
 8005a54:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_INT_SPEED_ID, StepperMotorDriverHandle->Register.INT_SPEED);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68fa      	ldr	r2, [r7, #12]
 8005a5e:	7810      	ldrb	r0, [r2, #0]
 8005a60:	68fa      	ldr	r2, [r7, #12]
 8005a62:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8005a64:	210d      	movs	r1, #13
 8005a66:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_ST_SLP_ID, StepperMotorDriverHandle->Register.ST_SLP);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	68fa      	ldr	r2, [r7, #12]
 8005a70:	7810      	ldrb	r0, [r2, #0]
 8005a72:	68fa      	ldr	r2, [r7, #12]
 8005a74:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8005a78:	210e      	movs	r1, #14
 8005a7a:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_FN_SLP_ACC_ID, StepperMotorDriverHandle->Register.FN_SLP_ACC);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	7810      	ldrb	r0, [r2, #0]
 8005a86:	68fa      	ldr	r2, [r7, #12]
 8005a88:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 8005a8c:	210f      	movs	r1, #15
 8005a8e:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_FN_SLP_DEC_ID, StepperMotorDriverHandle->Register.FN_SLP_DEC);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	68fa      	ldr	r2, [r7, #12]
 8005a98:	7810      	ldrb	r0, [r2, #0]
 8005a9a:	68fa      	ldr	r2, [r7, #12]
 8005a9c:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 8005aa0:	2110      	movs	r1, #16
 8005aa2:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_K_THERM_ID, StepperMotorDriverHandle->Register.K_THERM);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	68fa      	ldr	r2, [r7, #12]
 8005aac:	7810      	ldrb	r0, [r2, #0]
 8005aae:	68fa      	ldr	r2, [r7, #12]
 8005ab0:	f892 202f 	ldrb.w	r2, [r2, #47]	; 0x2f
 8005ab4:	2111      	movs	r1, #17
 8005ab6:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_OCD_TH_ID, StepperMotorDriverHandle->Register.OCD_TH);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	68fa      	ldr	r2, [r7, #12]
 8005ac0:	7810      	ldrb	r0, [r2, #0]
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	f892 2031 	ldrb.w	r2, [r2, #49]	; 0x31
 8005ac8:	2113      	movs	r1, #19
 8005aca:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_STALL_TH_ID, StepperMotorDriverHandle->Register.STALL_TH);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	68fa      	ldr	r2, [r7, #12]
 8005ad4:	7810      	ldrb	r0, [r2, #0]
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8005adc:	2114      	movs	r1, #20
 8005ade:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_STEP_MODE_ID, StepperMotorDriverHandle->Register.STEP_MODE);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	68fa      	ldr	r2, [r7, #12]
 8005ae8:	7810      	ldrb	r0, [r2, #0]
 8005aea:	68fa      	ldr	r2, [r7, #12]
 8005aec:	f892 2033 	ldrb.w	r2, [r2, #51]	; 0x33
 8005af0:	2115      	movs	r1, #21
 8005af2:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_ALARM_EN_ID, StepperMotorDriverHandle->Register.ALARM_EN);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	e001      	b.n	8005b00 <L6470_Config+0x330>
 8005afc:	43800000 	.word	0x43800000
 8005b00:	68fa      	ldr	r2, [r7, #12]
 8005b02:	7810      	ldrb	r0, [r2, #0]
 8005b04:	68fa      	ldr	r2, [r7, #12]
 8005b06:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8005b0a:	2116      	movs	r1, #22
 8005b0c:	4798      	blx	r3
  StepperMotorDriverHandle->Command->SetParam(StepperMotorDriverHandle->DaisyChainPosition, L6470_CONFIG_ID, StepperMotorDriverHandle->Register.CONFIG);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	68fa      	ldr	r2, [r7, #12]
 8005b16:	7810      	ldrb	r0, [r2, #0]
 8005b18:	68fa      	ldr	r2, [r7, #12]
 8005b1a:	8ed2      	ldrh	r2, [r2, #54]	; 0x36
 8005b1c:	2117      	movs	r1, #23
 8005b1e:	4798      	blx	r3
}
 8005b20:	bf00      	nop
 8005b22:	3710      	adds	r7, #16
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}

08005b28 <Prepare_Move_Cammand>:


/*************************************************************************/

void Prepare_Move_Cammand(uint8_t axis_index)
    {
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b082      	sub	sp, #8
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	4603      	mov	r3, r0
 8005b30:	71fb      	strb	r3, [r7, #7]

    if (Motor_Direction[axis_index])
 8005b32:	79fb      	ldrb	r3, [r7, #7]
 8005b34:	4a17      	ldr	r2, [pc, #92]	; (8005b94 <Prepare_Move_Cammand+0x6c>)
 8005b36:	5cd3      	ldrb	r3, [r2, r3]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d01b      	beq.n	8005b74 <Prepare_Move_Cammand+0x4c>
	{

	if (Motor_Current_Steps[axis_index] + Motor_Parameter[axis_index]
 8005b3c:	79fb      	ldrb	r3, [r7, #7]
 8005b3e:	4a16      	ldr	r2, [pc, #88]	; (8005b98 <Prepare_Move_Cammand+0x70>)
 8005b40:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005b44:	79fb      	ldrb	r3, [r7, #7]
 8005b46:	4915      	ldr	r1, [pc, #84]	; (8005b9c <Prepare_Move_Cammand+0x74>)
 8005b48:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005b4c:	441a      	add	r2, r3
		> Motor_MAX_Steps[axis_index])
 8005b4e:	79fb      	ldrb	r3, [r7, #7]
 8005b50:	4913      	ldr	r1, [pc, #76]	; (8005ba0 <Prepare_Move_Cammand+0x78>)
 8005b52:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
	if (Motor_Current_Steps[axis_index] + Motor_Parameter[axis_index]
 8005b56:	429a      	cmp	r2, r3
 8005b58:	dd0c      	ble.n	8005b74 <Prepare_Move_Cammand+0x4c>
	    {
	    Motor_Parameter[axis_index] = Motor_MAX_Steps[axis_index] - Motor_Current_Steps[axis_index];
 8005b5a:	79fb      	ldrb	r3, [r7, #7]
 8005b5c:	79fa      	ldrb	r2, [r7, #7]
 8005b5e:	4910      	ldr	r1, [pc, #64]	; (8005ba0 <Prepare_Move_Cammand+0x78>)
 8005b60:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8005b64:	79fa      	ldrb	r2, [r7, #7]
 8005b66:	480c      	ldr	r0, [pc, #48]	; (8005b98 <Prepare_Move_Cammand+0x70>)
 8005b68:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8005b6c:	1a8a      	subs	r2, r1, r2
 8005b6e:	490b      	ldr	r1, [pc, #44]	; (8005b9c <Prepare_Move_Cammand+0x74>)
 8005b70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	    }
	}

	L6470_PrepareMove(axis_index, Motor_Direction[axis_index],
 8005b74:	79fb      	ldrb	r3, [r7, #7]
 8005b76:	4a07      	ldr	r2, [pc, #28]	; (8005b94 <Prepare_Move_Cammand+0x6c>)
 8005b78:	5cd1      	ldrb	r1, [r2, r3]
		Motor_Parameter[axis_index]);
 8005b7a:	79fb      	ldrb	r3, [r7, #7]
 8005b7c:	4a07      	ldr	r2, [pc, #28]	; (8005b9c <Prepare_Move_Cammand+0x74>)
 8005b7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	L6470_PrepareMove(axis_index, Motor_Direction[axis_index],
 8005b82:	461a      	mov	r2, r3
 8005b84:	79fb      	ldrb	r3, [r7, #7]
 8005b86:	4618      	mov	r0, r3
 8005b88:	f7ff fb9a 	bl	80052c0 <L6470_PrepareMove>
    }
 8005b8c:	bf00      	nop
 8005b8e:	3708      	adds	r7, #8
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}
 8005b94:	20000a98 	.word	0x20000a98
 8005b98:	20000aac 	.word	0x20000aac
 8005b9c:	20000a9c 	.word	0x20000a9c
 8005ba0:	20000124 	.word	0x20000124

08005ba4 <Print_Command_Ok>:


void Print_Command_Ok(char* cli_tx_out_buffer, char* cli_rx_command)
    {
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b082      	sub	sp, #8
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
 8005bac:	6039      	str	r1, [r7, #0]
    strncat(cli_tx_out_buffer, "\r\nOk->", 50);
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f7fa fb16 	bl	80001e0 <strlen>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4413      	add	r3, r2
 8005bbc:	4a0f      	ldr	r2, [pc, #60]	; (8005bfc <Print_Command_Ok+0x58>)
 8005bbe:	6810      	ldr	r0, [r2, #0]
 8005bc0:	6018      	str	r0, [r3, #0]
 8005bc2:	8891      	ldrh	r1, [r2, #4]
 8005bc4:	7992      	ldrb	r2, [r2, #6]
 8005bc6:	8099      	strh	r1, [r3, #4]
 8005bc8:	719a      	strb	r2, [r3, #6]
    strncat(cli_tx_out_buffer, cli_rx_command, strlen(cli_rx_command));
 8005bca:	6838      	ldr	r0, [r7, #0]
 8005bcc:	f7fa fb08 	bl	80001e0 <strlen>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	6839      	ldr	r1, [r7, #0]
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f002 f8ac 	bl	8007d34 <strncat>
    strncat(cli_tx_out_buffer, "\r\n", 3);
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f7fa faff 	bl	80001e0 <strlen>
 8005be2:	4603      	mov	r3, r0
 8005be4:	461a      	mov	r2, r3
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	4413      	add	r3, r2
 8005bea:	4a05      	ldr	r2, [pc, #20]	; (8005c00 <Print_Command_Ok+0x5c>)
 8005bec:	8811      	ldrh	r1, [r2, #0]
 8005bee:	7892      	ldrb	r2, [r2, #2]
 8005bf0:	8019      	strh	r1, [r3, #0]
 8005bf2:	709a      	strb	r2, [r3, #2]
    }
 8005bf4:	bf00      	nop
 8005bf6:	3708      	adds	r7, #8
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}
 8005bfc:	0800b220 	.word	0x0800b220
 8005c00:	0800b228 	.word	0x0800b228

08005c04 <Print_Command_Err>:

void Print_Command_Err(char* cli_tx_out_buffer, char* cli_rx_command)
    {
 8005c04:	b5b0      	push	{r4, r5, r7, lr}
 8005c06:	b082      	sub	sp, #8
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
 8005c0c:	6039      	str	r1, [r7, #0]
    strncat(cli_tx_out_buffer, "\r\nInvalid Command->", 50);
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f7fa fae6 	bl	80001e0 <strlen>
 8005c14:	4603      	mov	r3, r0
 8005c16:	461a      	mov	r2, r3
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	4413      	add	r3, r2
 8005c1c:	4a11      	ldr	r2, [pc, #68]	; (8005c64 <Print_Command_Err+0x60>)
 8005c1e:	461d      	mov	r5, r3
 8005c20:	4614      	mov	r4, r2
 8005c22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005c24:	6028      	str	r0, [r5, #0]
 8005c26:	6069      	str	r1, [r5, #4]
 8005c28:	60aa      	str	r2, [r5, #8]
 8005c2a:	60eb      	str	r3, [r5, #12]
 8005c2c:	6820      	ldr	r0, [r4, #0]
 8005c2e:	6128      	str	r0, [r5, #16]
    strncat(cli_tx_out_buffer, cli_rx_command, strlen(cli_rx_command));
 8005c30:	6838      	ldr	r0, [r7, #0]
 8005c32:	f7fa fad5 	bl	80001e0 <strlen>
 8005c36:	4603      	mov	r3, r0
 8005c38:	461a      	mov	r2, r3
 8005c3a:	6839      	ldr	r1, [r7, #0]
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f002 f879 	bl	8007d34 <strncat>
    strncat(cli_tx_out_buffer, "\r\n", 3);
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f7fa facc 	bl	80001e0 <strlen>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4413      	add	r3, r2
 8005c50:	4a05      	ldr	r2, [pc, #20]	; (8005c68 <Print_Command_Err+0x64>)
 8005c52:	8811      	ldrh	r1, [r2, #0]
 8005c54:	7892      	ldrb	r2, [r2, #2]
 8005c56:	8019      	strh	r1, [r3, #0]
 8005c58:	709a      	strb	r2, [r3, #2]
    }
 8005c5a:	bf00      	nop
 8005c5c:	3708      	adds	r7, #8
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bdb0      	pop	{r4, r5, r7, pc}
 8005c62:	bf00      	nop
 8005c64:	0800b22c 	.word	0x0800b22c
 8005c68:	0800b228 	.word	0x0800b228

08005c6c <Parse_Parameters>:


uint8_t Parse_Parameters(uint8_t index, char* param, uint16_t param_len)
    {
 8005c6c:	b590      	push	{r4, r7, lr}
 8005c6e:	b087      	sub	sp, #28
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	4603      	mov	r3, r0
 8005c74:	6039      	str	r1, [r7, #0]
 8005c76:	71fb      	strb	r3, [r7, #7]
 8005c78:	4613      	mov	r3, r2
 8005c7a:	80bb      	strh	r3, [r7, #4]

    char str_to_int[11] = "0";
 8005c7c:	2330      	movs	r3, #48	; 0x30
 8005c7e:	60bb      	str	r3, [r7, #8]
 8005c80:	f107 030c 	add.w	r3, r7, #12
 8005c84:	2200      	movs	r2, #0
 8005c86:	601a      	str	r2, [r3, #0]
 8005c88:	f8c3 2003 	str.w	r2, [r3, #3]
    uint8_t i = 0;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	75fb      	strb	r3, [r7, #23]
    uint8_t ok_flag = 1;
 8005c90:	2301      	movs	r3, #1
 8005c92:	75bb      	strb	r3, [r7, #22]

    if (param_len == 1)
 8005c94:	88bb      	ldrh	r3, [r7, #4]
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d101      	bne.n	8005c9e <Parse_Parameters+0x32>
	{
	 return 0;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	e041      	b.n	8005d22 <Parse_Parameters+0xb6>
	}

    if (*param == '-')
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	781b      	ldrb	r3, [r3, #0]
 8005ca2:	2b2d      	cmp	r3, #45	; 0x2d
 8005ca4:	d107      	bne.n	8005cb6 <Parse_Parameters+0x4a>
	{
	param++;
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	3301      	adds	r3, #1
 8005caa:	603b      	str	r3, [r7, #0]
	Motor_Direction[index] = L6470_DIR_REV_ID; //reverse , toward home
 8005cac:	79fb      	ldrb	r3, [r7, #7]
 8005cae:	4a1f      	ldr	r2, [pc, #124]	; (8005d2c <Parse_Parameters+0xc0>)
 8005cb0:	2100      	movs	r1, #0
 8005cb2:	54d1      	strb	r1, [r2, r3]
 8005cb4:	e01f      	b.n	8005cf6 <Parse_Parameters+0x8a>
	}
    else
	{
	Motor_Direction[index] = L6470_DIR_FWD_ID; //forward away from home
 8005cb6:	79fb      	ldrb	r3, [r7, #7]
 8005cb8:	4a1c      	ldr	r2, [pc, #112]	; (8005d2c <Parse_Parameters+0xc0>)
 8005cba:	2101      	movs	r1, #1
 8005cbc:	54d1      	strb	r1, [r2, r3]
	}

    while (*param != '\0' && *param != ' ')
 8005cbe:	e01a      	b.n	8005cf6 <Parse_Parameters+0x8a>
	{

	if (*param < '0' || *param > '9' || i >= 10)
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	781b      	ldrb	r3, [r3, #0]
 8005cc4:	2b2f      	cmp	r3, #47	; 0x2f
 8005cc6:	d906      	bls.n	8005cd6 <Parse_Parameters+0x6a>
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	781b      	ldrb	r3, [r3, #0]
 8005ccc:	2b39      	cmp	r3, #57	; 0x39
 8005cce:	d802      	bhi.n	8005cd6 <Parse_Parameters+0x6a>
 8005cd0:	7dfb      	ldrb	r3, [r7, #23]
 8005cd2:	2b09      	cmp	r3, #9
 8005cd4:	d902      	bls.n	8005cdc <Parse_Parameters+0x70>
	    {
	    ok_flag = 0; //not number
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	75bb      	strb	r3, [r7, #22]
	    break;
 8005cda:	e014      	b.n	8005d06 <Parse_Parameters+0x9a>
	    }
	str_to_int[i++] = *param++;
 8005cdc:	7dfb      	ldrb	r3, [r7, #23]
 8005cde:	1c5a      	adds	r2, r3, #1
 8005ce0:	75fa      	strb	r2, [r7, #23]
 8005ce2:	4619      	mov	r1, r3
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	1c5a      	adds	r2, r3, #1
 8005ce8:	603a      	str	r2, [r7, #0]
 8005cea:	781a      	ldrb	r2, [r3, #0]
 8005cec:	f107 0318 	add.w	r3, r7, #24
 8005cf0:	440b      	add	r3, r1
 8005cf2:	f803 2c10 	strb.w	r2, [r3, #-16]
    while (*param != '\0' && *param != ' ')
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	781b      	ldrb	r3, [r3, #0]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d003      	beq.n	8005d06 <Parse_Parameters+0x9a>
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	781b      	ldrb	r3, [r3, #0]
 8005d02:	2b20      	cmp	r3, #32
 8005d04:	d1dc      	bne.n	8005cc0 <Parse_Parameters+0x54>
	}

    if(ok_flag)
 8005d06:	7dbb      	ldrb	r3, [r7, #22]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d009      	beq.n	8005d20 <Parse_Parameters+0xb4>
	{


	Motor_Parameter[index] = atoi(str_to_int);
 8005d0c:	79fc      	ldrb	r4, [r7, #7]
 8005d0e:	f107 0308 	add.w	r3, r7, #8
 8005d12:	4618      	mov	r0, r3
 8005d14:	f001 ffa7 	bl	8007c66 <atoi>
 8005d18:	4602      	mov	r2, r0
 8005d1a:	4b05      	ldr	r3, [pc, #20]	; (8005d30 <Parse_Parameters+0xc4>)
 8005d1c:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	}

    return ok_flag;
 8005d20:	7dbb      	ldrb	r3, [r7, #22]
    }
 8005d22:	4618      	mov	r0, r3
 8005d24:	371c      	adds	r7, #28
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd90      	pop	{r4, r7, pc}
 8005d2a:	bf00      	nop
 8005d2c:	20000a98 	.word	0x20000a98
 8005d30:	20000a9c 	.word	0x20000a9c

08005d34 <Move_Callback>:



uint8_t Move_Callback(char* cli_rx_command, char* cli_tx_out_buffer,
	uint16_t cmd_len)
    {
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b088      	sub	sp, #32
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	4613      	mov	r3, r2
 8005d40:	80fb      	strh	r3, [r7, #6]

    uint8_t is_command_valid = 1;
 8005d42:	2301      	movs	r3, #1
 8005d44:	77fb      	strb	r3, [r7, #31]
    uint16_t param_len = 0;
 8005d46:	2300      	movs	r3, #0
 8005d48:	82fb      	strh	r3, [r7, #22]
    char* param_ptr = NULL;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	61bb      	str	r3, [r7, #24]
    uint8_t param_number = 1;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	77bb      	strb	r3, [r7, #30]

    if(Control_Mode)
 8005d52:	4b75      	ldr	r3, [pc, #468]	; (8005f28 <Move_Callback+0x1f4>)
 8005d54:	781b      	ldrb	r3, [r3, #0]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	f000 80e0 	beq.w	8005f1c <Move_Callback+0x1e8>
	{

    L6470_PrepareGetParam(X_AXIS_INDEX,L6470_ABS_POS_ID);
 8005d5c:	2100      	movs	r1, #0
 8005d5e:	2000      	movs	r0, #0
 8005d60:	f7ff fa60 	bl	8005224 <L6470_PrepareGetParam>
    L6470_PrepareGetParam(Y_AXIS_INDEX,L6470_ABS_POS_ID);
 8005d64:	2100      	movs	r1, #0
 8005d66:	2001      	movs	r0, #1
 8005d68:	f7ff fa5c 	bl	8005224 <L6470_PrepareGetParam>
    L6470_PrepareGetParam(Z_AXIS_INDEX,L6470_ABS_POS_ID);
 8005d6c:	2100      	movs	r1, #0
 8005d6e:	2002      	movs	r0, #2
 8005d70:	f7ff fa58 	bl	8005224 <L6470_PrepareGetParam>
    L6470_PrepareGetParam(M_AXIS_INDEX,L6470_ABS_POS_ID);
 8005d74:	2100      	movs	r1, #0
 8005d76:	2003      	movs	r0, #3
 8005d78:	f7ff fa54 	bl	8005224 <L6470_PrepareGetParam>
    L6470_PerformPreparedApplicationCommand();
 8005d7c:	f7ff fbe6 	bl	800554c <L6470_PerformPreparedApplicationCommand>

    Motor_Current_Steps[X_AXIS_INDEX] = L6470_ExtractReturnedData(X_AXIS_INDEX, (uint8_t*)L6470_DaisyChainSpiRxStruct, 3);
 8005d80:	2203      	movs	r2, #3
 8005d82:	496a      	ldr	r1, [pc, #424]	; (8005f2c <Move_Callback+0x1f8>)
 8005d84:	2000      	movs	r0, #0
 8005d86:	f7ff fc3b 	bl	8005600 <L6470_ExtractReturnedData>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	4b68      	ldr	r3, [pc, #416]	; (8005f30 <Move_Callback+0x1fc>)
 8005d90:	601a      	str	r2, [r3, #0]
    Motor_Current_Steps[Y_AXIS_INDEX] = L6470_ExtractReturnedData(Y_AXIS_INDEX, (uint8_t*)L6470_DaisyChainSpiRxStruct, 3);
 8005d92:	2203      	movs	r2, #3
 8005d94:	4965      	ldr	r1, [pc, #404]	; (8005f2c <Move_Callback+0x1f8>)
 8005d96:	2001      	movs	r0, #1
 8005d98:	f7ff fc32 	bl	8005600 <L6470_ExtractReturnedData>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	461a      	mov	r2, r3
 8005da0:	4b63      	ldr	r3, [pc, #396]	; (8005f30 <Move_Callback+0x1fc>)
 8005da2:	605a      	str	r2, [r3, #4]
    Motor_Current_Steps[Z_AXIS_INDEX] = L6470_ExtractReturnedData(Z_AXIS_INDEX, (uint8_t*)L6470_DaisyChainSpiRxStruct, 3);
 8005da4:	2203      	movs	r2, #3
 8005da6:	4961      	ldr	r1, [pc, #388]	; (8005f2c <Move_Callback+0x1f8>)
 8005da8:	2002      	movs	r0, #2
 8005daa:	f7ff fc29 	bl	8005600 <L6470_ExtractReturnedData>
 8005dae:	4603      	mov	r3, r0
 8005db0:	461a      	mov	r2, r3
 8005db2:	4b5f      	ldr	r3, [pc, #380]	; (8005f30 <Move_Callback+0x1fc>)
 8005db4:	609a      	str	r2, [r3, #8]
    Motor_Current_Steps[M_AXIS_INDEX] = L6470_ExtractReturnedData(M_AXIS_INDEX, (uint8_t*)L6470_DaisyChainSpiRxStruct, 3);
 8005db6:	2203      	movs	r2, #3
 8005db8:	495c      	ldr	r1, [pc, #368]	; (8005f2c <Move_Callback+0x1f8>)
 8005dba:	2003      	movs	r0, #3
 8005dbc:	f7ff fc20 	bl	8005600 <L6470_ExtractReturnedData>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	461a      	mov	r2, r3
 8005dc4:	4b5a      	ldr	r3, [pc, #360]	; (8005f30 <Move_Callback+0x1fc>)
 8005dc6:	60da      	str	r2, [r3, #12]


    Motor_Current_Steps[X_AXIS_INDEX] = AbsPos_2_Position(Motor_Current_Steps[X_AXIS_INDEX]);
 8005dc8:	4b59      	ldr	r3, [pc, #356]	; (8005f30 <Move_Callback+0x1fc>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f7fe fd57 	bl	8004880 <AbsPos_2_Position>
 8005dd2:	4602      	mov	r2, r0
 8005dd4:	4b56      	ldr	r3, [pc, #344]	; (8005f30 <Move_Callback+0x1fc>)
 8005dd6:	601a      	str	r2, [r3, #0]
    Motor_Current_Steps[Y_AXIS_INDEX] = AbsPos_2_Position(Motor_Current_Steps[Y_AXIS_INDEX]);
 8005dd8:	4b55      	ldr	r3, [pc, #340]	; (8005f30 <Move_Callback+0x1fc>)
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f7fe fd4f 	bl	8004880 <AbsPos_2_Position>
 8005de2:	4602      	mov	r2, r0
 8005de4:	4b52      	ldr	r3, [pc, #328]	; (8005f30 <Move_Callback+0x1fc>)
 8005de6:	605a      	str	r2, [r3, #4]
    Motor_Current_Steps[Z_AXIS_INDEX] = AbsPos_2_Position(Motor_Current_Steps[Z_AXIS_INDEX]);
 8005de8:	4b51      	ldr	r3, [pc, #324]	; (8005f30 <Move_Callback+0x1fc>)
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	4618      	mov	r0, r3
 8005dee:	f7fe fd47 	bl	8004880 <AbsPos_2_Position>
 8005df2:	4602      	mov	r2, r0
 8005df4:	4b4e      	ldr	r3, [pc, #312]	; (8005f30 <Move_Callback+0x1fc>)
 8005df6:	609a      	str	r2, [r3, #8]
    Motor_Current_Steps[M_AXIS_INDEX] = AbsPos_2_Position(Motor_Current_Steps[M_AXIS_INDEX]);
 8005df8:	4b4d      	ldr	r3, [pc, #308]	; (8005f30 <Move_Callback+0x1fc>)
 8005dfa:	68db      	ldr	r3, [r3, #12]
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f7fe fd3f 	bl	8004880 <AbsPos_2_Position>
 8005e02:	4602      	mov	r2, r0
 8005e04:	4b4a      	ldr	r3, [pc, #296]	; (8005f30 <Move_Callback+0x1fc>)
 8005e06:	60da      	str	r2, [r3, #12]

    do
	{

	param_ptr = CLI_UART_Get_Parameter(cli_rx_command,
		                           param_number++,
 8005e08:	7fbb      	ldrb	r3, [r7, #30]
 8005e0a:	1c5a      	adds	r2, r3, #1
 8005e0c:	77ba      	strb	r2, [r7, #30]
	param_ptr = CLI_UART_Get_Parameter(cli_rx_command,
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	f107 0216 	add.w	r2, r7, #22
 8005e14:	4619      	mov	r1, r3
 8005e16:	68f8      	ldr	r0, [r7, #12]
 8005e18:	f000 fdb6 	bl	8006988 <CLI_UART_Get_Parameter>
 8005e1c:	61b8      	str	r0, [r7, #24]
		                           &param_len);

	if (param_ptr != NULL)
 8005e1e:	69bb      	ldr	r3, [r7, #24]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d06a      	beq.n	8005efa <Move_Callback+0x1c6>
	    {

	    switch (*param_ptr)
 8005e24:	69bb      	ldr	r3, [r7, #24]
 8005e26:	781b      	ldrb	r3, [r3, #0]
 8005e28:	3b6d      	subs	r3, #109	; 0x6d
 8005e2a:	2b0d      	cmp	r3, #13
 8005e2c:	d862      	bhi.n	8005ef4 <Move_Callback+0x1c0>
 8005e2e:	a201      	add	r2, pc, #4	; (adr r2, 8005e34 <Move_Callback+0x100>)
 8005e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e34:	08005ed3 	.word	0x08005ed3
 8005e38:	08005ef5 	.word	0x08005ef5
 8005e3c:	08005ef5 	.word	0x08005ef5
 8005e40:	08005ef5 	.word	0x08005ef5
 8005e44:	08005ef5 	.word	0x08005ef5
 8005e48:	08005ef5 	.word	0x08005ef5
 8005e4c:	08005ef5 	.word	0x08005ef5
 8005e50:	08005ef5 	.word	0x08005ef5
 8005e54:	08005ef5 	.word	0x08005ef5
 8005e58:	08005ef5 	.word	0x08005ef5
 8005e5c:	08005ef5 	.word	0x08005ef5
 8005e60:	08005e6d 	.word	0x08005e6d
 8005e64:	08005e8f 	.word	0x08005e8f
 8005e68:	08005eb1 	.word	0x08005eb1
		{
	    case 'x':
		if (Parse_Parameters(X_AXIS_INDEX, (param_ptr+1), param_len))
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	3301      	adds	r3, #1
 8005e70:	8afa      	ldrh	r2, [r7, #22]
 8005e72:	4619      	mov	r1, r3
 8005e74:	2000      	movs	r0, #0
 8005e76:	f7ff fef9 	bl	8005c6c <Parse_Parameters>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d003      	beq.n	8005e88 <Move_Callback+0x154>
		    {
		    Prepare_Move_Cammand(X_AXIS_INDEX);
 8005e80:	2000      	movs	r0, #0
 8005e82:	f7ff fe51 	bl	8005b28 <Prepare_Move_Cammand>
		    }
		else
		    {
		    is_command_valid = 0;
		    }
		break;
 8005e86:	e038      	b.n	8005efa <Move_Callback+0x1c6>
		    is_command_valid = 0;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	77fb      	strb	r3, [r7, #31]
		break;
 8005e8c:	e035      	b.n	8005efa <Move_Callback+0x1c6>

	    case 'y':
		if (Parse_Parameters(Y_AXIS_INDEX, (param_ptr+1), param_len))
 8005e8e:	69bb      	ldr	r3, [r7, #24]
 8005e90:	3301      	adds	r3, #1
 8005e92:	8afa      	ldrh	r2, [r7, #22]
 8005e94:	4619      	mov	r1, r3
 8005e96:	2001      	movs	r0, #1
 8005e98:	f7ff fee8 	bl	8005c6c <Parse_Parameters>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d003      	beq.n	8005eaa <Move_Callback+0x176>
		    {
		    Prepare_Move_Cammand(Y_AXIS_INDEX);
 8005ea2:	2001      	movs	r0, #1
 8005ea4:	f7ff fe40 	bl	8005b28 <Prepare_Move_Cammand>
		    }
		else
		    {
		    is_command_valid = 0;
		    }
		break;
 8005ea8:	e027      	b.n	8005efa <Move_Callback+0x1c6>
		    is_command_valid = 0;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	77fb      	strb	r3, [r7, #31]
		break;
 8005eae:	e024      	b.n	8005efa <Move_Callback+0x1c6>

	    case 'z':
		if (Parse_Parameters(Z_AXIS_INDEX, (param_ptr+1), param_len))
 8005eb0:	69bb      	ldr	r3, [r7, #24]
 8005eb2:	3301      	adds	r3, #1
 8005eb4:	8afa      	ldrh	r2, [r7, #22]
 8005eb6:	4619      	mov	r1, r3
 8005eb8:	2002      	movs	r0, #2
 8005eba:	f7ff fed7 	bl	8005c6c <Parse_Parameters>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d003      	beq.n	8005ecc <Move_Callback+0x198>
		    {
		    Prepare_Move_Cammand(Z_AXIS_INDEX);
 8005ec4:	2002      	movs	r0, #2
 8005ec6:	f7ff fe2f 	bl	8005b28 <Prepare_Move_Cammand>
		    }
		else
		    {
		    is_command_valid = 0;
		    }
		break;
 8005eca:	e016      	b.n	8005efa <Move_Callback+0x1c6>
		    is_command_valid = 0;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	77fb      	strb	r3, [r7, #31]
		break;
 8005ed0:	e013      	b.n	8005efa <Move_Callback+0x1c6>

	    case 'm':
		if (Parse_Parameters(M_AXIS_INDEX, (param_ptr+1), param_len))
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	3301      	adds	r3, #1
 8005ed6:	8afa      	ldrh	r2, [r7, #22]
 8005ed8:	4619      	mov	r1, r3
 8005eda:	2003      	movs	r0, #3
 8005edc:	f7ff fec6 	bl	8005c6c <Parse_Parameters>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d003      	beq.n	8005eee <Move_Callback+0x1ba>
		    {
		    Prepare_Move_Cammand(M_AXIS_INDEX);
 8005ee6:	2003      	movs	r0, #3
 8005ee8:	f7ff fe1e 	bl	8005b28 <Prepare_Move_Cammand>
		    }
		else
		    {
		    is_command_valid = 0;
		    }
		break;
 8005eec:	e005      	b.n	8005efa <Move_Callback+0x1c6>
		    is_command_valid = 0;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	77fb      	strb	r3, [r7, #31]
		break;
 8005ef2:	e002      	b.n	8005efa <Move_Callback+0x1c6>
	    default:
		is_command_valid = 0;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	77fb      	strb	r3, [r7, #31]
		break;
 8005ef8:	bf00      	nop

		}
	    }

	}
    while (param_ptr != NULL);
 8005efa:	69bb      	ldr	r3, [r7, #24]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d183      	bne.n	8005e08 <Move_Callback+0xd4>

    if (is_command_valid)
 8005f00:	7ffb      	ldrb	r3, [r7, #31]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d006      	beq.n	8005f14 <Move_Callback+0x1e0>
	{
	Print_Command_Ok(cli_tx_out_buffer, cli_rx_command);
 8005f06:	68f9      	ldr	r1, [r7, #12]
 8005f08:	68b8      	ldr	r0, [r7, #8]
 8005f0a:	f7ff fe4b 	bl	8005ba4 <Print_Command_Ok>
	L6470_PerformPreparedApplicationCommand();
 8005f0e:	f7ff fb1d 	bl	800554c <L6470_PerformPreparedApplicationCommand>
 8005f12:	e003      	b.n	8005f1c <Move_Callback+0x1e8>
	}
    else
	{
	Print_Command_Err(cli_tx_out_buffer, cli_rx_command);
 8005f14:	68f9      	ldr	r1, [r7, #12]
 8005f16:	68b8      	ldr	r0, [r7, #8]
 8005f18:	f7ff fe74 	bl	8005c04 <Print_Command_Err>
	}

	}

    return 0;// operation complete do not call again
 8005f1c:	2300      	movs	r3, #0

    }
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3720      	adds	r7, #32
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	bf00      	nop
 8005f28:	20000a95 	.word	0x20000a95
 8005f2c:	20000b80 	.word	0x20000b80
 8005f30:	20000aac 	.word	0x20000aac

08005f34 <Speed_Callback>:



uint8_t Speed_Callback(char* cli_rx_command, char* cli_tx_out_buffer,
	uint16_t cmd_len)
    {
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b088      	sub	sp, #32
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	60f8      	str	r0, [r7, #12]
 8005f3c:	60b9      	str	r1, [r7, #8]
 8005f3e:	4613      	mov	r3, r2
 8005f40:	80fb      	strh	r3, [r7, #6]

    uint8_t is_command_valid[NO_OF_MOTORS] = {0,0,0,0};
 8005f42:	2300      	movs	r3, #0
 8005f44:	617b      	str	r3, [r7, #20]
    uint16_t param_len = 0;
 8005f46:	2300      	movs	r3, #0
 8005f48:	827b      	strh	r3, [r7, #18]
    uint8_t param_number = 1;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	77fb      	strb	r3, [r7, #31]
    char* param_ptr = NULL;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	61bb      	str	r3, [r7, #24]

    do
	{

	param_ptr = CLI_UART_Get_Parameter(cli_rx_command,
		                           param_number++,
 8005f52:	7ffb      	ldrb	r3, [r7, #31]
 8005f54:	1c5a      	adds	r2, r3, #1
 8005f56:	77fa      	strb	r2, [r7, #31]
	param_ptr = CLI_UART_Get_Parameter(cli_rx_command,
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	f107 0212 	add.w	r2, r7, #18
 8005f5e:	4619      	mov	r1, r3
 8005f60:	68f8      	ldr	r0, [r7, #12]
 8005f62:	f000 fd11 	bl	8006988 <CLI_UART_Get_Parameter>
 8005f66:	61b8      	str	r0, [r7, #24]
		                           &param_len);

	if (param_ptr != NULL)
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	f000 8084 	beq.w	8006078 <Speed_Callback+0x144>
	    {

	    switch (*param_ptr)
 8005f70:	69bb      	ldr	r3, [r7, #24]
 8005f72:	781b      	ldrb	r3, [r3, #0]
 8005f74:	3b6d      	subs	r3, #109	; 0x6d
 8005f76:	2b0d      	cmp	r3, #13
 8005f78:	d86e      	bhi.n	8006058 <Speed_Callback+0x124>
 8005f7a:	a201      	add	r2, pc, #4	; (adr r2, 8005f80 <Speed_Callback+0x4c>)
 8005f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f80:	08006031 	.word	0x08006031
 8005f84:	08006059 	.word	0x08006059
 8005f88:	08006059 	.word	0x08006059
 8005f8c:	08006059 	.word	0x08006059
 8005f90:	08006059 	.word	0x08006059
 8005f94:	08006059 	.word	0x08006059
 8005f98:	08006059 	.word	0x08006059
 8005f9c:	08006059 	.word	0x08006059
 8005fa0:	08006059 	.word	0x08006059
 8005fa4:	08006059 	.word	0x08006059
 8005fa8:	08006059 	.word	0x08006059
 8005fac:	08005fb9 	.word	0x08005fb9
 8005fb0:	08005fe1 	.word	0x08005fe1
 8005fb4:	08006009 	.word	0x08006009
		{
	    case 'x':
		if (Parse_Parameters(X_AXIS_INDEX, (param_ptr+1), param_len))
 8005fb8:	69bb      	ldr	r3, [r7, #24]
 8005fba:	3301      	adds	r3, #1
 8005fbc:	8a7a      	ldrh	r2, [r7, #18]
 8005fbe:	4619      	mov	r1, r3
 8005fc0:	2000      	movs	r0, #0
 8005fc2:	f7ff fe53 	bl	8005c6c <Parse_Parameters>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d04e      	beq.n	800606a <Speed_Callback+0x136>
		    {
		        is_command_valid[X_AXIS_INDEX] = 1;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	753b      	strb	r3, [r7, #20]
		        L6470_PrepareSetParam(X_AXIS_INDEX,
		        	L6470_MAX_SPEED_ID,
		        	Motor_Parameter[X_AXIS_INDEX]);
 8005fd0:	4b39      	ldr	r3, [pc, #228]	; (80060b8 <Speed_Callback+0x184>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
		        L6470_PrepareSetParam(X_AXIS_INDEX,
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	2106      	movs	r1, #6
 8005fd8:	2000      	movs	r0, #0
 8005fda:	f7ff f909 	bl	80051f0 <L6470_PrepareSetParam>

		    }
		break;
 8005fde:	e044      	b.n	800606a <Speed_Callback+0x136>
	    case 'y':
		if (Parse_Parameters(Y_AXIS_INDEX, (param_ptr+1), param_len))
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	8a7a      	ldrh	r2, [r7, #18]
 8005fe6:	4619      	mov	r1, r3
 8005fe8:	2001      	movs	r0, #1
 8005fea:	f7ff fe3f 	bl	8005c6c <Parse_Parameters>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d03c      	beq.n	800606e <Speed_Callback+0x13a>
		    {
		        is_command_valid[X_AXIS_INDEX] = 1;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	753b      	strb	r3, [r7, #20]
		        L6470_PrepareSetParam(Y_AXIS_INDEX,
		        	L6470_MAX_SPEED_ID,
		        	Motor_Parameter[Y_AXIS_INDEX]);
 8005ff8:	4b2f      	ldr	r3, [pc, #188]	; (80060b8 <Speed_Callback+0x184>)
 8005ffa:	685b      	ldr	r3, [r3, #4]
		        L6470_PrepareSetParam(Y_AXIS_INDEX,
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	2106      	movs	r1, #6
 8006000:	2001      	movs	r0, #1
 8006002:	f7ff f8f5 	bl	80051f0 <L6470_PrepareSetParam>
		    }
		break;
 8006006:	e032      	b.n	800606e <Speed_Callback+0x13a>
	    case 'z':
		if (Parse_Parameters(Z_AXIS_INDEX, (param_ptr+1), param_len))
 8006008:	69bb      	ldr	r3, [r7, #24]
 800600a:	3301      	adds	r3, #1
 800600c:	8a7a      	ldrh	r2, [r7, #18]
 800600e:	4619      	mov	r1, r3
 8006010:	2002      	movs	r0, #2
 8006012:	f7ff fe2b 	bl	8005c6c <Parse_Parameters>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d02a      	beq.n	8006072 <Speed_Callback+0x13e>
		    {
		        is_command_valid[X_AXIS_INDEX] = 1;
 800601c:	2301      	movs	r3, #1
 800601e:	753b      	strb	r3, [r7, #20]
		        L6470_PrepareSetParam(Z_AXIS_INDEX,
		        	L6470_MAX_SPEED_ID,
		        	Motor_Parameter[Z_AXIS_INDEX]);
 8006020:	4b25      	ldr	r3, [pc, #148]	; (80060b8 <Speed_Callback+0x184>)
 8006022:	689b      	ldr	r3, [r3, #8]
		        L6470_PrepareSetParam(Z_AXIS_INDEX,
 8006024:	461a      	mov	r2, r3
 8006026:	2106      	movs	r1, #6
 8006028:	2002      	movs	r0, #2
 800602a:	f7ff f8e1 	bl	80051f0 <L6470_PrepareSetParam>
		    }
		break;
 800602e:	e020      	b.n	8006072 <Speed_Callback+0x13e>
	    case 'm':
		if (Parse_Parameters(M_AXIS_INDEX, (param_ptr+1), param_len))
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	3301      	adds	r3, #1
 8006034:	8a7a      	ldrh	r2, [r7, #18]
 8006036:	4619      	mov	r1, r3
 8006038:	2003      	movs	r0, #3
 800603a:	f7ff fe17 	bl	8005c6c <Parse_Parameters>
 800603e:	4603      	mov	r3, r0
 8006040:	2b00      	cmp	r3, #0
 8006042:	d018      	beq.n	8006076 <Speed_Callback+0x142>
		    {
		        is_command_valid[X_AXIS_INDEX] = 1;
 8006044:	2301      	movs	r3, #1
 8006046:	753b      	strb	r3, [r7, #20]
		        L6470_PrepareSetParam(M_AXIS_INDEX,
		        	L6470_MAX_SPEED_ID,
		        	Motor_Parameter[M_AXIS_INDEX]);
 8006048:	4b1b      	ldr	r3, [pc, #108]	; (80060b8 <Speed_Callback+0x184>)
 800604a:	68db      	ldr	r3, [r3, #12]
		        L6470_PrepareSetParam(M_AXIS_INDEX,
 800604c:	461a      	mov	r2, r3
 800604e:	2106      	movs	r1, #6
 8006050:	2003      	movs	r0, #3
 8006052:	f7ff f8cd 	bl	80051f0 <L6470_PrepareSetParam>
		    }
		break;
 8006056:	e00e      	b.n	8006076 <Speed_Callback+0x142>
	    default:
		is_command_valid[X_AXIS_INDEX] = 0;
 8006058:	2300      	movs	r3, #0
 800605a:	753b      	strb	r3, [r7, #20]
		is_command_valid[Y_AXIS_INDEX] = 0;
 800605c:	2300      	movs	r3, #0
 800605e:	757b      	strb	r3, [r7, #21]
		is_command_valid[Z_AXIS_INDEX] = 0;
 8006060:	2300      	movs	r3, #0
 8006062:	75bb      	strb	r3, [r7, #22]
		is_command_valid[M_AXIS_INDEX] = 0;
 8006064:	2300      	movs	r3, #0
 8006066:	75fb      	strb	r3, [r7, #23]
		break;
 8006068:	e006      	b.n	8006078 <Speed_Callback+0x144>
		break;
 800606a:	bf00      	nop
 800606c:	e004      	b.n	8006078 <Speed_Callback+0x144>
		break;
 800606e:	bf00      	nop
 8006070:	e002      	b.n	8006078 <Speed_Callback+0x144>
		break;
 8006072:	bf00      	nop
 8006074:	e000      	b.n	8006078 <Speed_Callback+0x144>
		break;
 8006076:	bf00      	nop

		}
	    }

	}
    while (param_ptr != NULL);
 8006078:	69bb      	ldr	r3, [r7, #24]
 800607a:	2b00      	cmp	r3, #0
 800607c:	f47f af69 	bne.w	8005f52 <Speed_Callback+0x1e>

    if (is_command_valid[0] || is_command_valid[1] || is_command_valid[2] || is_command_valid[3])
 8006080:	7d3b      	ldrb	r3, [r7, #20]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d108      	bne.n	8006098 <Speed_Callback+0x164>
 8006086:	7d7b      	ldrb	r3, [r7, #21]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d105      	bne.n	8006098 <Speed_Callback+0x164>
 800608c:	7dbb      	ldrb	r3, [r7, #22]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d102      	bne.n	8006098 <Speed_Callback+0x164>
 8006092:	7dfb      	ldrb	r3, [r7, #23]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d006      	beq.n	80060a6 <Speed_Callback+0x172>
	{
	Print_Command_Ok(cli_tx_out_buffer, cli_rx_command);
 8006098:	68f9      	ldr	r1, [r7, #12]
 800609a:	68b8      	ldr	r0, [r7, #8]
 800609c:	f7ff fd82 	bl	8005ba4 <Print_Command_Ok>
	L6470_PerformPreparedApplicationCommand();
 80060a0:	f7ff fa54 	bl	800554c <L6470_PerformPreparedApplicationCommand>
 80060a4:	e003      	b.n	80060ae <Speed_Callback+0x17a>
	}
    else
	{
	Print_Command_Err(cli_tx_out_buffer, cli_rx_command);
 80060a6:	68f9      	ldr	r1, [r7, #12]
 80060a8:	68b8      	ldr	r0, [r7, #8]
 80060aa:	f7ff fdab 	bl	8005c04 <Print_Command_Err>
	}

    return 0;// operation complete do not call again
 80060ae:	2300      	movs	r3, #0

    }
 80060b0:	4618      	mov	r0, r3
 80060b2:	3720      	adds	r7, #32
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}
 80060b8:	20000a9c 	.word	0x20000a9c

080060bc <Run_Callback>:



uint8_t Run_Callback(char* cli_rx_command, char* cli_tx_out_buffer,
	uint16_t cmd_len)
    {
 80060bc:	b580      	push	{r7, lr}
 80060be:	b088      	sub	sp, #32
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	4613      	mov	r3, r2
 80060c8:	80fb      	strh	r3, [r7, #6]

    uint8_t is_command_valid[NO_OF_MOTORS] = {0,0,0,0};
 80060ca:	2300      	movs	r3, #0
 80060cc:	617b      	str	r3, [r7, #20]
    uint16_t param_len = 0;
 80060ce:	2300      	movs	r3, #0
 80060d0:	827b      	strh	r3, [r7, #18]
    char* param_ptr = NULL;
 80060d2:	2300      	movs	r3, #0
 80060d4:	61bb      	str	r3, [r7, #24]
    uint8_t param_number = 1;
 80060d6:	2301      	movs	r3, #1
 80060d8:	77fb      	strb	r3, [r7, #31]

    do
	{

	param_ptr = CLI_UART_Get_Parameter(cli_rx_command,
		                           param_number++,
 80060da:	7ffb      	ldrb	r3, [r7, #31]
 80060dc:	1c5a      	adds	r2, r3, #1
 80060de:	77fa      	strb	r2, [r7, #31]
	param_ptr = CLI_UART_Get_Parameter(cli_rx_command,
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	f107 0212 	add.w	r2, r7, #18
 80060e6:	4619      	mov	r1, r3
 80060e8:	68f8      	ldr	r0, [r7, #12]
 80060ea:	f000 fc4d 	bl	8006988 <CLI_UART_Get_Parameter>
 80060ee:	61b8      	str	r0, [r7, #24]
		                           &param_len);

	if (param_ptr != NULL)
 80060f0:	69bb      	ldr	r3, [r7, #24]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	f000 8088 	beq.w	8006208 <Run_Callback+0x14c>
	    {

	    switch (*param_ptr)
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	781b      	ldrb	r3, [r3, #0]
 80060fc:	3b6d      	subs	r3, #109	; 0x6d
 80060fe:	2b0d      	cmp	r3, #13
 8006100:	d872      	bhi.n	80061e8 <Run_Callback+0x12c>
 8006102:	a201      	add	r2, pc, #4	; (adr r2, 8006108 <Run_Callback+0x4c>)
 8006104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006108:	080061bf 	.word	0x080061bf
 800610c:	080061e9 	.word	0x080061e9
 8006110:	080061e9 	.word	0x080061e9
 8006114:	080061e9 	.word	0x080061e9
 8006118:	080061e9 	.word	0x080061e9
 800611c:	080061e9 	.word	0x080061e9
 8006120:	080061e9 	.word	0x080061e9
 8006124:	080061e9 	.word	0x080061e9
 8006128:	080061e9 	.word	0x080061e9
 800612c:	080061e9 	.word	0x080061e9
 8006130:	080061e9 	.word	0x080061e9
 8006134:	08006141 	.word	0x08006141
 8006138:	0800616b 	.word	0x0800616b
 800613c:	08006195 	.word	0x08006195
		{
	    case 'x':
		if (Parse_Parameters(X_AXIS_INDEX, (param_ptr+1), param_len))
 8006140:	69bb      	ldr	r3, [r7, #24]
 8006142:	3301      	adds	r3, #1
 8006144:	8a7a      	ldrh	r2, [r7, #18]
 8006146:	4619      	mov	r1, r3
 8006148:	2000      	movs	r0, #0
 800614a:	f7ff fd8f 	bl	8005c6c <Parse_Parameters>
 800614e:	4603      	mov	r3, r0
 8006150:	2b00      	cmp	r3, #0
 8006152:	d052      	beq.n	80061fa <Run_Callback+0x13e>
		    {
		        is_command_valid[X_AXIS_INDEX] = 1;
 8006154:	2301      	movs	r3, #1
 8006156:	753b      	strb	r3, [r7, #20]
		        L6470_PrepareRun(X_AXIS_INDEX, Motor_Direction[X_AXIS_INDEX],
 8006158:	4b3b      	ldr	r3, [pc, #236]	; (8006248 <Run_Callback+0x18c>)
 800615a:	7819      	ldrb	r1, [r3, #0]
				Motor_Parameter[X_AXIS_INDEX]);
 800615c:	4b3b      	ldr	r3, [pc, #236]	; (800624c <Run_Callback+0x190>)
 800615e:	681b      	ldr	r3, [r3, #0]
		        L6470_PrepareRun(X_AXIS_INDEX, Motor_Direction[X_AXIS_INDEX],
 8006160:	461a      	mov	r2, r3
 8006162:	2000      	movs	r0, #0
 8006164:	f7ff f878 	bl	8005258 <L6470_PrepareRun>
		    }
		break;
 8006168:	e047      	b.n	80061fa <Run_Callback+0x13e>
	    case 'y':
		if (Parse_Parameters(Y_AXIS_INDEX, (param_ptr+1), param_len))
 800616a:	69bb      	ldr	r3, [r7, #24]
 800616c:	3301      	adds	r3, #1
 800616e:	8a7a      	ldrh	r2, [r7, #18]
 8006170:	4619      	mov	r1, r3
 8006172:	2001      	movs	r0, #1
 8006174:	f7ff fd7a 	bl	8005c6c <Parse_Parameters>
 8006178:	4603      	mov	r3, r0
 800617a:	2b00      	cmp	r3, #0
 800617c:	d03f      	beq.n	80061fe <Run_Callback+0x142>
		    {
		        is_command_valid[X_AXIS_INDEX] = 1;
 800617e:	2301      	movs	r3, #1
 8006180:	753b      	strb	r3, [r7, #20]
		        L6470_PrepareRun(Y_AXIS_INDEX, Motor_Direction[Y_AXIS_INDEX],
 8006182:	4b31      	ldr	r3, [pc, #196]	; (8006248 <Run_Callback+0x18c>)
 8006184:	7859      	ldrb	r1, [r3, #1]
				Motor_Parameter[Y_AXIS_INDEX]);
 8006186:	4b31      	ldr	r3, [pc, #196]	; (800624c <Run_Callback+0x190>)
 8006188:	685b      	ldr	r3, [r3, #4]
		        L6470_PrepareRun(Y_AXIS_INDEX, Motor_Direction[Y_AXIS_INDEX],
 800618a:	461a      	mov	r2, r3
 800618c:	2001      	movs	r0, #1
 800618e:	f7ff f863 	bl	8005258 <L6470_PrepareRun>
		    }
		break;
 8006192:	e034      	b.n	80061fe <Run_Callback+0x142>
	    case 'z':
		if (Parse_Parameters(Z_AXIS_INDEX, (param_ptr+1), param_len))
 8006194:	69bb      	ldr	r3, [r7, #24]
 8006196:	3301      	adds	r3, #1
 8006198:	8a7a      	ldrh	r2, [r7, #18]
 800619a:	4619      	mov	r1, r3
 800619c:	2002      	movs	r0, #2
 800619e:	f7ff fd65 	bl	8005c6c <Parse_Parameters>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d02c      	beq.n	8006202 <Run_Callback+0x146>
		    {
		        is_command_valid[X_AXIS_INDEX] = 1;
 80061a8:	2301      	movs	r3, #1
 80061aa:	753b      	strb	r3, [r7, #20]
		        L6470_PrepareRun(Z_AXIS_INDEX, Motor_Direction[Z_AXIS_INDEX],
 80061ac:	4b26      	ldr	r3, [pc, #152]	; (8006248 <Run_Callback+0x18c>)
 80061ae:	7899      	ldrb	r1, [r3, #2]
				Motor_Parameter[Z_AXIS_INDEX]);
 80061b0:	4b26      	ldr	r3, [pc, #152]	; (800624c <Run_Callback+0x190>)
 80061b2:	689b      	ldr	r3, [r3, #8]
		        L6470_PrepareRun(Z_AXIS_INDEX, Motor_Direction[Z_AXIS_INDEX],
 80061b4:	461a      	mov	r2, r3
 80061b6:	2002      	movs	r0, #2
 80061b8:	f7ff f84e 	bl	8005258 <L6470_PrepareRun>
		    }
		break;
 80061bc:	e021      	b.n	8006202 <Run_Callback+0x146>
	    case 'm':
		if (Parse_Parameters(M_AXIS_INDEX, (param_ptr+1), param_len))
 80061be:	69bb      	ldr	r3, [r7, #24]
 80061c0:	3301      	adds	r3, #1
 80061c2:	8a7a      	ldrh	r2, [r7, #18]
 80061c4:	4619      	mov	r1, r3
 80061c6:	2003      	movs	r0, #3
 80061c8:	f7ff fd50 	bl	8005c6c <Parse_Parameters>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d019      	beq.n	8006206 <Run_Callback+0x14a>
		    {
		        is_command_valid[X_AXIS_INDEX] = 1;
 80061d2:	2301      	movs	r3, #1
 80061d4:	753b      	strb	r3, [r7, #20]
		        L6470_PrepareRun(M_AXIS_INDEX, Motor_Direction[M_AXIS_INDEX],
 80061d6:	4b1c      	ldr	r3, [pc, #112]	; (8006248 <Run_Callback+0x18c>)
 80061d8:	78d9      	ldrb	r1, [r3, #3]
				Motor_Parameter[M_AXIS_INDEX]);
 80061da:	4b1c      	ldr	r3, [pc, #112]	; (800624c <Run_Callback+0x190>)
 80061dc:	68db      	ldr	r3, [r3, #12]
		        L6470_PrepareRun(M_AXIS_INDEX, Motor_Direction[M_AXIS_INDEX],
 80061de:	461a      	mov	r2, r3
 80061e0:	2003      	movs	r0, #3
 80061e2:	f7ff f839 	bl	8005258 <L6470_PrepareRun>
		    }
		break;
 80061e6:	e00e      	b.n	8006206 <Run_Callback+0x14a>
	    default:
		is_command_valid[X_AXIS_INDEX] = 0;
 80061e8:	2300      	movs	r3, #0
 80061ea:	753b      	strb	r3, [r7, #20]
		is_command_valid[Y_AXIS_INDEX] = 0;
 80061ec:	2300      	movs	r3, #0
 80061ee:	757b      	strb	r3, [r7, #21]
		is_command_valid[Z_AXIS_INDEX] = 0;
 80061f0:	2300      	movs	r3, #0
 80061f2:	75bb      	strb	r3, [r7, #22]
		is_command_valid[M_AXIS_INDEX] = 0;
 80061f4:	2300      	movs	r3, #0
 80061f6:	75fb      	strb	r3, [r7, #23]
		break;
 80061f8:	e006      	b.n	8006208 <Run_Callback+0x14c>
		break;
 80061fa:	bf00      	nop
 80061fc:	e004      	b.n	8006208 <Run_Callback+0x14c>
		break;
 80061fe:	bf00      	nop
 8006200:	e002      	b.n	8006208 <Run_Callback+0x14c>
		break;
 8006202:	bf00      	nop
 8006204:	e000      	b.n	8006208 <Run_Callback+0x14c>
		break;
 8006206:	bf00      	nop

		}
	    }

	}
    while (param_ptr != NULL);
 8006208:	69bb      	ldr	r3, [r7, #24]
 800620a:	2b00      	cmp	r3, #0
 800620c:	f47f af65 	bne.w	80060da <Run_Callback+0x1e>

    if (is_command_valid[0] || is_command_valid[1] || is_command_valid[2] || is_command_valid[3])
 8006210:	7d3b      	ldrb	r3, [r7, #20]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d108      	bne.n	8006228 <Run_Callback+0x16c>
 8006216:	7d7b      	ldrb	r3, [r7, #21]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d105      	bne.n	8006228 <Run_Callback+0x16c>
 800621c:	7dbb      	ldrb	r3, [r7, #22]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d102      	bne.n	8006228 <Run_Callback+0x16c>
 8006222:	7dfb      	ldrb	r3, [r7, #23]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d006      	beq.n	8006236 <Run_Callback+0x17a>
	{
	Print_Command_Ok(cli_tx_out_buffer, cli_rx_command);
 8006228:	68f9      	ldr	r1, [r7, #12]
 800622a:	68b8      	ldr	r0, [r7, #8]
 800622c:	f7ff fcba 	bl	8005ba4 <Print_Command_Ok>
	L6470_PerformPreparedApplicationCommand();
 8006230:	f7ff f98c 	bl	800554c <L6470_PerformPreparedApplicationCommand>
 8006234:	e003      	b.n	800623e <Run_Callback+0x182>
	}
    else
	{
	Print_Command_Err(cli_tx_out_buffer, cli_rx_command);
 8006236:	68f9      	ldr	r1, [r7, #12]
 8006238:	68b8      	ldr	r0, [r7, #8]
 800623a:	f7ff fce3 	bl	8005c04 <Print_Command_Err>
	}

    return 0;// operation complete do not call again
 800623e:	2300      	movs	r3, #0

    }
 8006240:	4618      	mov	r0, r3
 8006242:	3720      	adds	r7, #32
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}
 8006248:	20000a98 	.word	0x20000a98
 800624c:	20000a9c 	.word	0x20000a9c

08006250 <Home_Callback>:



uint8_t Home_Callback(char* cli_rx_command, char* cli_tx_out_buffer, uint16_t cmd_len)

    {
 8006250:	b580      	push	{r7, lr}
 8006252:	b088      	sub	sp, #32
 8006254:	af00      	add	r7, sp, #0
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	4613      	mov	r3, r2
 800625c:	80fb      	strh	r3, [r7, #6]
    uint8_t is_command_valid = 1;
 800625e:	2301      	movs	r3, #1
 8006260:	77fb      	strb	r3, [r7, #31]
    uint16_t param_len = 0;
 8006262:	2300      	movs	r3, #0
 8006264:	82fb      	strh	r3, [r7, #22]
    uint8_t param_number = 1;
 8006266:	2301      	movs	r3, #1
 8006268:	77bb      	strb	r3, [r7, #30]

    char* param_ptr = NULL;
 800626a:	2300      	movs	r3, #0
 800626c:	61bb      	str	r3, [r7, #24]

    do
	{

	param_ptr = CLI_UART_Get_Parameter(cli_rx_command,
		                           param_number++,
 800626e:	7fbb      	ldrb	r3, [r7, #30]
 8006270:	1c5a      	adds	r2, r3, #1
 8006272:	77ba      	strb	r2, [r7, #30]
	param_ptr = CLI_UART_Get_Parameter(cli_rx_command,
 8006274:	b29b      	uxth	r3, r3
 8006276:	f107 0216 	add.w	r2, r7, #22
 800627a:	4619      	mov	r1, r3
 800627c:	68f8      	ldr	r0, [r7, #12]
 800627e:	f000 fb83 	bl	8006988 <CLI_UART_Get_Parameter>
 8006282:	61b8      	str	r0, [r7, #24]
		                           &param_len);

	if (param_ptr != NULL)
 8006284:	69bb      	ldr	r3, [r7, #24]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d05f      	beq.n	800634a <Home_Callback+0xfa>
	    {

	    switch (*param_ptr)
 800628a:	69bb      	ldr	r3, [r7, #24]
 800628c:	781b      	ldrb	r3, [r3, #0]
 800628e:	3b6d      	subs	r3, #109	; 0x6d
 8006290:	2b0d      	cmp	r3, #13
 8006292:	d857      	bhi.n	8006344 <Home_Callback+0xf4>
 8006294:	a201      	add	r2, pc, #4	; (adr r2, 800629c <Home_Callback+0x4c>)
 8006296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800629a:	bf00      	nop
 800629c:	08006329 	.word	0x08006329
 80062a0:	08006345 	.word	0x08006345
 80062a4:	08006345 	.word	0x08006345
 80062a8:	08006345 	.word	0x08006345
 80062ac:	08006345 	.word	0x08006345
 80062b0:	08006345 	.word	0x08006345
 80062b4:	08006345 	.word	0x08006345
 80062b8:	08006345 	.word	0x08006345
 80062bc:	08006345 	.word	0x08006345
 80062c0:	08006345 	.word	0x08006345
 80062c4:	08006345 	.word	0x08006345
 80062c8:	080062d5 	.word	0x080062d5
 80062cc:	080062f1 	.word	0x080062f1
 80062d0:	0800630d 	.word	0x0800630d
		{
	    case 'x':
		if(param_len == 1)
 80062d4:	8afb      	ldrh	r3, [r7, #22]
 80062d6:	2b01      	cmp	r3, #1
 80062d8:	d107      	bne.n	80062ea <Home_Callback+0x9a>
		    {
		    L6470_PrepareGoUntil(X_AXIS_INDEX,
 80062da:	f241 7370 	movw	r3, #6000	; 0x1770
 80062de:	2200      	movs	r2, #0
 80062e0:	2100      	movs	r1, #0
 80062e2:	2000      	movs	r0, #0
 80062e4:	f7ff f836 	bl	8005354 <L6470_PrepareGoUntil>
		    }
		else
		    {
		    is_command_valid = 0;
		    }
		break;
 80062e8:	e02f      	b.n	800634a <Home_Callback+0xfa>
		    is_command_valid = 0;
 80062ea:	2300      	movs	r3, #0
 80062ec:	77fb      	strb	r3, [r7, #31]
		break;
 80062ee:	e02c      	b.n	800634a <Home_Callback+0xfa>

	    case 'y':
		if(param_len == 1)
 80062f0:	8afb      	ldrh	r3, [r7, #22]
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d107      	bne.n	8006306 <Home_Callback+0xb6>
		    {
		    L6470_PrepareGoUntil(Y_AXIS_INDEX,
 80062f6:	f241 7370 	movw	r3, #6000	; 0x1770
 80062fa:	2200      	movs	r2, #0
 80062fc:	2100      	movs	r1, #0
 80062fe:	2001      	movs	r0, #1
 8006300:	f7ff f828 	bl	8005354 <L6470_PrepareGoUntil>
		    }
		else
		    {
		    is_command_valid = 0;
		    }
		break;
 8006304:	e021      	b.n	800634a <Home_Callback+0xfa>
		    is_command_valid = 0;
 8006306:	2300      	movs	r3, #0
 8006308:	77fb      	strb	r3, [r7, #31]
		break;
 800630a:	e01e      	b.n	800634a <Home_Callback+0xfa>

	    case 'z':
		if(param_len == 1)
 800630c:	8afb      	ldrh	r3, [r7, #22]
 800630e:	2b01      	cmp	r3, #1
 8006310:	d107      	bne.n	8006322 <Home_Callback+0xd2>
		    {
		    L6470_PrepareGoUntil(Z_AXIS_INDEX,
 8006312:	f241 7370 	movw	r3, #6000	; 0x1770
 8006316:	2200      	movs	r2, #0
 8006318:	2100      	movs	r1, #0
 800631a:	2002      	movs	r0, #2
 800631c:	f7ff f81a 	bl	8005354 <L6470_PrepareGoUntil>
		    }
		else
		    {
		    is_command_valid = 0;
		    }
		break;
 8006320:	e013      	b.n	800634a <Home_Callback+0xfa>
		    is_command_valid = 0;
 8006322:	2300      	movs	r3, #0
 8006324:	77fb      	strb	r3, [r7, #31]
		break;
 8006326:	e010      	b.n	800634a <Home_Callback+0xfa>

	    case 'm':
		if(param_len == 1)
 8006328:	8afb      	ldrh	r3, [r7, #22]
 800632a:	2b01      	cmp	r3, #1
 800632c:	d107      	bne.n	800633e <Home_Callback+0xee>
		    {
		    L6470_PrepareGoUntil(M_AXIS_INDEX,
 800632e:	f241 7370 	movw	r3, #6000	; 0x1770
 8006332:	2200      	movs	r2, #0
 8006334:	2100      	movs	r1, #0
 8006336:	2003      	movs	r0, #3
 8006338:	f7ff f80c 	bl	8005354 <L6470_PrepareGoUntil>
		    }
		else
		    {
		    is_command_valid = 0;
		    }
		break;
 800633c:	e005      	b.n	800634a <Home_Callback+0xfa>
		    is_command_valid = 0;
 800633e:	2300      	movs	r3, #0
 8006340:	77fb      	strb	r3, [r7, #31]
		break;
 8006342:	e002      	b.n	800634a <Home_Callback+0xfa>

	    default:
		    is_command_valid = 0;
 8006344:	2300      	movs	r3, #0
 8006346:	77fb      	strb	r3, [r7, #31]
		break;
 8006348:	bf00      	nop

		}
	    }

	}
    while (param_ptr != NULL);
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d18e      	bne.n	800626e <Home_Callback+0x1e>

    if (is_command_valid)
 8006350:	7ffb      	ldrb	r3, [r7, #31]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d006      	beq.n	8006364 <Home_Callback+0x114>
	{
	Print_Command_Ok(cli_tx_out_buffer, cli_rx_command);
 8006356:	68f9      	ldr	r1, [r7, #12]
 8006358:	68b8      	ldr	r0, [r7, #8]
 800635a:	f7ff fc23 	bl	8005ba4 <Print_Command_Ok>
	L6470_PerformPreparedApplicationCommand();
 800635e:	f7ff f8f5 	bl	800554c <L6470_PerformPreparedApplicationCommand>
 8006362:	e003      	b.n	800636c <Home_Callback+0x11c>
	}
    else
	{
	Print_Command_Err(cli_tx_out_buffer, cli_rx_command);
 8006364:	68f9      	ldr	r1, [r7, #12]
 8006366:	68b8      	ldr	r0, [r7, #8]
 8006368:	f7ff fc4c 	bl	8005c04 <Print_Command_Err>
	}

    return 0;// operation complete do not call again
 800636c:	2300      	movs	r3, #0

    }
 800636e:	4618      	mov	r0, r3
 8006370:	3720      	adds	r7, #32
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}
 8006376:	bf00      	nop

08006378 <Auto_Callback>:



uint8_t Auto_Callback(char* cli_rx_command, char* cli_tx_out_buffer,
	uint16_t cmd_len)
    {
 8006378:	b580      	push	{r7, lr}
 800637a:	b086      	sub	sp, #24
 800637c:	af00      	add	r7, sp, #0
 800637e:	60f8      	str	r0, [r7, #12]
 8006380:	60b9      	str	r1, [r7, #8]
 8006382:	4613      	mov	r3, r2
 8006384:	80fb      	strh	r3, [r7, #6]

    uint16_t param_len = 0;
 8006386:	2300      	movs	r3, #0
 8006388:	82fb      	strh	r3, [r7, #22]

    CLI_UART_Get_Parameter(cli_rx_command,1,&param_len);
 800638a:	f107 0316 	add.w	r3, r7, #22
 800638e:	461a      	mov	r2, r3
 8006390:	2101      	movs	r1, #1
 8006392:	68f8      	ldr	r0, [r7, #12]
 8006394:	f000 faf8 	bl	8006988 <CLI_UART_Get_Parameter>

    if(param_len == 0)
 8006398:	8afb      	ldrh	r3, [r7, #22]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d107      	bne.n	80063ae <Auto_Callback+0x36>
	{
	Control_Mode = 1;
 800639e:	4b08      	ldr	r3, [pc, #32]	; (80063c0 <Auto_Callback+0x48>)
 80063a0:	2201      	movs	r2, #1
 80063a2:	701a      	strb	r2, [r3, #0]
	Print_Command_Ok(cli_tx_out_buffer, cli_rx_command);
 80063a4:	68f9      	ldr	r1, [r7, #12]
 80063a6:	68b8      	ldr	r0, [r7, #8]
 80063a8:	f7ff fbfc 	bl	8005ba4 <Print_Command_Ok>
 80063ac:	e003      	b.n	80063b6 <Auto_Callback+0x3e>
	}
    else
	{
	Print_Command_Err(cli_tx_out_buffer, cli_rx_command);
 80063ae:	68f9      	ldr	r1, [r7, #12]
 80063b0:	68b8      	ldr	r0, [r7, #8]
 80063b2:	f7ff fc27 	bl	8005c04 <Print_Command_Err>
	}

    return 0; // operation complete do not call again
 80063b6:	2300      	movs	r3, #0

    }
 80063b8:	4618      	mov	r0, r3
 80063ba:	3718      	adds	r7, #24
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}
 80063c0:	20000a95 	.word	0x20000a95

080063c4 <Manual_Callback>:



uint8_t Manual_Callback(char* cli_rx_command, char* cli_tx_out_buffer,
	uint16_t cmd_len)
    {
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b086      	sub	sp, #24
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	60f8      	str	r0, [r7, #12]
 80063cc:	60b9      	str	r1, [r7, #8]
 80063ce:	4613      	mov	r3, r2
 80063d0:	80fb      	strh	r3, [r7, #6]

    uint16_t param_len = 0;
 80063d2:	2300      	movs	r3, #0
 80063d4:	82fb      	strh	r3, [r7, #22]

    CLI_UART_Get_Parameter(cli_rx_command,1,&param_len);
 80063d6:	f107 0316 	add.w	r3, r7, #22
 80063da:	461a      	mov	r2, r3
 80063dc:	2101      	movs	r1, #1
 80063de:	68f8      	ldr	r0, [r7, #12]
 80063e0:	f000 fad2 	bl	8006988 <CLI_UART_Get_Parameter>

    if(param_len == 0)
 80063e4:	8afb      	ldrh	r3, [r7, #22]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d107      	bne.n	80063fa <Manual_Callback+0x36>
	{
	Control_Mode = 0;
 80063ea:	4b08      	ldr	r3, [pc, #32]	; (800640c <Manual_Callback+0x48>)
 80063ec:	2200      	movs	r2, #0
 80063ee:	701a      	strb	r2, [r3, #0]
	Print_Command_Ok(cli_tx_out_buffer, cli_rx_command);
 80063f0:	68f9      	ldr	r1, [r7, #12]
 80063f2:	68b8      	ldr	r0, [r7, #8]
 80063f4:	f7ff fbd6 	bl	8005ba4 <Print_Command_Ok>
 80063f8:	e003      	b.n	8006402 <Manual_Callback+0x3e>
	}
    else
	{
	Print_Command_Err(cli_tx_out_buffer, cli_rx_command);
 80063fa:	68f9      	ldr	r1, [r7, #12]
 80063fc:	68b8      	ldr	r0, [r7, #8]
 80063fe:	f7ff fc01 	bl	8005c04 <Print_Command_Err>
	}

    return 0; // operation complete do not call again
 8006402:	2300      	movs	r3, #0

    }
 8006404:	4618      	mov	r0, r3
 8006406:	3718      	adds	r7, #24
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}
 800640c:	20000a95 	.word	0x20000a95

08006410 <Getpos_Callback>:



uint8_t Getpos_Callback(char* cli_rx_command, char* cli_tx_out_buffer,
	uint16_t cmd_len)
    {
 8006410:	b590      	push	{r4, r7, lr}
 8006412:	b089      	sub	sp, #36	; 0x24
 8006414:	af02      	add	r7, sp, #8
 8006416:	60f8      	str	r0, [r7, #12]
 8006418:	60b9      	str	r1, [r7, #8]
 800641a:	4613      	mov	r3, r2
 800641c:	80fb      	strh	r3, [r7, #6]

    uint16_t param_len = 0;
 800641e:	2300      	movs	r3, #0
 8006420:	82fb      	strh	r3, [r7, #22]

    CLI_UART_Get_Parameter(cli_rx_command,1,&param_len);
 8006422:	f107 0316 	add.w	r3, r7, #22
 8006426:	461a      	mov	r2, r3
 8006428:	2101      	movs	r1, #1
 800642a:	68f8      	ldr	r0, [r7, #12]
 800642c:	f000 faac 	bl	8006988 <CLI_UART_Get_Parameter>

    if(param_len == 0)
 8006430:	8afb      	ldrh	r3, [r7, #22]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d16f      	bne.n	8006516 <Getpos_Callback+0x106>
	{
	    L6470_PrepareGetParam(X_AXIS_INDEX,L6470_ABS_POS_ID);
 8006436:	2100      	movs	r1, #0
 8006438:	2000      	movs	r0, #0
 800643a:	f7fe fef3 	bl	8005224 <L6470_PrepareGetParam>
	    L6470_PrepareGetParam(Y_AXIS_INDEX,L6470_ABS_POS_ID);
 800643e:	2100      	movs	r1, #0
 8006440:	2001      	movs	r0, #1
 8006442:	f7fe feef 	bl	8005224 <L6470_PrepareGetParam>
	    L6470_PrepareGetParam(Z_AXIS_INDEX,L6470_ABS_POS_ID);
 8006446:	2100      	movs	r1, #0
 8006448:	2002      	movs	r0, #2
 800644a:	f7fe feeb 	bl	8005224 <L6470_PrepareGetParam>
	    L6470_PrepareGetParam(M_AXIS_INDEX,L6470_ABS_POS_ID);
 800644e:	2100      	movs	r1, #0
 8006450:	2003      	movs	r0, #3
 8006452:	f7fe fee7 	bl	8005224 <L6470_PrepareGetParam>
	    L6470_PerformPreparedApplicationCommand();
 8006456:	f7ff f879 	bl	800554c <L6470_PerformPreparedApplicationCommand>

	    Motor_Current_Steps[X_AXIS_INDEX] = L6470_ExtractReturnedData(X_AXIS_INDEX, (uint8_t*)L6470_DaisyChainSpiRxStruct, 3);
 800645a:	2203      	movs	r2, #3
 800645c:	4932      	ldr	r1, [pc, #200]	; (8006528 <Getpos_Callback+0x118>)
 800645e:	2000      	movs	r0, #0
 8006460:	f7ff f8ce 	bl	8005600 <L6470_ExtractReturnedData>
 8006464:	4603      	mov	r3, r0
 8006466:	461a      	mov	r2, r3
 8006468:	4b30      	ldr	r3, [pc, #192]	; (800652c <Getpos_Callback+0x11c>)
 800646a:	601a      	str	r2, [r3, #0]
	    Motor_Current_Steps[Y_AXIS_INDEX] = L6470_ExtractReturnedData(Y_AXIS_INDEX, (uint8_t*)L6470_DaisyChainSpiRxStruct, 3);
 800646c:	2203      	movs	r2, #3
 800646e:	492e      	ldr	r1, [pc, #184]	; (8006528 <Getpos_Callback+0x118>)
 8006470:	2001      	movs	r0, #1
 8006472:	f7ff f8c5 	bl	8005600 <L6470_ExtractReturnedData>
 8006476:	4603      	mov	r3, r0
 8006478:	461a      	mov	r2, r3
 800647a:	4b2c      	ldr	r3, [pc, #176]	; (800652c <Getpos_Callback+0x11c>)
 800647c:	605a      	str	r2, [r3, #4]
	    Motor_Current_Steps[Z_AXIS_INDEX] = L6470_ExtractReturnedData(Z_AXIS_INDEX, (uint8_t*)L6470_DaisyChainSpiRxStruct, 3);
 800647e:	2203      	movs	r2, #3
 8006480:	4929      	ldr	r1, [pc, #164]	; (8006528 <Getpos_Callback+0x118>)
 8006482:	2002      	movs	r0, #2
 8006484:	f7ff f8bc 	bl	8005600 <L6470_ExtractReturnedData>
 8006488:	4603      	mov	r3, r0
 800648a:	461a      	mov	r2, r3
 800648c:	4b27      	ldr	r3, [pc, #156]	; (800652c <Getpos_Callback+0x11c>)
 800648e:	609a      	str	r2, [r3, #8]
	    Motor_Current_Steps[M_AXIS_INDEX] = L6470_ExtractReturnedData(M_AXIS_INDEX, (uint8_t*)L6470_DaisyChainSpiRxStruct, 3);
 8006490:	2203      	movs	r2, #3
 8006492:	4925      	ldr	r1, [pc, #148]	; (8006528 <Getpos_Callback+0x118>)
 8006494:	2003      	movs	r0, #3
 8006496:	f7ff f8b3 	bl	8005600 <L6470_ExtractReturnedData>
 800649a:	4603      	mov	r3, r0
 800649c:	461a      	mov	r2, r3
 800649e:	4b23      	ldr	r3, [pc, #140]	; (800652c <Getpos_Callback+0x11c>)
 80064a0:	60da      	str	r2, [r3, #12]

	    Motor_Current_Steps[X_AXIS_INDEX] = AbsPos_2_Position(Motor_Current_Steps[X_AXIS_INDEX]);
 80064a2:	4b22      	ldr	r3, [pc, #136]	; (800652c <Getpos_Callback+0x11c>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4618      	mov	r0, r3
 80064a8:	f7fe f9ea 	bl	8004880 <AbsPos_2_Position>
 80064ac:	4602      	mov	r2, r0
 80064ae:	4b1f      	ldr	r3, [pc, #124]	; (800652c <Getpos_Callback+0x11c>)
 80064b0:	601a      	str	r2, [r3, #0]
	    Motor_Current_Steps[Y_AXIS_INDEX] = AbsPos_2_Position(Motor_Current_Steps[Y_AXIS_INDEX]);
 80064b2:	4b1e      	ldr	r3, [pc, #120]	; (800652c <Getpos_Callback+0x11c>)
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	4618      	mov	r0, r3
 80064b8:	f7fe f9e2 	bl	8004880 <AbsPos_2_Position>
 80064bc:	4602      	mov	r2, r0
 80064be:	4b1b      	ldr	r3, [pc, #108]	; (800652c <Getpos_Callback+0x11c>)
 80064c0:	605a      	str	r2, [r3, #4]
	    Motor_Current_Steps[Z_AXIS_INDEX] = AbsPos_2_Position(Motor_Current_Steps[Z_AXIS_INDEX]);
 80064c2:	4b1a      	ldr	r3, [pc, #104]	; (800652c <Getpos_Callback+0x11c>)
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	4618      	mov	r0, r3
 80064c8:	f7fe f9da 	bl	8004880 <AbsPos_2_Position>
 80064cc:	4602      	mov	r2, r0
 80064ce:	4b17      	ldr	r3, [pc, #92]	; (800652c <Getpos_Callback+0x11c>)
 80064d0:	609a      	str	r2, [r3, #8]
	    Motor_Current_Steps[M_AXIS_INDEX] = AbsPos_2_Position(Motor_Current_Steps[M_AXIS_INDEX]);
 80064d2:	4b16      	ldr	r3, [pc, #88]	; (800652c <Getpos_Callback+0x11c>)
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	4618      	mov	r0, r3
 80064d8:	f7fe f9d2 	bl	8004880 <AbsPos_2_Position>
 80064dc:	4602      	mov	r2, r0
 80064de:	4b13      	ldr	r3, [pc, #76]	; (800652c <Getpos_Callback+0x11c>)
 80064e0:	60da      	str	r2, [r3, #12]

	    Print_Command_Ok(cli_tx_out_buffer, cli_rx_command);
 80064e2:	68f9      	ldr	r1, [r7, #12]
 80064e4:	68b8      	ldr	r0, [r7, #8]
 80064e6:	f7ff fb5d 	bl	8005ba4 <Print_Command_Ok>

	    sprintf(cli_tx_out_buffer + strlen(cli_tx_out_buffer),"x%i y%i z%i m%i\r\n",(int)Motor_Current_Steps[X_AXIS_INDEX],(int)Motor_Current_Steps[Y_AXIS_INDEX],
 80064ea:	68b8      	ldr	r0, [r7, #8]
 80064ec:	f7f9 fe78 	bl	80001e0 <strlen>
 80064f0:	4602      	mov	r2, r0
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	1898      	adds	r0, r3, r2
 80064f6:	4b0d      	ldr	r3, [pc, #52]	; (800652c <Getpos_Callback+0x11c>)
 80064f8:	6819      	ldr	r1, [r3, #0]
 80064fa:	4b0c      	ldr	r3, [pc, #48]	; (800652c <Getpos_Callback+0x11c>)
 80064fc:	685c      	ldr	r4, [r3, #4]
		    (int)Motor_Current_Steps[Z_AXIS_INDEX],(int)Motor_Current_Steps[M_AXIS_INDEX]);
 80064fe:	4b0b      	ldr	r3, [pc, #44]	; (800652c <Getpos_Callback+0x11c>)
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	4a0a      	ldr	r2, [pc, #40]	; (800652c <Getpos_Callback+0x11c>)
 8006504:	68d2      	ldr	r2, [r2, #12]
	    sprintf(cli_tx_out_buffer + strlen(cli_tx_out_buffer),"x%i y%i z%i m%i\r\n",(int)Motor_Current_Steps[X_AXIS_INDEX],(int)Motor_Current_Steps[Y_AXIS_INDEX],
 8006506:	9201      	str	r2, [sp, #4]
 8006508:	9300      	str	r3, [sp, #0]
 800650a:	4623      	mov	r3, r4
 800650c:	460a      	mov	r2, r1
 800650e:	4908      	ldr	r1, [pc, #32]	; (8006530 <Getpos_Callback+0x120>)
 8006510:	f001 fbec 	bl	8007cec <sprintf>
 8006514:	e003      	b.n	800651e <Getpos_Callback+0x10e>

	}
    else
	{
	    Print_Command_Err(cli_tx_out_buffer, cli_rx_command);
 8006516:	68f9      	ldr	r1, [r7, #12]
 8006518:	68b8      	ldr	r0, [r7, #8]
 800651a:	f7ff fb73 	bl	8005c04 <Print_Command_Err>
	}

    return 0; // operation complete do not call again
 800651e:	2300      	movs	r3, #0

    }
 8006520:	4618      	mov	r0, r3
 8006522:	371c      	adds	r7, #28
 8006524:	46bd      	mov	sp, r7
 8006526:	bd90      	pop	{r4, r7, pc}
 8006528:	20000b80 	.word	0x20000b80
 800652c:	20000aac 	.word	0x20000aac
 8006530:	0800b354 	.word	0x0800b354

08006534 <CLI_Add_All_Commands>:
/*************************************************************************/



void CLI_Add_All_Commands()
    {
 8006534:	b580      	push	{r7, lr}
 8006536:	af00      	add	r7, sp, #0

    CLI_Add_Cammand(&Move_Defination);
 8006538:	480b      	ldr	r0, [pc, #44]	; (8006568 <CLI_Add_All_Commands+0x34>)
 800653a:	f000 f92f 	bl	800679c <CLI_Add_Cammand>
    CLI_Add_Cammand(&Speed_Defination);
 800653e:	480b      	ldr	r0, [pc, #44]	; (800656c <CLI_Add_All_Commands+0x38>)
 8006540:	f000 f92c 	bl	800679c <CLI_Add_Cammand>
    CLI_Add_Cammand(&Run_Defination);
 8006544:	480a      	ldr	r0, [pc, #40]	; (8006570 <CLI_Add_All_Commands+0x3c>)
 8006546:	f000 f929 	bl	800679c <CLI_Add_Cammand>
    CLI_Add_Cammand(&Home_Defination);
 800654a:	480a      	ldr	r0, [pc, #40]	; (8006574 <CLI_Add_All_Commands+0x40>)
 800654c:	f000 f926 	bl	800679c <CLI_Add_Cammand>
    CLI_Add_Cammand(&Auto_Defination);
 8006550:	4809      	ldr	r0, [pc, #36]	; (8006578 <CLI_Add_All_Commands+0x44>)
 8006552:	f000 f923 	bl	800679c <CLI_Add_Cammand>
    CLI_Add_Cammand(&Manual_Defination);
 8006556:	4809      	ldr	r0, [pc, #36]	; (800657c <CLI_Add_All_Commands+0x48>)
 8006558:	f000 f920 	bl	800679c <CLI_Add_Cammand>
    CLI_Add_Cammand(&Getpos_Defination);
 800655c:	4808      	ldr	r0, [pc, #32]	; (8006580 <CLI_Add_All_Commands+0x4c>)
 800655e:	f000 f91d 	bl	800679c <CLI_Add_Cammand>


    }
 8006562:	bf00      	nop
 8006564:	bd80      	pop	{r7, pc}
 8006566:	bf00      	nop
 8006568:	200000a0 	.word	0x200000a0
 800656c:	200000b0 	.word	0x200000b0
 8006570:	200000c0 	.word	0x200000c0
 8006574:	200000d0 	.word	0x200000d0
 8006578:	200000e0 	.word	0x200000e0
 800657c:	200000f0 	.word	0x200000f0
 8006580:	20000100 	.word	0x20000100

08006584 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
    {
 8006584:	b580      	push	{r7, lr}
 8006586:	b084      	sub	sp, #16
 8006588:	af00      	add	r7, sp, #0
 800658a:	4603      	mov	r3, r0
 800658c:	80fb      	strh	r3, [r7, #6]

    if (GPIO_Pin == L6470_Flag_INT_Pin)
 800658e:	88fb      	ldrh	r3, [r7, #6]
 8006590:	2b02      	cmp	r3, #2
 8006592:	d178      	bne.n	8006686 <HAL_GPIO_EXTI_Callback+0x102>
	{

	uint16_t status_register_x = L6470_GetStatus(X_AXIS_INDEX);
 8006594:	2000      	movs	r0, #0
 8006596:	f7fe fe01 	bl	800519c <L6470_GetStatus>
 800659a:	4603      	mov	r3, r0
 800659c:	81fb      	strh	r3, [r7, #14]
	uint16_t status_register_y = L6470_GetStatus(Y_AXIS_INDEX);
 800659e:	2001      	movs	r0, #1
 80065a0:	f7fe fdfc 	bl	800519c <L6470_GetStatus>
 80065a4:	4603      	mov	r3, r0
 80065a6:	81bb      	strh	r3, [r7, #12]
	uint16_t status_register_z = L6470_GetStatus(Z_AXIS_INDEX);
 80065a8:	2002      	movs	r0, #2
 80065aa:	f7fe fdf7 	bl	800519c <L6470_GetStatus>
 80065ae:	4603      	mov	r3, r0
 80065b0:	817b      	strh	r3, [r7, #10]
	uint16_t status_register_m = L6470_GetStatus(M_AXIS_INDEX);
 80065b2:	2003      	movs	r0, #3
 80065b4:	f7fe fdf2 	bl	800519c <L6470_GetStatus>
 80065b8:	4603      	mov	r3, r0
 80065ba:	813b      	strh	r3, [r7, #8]

	if ((status_register_x & STATUS_STEP_LOSS_A) == 0
 80065bc:	89fb      	ldrh	r3, [r7, #14]
 80065be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d004      	beq.n	80065d0 <HAL_GPIO_EXTI_Callback+0x4c>
		|| (status_register_x & STATUS_STEP_LOSS_B) == 0)
 80065c6:	89fb      	ldrh	r3, [r7, #14]
 80065c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d102      	bne.n	80065d6 <HAL_GPIO_EXTI_Callback+0x52>
	    {
	    L6470_HardStop(X_AXIS_INDEX);
 80065d0:	2000      	movs	r0, #0
 80065d2:	f7fe fd7d 	bl	80050d0 <L6470_HardStop>
	    }
	if ((status_register_y & STATUS_STEP_LOSS_A) == 0
 80065d6:	89bb      	ldrh	r3, [r7, #12]
 80065d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d004      	beq.n	80065ea <HAL_GPIO_EXTI_Callback+0x66>
		|| (status_register_y & STATUS_STEP_LOSS_B) == 0)
 80065e0:	89bb      	ldrh	r3, [r7, #12]
 80065e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d102      	bne.n	80065f0 <HAL_GPIO_EXTI_Callback+0x6c>
	    {
	    L6470_HardStop(Y_AXIS_INDEX);
 80065ea:	2001      	movs	r0, #1
 80065ec:	f7fe fd70 	bl	80050d0 <L6470_HardStop>
	    }
	if ((status_register_z & STATUS_STEP_LOSS_A) == 0
 80065f0:	897b      	ldrh	r3, [r7, #10]
 80065f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d004      	beq.n	8006604 <HAL_GPIO_EXTI_Callback+0x80>
		|| (status_register_z & STATUS_STEP_LOSS_B) == 0)
 80065fa:	897b      	ldrh	r3, [r7, #10]
 80065fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006600:	2b00      	cmp	r3, #0
 8006602:	d102      	bne.n	800660a <HAL_GPIO_EXTI_Callback+0x86>
	    {
	    L6470_HardStop(Z_AXIS_INDEX);
 8006604:	2002      	movs	r0, #2
 8006606:	f7fe fd63 	bl	80050d0 <L6470_HardStop>
	    }
	if ((status_register_m & STATUS_STEP_LOSS_A) == 0
 800660a:	893b      	ldrh	r3, [r7, #8]
 800660c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006610:	2b00      	cmp	r3, #0
 8006612:	d004      	beq.n	800661e <HAL_GPIO_EXTI_Callback+0x9a>
		|| (status_register_m & STATUS_STEP_LOSS_B) == 0)
 8006614:	893b      	ldrh	r3, [r7, #8]
 8006616:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800661a:	2b00      	cmp	r3, #0
 800661c:	d102      	bne.n	8006624 <HAL_GPIO_EXTI_Callback+0xa0>
	    {
	    L6470_HardStop(M_AXIS_INDEX);
 800661e:	2003      	movs	r0, #3
 8006620:	f7fe fd56 	bl	80050d0 <L6470_HardStop>
	    }

	if (status_register_x & STATUS_SW_EVN)
 8006624:	89fb      	ldrh	r3, [r7, #14]
 8006626:	f003 0308 	and.w	r3, r3, #8
 800662a:	2b00      	cmp	r3, #0
 800662c:	d007      	beq.n	800663e <HAL_GPIO_EXTI_Callback+0xba>
	    {
	    L6470_HardStop(X_AXIS_INDEX);
 800662e:	2000      	movs	r0, #0
 8006630:	f7fe fd4e 	bl	80050d0 <L6470_HardStop>
	    L6470_ReleaseSW(X_AXIS_INDEX, L6470_ACT_RST_ID, L6470_DIR_FWD_ID);
 8006634:	2201      	movs	r2, #1
 8006636:	2100      	movs	r1, #0
 8006638:	2000      	movs	r0, #0
 800663a:	f7fe fc79 	bl	8004f30 <L6470_ReleaseSW>
	    }
	if (status_register_y & STATUS_SW_EVN)
 800663e:	89bb      	ldrh	r3, [r7, #12]
 8006640:	f003 0308 	and.w	r3, r3, #8
 8006644:	2b00      	cmp	r3, #0
 8006646:	d007      	beq.n	8006658 <HAL_GPIO_EXTI_Callback+0xd4>
	    {
	    L6470_HardStop(Y_AXIS_INDEX);
 8006648:	2001      	movs	r0, #1
 800664a:	f7fe fd41 	bl	80050d0 <L6470_HardStop>
	    L6470_ReleaseSW(Y_AXIS_INDEX, L6470_ACT_RST_ID, L6470_DIR_FWD_ID);
 800664e:	2201      	movs	r2, #1
 8006650:	2100      	movs	r1, #0
 8006652:	2001      	movs	r0, #1
 8006654:	f7fe fc6c 	bl	8004f30 <L6470_ReleaseSW>
	    }
	if (status_register_z & STATUS_SW_EVN)
 8006658:	897b      	ldrh	r3, [r7, #10]
 800665a:	f003 0308 	and.w	r3, r3, #8
 800665e:	2b00      	cmp	r3, #0
 8006660:	d007      	beq.n	8006672 <HAL_GPIO_EXTI_Callback+0xee>
	    {
	    L6470_HardStop(Z_AXIS_INDEX);
 8006662:	2002      	movs	r0, #2
 8006664:	f7fe fd34 	bl	80050d0 <L6470_HardStop>
	    L6470_ReleaseSW(Z_AXIS_INDEX, L6470_ACT_RST_ID, L6470_DIR_FWD_ID);
 8006668:	2201      	movs	r2, #1
 800666a:	2100      	movs	r1, #0
 800666c:	2002      	movs	r0, #2
 800666e:	f7fe fc5f 	bl	8004f30 <L6470_ReleaseSW>
	    }
	if (status_register_m & STATUS_SW_EVN)
 8006672:	893b      	ldrh	r3, [r7, #8]
 8006674:	f003 0308 	and.w	r3, r3, #8
 8006678:	2b00      	cmp	r3, #0
 800667a:	d004      	beq.n	8006686 <HAL_GPIO_EXTI_Callback+0x102>
	    {
	    L6470_ReleaseSW(M_AXIS_INDEX, L6470_ACT_RST_ID, L6470_DIR_FWD_ID);
 800667c:	2201      	movs	r2, #1
 800667e:	2100      	movs	r1, #0
 8006680:	2003      	movs	r0, #3
 8006682:	f7fe fc55 	bl	8004f30 <L6470_ReleaseSW>
	    }
	}
    }
 8006686:	bf00      	nop
 8006688:	3710      	adds	r7, #16
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}
	...

08006690 <CLI_UART_Send_Char>:

static uint16_t Command_Count = 0;
CLI_Command_t* Cammand_List[MAX_COMMANDS];

void CLI_UART_Send_Char(char data)
    {
 8006690:	b480      	push	{r7}
 8006692:	b083      	sub	sp, #12
 8006694:	af00      	add	r7, sp, #0
 8006696:	4603      	mov	r3, r0
 8006698:	71fb      	strb	r3, [r7, #7]
    CLI_UART->Instance->DR = (data);
 800669a:	4b0a      	ldr	r3, [pc, #40]	; (80066c4 <CLI_UART_Send_Char+0x34>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	79fa      	ldrb	r2, [r7, #7]
 80066a2:	605a      	str	r2, [r3, #4]
    while (__HAL_UART_GET_FLAG(CLI_UART,UART_FLAG_TC) == 0);
 80066a4:	bf00      	nop
 80066a6:	4b07      	ldr	r3, [pc, #28]	; (80066c4 <CLI_UART_Send_Char+0x34>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066b2:	2b40      	cmp	r3, #64	; 0x40
 80066b4:	d1f7      	bne.n	80066a6 <CLI_UART_Send_Char+0x16>
    }
 80066b6:	bf00      	nop
 80066b8:	370c      	adds	r7, #12
 80066ba:	46bd      	mov	sp, r7
 80066bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop
 80066c4:	20000110 	.word	0x20000110

080066c8 <CLI_UART_Send_String>:


void CLI_UART_Send_String(char* data)
    {
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
    uint16_t count = 0;
 80066d0:	2300      	movs	r3, #0
 80066d2:	81fb      	strh	r3, [r7, #14]
    while (*data)
 80066d4:	e00d      	b.n	80066f2 <CLI_UART_Send_String+0x2a>
	{
	CLI_UART_Send_Char(*data++);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	1c5a      	adds	r2, r3, #1
 80066da:	607a      	str	r2, [r7, #4]
 80066dc:	781b      	ldrb	r3, [r3, #0]
 80066de:	4618      	mov	r0, r3
 80066e0:	f7ff ffd6 	bl	8006690 <CLI_UART_Send_Char>
	count++;
 80066e4:	89fb      	ldrh	r3, [r7, #14]
 80066e6:	3301      	adds	r3, #1
 80066e8:	81fb      	strh	r3, [r7, #14]
	if(count == OUTPUT_BUFFER_SIZE)
 80066ea:	89fb      	ldrh	r3, [r7, #14]
 80066ec:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80066f0:	d004      	beq.n	80066fc <CLI_UART_Send_String+0x34>
    while (*data)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	781b      	ldrb	r3, [r3, #0]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d1ed      	bne.n	80066d6 <CLI_UART_Send_String+0xe>
	    {
	    break;
	    }
	}
    }
 80066fa:	e000      	b.n	80066fe <CLI_UART_Send_String+0x36>
	    break;
 80066fc:	bf00      	nop
    }
 80066fe:	bf00      	nop
 8006700:	3710      	adds	r7, #16
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}
	...

08006708 <Help_Callback>:


uint8_t Help_Callback(char* cli_rx_command, char* cli_tx_out_buffer, uint16_t cmd_len)
    {
 8006708:	b580      	push	{r7, lr}
 800670a:	b086      	sub	sp, #24
 800670c:	af00      	add	r7, sp, #0
 800670e:	60f8      	str	r0, [r7, #12]
 8006710:	60b9      	str	r1, [r7, #8]
 8006712:	4613      	mov	r3, r2
 8006714:	80fb      	strh	r3, [r7, #6]

    static uint16_t count = 0;

    CLI_Command_t* command_list_ptr = command_list_ptr = Cammand_List[count];;
 8006716:	4b13      	ldr	r3, [pc, #76]	; (8006764 <Help_Callback+0x5c>)
 8006718:	881b      	ldrh	r3, [r3, #0]
 800671a:	461a      	mov	r2, r3
 800671c:	4b12      	ldr	r3, [pc, #72]	; (8006768 <Help_Callback+0x60>)
 800671e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006722:	617b      	str	r3, [r7, #20]

    strncpy(cli_tx_out_buffer,
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	6859      	ldr	r1, [r3, #4]
	    command_list_ptr->CLI_Command_Description,
	    command_list_ptr->CLI_Description_Length+1);// add null char at end
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	895b      	ldrh	r3, [r3, #10]
 800672c:	3301      	adds	r3, #1
    strncpy(cli_tx_out_buffer,
 800672e:	461a      	mov	r2, r3
 8006730:	68b8      	ldr	r0, [r7, #8]
 8006732:	f001 fb25 	bl	8007d80 <strncpy>

    count++;
 8006736:	4b0b      	ldr	r3, [pc, #44]	; (8006764 <Help_Callback+0x5c>)
 8006738:	881b      	ldrh	r3, [r3, #0]
 800673a:	3301      	adds	r3, #1
 800673c:	b29a      	uxth	r2, r3
 800673e:	4b09      	ldr	r3, [pc, #36]	; (8006764 <Help_Callback+0x5c>)
 8006740:	801a      	strh	r2, [r3, #0]
    if (count < Command_Count)
 8006742:	4b08      	ldr	r3, [pc, #32]	; (8006764 <Help_Callback+0x5c>)
 8006744:	881a      	ldrh	r2, [r3, #0]
 8006746:	4b09      	ldr	r3, [pc, #36]	; (800676c <Help_Callback+0x64>)
 8006748:	881b      	ldrh	r3, [r3, #0]
 800674a:	429a      	cmp	r2, r3
 800674c:	d201      	bcs.n	8006752 <Help_Callback+0x4a>
	{
	return 1; //call again to generate next output
 800674e:	2301      	movs	r3, #1
 8006750:	e003      	b.n	800675a <Help_Callback+0x52>
	}

    count = 0;
 8006752:	4b04      	ldr	r3, [pc, #16]	; (8006764 <Help_Callback+0x5c>)
 8006754:	2200      	movs	r2, #0
 8006756:	801a      	strh	r2, [r3, #0]

    return 0; // operation complete do not call again
 8006758:	2300      	movs	r3, #0

    }
 800675a:	4618      	mov	r0, r3
 800675c:	3718      	adds	r7, #24
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}
 8006762:	bf00      	nop
 8006764:	20000a8a 	.word	0x20000a8a
 8006768:	20000be4 	.word	0x20000be4
 800676c:	20000a88 	.word	0x20000a88

08006770 <CLI_UART_Init>:
	                          // require only if generated output in callback is larger than output buffer
    };                            // to split generated output


void CLI_UART_Init()
    {
 8006770:	b580      	push	{r7, lr}
 8006772:	af00      	add	r7, sp, #0

    CLI_Add_Cammand(&Help_Defination); // add help command
 8006774:	4806      	ldr	r0, [pc, #24]	; (8006790 <CLI_UART_Init+0x20>)
 8006776:	f000 f811 	bl	800679c <CLI_Add_Cammand>
    Ring_Buffer_Init(CLI_UART);
 800677a:	4b06      	ldr	r3, [pc, #24]	; (8006794 <CLI_UART_Init+0x24>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4618      	mov	r0, r3
 8006780:	f000 fdf6 	bl	8007370 <Ring_Buffer_Init>
    CLI_UART_Send_String("\n->");
 8006784:	4804      	ldr	r0, [pc, #16]	; (8006798 <CLI_UART_Init+0x28>)
 8006786:	f7ff ff9f 	bl	80066c8 <CLI_UART_Send_String>

    }
 800678a:	bf00      	nop
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	20000114 	.word	0x20000114
 8006794:	20000110 	.word	0x20000110
 8006798:	0800b3d8 	.word	0x0800b3d8

0800679c <CLI_Add_Cammand>:


uint8_t CLI_Add_Cammand(CLI_Command_t* command_def)
    {
 800679c:	b580      	push	{r7, lr}
 800679e:	b082      	sub	sp, #8
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]

    if (Command_Count < MAX_COMMANDS)
 80067a4:	4b14      	ldr	r3, [pc, #80]	; (80067f8 <CLI_Add_Cammand+0x5c>)
 80067a6:	881b      	ldrh	r3, [r3, #0]
 80067a8:	2b31      	cmp	r3, #49	; 0x31
 80067aa:	d820      	bhi.n	80067ee <CLI_Add_Cammand+0x52>
	{
	command_def->CLI_Command_Length = strlen(command_def->CLI_Command);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4618      	mov	r0, r3
 80067b2:	f7f9 fd15 	bl	80001e0 <strlen>
 80067b6:	4603      	mov	r3, r0
 80067b8:	b29a      	uxth	r2, r3
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	811a      	strh	r2, [r3, #8]
	command_def->CLI_Description_Length = strlen(command_def->CLI_Command_Description);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	4618      	mov	r0, r3
 80067c4:	f7f9 fd0c 	bl	80001e0 <strlen>
 80067c8:	4603      	mov	r3, r0
 80067ca:	b29a      	uxth	r2, r3
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	815a      	strh	r2, [r3, #10]
	Cammand_List[Command_Count] = command_def;
 80067d0:	4b09      	ldr	r3, [pc, #36]	; (80067f8 <CLI_Add_Cammand+0x5c>)
 80067d2:	881b      	ldrh	r3, [r3, #0]
 80067d4:	4619      	mov	r1, r3
 80067d6:	4a09      	ldr	r2, [pc, #36]	; (80067fc <CLI_Add_Cammand+0x60>)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	Command_Count++;
 80067de:	4b06      	ldr	r3, [pc, #24]	; (80067f8 <CLI_Add_Cammand+0x5c>)
 80067e0:	881b      	ldrh	r3, [r3, #0]
 80067e2:	3301      	adds	r3, #1
 80067e4:	b29a      	uxth	r2, r3
 80067e6:	4b04      	ldr	r3, [pc, #16]	; (80067f8 <CLI_Add_Cammand+0x5c>)
 80067e8:	801a      	strh	r2, [r3, #0]
	return 1; // command added successful
 80067ea:	2301      	movs	r3, #1
 80067ec:	e000      	b.n	80067f0 <CLI_Add_Cammand+0x54>
	}

    return 0;
 80067ee:	2300      	movs	r3, #0

    }
 80067f0:	4618      	mov	r0, r3
 80067f2:	3708      	adds	r7, #8
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}
 80067f8:	20000a88 	.word	0x20000a88
 80067fc:	20000be4 	.word	0x20000be4

08006800 <CLI_UART_Loop>:


void CLI_UART_Loop()
    {
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0

    static uint8_t rx_char_count;
    uint8_t rx_char;
    uint8_t is_command_valid = 0;
 8006806:	2300      	movs	r3, #0
 8006808:	73fb      	strb	r3, [r7, #15]

    CLI_Command_t* command_list_ptr = NULL;
 800680a:	2300      	movs	r3, #0
 800680c:	607b      	str	r3, [r7, #4]

    if (Ring_Buffer_Get_Count() > 0)
 800680e:	f000 fe01 	bl	8007414 <Ring_Buffer_Get_Count>
 8006812:	4603      	mov	r3, r0
 8006814:	2b00      	cmp	r3, #0
 8006816:	f000 80a3 	beq.w	8006960 <CLI_UART_Loop+0x160>
	{

	Ring_Buffer_Get_Char(&rx_char);
 800681a:	1cfb      	adds	r3, r7, #3
 800681c:	4618      	mov	r0, r3
 800681e:	f000 fdc9 	bl	80073b4 <Ring_Buffer_Get_Char>

	if (rx_char == '\n') // end of command
 8006822:	78fb      	ldrb	r3, [r7, #3]
 8006824:	2b0a      	cmp	r3, #10
 8006826:	d16a      	bne.n	80068fe <CLI_UART_Loop+0xfe>
	    {

	    if (rx_char_count != 0) // new commnad
 8006828:	4b4f      	ldr	r3, [pc, #316]	; (8006968 <CLI_UART_Loop+0x168>)
 800682a:	781b      	ldrb	r3, [r3, #0]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d00c      	beq.n	800684a <CLI_UART_Loop+0x4a>
		{
		strncpy(CLI_CMD_Buffer, CLI_Input_Buffer, INPUT_BUFFER_SIZE); // copy command
 8006830:	2264      	movs	r2, #100	; 0x64
 8006832:	494e      	ldr	r1, [pc, #312]	; (800696c <CLI_UART_Loop+0x16c>)
 8006834:	484e      	ldr	r0, [pc, #312]	; (8006970 <CLI_UART_Loop+0x170>)
 8006836:	f001 faa3 	bl	8007d80 <strncpy>
		memset(CLI_Input_Buffer, 0x00, INPUT_BUFFER_SIZE); //reset input buffer
 800683a:	2264      	movs	r2, #100	; 0x64
 800683c:	2100      	movs	r1, #0
 800683e:	484b      	ldr	r0, [pc, #300]	; (800696c <CLI_UART_Loop+0x16c>)
 8006840:	f001 fa4b 	bl	8007cda <memset>
		rx_char_count = 0;
 8006844:	4b48      	ldr	r3, [pc, #288]	; (8006968 <CLI_UART_Loop+0x168>)
 8006846:	2200      	movs	r2, #0
 8006848:	701a      	strb	r2, [r3, #0]
		}

	    //scan for command
	    for (uint16_t i = 0; i < Command_Count; i++)
 800684a:	2300      	movs	r3, #0
 800684c:	81bb      	strh	r3, [r7, #12]
 800684e:	e032      	b.n	80068b6 <CLI_UART_Loop+0xb6>
		{

		command_list_ptr = Cammand_List[i];
 8006850:	89bb      	ldrh	r3, [r7, #12]
 8006852:	4a48      	ldr	r2, [pc, #288]	; (8006974 <CLI_UART_Loop+0x174>)
 8006854:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006858:	607b      	str	r3, [r7, #4]

		if (strncmp(CLI_CMD_Buffer, command_list_ptr->CLI_Command,
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6819      	ldr	r1, [r3, #0]
			command_list_ptr->CLI_Command_Length+1) == 0)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	891b      	ldrh	r3, [r3, #8]
 8006862:	3301      	adds	r3, #1
		if (strncmp(CLI_CMD_Buffer, command_list_ptr->CLI_Command,
 8006864:	461a      	mov	r2, r3
 8006866:	4842      	ldr	r0, [pc, #264]	; (8006970 <CLI_UART_Loop+0x170>)
 8006868:	f001 fa78 	bl	8007d5c <strncmp>
 800686c:	4603      	mov	r3, r0
 800686e:	2b00      	cmp	r3, #0
 8006870:	d11e      	bne.n	80068b0 <CLI_UART_Loop+0xb0>
		    {

		    is_command_valid = 1;
 8006872:	2301      	movs	r3, #1
 8006874:	73fb      	strb	r3, [r7, #15]

		    if (command_list_ptr->CLI_Callback != NULL)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	68db      	ldr	r3, [r3, #12]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d021      	beq.n	80068c2 <CLI_UART_Loop+0xc2>
			{
			uint8_t call_again = 1;
 800687e:	2301      	movs	r3, #1
 8006880:	72fb      	strb	r3, [r7, #11]
			// repeatedly call this function until it returns 0
			// require only if generated output in callback is larger than output buffer
			while (call_again)
 8006882:	e011      	b.n	80068a8 <CLI_UART_Loop+0xa8>
			    {

		            memset(CLI_Output_Buffer, 0x00, OUTPUT_BUFFER_SIZE); //reset output buffer
 8006884:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8006888:	2100      	movs	r1, #0
 800688a:	483b      	ldr	r0, [pc, #236]	; (8006978 <CLI_UART_Loop+0x178>)
 800688c:	f001 fa25 	bl	8007cda <memset>

		            //callback function
			    call_again = command_list_ptr->CLI_Callback(
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	68db      	ldr	r3, [r3, #12]
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	8912      	ldrh	r2, [r2, #8]
 8006898:	4937      	ldr	r1, [pc, #220]	; (8006978 <CLI_UART_Loop+0x178>)
 800689a:	4835      	ldr	r0, [pc, #212]	; (8006970 <CLI_UART_Loop+0x170>)
 800689c:	4798      	blx	r3
 800689e:	4603      	mov	r3, r0
 80068a0:	72fb      	strb	r3, [r7, #11]
				    CLI_CMD_Buffer,
				    CLI_Output_Buffer,
				    command_list_ptr->CLI_Command_Length);

			    //send output to console
			    CLI_UART_Send_String(CLI_Output_Buffer);
 80068a2:	4835      	ldr	r0, [pc, #212]	; (8006978 <CLI_UART_Loop+0x178>)
 80068a4:	f7ff ff10 	bl	80066c8 <CLI_UART_Send_String>
			while (call_again)
 80068a8:	7afb      	ldrb	r3, [r7, #11]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d1ea      	bne.n	8006884 <CLI_UART_Loop+0x84>

			    }
			}
		    break; // command found break the loop
 80068ae:	e008      	b.n	80068c2 <CLI_UART_Loop+0xc2>
	    for (uint16_t i = 0; i < Command_Count; i++)
 80068b0:	89bb      	ldrh	r3, [r7, #12]
 80068b2:	3301      	adds	r3, #1
 80068b4:	81bb      	strh	r3, [r7, #12]
 80068b6:	4b31      	ldr	r3, [pc, #196]	; (800697c <CLI_UART_Loop+0x17c>)
 80068b8:	881b      	ldrh	r3, [r3, #0]
 80068ba:	89ba      	ldrh	r2, [r7, #12]
 80068bc:	429a      	cmp	r2, r3
 80068be:	d3c7      	bcc.n	8006850 <CLI_UART_Loop+0x50>
 80068c0:	e000      	b.n	80068c4 <CLI_UART_Loop+0xc4>
		    break; // command found break the loop
 80068c2:	bf00      	nop

		    }

		}

	    if (!is_command_valid)
 80068c4:	7bfb      	ldrb	r3, [r7, #15]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d115      	bne.n	80068f6 <CLI_UART_Loop+0xf6>
		{

	       // memset(CLI_Output_Buffer, 0x00, OUTPUT_BUFFER_SIZE); //reset output buffer

		strncpy(CLI_Output_Buffer, CLI_CMD_Buffer, INPUT_BUFFER_SIZE);
 80068ca:	2264      	movs	r2, #100	; 0x64
 80068cc:	4928      	ldr	r1, [pc, #160]	; (8006970 <CLI_UART_Loop+0x170>)
 80068ce:	482a      	ldr	r0, [pc, #168]	; (8006978 <CLI_UART_Loop+0x178>)
 80068d0:	f001 fa56 	bl	8007d80 <strncpy>
		strncat(CLI_Output_Buffer,
 80068d4:	4828      	ldr	r0, [pc, #160]	; (8006978 <CLI_UART_Loop+0x178>)
 80068d6:	f7f9 fc83 	bl	80001e0 <strlen>
 80068da:	4603      	mov	r3, r0
 80068dc:	461a      	mov	r2, r3
 80068de:	4b26      	ldr	r3, [pc, #152]	; (8006978 <CLI_UART_Loop+0x178>)
 80068e0:	4413      	add	r3, r2
 80068e2:	4a27      	ldr	r2, [pc, #156]	; (8006980 <CLI_UART_Loop+0x180>)
 80068e4:	4618      	mov	r0, r3
 80068e6:	4611      	mov	r1, r2
 80068e8:	2351      	movs	r3, #81	; 0x51
 80068ea:	461a      	mov	r2, r3
 80068ec:	f001 f9ea 	bl	8007cc4 <memcpy>
			":Command not recognized.  Enter 'help' to view a list of available commands.\r\n\r\n",
			OUTPUT_BUFFER_SIZE);
		//send output to console
		CLI_UART_Send_String(CLI_Output_Buffer);
 80068f0:	4821      	ldr	r0, [pc, #132]	; (8006978 <CLI_UART_Loop+0x178>)
 80068f2:	f7ff fee9 	bl	80066c8 <CLI_UART_Send_String>
		}

	    CLI_UART_Send_String("\r\n->");
 80068f6:	4823      	ldr	r0, [pc, #140]	; (8006984 <CLI_UART_Loop+0x184>)
 80068f8:	f7ff fee6 	bl	80066c8 <CLI_UART_Send_String>
		    }
		}

	    }
	}
    }
 80068fc:	e030      	b.n	8006960 <CLI_UART_Loop+0x160>
	    if (rx_char == '\r')
 80068fe:	78fb      	ldrb	r3, [r7, #3]
 8006900:	2b0d      	cmp	r3, #13
 8006902:	d02d      	beq.n	8006960 <CLI_UART_Loop+0x160>
	    else if ((rx_char == '\b') || (rx_char == 0x7F)) // backspace or delete
 8006904:	78fb      	ldrb	r3, [r7, #3]
 8006906:	2b08      	cmp	r3, #8
 8006908:	d002      	beq.n	8006910 <CLI_UART_Loop+0x110>
 800690a:	78fb      	ldrb	r3, [r7, #3]
 800690c:	2b7f      	cmp	r3, #127	; 0x7f
 800690e:	d110      	bne.n	8006932 <CLI_UART_Loop+0x132>
		if (rx_char_count > 0)
 8006910:	4b15      	ldr	r3, [pc, #84]	; (8006968 <CLI_UART_Loop+0x168>)
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d023      	beq.n	8006960 <CLI_UART_Loop+0x160>
		    rx_char_count--;
 8006918:	4b13      	ldr	r3, [pc, #76]	; (8006968 <CLI_UART_Loop+0x168>)
 800691a:	781b      	ldrb	r3, [r3, #0]
 800691c:	3b01      	subs	r3, #1
 800691e:	b2da      	uxtb	r2, r3
 8006920:	4b11      	ldr	r3, [pc, #68]	; (8006968 <CLI_UART_Loop+0x168>)
 8006922:	701a      	strb	r2, [r3, #0]
		    CLI_Input_Buffer[rx_char_count] = '\0';
 8006924:	4b10      	ldr	r3, [pc, #64]	; (8006968 <CLI_UART_Loop+0x168>)
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	461a      	mov	r2, r3
 800692a:	4b10      	ldr	r3, [pc, #64]	; (800696c <CLI_UART_Loop+0x16c>)
 800692c:	2100      	movs	r1, #0
 800692e:	5499      	strb	r1, [r3, r2]
		if (rx_char_count > 0)
 8006930:	e016      	b.n	8006960 <CLI_UART_Loop+0x160>
		if ((rx_char >= ' ') && (rx_char <= '~'))
 8006932:	78fb      	ldrb	r3, [r7, #3]
 8006934:	2b1f      	cmp	r3, #31
 8006936:	d913      	bls.n	8006960 <CLI_UART_Loop+0x160>
 8006938:	78fb      	ldrb	r3, [r7, #3]
 800693a:	2b7e      	cmp	r3, #126	; 0x7e
 800693c:	d810      	bhi.n	8006960 <CLI_UART_Loop+0x160>
		    if (rx_char_count < INPUT_BUFFER_SIZE)
 800693e:	4b0a      	ldr	r3, [pc, #40]	; (8006968 <CLI_UART_Loop+0x168>)
 8006940:	781b      	ldrb	r3, [r3, #0]
 8006942:	2b63      	cmp	r3, #99	; 0x63
 8006944:	d80c      	bhi.n	8006960 <CLI_UART_Loop+0x160>
			CLI_Input_Buffer[rx_char_count] = rx_char;
 8006946:	4b08      	ldr	r3, [pc, #32]	; (8006968 <CLI_UART_Loop+0x168>)
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	461a      	mov	r2, r3
 800694c:	78f9      	ldrb	r1, [r7, #3]
 800694e:	4b07      	ldr	r3, [pc, #28]	; (800696c <CLI_UART_Loop+0x16c>)
 8006950:	5499      	strb	r1, [r3, r2]
			rx_char_count++;
 8006952:	4b05      	ldr	r3, [pc, #20]	; (8006968 <CLI_UART_Loop+0x168>)
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	3301      	adds	r3, #1
 8006958:	b2da      	uxtb	r2, r3
 800695a:	4b03      	ldr	r3, [pc, #12]	; (8006968 <CLI_UART_Loop+0x168>)
 800695c:	701a      	strb	r2, [r3, #0]
    }
 800695e:	e7ff      	b.n	8006960 <CLI_UART_Loop+0x160>
 8006960:	bf00      	nop
 8006962:	3710      	adds	r7, #16
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}
 8006968:	20000a8c 	.word	0x20000a8c
 800696c:	200009c0 	.word	0x200009c0
 8006970:	20000a24 	.word	0x20000a24
 8006974:	20000be4 	.word	0x20000be4
 8006978:	200007cc 	.word	0x200007cc
 800697c:	20000a88 	.word	0x20000a88
 8006980:	0800b3dc 	.word	0x0800b3dc
 8006984:	0800b430 	.word	0x0800b430

08006988 <CLI_UART_Get_Parameter>:



char* CLI_UART_Get_Parameter(char *pcCommandString, uint16_t uxWantedParameter,
	uint16_t *pxParameterStringLength)
    {
 8006988:	b480      	push	{r7}
 800698a:	b087      	sub	sp, #28
 800698c:	af00      	add	r7, sp, #0
 800698e:	60f8      	str	r0, [r7, #12]
 8006990:	460b      	mov	r3, r1
 8006992:	607a      	str	r2, [r7, #4]
 8006994:	817b      	strh	r3, [r7, #10]

    uint16_t uxParametersFound = 0;
 8006996:	2300      	movs	r3, #0
 8006998:	82fb      	strh	r3, [r7, #22]
    char *pcReturn = NULL;
 800699a:	2300      	movs	r3, #0
 800699c:	613b      	str	r3, [r7, #16]

    *pxParameterStringLength = 0;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2200      	movs	r2, #0
 80069a2:	801a      	strh	r2, [r3, #0]

    while (uxParametersFound < uxWantedParameter)
 80069a4:	e03c      	b.n	8006a20 <CLI_UART_Get_Parameter+0x98>
	{
	/* Index the character pointer past the current word.  If this is the start
	 of the command string then the first word is the command itself. */
	while (((*pcCommandString) != 0x00) && ((*pcCommandString) != ' '))
	    {
	    pcCommandString++;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	3301      	adds	r3, #1
 80069aa:	60fb      	str	r3, [r7, #12]
	while (((*pcCommandString) != 0x00) && ((*pcCommandString) != ' '))
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	781b      	ldrb	r3, [r3, #0]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d007      	beq.n	80069c4 <CLI_UART_Get_Parameter+0x3c>
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	781b      	ldrb	r3, [r3, #0]
 80069b8:	2b20      	cmp	r3, #32
 80069ba:	d1f4      	bne.n	80069a6 <CLI_UART_Get_Parameter+0x1e>
	    }

	/* Find the start of the next string. */
	while (((*pcCommandString) != 0x00) && ((*pcCommandString) == ' '))
 80069bc:	e002      	b.n	80069c4 <CLI_UART_Get_Parameter+0x3c>
	    {
	    pcCommandString++;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	3301      	adds	r3, #1
 80069c2:	60fb      	str	r3, [r7, #12]
	while (((*pcCommandString) != 0x00) && ((*pcCommandString) == ' '))
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	781b      	ldrb	r3, [r3, #0]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d003      	beq.n	80069d4 <CLI_UART_Get_Parameter+0x4c>
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	781b      	ldrb	r3, [r3, #0]
 80069d0:	2b20      	cmp	r3, #32
 80069d2:	d0f4      	beq.n	80069be <CLI_UART_Get_Parameter+0x36>
	    }

	/* Was a string found? */
	if (*pcCommandString != 0x00)
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	781b      	ldrb	r3, [r3, #0]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d026      	beq.n	8006a2a <CLI_UART_Get_Parameter+0xa2>
	    {
	    /* Is this the start of the required parameter? */
	    uxParametersFound++;
 80069dc:	8afb      	ldrh	r3, [r7, #22]
 80069de:	3301      	adds	r3, #1
 80069e0:	82fb      	strh	r3, [r7, #22]

	    if (uxParametersFound == uxWantedParameter)
 80069e2:	8afa      	ldrh	r2, [r7, #22]
 80069e4:	897b      	ldrh	r3, [r7, #10]
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d11a      	bne.n	8006a20 <CLI_UART_Get_Parameter+0x98>
		{
		/* How long is the parameter? */
		pcReturn = pcCommandString;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	613b      	str	r3, [r7, #16]
		while (((*pcCommandString) != 0x00)
 80069ee:	e008      	b.n	8006a02 <CLI_UART_Get_Parameter+0x7a>
			&& ((*pcCommandString) != ' '))
		    {
		    (*pxParameterStringLength)++;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	881b      	ldrh	r3, [r3, #0]
 80069f4:	3301      	adds	r3, #1
 80069f6:	b29a      	uxth	r2, r3
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	801a      	strh	r2, [r3, #0]
		    pcCommandString++;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	3301      	adds	r3, #1
 8006a00:	60fb      	str	r3, [r7, #12]
		while (((*pcCommandString) != 0x00)
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	781b      	ldrb	r3, [r3, #0]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d003      	beq.n	8006a12 <CLI_UART_Get_Parameter+0x8a>
			&& ((*pcCommandString) != ' '))
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	781b      	ldrb	r3, [r3, #0]
 8006a0e:	2b20      	cmp	r3, #32
 8006a10:	d1ee      	bne.n	80069f0 <CLI_UART_Get_Parameter+0x68>
		    }

		if (*pxParameterStringLength == 0)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	881b      	ldrh	r3, [r3, #0]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d109      	bne.n	8006a2e <CLI_UART_Get_Parameter+0xa6>
		    {
		    pcReturn = NULL;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	613b      	str	r3, [r7, #16]
		    }

		break;
 8006a1e:	e006      	b.n	8006a2e <CLI_UART_Get_Parameter+0xa6>
    while (uxParametersFound < uxWantedParameter)
 8006a20:	8afa      	ldrh	r2, [r7, #22]
 8006a22:	897b      	ldrh	r3, [r7, #10]
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d3c1      	bcc.n	80069ac <CLI_UART_Get_Parameter+0x24>
 8006a28:	e002      	b.n	8006a30 <CLI_UART_Get_Parameter+0xa8>
		}
	    }
	else
	    {
	    break;
 8006a2a:	bf00      	nop
 8006a2c:	e000      	b.n	8006a30 <CLI_UART_Get_Parameter+0xa8>
		break;
 8006a2e:	bf00      	nop
	    }
	}

    return pcReturn;
 8006a30:	693b      	ldr	r3, [r7, #16]
    }
 8006a32:	4618      	mov	r0, r3
 8006a34:	371c      	adds	r7, #28
 8006a36:	46bd      	mov	sp, r7
 8006a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3c:	4770      	bx	lr
	...

08006a40 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b082      	sub	sp, #8
 8006a44:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006a46:	2300      	movs	r3, #0
 8006a48:	607b      	str	r3, [r7, #4]
 8006a4a:	4a0c      	ldr	r2, [pc, #48]	; (8006a7c <MX_DMA_Init+0x3c>)
 8006a4c:	4b0b      	ldr	r3, [pc, #44]	; (8006a7c <MX_DMA_Init+0x3c>)
 8006a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006a54:	6313      	str	r3, [r2, #48]	; 0x30
 8006a56:	4b09      	ldr	r3, [pc, #36]	; (8006a7c <MX_DMA_Init+0x3c>)
 8006a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006a5e:	607b      	str	r3, [r7, #4]
 8006a60:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8006a62:	2200      	movs	r2, #0
 8006a64:	2100      	movs	r1, #0
 8006a66:	2010      	movs	r0, #16
 8006a68:	f7fa fb8a 	bl	8001180 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8006a6c:	2010      	movs	r0, #16
 8006a6e:	f7fa fbb3 	bl	80011d8 <HAL_NVIC_EnableIRQ>

}
 8006a72:	bf00      	nop
 8006a74:	3708      	adds	r7, #8
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	40023800 	.word	0x40023800

08006a80 <Encoder_Loop>:
extern int32_t Motor_Parameter[NO_OF_MOTORS]; // speed steps
extern uint8_t Motor_Direction[NO_OF_MOTORS];
extern uint8_t Control_Mode;

void Encoder_Loop()
    {
 8006a80:	b5b0      	push	{r4, r5, r7, lr}
 8006a82:	b086      	sub	sp, #24
 8006a84:	af00      	add	r7, sp, #0
    static uint32_t time_stamp = 0;
    static uint8_t  run_flag = 0;
    int32_t speed_val;
    char int_to_str[15];

    if (Control_Mode == 0)
 8006a86:	4b7b      	ldr	r3, [pc, #492]	; (8006c74 <Encoder_Loop+0x1f4>)
 8006a88:	781b      	ldrb	r3, [r3, #0]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	f040 80ee 	bne.w	8006c6c <Encoder_Loop+0x1ec>
	{

	int16_t encoder_count_x = htim2.Instance->CNT;
 8006a90:	4b79      	ldr	r3, [pc, #484]	; (8006c78 <Encoder_Loop+0x1f8>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a96:	827b      	strh	r3, [r7, #18]

	if (HAL_GetTick() - time_stamp > 5)
 8006a98:	f7fa fa78 	bl	8000f8c <HAL_GetTick>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	4b77      	ldr	r3, [pc, #476]	; (8006c7c <Encoder_Loop+0x1fc>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	1ad3      	subs	r3, r2, r3
 8006aa4:	2b05      	cmp	r3, #5
 8006aa6:	f240 80e1 	bls.w	8006c6c <Encoder_Loop+0x1ec>
	    {

	    time_stamp = HAL_GetTick();
 8006aaa:	f7fa fa6f 	bl	8000f8c <HAL_GetTick>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	4b72      	ldr	r3, [pc, #456]	; (8006c7c <Encoder_Loop+0x1fc>)
 8006ab2:	601a      	str	r2, [r3, #0]

	    if (encoder_count_x != 0)
 8006ab4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	f000 80cb 	beq.w	8006c54 <Encoder_Loop+0x1d4>
		{
		    L6470_PrepareGetParam(X_AXIS_INDEX,L6470_ABS_POS_ID);
 8006abe:	2100      	movs	r1, #0
 8006ac0:	2000      	movs	r0, #0
 8006ac2:	f7fe fbaf 	bl	8005224 <L6470_PrepareGetParam>
		    L6470_PrepareGetParam(Y_AXIS_INDEX,L6470_ABS_POS_ID);
 8006ac6:	2100      	movs	r1, #0
 8006ac8:	2001      	movs	r0, #1
 8006aca:	f7fe fbab 	bl	8005224 <L6470_PrepareGetParam>
		    L6470_PrepareGetParam(Z_AXIS_INDEX,L6470_ABS_POS_ID);
 8006ace:	2100      	movs	r1, #0
 8006ad0:	2002      	movs	r0, #2
 8006ad2:	f7fe fba7 	bl	8005224 <L6470_PrepareGetParam>
		    L6470_PrepareGetParam(M_AXIS_INDEX,L6470_ABS_POS_ID);
 8006ad6:	2100      	movs	r1, #0
 8006ad8:	2003      	movs	r0, #3
 8006ada:	f7fe fba3 	bl	8005224 <L6470_PrepareGetParam>
		    L6470_PerformPreparedApplicationCommand();
 8006ade:	f7fe fd35 	bl	800554c <L6470_PerformPreparedApplicationCommand>

		    Motor_Current_Steps[X_AXIS_INDEX] = L6470_ExtractReturnedData(X_AXIS_INDEX, (uint8_t*)L6470_DaisyChainSpiRxStruct, 3);
 8006ae2:	2203      	movs	r2, #3
 8006ae4:	4966      	ldr	r1, [pc, #408]	; (8006c80 <Encoder_Loop+0x200>)
 8006ae6:	2000      	movs	r0, #0
 8006ae8:	f7fe fd8a 	bl	8005600 <L6470_ExtractReturnedData>
 8006aec:	4603      	mov	r3, r0
 8006aee:	461a      	mov	r2, r3
 8006af0:	4b64      	ldr	r3, [pc, #400]	; (8006c84 <Encoder_Loop+0x204>)
 8006af2:	601a      	str	r2, [r3, #0]
		    Motor_Current_Steps[Y_AXIS_INDEX] = L6470_ExtractReturnedData(Y_AXIS_INDEX, (uint8_t*)L6470_DaisyChainSpiRxStruct, 3);
 8006af4:	2203      	movs	r2, #3
 8006af6:	4962      	ldr	r1, [pc, #392]	; (8006c80 <Encoder_Loop+0x200>)
 8006af8:	2001      	movs	r0, #1
 8006afa:	f7fe fd81 	bl	8005600 <L6470_ExtractReturnedData>
 8006afe:	4603      	mov	r3, r0
 8006b00:	461a      	mov	r2, r3
 8006b02:	4b60      	ldr	r3, [pc, #384]	; (8006c84 <Encoder_Loop+0x204>)
 8006b04:	605a      	str	r2, [r3, #4]
		    Motor_Current_Steps[Z_AXIS_INDEX] = L6470_ExtractReturnedData(Z_AXIS_INDEX, (uint8_t*)L6470_DaisyChainSpiRxStruct, 3);
 8006b06:	2203      	movs	r2, #3
 8006b08:	495d      	ldr	r1, [pc, #372]	; (8006c80 <Encoder_Loop+0x200>)
 8006b0a:	2002      	movs	r0, #2
 8006b0c:	f7fe fd78 	bl	8005600 <L6470_ExtractReturnedData>
 8006b10:	4603      	mov	r3, r0
 8006b12:	461a      	mov	r2, r3
 8006b14:	4b5b      	ldr	r3, [pc, #364]	; (8006c84 <Encoder_Loop+0x204>)
 8006b16:	609a      	str	r2, [r3, #8]
		    Motor_Current_Steps[M_AXIS_INDEX] = L6470_ExtractReturnedData(M_AXIS_INDEX, (uint8_t*)L6470_DaisyChainSpiRxStruct, 3);
 8006b18:	2203      	movs	r2, #3
 8006b1a:	4959      	ldr	r1, [pc, #356]	; (8006c80 <Encoder_Loop+0x200>)
 8006b1c:	2003      	movs	r0, #3
 8006b1e:	f7fe fd6f 	bl	8005600 <L6470_ExtractReturnedData>
 8006b22:	4603      	mov	r3, r0
 8006b24:	461a      	mov	r2, r3
 8006b26:	4b57      	ldr	r3, [pc, #348]	; (8006c84 <Encoder_Loop+0x204>)
 8006b28:	60da      	str	r2, [r3, #12]


		    Motor_Current_Steps[X_AXIS_INDEX] = AbsPos_2_Position(Motor_Current_Steps[X_AXIS_INDEX]);
 8006b2a:	4b56      	ldr	r3, [pc, #344]	; (8006c84 <Encoder_Loop+0x204>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f7fd fea6 	bl	8004880 <AbsPos_2_Position>
 8006b34:	4602      	mov	r2, r0
 8006b36:	4b53      	ldr	r3, [pc, #332]	; (8006c84 <Encoder_Loop+0x204>)
 8006b38:	601a      	str	r2, [r3, #0]
		    Motor_Current_Steps[Y_AXIS_INDEX] = AbsPos_2_Position(Motor_Current_Steps[Y_AXIS_INDEX]);
 8006b3a:	4b52      	ldr	r3, [pc, #328]	; (8006c84 <Encoder_Loop+0x204>)
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f7fd fe9e 	bl	8004880 <AbsPos_2_Position>
 8006b44:	4602      	mov	r2, r0
 8006b46:	4b4f      	ldr	r3, [pc, #316]	; (8006c84 <Encoder_Loop+0x204>)
 8006b48:	605a      	str	r2, [r3, #4]
		    Motor_Current_Steps[Z_AXIS_INDEX] = AbsPos_2_Position(Motor_Current_Steps[Z_AXIS_INDEX]);
 8006b4a:	4b4e      	ldr	r3, [pc, #312]	; (8006c84 <Encoder_Loop+0x204>)
 8006b4c:	689b      	ldr	r3, [r3, #8]
 8006b4e:	4618      	mov	r0, r3
 8006b50:	f7fd fe96 	bl	8004880 <AbsPos_2_Position>
 8006b54:	4602      	mov	r2, r0
 8006b56:	4b4b      	ldr	r3, [pc, #300]	; (8006c84 <Encoder_Loop+0x204>)
 8006b58:	609a      	str	r2, [r3, #8]
		    Motor_Current_Steps[M_AXIS_INDEX] = AbsPos_2_Position(Motor_Current_Steps[M_AXIS_INDEX]);
 8006b5a:	4b4a      	ldr	r3, [pc, #296]	; (8006c84 <Encoder_Loop+0x204>)
 8006b5c:	68db      	ldr	r3, [r3, #12]
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f7fd fe8e 	bl	8004880 <AbsPos_2_Position>
 8006b64:	4602      	mov	r2, r0
 8006b66:	4b47      	ldr	r3, [pc, #284]	; (8006c84 <Encoder_Loop+0x204>)
 8006b68:	60da      	str	r2, [r3, #12]

		if (encoder_count_x > 0)
 8006b6a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	dd38      	ble.n	8006be4 <Encoder_Loop+0x164>
		    {
		    htim2.Instance->CNT = 0;
 8006b72:	4b41      	ldr	r3, [pc, #260]	; (8006c78 <Encoder_Loop+0x1f8>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	2200      	movs	r2, #0
 8006b78:	625a      	str	r2, [r3, #36]	; 0x24
		    speed_val = encoder_count_x;
 8006b7a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006b7e:	617b      	str	r3, [r7, #20]
		    speed_val = encoder_count_x*exp(encoder_count_x);
 8006b80:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006b84:	4618      	mov	r0, r3
 8006b86:	f7f9 fcd5 	bl	8000534 <__aeabi_i2d>
 8006b8a:	4604      	mov	r4, r0
 8006b8c:	460d      	mov	r5, r1
 8006b8e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006b92:	4618      	mov	r0, r3
 8006b94:	f7f9 fcce 	bl	8000534 <__aeabi_i2d>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	460b      	mov	r3, r1
 8006b9c:	ec43 2b10 	vmov	d0, r2, r3
 8006ba0:	f004 f852 	bl	800ac48 <exp>
 8006ba4:	ec53 2b10 	vmov	r2, r3, d0
 8006ba8:	4620      	mov	r0, r4
 8006baa:	4629      	mov	r1, r5
 8006bac:	f7f9 fd28 	bl	8000600 <__aeabi_dmul>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	460c      	mov	r4, r1
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	4621      	mov	r1, r4
 8006bb8:	f7f9 ffd2 	bl	8000b60 <__aeabi_d2iz>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	617b      	str	r3, [r7, #20]

		    if(Motor_Current_Steps[X_AXIS_INDEX] > Motor_MAX_Steps[X_AXIS_INDEX])
 8006bc0:	4b30      	ldr	r3, [pc, #192]	; (8006c84 <Encoder_Loop+0x204>)
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	4b30      	ldr	r3, [pc, #192]	; (8006c88 <Encoder_Loop+0x208>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	dd01      	ble.n	8006bd0 <Encoder_Loop+0x150>
			{
			speed_val = 0;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	617b      	str	r3, [r7, #20]
			}
		    run_flag = 1;
 8006bd0:	4b2e      	ldr	r3, [pc, #184]	; (8006c8c <Encoder_Loop+0x20c>)
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	701a      	strb	r2, [r3, #0]
		    L6470_Run(X_AXIS_INDEX, L6470_DIR_FWD_ID, speed_val);
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	461a      	mov	r2, r3
 8006bda:	2101      	movs	r1, #1
 8006bdc:	2000      	movs	r0, #0
 8006bde:	f7fe f8bd 	bl	8004d5c <L6470_Run>
		run_flag = 0;
		L6470_Run(X_AXIS_INDEX, L6470_DIR_REV_ID, 0);
		}
	    }
	}
    }
 8006be2:	e043      	b.n	8006c6c <Encoder_Loop+0x1ec>
		    htim2.Instance->CNT = 0;
 8006be4:	4b24      	ldr	r3, [pc, #144]	; (8006c78 <Encoder_Loop+0x1f8>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	2200      	movs	r2, #0
 8006bea:	625a      	str	r2, [r3, #36]	; 0x24
		    encoder_count_x *= -1;
 8006bec:	8a7b      	ldrh	r3, [r7, #18]
 8006bee:	425b      	negs	r3, r3
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	827b      	strh	r3, [r7, #18]
		    speed_val = encoder_count_x*exp(encoder_count_x);
 8006bf4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f7f9 fc9b 	bl	8000534 <__aeabi_i2d>
 8006bfe:	4604      	mov	r4, r0
 8006c00:	460d      	mov	r5, r1
 8006c02:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006c06:	4618      	mov	r0, r3
 8006c08:	f7f9 fc94 	bl	8000534 <__aeabi_i2d>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	460b      	mov	r3, r1
 8006c10:	ec43 2b10 	vmov	d0, r2, r3
 8006c14:	f004 f818 	bl	800ac48 <exp>
 8006c18:	ec53 2b10 	vmov	r2, r3, d0
 8006c1c:	4620      	mov	r0, r4
 8006c1e:	4629      	mov	r1, r5
 8006c20:	f7f9 fcee 	bl	8000600 <__aeabi_dmul>
 8006c24:	4603      	mov	r3, r0
 8006c26:	460c      	mov	r4, r1
 8006c28:	4618      	mov	r0, r3
 8006c2a:	4621      	mov	r1, r4
 8006c2c:	f7f9 ff98 	bl	8000b60 <__aeabi_d2iz>
 8006c30:	4603      	mov	r3, r0
 8006c32:	617b      	str	r3, [r7, #20]
		    if(Motor_Current_Steps[X_AXIS_INDEX] < 0)
 8006c34:	4b13      	ldr	r3, [pc, #76]	; (8006c84 <Encoder_Loop+0x204>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	da01      	bge.n	8006c40 <Encoder_Loop+0x1c0>
			speed_val = 0;
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	617b      	str	r3, [r7, #20]
		    run_flag = 1;
 8006c40:	4b12      	ldr	r3, [pc, #72]	; (8006c8c <Encoder_Loop+0x20c>)
 8006c42:	2201      	movs	r2, #1
 8006c44:	701a      	strb	r2, [r3, #0]
		    L6470_Run(X_AXIS_INDEX, L6470_DIR_REV_ID, speed_val);
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	461a      	mov	r2, r3
 8006c4a:	2100      	movs	r1, #0
 8006c4c:	2000      	movs	r0, #0
 8006c4e:	f7fe f885 	bl	8004d5c <L6470_Run>
    }
 8006c52:	e00b      	b.n	8006c6c <Encoder_Loop+0x1ec>
	    else if(run_flag)
 8006c54:	4b0d      	ldr	r3, [pc, #52]	; (8006c8c <Encoder_Loop+0x20c>)
 8006c56:	781b      	ldrb	r3, [r3, #0]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d007      	beq.n	8006c6c <Encoder_Loop+0x1ec>
		run_flag = 0;
 8006c5c:	4b0b      	ldr	r3, [pc, #44]	; (8006c8c <Encoder_Loop+0x20c>)
 8006c5e:	2200      	movs	r2, #0
 8006c60:	701a      	strb	r2, [r3, #0]
		L6470_Run(X_AXIS_INDEX, L6470_DIR_REV_ID, 0);
 8006c62:	2200      	movs	r2, #0
 8006c64:	2100      	movs	r1, #0
 8006c66:	2000      	movs	r0, #0
 8006c68:	f7fe f878 	bl	8004d5c <L6470_Run>
    }
 8006c6c:	bf00      	nop
 8006c6e:	3718      	adds	r7, #24
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bdb0      	pop	{r4, r5, r7, pc}
 8006c74:	20000a95 	.word	0x20000a95
 8006c78:	20000fd4 	.word	0x20000fd4
 8006c7c:	20000a90 	.word	0x20000a90
 8006c80:	20000b80 	.word	0x20000b80
 8006c84:	20000aac 	.word	0x20000aac
 8006c88:	20000124 	.word	0x20000124
 8006c8c:	20000a94 	.word	0x20000a94

08006c90 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b08a      	sub	sp, #40	; 0x28
 8006c94:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c96:	f107 0314 	add.w	r3, r7, #20
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	601a      	str	r2, [r3, #0]
 8006c9e:	605a      	str	r2, [r3, #4]
 8006ca0:	609a      	str	r2, [r3, #8]
 8006ca2:	60da      	str	r2, [r3, #12]
 8006ca4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	613b      	str	r3, [r7, #16]
 8006caa:	4a45      	ldr	r2, [pc, #276]	; (8006dc0 <MX_GPIO_Init+0x130>)
 8006cac:	4b44      	ldr	r3, [pc, #272]	; (8006dc0 <MX_GPIO_Init+0x130>)
 8006cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cb0:	f043 0304 	orr.w	r3, r3, #4
 8006cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8006cb6:	4b42      	ldr	r3, [pc, #264]	; (8006dc0 <MX_GPIO_Init+0x130>)
 8006cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cba:	f003 0304 	and.w	r3, r3, #4
 8006cbe:	613b      	str	r3, [r7, #16]
 8006cc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	60fb      	str	r3, [r7, #12]
 8006cc6:	4a3e      	ldr	r2, [pc, #248]	; (8006dc0 <MX_GPIO_Init+0x130>)
 8006cc8:	4b3d      	ldr	r3, [pc, #244]	; (8006dc0 <MX_GPIO_Init+0x130>)
 8006cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ccc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8006cd2:	4b3b      	ldr	r3, [pc, #236]	; (8006dc0 <MX_GPIO_Init+0x130>)
 8006cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cda:	60fb      	str	r3, [r7, #12]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006cde:	2300      	movs	r3, #0
 8006ce0:	60bb      	str	r3, [r7, #8]
 8006ce2:	4a37      	ldr	r2, [pc, #220]	; (8006dc0 <MX_GPIO_Init+0x130>)
 8006ce4:	4b36      	ldr	r3, [pc, #216]	; (8006dc0 <MX_GPIO_Init+0x130>)
 8006ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ce8:	f043 0301 	orr.w	r3, r3, #1
 8006cec:	6313      	str	r3, [r2, #48]	; 0x30
 8006cee:	4b34      	ldr	r3, [pc, #208]	; (8006dc0 <MX_GPIO_Init+0x130>)
 8006cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cf2:	f003 0301 	and.w	r3, r3, #1
 8006cf6:	60bb      	str	r3, [r7, #8]
 8006cf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	607b      	str	r3, [r7, #4]
 8006cfe:	4a30      	ldr	r2, [pc, #192]	; (8006dc0 <MX_GPIO_Init+0x130>)
 8006d00:	4b2f      	ldr	r3, [pc, #188]	; (8006dc0 <MX_GPIO_Init+0x130>)
 8006d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d04:	f043 0302 	orr.w	r3, r3, #2
 8006d08:	6313      	str	r3, [r2, #48]	; 0x30
 8006d0a:	4b2d      	ldr	r3, [pc, #180]	; (8006dc0 <MX_GPIO_Init+0x130>)
 8006d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d0e:	f003 0302 	and.w	r3, r3, #2
 8006d12:	607b      	str	r3, [r7, #4]
 8006d14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L6470_CS_GPIO_Port, L6470_CS_Pin, GPIO_PIN_SET);
 8006d16:	2201      	movs	r2, #1
 8006d18:	2110      	movs	r1, #16
 8006d1a:	482a      	ldr	r0, [pc, #168]	; (8006dc4 <MX_GPIO_Init+0x134>)
 8006d1c:	f7fb fa04 	bl	8002128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8006d20:	2200      	movs	r2, #0
 8006d22:	2120      	movs	r1, #32
 8006d24:	4827      	ldr	r0, [pc, #156]	; (8006dc4 <MX_GPIO_Init+0x134>)
 8006d26:	f7fb f9ff 	bl	8002128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L6470_RST_STBY_GPIO_Port, L6470_RST_STBY_Pin, GPIO_PIN_RESET);
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	2120      	movs	r1, #32
 8006d2e:	4826      	ldr	r0, [pc, #152]	; (8006dc8 <MX_GPIO_Init+0x138>)
 8006d30:	f7fb f9fa 	bl	8002128 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = B1_Pin|L6470_BUSY_SYNC_INT_Pin|L6470_Flag_INT_Pin;
 8006d34:	f242 0303 	movw	r3, #8195	; 0x2003
 8006d38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8006d3a:	4b24      	ldr	r3, [pc, #144]	; (8006dcc <MX_GPIO_Init+0x13c>)
 8006d3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d42:	f107 0314 	add.w	r3, r7, #20
 8006d46:	4619      	mov	r1, r3
 8006d48:	4821      	ldr	r0, [pc, #132]	; (8006dd0 <MX_GPIO_Init+0x140>)
 8006d4a:	f7fa ff5b 	bl	8001c04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = L6470_CS_Pin|LD2_Pin;
 8006d4e:	2330      	movs	r3, #48	; 0x30
 8006d50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006d52:	2301      	movs	r3, #1
 8006d54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d56:	2300      	movs	r3, #0
 8006d58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d5e:	f107 0314 	add.w	r3, r7, #20
 8006d62:	4619      	mov	r1, r3
 8006d64:	4817      	ldr	r0, [pc, #92]	; (8006dc4 <MX_GPIO_Init+0x134>)
 8006d66:	f7fa ff4d 	bl	8001c04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = L6470_RST_STBY_Pin;
 8006d6a:	2320      	movs	r3, #32
 8006d6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8006d6e:	2311      	movs	r3, #17
 8006d70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d72:	2300      	movs	r3, #0
 8006d74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d76:	2300      	movs	r3, #0
 8006d78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(L6470_RST_STBY_GPIO_Port, &GPIO_InitStruct);
 8006d7a:	f107 0314 	add.w	r3, r7, #20
 8006d7e:	4619      	mov	r1, r3
 8006d80:	4811      	ldr	r0, [pc, #68]	; (8006dc8 <MX_GPIO_Init+0x138>)
 8006d82:	f7fa ff3f 	bl	8001c04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8006d86:	2200      	movs	r2, #0
 8006d88:	2100      	movs	r1, #0
 8006d8a:	2006      	movs	r0, #6
 8006d8c:	f7fa f9f8 	bl	8001180 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8006d90:	2006      	movs	r0, #6
 8006d92:	f7fa fa21 	bl	80011d8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8006d96:	2200      	movs	r2, #0
 8006d98:	2100      	movs	r1, #0
 8006d9a:	2007      	movs	r0, #7
 8006d9c:	f7fa f9f0 	bl	8001180 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8006da0:	2007      	movs	r0, #7
 8006da2:	f7fa fa19 	bl	80011d8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8006da6:	2200      	movs	r2, #0
 8006da8:	2100      	movs	r1, #0
 8006daa:	2028      	movs	r0, #40	; 0x28
 8006dac:	f7fa f9e8 	bl	8001180 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006db0:	2028      	movs	r0, #40	; 0x28
 8006db2:	f7fa fa11 	bl	80011d8 <HAL_NVIC_EnableIRQ>

}
 8006db6:	bf00      	nop
 8006db8:	3728      	adds	r7, #40	; 0x28
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
 8006dbe:	bf00      	nop
 8006dc0:	40023800 	.word	0x40023800
 8006dc4:	40020000 	.word	0x40020000
 8006dc8:	40020400 	.word	0x40020400
 8006dcc:	10210000 	.word	0x10210000
 8006dd0:	40020800 	.word	0x40020800

08006dd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006dd8:	f7fa f872 	bl	8000ec0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006ddc:	f000 f82e 	bl	8006e3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006de0:	f7ff ff56 	bl	8006c90 <MX_GPIO_Init>
  MX_DMA_Init();
 8006de4:	f7ff fe2c 	bl	8006a40 <MX_DMA_Init>
  MX_SPI1_Init();
 8006de8:	f000 fb48 	bl	800747c <MX_SPI1_Init>
  MX_TIM4_Init();
 8006dec:	f000 fd68 	bl	80078c0 <MX_TIM4_Init>
  MX_TIM1_Init();
 8006df0:	f000 fcba 	bl	8007768 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8006df4:	f000 fe68 	bl	8007ac8 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8006df8:	f000 fd0e 	bl	8007818 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  Motor_Config();
 8006dfc:	f000 f89c 	bl	8006f38 <Motor_Config>
  //L6470_PrepareMove(2, 1, 200);

  //L6470_PrepareMove(3, 1, 100000);


  L6470_PerformPreparedApplicationCommand();
 8006e00:	f7fe fba4 	bl	800554c <L6470_PerformPreparedApplicationCommand>

  CLI_UART_Init();
 8006e04:	f7ff fcb4 	bl	8006770 <CLI_UART_Init>

  CLI_Add_All_Commands();
 8006e08:	f7ff fb94 	bl	8006534 <CLI_Add_All_Commands>

  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_1);
 8006e0c:	2100      	movs	r1, #0
 8006e0e:	4808      	ldr	r0, [pc, #32]	; (8006e30 <main+0x5c>)
 8006e10:	f7fc fc44 	bl	800369c <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1);
 8006e14:	2100      	movs	r1, #0
 8006e16:	4807      	ldr	r0, [pc, #28]	; (8006e34 <main+0x60>)
 8006e18:	f7fc fc40 	bl	800369c <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 8006e1c:	2100      	movs	r1, #0
 8006e1e:	4806      	ldr	r0, [pc, #24]	; (8006e38 <main+0x64>)
 8006e20:	f7fc fc3c 	bl	800369c <HAL_TIM_Encoder_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      CLI_UART_Loop();
 8006e24:	f7ff fcec 	bl	8006800 <CLI_UART_Loop>

      Encoder_Loop();
 8006e28:	f7ff fe2a 	bl	8006a80 <Encoder_Loop>
      CLI_UART_Loop();
 8006e2c:	e7fa      	b.n	8006e24 <main+0x50>
 8006e2e:	bf00      	nop
 8006e30:	20000f94 	.word	0x20000f94
 8006e34:	20000fd4 	.word	0x20000fd4
 8006e38:	20000f54 	.word	0x20000f54

08006e3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b094      	sub	sp, #80	; 0x50
 8006e40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006e42:	f107 0320 	add.w	r3, r7, #32
 8006e46:	2230      	movs	r2, #48	; 0x30
 8006e48:	2100      	movs	r1, #0
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f000 ff45 	bl	8007cda <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006e50:	f107 030c 	add.w	r3, r7, #12
 8006e54:	2200      	movs	r2, #0
 8006e56:	601a      	str	r2, [r3, #0]
 8006e58:	605a      	str	r2, [r3, #4]
 8006e5a:	609a      	str	r2, [r3, #8]
 8006e5c:	60da      	str	r2, [r3, #12]
 8006e5e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006e60:	2300      	movs	r3, #0
 8006e62:	60bb      	str	r3, [r7, #8]
 8006e64:	4a29      	ldr	r2, [pc, #164]	; (8006f0c <SystemClock_Config+0xd0>)
 8006e66:	4b29      	ldr	r3, [pc, #164]	; (8006f0c <SystemClock_Config+0xd0>)
 8006e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e6e:	6413      	str	r3, [r2, #64]	; 0x40
 8006e70:	4b26      	ldr	r3, [pc, #152]	; (8006f0c <SystemClock_Config+0xd0>)
 8006e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e78:	60bb      	str	r3, [r7, #8]
 8006e7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	607b      	str	r3, [r7, #4]
 8006e80:	4a23      	ldr	r2, [pc, #140]	; (8006f10 <SystemClock_Config+0xd4>)
 8006e82:	4b23      	ldr	r3, [pc, #140]	; (8006f10 <SystemClock_Config+0xd4>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8006e8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e8e:	6013      	str	r3, [r2, #0]
 8006e90:	4b1f      	ldr	r3, [pc, #124]	; (8006f10 <SystemClock_Config+0xd4>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006e98:	607b      	str	r3, [r7, #4]
 8006e9a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006e9c:	2302      	movs	r3, #2
 8006e9e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006ea4:	2310      	movs	r3, #16
 8006ea6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006ea8:	2302      	movs	r3, #2
 8006eaa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006eac:	2300      	movs	r3, #0
 8006eae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8006eb0:	2310      	movs	r3, #16
 8006eb2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8006eb4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8006eb8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8006eba:	2304      	movs	r3, #4
 8006ebc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8006ebe:	2307      	movs	r3, #7
 8006ec0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006ec2:	f107 0320 	add.w	r3, r7, #32
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	f7fb f978 	bl	80021bc <HAL_RCC_OscConfig>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d001      	beq.n	8006ed6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8006ed2:	f000 f81f 	bl	8006f14 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006ed6:	230f      	movs	r3, #15
 8006ed8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006eda:	2302      	movs	r3, #2
 8006edc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006ee2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ee6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006eec:	f107 030c 	add.w	r3, r7, #12
 8006ef0:	2102      	movs	r1, #2
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f7fb fc54 	bl	80027a0 <HAL_RCC_ClockConfig>
 8006ef8:	4603      	mov	r3, r0
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d001      	beq.n	8006f02 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8006efe:	f000 f809 	bl	8006f14 <Error_Handler>
  }
}
 8006f02:	bf00      	nop
 8006f04:	3750      	adds	r7, #80	; 0x50
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}
 8006f0a:	bf00      	nop
 8006f0c:	40023800 	.word	0x40023800
 8006f10:	40007000 	.word	0x40007000

08006f14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006f14:	b480      	push	{r7}
 8006f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006f18:	bf00      	nop
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr

08006f22 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 8006f22:	b480      	push	{r7}
 8006f24:	b083      	sub	sp, #12
 8006f26:	af00      	add	r7, sp, #0
 8006f28:	6078      	str	r0, [r7, #4]
 8006f2a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8006f2c:	bf00      	nop
 8006f2e:	370c      	adds	r7, #12
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <Motor_Config>:
int32_t Motor_Current_Steps[NO_OF_MOTORS] ={0}; // speed steps
int32_t Motor_MAX_Steps[NO_OF_MOTORS] ={MAX_X_AXIS_STEPS,MAX_Y_AXIS_STEPS,MAX_Z_AXIS_STEPS,MAX_M_AXIS_STEPS}; // speed steps


void Motor_Config()
    {
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b082      	sub	sp, #8
 8006f3c:	af00      	add	r7, sp, #0

    Motor_X_Data.motorvoltage = 12.0;
 8006f3e:	4b8c      	ldr	r3, [pc, #560]	; (8007170 <Motor_Config+0x238>)
 8006f40:	4a8c      	ldr	r2, [pc, #560]	; (8007174 <Motor_Config+0x23c>)
 8006f42:	601a      	str	r2, [r3, #0]
    Motor_X_Data.fullstepsperrevolution = 200;
 8006f44:	4b8a      	ldr	r3, [pc, #552]	; (8007170 <Motor_Config+0x238>)
 8006f46:	4a8c      	ldr	r2, [pc, #560]	; (8007178 <Motor_Config+0x240>)
 8006f48:	605a      	str	r2, [r3, #4]
    Motor_X_Data.phasecurrent = 1.5;
 8006f4a:	4b89      	ldr	r3, [pc, #548]	; (8007170 <Motor_Config+0x238>)
 8006f4c:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8006f50:	609a      	str	r2, [r3, #8]
    Motor_X_Data.phasevoltage = 3.0;
 8006f52:	4b87      	ldr	r3, [pc, #540]	; (8007170 <Motor_Config+0x238>)
 8006f54:	4a89      	ldr	r2, [pc, #548]	; (800717c <Motor_Config+0x244>)
 8006f56:	60da      	str	r2, [r3, #12]
    Motor_X_Data.speed = 200.0;
 8006f58:	4b85      	ldr	r3, [pc, #532]	; (8007170 <Motor_Config+0x238>)
 8006f5a:	4a87      	ldr	r2, [pc, #540]	; (8007178 <Motor_Config+0x240>)
 8006f5c:	611a      	str	r2, [r3, #16]
    Motor_X_Data.acc = 100.0;
 8006f5e:	4b84      	ldr	r3, [pc, #528]	; (8007170 <Motor_Config+0x238>)
 8006f60:	4a87      	ldr	r2, [pc, #540]	; (8007180 <Motor_Config+0x248>)
 8006f62:	615a      	str	r2, [r3, #20]
    Motor_X_Data.dec = 50.0;
 8006f64:	4b82      	ldr	r3, [pc, #520]	; (8007170 <Motor_Config+0x238>)
 8006f66:	4a87      	ldr	r2, [pc, #540]	; (8007184 <Motor_Config+0x24c>)
 8006f68:	619a      	str	r2, [r3, #24]
    Motor_X_Data.maxspeed = 6000.0;
 8006f6a:	4b81      	ldr	r3, [pc, #516]	; (8007170 <Motor_Config+0x238>)
 8006f6c:	4a86      	ldr	r2, [pc, #536]	; (8007188 <Motor_Config+0x250>)
 8006f6e:	61da      	str	r2, [r3, #28]
    Motor_X_Data.minspeed = 0.0;
 8006f70:	4b7f      	ldr	r3, [pc, #508]	; (8007170 <Motor_Config+0x238>)
 8006f72:	f04f 0200 	mov.w	r2, #0
 8006f76:	621a      	str	r2, [r3, #32]
    Motor_X_Data.fsspd = 1000.0;
 8006f78:	4b7d      	ldr	r3, [pc, #500]	; (8007170 <Motor_Config+0x238>)
 8006f7a:	4a84      	ldr	r2, [pc, #528]	; (800718c <Motor_Config+0x254>)
 8006f7c:	625a      	str	r2, [r3, #36]	; 0x24
    Motor_X_Data.kvalhold = 3.06;
 8006f7e:	4b7c      	ldr	r3, [pc, #496]	; (8007170 <Motor_Config+0x238>)
 8006f80:	4a83      	ldr	r2, [pc, #524]	; (8007190 <Motor_Config+0x258>)
 8006f82:	629a      	str	r2, [r3, #40]	; 0x28
    Motor_X_Data.kvalrun = 3.06;
 8006f84:	4b7a      	ldr	r3, [pc, #488]	; (8007170 <Motor_Config+0x238>)
 8006f86:	4a82      	ldr	r2, [pc, #520]	; (8007190 <Motor_Config+0x258>)
 8006f88:	62da      	str	r2, [r3, #44]	; 0x2c
    Motor_X_Data.kvalacc = 3.06;
 8006f8a:	4b79      	ldr	r3, [pc, #484]	; (8007170 <Motor_Config+0x238>)
 8006f8c:	4a80      	ldr	r2, [pc, #512]	; (8007190 <Motor_Config+0x258>)
 8006f8e:	631a      	str	r2, [r3, #48]	; 0x30
    Motor_X_Data.kvaldec = 3.06;
 8006f90:	4b77      	ldr	r3, [pc, #476]	; (8007170 <Motor_Config+0x238>)
 8006f92:	4a7f      	ldr	r2, [pc, #508]	; (8007190 <Motor_Config+0x258>)
 8006f94:	635a      	str	r2, [r3, #52]	; 0x34
    Motor_X_Data.intspeed = 61.52;
 8006f96:	4b76      	ldr	r3, [pc, #472]	; (8007170 <Motor_Config+0x238>)
 8006f98:	4a7e      	ldr	r2, [pc, #504]	; (8007194 <Motor_Config+0x25c>)
 8006f9a:	639a      	str	r2, [r3, #56]	; 0x38
    Motor_X_Data.stslp = 392.1569e-6;
 8006f9c:	4b74      	ldr	r3, [pc, #464]	; (8007170 <Motor_Config+0x238>)
 8006f9e:	4a7e      	ldr	r2, [pc, #504]	; (8007198 <Motor_Config+0x260>)
 8006fa0:	63da      	str	r2, [r3, #60]	; 0x3c
    Motor_X_Data.fnslpacc = 643.1372e-6;
 8006fa2:	4b73      	ldr	r3, [pc, #460]	; (8007170 <Motor_Config+0x238>)
 8006fa4:	4a7d      	ldr	r2, [pc, #500]	; (800719c <Motor_Config+0x264>)
 8006fa6:	641a      	str	r2, [r3, #64]	; 0x40
    Motor_X_Data.fnslpdec = 643.1372e-6;
 8006fa8:	4b71      	ldr	r3, [pc, #452]	; (8007170 <Motor_Config+0x238>)
 8006faa:	4a7c      	ldr	r2, [pc, #496]	; (800719c <Motor_Config+0x264>)
 8006fac:	645a      	str	r2, [r3, #68]	; 0x44
    Motor_X_Data.kterm = 0;
 8006fae:	4b70      	ldr	r3, [pc, #448]	; (8007170 <Motor_Config+0x238>)
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    Motor_X_Data.ocdth =   1500 * 1.00;
 8006fb6:	4b6e      	ldr	r3, [pc, #440]	; (8007170 <Motor_Config+0x238>)
 8006fb8:	4a79      	ldr	r2, [pc, #484]	; (80071a0 <Motor_Config+0x268>)
 8006fba:	64da      	str	r2, [r3, #76]	; 0x4c
    Motor_X_Data.stallth = 1200 * 1.00;
 8006fbc:	4b6c      	ldr	r3, [pc, #432]	; (8007170 <Motor_Config+0x238>)
 8006fbe:	4a79      	ldr	r2, [pc, #484]	; (80071a4 <Motor_Config+0x26c>)
 8006fc0:	651a      	str	r2, [r3, #80]	; 0x50
    Motor_X_Data.step_sel = MICROSTEP_1_128;
 8006fc2:	4b6b      	ldr	r3, [pc, #428]	; (8007170 <Motor_Config+0x238>)
 8006fc4:	2207      	movs	r2, #7
 8006fc6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    Motor_X_Data.alarmen = 0xFF;
 8006fca:	4b69      	ldr	r3, [pc, #420]	; (8007170 <Motor_Config+0x238>)
 8006fcc:	22ff      	movs	r2, #255	; 0xff
 8006fce:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
    Motor_X_Data.config = 0x2E88;
 8006fd2:	4b67      	ldr	r3, [pc, #412]	; (8007170 <Motor_Config+0x238>)
 8006fd4:	f642 6288 	movw	r2, #11912	; 0x2e88
 8006fd8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56


    Motor_Y_Data.motorvoltage = 12.0;
 8006fdc:	4b72      	ldr	r3, [pc, #456]	; (80071a8 <Motor_Config+0x270>)
 8006fde:	4a65      	ldr	r2, [pc, #404]	; (8007174 <Motor_Config+0x23c>)
 8006fe0:	601a      	str	r2, [r3, #0]
    Motor_Y_Data.fullstepsperrevolution = 200;
 8006fe2:	4b71      	ldr	r3, [pc, #452]	; (80071a8 <Motor_Config+0x270>)
 8006fe4:	4a64      	ldr	r2, [pc, #400]	; (8007178 <Motor_Config+0x240>)
 8006fe6:	605a      	str	r2, [r3, #4]
    Motor_Y_Data.phasecurrent = 1.5;
 8006fe8:	4b6f      	ldr	r3, [pc, #444]	; (80071a8 <Motor_Config+0x270>)
 8006fea:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8006fee:	609a      	str	r2, [r3, #8]
    Motor_Y_Data.phasevoltage = 3.0;
 8006ff0:	4b6d      	ldr	r3, [pc, #436]	; (80071a8 <Motor_Config+0x270>)
 8006ff2:	4a62      	ldr	r2, [pc, #392]	; (800717c <Motor_Config+0x244>)
 8006ff4:	60da      	str	r2, [r3, #12]
    Motor_Y_Data.speed = 100.0;
 8006ff6:	4b6c      	ldr	r3, [pc, #432]	; (80071a8 <Motor_Config+0x270>)
 8006ff8:	4a61      	ldr	r2, [pc, #388]	; (8007180 <Motor_Config+0x248>)
 8006ffa:	611a      	str	r2, [r3, #16]
    Motor_Y_Data.acc = 100.0;
 8006ffc:	4b6a      	ldr	r3, [pc, #424]	; (80071a8 <Motor_Config+0x270>)
 8006ffe:	4a60      	ldr	r2, [pc, #384]	; (8007180 <Motor_Config+0x248>)
 8007000:	615a      	str	r2, [r3, #20]
    Motor_Y_Data.dec = 50.0;
 8007002:	4b69      	ldr	r3, [pc, #420]	; (80071a8 <Motor_Config+0x270>)
 8007004:	4a5f      	ldr	r2, [pc, #380]	; (8007184 <Motor_Config+0x24c>)
 8007006:	619a      	str	r2, [r3, #24]
    Motor_Y_Data.maxspeed = 6000.0;
 8007008:	4b67      	ldr	r3, [pc, #412]	; (80071a8 <Motor_Config+0x270>)
 800700a:	4a5f      	ldr	r2, [pc, #380]	; (8007188 <Motor_Config+0x250>)
 800700c:	61da      	str	r2, [r3, #28]
    Motor_Y_Data.minspeed = 0.0;
 800700e:	4b66      	ldr	r3, [pc, #408]	; (80071a8 <Motor_Config+0x270>)
 8007010:	f04f 0200 	mov.w	r2, #0
 8007014:	621a      	str	r2, [r3, #32]
    Motor_Y_Data.fsspd = 602.7;
 8007016:	4b64      	ldr	r3, [pc, #400]	; (80071a8 <Motor_Config+0x270>)
 8007018:	4a64      	ldr	r2, [pc, #400]	; (80071ac <Motor_Config+0x274>)
 800701a:	625a      	str	r2, [r3, #36]	; 0x24
    Motor_Y_Data.kvalhold = 3.06;
 800701c:	4b62      	ldr	r3, [pc, #392]	; (80071a8 <Motor_Config+0x270>)
 800701e:	4a5c      	ldr	r2, [pc, #368]	; (8007190 <Motor_Config+0x258>)
 8007020:	629a      	str	r2, [r3, #40]	; 0x28
    Motor_Y_Data.kvalrun = 3.06;
 8007022:	4b61      	ldr	r3, [pc, #388]	; (80071a8 <Motor_Config+0x270>)
 8007024:	4a5a      	ldr	r2, [pc, #360]	; (8007190 <Motor_Config+0x258>)
 8007026:	62da      	str	r2, [r3, #44]	; 0x2c
    Motor_Y_Data.kvalacc = 3.06;
 8007028:	4b5f      	ldr	r3, [pc, #380]	; (80071a8 <Motor_Config+0x270>)
 800702a:	4a59      	ldr	r2, [pc, #356]	; (8007190 <Motor_Config+0x258>)
 800702c:	631a      	str	r2, [r3, #48]	; 0x30
    Motor_Y_Data.kvaldec = 3.06;
 800702e:	4b5e      	ldr	r3, [pc, #376]	; (80071a8 <Motor_Config+0x270>)
 8007030:	4a57      	ldr	r2, [pc, #348]	; (8007190 <Motor_Config+0x258>)
 8007032:	635a      	str	r2, [r3, #52]	; 0x34
    Motor_Y_Data.intspeed = 61.52;
 8007034:	4b5c      	ldr	r3, [pc, #368]	; (80071a8 <Motor_Config+0x270>)
 8007036:	4a57      	ldr	r2, [pc, #348]	; (8007194 <Motor_Config+0x25c>)
 8007038:	639a      	str	r2, [r3, #56]	; 0x38
    Motor_Y_Data.stslp = 392.1569e-6;
 800703a:	4b5b      	ldr	r3, [pc, #364]	; (80071a8 <Motor_Config+0x270>)
 800703c:	4a56      	ldr	r2, [pc, #344]	; (8007198 <Motor_Config+0x260>)
 800703e:	63da      	str	r2, [r3, #60]	; 0x3c
    Motor_Y_Data.fnslpacc = 643.1372e-6;
 8007040:	4b59      	ldr	r3, [pc, #356]	; (80071a8 <Motor_Config+0x270>)
 8007042:	4a56      	ldr	r2, [pc, #344]	; (800719c <Motor_Config+0x264>)
 8007044:	641a      	str	r2, [r3, #64]	; 0x40
    Motor_Y_Data.fnslpdec = 643.1372e-6;
 8007046:	4b58      	ldr	r3, [pc, #352]	; (80071a8 <Motor_Config+0x270>)
 8007048:	4a54      	ldr	r2, [pc, #336]	; (800719c <Motor_Config+0x264>)
 800704a:	645a      	str	r2, [r3, #68]	; 0x44
    Motor_Y_Data.kterm = 0;
 800704c:	4b56      	ldr	r3, [pc, #344]	; (80071a8 <Motor_Config+0x270>)
 800704e:	2200      	movs	r2, #0
 8007050:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    Motor_Y_Data.ocdth = 1 * 1500 * 1.00;
 8007054:	4b54      	ldr	r3, [pc, #336]	; (80071a8 <Motor_Config+0x270>)
 8007056:	4a52      	ldr	r2, [pc, #328]	; (80071a0 <Motor_Config+0x268>)
 8007058:	64da      	str	r2, [r3, #76]	; 0x4c
    Motor_Y_Data.stallth = 1000 * 1.00;
 800705a:	4b53      	ldr	r3, [pc, #332]	; (80071a8 <Motor_Config+0x270>)
 800705c:	4a4b      	ldr	r2, [pc, #300]	; (800718c <Motor_Config+0x254>)
 800705e:	651a      	str	r2, [r3, #80]	; 0x50
    Motor_Y_Data.step_sel = MICROSTEP_1_128;
 8007060:	4b51      	ldr	r3, [pc, #324]	; (80071a8 <Motor_Config+0x270>)
 8007062:	2207      	movs	r2, #7
 8007064:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    Motor_Y_Data.alarmen = 0xFF;
 8007068:	4b4f      	ldr	r3, [pc, #316]	; (80071a8 <Motor_Config+0x270>)
 800706a:	22ff      	movs	r2, #255	; 0xff
 800706c:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
    Motor_Y_Data.config = 0x2E88;
 8007070:	4b4d      	ldr	r3, [pc, #308]	; (80071a8 <Motor_Config+0x270>)
 8007072:	f642 6288 	movw	r2, #11912	; 0x2e88
 8007076:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    Motor_Z_Data.motorvoltage = 12.0;
 800707a:	4b4d      	ldr	r3, [pc, #308]	; (80071b0 <Motor_Config+0x278>)
 800707c:	4a3d      	ldr	r2, [pc, #244]	; (8007174 <Motor_Config+0x23c>)
 800707e:	601a      	str	r2, [r3, #0]
    Motor_Z_Data.fullstepsperrevolution = 200;
 8007080:	4b4b      	ldr	r3, [pc, #300]	; (80071b0 <Motor_Config+0x278>)
 8007082:	4a3d      	ldr	r2, [pc, #244]	; (8007178 <Motor_Config+0x240>)
 8007084:	605a      	str	r2, [r3, #4]
    Motor_Z_Data.phasecurrent = 1.5;
 8007086:	4b4a      	ldr	r3, [pc, #296]	; (80071b0 <Motor_Config+0x278>)
 8007088:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 800708c:	609a      	str	r2, [r3, #8]
    Motor_Z_Data.phasevoltage = 3.0;
 800708e:	4b48      	ldr	r3, [pc, #288]	; (80071b0 <Motor_Config+0x278>)
 8007090:	4a3a      	ldr	r2, [pc, #232]	; (800717c <Motor_Config+0x244>)
 8007092:	60da      	str	r2, [r3, #12]
    Motor_Z_Data.speed = 100.0;
 8007094:	4b46      	ldr	r3, [pc, #280]	; (80071b0 <Motor_Config+0x278>)
 8007096:	4a3a      	ldr	r2, [pc, #232]	; (8007180 <Motor_Config+0x248>)
 8007098:	611a      	str	r2, [r3, #16]
    Motor_Z_Data.acc = 500.0;
 800709a:	4b45      	ldr	r3, [pc, #276]	; (80071b0 <Motor_Config+0x278>)
 800709c:	4a45      	ldr	r2, [pc, #276]	; (80071b4 <Motor_Config+0x27c>)
 800709e:	615a      	str	r2, [r3, #20]
    Motor_Z_Data.dec = 250.0;
 80070a0:	4b43      	ldr	r3, [pc, #268]	; (80071b0 <Motor_Config+0x278>)
 80070a2:	4a45      	ldr	r2, [pc, #276]	; (80071b8 <Motor_Config+0x280>)
 80070a4:	619a      	str	r2, [r3, #24]
    Motor_Z_Data.maxspeed = 6000.0;
 80070a6:	4b42      	ldr	r3, [pc, #264]	; (80071b0 <Motor_Config+0x278>)
 80070a8:	4a37      	ldr	r2, [pc, #220]	; (8007188 <Motor_Config+0x250>)
 80070aa:	61da      	str	r2, [r3, #28]
    Motor_Z_Data.minspeed = 100.0;
 80070ac:	4b40      	ldr	r3, [pc, #256]	; (80071b0 <Motor_Config+0x278>)
 80070ae:	4a34      	ldr	r2, [pc, #208]	; (8007180 <Motor_Config+0x248>)
 80070b0:	621a      	str	r2, [r3, #32]
    Motor_Z_Data.fsspd = 602.7;
 80070b2:	4b3f      	ldr	r3, [pc, #252]	; (80071b0 <Motor_Config+0x278>)
 80070b4:	4a3d      	ldr	r2, [pc, #244]	; (80071ac <Motor_Config+0x274>)
 80070b6:	625a      	str	r2, [r3, #36]	; 0x24
    Motor_Z_Data.kvalhold = 3.06;
 80070b8:	4b3d      	ldr	r3, [pc, #244]	; (80071b0 <Motor_Config+0x278>)
 80070ba:	4a35      	ldr	r2, [pc, #212]	; (8007190 <Motor_Config+0x258>)
 80070bc:	629a      	str	r2, [r3, #40]	; 0x28
    Motor_Z_Data.kvalrun = 3.06;
 80070be:	4b3c      	ldr	r3, [pc, #240]	; (80071b0 <Motor_Config+0x278>)
 80070c0:	4a33      	ldr	r2, [pc, #204]	; (8007190 <Motor_Config+0x258>)
 80070c2:	62da      	str	r2, [r3, #44]	; 0x2c
    Motor_Z_Data.kvalacc = 3.06;
 80070c4:	4b3a      	ldr	r3, [pc, #232]	; (80071b0 <Motor_Config+0x278>)
 80070c6:	4a32      	ldr	r2, [pc, #200]	; (8007190 <Motor_Config+0x258>)
 80070c8:	631a      	str	r2, [r3, #48]	; 0x30
    Motor_Z_Data.kvaldec = 3.06;
 80070ca:	4b39      	ldr	r3, [pc, #228]	; (80071b0 <Motor_Config+0x278>)
 80070cc:	4a30      	ldr	r2, [pc, #192]	; (8007190 <Motor_Config+0x258>)
 80070ce:	635a      	str	r2, [r3, #52]	; 0x34
    Motor_Z_Data.intspeed = 61.52;
 80070d0:	4b37      	ldr	r3, [pc, #220]	; (80071b0 <Motor_Config+0x278>)
 80070d2:	4a30      	ldr	r2, [pc, #192]	; (8007194 <Motor_Config+0x25c>)
 80070d4:	639a      	str	r2, [r3, #56]	; 0x38
    Motor_Z_Data.stslp = 392.1569e-6;
 80070d6:	4b36      	ldr	r3, [pc, #216]	; (80071b0 <Motor_Config+0x278>)
 80070d8:	4a2f      	ldr	r2, [pc, #188]	; (8007198 <Motor_Config+0x260>)
 80070da:	63da      	str	r2, [r3, #60]	; 0x3c
    Motor_Z_Data.fnslpacc = 643.1372e-6;
 80070dc:	4b34      	ldr	r3, [pc, #208]	; (80071b0 <Motor_Config+0x278>)
 80070de:	4a2f      	ldr	r2, [pc, #188]	; (800719c <Motor_Config+0x264>)
 80070e0:	641a      	str	r2, [r3, #64]	; 0x40
    Motor_Z_Data.fnslpdec = 643.1372e-6;
 80070e2:	4b33      	ldr	r3, [pc, #204]	; (80071b0 <Motor_Config+0x278>)
 80070e4:	4a2d      	ldr	r2, [pc, #180]	; (800719c <Motor_Config+0x264>)
 80070e6:	645a      	str	r2, [r3, #68]	; 0x44
    Motor_Z_Data.kterm = 0;
 80070e8:	4b31      	ldr	r3, [pc, #196]	; (80071b0 <Motor_Config+0x278>)
 80070ea:	2200      	movs	r2, #0
 80070ec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    Motor_Z_Data.ocdth = 1 * 1500 * 1.00;
 80070f0:	4b2f      	ldr	r3, [pc, #188]	; (80071b0 <Motor_Config+0x278>)
 80070f2:	4a2b      	ldr	r2, [pc, #172]	; (80071a0 <Motor_Config+0x268>)
 80070f4:	64da      	str	r2, [r3, #76]	; 0x4c
    Motor_Z_Data.stallth = 1000 * 1.00;
 80070f6:	4b2e      	ldr	r3, [pc, #184]	; (80071b0 <Motor_Config+0x278>)
 80070f8:	4a24      	ldr	r2, [pc, #144]	; (800718c <Motor_Config+0x254>)
 80070fa:	651a      	str	r2, [r3, #80]	; 0x50
    Motor_Z_Data.step_sel = MICROSTEP_1_128;
 80070fc:	4b2c      	ldr	r3, [pc, #176]	; (80071b0 <Motor_Config+0x278>)
 80070fe:	2207      	movs	r2, #7
 8007100:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    Motor_Z_Data.alarmen = 0xFF;
 8007104:	4b2a      	ldr	r3, [pc, #168]	; (80071b0 <Motor_Config+0x278>)
 8007106:	22ff      	movs	r2, #255	; 0xff
 8007108:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
    Motor_Z_Data.config = 0x2E88;
 800710c:	4b28      	ldr	r3, [pc, #160]	; (80071b0 <Motor_Config+0x278>)
 800710e:	f642 6288 	movw	r2, #11912	; 0x2e88
 8007112:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    Motor_M_Data.motorvoltage = 12.0;
 8007116:	4b29      	ldr	r3, [pc, #164]	; (80071bc <Motor_Config+0x284>)
 8007118:	4a16      	ldr	r2, [pc, #88]	; (8007174 <Motor_Config+0x23c>)
 800711a:	601a      	str	r2, [r3, #0]
    Motor_M_Data.fullstepsperrevolution = 200;
 800711c:	4b27      	ldr	r3, [pc, #156]	; (80071bc <Motor_Config+0x284>)
 800711e:	4a16      	ldr	r2, [pc, #88]	; (8007178 <Motor_Config+0x240>)
 8007120:	605a      	str	r2, [r3, #4]
    Motor_M_Data.phasecurrent = 1.0;
 8007122:	4b26      	ldr	r3, [pc, #152]	; (80071bc <Motor_Config+0x284>)
 8007124:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8007128:	609a      	str	r2, [r3, #8]
    Motor_M_Data.phasevoltage = 3.0;
 800712a:	4b24      	ldr	r3, [pc, #144]	; (80071bc <Motor_Config+0x284>)
 800712c:	4a13      	ldr	r2, [pc, #76]	; (800717c <Motor_Config+0x244>)
 800712e:	60da      	str	r2, [r3, #12]
    Motor_M_Data.speed = 1000.0;
 8007130:	4b22      	ldr	r3, [pc, #136]	; (80071bc <Motor_Config+0x284>)
 8007132:	4a16      	ldr	r2, [pc, #88]	; (800718c <Motor_Config+0x254>)
 8007134:	611a      	str	r2, [r3, #16]
    Motor_M_Data.acc = 100.0;
 8007136:	4b21      	ldr	r3, [pc, #132]	; (80071bc <Motor_Config+0x284>)
 8007138:	4a11      	ldr	r2, [pc, #68]	; (8007180 <Motor_Config+0x248>)
 800713a:	615a      	str	r2, [r3, #20]
    Motor_M_Data.dec = 50.0;
 800713c:	4b1f      	ldr	r3, [pc, #124]	; (80071bc <Motor_Config+0x284>)
 800713e:	4a11      	ldr	r2, [pc, #68]	; (8007184 <Motor_Config+0x24c>)
 8007140:	619a      	str	r2, [r3, #24]
    Motor_M_Data.maxspeed = 6000.0;
 8007142:	4b1e      	ldr	r3, [pc, #120]	; (80071bc <Motor_Config+0x284>)
 8007144:	4a10      	ldr	r2, [pc, #64]	; (8007188 <Motor_Config+0x250>)
 8007146:	61da      	str	r2, [r3, #28]
    Motor_M_Data.minspeed = 100.0;
 8007148:	4b1c      	ldr	r3, [pc, #112]	; (80071bc <Motor_Config+0x284>)
 800714a:	4a0d      	ldr	r2, [pc, #52]	; (8007180 <Motor_Config+0x248>)
 800714c:	621a      	str	r2, [r3, #32]
    Motor_M_Data.fsspd = 800.0;
 800714e:	4b1b      	ldr	r3, [pc, #108]	; (80071bc <Motor_Config+0x284>)
 8007150:	4a1b      	ldr	r2, [pc, #108]	; (80071c0 <Motor_Config+0x288>)
 8007152:	625a      	str	r2, [r3, #36]	; 0x24
    Motor_M_Data.kvalhold = 3.06;
 8007154:	4b19      	ldr	r3, [pc, #100]	; (80071bc <Motor_Config+0x284>)
 8007156:	4a0e      	ldr	r2, [pc, #56]	; (8007190 <Motor_Config+0x258>)
 8007158:	629a      	str	r2, [r3, #40]	; 0x28
    Motor_M_Data.kvalrun = 3.06;
 800715a:	4b18      	ldr	r3, [pc, #96]	; (80071bc <Motor_Config+0x284>)
 800715c:	4a0c      	ldr	r2, [pc, #48]	; (8007190 <Motor_Config+0x258>)
 800715e:	62da      	str	r2, [r3, #44]	; 0x2c
    Motor_M_Data.kvalacc = 3.06;
 8007160:	4b16      	ldr	r3, [pc, #88]	; (80071bc <Motor_Config+0x284>)
 8007162:	4a0b      	ldr	r2, [pc, #44]	; (8007190 <Motor_Config+0x258>)
 8007164:	631a      	str	r2, [r3, #48]	; 0x30
    Motor_M_Data.kvaldec = 3.06;
 8007166:	4b15      	ldr	r3, [pc, #84]	; (80071bc <Motor_Config+0x284>)
 8007168:	4a09      	ldr	r2, [pc, #36]	; (8007190 <Motor_Config+0x258>)
 800716a:	635a      	str	r2, [r3, #52]	; 0x34
 800716c:	e02a      	b.n	80071c4 <Motor_Config+0x28c>
 800716e:	bf00      	nop
 8007170:	20000dd4 	.word	0x20000dd4
 8007174:	41400000 	.word	0x41400000
 8007178:	43480000 	.word	0x43480000
 800717c:	40400000 	.word	0x40400000
 8007180:	42c80000 	.word	0x42c80000
 8007184:	42480000 	.word	0x42480000
 8007188:	45bb8000 	.word	0x45bb8000
 800718c:	447a0000 	.word	0x447a0000
 8007190:	4043d70a 	.word	0x4043d70a
 8007194:	4276147b 	.word	0x4276147b
 8007198:	39cd9a68 	.word	0x39cd9a68
 800719c:	3a289835 	.word	0x3a289835
 80071a0:	44bb8000 	.word	0x44bb8000
 80071a4:	44960000 	.word	0x44960000
 80071a8:	20000d40 	.word	0x20000d40
 80071ac:	4416accd 	.word	0x4416accd
 80071b0:	20000ce8 	.word	0x20000ce8
 80071b4:	43fa0000 	.word	0x43fa0000
 80071b8:	437a0000 	.word	0x437a0000
 80071bc:	20000ea4 	.word	0x20000ea4
 80071c0:	44480000 	.word	0x44480000
    Motor_M_Data.intspeed = 61.52;
 80071c4:	4b5b      	ldr	r3, [pc, #364]	; (8007334 <Motor_Config+0x3fc>)
 80071c6:	4a5c      	ldr	r2, [pc, #368]	; (8007338 <Motor_Config+0x400>)
 80071c8:	639a      	str	r2, [r3, #56]	; 0x38
    Motor_M_Data.stslp = 392.1569e-6;
 80071ca:	4b5a      	ldr	r3, [pc, #360]	; (8007334 <Motor_Config+0x3fc>)
 80071cc:	4a5b      	ldr	r2, [pc, #364]	; (800733c <Motor_Config+0x404>)
 80071ce:	63da      	str	r2, [r3, #60]	; 0x3c
    Motor_M_Data.fnslpacc = 643.1372e-6;
 80071d0:	4b58      	ldr	r3, [pc, #352]	; (8007334 <Motor_Config+0x3fc>)
 80071d2:	4a5b      	ldr	r2, [pc, #364]	; (8007340 <Motor_Config+0x408>)
 80071d4:	641a      	str	r2, [r3, #64]	; 0x40
    Motor_M_Data.fnslpdec = 643.1372e-6;
 80071d6:	4b57      	ldr	r3, [pc, #348]	; (8007334 <Motor_Config+0x3fc>)
 80071d8:	4a59      	ldr	r2, [pc, #356]	; (8007340 <Motor_Config+0x408>)
 80071da:	645a      	str	r2, [r3, #68]	; 0x44
    Motor_M_Data.kterm = 0;
 80071dc:	4b55      	ldr	r3, [pc, #340]	; (8007334 <Motor_Config+0x3fc>)
 80071de:	2200      	movs	r2, #0
 80071e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    Motor_M_Data.ocdth =   2000 * 1.00;
 80071e4:	4b53      	ldr	r3, [pc, #332]	; (8007334 <Motor_Config+0x3fc>)
 80071e6:	4a57      	ldr	r2, [pc, #348]	; (8007344 <Motor_Config+0x40c>)
 80071e8:	64da      	str	r2, [r3, #76]	; 0x4c
    Motor_M_Data.stallth = 1500 * 1.00;
 80071ea:	4b52      	ldr	r3, [pc, #328]	; (8007334 <Motor_Config+0x3fc>)
 80071ec:	4a56      	ldr	r2, [pc, #344]	; (8007348 <Motor_Config+0x410>)
 80071ee:	651a      	str	r2, [r3, #80]	; 0x50
    Motor_M_Data.step_sel = MICROSTEP_1_16;
 80071f0:	4b50      	ldr	r3, [pc, #320]	; (8007334 <Motor_Config+0x3fc>)
 80071f2:	2204      	movs	r2, #4
 80071f4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    Motor_M_Data.alarmen = 0xFF;
 80071f8:	4b4e      	ldr	r3, [pc, #312]	; (8007334 <Motor_Config+0x3fc>)
 80071fa:	22ff      	movs	r2, #255	; 0xff
 80071fc:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
    Motor_M_Data.config = 0x2E88;
 8007200:	4b4c      	ldr	r3, [pc, #304]	; (8007334 <Motor_Config+0x3fc>)
 8007202:	f642 6288 	movw	r2, #11912	; 0x2e88
 8007206:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    L6470_ENABLE();
 800720a:	2201      	movs	r2, #1
 800720c:	2120      	movs	r1, #32
 800720e:	484f      	ldr	r0, [pc, #316]	; (800734c <Motor_Config+0x414>)
 8007210:	f7fa ff8a 	bl	8002128 <HAL_GPIO_WritePin>

    L6470_ResetDevice(0);
 8007214:	2000      	movs	r0, #0
 8007216:	f7fd ff17 	bl	8005048 <L6470_ResetDevice>
    L6470_GetStatus(0);
 800721a:	2000      	movs	r0, #0
 800721c:	f7fd ffbe 	bl	800519c <L6470_GetStatus>

    L6470_ResetDevice(1);
 8007220:	2001      	movs	r0, #1
 8007222:	f7fd ff11 	bl	8005048 <L6470_ResetDevice>
    L6470_GetStatus(1);
 8007226:	2001      	movs	r0, #1
 8007228:	f7fd ffb8 	bl	800519c <L6470_GetStatus>

    L6470_ResetDevice(2);
 800722c:	2002      	movs	r0, #2
 800722e:	f7fd ff0b 	bl	8005048 <L6470_ResetDevice>
    L6470_GetStatus(2);
 8007232:	2002      	movs	r0, #2
 8007234:	f7fd ffb2 	bl	800519c <L6470_GetStatus>

    L6470_ResetDevice(3);
 8007238:	2003      	movs	r0, #3
 800723a:	f7fd ff05 	bl	8005048 <L6470_ResetDevice>
    L6470_GetStatus(3);
 800723e:	2003      	movs	r0, #3
 8007240:	f7fd ffac 	bl	800519c <L6470_GetStatus>

    Motor_X_Handler.DaisyChainPosition = 0;
 8007244:	4b42      	ldr	r3, [pc, #264]	; (8007350 <Motor_Config+0x418>)
 8007246:	2200      	movs	r2, #0
 8007248:	701a      	strb	r2, [r3, #0]
    Motor_X_Handler.Command = &L6470Command;
 800724a:	4b41      	ldr	r3, [pc, #260]	; (8007350 <Motor_Config+0x418>)
 800724c:	4a41      	ldr	r2, [pc, #260]	; (8007354 <Motor_Config+0x41c>)
 800724e:	609a      	str	r2, [r3, #8]
    L6470_Config(&Motor_X_Handler, &Motor_X_Data);
 8007250:	4941      	ldr	r1, [pc, #260]	; (8007358 <Motor_Config+0x420>)
 8007252:	483f      	ldr	r0, [pc, #252]	; (8007350 <Motor_Config+0x418>)
 8007254:	f7fe fabc 	bl	80057d0 <L6470_Config>

    Motor_Y_Handler.DaisyChainPosition = 1;
 8007258:	4b40      	ldr	r3, [pc, #256]	; (800735c <Motor_Config+0x424>)
 800725a:	2201      	movs	r2, #1
 800725c:	701a      	strb	r2, [r3, #0]
    Motor_Y_Handler.Command = &L6470Command;
 800725e:	4b3f      	ldr	r3, [pc, #252]	; (800735c <Motor_Config+0x424>)
 8007260:	4a3c      	ldr	r2, [pc, #240]	; (8007354 <Motor_Config+0x41c>)
 8007262:	609a      	str	r2, [r3, #8]
    L6470_Config(&Motor_Y_Handler, &Motor_Y_Data);
 8007264:	493e      	ldr	r1, [pc, #248]	; (8007360 <Motor_Config+0x428>)
 8007266:	483d      	ldr	r0, [pc, #244]	; (800735c <Motor_Config+0x424>)
 8007268:	f7fe fab2 	bl	80057d0 <L6470_Config>

    Motor_Z_Handler.DaisyChainPosition = 2;
 800726c:	4b3d      	ldr	r3, [pc, #244]	; (8007364 <Motor_Config+0x42c>)
 800726e:	2202      	movs	r2, #2
 8007270:	701a      	strb	r2, [r3, #0]
    Motor_Z_Handler.Command = &L6470Command;
 8007272:	4b3c      	ldr	r3, [pc, #240]	; (8007364 <Motor_Config+0x42c>)
 8007274:	4a37      	ldr	r2, [pc, #220]	; (8007354 <Motor_Config+0x41c>)
 8007276:	609a      	str	r2, [r3, #8]
    L6470_Config(&Motor_Z_Handler, &Motor_Z_Data);
 8007278:	493b      	ldr	r1, [pc, #236]	; (8007368 <Motor_Config+0x430>)
 800727a:	483a      	ldr	r0, [pc, #232]	; (8007364 <Motor_Config+0x42c>)
 800727c:	f7fe faa8 	bl	80057d0 <L6470_Config>

    Motor_M_Handler.DaisyChainPosition = 3;
 8007280:	4b3a      	ldr	r3, [pc, #232]	; (800736c <Motor_Config+0x434>)
 8007282:	2203      	movs	r2, #3
 8007284:	701a      	strb	r2, [r3, #0]
    Motor_M_Handler.Command = &L6470Command;
 8007286:	4b39      	ldr	r3, [pc, #228]	; (800736c <Motor_Config+0x434>)
 8007288:	4a32      	ldr	r2, [pc, #200]	; (8007354 <Motor_Config+0x41c>)
 800728a:	609a      	str	r2, [r3, #8]
    L6470_Config(&Motor_M_Handler, &Motor_M_Data);
 800728c:	4929      	ldr	r1, [pc, #164]	; (8007334 <Motor_Config+0x3fc>)
 800728e:	4837      	ldr	r0, [pc, #220]	; (800736c <Motor_Config+0x434>)
 8007290:	f7fe fa9e 	bl	80057d0 <L6470_Config>


    uint16_t status_register_x = L6470_GetStatus(0);
 8007294:	2000      	movs	r0, #0
 8007296:	f7fd ff81 	bl	800519c <L6470_GetStatus>
 800729a:	4603      	mov	r3, r0
 800729c:	80fb      	strh	r3, [r7, #6]
    uint16_t status_register_y = L6470_GetStatus(1);
 800729e:	2001      	movs	r0, #1
 80072a0:	f7fd ff7c 	bl	800519c <L6470_GetStatus>
 80072a4:	4603      	mov	r3, r0
 80072a6:	80bb      	strh	r3, [r7, #4]
    uint16_t status_register_z = L6470_GetStatus(2);
 80072a8:	2002      	movs	r0, #2
 80072aa:	f7fd ff77 	bl	800519c <L6470_GetStatus>
 80072ae:	4603      	mov	r3, r0
 80072b0:	807b      	strh	r3, [r7, #2]
    uint16_t status_register_m = L6470_GetStatus(3);
 80072b2:	2003      	movs	r0, #3
 80072b4:	f7fd ff72 	bl	800519c <L6470_GetStatus>
 80072b8:	4603      	mov	r3, r0
 80072ba:	803b      	strh	r3, [r7, #0]

    (void)status_register_m;

    if(status_register_x & STATUS_SW_F)
 80072bc:	88fb      	ldrh	r3, [r7, #6]
 80072be:	f003 0304 	and.w	r3, r3, #4
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d005      	beq.n	80072d2 <Motor_Config+0x39a>
	{
	L6470_PrepareReleaseSW(0, L6470_ACT_RST_ID, L6470_DIR_FWD_ID);
 80072c6:	2201      	movs	r2, #1
 80072c8:	2100      	movs	r1, #0
 80072ca:	2000      	movs	r0, #0
 80072cc:	f7fe f85e 	bl	800538c <L6470_PrepareReleaseSW>
 80072d0:	e006      	b.n	80072e0 <Motor_Config+0x3a8>
	}
    else
	{
	    L6470_PrepareGoUntil(0,
 80072d2:	f241 7370 	movw	r3, #6000	; 0x1770
 80072d6:	2200      	movs	r2, #0
 80072d8:	2100      	movs	r1, #0
 80072da:	2000      	movs	r0, #0
 80072dc:	f7fe f83a 	bl	8005354 <L6470_PrepareGoUntil>
		    L6470_ACT_RST_ID,
		    L6470_DIR_REV_ID,
		    6000);
	}

    if(status_register_y & STATUS_SW_F)
 80072e0:	88bb      	ldrh	r3, [r7, #4]
 80072e2:	f003 0304 	and.w	r3, r3, #4
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d005      	beq.n	80072f6 <Motor_Config+0x3be>
	{
	L6470_PrepareReleaseSW(1, L6470_ACT_RST_ID, L6470_DIR_FWD_ID);
 80072ea:	2201      	movs	r2, #1
 80072ec:	2100      	movs	r1, #0
 80072ee:	2001      	movs	r0, #1
 80072f0:	f7fe f84c 	bl	800538c <L6470_PrepareReleaseSW>
 80072f4:	e006      	b.n	8007304 <Motor_Config+0x3cc>
	}
    else
	{
	    L6470_PrepareGoUntil(1,
 80072f6:	f241 7370 	movw	r3, #6000	; 0x1770
 80072fa:	2200      	movs	r2, #0
 80072fc:	2100      	movs	r1, #0
 80072fe:	2001      	movs	r0, #1
 8007300:	f7fe f828 	bl	8005354 <L6470_PrepareGoUntil>
		    L6470_ACT_RST_ID,
		    L6470_DIR_REV_ID,
		    6000);
	}

    if(status_register_z & STATUS_SW_F)
 8007304:	887b      	ldrh	r3, [r7, #2]
 8007306:	f003 0304 	and.w	r3, r3, #4
 800730a:	2b00      	cmp	r3, #0
 800730c:	d005      	beq.n	800731a <Motor_Config+0x3e2>
	{
	L6470_PrepareReleaseSW(2, L6470_ACT_RST_ID, L6470_DIR_FWD_ID);
 800730e:	2201      	movs	r2, #1
 8007310:	2100      	movs	r1, #0
 8007312:	2002      	movs	r0, #2
 8007314:	f7fe f83a 	bl	800538c <L6470_PrepareReleaseSW>
 8007318:	e006      	b.n	8007328 <Motor_Config+0x3f0>
	}
    else
	{
	    L6470_PrepareGoUntil(2,
 800731a:	f241 7370 	movw	r3, #6000	; 0x1770
 800731e:	2200      	movs	r2, #0
 8007320:	2100      	movs	r1, #0
 8007322:	2002      	movs	r0, #2
 8007324:	f7fe f816 	bl	8005354 <L6470_PrepareGoUntil>
		    L6470_ACT_RST_ID,
		    L6470_DIR_REV_ID,
		    6000);
	}

    L6470_PerformPreparedApplicationCommand();
 8007328:	f7fe f910 	bl	800554c <L6470_PerformPreparedApplicationCommand>

    }
 800732c:	bf00      	nop
 800732e:	3708      	adds	r7, #8
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}
 8007334:	20000ea4 	.word	0x20000ea4
 8007338:	4276147b 	.word	0x4276147b
 800733c:	39cd9a68 	.word	0x39cd9a68
 8007340:	3a289835 	.word	0x3a289835
 8007344:	44fa0000 	.word	0x44fa0000
 8007348:	44bb8000 	.word	0x44bb8000
 800734c:	40020400 	.word	0x40020400
 8007350:	20000e2c 	.word	0x20000e2c
 8007354:	20000008 	.word	0x20000008
 8007358:	20000dd4 	.word	0x20000dd4
 800735c:	20000e68 	.word	0x20000e68
 8007360:	20000d40 	.word	0x20000d40
 8007364:	20000d98 	.word	0x20000d98
 8007368:	20000ce8 	.word	0x20000ce8
 800736c:	20000cac 	.word	0x20000cac

08007370 <Ring_Buffer_Init>:
static uint32_t Read_PTR;

#define WRITE_PTR (uint32_t)( BUFFER_SIZE - (huart->hdmarx->Instance->NDTR))

void Ring_Buffer_Init(UART_HandleTypeDef *_huart)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b082      	sub	sp, #8
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
	huart = _huart;
 8007378:	4a0b      	ldr	r2, [pc, #44]	; (80073a8 <Ring_Buffer_Init+0x38>)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6013      	str	r3, [r2, #0]
	huart->hdmarx->Instance->NDTR = BUFFER_SIZE;
 800737e:	4b0a      	ldr	r3, [pc, #40]	; (80073a8 <Ring_Buffer_Init+0x38>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	2280      	movs	r2, #128	; 0x80
 8007388:	605a      	str	r2, [r3, #4]
	Read_PTR = 0;
 800738a:	4b08      	ldr	r3, [pc, #32]	; (80073ac <Ring_Buffer_Init+0x3c>)
 800738c:	2200      	movs	r2, #0
 800738e:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(huart, RX_DMA_Buffer, BUFFER_SIZE);
 8007390:	4b05      	ldr	r3, [pc, #20]	; (80073a8 <Ring_Buffer_Init+0x38>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	2280      	movs	r2, #128	; 0x80
 8007396:	4906      	ldr	r1, [pc, #24]	; (80073b0 <Ring_Buffer_Init+0x40>)
 8007398:	4618      	mov	r0, r3
 800739a:	f7fc fc25 	bl	8003be8 <HAL_UART_Receive_DMA>

}
 800739e:	bf00      	nop
 80073a0:	3708      	adds	r7, #8
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop
 80073a8:	20000b3c 	.word	0x20000b3c
 80073ac:	20000b40 	.word	0x20000b40
 80073b0:	20000abc 	.word	0x20000abc

080073b4 <Ring_Buffer_Get_Char>:

	return (Read_PTR == WRITE_PTR)?1:0;
}

uint8_t Ring_Buffer_Get_Char(uint8_t* data)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b083      	sub	sp, #12
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
	if (WRITE_PTR == Read_PTR)
 80073bc:	4b12      	ldr	r3, [pc, #72]	; (8007408 <Ring_Buffer_Get_Char+0x54>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 80073ca:	4b10      	ldr	r3, [pc, #64]	; (800740c <Ring_Buffer_Get_Char+0x58>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	429a      	cmp	r2, r3
 80073d0:	d101      	bne.n	80073d6 <Ring_Buffer_Get_Char+0x22>
	{
		return 0;
 80073d2:	2300      	movs	r3, #0
 80073d4:	e012      	b.n	80073fc <Ring_Buffer_Get_Char+0x48>
	}
	else
	{
		*data = RX_DMA_Buffer[Read_PTR];
 80073d6:	4b0d      	ldr	r3, [pc, #52]	; (800740c <Ring_Buffer_Get_Char+0x58>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a0d      	ldr	r2, [pc, #52]	; (8007410 <Ring_Buffer_Get_Char+0x5c>)
 80073dc:	5cd2      	ldrb	r2, [r2, r3]
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	701a      	strb	r2, [r3, #0]

		Read_PTR++;
 80073e2:	4b0a      	ldr	r3, [pc, #40]	; (800740c <Ring_Buffer_Get_Char+0x58>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	3301      	adds	r3, #1
 80073e8:	4a08      	ldr	r2, [pc, #32]	; (800740c <Ring_Buffer_Get_Char+0x58>)
 80073ea:	6013      	str	r3, [r2, #0]

		if (Read_PTR == BUFFER_SIZE)
 80073ec:	4b07      	ldr	r3, [pc, #28]	; (800740c <Ring_Buffer_Get_Char+0x58>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	2b80      	cmp	r3, #128	; 0x80
 80073f2:	d102      	bne.n	80073fa <Ring_Buffer_Get_Char+0x46>
		{
			Read_PTR = 0;
 80073f4:	4b05      	ldr	r3, [pc, #20]	; (800740c <Ring_Buffer_Get_Char+0x58>)
 80073f6:	2200      	movs	r2, #0
 80073f8:	601a      	str	r2, [r3, #0]
		}

		return 1;
 80073fa:	2301      	movs	r3, #1
	}
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	370c      	adds	r7, #12
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr
 8007408:	20000b3c 	.word	0x20000b3c
 800740c:	20000b40 	.word	0x20000b40
 8007410:	20000abc 	.word	0x20000abc

08007414 <Ring_Buffer_Get_Count>:

uint8_t Ring_Buffer_Get_Count(void)
{
 8007414:	b480      	push	{r7}
 8007416:	af00      	add	r7, sp, #0
	if (WRITE_PTR >= Read_PTR)
 8007418:	4b16      	ldr	r3, [pc, #88]	; (8007474 <Ring_Buffer_Get_Count+0x60>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	f1c3 0280 	rsb	r2, r3, #128	; 0x80
 8007426:	4b14      	ldr	r3, [pc, #80]	; (8007478 <Ring_Buffer_Get_Count+0x64>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	429a      	cmp	r2, r3
 800742c:	d30f      	bcc.n	800744e <Ring_Buffer_Get_Count+0x3a>
	{
		return (WRITE_PTR - Read_PTR);
 800742e:	4b11      	ldr	r3, [pc, #68]	; (8007474 <Ring_Buffer_Get_Count+0x60>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	b2db      	uxtb	r3, r3
 800743a:	425b      	negs	r3, r3
 800743c:	b2da      	uxtb	r2, r3
 800743e:	4b0e      	ldr	r3, [pc, #56]	; (8007478 <Ring_Buffer_Get_Count+0x64>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	b2db      	uxtb	r3, r3
 8007444:	1ad3      	subs	r3, r2, r3
 8007446:	b2db      	uxtb	r3, r3
 8007448:	3b80      	subs	r3, #128	; 0x80
 800744a:	b2db      	uxtb	r3, r3
 800744c:	e00c      	b.n	8007468 <Ring_Buffer_Get_Count+0x54>
	}
	return (BUFFER_SIZE - (Read_PTR - WRITE_PTR));
 800744e:	4b09      	ldr	r3, [pc, #36]	; (8007474 <Ring_Buffer_Get_Count+0x60>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	b2da      	uxtb	r2, r3
 800745a:	4b07      	ldr	r3, [pc, #28]	; (8007478 <Ring_Buffer_Get_Count+0x64>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	b2db      	uxtb	r3, r3
 8007460:	4413      	add	r3, r2
 8007462:	b2db      	uxtb	r3, r3
 8007464:	425b      	negs	r3, r3
 8007466:	b2db      	uxtb	r3, r3
}
 8007468:	4618      	mov	r0, r3
 800746a:	46bd      	mov	sp, r7
 800746c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007470:	4770      	bx	lr
 8007472:	bf00      	nop
 8007474:	20000b3c 	.word	0x20000b3c
 8007478:	20000b40 	.word	0x20000b40

0800747c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8007480:	4b17      	ldr	r3, [pc, #92]	; (80074e0 <MX_SPI1_Init+0x64>)
 8007482:	4a18      	ldr	r2, [pc, #96]	; (80074e4 <MX_SPI1_Init+0x68>)
 8007484:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8007486:	4b16      	ldr	r3, [pc, #88]	; (80074e0 <MX_SPI1_Init+0x64>)
 8007488:	f44f 7282 	mov.w	r2, #260	; 0x104
 800748c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800748e:	4b14      	ldr	r3, [pc, #80]	; (80074e0 <MX_SPI1_Init+0x64>)
 8007490:	2200      	movs	r2, #0
 8007492:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8007494:	4b12      	ldr	r3, [pc, #72]	; (80074e0 <MX_SPI1_Init+0x64>)
 8007496:	2200      	movs	r2, #0
 8007498:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800749a:	4b11      	ldr	r3, [pc, #68]	; (80074e0 <MX_SPI1_Init+0x64>)
 800749c:	2202      	movs	r2, #2
 800749e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80074a0:	4b0f      	ldr	r3, [pc, #60]	; (80074e0 <MX_SPI1_Init+0x64>)
 80074a2:	2201      	movs	r2, #1
 80074a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80074a6:	4b0e      	ldr	r3, [pc, #56]	; (80074e0 <MX_SPI1_Init+0x64>)
 80074a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80074ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80074ae:	4b0c      	ldr	r3, [pc, #48]	; (80074e0 <MX_SPI1_Init+0x64>)
 80074b0:	2218      	movs	r2, #24
 80074b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80074b4:	4b0a      	ldr	r3, [pc, #40]	; (80074e0 <MX_SPI1_Init+0x64>)
 80074b6:	2200      	movs	r2, #0
 80074b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80074ba:	4b09      	ldr	r3, [pc, #36]	; (80074e0 <MX_SPI1_Init+0x64>)
 80074bc:	2200      	movs	r2, #0
 80074be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80074c0:	4b07      	ldr	r3, [pc, #28]	; (80074e0 <MX_SPI1_Init+0x64>)
 80074c2:	2200      	movs	r2, #0
 80074c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80074c6:	4b06      	ldr	r3, [pc, #24]	; (80074e0 <MX_SPI1_Init+0x64>)
 80074c8:	220a      	movs	r2, #10
 80074ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80074cc:	4804      	ldr	r0, [pc, #16]	; (80074e0 <MX_SPI1_Init+0x64>)
 80074ce:	f7fb fbfd 	bl	8002ccc <HAL_SPI_Init>
 80074d2:	4603      	mov	r3, r0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d001      	beq.n	80074dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80074d8:	f7ff fd1c 	bl	8006f14 <Error_Handler>
  }

}
 80074dc:	bf00      	nop
 80074de:	bd80      	pop	{r7, pc}
 80074e0:	20000efc 	.word	0x20000efc
 80074e4:	40013000 	.word	0x40013000

080074e8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b08a      	sub	sp, #40	; 0x28
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074f0:	f107 0314 	add.w	r3, r7, #20
 80074f4:	2200      	movs	r2, #0
 80074f6:	601a      	str	r2, [r3, #0]
 80074f8:	605a      	str	r2, [r3, #4]
 80074fa:	609a      	str	r2, [r3, #8]
 80074fc:	60da      	str	r2, [r3, #12]
 80074fe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	4a28      	ldr	r2, [pc, #160]	; (80075a8 <HAL_SPI_MspInit+0xc0>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d149      	bne.n	800759e <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800750a:	2300      	movs	r3, #0
 800750c:	613b      	str	r3, [r7, #16]
 800750e:	4a27      	ldr	r2, [pc, #156]	; (80075ac <HAL_SPI_MspInit+0xc4>)
 8007510:	4b26      	ldr	r3, [pc, #152]	; (80075ac <HAL_SPI_MspInit+0xc4>)
 8007512:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007514:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007518:	6453      	str	r3, [r2, #68]	; 0x44
 800751a:	4b24      	ldr	r3, [pc, #144]	; (80075ac <HAL_SPI_MspInit+0xc4>)
 800751c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800751e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007522:	613b      	str	r3, [r7, #16]
 8007524:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007526:	2300      	movs	r3, #0
 8007528:	60fb      	str	r3, [r7, #12]
 800752a:	4a20      	ldr	r2, [pc, #128]	; (80075ac <HAL_SPI_MspInit+0xc4>)
 800752c:	4b1f      	ldr	r3, [pc, #124]	; (80075ac <HAL_SPI_MspInit+0xc4>)
 800752e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007530:	f043 0301 	orr.w	r3, r3, #1
 8007534:	6313      	str	r3, [r2, #48]	; 0x30
 8007536:	4b1d      	ldr	r3, [pc, #116]	; (80075ac <HAL_SPI_MspInit+0xc4>)
 8007538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800753a:	f003 0301 	and.w	r3, r3, #1
 800753e:	60fb      	str	r3, [r7, #12]
 8007540:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007542:	2300      	movs	r3, #0
 8007544:	60bb      	str	r3, [r7, #8]
 8007546:	4a19      	ldr	r2, [pc, #100]	; (80075ac <HAL_SPI_MspInit+0xc4>)
 8007548:	4b18      	ldr	r3, [pc, #96]	; (80075ac <HAL_SPI_MspInit+0xc4>)
 800754a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800754c:	f043 0302 	orr.w	r3, r3, #2
 8007550:	6313      	str	r3, [r2, #48]	; 0x30
 8007552:	4b16      	ldr	r3, [pc, #88]	; (80075ac <HAL_SPI_MspInit+0xc4>)
 8007554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007556:	f003 0302 	and.w	r3, r3, #2
 800755a:	60bb      	str	r3, [r7, #8]
 800755c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800755e:	23c0      	movs	r3, #192	; 0xc0
 8007560:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007562:	2302      	movs	r3, #2
 8007564:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007566:	2300      	movs	r3, #0
 8007568:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800756a:	2303      	movs	r3, #3
 800756c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800756e:	2305      	movs	r3, #5
 8007570:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007572:	f107 0314 	add.w	r3, r7, #20
 8007576:	4619      	mov	r1, r3
 8007578:	480d      	ldr	r0, [pc, #52]	; (80075b0 <HAL_SPI_MspInit+0xc8>)
 800757a:	f7fa fb43 	bl	8001c04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800757e:	2308      	movs	r3, #8
 8007580:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007582:	2302      	movs	r3, #2
 8007584:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007586:	2300      	movs	r3, #0
 8007588:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800758a:	2303      	movs	r3, #3
 800758c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800758e:	2305      	movs	r3, #5
 8007590:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007592:	f107 0314 	add.w	r3, r7, #20
 8007596:	4619      	mov	r1, r3
 8007598:	4806      	ldr	r0, [pc, #24]	; (80075b4 <HAL_SPI_MspInit+0xcc>)
 800759a:	f7fa fb33 	bl	8001c04 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800759e:	bf00      	nop
 80075a0:	3728      	adds	r7, #40	; 0x28
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}
 80075a6:	bf00      	nop
 80075a8:	40013000 	.word	0x40013000
 80075ac:	40023800 	.word	0x40023800
 80075b0:	40020000 	.word	0x40020000
 80075b4:	40020400 	.word	0x40020400

080075b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b082      	sub	sp, #8
 80075bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80075be:	2300      	movs	r3, #0
 80075c0:	607b      	str	r3, [r7, #4]
 80075c2:	4a10      	ldr	r2, [pc, #64]	; (8007604 <HAL_MspInit+0x4c>)
 80075c4:	4b0f      	ldr	r3, [pc, #60]	; (8007604 <HAL_MspInit+0x4c>)
 80075c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80075cc:	6453      	str	r3, [r2, #68]	; 0x44
 80075ce:	4b0d      	ldr	r3, [pc, #52]	; (8007604 <HAL_MspInit+0x4c>)
 80075d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80075d6:	607b      	str	r3, [r7, #4]
 80075d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80075da:	2300      	movs	r3, #0
 80075dc:	603b      	str	r3, [r7, #0]
 80075de:	4a09      	ldr	r2, [pc, #36]	; (8007604 <HAL_MspInit+0x4c>)
 80075e0:	4b08      	ldr	r3, [pc, #32]	; (8007604 <HAL_MspInit+0x4c>)
 80075e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075e8:	6413      	str	r3, [r2, #64]	; 0x40
 80075ea:	4b06      	ldr	r3, [pc, #24]	; (8007604 <HAL_MspInit+0x4c>)
 80075ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075f2:	603b      	str	r3, [r7, #0]
 80075f4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80075f6:	2007      	movs	r0, #7
 80075f8:	f7f9 fda2 	bl	8001140 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80075fc:	bf00      	nop
 80075fe:	3708      	adds	r7, #8
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}
 8007604:	40023800 	.word	0x40023800

08007608 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007608:	b480      	push	{r7}
 800760a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800760c:	bf00      	nop
 800760e:	46bd      	mov	sp, r7
 8007610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007614:	4770      	bx	lr

08007616 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007616:	b480      	push	{r7}
 8007618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800761a:	e7fe      	b.n	800761a <HardFault_Handler+0x4>

0800761c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800761c:	b480      	push	{r7}
 800761e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007620:	e7fe      	b.n	8007620 <MemManage_Handler+0x4>

08007622 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007622:	b480      	push	{r7}
 8007624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007626:	e7fe      	b.n	8007626 <BusFault_Handler+0x4>

08007628 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007628:	b480      	push	{r7}
 800762a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800762c:	e7fe      	b.n	800762c <UsageFault_Handler+0x4>

0800762e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800762e:	b480      	push	{r7}
 8007630:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007632:	bf00      	nop
 8007634:	46bd      	mov	sp, r7
 8007636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763a:	4770      	bx	lr

0800763c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800763c:	b480      	push	{r7}
 800763e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007640:	bf00      	nop
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr

0800764a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800764a:	b480      	push	{r7}
 800764c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800764e:	bf00      	nop
 8007650:	46bd      	mov	sp, r7
 8007652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007656:	4770      	bx	lr

08007658 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800765c:	f7f9 fc82 	bl	8000f64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007660:	bf00      	nop
 8007662:	bd80      	pop	{r7, pc}

08007664 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8007668:	2001      	movs	r0, #1
 800766a:	f7fa fd8f 	bl	800218c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800766e:	bf00      	nop
 8007670:	bd80      	pop	{r7, pc}

08007672 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8007672:	b580      	push	{r7, lr}
 8007674:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8007676:	2002      	movs	r0, #2
 8007678:	f7fa fd88 	bl	800218c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800767c:	bf00      	nop
 800767e:	bd80      	pop	{r7, pc}

08007680 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8007684:	4802      	ldr	r0, [pc, #8]	; (8007690 <DMA1_Stream5_IRQHandler+0x10>)
 8007686:	f7fa f855 	bl	8001734 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800768a:	bf00      	nop
 800768c:	bd80      	pop	{r7, pc}
 800768e:	bf00      	nop
 8007690:	20001014 	.word	0x20001014

08007694 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8007698:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800769c:	f7fa fd76 	bl	800218c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80076a0:	bf00      	nop
 80076a2:	bd80      	pop	{r7, pc}

080076a4 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b084      	sub	sp, #16
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80076ac:	4b11      	ldr	r3, [pc, #68]	; (80076f4 <_sbrk+0x50>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d102      	bne.n	80076ba <_sbrk+0x16>
		heap_end = &end;
 80076b4:	4b0f      	ldr	r3, [pc, #60]	; (80076f4 <_sbrk+0x50>)
 80076b6:	4a10      	ldr	r2, [pc, #64]	; (80076f8 <_sbrk+0x54>)
 80076b8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80076ba:	4b0e      	ldr	r3, [pc, #56]	; (80076f4 <_sbrk+0x50>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80076c0:	4b0c      	ldr	r3, [pc, #48]	; (80076f4 <_sbrk+0x50>)
 80076c2:	681a      	ldr	r2, [r3, #0]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	4413      	add	r3, r2
 80076c8:	466a      	mov	r2, sp
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d907      	bls.n	80076de <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80076ce:	f000 facf 	bl	8007c70 <__errno>
 80076d2:	4602      	mov	r2, r0
 80076d4:	230c      	movs	r3, #12
 80076d6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80076d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80076dc:	e006      	b.n	80076ec <_sbrk+0x48>
	}

	heap_end += incr;
 80076de:	4b05      	ldr	r3, [pc, #20]	; (80076f4 <_sbrk+0x50>)
 80076e0:	681a      	ldr	r2, [r3, #0]
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4413      	add	r3, r2
 80076e6:	4a03      	ldr	r2, [pc, #12]	; (80076f4 <_sbrk+0x50>)
 80076e8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80076ea:	68fb      	ldr	r3, [r7, #12]
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	3710      	adds	r7, #16
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}
 80076f4:	20000b44 	.word	0x20000b44
 80076f8:	200010c4 	.word	0x200010c4

080076fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80076fc:	b480      	push	{r7}
 80076fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007700:	4a16      	ldr	r2, [pc, #88]	; (800775c <SystemInit+0x60>)
 8007702:	4b16      	ldr	r3, [pc, #88]	; (800775c <SystemInit+0x60>)
 8007704:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007708:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800770c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8007710:	4a13      	ldr	r2, [pc, #76]	; (8007760 <SystemInit+0x64>)
 8007712:	4b13      	ldr	r3, [pc, #76]	; (8007760 <SystemInit+0x64>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f043 0301 	orr.w	r3, r3, #1
 800771a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800771c:	4b10      	ldr	r3, [pc, #64]	; (8007760 <SystemInit+0x64>)
 800771e:	2200      	movs	r2, #0
 8007720:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8007722:	4a0f      	ldr	r2, [pc, #60]	; (8007760 <SystemInit+0x64>)
 8007724:	4b0e      	ldr	r3, [pc, #56]	; (8007760 <SystemInit+0x64>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800772c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007730:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8007732:	4b0b      	ldr	r3, [pc, #44]	; (8007760 <SystemInit+0x64>)
 8007734:	4a0b      	ldr	r2, [pc, #44]	; (8007764 <SystemInit+0x68>)
 8007736:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8007738:	4a09      	ldr	r2, [pc, #36]	; (8007760 <SystemInit+0x64>)
 800773a:	4b09      	ldr	r3, [pc, #36]	; (8007760 <SystemInit+0x64>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007742:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8007744:	4b06      	ldr	r3, [pc, #24]	; (8007760 <SystemInit+0x64>)
 8007746:	2200      	movs	r2, #0
 8007748:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800774a:	4b04      	ldr	r3, [pc, #16]	; (800775c <SystemInit+0x60>)
 800774c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007750:	609a      	str	r2, [r3, #8]
#endif
}
 8007752:	bf00      	nop
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr
 800775c:	e000ed00 	.word	0xe000ed00
 8007760:	40023800 	.word	0x40023800
 8007764:	24003010 	.word	0x24003010

08007768 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b08c      	sub	sp, #48	; 0x30
 800776c:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800776e:	f107 030c 	add.w	r3, r7, #12
 8007772:	2224      	movs	r2, #36	; 0x24
 8007774:	2100      	movs	r1, #0
 8007776:	4618      	mov	r0, r3
 8007778:	f000 faaf 	bl	8007cda <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800777c:	1d3b      	adds	r3, r7, #4
 800777e:	2200      	movs	r2, #0
 8007780:	601a      	str	r2, [r3, #0]
 8007782:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8007784:	4b22      	ldr	r3, [pc, #136]	; (8007810 <MX_TIM1_Init+0xa8>)
 8007786:	4a23      	ldr	r2, [pc, #140]	; (8007814 <MX_TIM1_Init+0xac>)
 8007788:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 800778a:	4b21      	ldr	r3, [pc, #132]	; (8007810 <MX_TIM1_Init+0xa8>)
 800778c:	2201      	movs	r2, #1
 800778e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007790:	4b1f      	ldr	r3, [pc, #124]	; (8007810 <MX_TIM1_Init+0xa8>)
 8007792:	2200      	movs	r2, #0
 8007794:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xFFFF;
 8007796:	4b1e      	ldr	r3, [pc, #120]	; (8007810 <MX_TIM1_Init+0xa8>)
 8007798:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800779c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800779e:	4b1c      	ldr	r3, [pc, #112]	; (8007810 <MX_TIM1_Init+0xa8>)
 80077a0:	2200      	movs	r2, #0
 80077a2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80077a4:	4b1a      	ldr	r3, [pc, #104]	; (8007810 <MX_TIM1_Init+0xa8>)
 80077a6:	2200      	movs	r2, #0
 80077a8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80077aa:	4b19      	ldr	r3, [pc, #100]	; (8007810 <MX_TIM1_Init+0xa8>)
 80077ac:	2280      	movs	r2, #128	; 0x80
 80077ae:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80077b0:	2303      	movs	r3, #3
 80077b2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80077b4:	2302      	movs	r3, #2
 80077b6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80077b8:	2301      	movs	r3, #1
 80077ba:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80077bc:	2300      	movs	r3, #0
 80077be:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80077c0:	2300      	movs	r3, #0
 80077c2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80077c4:	2302      	movs	r3, #2
 80077c6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80077c8:	2301      	movs	r3, #1
 80077ca:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80077cc:	2300      	movs	r3, #0
 80077ce:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80077d0:	2300      	movs	r3, #0
 80077d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80077d4:	f107 030c 	add.w	r3, r7, #12
 80077d8:	4619      	mov	r1, r3
 80077da:	480d      	ldr	r0, [pc, #52]	; (8007810 <MX_TIM1_Init+0xa8>)
 80077dc:	f7fb fdd0 	bl	8003380 <HAL_TIM_Encoder_Init>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d001      	beq.n	80077ea <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80077e6:	f7ff fb95 	bl	8006f14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80077ea:	2300      	movs	r3, #0
 80077ec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80077ee:	2300      	movs	r3, #0
 80077f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80077f2:	1d3b      	adds	r3, r7, #4
 80077f4:	4619      	mov	r1, r3
 80077f6:	4806      	ldr	r0, [pc, #24]	; (8007810 <MX_TIM1_Init+0xa8>)
 80077f8:	f7fc f8a2 	bl	8003940 <HAL_TIMEx_MasterConfigSynchronization>
 80077fc:	4603      	mov	r3, r0
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d001      	beq.n	8007806 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8007802:	f7ff fb87 	bl	8006f14 <Error_Handler>
  }

}
 8007806:	bf00      	nop
 8007808:	3730      	adds	r7, #48	; 0x30
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}
 800780e:	bf00      	nop
 8007810:	20000f94 	.word	0x20000f94
 8007814:	40010000 	.word	0x40010000

08007818 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b08c      	sub	sp, #48	; 0x30
 800781c:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800781e:	f107 030c 	add.w	r3, r7, #12
 8007822:	2224      	movs	r2, #36	; 0x24
 8007824:	2100      	movs	r1, #0
 8007826:	4618      	mov	r0, r3
 8007828:	f000 fa57 	bl	8007cda <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800782c:	1d3b      	adds	r3, r7, #4
 800782e:	2200      	movs	r2, #0
 8007830:	601a      	str	r2, [r3, #0]
 8007832:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8007834:	4b21      	ldr	r3, [pc, #132]	; (80078bc <MX_TIM2_Init+0xa4>)
 8007836:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800783a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 800783c:	4b1f      	ldr	r3, [pc, #124]	; (80078bc <MX_TIM2_Init+0xa4>)
 800783e:	2201      	movs	r2, #1
 8007840:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007842:	4b1e      	ldr	r3, [pc, #120]	; (80078bc <MX_TIM2_Init+0xa4>)
 8007844:	2200      	movs	r2, #0
 8007846:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFF;
 8007848:	4b1c      	ldr	r3, [pc, #112]	; (80078bc <MX_TIM2_Init+0xa4>)
 800784a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800784e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007850:	4b1a      	ldr	r3, [pc, #104]	; (80078bc <MX_TIM2_Init+0xa4>)
 8007852:	2200      	movs	r2, #0
 8007854:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007856:	4b19      	ldr	r3, [pc, #100]	; (80078bc <MX_TIM2_Init+0xa4>)
 8007858:	2200      	movs	r2, #0
 800785a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800785c:	2303      	movs	r3, #3
 800785e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8007860:	2302      	movs	r3, #2
 8007862:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007864:	2301      	movs	r3, #1
 8007866:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007868:	2300      	movs	r3, #0
 800786a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800786c:	2300      	movs	r3, #0
 800786e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8007870:	2302      	movs	r3, #2
 8007872:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007874:	2301      	movs	r3, #1
 8007876:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007878:	2300      	movs	r3, #0
 800787a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800787c:	2300      	movs	r3, #0
 800787e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8007880:	f107 030c 	add.w	r3, r7, #12
 8007884:	4619      	mov	r1, r3
 8007886:	480d      	ldr	r0, [pc, #52]	; (80078bc <MX_TIM2_Init+0xa4>)
 8007888:	f7fb fd7a 	bl	8003380 <HAL_TIM_Encoder_Init>
 800788c:	4603      	mov	r3, r0
 800788e:	2b00      	cmp	r3, #0
 8007890:	d001      	beq.n	8007896 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8007892:	f7ff fb3f 	bl	8006f14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007896:	2300      	movs	r3, #0
 8007898:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800789a:	2300      	movs	r3, #0
 800789c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800789e:	1d3b      	adds	r3, r7, #4
 80078a0:	4619      	mov	r1, r3
 80078a2:	4806      	ldr	r0, [pc, #24]	; (80078bc <MX_TIM2_Init+0xa4>)
 80078a4:	f7fc f84c 	bl	8003940 <HAL_TIMEx_MasterConfigSynchronization>
 80078a8:	4603      	mov	r3, r0
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d001      	beq.n	80078b2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80078ae:	f7ff fb31 	bl	8006f14 <Error_Handler>
  }

}
 80078b2:	bf00      	nop
 80078b4:	3730      	adds	r7, #48	; 0x30
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}
 80078ba:	bf00      	nop
 80078bc:	20000fd4 	.word	0x20000fd4

080078c0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b08c      	sub	sp, #48	; 0x30
 80078c4:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80078c6:	f107 030c 	add.w	r3, r7, #12
 80078ca:	2224      	movs	r2, #36	; 0x24
 80078cc:	2100      	movs	r1, #0
 80078ce:	4618      	mov	r0, r3
 80078d0:	f000 fa03 	bl	8007cda <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80078d4:	1d3b      	adds	r3, r7, #4
 80078d6:	2200      	movs	r2, #0
 80078d8:	601a      	str	r2, [r3, #0]
 80078da:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 80078dc:	4b20      	ldr	r3, [pc, #128]	; (8007960 <MX_TIM4_Init+0xa0>)
 80078de:	4a21      	ldr	r2, [pc, #132]	; (8007964 <MX_TIM4_Init+0xa4>)
 80078e0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80078e2:	4b1f      	ldr	r3, [pc, #124]	; (8007960 <MX_TIM4_Init+0xa0>)
 80078e4:	2200      	movs	r2, #0
 80078e6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80078e8:	4b1d      	ldr	r3, [pc, #116]	; (8007960 <MX_TIM4_Init+0xa0>)
 80078ea:	2200      	movs	r2, #0
 80078ec:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xFFFF;
 80078ee:	4b1c      	ldr	r3, [pc, #112]	; (8007960 <MX_TIM4_Init+0xa0>)
 80078f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80078f4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80078f6:	4b1a      	ldr	r3, [pc, #104]	; (8007960 <MX_TIM4_Init+0xa0>)
 80078f8:	2200      	movs	r2, #0
 80078fa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80078fc:	4b18      	ldr	r3, [pc, #96]	; (8007960 <MX_TIM4_Init+0xa0>)
 80078fe:	2280      	movs	r2, #128	; 0x80
 8007900:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8007902:	2303      	movs	r3, #3
 8007904:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8007906:	2302      	movs	r3, #2
 8007908:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800790a:	2301      	movs	r3, #1
 800790c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800790e:	2300      	movs	r3, #0
 8007910:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8007912:	2300      	movs	r3, #0
 8007914:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8007916:	2302      	movs	r3, #2
 8007918:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800791a:	2301      	movs	r3, #1
 800791c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800791e:	2300      	movs	r3, #0
 8007920:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8007922:	2300      	movs	r3, #0
 8007924:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8007926:	f107 030c 	add.w	r3, r7, #12
 800792a:	4619      	mov	r1, r3
 800792c:	480c      	ldr	r0, [pc, #48]	; (8007960 <MX_TIM4_Init+0xa0>)
 800792e:	f7fb fd27 	bl	8003380 <HAL_TIM_Encoder_Init>
 8007932:	4603      	mov	r3, r0
 8007934:	2b00      	cmp	r3, #0
 8007936:	d001      	beq.n	800793c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8007938:	f7ff faec 	bl	8006f14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800793c:	2300      	movs	r3, #0
 800793e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007940:	2300      	movs	r3, #0
 8007942:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8007944:	1d3b      	adds	r3, r7, #4
 8007946:	4619      	mov	r1, r3
 8007948:	4805      	ldr	r0, [pc, #20]	; (8007960 <MX_TIM4_Init+0xa0>)
 800794a:	f7fb fff9 	bl	8003940 <HAL_TIMEx_MasterConfigSynchronization>
 800794e:	4603      	mov	r3, r0
 8007950:	2b00      	cmp	r3, #0
 8007952:	d001      	beq.n	8007958 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8007954:	f7ff fade 	bl	8006f14 <Error_Handler>
  }

}
 8007958:	bf00      	nop
 800795a:	3730      	adds	r7, #48	; 0x30
 800795c:	46bd      	mov	sp, r7
 800795e:	bd80      	pop	{r7, pc}
 8007960:	20000f54 	.word	0x20000f54
 8007964:	40000800 	.word	0x40000800

08007968 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b08e      	sub	sp, #56	; 0x38
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007970:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007974:	2200      	movs	r2, #0
 8007976:	601a      	str	r2, [r3, #0]
 8007978:	605a      	str	r2, [r3, #4]
 800797a:	609a      	str	r2, [r3, #8]
 800797c:	60da      	str	r2, [r3, #12]
 800797e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4a4b      	ldr	r2, [pc, #300]	; (8007ab4 <HAL_TIM_Encoder_MspInit+0x14c>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d12d      	bne.n	80079e6 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800798a:	2300      	movs	r3, #0
 800798c:	623b      	str	r3, [r7, #32]
 800798e:	4a4a      	ldr	r2, [pc, #296]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 8007990:	4b49      	ldr	r3, [pc, #292]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 8007992:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007994:	f043 0301 	orr.w	r3, r3, #1
 8007998:	6453      	str	r3, [r2, #68]	; 0x44
 800799a:	4b47      	ldr	r3, [pc, #284]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 800799c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800799e:	f003 0301 	and.w	r3, r3, #1
 80079a2:	623b      	str	r3, [r7, #32]
 80079a4:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80079a6:	2300      	movs	r3, #0
 80079a8:	61fb      	str	r3, [r7, #28]
 80079aa:	4a43      	ldr	r2, [pc, #268]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 80079ac:	4b42      	ldr	r3, [pc, #264]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 80079ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079b0:	f043 0301 	orr.w	r3, r3, #1
 80079b4:	6313      	str	r3, [r2, #48]	; 0x30
 80079b6:	4b40      	ldr	r3, [pc, #256]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 80079b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079ba:	f003 0301 	and.w	r3, r3, #1
 80079be:	61fb      	str	r3, [r7, #28]
 80079c0:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80079c2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80079c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079c8:	2302      	movs	r3, #2
 80079ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079cc:	2300      	movs	r3, #0
 80079ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80079d0:	2300      	movs	r3, #0
 80079d2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80079d4:	2301      	movs	r3, #1
 80079d6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80079d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80079dc:	4619      	mov	r1, r3
 80079de:	4837      	ldr	r0, [pc, #220]	; (8007abc <HAL_TIM_Encoder_MspInit+0x154>)
 80079e0:	f7fa f910 	bl	8001c04 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80079e4:	e062      	b.n	8007aac <HAL_TIM_Encoder_MspInit+0x144>
  else if(tim_encoderHandle->Instance==TIM2)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079ee:	d12c      	bne.n	8007a4a <HAL_TIM_Encoder_MspInit+0xe2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80079f0:	2300      	movs	r3, #0
 80079f2:	61bb      	str	r3, [r7, #24]
 80079f4:	4a30      	ldr	r2, [pc, #192]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 80079f6:	4b30      	ldr	r3, [pc, #192]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 80079f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079fa:	f043 0301 	orr.w	r3, r3, #1
 80079fe:	6413      	str	r3, [r2, #64]	; 0x40
 8007a00:	4b2d      	ldr	r3, [pc, #180]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 8007a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a04:	f003 0301 	and.w	r3, r3, #1
 8007a08:	61bb      	str	r3, [r7, #24]
 8007a0a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	617b      	str	r3, [r7, #20]
 8007a10:	4a29      	ldr	r2, [pc, #164]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 8007a12:	4b29      	ldr	r3, [pc, #164]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 8007a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a16:	f043 0301 	orr.w	r3, r3, #1
 8007a1a:	6313      	str	r3, [r2, #48]	; 0x30
 8007a1c:	4b26      	ldr	r3, [pc, #152]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 8007a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a20:	f003 0301 	and.w	r3, r3, #1
 8007a24:	617b      	str	r3, [r7, #20]
 8007a26:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007a28:	2303      	movs	r3, #3
 8007a2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a2c:	2302      	movs	r3, #2
 8007a2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a30:	2300      	movs	r3, #0
 8007a32:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007a34:	2300      	movs	r3, #0
 8007a36:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8007a38:	2301      	movs	r3, #1
 8007a3a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007a3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007a40:	4619      	mov	r1, r3
 8007a42:	481e      	ldr	r0, [pc, #120]	; (8007abc <HAL_TIM_Encoder_MspInit+0x154>)
 8007a44:	f7fa f8de 	bl	8001c04 <HAL_GPIO_Init>
}
 8007a48:	e030      	b.n	8007aac <HAL_TIM_Encoder_MspInit+0x144>
  else if(tim_encoderHandle->Instance==TIM4)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4a1c      	ldr	r2, [pc, #112]	; (8007ac0 <HAL_TIM_Encoder_MspInit+0x158>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d12b      	bne.n	8007aac <HAL_TIM_Encoder_MspInit+0x144>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007a54:	2300      	movs	r3, #0
 8007a56:	613b      	str	r3, [r7, #16]
 8007a58:	4a17      	ldr	r2, [pc, #92]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 8007a5a:	4b17      	ldr	r3, [pc, #92]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 8007a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a5e:	f043 0304 	orr.w	r3, r3, #4
 8007a62:	6413      	str	r3, [r2, #64]	; 0x40
 8007a64:	4b14      	ldr	r3, [pc, #80]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 8007a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a68:	f003 0304 	and.w	r3, r3, #4
 8007a6c:	613b      	str	r3, [r7, #16]
 8007a6e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007a70:	2300      	movs	r3, #0
 8007a72:	60fb      	str	r3, [r7, #12]
 8007a74:	4a10      	ldr	r2, [pc, #64]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 8007a76:	4b10      	ldr	r3, [pc, #64]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 8007a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a7a:	f043 0302 	orr.w	r3, r3, #2
 8007a7e:	6313      	str	r3, [r2, #48]	; 0x30
 8007a80:	4b0d      	ldr	r3, [pc, #52]	; (8007ab8 <HAL_TIM_Encoder_MspInit+0x150>)
 8007a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a84:	f003 0302 	and.w	r3, r3, #2
 8007a88:	60fb      	str	r3, [r7, #12]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007a8c:	23c0      	movs	r3, #192	; 0xc0
 8007a8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a90:	2302      	movs	r3, #2
 8007a92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a94:	2300      	movs	r3, #0
 8007a96:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007a98:	2300      	movs	r3, #0
 8007a9a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8007a9c:	2302      	movs	r3, #2
 8007a9e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007aa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	4807      	ldr	r0, [pc, #28]	; (8007ac4 <HAL_TIM_Encoder_MspInit+0x15c>)
 8007aa8:	f7fa f8ac 	bl	8001c04 <HAL_GPIO_Init>
}
 8007aac:	bf00      	nop
 8007aae:	3738      	adds	r7, #56	; 0x38
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}
 8007ab4:	40010000 	.word	0x40010000
 8007ab8:	40023800 	.word	0x40023800
 8007abc:	40020000 	.word	0x40020000
 8007ac0:	40000800 	.word	0x40000800
 8007ac4:	40020400 	.word	0x40020400

08007ac8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8007acc:	4b11      	ldr	r3, [pc, #68]	; (8007b14 <MX_USART2_UART_Init+0x4c>)
 8007ace:	4a12      	ldr	r2, [pc, #72]	; (8007b18 <MX_USART2_UART_Init+0x50>)
 8007ad0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8007ad2:	4b10      	ldr	r3, [pc, #64]	; (8007b14 <MX_USART2_UART_Init+0x4c>)
 8007ad4:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8007ad8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007ada:	4b0e      	ldr	r3, [pc, #56]	; (8007b14 <MX_USART2_UART_Init+0x4c>)
 8007adc:	2200      	movs	r2, #0
 8007ade:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007ae0:	4b0c      	ldr	r3, [pc, #48]	; (8007b14 <MX_USART2_UART_Init+0x4c>)
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8007ae6:	4b0b      	ldr	r3, [pc, #44]	; (8007b14 <MX_USART2_UART_Init+0x4c>)
 8007ae8:	2200      	movs	r2, #0
 8007aea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007aec:	4b09      	ldr	r3, [pc, #36]	; (8007b14 <MX_USART2_UART_Init+0x4c>)
 8007aee:	220c      	movs	r2, #12
 8007af0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007af2:	4b08      	ldr	r3, [pc, #32]	; (8007b14 <MX_USART2_UART_Init+0x4c>)
 8007af4:	2200      	movs	r2, #0
 8007af6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007af8:	4b06      	ldr	r3, [pc, #24]	; (8007b14 <MX_USART2_UART_Init+0x4c>)
 8007afa:	2200      	movs	r2, #0
 8007afc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007afe:	4805      	ldr	r0, [pc, #20]	; (8007b14 <MX_USART2_UART_Init+0x4c>)
 8007b00:	f7fb ffbc 	bl	8003a7c <HAL_UART_Init>
 8007b04:	4603      	mov	r3, r0
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d001      	beq.n	8007b0e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8007b0a:	f7ff fa03 	bl	8006f14 <Error_Handler>
  }

}
 8007b0e:	bf00      	nop
 8007b10:	bd80      	pop	{r7, pc}
 8007b12:	bf00      	nop
 8007b14:	20001074 	.word	0x20001074
 8007b18:	40004400 	.word	0x40004400

08007b1c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b08a      	sub	sp, #40	; 0x28
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b24:	f107 0314 	add.w	r3, r7, #20
 8007b28:	2200      	movs	r2, #0
 8007b2a:	601a      	str	r2, [r3, #0]
 8007b2c:	605a      	str	r2, [r3, #4]
 8007b2e:	609a      	str	r2, [r3, #8]
 8007b30:	60da      	str	r2, [r3, #12]
 8007b32:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4a31      	ldr	r2, [pc, #196]	; (8007c00 <HAL_UART_MspInit+0xe4>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d15b      	bne.n	8007bf6 <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8007b3e:	2300      	movs	r3, #0
 8007b40:	613b      	str	r3, [r7, #16]
 8007b42:	4a30      	ldr	r2, [pc, #192]	; (8007c04 <HAL_UART_MspInit+0xe8>)
 8007b44:	4b2f      	ldr	r3, [pc, #188]	; (8007c04 <HAL_UART_MspInit+0xe8>)
 8007b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007b4c:	6413      	str	r3, [r2, #64]	; 0x40
 8007b4e:	4b2d      	ldr	r3, [pc, #180]	; (8007c04 <HAL_UART_MspInit+0xe8>)
 8007b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b56:	613b      	str	r3, [r7, #16]
 8007b58:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	60fb      	str	r3, [r7, #12]
 8007b5e:	4a29      	ldr	r2, [pc, #164]	; (8007c04 <HAL_UART_MspInit+0xe8>)
 8007b60:	4b28      	ldr	r3, [pc, #160]	; (8007c04 <HAL_UART_MspInit+0xe8>)
 8007b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b64:	f043 0301 	orr.w	r3, r3, #1
 8007b68:	6313      	str	r3, [r2, #48]	; 0x30
 8007b6a:	4b26      	ldr	r3, [pc, #152]	; (8007c04 <HAL_UART_MspInit+0xe8>)
 8007b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b6e:	f003 0301 	and.w	r3, r3, #1
 8007b72:	60fb      	str	r3, [r7, #12]
 8007b74:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8007b76:	230c      	movs	r3, #12
 8007b78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b7a:	2302      	movs	r3, #2
 8007b7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b82:	2300      	movs	r3, #0
 8007b84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8007b86:	2307      	movs	r3, #7
 8007b88:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007b8a:	f107 0314 	add.w	r3, r7, #20
 8007b8e:	4619      	mov	r1, r3
 8007b90:	481d      	ldr	r0, [pc, #116]	; (8007c08 <HAL_UART_MspInit+0xec>)
 8007b92:	f7fa f837 	bl	8001c04 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8007b96:	4b1d      	ldr	r3, [pc, #116]	; (8007c0c <HAL_UART_MspInit+0xf0>)
 8007b98:	4a1d      	ldr	r2, [pc, #116]	; (8007c10 <HAL_UART_MspInit+0xf4>)
 8007b9a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8007b9c:	4b1b      	ldr	r3, [pc, #108]	; (8007c0c <HAL_UART_MspInit+0xf0>)
 8007b9e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007ba2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007ba4:	4b19      	ldr	r3, [pc, #100]	; (8007c0c <HAL_UART_MspInit+0xf0>)
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007baa:	4b18      	ldr	r3, [pc, #96]	; (8007c0c <HAL_UART_MspInit+0xf0>)
 8007bac:	2200      	movs	r2, #0
 8007bae:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007bb0:	4b16      	ldr	r3, [pc, #88]	; (8007c0c <HAL_UART_MspInit+0xf0>)
 8007bb2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007bb6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007bb8:	4b14      	ldr	r3, [pc, #80]	; (8007c0c <HAL_UART_MspInit+0xf0>)
 8007bba:	2200      	movs	r2, #0
 8007bbc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007bbe:	4b13      	ldr	r3, [pc, #76]	; (8007c0c <HAL_UART_MspInit+0xf0>)
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8007bc4:	4b11      	ldr	r3, [pc, #68]	; (8007c0c <HAL_UART_MspInit+0xf0>)
 8007bc6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007bca:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8007bcc:	4b0f      	ldr	r3, [pc, #60]	; (8007c0c <HAL_UART_MspInit+0xf0>)
 8007bce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007bd2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007bd4:	4b0d      	ldr	r3, [pc, #52]	; (8007c0c <HAL_UART_MspInit+0xf0>)
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8007bda:	480c      	ldr	r0, [pc, #48]	; (8007c0c <HAL_UART_MspInit+0xf0>)
 8007bdc:	f7f9 fb20 	bl	8001220 <HAL_DMA_Init>
 8007be0:	4603      	mov	r3, r0
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d001      	beq.n	8007bea <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8007be6:	f7ff f995 	bl	8006f14 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	4a07      	ldr	r2, [pc, #28]	; (8007c0c <HAL_UART_MspInit+0xf0>)
 8007bee:	635a      	str	r2, [r3, #52]	; 0x34
 8007bf0:	4a06      	ldr	r2, [pc, #24]	; (8007c0c <HAL_UART_MspInit+0xf0>)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8007bf6:	bf00      	nop
 8007bf8:	3728      	adds	r7, #40	; 0x28
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}
 8007bfe:	bf00      	nop
 8007c00:	40004400 	.word	0x40004400
 8007c04:	40023800 	.word	0x40023800
 8007c08:	40020000 	.word	0x40020000
 8007c0c:	20001014 	.word	0x20001014
 8007c10:	40026088 	.word	0x40026088

08007c14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8007c14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007c4c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007c18:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007c1a:	e003      	b.n	8007c24 <LoopCopyDataInit>

08007c1c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007c1c:	4b0c      	ldr	r3, [pc, #48]	; (8007c50 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007c1e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007c20:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007c22:	3104      	adds	r1, #4

08007c24 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007c24:	480b      	ldr	r0, [pc, #44]	; (8007c54 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007c26:	4b0c      	ldr	r3, [pc, #48]	; (8007c58 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007c28:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007c2a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007c2c:	d3f6      	bcc.n	8007c1c <CopyDataInit>
  ldr  r2, =_sbss
 8007c2e:	4a0b      	ldr	r2, [pc, #44]	; (8007c5c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007c30:	e002      	b.n	8007c38 <LoopFillZerobss>

08007c32 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007c32:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007c34:	f842 3b04 	str.w	r3, [r2], #4

08007c38 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007c38:	4b09      	ldr	r3, [pc, #36]	; (8007c60 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007c3a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007c3c:	d3f9      	bcc.n	8007c32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007c3e:	f7ff fd5d 	bl	80076fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007c42:	f000 f81b 	bl	8007c7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007c46:	f7ff f8c5 	bl	8006dd4 <main>
  bx  lr    
 8007c4a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8007c4c:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8007c50:	0800ba30 	.word	0x0800ba30
  ldr  r0, =_sdata
 8007c54:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007c58:	200007ac 	.word	0x200007ac
  ldr  r2, =_sbss
 8007c5c:	200007ac 	.word	0x200007ac
  ldr  r3, = _ebss
 8007c60:	200010c4 	.word	0x200010c4

08007c64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007c64:	e7fe      	b.n	8007c64 <ADC_IRQHandler>

08007c66 <atoi>:
 8007c66:	220a      	movs	r2, #10
 8007c68:	2100      	movs	r1, #0
 8007c6a:	f000 b91f 	b.w	8007eac <strtol>
	...

08007c70 <__errno>:
 8007c70:	4b01      	ldr	r3, [pc, #4]	; (8007c78 <__errno+0x8>)
 8007c72:	6818      	ldr	r0, [r3, #0]
 8007c74:	4770      	bx	lr
 8007c76:	bf00      	nop
 8007c78:	20000138 	.word	0x20000138

08007c7c <__libc_init_array>:
 8007c7c:	b570      	push	{r4, r5, r6, lr}
 8007c7e:	4e0d      	ldr	r6, [pc, #52]	; (8007cb4 <__libc_init_array+0x38>)
 8007c80:	4c0d      	ldr	r4, [pc, #52]	; (8007cb8 <__libc_init_array+0x3c>)
 8007c82:	1ba4      	subs	r4, r4, r6
 8007c84:	10a4      	asrs	r4, r4, #2
 8007c86:	2500      	movs	r5, #0
 8007c88:	42a5      	cmp	r5, r4
 8007c8a:	d109      	bne.n	8007ca0 <__libc_init_array+0x24>
 8007c8c:	4e0b      	ldr	r6, [pc, #44]	; (8007cbc <__libc_init_array+0x40>)
 8007c8e:	4c0c      	ldr	r4, [pc, #48]	; (8007cc0 <__libc_init_array+0x44>)
 8007c90:	f003 f9d2 	bl	800b038 <_init>
 8007c94:	1ba4      	subs	r4, r4, r6
 8007c96:	10a4      	asrs	r4, r4, #2
 8007c98:	2500      	movs	r5, #0
 8007c9a:	42a5      	cmp	r5, r4
 8007c9c:	d105      	bne.n	8007caa <__libc_init_array+0x2e>
 8007c9e:	bd70      	pop	{r4, r5, r6, pc}
 8007ca0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007ca4:	4798      	blx	r3
 8007ca6:	3501      	adds	r5, #1
 8007ca8:	e7ee      	b.n	8007c88 <__libc_init_array+0xc>
 8007caa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007cae:	4798      	blx	r3
 8007cb0:	3501      	adds	r5, #1
 8007cb2:	e7f2      	b.n	8007c9a <__libc_init_array+0x1e>
 8007cb4:	0800ba28 	.word	0x0800ba28
 8007cb8:	0800ba28 	.word	0x0800ba28
 8007cbc:	0800ba28 	.word	0x0800ba28
 8007cc0:	0800ba2c 	.word	0x0800ba2c

08007cc4 <memcpy>:
 8007cc4:	b510      	push	{r4, lr}
 8007cc6:	1e43      	subs	r3, r0, #1
 8007cc8:	440a      	add	r2, r1
 8007cca:	4291      	cmp	r1, r2
 8007ccc:	d100      	bne.n	8007cd0 <memcpy+0xc>
 8007cce:	bd10      	pop	{r4, pc}
 8007cd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cd8:	e7f7      	b.n	8007cca <memcpy+0x6>

08007cda <memset>:
 8007cda:	4402      	add	r2, r0
 8007cdc:	4603      	mov	r3, r0
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d100      	bne.n	8007ce4 <memset+0xa>
 8007ce2:	4770      	bx	lr
 8007ce4:	f803 1b01 	strb.w	r1, [r3], #1
 8007ce8:	e7f9      	b.n	8007cde <memset+0x4>
	...

08007cec <sprintf>:
 8007cec:	b40e      	push	{r1, r2, r3}
 8007cee:	b500      	push	{lr}
 8007cf0:	b09c      	sub	sp, #112	; 0x70
 8007cf2:	f44f 7102 	mov.w	r1, #520	; 0x208
 8007cf6:	ab1d      	add	r3, sp, #116	; 0x74
 8007cf8:	f8ad 1014 	strh.w	r1, [sp, #20]
 8007cfc:	9002      	str	r0, [sp, #8]
 8007cfe:	9006      	str	r0, [sp, #24]
 8007d00:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007d04:	480a      	ldr	r0, [pc, #40]	; (8007d30 <sprintf+0x44>)
 8007d06:	9104      	str	r1, [sp, #16]
 8007d08:	9107      	str	r1, [sp, #28]
 8007d0a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007d0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d12:	f8ad 1016 	strh.w	r1, [sp, #22]
 8007d16:	6800      	ldr	r0, [r0, #0]
 8007d18:	9301      	str	r3, [sp, #4]
 8007d1a:	a902      	add	r1, sp, #8
 8007d1c:	f000 f8dc 	bl	8007ed8 <_svfprintf_r>
 8007d20:	9b02      	ldr	r3, [sp, #8]
 8007d22:	2200      	movs	r2, #0
 8007d24:	701a      	strb	r2, [r3, #0]
 8007d26:	b01c      	add	sp, #112	; 0x70
 8007d28:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d2c:	b003      	add	sp, #12
 8007d2e:	4770      	bx	lr
 8007d30:	20000138 	.word	0x20000138

08007d34 <strncat>:
 8007d34:	b530      	push	{r4, r5, lr}
 8007d36:	4603      	mov	r3, r0
 8007d38:	781c      	ldrb	r4, [r3, #0]
 8007d3a:	1c5d      	adds	r5, r3, #1
 8007d3c:	b944      	cbnz	r4, 8007d50 <strncat+0x1c>
 8007d3e:	f112 32ff 	adds.w	r2, r2, #4294967295	; 0xffffffff
 8007d42:	d304      	bcc.n	8007d4e <strncat+0x1a>
 8007d44:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d48:	f803 4b01 	strb.w	r4, [r3], #1
 8007d4c:	b914      	cbnz	r4, 8007d54 <strncat+0x20>
 8007d4e:	bd30      	pop	{r4, r5, pc}
 8007d50:	462b      	mov	r3, r5
 8007d52:	e7f1      	b.n	8007d38 <strncat+0x4>
 8007d54:	2a00      	cmp	r2, #0
 8007d56:	d1f2      	bne.n	8007d3e <strncat+0xa>
 8007d58:	701a      	strb	r2, [r3, #0]
 8007d5a:	e7f0      	b.n	8007d3e <strncat+0xa>

08007d5c <strncmp>:
 8007d5c:	b510      	push	{r4, lr}
 8007d5e:	b16a      	cbz	r2, 8007d7c <strncmp+0x20>
 8007d60:	3901      	subs	r1, #1
 8007d62:	1884      	adds	r4, r0, r2
 8007d64:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007d68:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d103      	bne.n	8007d78 <strncmp+0x1c>
 8007d70:	42a0      	cmp	r0, r4
 8007d72:	d001      	beq.n	8007d78 <strncmp+0x1c>
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d1f5      	bne.n	8007d64 <strncmp+0x8>
 8007d78:	1a98      	subs	r0, r3, r2
 8007d7a:	bd10      	pop	{r4, pc}
 8007d7c:	4610      	mov	r0, r2
 8007d7e:	bd10      	pop	{r4, pc}

08007d80 <strncpy>:
 8007d80:	b570      	push	{r4, r5, r6, lr}
 8007d82:	4604      	mov	r4, r0
 8007d84:	b902      	cbnz	r2, 8007d88 <strncpy+0x8>
 8007d86:	bd70      	pop	{r4, r5, r6, pc}
 8007d88:	4623      	mov	r3, r4
 8007d8a:	f811 5b01 	ldrb.w	r5, [r1], #1
 8007d8e:	f803 5b01 	strb.w	r5, [r3], #1
 8007d92:	1e56      	subs	r6, r2, #1
 8007d94:	b91d      	cbnz	r5, 8007d9e <strncpy+0x1e>
 8007d96:	4414      	add	r4, r2
 8007d98:	42a3      	cmp	r3, r4
 8007d9a:	d103      	bne.n	8007da4 <strncpy+0x24>
 8007d9c:	bd70      	pop	{r4, r5, r6, pc}
 8007d9e:	461c      	mov	r4, r3
 8007da0:	4632      	mov	r2, r6
 8007da2:	e7ef      	b.n	8007d84 <strncpy+0x4>
 8007da4:	f803 5b01 	strb.w	r5, [r3], #1
 8007da8:	e7f6      	b.n	8007d98 <strncpy+0x18>

08007daa <_strtol_l.isra.0>:
 8007daa:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dae:	4680      	mov	r8, r0
 8007db0:	4689      	mov	r9, r1
 8007db2:	4692      	mov	sl, r2
 8007db4:	461f      	mov	r7, r3
 8007db6:	468b      	mov	fp, r1
 8007db8:	465d      	mov	r5, fp
 8007dba:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007dbc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007dc0:	f001 feb8 	bl	8009b34 <__locale_ctype_ptr_l>
 8007dc4:	4420      	add	r0, r4
 8007dc6:	7846      	ldrb	r6, [r0, #1]
 8007dc8:	f016 0608 	ands.w	r6, r6, #8
 8007dcc:	d10b      	bne.n	8007de6 <_strtol_l.isra.0+0x3c>
 8007dce:	2c2d      	cmp	r4, #45	; 0x2d
 8007dd0:	d10b      	bne.n	8007dea <_strtol_l.isra.0+0x40>
 8007dd2:	782c      	ldrb	r4, [r5, #0]
 8007dd4:	2601      	movs	r6, #1
 8007dd6:	f10b 0502 	add.w	r5, fp, #2
 8007dda:	b167      	cbz	r7, 8007df6 <_strtol_l.isra.0+0x4c>
 8007ddc:	2f10      	cmp	r7, #16
 8007dde:	d114      	bne.n	8007e0a <_strtol_l.isra.0+0x60>
 8007de0:	2c30      	cmp	r4, #48	; 0x30
 8007de2:	d00a      	beq.n	8007dfa <_strtol_l.isra.0+0x50>
 8007de4:	e011      	b.n	8007e0a <_strtol_l.isra.0+0x60>
 8007de6:	46ab      	mov	fp, r5
 8007de8:	e7e6      	b.n	8007db8 <_strtol_l.isra.0+0xe>
 8007dea:	2c2b      	cmp	r4, #43	; 0x2b
 8007dec:	bf04      	itt	eq
 8007dee:	782c      	ldrbeq	r4, [r5, #0]
 8007df0:	f10b 0502 	addeq.w	r5, fp, #2
 8007df4:	e7f1      	b.n	8007dda <_strtol_l.isra.0+0x30>
 8007df6:	2c30      	cmp	r4, #48	; 0x30
 8007df8:	d127      	bne.n	8007e4a <_strtol_l.isra.0+0xa0>
 8007dfa:	782b      	ldrb	r3, [r5, #0]
 8007dfc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007e00:	2b58      	cmp	r3, #88	; 0x58
 8007e02:	d14b      	bne.n	8007e9c <_strtol_l.isra.0+0xf2>
 8007e04:	786c      	ldrb	r4, [r5, #1]
 8007e06:	2710      	movs	r7, #16
 8007e08:	3502      	adds	r5, #2
 8007e0a:	2e00      	cmp	r6, #0
 8007e0c:	bf0c      	ite	eq
 8007e0e:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007e12:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007e16:	2200      	movs	r2, #0
 8007e18:	fbb1 fef7 	udiv	lr, r1, r7
 8007e1c:	4610      	mov	r0, r2
 8007e1e:	fb07 1c1e 	mls	ip, r7, lr, r1
 8007e22:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007e26:	2b09      	cmp	r3, #9
 8007e28:	d811      	bhi.n	8007e4e <_strtol_l.isra.0+0xa4>
 8007e2a:	461c      	mov	r4, r3
 8007e2c:	42a7      	cmp	r7, r4
 8007e2e:	dd1d      	ble.n	8007e6c <_strtol_l.isra.0+0xc2>
 8007e30:	1c53      	adds	r3, r2, #1
 8007e32:	d007      	beq.n	8007e44 <_strtol_l.isra.0+0x9a>
 8007e34:	4586      	cmp	lr, r0
 8007e36:	d316      	bcc.n	8007e66 <_strtol_l.isra.0+0xbc>
 8007e38:	d101      	bne.n	8007e3e <_strtol_l.isra.0+0x94>
 8007e3a:	45a4      	cmp	ip, r4
 8007e3c:	db13      	blt.n	8007e66 <_strtol_l.isra.0+0xbc>
 8007e3e:	fb00 4007 	mla	r0, r0, r7, r4
 8007e42:	2201      	movs	r2, #1
 8007e44:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007e48:	e7eb      	b.n	8007e22 <_strtol_l.isra.0+0x78>
 8007e4a:	270a      	movs	r7, #10
 8007e4c:	e7dd      	b.n	8007e0a <_strtol_l.isra.0+0x60>
 8007e4e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007e52:	2b19      	cmp	r3, #25
 8007e54:	d801      	bhi.n	8007e5a <_strtol_l.isra.0+0xb0>
 8007e56:	3c37      	subs	r4, #55	; 0x37
 8007e58:	e7e8      	b.n	8007e2c <_strtol_l.isra.0+0x82>
 8007e5a:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007e5e:	2b19      	cmp	r3, #25
 8007e60:	d804      	bhi.n	8007e6c <_strtol_l.isra.0+0xc2>
 8007e62:	3c57      	subs	r4, #87	; 0x57
 8007e64:	e7e2      	b.n	8007e2c <_strtol_l.isra.0+0x82>
 8007e66:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007e6a:	e7eb      	b.n	8007e44 <_strtol_l.isra.0+0x9a>
 8007e6c:	1c53      	adds	r3, r2, #1
 8007e6e:	d108      	bne.n	8007e82 <_strtol_l.isra.0+0xd8>
 8007e70:	2322      	movs	r3, #34	; 0x22
 8007e72:	f8c8 3000 	str.w	r3, [r8]
 8007e76:	4608      	mov	r0, r1
 8007e78:	f1ba 0f00 	cmp.w	sl, #0
 8007e7c:	d107      	bne.n	8007e8e <_strtol_l.isra.0+0xe4>
 8007e7e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e82:	b106      	cbz	r6, 8007e86 <_strtol_l.isra.0+0xdc>
 8007e84:	4240      	negs	r0, r0
 8007e86:	f1ba 0f00 	cmp.w	sl, #0
 8007e8a:	d00c      	beq.n	8007ea6 <_strtol_l.isra.0+0xfc>
 8007e8c:	b122      	cbz	r2, 8007e98 <_strtol_l.isra.0+0xee>
 8007e8e:	3d01      	subs	r5, #1
 8007e90:	f8ca 5000 	str.w	r5, [sl]
 8007e94:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e98:	464d      	mov	r5, r9
 8007e9a:	e7f9      	b.n	8007e90 <_strtol_l.isra.0+0xe6>
 8007e9c:	2430      	movs	r4, #48	; 0x30
 8007e9e:	2f00      	cmp	r7, #0
 8007ea0:	d1b3      	bne.n	8007e0a <_strtol_l.isra.0+0x60>
 8007ea2:	2708      	movs	r7, #8
 8007ea4:	e7b1      	b.n	8007e0a <_strtol_l.isra.0+0x60>
 8007ea6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08007eac <strtol>:
 8007eac:	4b08      	ldr	r3, [pc, #32]	; (8007ed0 <strtol+0x24>)
 8007eae:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007eb0:	681c      	ldr	r4, [r3, #0]
 8007eb2:	4d08      	ldr	r5, [pc, #32]	; (8007ed4 <strtol+0x28>)
 8007eb4:	6a23      	ldr	r3, [r4, #32]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	bf08      	it	eq
 8007eba:	462b      	moveq	r3, r5
 8007ebc:	9300      	str	r3, [sp, #0]
 8007ebe:	4613      	mov	r3, r2
 8007ec0:	460a      	mov	r2, r1
 8007ec2:	4601      	mov	r1, r0
 8007ec4:	4620      	mov	r0, r4
 8007ec6:	f7ff ff70 	bl	8007daa <_strtol_l.isra.0>
 8007eca:	b003      	add	sp, #12
 8007ecc:	bd30      	pop	{r4, r5, pc}
 8007ece:	bf00      	nop
 8007ed0:	20000138 	.word	0x20000138
 8007ed4:	2000022c 	.word	0x2000022c

08007ed8 <_svfprintf_r>:
 8007ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007edc:	b0bd      	sub	sp, #244	; 0xf4
 8007ede:	468a      	mov	sl, r1
 8007ee0:	4615      	mov	r5, r2
 8007ee2:	461f      	mov	r7, r3
 8007ee4:	4683      	mov	fp, r0
 8007ee6:	f001 fe29 	bl	8009b3c <_localeconv_r>
 8007eea:	6803      	ldr	r3, [r0, #0]
 8007eec:	930d      	str	r3, [sp, #52]	; 0x34
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f7f8 f976 	bl	80001e0 <strlen>
 8007ef4:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007ef8:	9008      	str	r0, [sp, #32]
 8007efa:	061b      	lsls	r3, r3, #24
 8007efc:	d518      	bpl.n	8007f30 <_svfprintf_r+0x58>
 8007efe:	f8da 3010 	ldr.w	r3, [sl, #16]
 8007f02:	b9ab      	cbnz	r3, 8007f30 <_svfprintf_r+0x58>
 8007f04:	2140      	movs	r1, #64	; 0x40
 8007f06:	4658      	mov	r0, fp
 8007f08:	f001 fe2e 	bl	8009b68 <_malloc_r>
 8007f0c:	f8ca 0000 	str.w	r0, [sl]
 8007f10:	f8ca 0010 	str.w	r0, [sl, #16]
 8007f14:	b948      	cbnz	r0, 8007f2a <_svfprintf_r+0x52>
 8007f16:	230c      	movs	r3, #12
 8007f18:	f8cb 3000 	str.w	r3, [fp]
 8007f1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007f20:	9309      	str	r3, [sp, #36]	; 0x24
 8007f22:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007f24:	b03d      	add	sp, #244	; 0xf4
 8007f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f2a:	2340      	movs	r3, #64	; 0x40
 8007f2c:	f8ca 3014 	str.w	r3, [sl, #20]
 8007f30:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8008198 <_svfprintf_r+0x2c0>
 8007f34:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007f38:	2300      	movs	r3, #0
 8007f3a:	ac2c      	add	r4, sp, #176	; 0xb0
 8007f3c:	941f      	str	r4, [sp, #124]	; 0x7c
 8007f3e:	9321      	str	r3, [sp, #132]	; 0x84
 8007f40:	9320      	str	r3, [sp, #128]	; 0x80
 8007f42:	9505      	str	r5, [sp, #20]
 8007f44:	9303      	str	r3, [sp, #12]
 8007f46:	9311      	str	r3, [sp, #68]	; 0x44
 8007f48:	9310      	str	r3, [sp, #64]	; 0x40
 8007f4a:	9309      	str	r3, [sp, #36]	; 0x24
 8007f4c:	9d05      	ldr	r5, [sp, #20]
 8007f4e:	462b      	mov	r3, r5
 8007f50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f54:	b112      	cbz	r2, 8007f5c <_svfprintf_r+0x84>
 8007f56:	2a25      	cmp	r2, #37	; 0x25
 8007f58:	f040 8083 	bne.w	8008062 <_svfprintf_r+0x18a>
 8007f5c:	9b05      	ldr	r3, [sp, #20]
 8007f5e:	1aee      	subs	r6, r5, r3
 8007f60:	d00d      	beq.n	8007f7e <_svfprintf_r+0xa6>
 8007f62:	e884 0048 	stmia.w	r4, {r3, r6}
 8007f66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f68:	4433      	add	r3, r6
 8007f6a:	9321      	str	r3, [sp, #132]	; 0x84
 8007f6c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007f6e:	3301      	adds	r3, #1
 8007f70:	2b07      	cmp	r3, #7
 8007f72:	9320      	str	r3, [sp, #128]	; 0x80
 8007f74:	dc77      	bgt.n	8008066 <_svfprintf_r+0x18e>
 8007f76:	3408      	adds	r4, #8
 8007f78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f7a:	4433      	add	r3, r6
 8007f7c:	9309      	str	r3, [sp, #36]	; 0x24
 8007f7e:	782b      	ldrb	r3, [r5, #0]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	f000 8729 	beq.w	8008dd8 <_svfprintf_r+0xf00>
 8007f86:	2300      	movs	r3, #0
 8007f88:	1c69      	adds	r1, r5, #1
 8007f8a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8007f8e:	461a      	mov	r2, r3
 8007f90:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8007f94:	930a      	str	r3, [sp, #40]	; 0x28
 8007f96:	461d      	mov	r5, r3
 8007f98:	200a      	movs	r0, #10
 8007f9a:	1c4e      	adds	r6, r1, #1
 8007f9c:	7809      	ldrb	r1, [r1, #0]
 8007f9e:	9605      	str	r6, [sp, #20]
 8007fa0:	9102      	str	r1, [sp, #8]
 8007fa2:	9902      	ldr	r1, [sp, #8]
 8007fa4:	3920      	subs	r1, #32
 8007fa6:	2958      	cmp	r1, #88	; 0x58
 8007fa8:	f200 8418 	bhi.w	80087dc <_svfprintf_r+0x904>
 8007fac:	e8df f011 	tbh	[pc, r1, lsl #1]
 8007fb0:	041600a6 	.word	0x041600a6
 8007fb4:	00ab0416 	.word	0x00ab0416
 8007fb8:	04160416 	.word	0x04160416
 8007fbc:	04160416 	.word	0x04160416
 8007fc0:	04160416 	.word	0x04160416
 8007fc4:	006500ae 	.word	0x006500ae
 8007fc8:	00b70416 	.word	0x00b70416
 8007fcc:	041600ba 	.word	0x041600ba
 8007fd0:	00da00d7 	.word	0x00da00d7
 8007fd4:	00da00da 	.word	0x00da00da
 8007fd8:	00da00da 	.word	0x00da00da
 8007fdc:	00da00da 	.word	0x00da00da
 8007fe0:	00da00da 	.word	0x00da00da
 8007fe4:	04160416 	.word	0x04160416
 8007fe8:	04160416 	.word	0x04160416
 8007fec:	04160416 	.word	0x04160416
 8007ff0:	04160416 	.word	0x04160416
 8007ff4:	04160416 	.word	0x04160416
 8007ff8:	012b0115 	.word	0x012b0115
 8007ffc:	012b0416 	.word	0x012b0416
 8008000:	04160416 	.word	0x04160416
 8008004:	04160416 	.word	0x04160416
 8008008:	041600ed 	.word	0x041600ed
 800800c:	03400416 	.word	0x03400416
 8008010:	04160416 	.word	0x04160416
 8008014:	04160416 	.word	0x04160416
 8008018:	03a80416 	.word	0x03a80416
 800801c:	04160416 	.word	0x04160416
 8008020:	04160086 	.word	0x04160086
 8008024:	04160416 	.word	0x04160416
 8008028:	04160416 	.word	0x04160416
 800802c:	04160416 	.word	0x04160416
 8008030:	04160416 	.word	0x04160416
 8008034:	01070416 	.word	0x01070416
 8008038:	012b006b 	.word	0x012b006b
 800803c:	012b012b 	.word	0x012b012b
 8008040:	006b00f0 	.word	0x006b00f0
 8008044:	04160416 	.word	0x04160416
 8008048:	041600fa 	.word	0x041600fa
 800804c:	03420322 	.word	0x03420322
 8008050:	01010376 	.word	0x01010376
 8008054:	03870416 	.word	0x03870416
 8008058:	03aa0416 	.word	0x03aa0416
 800805c:	04160416 	.word	0x04160416
 8008060:	03c2      	.short	0x03c2
 8008062:	461d      	mov	r5, r3
 8008064:	e773      	b.n	8007f4e <_svfprintf_r+0x76>
 8008066:	aa1f      	add	r2, sp, #124	; 0x7c
 8008068:	4651      	mov	r1, sl
 800806a:	4658      	mov	r0, fp
 800806c:	f002 fa88 	bl	800a580 <__ssprint_r>
 8008070:	2800      	cmp	r0, #0
 8008072:	f040 8692 	bne.w	8008d9a <_svfprintf_r+0xec2>
 8008076:	ac2c      	add	r4, sp, #176	; 0xb0
 8008078:	e77e      	b.n	8007f78 <_svfprintf_r+0xa0>
 800807a:	2301      	movs	r3, #1
 800807c:	222b      	movs	r2, #43	; 0x2b
 800807e:	9905      	ldr	r1, [sp, #20]
 8008080:	e78b      	b.n	8007f9a <_svfprintf_r+0xc2>
 8008082:	460f      	mov	r7, r1
 8008084:	e7fb      	b.n	800807e <_svfprintf_r+0x1a6>
 8008086:	b10b      	cbz	r3, 800808c <_svfprintf_r+0x1b4>
 8008088:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800808c:	06ae      	lsls	r6, r5, #26
 800808e:	f140 80aa 	bpl.w	80081e6 <_svfprintf_r+0x30e>
 8008092:	3707      	adds	r7, #7
 8008094:	f027 0707 	bic.w	r7, r7, #7
 8008098:	f107 0308 	add.w	r3, r7, #8
 800809c:	e9d7 6700 	ldrd	r6, r7, [r7]
 80080a0:	9304      	str	r3, [sp, #16]
 80080a2:	2e00      	cmp	r6, #0
 80080a4:	f177 0300 	sbcs.w	r3, r7, #0
 80080a8:	da06      	bge.n	80080b8 <_svfprintf_r+0x1e0>
 80080aa:	4276      	negs	r6, r6
 80080ac:	f04f 032d 	mov.w	r3, #45	; 0x2d
 80080b0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80080b4:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80080b8:	2301      	movs	r3, #1
 80080ba:	e2ca      	b.n	8008652 <_svfprintf_r+0x77a>
 80080bc:	b10b      	cbz	r3, 80080c2 <_svfprintf_r+0x1ea>
 80080be:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80080c2:	4b37      	ldr	r3, [pc, #220]	; (80081a0 <_svfprintf_r+0x2c8>)
 80080c4:	9311      	str	r3, [sp, #68]	; 0x44
 80080c6:	06ab      	lsls	r3, r5, #26
 80080c8:	f140 8339 	bpl.w	800873e <_svfprintf_r+0x866>
 80080cc:	3707      	adds	r7, #7
 80080ce:	f027 0707 	bic.w	r7, r7, #7
 80080d2:	f107 0308 	add.w	r3, r7, #8
 80080d6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80080da:	9304      	str	r3, [sp, #16]
 80080dc:	07e8      	lsls	r0, r5, #31
 80080de:	d50b      	bpl.n	80080f8 <_svfprintf_r+0x220>
 80080e0:	ea56 0307 	orrs.w	r3, r6, r7
 80080e4:	d008      	beq.n	80080f8 <_svfprintf_r+0x220>
 80080e6:	2330      	movs	r3, #48	; 0x30
 80080e8:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80080ec:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80080f0:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 80080f4:	f045 0502 	orr.w	r5, r5, #2
 80080f8:	2302      	movs	r3, #2
 80080fa:	e2a7      	b.n	800864c <_svfprintf_r+0x774>
 80080fc:	2a00      	cmp	r2, #0
 80080fe:	d1be      	bne.n	800807e <_svfprintf_r+0x1a6>
 8008100:	2301      	movs	r3, #1
 8008102:	2220      	movs	r2, #32
 8008104:	e7bb      	b.n	800807e <_svfprintf_r+0x1a6>
 8008106:	f045 0501 	orr.w	r5, r5, #1
 800810a:	e7b8      	b.n	800807e <_svfprintf_r+0x1a6>
 800810c:	683e      	ldr	r6, [r7, #0]
 800810e:	960a      	str	r6, [sp, #40]	; 0x28
 8008110:	2e00      	cmp	r6, #0
 8008112:	f107 0104 	add.w	r1, r7, #4
 8008116:	dab4      	bge.n	8008082 <_svfprintf_r+0x1aa>
 8008118:	4276      	negs	r6, r6
 800811a:	960a      	str	r6, [sp, #40]	; 0x28
 800811c:	460f      	mov	r7, r1
 800811e:	f045 0504 	orr.w	r5, r5, #4
 8008122:	e7ac      	b.n	800807e <_svfprintf_r+0x1a6>
 8008124:	9905      	ldr	r1, [sp, #20]
 8008126:	1c4e      	adds	r6, r1, #1
 8008128:	7809      	ldrb	r1, [r1, #0]
 800812a:	9102      	str	r1, [sp, #8]
 800812c:	292a      	cmp	r1, #42	; 0x2a
 800812e:	d010      	beq.n	8008152 <_svfprintf_r+0x27a>
 8008130:	f04f 0900 	mov.w	r9, #0
 8008134:	9605      	str	r6, [sp, #20]
 8008136:	9902      	ldr	r1, [sp, #8]
 8008138:	3930      	subs	r1, #48	; 0x30
 800813a:	2909      	cmp	r1, #9
 800813c:	f63f af31 	bhi.w	8007fa2 <_svfprintf_r+0xca>
 8008140:	fb00 1909 	mla	r9, r0, r9, r1
 8008144:	9905      	ldr	r1, [sp, #20]
 8008146:	460e      	mov	r6, r1
 8008148:	f816 1b01 	ldrb.w	r1, [r6], #1
 800814c:	9102      	str	r1, [sp, #8]
 800814e:	9605      	str	r6, [sp, #20]
 8008150:	e7f1      	b.n	8008136 <_svfprintf_r+0x25e>
 8008152:	6839      	ldr	r1, [r7, #0]
 8008154:	9605      	str	r6, [sp, #20]
 8008156:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 800815a:	3704      	adds	r7, #4
 800815c:	e78f      	b.n	800807e <_svfprintf_r+0x1a6>
 800815e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8008162:	e78c      	b.n	800807e <_svfprintf_r+0x1a6>
 8008164:	2100      	movs	r1, #0
 8008166:	910a      	str	r1, [sp, #40]	; 0x28
 8008168:	9902      	ldr	r1, [sp, #8]
 800816a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800816c:	3930      	subs	r1, #48	; 0x30
 800816e:	fb00 1106 	mla	r1, r0, r6, r1
 8008172:	910a      	str	r1, [sp, #40]	; 0x28
 8008174:	9905      	ldr	r1, [sp, #20]
 8008176:	460e      	mov	r6, r1
 8008178:	f816 1b01 	ldrb.w	r1, [r6], #1
 800817c:	9102      	str	r1, [sp, #8]
 800817e:	9902      	ldr	r1, [sp, #8]
 8008180:	9605      	str	r6, [sp, #20]
 8008182:	3930      	subs	r1, #48	; 0x30
 8008184:	2909      	cmp	r1, #9
 8008186:	d9ef      	bls.n	8008168 <_svfprintf_r+0x290>
 8008188:	e70b      	b.n	8007fa2 <_svfprintf_r+0xca>
 800818a:	f045 0508 	orr.w	r5, r5, #8
 800818e:	e776      	b.n	800807e <_svfprintf_r+0x1a6>
 8008190:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8008194:	e773      	b.n	800807e <_svfprintf_r+0x1a6>
 8008196:	bf00      	nop
	...
 80081a0:	0800b788 	.word	0x0800b788
 80081a4:	9905      	ldr	r1, [sp, #20]
 80081a6:	7809      	ldrb	r1, [r1, #0]
 80081a8:	296c      	cmp	r1, #108	; 0x6c
 80081aa:	d105      	bne.n	80081b8 <_svfprintf_r+0x2e0>
 80081ac:	9905      	ldr	r1, [sp, #20]
 80081ae:	3101      	adds	r1, #1
 80081b0:	9105      	str	r1, [sp, #20]
 80081b2:	f045 0520 	orr.w	r5, r5, #32
 80081b6:	e762      	b.n	800807e <_svfprintf_r+0x1a6>
 80081b8:	f045 0510 	orr.w	r5, r5, #16
 80081bc:	e75f      	b.n	800807e <_svfprintf_r+0x1a6>
 80081be:	1d3b      	adds	r3, r7, #4
 80081c0:	9304      	str	r3, [sp, #16]
 80081c2:	2600      	movs	r6, #0
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80081ca:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80081ce:	f04f 0901 	mov.w	r9, #1
 80081d2:	4637      	mov	r7, r6
 80081d4:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 80081d8:	e11b      	b.n	8008412 <_svfprintf_r+0x53a>
 80081da:	b10b      	cbz	r3, 80081e0 <_svfprintf_r+0x308>
 80081dc:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80081e0:	f045 0510 	orr.w	r5, r5, #16
 80081e4:	e752      	b.n	800808c <_svfprintf_r+0x1b4>
 80081e6:	f015 0f10 	tst.w	r5, #16
 80081ea:	f107 0304 	add.w	r3, r7, #4
 80081ee:	d003      	beq.n	80081f8 <_svfprintf_r+0x320>
 80081f0:	683e      	ldr	r6, [r7, #0]
 80081f2:	9304      	str	r3, [sp, #16]
 80081f4:	17f7      	asrs	r7, r6, #31
 80081f6:	e754      	b.n	80080a2 <_svfprintf_r+0x1ca>
 80081f8:	683e      	ldr	r6, [r7, #0]
 80081fa:	9304      	str	r3, [sp, #16]
 80081fc:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008200:	bf18      	it	ne
 8008202:	b236      	sxthne	r6, r6
 8008204:	e7f6      	b.n	80081f4 <_svfprintf_r+0x31c>
 8008206:	b10b      	cbz	r3, 800820c <_svfprintf_r+0x334>
 8008208:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800820c:	3707      	adds	r7, #7
 800820e:	f027 0707 	bic.w	r7, r7, #7
 8008212:	f107 0308 	add.w	r3, r7, #8
 8008216:	9304      	str	r3, [sp, #16]
 8008218:	ed97 7b00 	vldr	d7, [r7]
 800821c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008220:	9b06      	ldr	r3, [sp, #24]
 8008222:	9312      	str	r3, [sp, #72]	; 0x48
 8008224:	9b07      	ldr	r3, [sp, #28]
 8008226:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800822a:	9313      	str	r3, [sp, #76]	; 0x4c
 800822c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008230:	4b4a      	ldr	r3, [pc, #296]	; (800835c <_svfprintf_r+0x484>)
 8008232:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8008236:	f7f8 fc7d 	bl	8000b34 <__aeabi_dcmpun>
 800823a:	2800      	cmp	r0, #0
 800823c:	f040 85d5 	bne.w	8008dea <_svfprintf_r+0xf12>
 8008240:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008244:	4b45      	ldr	r3, [pc, #276]	; (800835c <_svfprintf_r+0x484>)
 8008246:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800824a:	f7f8 fc55 	bl	8000af8 <__aeabi_dcmple>
 800824e:	2800      	cmp	r0, #0
 8008250:	f040 85cb 	bne.w	8008dea <_svfprintf_r+0xf12>
 8008254:	2200      	movs	r2, #0
 8008256:	2300      	movs	r3, #0
 8008258:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800825c:	f7f8 fc42 	bl	8000ae4 <__aeabi_dcmplt>
 8008260:	b110      	cbz	r0, 8008268 <_svfprintf_r+0x390>
 8008262:	232d      	movs	r3, #45	; 0x2d
 8008264:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8008268:	4b3d      	ldr	r3, [pc, #244]	; (8008360 <_svfprintf_r+0x488>)
 800826a:	4a3e      	ldr	r2, [pc, #248]	; (8008364 <_svfprintf_r+0x48c>)
 800826c:	9902      	ldr	r1, [sp, #8]
 800826e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8008272:	2947      	cmp	r1, #71	; 0x47
 8008274:	bfcc      	ite	gt
 8008276:	4690      	movgt	r8, r2
 8008278:	4698      	movle	r8, r3
 800827a:	f04f 0903 	mov.w	r9, #3
 800827e:	2600      	movs	r6, #0
 8008280:	4637      	mov	r7, r6
 8008282:	e0c6      	b.n	8008412 <_svfprintf_r+0x53a>
 8008284:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
 8008288:	d022      	beq.n	80082d0 <_svfprintf_r+0x3f8>
 800828a:	9b02      	ldr	r3, [sp, #8]
 800828c:	f023 0320 	bic.w	r3, r3, #32
 8008290:	2b47      	cmp	r3, #71	; 0x47
 8008292:	d104      	bne.n	800829e <_svfprintf_r+0x3c6>
 8008294:	f1b9 0f00 	cmp.w	r9, #0
 8008298:	bf08      	it	eq
 800829a:	f04f 0901 	moveq.w	r9, #1
 800829e:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 80082a2:	930c      	str	r3, [sp, #48]	; 0x30
 80082a4:	9b07      	ldr	r3, [sp, #28]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	da15      	bge.n	80082d6 <_svfprintf_r+0x3fe>
 80082aa:	9b06      	ldr	r3, [sp, #24]
 80082ac:	930e      	str	r3, [sp, #56]	; 0x38
 80082ae:	9b07      	ldr	r3, [sp, #28]
 80082b0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80082b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80082b6:	232d      	movs	r3, #45	; 0x2d
 80082b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80082ba:	9b02      	ldr	r3, [sp, #8]
 80082bc:	f023 0720 	bic.w	r7, r3, #32
 80082c0:	2f46      	cmp	r7, #70	; 0x46
 80082c2:	d00e      	beq.n	80082e2 <_svfprintf_r+0x40a>
 80082c4:	2f45      	cmp	r7, #69	; 0x45
 80082c6:	d146      	bne.n	8008356 <_svfprintf_r+0x47e>
 80082c8:	f109 0601 	add.w	r6, r9, #1
 80082cc:	2102      	movs	r1, #2
 80082ce:	e00a      	b.n	80082e6 <_svfprintf_r+0x40e>
 80082d0:	f04f 0906 	mov.w	r9, #6
 80082d4:	e7e3      	b.n	800829e <_svfprintf_r+0x3c6>
 80082d6:	ed9d 7b06 	vldr	d7, [sp, #24]
 80082da:	2300      	movs	r3, #0
 80082dc:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80082e0:	e7ea      	b.n	80082b8 <_svfprintf_r+0x3e0>
 80082e2:	464e      	mov	r6, r9
 80082e4:	2103      	movs	r1, #3
 80082e6:	ab1d      	add	r3, sp, #116	; 0x74
 80082e8:	9301      	str	r3, [sp, #4]
 80082ea:	ab1a      	add	r3, sp, #104	; 0x68
 80082ec:	9300      	str	r3, [sp, #0]
 80082ee:	4632      	mov	r2, r6
 80082f0:	ab19      	add	r3, sp, #100	; 0x64
 80082f2:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 80082f6:	4658      	mov	r0, fp
 80082f8:	f000 fe4e 	bl	8008f98 <_dtoa_r>
 80082fc:	2f47      	cmp	r7, #71	; 0x47
 80082fe:	4680      	mov	r8, r0
 8008300:	d102      	bne.n	8008308 <_svfprintf_r+0x430>
 8008302:	07e8      	lsls	r0, r5, #31
 8008304:	f140 857e 	bpl.w	8008e04 <_svfprintf_r+0xf2c>
 8008308:	eb08 0306 	add.w	r3, r8, r6
 800830c:	2f46      	cmp	r7, #70	; 0x46
 800830e:	9303      	str	r3, [sp, #12]
 8008310:	d111      	bne.n	8008336 <_svfprintf_r+0x45e>
 8008312:	f898 3000 	ldrb.w	r3, [r8]
 8008316:	2b30      	cmp	r3, #48	; 0x30
 8008318:	d109      	bne.n	800832e <_svfprintf_r+0x456>
 800831a:	2200      	movs	r2, #0
 800831c:	2300      	movs	r3, #0
 800831e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008322:	f7f8 fbd5 	bl	8000ad0 <__aeabi_dcmpeq>
 8008326:	b910      	cbnz	r0, 800832e <_svfprintf_r+0x456>
 8008328:	f1c6 0601 	rsb	r6, r6, #1
 800832c:	9619      	str	r6, [sp, #100]	; 0x64
 800832e:	9a03      	ldr	r2, [sp, #12]
 8008330:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008332:	441a      	add	r2, r3
 8008334:	9203      	str	r2, [sp, #12]
 8008336:	2200      	movs	r2, #0
 8008338:	2300      	movs	r3, #0
 800833a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800833e:	f7f8 fbc7 	bl	8000ad0 <__aeabi_dcmpeq>
 8008342:	b988      	cbnz	r0, 8008368 <_svfprintf_r+0x490>
 8008344:	2230      	movs	r2, #48	; 0x30
 8008346:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008348:	9903      	ldr	r1, [sp, #12]
 800834a:	4299      	cmp	r1, r3
 800834c:	d90e      	bls.n	800836c <_svfprintf_r+0x494>
 800834e:	1c59      	adds	r1, r3, #1
 8008350:	911d      	str	r1, [sp, #116]	; 0x74
 8008352:	701a      	strb	r2, [r3, #0]
 8008354:	e7f7      	b.n	8008346 <_svfprintf_r+0x46e>
 8008356:	464e      	mov	r6, r9
 8008358:	e7b8      	b.n	80082cc <_svfprintf_r+0x3f4>
 800835a:	bf00      	nop
 800835c:	7fefffff 	.word	0x7fefffff
 8008360:	0800b778 	.word	0x0800b778
 8008364:	0800b77c 	.word	0x0800b77c
 8008368:	9b03      	ldr	r3, [sp, #12]
 800836a:	931d      	str	r3, [sp, #116]	; 0x74
 800836c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800836e:	2f47      	cmp	r7, #71	; 0x47
 8008370:	eba3 0308 	sub.w	r3, r3, r8
 8008374:	9303      	str	r3, [sp, #12]
 8008376:	f040 80fa 	bne.w	800856e <_svfprintf_r+0x696>
 800837a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800837c:	1cd9      	adds	r1, r3, #3
 800837e:	db02      	blt.n	8008386 <_svfprintf_r+0x4ae>
 8008380:	4599      	cmp	r9, r3
 8008382:	f280 8120 	bge.w	80085c6 <_svfprintf_r+0x6ee>
 8008386:	9b02      	ldr	r3, [sp, #8]
 8008388:	3b02      	subs	r3, #2
 800838a:	9302      	str	r3, [sp, #8]
 800838c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800838e:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8008392:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 8008396:	1e53      	subs	r3, r2, #1
 8008398:	2b00      	cmp	r3, #0
 800839a:	9319      	str	r3, [sp, #100]	; 0x64
 800839c:	bfb6      	itet	lt
 800839e:	f1c2 0301 	rsblt	r3, r2, #1
 80083a2:	222b      	movge	r2, #43	; 0x2b
 80083a4:	222d      	movlt	r2, #45	; 0x2d
 80083a6:	2b09      	cmp	r3, #9
 80083a8:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 80083ac:	f340 80fb 	ble.w	80085a6 <_svfprintf_r+0x6ce>
 80083b0:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 80083b4:	260a      	movs	r6, #10
 80083b6:	fb93 f0f6 	sdiv	r0, r3, r6
 80083ba:	fb06 3310 	mls	r3, r6, r0, r3
 80083be:	3330      	adds	r3, #48	; 0x30
 80083c0:	2809      	cmp	r0, #9
 80083c2:	f802 3c01 	strb.w	r3, [r2, #-1]
 80083c6:	f102 31ff 	add.w	r1, r2, #4294967295	; 0xffffffff
 80083ca:	4603      	mov	r3, r0
 80083cc:	f300 80e4 	bgt.w	8008598 <_svfprintf_r+0x6c0>
 80083d0:	3330      	adds	r3, #48	; 0x30
 80083d2:	f801 3c01 	strb.w	r3, [r1, #-1]
 80083d6:	3a02      	subs	r2, #2
 80083d8:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 80083dc:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 80083e0:	4282      	cmp	r2, r0
 80083e2:	4619      	mov	r1, r3
 80083e4:	f0c0 80da 	bcc.w	800859c <_svfprintf_r+0x6c4>
 80083e8:	9a03      	ldr	r2, [sp, #12]
 80083ea:	ab1b      	add	r3, sp, #108	; 0x6c
 80083ec:	1acb      	subs	r3, r1, r3
 80083ee:	2a01      	cmp	r2, #1
 80083f0:	9310      	str	r3, [sp, #64]	; 0x40
 80083f2:	eb03 0902 	add.w	r9, r3, r2
 80083f6:	dc02      	bgt.n	80083fe <_svfprintf_r+0x526>
 80083f8:	f015 0701 	ands.w	r7, r5, #1
 80083fc:	d002      	beq.n	8008404 <_svfprintf_r+0x52c>
 80083fe:	9b08      	ldr	r3, [sp, #32]
 8008400:	2700      	movs	r7, #0
 8008402:	4499      	add	r9, r3
 8008404:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008406:	b113      	cbz	r3, 800840e <_svfprintf_r+0x536>
 8008408:	232d      	movs	r3, #45	; 0x2d
 800840a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800840e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008410:	2600      	movs	r6, #0
 8008412:	454e      	cmp	r6, r9
 8008414:	4633      	mov	r3, r6
 8008416:	bfb8      	it	lt
 8008418:	464b      	movlt	r3, r9
 800841a:	930b      	str	r3, [sp, #44]	; 0x2c
 800841c:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8008420:	b113      	cbz	r3, 8008428 <_svfprintf_r+0x550>
 8008422:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008424:	3301      	adds	r3, #1
 8008426:	930b      	str	r3, [sp, #44]	; 0x2c
 8008428:	f015 0302 	ands.w	r3, r5, #2
 800842c:	9314      	str	r3, [sp, #80]	; 0x50
 800842e:	bf1e      	ittt	ne
 8008430:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8008432:	3302      	addne	r3, #2
 8008434:	930b      	strne	r3, [sp, #44]	; 0x2c
 8008436:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 800843a:	9315      	str	r3, [sp, #84]	; 0x54
 800843c:	d118      	bne.n	8008470 <_svfprintf_r+0x598>
 800843e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008440:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008442:	1a9b      	subs	r3, r3, r2
 8008444:	2b00      	cmp	r3, #0
 8008446:	930c      	str	r3, [sp, #48]	; 0x30
 8008448:	dd12      	ble.n	8008470 <_svfprintf_r+0x598>
 800844a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800844c:	2b10      	cmp	r3, #16
 800844e:	4ba9      	ldr	r3, [pc, #676]	; (80086f4 <_svfprintf_r+0x81c>)
 8008450:	6023      	str	r3, [r4, #0]
 8008452:	f300 81d5 	bgt.w	8008800 <_svfprintf_r+0x928>
 8008456:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008458:	6063      	str	r3, [r4, #4]
 800845a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800845c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800845e:	4413      	add	r3, r2
 8008460:	9321      	str	r3, [sp, #132]	; 0x84
 8008462:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008464:	3301      	adds	r3, #1
 8008466:	2b07      	cmp	r3, #7
 8008468:	9320      	str	r3, [sp, #128]	; 0x80
 800846a:	f300 81e2 	bgt.w	8008832 <_svfprintf_r+0x95a>
 800846e:	3408      	adds	r4, #8
 8008470:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8008474:	b173      	cbz	r3, 8008494 <_svfprintf_r+0x5bc>
 8008476:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 800847a:	6023      	str	r3, [r4, #0]
 800847c:	2301      	movs	r3, #1
 800847e:	6063      	str	r3, [r4, #4]
 8008480:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008482:	3301      	adds	r3, #1
 8008484:	9321      	str	r3, [sp, #132]	; 0x84
 8008486:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008488:	3301      	adds	r3, #1
 800848a:	2b07      	cmp	r3, #7
 800848c:	9320      	str	r3, [sp, #128]	; 0x80
 800848e:	f300 81da 	bgt.w	8008846 <_svfprintf_r+0x96e>
 8008492:	3408      	adds	r4, #8
 8008494:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008496:	b16b      	cbz	r3, 80084b4 <_svfprintf_r+0x5dc>
 8008498:	ab18      	add	r3, sp, #96	; 0x60
 800849a:	6023      	str	r3, [r4, #0]
 800849c:	2302      	movs	r3, #2
 800849e:	6063      	str	r3, [r4, #4]
 80084a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80084a2:	3302      	adds	r3, #2
 80084a4:	9321      	str	r3, [sp, #132]	; 0x84
 80084a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80084a8:	3301      	adds	r3, #1
 80084aa:	2b07      	cmp	r3, #7
 80084ac:	9320      	str	r3, [sp, #128]	; 0x80
 80084ae:	f300 81d4 	bgt.w	800885a <_svfprintf_r+0x982>
 80084b2:	3408      	adds	r4, #8
 80084b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80084b6:	2b80      	cmp	r3, #128	; 0x80
 80084b8:	d114      	bne.n	80084e4 <_svfprintf_r+0x60c>
 80084ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80084be:	1a9b      	subs	r3, r3, r2
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	dd0f      	ble.n	80084e4 <_svfprintf_r+0x60c>
 80084c4:	4a8c      	ldr	r2, [pc, #560]	; (80086f8 <_svfprintf_r+0x820>)
 80084c6:	6022      	str	r2, [r4, #0]
 80084c8:	2b10      	cmp	r3, #16
 80084ca:	f300 81d0 	bgt.w	800886e <_svfprintf_r+0x996>
 80084ce:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80084d0:	6063      	str	r3, [r4, #4]
 80084d2:	4413      	add	r3, r2
 80084d4:	9321      	str	r3, [sp, #132]	; 0x84
 80084d6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80084d8:	3301      	adds	r3, #1
 80084da:	2b07      	cmp	r3, #7
 80084dc:	9320      	str	r3, [sp, #128]	; 0x80
 80084de:	f300 81df 	bgt.w	80088a0 <_svfprintf_r+0x9c8>
 80084e2:	3408      	adds	r4, #8
 80084e4:	eba6 0609 	sub.w	r6, r6, r9
 80084e8:	2e00      	cmp	r6, #0
 80084ea:	dd0f      	ble.n	800850c <_svfprintf_r+0x634>
 80084ec:	4b82      	ldr	r3, [pc, #520]	; (80086f8 <_svfprintf_r+0x820>)
 80084ee:	6023      	str	r3, [r4, #0]
 80084f0:	2e10      	cmp	r6, #16
 80084f2:	f300 81df 	bgt.w	80088b4 <_svfprintf_r+0x9dc>
 80084f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80084f8:	9821      	ldr	r0, [sp, #132]	; 0x84
 80084fa:	6066      	str	r6, [r4, #4]
 80084fc:	3301      	adds	r3, #1
 80084fe:	4406      	add	r6, r0
 8008500:	2b07      	cmp	r3, #7
 8008502:	9621      	str	r6, [sp, #132]	; 0x84
 8008504:	9320      	str	r3, [sp, #128]	; 0x80
 8008506:	f300 81ec 	bgt.w	80088e2 <_svfprintf_r+0xa0a>
 800850a:	3408      	adds	r4, #8
 800850c:	05eb      	lsls	r3, r5, #23
 800850e:	f100 81f2 	bmi.w	80088f6 <_svfprintf_r+0xa1e>
 8008512:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008514:	e884 0300 	stmia.w	r4, {r8, r9}
 8008518:	444b      	add	r3, r9
 800851a:	9321      	str	r3, [sp, #132]	; 0x84
 800851c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800851e:	3301      	adds	r3, #1
 8008520:	2b07      	cmp	r3, #7
 8008522:	9320      	str	r3, [sp, #128]	; 0x80
 8008524:	f340 8419 	ble.w	8008d5a <_svfprintf_r+0xe82>
 8008528:	aa1f      	add	r2, sp, #124	; 0x7c
 800852a:	4651      	mov	r1, sl
 800852c:	4658      	mov	r0, fp
 800852e:	f002 f827 	bl	800a580 <__ssprint_r>
 8008532:	2800      	cmp	r0, #0
 8008534:	f040 8431 	bne.w	8008d9a <_svfprintf_r+0xec2>
 8008538:	ac2c      	add	r4, sp, #176	; 0xb0
 800853a:	076b      	lsls	r3, r5, #29
 800853c:	f100 8410 	bmi.w	8008d60 <_svfprintf_r+0xe88>
 8008540:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008542:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008544:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008546:	428a      	cmp	r2, r1
 8008548:	bfac      	ite	ge
 800854a:	189b      	addge	r3, r3, r2
 800854c:	185b      	addlt	r3, r3, r1
 800854e:	9309      	str	r3, [sp, #36]	; 0x24
 8008550:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008552:	b13b      	cbz	r3, 8008564 <_svfprintf_r+0x68c>
 8008554:	aa1f      	add	r2, sp, #124	; 0x7c
 8008556:	4651      	mov	r1, sl
 8008558:	4658      	mov	r0, fp
 800855a:	f002 f811 	bl	800a580 <__ssprint_r>
 800855e:	2800      	cmp	r0, #0
 8008560:	f040 841b 	bne.w	8008d9a <_svfprintf_r+0xec2>
 8008564:	2300      	movs	r3, #0
 8008566:	9320      	str	r3, [sp, #128]	; 0x80
 8008568:	9f04      	ldr	r7, [sp, #16]
 800856a:	ac2c      	add	r4, sp, #176	; 0xb0
 800856c:	e4ee      	b.n	8007f4c <_svfprintf_r+0x74>
 800856e:	9b02      	ldr	r3, [sp, #8]
 8008570:	2b65      	cmp	r3, #101	; 0x65
 8008572:	f77f af0b 	ble.w	800838c <_svfprintf_r+0x4b4>
 8008576:	9b02      	ldr	r3, [sp, #8]
 8008578:	2b66      	cmp	r3, #102	; 0x66
 800857a:	d124      	bne.n	80085c6 <_svfprintf_r+0x6ee>
 800857c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800857e:	2b00      	cmp	r3, #0
 8008580:	dd19      	ble.n	80085b6 <_svfprintf_r+0x6de>
 8008582:	f1b9 0f00 	cmp.w	r9, #0
 8008586:	d101      	bne.n	800858c <_svfprintf_r+0x6b4>
 8008588:	07ea      	lsls	r2, r5, #31
 800858a:	d502      	bpl.n	8008592 <_svfprintf_r+0x6ba>
 800858c:	9a08      	ldr	r2, [sp, #32]
 800858e:	4413      	add	r3, r2
 8008590:	444b      	add	r3, r9
 8008592:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8008594:	4699      	mov	r9, r3
 8008596:	e735      	b.n	8008404 <_svfprintf_r+0x52c>
 8008598:	460a      	mov	r2, r1
 800859a:	e70c      	b.n	80083b6 <_svfprintf_r+0x4de>
 800859c:	f812 1b01 	ldrb.w	r1, [r2], #1
 80085a0:	f803 1b01 	strb.w	r1, [r3], #1
 80085a4:	e71c      	b.n	80083e0 <_svfprintf_r+0x508>
 80085a6:	2230      	movs	r2, #48	; 0x30
 80085a8:	4413      	add	r3, r2
 80085aa:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 80085ae:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 80085b2:	a91c      	add	r1, sp, #112	; 0x70
 80085b4:	e718      	b.n	80083e8 <_svfprintf_r+0x510>
 80085b6:	f1b9 0f00 	cmp.w	r9, #0
 80085ba:	d101      	bne.n	80085c0 <_svfprintf_r+0x6e8>
 80085bc:	07eb      	lsls	r3, r5, #31
 80085be:	d515      	bpl.n	80085ec <_svfprintf_r+0x714>
 80085c0:	9b08      	ldr	r3, [sp, #32]
 80085c2:	3301      	adds	r3, #1
 80085c4:	e7e4      	b.n	8008590 <_svfprintf_r+0x6b8>
 80085c6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80085c8:	9b03      	ldr	r3, [sp, #12]
 80085ca:	429a      	cmp	r2, r3
 80085cc:	db06      	blt.n	80085dc <_svfprintf_r+0x704>
 80085ce:	07ef      	lsls	r7, r5, #31
 80085d0:	d50e      	bpl.n	80085f0 <_svfprintf_r+0x718>
 80085d2:	9b08      	ldr	r3, [sp, #32]
 80085d4:	4413      	add	r3, r2
 80085d6:	2267      	movs	r2, #103	; 0x67
 80085d8:	9202      	str	r2, [sp, #8]
 80085da:	e7da      	b.n	8008592 <_svfprintf_r+0x6ba>
 80085dc:	9b03      	ldr	r3, [sp, #12]
 80085de:	9908      	ldr	r1, [sp, #32]
 80085e0:	2a00      	cmp	r2, #0
 80085e2:	440b      	add	r3, r1
 80085e4:	dcf7      	bgt.n	80085d6 <_svfprintf_r+0x6fe>
 80085e6:	f1c2 0201 	rsb	r2, r2, #1
 80085ea:	e7f3      	b.n	80085d4 <_svfprintf_r+0x6fc>
 80085ec:	2301      	movs	r3, #1
 80085ee:	e7d0      	b.n	8008592 <_svfprintf_r+0x6ba>
 80085f0:	4613      	mov	r3, r2
 80085f2:	e7f0      	b.n	80085d6 <_svfprintf_r+0x6fe>
 80085f4:	b10b      	cbz	r3, 80085fa <_svfprintf_r+0x722>
 80085f6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80085fa:	f015 0f20 	tst.w	r5, #32
 80085fe:	f107 0304 	add.w	r3, r7, #4
 8008602:	d008      	beq.n	8008616 <_svfprintf_r+0x73e>
 8008604:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008606:	683a      	ldr	r2, [r7, #0]
 8008608:	17ce      	asrs	r6, r1, #31
 800860a:	4608      	mov	r0, r1
 800860c:	4631      	mov	r1, r6
 800860e:	e9c2 0100 	strd	r0, r1, [r2]
 8008612:	461f      	mov	r7, r3
 8008614:	e49a      	b.n	8007f4c <_svfprintf_r+0x74>
 8008616:	06ee      	lsls	r6, r5, #27
 8008618:	d503      	bpl.n	8008622 <_svfprintf_r+0x74a>
 800861a:	683a      	ldr	r2, [r7, #0]
 800861c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800861e:	6011      	str	r1, [r2, #0]
 8008620:	e7f7      	b.n	8008612 <_svfprintf_r+0x73a>
 8008622:	0668      	lsls	r0, r5, #25
 8008624:	d5f9      	bpl.n	800861a <_svfprintf_r+0x742>
 8008626:	683a      	ldr	r2, [r7, #0]
 8008628:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800862c:	8011      	strh	r1, [r2, #0]
 800862e:	e7f0      	b.n	8008612 <_svfprintf_r+0x73a>
 8008630:	f045 0510 	orr.w	r5, r5, #16
 8008634:	f015 0320 	ands.w	r3, r5, #32
 8008638:	d022      	beq.n	8008680 <_svfprintf_r+0x7a8>
 800863a:	3707      	adds	r7, #7
 800863c:	f027 0707 	bic.w	r7, r7, #7
 8008640:	f107 0308 	add.w	r3, r7, #8
 8008644:	e9d7 6700 	ldrd	r6, r7, [r7]
 8008648:	9304      	str	r3, [sp, #16]
 800864a:	2300      	movs	r3, #0
 800864c:	2200      	movs	r2, #0
 800864e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008652:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
 8008656:	f000 83db 	beq.w	8008e10 <_svfprintf_r+0xf38>
 800865a:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 800865e:	920b      	str	r2, [sp, #44]	; 0x2c
 8008660:	ea56 0207 	orrs.w	r2, r6, r7
 8008664:	f040 83d9 	bne.w	8008e1a <_svfprintf_r+0xf42>
 8008668:	f1b9 0f00 	cmp.w	r9, #0
 800866c:	f000 80aa 	beq.w	80087c4 <_svfprintf_r+0x8ec>
 8008670:	2b01      	cmp	r3, #1
 8008672:	d076      	beq.n	8008762 <_svfprintf_r+0x88a>
 8008674:	2b02      	cmp	r3, #2
 8008676:	f000 8091 	beq.w	800879c <_svfprintf_r+0x8c4>
 800867a:	2600      	movs	r6, #0
 800867c:	2700      	movs	r7, #0
 800867e:	e3d2      	b.n	8008e26 <_svfprintf_r+0xf4e>
 8008680:	1d3a      	adds	r2, r7, #4
 8008682:	f015 0110 	ands.w	r1, r5, #16
 8008686:	9204      	str	r2, [sp, #16]
 8008688:	d002      	beq.n	8008690 <_svfprintf_r+0x7b8>
 800868a:	683e      	ldr	r6, [r7, #0]
 800868c:	2700      	movs	r7, #0
 800868e:	e7dd      	b.n	800864c <_svfprintf_r+0x774>
 8008690:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8008694:	d0f9      	beq.n	800868a <_svfprintf_r+0x7b2>
 8008696:	883e      	ldrh	r6, [r7, #0]
 8008698:	2700      	movs	r7, #0
 800869a:	e7d6      	b.n	800864a <_svfprintf_r+0x772>
 800869c:	1d3b      	adds	r3, r7, #4
 800869e:	9304      	str	r3, [sp, #16]
 80086a0:	2330      	movs	r3, #48	; 0x30
 80086a2:	2278      	movs	r2, #120	; 0x78
 80086a4:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80086a8:	4b14      	ldr	r3, [pc, #80]	; (80086fc <_svfprintf_r+0x824>)
 80086aa:	683e      	ldr	r6, [r7, #0]
 80086ac:	9311      	str	r3, [sp, #68]	; 0x44
 80086ae:	2700      	movs	r7, #0
 80086b0:	f045 0502 	orr.w	r5, r5, #2
 80086b4:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 80086b8:	2302      	movs	r3, #2
 80086ba:	9202      	str	r2, [sp, #8]
 80086bc:	e7c6      	b.n	800864c <_svfprintf_r+0x774>
 80086be:	1d3b      	adds	r3, r7, #4
 80086c0:	2600      	movs	r6, #0
 80086c2:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
 80086c6:	9304      	str	r3, [sp, #16]
 80086c8:	f8d7 8000 	ldr.w	r8, [r7]
 80086cc:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80086d0:	d00a      	beq.n	80086e8 <_svfprintf_r+0x810>
 80086d2:	464a      	mov	r2, r9
 80086d4:	4631      	mov	r1, r6
 80086d6:	4640      	mov	r0, r8
 80086d8:	f7f7 fd8a 	bl	80001f0 <memchr>
 80086dc:	2800      	cmp	r0, #0
 80086de:	f000 808d 	beq.w	80087fc <_svfprintf_r+0x924>
 80086e2:	eba0 0908 	sub.w	r9, r0, r8
 80086e6:	e5cb      	b.n	8008280 <_svfprintf_r+0x3a8>
 80086e8:	4640      	mov	r0, r8
 80086ea:	f7f7 fd79 	bl	80001e0 <strlen>
 80086ee:	4681      	mov	r9, r0
 80086f0:	e5c6      	b.n	8008280 <_svfprintf_r+0x3a8>
 80086f2:	bf00      	nop
 80086f4:	0800b7ac 	.word	0x0800b7ac
 80086f8:	0800b7bc 	.word	0x0800b7bc
 80086fc:	0800b799 	.word	0x0800b799
 8008700:	f045 0510 	orr.w	r5, r5, #16
 8008704:	06a9      	lsls	r1, r5, #26
 8008706:	d509      	bpl.n	800871c <_svfprintf_r+0x844>
 8008708:	3707      	adds	r7, #7
 800870a:	f027 0707 	bic.w	r7, r7, #7
 800870e:	f107 0308 	add.w	r3, r7, #8
 8008712:	e9d7 6700 	ldrd	r6, r7, [r7]
 8008716:	9304      	str	r3, [sp, #16]
 8008718:	2301      	movs	r3, #1
 800871a:	e797      	b.n	800864c <_svfprintf_r+0x774>
 800871c:	1d3b      	adds	r3, r7, #4
 800871e:	f015 0f10 	tst.w	r5, #16
 8008722:	9304      	str	r3, [sp, #16]
 8008724:	d001      	beq.n	800872a <_svfprintf_r+0x852>
 8008726:	683e      	ldr	r6, [r7, #0]
 8008728:	e002      	b.n	8008730 <_svfprintf_r+0x858>
 800872a:	066a      	lsls	r2, r5, #25
 800872c:	d5fb      	bpl.n	8008726 <_svfprintf_r+0x84e>
 800872e:	883e      	ldrh	r6, [r7, #0]
 8008730:	2700      	movs	r7, #0
 8008732:	e7f1      	b.n	8008718 <_svfprintf_r+0x840>
 8008734:	b10b      	cbz	r3, 800873a <_svfprintf_r+0x862>
 8008736:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800873a:	4ba3      	ldr	r3, [pc, #652]	; (80089c8 <_svfprintf_r+0xaf0>)
 800873c:	e4c2      	b.n	80080c4 <_svfprintf_r+0x1ec>
 800873e:	1d3b      	adds	r3, r7, #4
 8008740:	f015 0f10 	tst.w	r5, #16
 8008744:	9304      	str	r3, [sp, #16]
 8008746:	d001      	beq.n	800874c <_svfprintf_r+0x874>
 8008748:	683e      	ldr	r6, [r7, #0]
 800874a:	e002      	b.n	8008752 <_svfprintf_r+0x87a>
 800874c:	066e      	lsls	r6, r5, #25
 800874e:	d5fb      	bpl.n	8008748 <_svfprintf_r+0x870>
 8008750:	883e      	ldrh	r6, [r7, #0]
 8008752:	2700      	movs	r7, #0
 8008754:	e4c2      	b.n	80080dc <_svfprintf_r+0x204>
 8008756:	4643      	mov	r3, r8
 8008758:	e366      	b.n	8008e28 <_svfprintf_r+0xf50>
 800875a:	2f00      	cmp	r7, #0
 800875c:	bf08      	it	eq
 800875e:	2e0a      	cmpeq	r6, #10
 8008760:	d205      	bcs.n	800876e <_svfprintf_r+0x896>
 8008762:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8008766:	3630      	adds	r6, #48	; 0x30
 8008768:	f808 6d41 	strb.w	r6, [r8, #-65]!
 800876c:	e377      	b.n	8008e5e <_svfprintf_r+0xf86>
 800876e:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8008772:	4630      	mov	r0, r6
 8008774:	4639      	mov	r1, r7
 8008776:	220a      	movs	r2, #10
 8008778:	2300      	movs	r3, #0
 800877a:	f7f8 fa19 	bl	8000bb0 <__aeabi_uldivmod>
 800877e:	3230      	adds	r2, #48	; 0x30
 8008780:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8008784:	2300      	movs	r3, #0
 8008786:	4630      	mov	r0, r6
 8008788:	4639      	mov	r1, r7
 800878a:	220a      	movs	r2, #10
 800878c:	f7f8 fa10 	bl	8000bb0 <__aeabi_uldivmod>
 8008790:	4606      	mov	r6, r0
 8008792:	460f      	mov	r7, r1
 8008794:	ea56 0307 	orrs.w	r3, r6, r7
 8008798:	d1eb      	bne.n	8008772 <_svfprintf_r+0x89a>
 800879a:	e360      	b.n	8008e5e <_svfprintf_r+0xf86>
 800879c:	2600      	movs	r6, #0
 800879e:	2700      	movs	r7, #0
 80087a0:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80087a4:	f006 030f 	and.w	r3, r6, #15
 80087a8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80087aa:	5cd3      	ldrb	r3, [r2, r3]
 80087ac:	f808 3d01 	strb.w	r3, [r8, #-1]!
 80087b0:	0933      	lsrs	r3, r6, #4
 80087b2:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80087b6:	093a      	lsrs	r2, r7, #4
 80087b8:	461e      	mov	r6, r3
 80087ba:	4617      	mov	r7, r2
 80087bc:	ea56 0307 	orrs.w	r3, r6, r7
 80087c0:	d1f0      	bne.n	80087a4 <_svfprintf_r+0x8cc>
 80087c2:	e34c      	b.n	8008e5e <_svfprintf_r+0xf86>
 80087c4:	b93b      	cbnz	r3, 80087d6 <_svfprintf_r+0x8fe>
 80087c6:	07ea      	lsls	r2, r5, #31
 80087c8:	d505      	bpl.n	80087d6 <_svfprintf_r+0x8fe>
 80087ca:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 80087ce:	2330      	movs	r3, #48	; 0x30
 80087d0:	f808 3d41 	strb.w	r3, [r8, #-65]!
 80087d4:	e343      	b.n	8008e5e <_svfprintf_r+0xf86>
 80087d6:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80087da:	e340      	b.n	8008e5e <_svfprintf_r+0xf86>
 80087dc:	b10b      	cbz	r3, 80087e2 <_svfprintf_r+0x90a>
 80087de:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80087e2:	9b02      	ldr	r3, [sp, #8]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	f000 82f7 	beq.w	8008dd8 <_svfprintf_r+0xf00>
 80087ea:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80087ee:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80087f2:	2600      	movs	r6, #0
 80087f4:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80087f8:	9704      	str	r7, [sp, #16]
 80087fa:	e4e8      	b.n	80081ce <_svfprintf_r+0x2f6>
 80087fc:	4606      	mov	r6, r0
 80087fe:	e53f      	b.n	8008280 <_svfprintf_r+0x3a8>
 8008800:	2310      	movs	r3, #16
 8008802:	6063      	str	r3, [r4, #4]
 8008804:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008806:	3310      	adds	r3, #16
 8008808:	9321      	str	r3, [sp, #132]	; 0x84
 800880a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800880c:	3301      	adds	r3, #1
 800880e:	2b07      	cmp	r3, #7
 8008810:	9320      	str	r3, [sp, #128]	; 0x80
 8008812:	dc04      	bgt.n	800881e <_svfprintf_r+0x946>
 8008814:	3408      	adds	r4, #8
 8008816:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008818:	3b10      	subs	r3, #16
 800881a:	930c      	str	r3, [sp, #48]	; 0x30
 800881c:	e615      	b.n	800844a <_svfprintf_r+0x572>
 800881e:	aa1f      	add	r2, sp, #124	; 0x7c
 8008820:	4651      	mov	r1, sl
 8008822:	4658      	mov	r0, fp
 8008824:	f001 feac 	bl	800a580 <__ssprint_r>
 8008828:	2800      	cmp	r0, #0
 800882a:	f040 82b6 	bne.w	8008d9a <_svfprintf_r+0xec2>
 800882e:	ac2c      	add	r4, sp, #176	; 0xb0
 8008830:	e7f1      	b.n	8008816 <_svfprintf_r+0x93e>
 8008832:	aa1f      	add	r2, sp, #124	; 0x7c
 8008834:	4651      	mov	r1, sl
 8008836:	4658      	mov	r0, fp
 8008838:	f001 fea2 	bl	800a580 <__ssprint_r>
 800883c:	2800      	cmp	r0, #0
 800883e:	f040 82ac 	bne.w	8008d9a <_svfprintf_r+0xec2>
 8008842:	ac2c      	add	r4, sp, #176	; 0xb0
 8008844:	e614      	b.n	8008470 <_svfprintf_r+0x598>
 8008846:	aa1f      	add	r2, sp, #124	; 0x7c
 8008848:	4651      	mov	r1, sl
 800884a:	4658      	mov	r0, fp
 800884c:	f001 fe98 	bl	800a580 <__ssprint_r>
 8008850:	2800      	cmp	r0, #0
 8008852:	f040 82a2 	bne.w	8008d9a <_svfprintf_r+0xec2>
 8008856:	ac2c      	add	r4, sp, #176	; 0xb0
 8008858:	e61c      	b.n	8008494 <_svfprintf_r+0x5bc>
 800885a:	aa1f      	add	r2, sp, #124	; 0x7c
 800885c:	4651      	mov	r1, sl
 800885e:	4658      	mov	r0, fp
 8008860:	f001 fe8e 	bl	800a580 <__ssprint_r>
 8008864:	2800      	cmp	r0, #0
 8008866:	f040 8298 	bne.w	8008d9a <_svfprintf_r+0xec2>
 800886a:	ac2c      	add	r4, sp, #176	; 0xb0
 800886c:	e622      	b.n	80084b4 <_svfprintf_r+0x5dc>
 800886e:	2210      	movs	r2, #16
 8008870:	6062      	str	r2, [r4, #4]
 8008872:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008874:	3210      	adds	r2, #16
 8008876:	9221      	str	r2, [sp, #132]	; 0x84
 8008878:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800887a:	3201      	adds	r2, #1
 800887c:	2a07      	cmp	r2, #7
 800887e:	9220      	str	r2, [sp, #128]	; 0x80
 8008880:	dc02      	bgt.n	8008888 <_svfprintf_r+0x9b0>
 8008882:	3408      	adds	r4, #8
 8008884:	3b10      	subs	r3, #16
 8008886:	e61d      	b.n	80084c4 <_svfprintf_r+0x5ec>
 8008888:	aa1f      	add	r2, sp, #124	; 0x7c
 800888a:	4651      	mov	r1, sl
 800888c:	4658      	mov	r0, fp
 800888e:	930c      	str	r3, [sp, #48]	; 0x30
 8008890:	f001 fe76 	bl	800a580 <__ssprint_r>
 8008894:	2800      	cmp	r0, #0
 8008896:	f040 8280 	bne.w	8008d9a <_svfprintf_r+0xec2>
 800889a:	ac2c      	add	r4, sp, #176	; 0xb0
 800889c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800889e:	e7f1      	b.n	8008884 <_svfprintf_r+0x9ac>
 80088a0:	aa1f      	add	r2, sp, #124	; 0x7c
 80088a2:	4651      	mov	r1, sl
 80088a4:	4658      	mov	r0, fp
 80088a6:	f001 fe6b 	bl	800a580 <__ssprint_r>
 80088aa:	2800      	cmp	r0, #0
 80088ac:	f040 8275 	bne.w	8008d9a <_svfprintf_r+0xec2>
 80088b0:	ac2c      	add	r4, sp, #176	; 0xb0
 80088b2:	e617      	b.n	80084e4 <_svfprintf_r+0x60c>
 80088b4:	2310      	movs	r3, #16
 80088b6:	6063      	str	r3, [r4, #4]
 80088b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088ba:	3310      	adds	r3, #16
 80088bc:	9321      	str	r3, [sp, #132]	; 0x84
 80088be:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80088c0:	3301      	adds	r3, #1
 80088c2:	2b07      	cmp	r3, #7
 80088c4:	9320      	str	r3, [sp, #128]	; 0x80
 80088c6:	dc02      	bgt.n	80088ce <_svfprintf_r+0x9f6>
 80088c8:	3408      	adds	r4, #8
 80088ca:	3e10      	subs	r6, #16
 80088cc:	e60e      	b.n	80084ec <_svfprintf_r+0x614>
 80088ce:	aa1f      	add	r2, sp, #124	; 0x7c
 80088d0:	4651      	mov	r1, sl
 80088d2:	4658      	mov	r0, fp
 80088d4:	f001 fe54 	bl	800a580 <__ssprint_r>
 80088d8:	2800      	cmp	r0, #0
 80088da:	f040 825e 	bne.w	8008d9a <_svfprintf_r+0xec2>
 80088de:	ac2c      	add	r4, sp, #176	; 0xb0
 80088e0:	e7f3      	b.n	80088ca <_svfprintf_r+0x9f2>
 80088e2:	aa1f      	add	r2, sp, #124	; 0x7c
 80088e4:	4651      	mov	r1, sl
 80088e6:	4658      	mov	r0, fp
 80088e8:	f001 fe4a 	bl	800a580 <__ssprint_r>
 80088ec:	2800      	cmp	r0, #0
 80088ee:	f040 8254 	bne.w	8008d9a <_svfprintf_r+0xec2>
 80088f2:	ac2c      	add	r4, sp, #176	; 0xb0
 80088f4:	e60a      	b.n	800850c <_svfprintf_r+0x634>
 80088f6:	9b02      	ldr	r3, [sp, #8]
 80088f8:	2b65      	cmp	r3, #101	; 0x65
 80088fa:	f340 81a9 	ble.w	8008c50 <_svfprintf_r+0xd78>
 80088fe:	2200      	movs	r2, #0
 8008900:	2300      	movs	r3, #0
 8008902:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008906:	f7f8 f8e3 	bl	8000ad0 <__aeabi_dcmpeq>
 800890a:	2800      	cmp	r0, #0
 800890c:	d062      	beq.n	80089d4 <_svfprintf_r+0xafc>
 800890e:	4b2f      	ldr	r3, [pc, #188]	; (80089cc <_svfprintf_r+0xaf4>)
 8008910:	6023      	str	r3, [r4, #0]
 8008912:	2301      	movs	r3, #1
 8008914:	6063      	str	r3, [r4, #4]
 8008916:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008918:	3301      	adds	r3, #1
 800891a:	9321      	str	r3, [sp, #132]	; 0x84
 800891c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800891e:	3301      	adds	r3, #1
 8008920:	2b07      	cmp	r3, #7
 8008922:	9320      	str	r3, [sp, #128]	; 0x80
 8008924:	dc25      	bgt.n	8008972 <_svfprintf_r+0xa9a>
 8008926:	3408      	adds	r4, #8
 8008928:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800892a:	9a03      	ldr	r2, [sp, #12]
 800892c:	4293      	cmp	r3, r2
 800892e:	db02      	blt.n	8008936 <_svfprintf_r+0xa5e>
 8008930:	07ee      	lsls	r6, r5, #31
 8008932:	f57f ae02 	bpl.w	800853a <_svfprintf_r+0x662>
 8008936:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008938:	6023      	str	r3, [r4, #0]
 800893a:	9b08      	ldr	r3, [sp, #32]
 800893c:	6063      	str	r3, [r4, #4]
 800893e:	9a08      	ldr	r2, [sp, #32]
 8008940:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008942:	4413      	add	r3, r2
 8008944:	9321      	str	r3, [sp, #132]	; 0x84
 8008946:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008948:	3301      	adds	r3, #1
 800894a:	2b07      	cmp	r3, #7
 800894c:	9320      	str	r3, [sp, #128]	; 0x80
 800894e:	dc1a      	bgt.n	8008986 <_svfprintf_r+0xaae>
 8008950:	3408      	adds	r4, #8
 8008952:	9b03      	ldr	r3, [sp, #12]
 8008954:	1e5e      	subs	r6, r3, #1
 8008956:	2e00      	cmp	r6, #0
 8008958:	f77f adef 	ble.w	800853a <_svfprintf_r+0x662>
 800895c:	4f1c      	ldr	r7, [pc, #112]	; (80089d0 <_svfprintf_r+0xaf8>)
 800895e:	f04f 0810 	mov.w	r8, #16
 8008962:	2e10      	cmp	r6, #16
 8008964:	6027      	str	r7, [r4, #0]
 8008966:	dc18      	bgt.n	800899a <_svfprintf_r+0xac2>
 8008968:	6066      	str	r6, [r4, #4]
 800896a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800896c:	441e      	add	r6, r3
 800896e:	9621      	str	r6, [sp, #132]	; 0x84
 8008970:	e5d4      	b.n	800851c <_svfprintf_r+0x644>
 8008972:	aa1f      	add	r2, sp, #124	; 0x7c
 8008974:	4651      	mov	r1, sl
 8008976:	4658      	mov	r0, fp
 8008978:	f001 fe02 	bl	800a580 <__ssprint_r>
 800897c:	2800      	cmp	r0, #0
 800897e:	f040 820c 	bne.w	8008d9a <_svfprintf_r+0xec2>
 8008982:	ac2c      	add	r4, sp, #176	; 0xb0
 8008984:	e7d0      	b.n	8008928 <_svfprintf_r+0xa50>
 8008986:	aa1f      	add	r2, sp, #124	; 0x7c
 8008988:	4651      	mov	r1, sl
 800898a:	4658      	mov	r0, fp
 800898c:	f001 fdf8 	bl	800a580 <__ssprint_r>
 8008990:	2800      	cmp	r0, #0
 8008992:	f040 8202 	bne.w	8008d9a <_svfprintf_r+0xec2>
 8008996:	ac2c      	add	r4, sp, #176	; 0xb0
 8008998:	e7db      	b.n	8008952 <_svfprintf_r+0xa7a>
 800899a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800899c:	f8c4 8004 	str.w	r8, [r4, #4]
 80089a0:	3310      	adds	r3, #16
 80089a2:	9321      	str	r3, [sp, #132]	; 0x84
 80089a4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80089a6:	3301      	adds	r3, #1
 80089a8:	2b07      	cmp	r3, #7
 80089aa:	9320      	str	r3, [sp, #128]	; 0x80
 80089ac:	dc02      	bgt.n	80089b4 <_svfprintf_r+0xadc>
 80089ae:	3408      	adds	r4, #8
 80089b0:	3e10      	subs	r6, #16
 80089b2:	e7d6      	b.n	8008962 <_svfprintf_r+0xa8a>
 80089b4:	aa1f      	add	r2, sp, #124	; 0x7c
 80089b6:	4651      	mov	r1, sl
 80089b8:	4658      	mov	r0, fp
 80089ba:	f001 fde1 	bl	800a580 <__ssprint_r>
 80089be:	2800      	cmp	r0, #0
 80089c0:	f040 81eb 	bne.w	8008d9a <_svfprintf_r+0xec2>
 80089c4:	ac2c      	add	r4, sp, #176	; 0xb0
 80089c6:	e7f3      	b.n	80089b0 <_svfprintf_r+0xad8>
 80089c8:	0800b799 	.word	0x0800b799
 80089cc:	0800b7aa 	.word	0x0800b7aa
 80089d0:	0800b7bc 	.word	0x0800b7bc
 80089d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	dc7a      	bgt.n	8008ad0 <_svfprintf_r+0xbf8>
 80089da:	4b9b      	ldr	r3, [pc, #620]	; (8008c48 <_svfprintf_r+0xd70>)
 80089dc:	6023      	str	r3, [r4, #0]
 80089de:	2301      	movs	r3, #1
 80089e0:	6063      	str	r3, [r4, #4]
 80089e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089e4:	3301      	adds	r3, #1
 80089e6:	9321      	str	r3, [sp, #132]	; 0x84
 80089e8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80089ea:	3301      	adds	r3, #1
 80089ec:	2b07      	cmp	r3, #7
 80089ee:	9320      	str	r3, [sp, #128]	; 0x80
 80089f0:	dc44      	bgt.n	8008a7c <_svfprintf_r+0xba4>
 80089f2:	3408      	adds	r4, #8
 80089f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80089f6:	b923      	cbnz	r3, 8008a02 <_svfprintf_r+0xb2a>
 80089f8:	9b03      	ldr	r3, [sp, #12]
 80089fa:	b913      	cbnz	r3, 8008a02 <_svfprintf_r+0xb2a>
 80089fc:	07e8      	lsls	r0, r5, #31
 80089fe:	f57f ad9c 	bpl.w	800853a <_svfprintf_r+0x662>
 8008a02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a04:	6023      	str	r3, [r4, #0]
 8008a06:	9b08      	ldr	r3, [sp, #32]
 8008a08:	6063      	str	r3, [r4, #4]
 8008a0a:	9a08      	ldr	r2, [sp, #32]
 8008a0c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a0e:	4413      	add	r3, r2
 8008a10:	9321      	str	r3, [sp, #132]	; 0x84
 8008a12:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008a14:	3301      	adds	r3, #1
 8008a16:	2b07      	cmp	r3, #7
 8008a18:	9320      	str	r3, [sp, #128]	; 0x80
 8008a1a:	dc39      	bgt.n	8008a90 <_svfprintf_r+0xbb8>
 8008a1c:	f104 0308 	add.w	r3, r4, #8
 8008a20:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8008a22:	2e00      	cmp	r6, #0
 8008a24:	da19      	bge.n	8008a5a <_svfprintf_r+0xb82>
 8008a26:	4f89      	ldr	r7, [pc, #548]	; (8008c4c <_svfprintf_r+0xd74>)
 8008a28:	4276      	negs	r6, r6
 8008a2a:	2410      	movs	r4, #16
 8008a2c:	2e10      	cmp	r6, #16
 8008a2e:	601f      	str	r7, [r3, #0]
 8008a30:	dc38      	bgt.n	8008aa4 <_svfprintf_r+0xbcc>
 8008a32:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008a34:	605e      	str	r6, [r3, #4]
 8008a36:	4416      	add	r6, r2
 8008a38:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008a3a:	9621      	str	r6, [sp, #132]	; 0x84
 8008a3c:	3201      	adds	r2, #1
 8008a3e:	2a07      	cmp	r2, #7
 8008a40:	f103 0308 	add.w	r3, r3, #8
 8008a44:	9220      	str	r2, [sp, #128]	; 0x80
 8008a46:	dd08      	ble.n	8008a5a <_svfprintf_r+0xb82>
 8008a48:	aa1f      	add	r2, sp, #124	; 0x7c
 8008a4a:	4651      	mov	r1, sl
 8008a4c:	4658      	mov	r0, fp
 8008a4e:	f001 fd97 	bl	800a580 <__ssprint_r>
 8008a52:	2800      	cmp	r0, #0
 8008a54:	f040 81a1 	bne.w	8008d9a <_svfprintf_r+0xec2>
 8008a58:	ab2c      	add	r3, sp, #176	; 0xb0
 8008a5a:	9a03      	ldr	r2, [sp, #12]
 8008a5c:	605a      	str	r2, [r3, #4]
 8008a5e:	9903      	ldr	r1, [sp, #12]
 8008a60:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008a62:	f8c3 8000 	str.w	r8, [r3]
 8008a66:	440a      	add	r2, r1
 8008a68:	9221      	str	r2, [sp, #132]	; 0x84
 8008a6a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008a6c:	3201      	adds	r2, #1
 8008a6e:	2a07      	cmp	r2, #7
 8008a70:	9220      	str	r2, [sp, #128]	; 0x80
 8008a72:	f73f ad59 	bgt.w	8008528 <_svfprintf_r+0x650>
 8008a76:	f103 0408 	add.w	r4, r3, #8
 8008a7a:	e55e      	b.n	800853a <_svfprintf_r+0x662>
 8008a7c:	aa1f      	add	r2, sp, #124	; 0x7c
 8008a7e:	4651      	mov	r1, sl
 8008a80:	4658      	mov	r0, fp
 8008a82:	f001 fd7d 	bl	800a580 <__ssprint_r>
 8008a86:	2800      	cmp	r0, #0
 8008a88:	f040 8187 	bne.w	8008d9a <_svfprintf_r+0xec2>
 8008a8c:	ac2c      	add	r4, sp, #176	; 0xb0
 8008a8e:	e7b1      	b.n	80089f4 <_svfprintf_r+0xb1c>
 8008a90:	aa1f      	add	r2, sp, #124	; 0x7c
 8008a92:	4651      	mov	r1, sl
 8008a94:	4658      	mov	r0, fp
 8008a96:	f001 fd73 	bl	800a580 <__ssprint_r>
 8008a9a:	2800      	cmp	r0, #0
 8008a9c:	f040 817d 	bne.w	8008d9a <_svfprintf_r+0xec2>
 8008aa0:	ab2c      	add	r3, sp, #176	; 0xb0
 8008aa2:	e7bd      	b.n	8008a20 <_svfprintf_r+0xb48>
 8008aa4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008aa6:	605c      	str	r4, [r3, #4]
 8008aa8:	3210      	adds	r2, #16
 8008aaa:	9221      	str	r2, [sp, #132]	; 0x84
 8008aac:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008aae:	3201      	adds	r2, #1
 8008ab0:	2a07      	cmp	r2, #7
 8008ab2:	9220      	str	r2, [sp, #128]	; 0x80
 8008ab4:	dc02      	bgt.n	8008abc <_svfprintf_r+0xbe4>
 8008ab6:	3308      	adds	r3, #8
 8008ab8:	3e10      	subs	r6, #16
 8008aba:	e7b7      	b.n	8008a2c <_svfprintf_r+0xb54>
 8008abc:	aa1f      	add	r2, sp, #124	; 0x7c
 8008abe:	4651      	mov	r1, sl
 8008ac0:	4658      	mov	r0, fp
 8008ac2:	f001 fd5d 	bl	800a580 <__ssprint_r>
 8008ac6:	2800      	cmp	r0, #0
 8008ac8:	f040 8167 	bne.w	8008d9a <_svfprintf_r+0xec2>
 8008acc:	ab2c      	add	r3, sp, #176	; 0xb0
 8008ace:	e7f3      	b.n	8008ab8 <_svfprintf_r+0xbe0>
 8008ad0:	9b03      	ldr	r3, [sp, #12]
 8008ad2:	42bb      	cmp	r3, r7
 8008ad4:	bfa8      	it	ge
 8008ad6:	463b      	movge	r3, r7
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	461e      	mov	r6, r3
 8008adc:	dd0b      	ble.n	8008af6 <_svfprintf_r+0xc1e>
 8008ade:	6063      	str	r3, [r4, #4]
 8008ae0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ae2:	f8c4 8000 	str.w	r8, [r4]
 8008ae6:	4433      	add	r3, r6
 8008ae8:	9321      	str	r3, [sp, #132]	; 0x84
 8008aea:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008aec:	3301      	adds	r3, #1
 8008aee:	2b07      	cmp	r3, #7
 8008af0:	9320      	str	r3, [sp, #128]	; 0x80
 8008af2:	dc5f      	bgt.n	8008bb4 <_svfprintf_r+0xcdc>
 8008af4:	3408      	adds	r4, #8
 8008af6:	2e00      	cmp	r6, #0
 8008af8:	bfac      	ite	ge
 8008afa:	1bbe      	subge	r6, r7, r6
 8008afc:	463e      	movlt	r6, r7
 8008afe:	2e00      	cmp	r6, #0
 8008b00:	dd0f      	ble.n	8008b22 <_svfprintf_r+0xc4a>
 8008b02:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8008c4c <_svfprintf_r+0xd74>
 8008b06:	f8c4 9000 	str.w	r9, [r4]
 8008b0a:	2e10      	cmp	r6, #16
 8008b0c:	dc5c      	bgt.n	8008bc8 <_svfprintf_r+0xcf0>
 8008b0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b10:	6066      	str	r6, [r4, #4]
 8008b12:	441e      	add	r6, r3
 8008b14:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008b16:	9621      	str	r6, [sp, #132]	; 0x84
 8008b18:	3301      	adds	r3, #1
 8008b1a:	2b07      	cmp	r3, #7
 8008b1c:	9320      	str	r3, [sp, #128]	; 0x80
 8008b1e:	dc6a      	bgt.n	8008bf6 <_svfprintf_r+0xd1e>
 8008b20:	3408      	adds	r4, #8
 8008b22:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008b24:	9a03      	ldr	r2, [sp, #12]
 8008b26:	4293      	cmp	r3, r2
 8008b28:	db01      	blt.n	8008b2e <_svfprintf_r+0xc56>
 8008b2a:	07e9      	lsls	r1, r5, #31
 8008b2c:	d50d      	bpl.n	8008b4a <_svfprintf_r+0xc72>
 8008b2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b30:	6023      	str	r3, [r4, #0]
 8008b32:	9b08      	ldr	r3, [sp, #32]
 8008b34:	6063      	str	r3, [r4, #4]
 8008b36:	9a08      	ldr	r2, [sp, #32]
 8008b38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b3a:	4413      	add	r3, r2
 8008b3c:	9321      	str	r3, [sp, #132]	; 0x84
 8008b3e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008b40:	3301      	adds	r3, #1
 8008b42:	2b07      	cmp	r3, #7
 8008b44:	9320      	str	r3, [sp, #128]	; 0x80
 8008b46:	dc60      	bgt.n	8008c0a <_svfprintf_r+0xd32>
 8008b48:	3408      	adds	r4, #8
 8008b4a:	9b03      	ldr	r3, [sp, #12]
 8008b4c:	9a03      	ldr	r2, [sp, #12]
 8008b4e:	1bde      	subs	r6, r3, r7
 8008b50:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008b52:	1ad3      	subs	r3, r2, r3
 8008b54:	429e      	cmp	r6, r3
 8008b56:	bfa8      	it	ge
 8008b58:	461e      	movge	r6, r3
 8008b5a:	2e00      	cmp	r6, #0
 8008b5c:	dd0b      	ble.n	8008b76 <_svfprintf_r+0xc9e>
 8008b5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b60:	6066      	str	r6, [r4, #4]
 8008b62:	4433      	add	r3, r6
 8008b64:	9321      	str	r3, [sp, #132]	; 0x84
 8008b66:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008b68:	3301      	adds	r3, #1
 8008b6a:	4447      	add	r7, r8
 8008b6c:	2b07      	cmp	r3, #7
 8008b6e:	6027      	str	r7, [r4, #0]
 8008b70:	9320      	str	r3, [sp, #128]	; 0x80
 8008b72:	dc54      	bgt.n	8008c1e <_svfprintf_r+0xd46>
 8008b74:	3408      	adds	r4, #8
 8008b76:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008b78:	9a03      	ldr	r2, [sp, #12]
 8008b7a:	2e00      	cmp	r6, #0
 8008b7c:	eba2 0303 	sub.w	r3, r2, r3
 8008b80:	bfac      	ite	ge
 8008b82:	1b9e      	subge	r6, r3, r6
 8008b84:	461e      	movlt	r6, r3
 8008b86:	2e00      	cmp	r6, #0
 8008b88:	f77f acd7 	ble.w	800853a <_svfprintf_r+0x662>
 8008b8c:	4f2f      	ldr	r7, [pc, #188]	; (8008c4c <_svfprintf_r+0xd74>)
 8008b8e:	f04f 0810 	mov.w	r8, #16
 8008b92:	2e10      	cmp	r6, #16
 8008b94:	6027      	str	r7, [r4, #0]
 8008b96:	f77f aee7 	ble.w	8008968 <_svfprintf_r+0xa90>
 8008b9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b9c:	f8c4 8004 	str.w	r8, [r4, #4]
 8008ba0:	3310      	adds	r3, #16
 8008ba2:	9321      	str	r3, [sp, #132]	; 0x84
 8008ba4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008ba6:	3301      	adds	r3, #1
 8008ba8:	2b07      	cmp	r3, #7
 8008baa:	9320      	str	r3, [sp, #128]	; 0x80
 8008bac:	dc41      	bgt.n	8008c32 <_svfprintf_r+0xd5a>
 8008bae:	3408      	adds	r4, #8
 8008bb0:	3e10      	subs	r6, #16
 8008bb2:	e7ee      	b.n	8008b92 <_svfprintf_r+0xcba>
 8008bb4:	aa1f      	add	r2, sp, #124	; 0x7c
 8008bb6:	4651      	mov	r1, sl
 8008bb8:	4658      	mov	r0, fp
 8008bba:	f001 fce1 	bl	800a580 <__ssprint_r>
 8008bbe:	2800      	cmp	r0, #0
 8008bc0:	f040 80eb 	bne.w	8008d9a <_svfprintf_r+0xec2>
 8008bc4:	ac2c      	add	r4, sp, #176	; 0xb0
 8008bc6:	e796      	b.n	8008af6 <_svfprintf_r+0xc1e>
 8008bc8:	2310      	movs	r3, #16
 8008bca:	6063      	str	r3, [r4, #4]
 8008bcc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008bce:	3310      	adds	r3, #16
 8008bd0:	9321      	str	r3, [sp, #132]	; 0x84
 8008bd2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008bd4:	3301      	adds	r3, #1
 8008bd6:	2b07      	cmp	r3, #7
 8008bd8:	9320      	str	r3, [sp, #128]	; 0x80
 8008bda:	dc02      	bgt.n	8008be2 <_svfprintf_r+0xd0a>
 8008bdc:	3408      	adds	r4, #8
 8008bde:	3e10      	subs	r6, #16
 8008be0:	e791      	b.n	8008b06 <_svfprintf_r+0xc2e>
 8008be2:	aa1f      	add	r2, sp, #124	; 0x7c
 8008be4:	4651      	mov	r1, sl
 8008be6:	4658      	mov	r0, fp
 8008be8:	f001 fcca 	bl	800a580 <__ssprint_r>
 8008bec:	2800      	cmp	r0, #0
 8008bee:	f040 80d4 	bne.w	8008d9a <_svfprintf_r+0xec2>
 8008bf2:	ac2c      	add	r4, sp, #176	; 0xb0
 8008bf4:	e7f3      	b.n	8008bde <_svfprintf_r+0xd06>
 8008bf6:	aa1f      	add	r2, sp, #124	; 0x7c
 8008bf8:	4651      	mov	r1, sl
 8008bfa:	4658      	mov	r0, fp
 8008bfc:	f001 fcc0 	bl	800a580 <__ssprint_r>
 8008c00:	2800      	cmp	r0, #0
 8008c02:	f040 80ca 	bne.w	8008d9a <_svfprintf_r+0xec2>
 8008c06:	ac2c      	add	r4, sp, #176	; 0xb0
 8008c08:	e78b      	b.n	8008b22 <_svfprintf_r+0xc4a>
 8008c0a:	aa1f      	add	r2, sp, #124	; 0x7c
 8008c0c:	4651      	mov	r1, sl
 8008c0e:	4658      	mov	r0, fp
 8008c10:	f001 fcb6 	bl	800a580 <__ssprint_r>
 8008c14:	2800      	cmp	r0, #0
 8008c16:	f040 80c0 	bne.w	8008d9a <_svfprintf_r+0xec2>
 8008c1a:	ac2c      	add	r4, sp, #176	; 0xb0
 8008c1c:	e795      	b.n	8008b4a <_svfprintf_r+0xc72>
 8008c1e:	aa1f      	add	r2, sp, #124	; 0x7c
 8008c20:	4651      	mov	r1, sl
 8008c22:	4658      	mov	r0, fp
 8008c24:	f001 fcac 	bl	800a580 <__ssprint_r>
 8008c28:	2800      	cmp	r0, #0
 8008c2a:	f040 80b6 	bne.w	8008d9a <_svfprintf_r+0xec2>
 8008c2e:	ac2c      	add	r4, sp, #176	; 0xb0
 8008c30:	e7a1      	b.n	8008b76 <_svfprintf_r+0xc9e>
 8008c32:	aa1f      	add	r2, sp, #124	; 0x7c
 8008c34:	4651      	mov	r1, sl
 8008c36:	4658      	mov	r0, fp
 8008c38:	f001 fca2 	bl	800a580 <__ssprint_r>
 8008c3c:	2800      	cmp	r0, #0
 8008c3e:	f040 80ac 	bne.w	8008d9a <_svfprintf_r+0xec2>
 8008c42:	ac2c      	add	r4, sp, #176	; 0xb0
 8008c44:	e7b4      	b.n	8008bb0 <_svfprintf_r+0xcd8>
 8008c46:	bf00      	nop
 8008c48:	0800b7aa 	.word	0x0800b7aa
 8008c4c:	0800b7bc 	.word	0x0800b7bc
 8008c50:	9b03      	ldr	r3, [sp, #12]
 8008c52:	2b01      	cmp	r3, #1
 8008c54:	dc01      	bgt.n	8008c5a <_svfprintf_r+0xd82>
 8008c56:	07ea      	lsls	r2, r5, #31
 8008c58:	d576      	bpl.n	8008d48 <_svfprintf_r+0xe70>
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	6063      	str	r3, [r4, #4]
 8008c5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c60:	f8c4 8000 	str.w	r8, [r4]
 8008c64:	3301      	adds	r3, #1
 8008c66:	9321      	str	r3, [sp, #132]	; 0x84
 8008c68:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c6a:	3301      	adds	r3, #1
 8008c6c:	2b07      	cmp	r3, #7
 8008c6e:	9320      	str	r3, [sp, #128]	; 0x80
 8008c70:	dc36      	bgt.n	8008ce0 <_svfprintf_r+0xe08>
 8008c72:	3408      	adds	r4, #8
 8008c74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c76:	6023      	str	r3, [r4, #0]
 8008c78:	9b08      	ldr	r3, [sp, #32]
 8008c7a:	6063      	str	r3, [r4, #4]
 8008c7c:	9a08      	ldr	r2, [sp, #32]
 8008c7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c80:	4413      	add	r3, r2
 8008c82:	9321      	str	r3, [sp, #132]	; 0x84
 8008c84:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c86:	3301      	adds	r3, #1
 8008c88:	2b07      	cmp	r3, #7
 8008c8a:	9320      	str	r3, [sp, #128]	; 0x80
 8008c8c:	dc31      	bgt.n	8008cf2 <_svfprintf_r+0xe1a>
 8008c8e:	3408      	adds	r4, #8
 8008c90:	2300      	movs	r3, #0
 8008c92:	2200      	movs	r2, #0
 8008c94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008c98:	f7f7 ff1a 	bl	8000ad0 <__aeabi_dcmpeq>
 8008c9c:	9b03      	ldr	r3, [sp, #12]
 8008c9e:	1e5e      	subs	r6, r3, #1
 8008ca0:	2800      	cmp	r0, #0
 8008ca2:	d12f      	bne.n	8008d04 <_svfprintf_r+0xe2c>
 8008ca4:	f108 0301 	add.w	r3, r8, #1
 8008ca8:	e884 0048 	stmia.w	r4, {r3, r6}
 8008cac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008cae:	9a03      	ldr	r2, [sp, #12]
 8008cb0:	3b01      	subs	r3, #1
 8008cb2:	4413      	add	r3, r2
 8008cb4:	9321      	str	r3, [sp, #132]	; 0x84
 8008cb6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008cb8:	3301      	adds	r3, #1
 8008cba:	2b07      	cmp	r3, #7
 8008cbc:	9320      	str	r3, [sp, #128]	; 0x80
 8008cbe:	dd4a      	ble.n	8008d56 <_svfprintf_r+0xe7e>
 8008cc0:	aa1f      	add	r2, sp, #124	; 0x7c
 8008cc2:	4651      	mov	r1, sl
 8008cc4:	4658      	mov	r0, fp
 8008cc6:	f001 fc5b 	bl	800a580 <__ssprint_r>
 8008cca:	2800      	cmp	r0, #0
 8008ccc:	d165      	bne.n	8008d9a <_svfprintf_r+0xec2>
 8008cce:	ac2c      	add	r4, sp, #176	; 0xb0
 8008cd0:	ab1b      	add	r3, sp, #108	; 0x6c
 8008cd2:	6023      	str	r3, [r4, #0]
 8008cd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008cd6:	6063      	str	r3, [r4, #4]
 8008cd8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008cda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008cdc:	4413      	add	r3, r2
 8008cde:	e41c      	b.n	800851a <_svfprintf_r+0x642>
 8008ce0:	aa1f      	add	r2, sp, #124	; 0x7c
 8008ce2:	4651      	mov	r1, sl
 8008ce4:	4658      	mov	r0, fp
 8008ce6:	f001 fc4b 	bl	800a580 <__ssprint_r>
 8008cea:	2800      	cmp	r0, #0
 8008cec:	d155      	bne.n	8008d9a <_svfprintf_r+0xec2>
 8008cee:	ac2c      	add	r4, sp, #176	; 0xb0
 8008cf0:	e7c0      	b.n	8008c74 <_svfprintf_r+0xd9c>
 8008cf2:	aa1f      	add	r2, sp, #124	; 0x7c
 8008cf4:	4651      	mov	r1, sl
 8008cf6:	4658      	mov	r0, fp
 8008cf8:	f001 fc42 	bl	800a580 <__ssprint_r>
 8008cfc:	2800      	cmp	r0, #0
 8008cfe:	d14c      	bne.n	8008d9a <_svfprintf_r+0xec2>
 8008d00:	ac2c      	add	r4, sp, #176	; 0xb0
 8008d02:	e7c5      	b.n	8008c90 <_svfprintf_r+0xdb8>
 8008d04:	2e00      	cmp	r6, #0
 8008d06:	dde3      	ble.n	8008cd0 <_svfprintf_r+0xdf8>
 8008d08:	4f59      	ldr	r7, [pc, #356]	; (8008e70 <_svfprintf_r+0xf98>)
 8008d0a:	f04f 0810 	mov.w	r8, #16
 8008d0e:	2e10      	cmp	r6, #16
 8008d10:	6027      	str	r7, [r4, #0]
 8008d12:	dc04      	bgt.n	8008d1e <_svfprintf_r+0xe46>
 8008d14:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d16:	6066      	str	r6, [r4, #4]
 8008d18:	441e      	add	r6, r3
 8008d1a:	9621      	str	r6, [sp, #132]	; 0x84
 8008d1c:	e7cb      	b.n	8008cb6 <_svfprintf_r+0xdde>
 8008d1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d20:	f8c4 8004 	str.w	r8, [r4, #4]
 8008d24:	3310      	adds	r3, #16
 8008d26:	9321      	str	r3, [sp, #132]	; 0x84
 8008d28:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008d2a:	3301      	adds	r3, #1
 8008d2c:	2b07      	cmp	r3, #7
 8008d2e:	9320      	str	r3, [sp, #128]	; 0x80
 8008d30:	dc02      	bgt.n	8008d38 <_svfprintf_r+0xe60>
 8008d32:	3408      	adds	r4, #8
 8008d34:	3e10      	subs	r6, #16
 8008d36:	e7ea      	b.n	8008d0e <_svfprintf_r+0xe36>
 8008d38:	aa1f      	add	r2, sp, #124	; 0x7c
 8008d3a:	4651      	mov	r1, sl
 8008d3c:	4658      	mov	r0, fp
 8008d3e:	f001 fc1f 	bl	800a580 <__ssprint_r>
 8008d42:	bb50      	cbnz	r0, 8008d9a <_svfprintf_r+0xec2>
 8008d44:	ac2c      	add	r4, sp, #176	; 0xb0
 8008d46:	e7f5      	b.n	8008d34 <_svfprintf_r+0xe5c>
 8008d48:	2301      	movs	r3, #1
 8008d4a:	6063      	str	r3, [r4, #4]
 8008d4c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d4e:	f8c4 8000 	str.w	r8, [r4]
 8008d52:	3301      	adds	r3, #1
 8008d54:	e7ae      	b.n	8008cb4 <_svfprintf_r+0xddc>
 8008d56:	3408      	adds	r4, #8
 8008d58:	e7ba      	b.n	8008cd0 <_svfprintf_r+0xdf8>
 8008d5a:	3408      	adds	r4, #8
 8008d5c:	f7ff bbed 	b.w	800853a <_svfprintf_r+0x662>
 8008d60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d62:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008d64:	1a9d      	subs	r5, r3, r2
 8008d66:	2d00      	cmp	r5, #0
 8008d68:	f77f abea 	ble.w	8008540 <_svfprintf_r+0x668>
 8008d6c:	2610      	movs	r6, #16
 8008d6e:	4b41      	ldr	r3, [pc, #260]	; (8008e74 <_svfprintf_r+0xf9c>)
 8008d70:	6023      	str	r3, [r4, #0]
 8008d72:	2d10      	cmp	r5, #16
 8008d74:	dc1b      	bgt.n	8008dae <_svfprintf_r+0xed6>
 8008d76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d78:	6065      	str	r5, [r4, #4]
 8008d7a:	441d      	add	r5, r3
 8008d7c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008d7e:	9521      	str	r5, [sp, #132]	; 0x84
 8008d80:	3301      	adds	r3, #1
 8008d82:	2b07      	cmp	r3, #7
 8008d84:	9320      	str	r3, [sp, #128]	; 0x80
 8008d86:	f77f abdb 	ble.w	8008540 <_svfprintf_r+0x668>
 8008d8a:	aa1f      	add	r2, sp, #124	; 0x7c
 8008d8c:	4651      	mov	r1, sl
 8008d8e:	4658      	mov	r0, fp
 8008d90:	f001 fbf6 	bl	800a580 <__ssprint_r>
 8008d94:	2800      	cmp	r0, #0
 8008d96:	f43f abd3 	beq.w	8008540 <_svfprintf_r+0x668>
 8008d9a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008d9e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008da2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008da4:	bf18      	it	ne
 8008da6:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 8008daa:	f7ff b8b9 	b.w	8007f20 <_svfprintf_r+0x48>
 8008dae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008db0:	6066      	str	r6, [r4, #4]
 8008db2:	3310      	adds	r3, #16
 8008db4:	9321      	str	r3, [sp, #132]	; 0x84
 8008db6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008db8:	3301      	adds	r3, #1
 8008dba:	2b07      	cmp	r3, #7
 8008dbc:	9320      	str	r3, [sp, #128]	; 0x80
 8008dbe:	dc02      	bgt.n	8008dc6 <_svfprintf_r+0xeee>
 8008dc0:	3408      	adds	r4, #8
 8008dc2:	3d10      	subs	r5, #16
 8008dc4:	e7d3      	b.n	8008d6e <_svfprintf_r+0xe96>
 8008dc6:	aa1f      	add	r2, sp, #124	; 0x7c
 8008dc8:	4651      	mov	r1, sl
 8008dca:	4658      	mov	r0, fp
 8008dcc:	f001 fbd8 	bl	800a580 <__ssprint_r>
 8008dd0:	2800      	cmp	r0, #0
 8008dd2:	d1e2      	bne.n	8008d9a <_svfprintf_r+0xec2>
 8008dd4:	ac2c      	add	r4, sp, #176	; 0xb0
 8008dd6:	e7f4      	b.n	8008dc2 <_svfprintf_r+0xeea>
 8008dd8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d0dd      	beq.n	8008d9a <_svfprintf_r+0xec2>
 8008dde:	aa1f      	add	r2, sp, #124	; 0x7c
 8008de0:	4651      	mov	r1, sl
 8008de2:	4658      	mov	r0, fp
 8008de4:	f001 fbcc 	bl	800a580 <__ssprint_r>
 8008de8:	e7d7      	b.n	8008d9a <_svfprintf_r+0xec2>
 8008dea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008dee:	4610      	mov	r0, r2
 8008df0:	4619      	mov	r1, r3
 8008df2:	f7f7 fe9f 	bl	8000b34 <__aeabi_dcmpun>
 8008df6:	2800      	cmp	r0, #0
 8008df8:	f43f aa44 	beq.w	8008284 <_svfprintf_r+0x3ac>
 8008dfc:	4b1e      	ldr	r3, [pc, #120]	; (8008e78 <_svfprintf_r+0xfa0>)
 8008dfe:	4a1f      	ldr	r2, [pc, #124]	; (8008e7c <_svfprintf_r+0xfa4>)
 8008e00:	f7ff ba34 	b.w	800826c <_svfprintf_r+0x394>
 8008e04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008e06:	eba3 0308 	sub.w	r3, r3, r8
 8008e0a:	9303      	str	r3, [sp, #12]
 8008e0c:	f7ff bab5 	b.w	800837a <_svfprintf_r+0x4a2>
 8008e10:	ea56 0207 	orrs.w	r2, r6, r7
 8008e14:	950b      	str	r5, [sp, #44]	; 0x2c
 8008e16:	f43f ac2b 	beq.w	8008670 <_svfprintf_r+0x798>
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	f43f ac9d 	beq.w	800875a <_svfprintf_r+0x882>
 8008e20:	2b02      	cmp	r3, #2
 8008e22:	f43f acbd 	beq.w	80087a0 <_svfprintf_r+0x8c8>
 8008e26:	ab2c      	add	r3, sp, #176	; 0xb0
 8008e28:	08f1      	lsrs	r1, r6, #3
 8008e2a:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8008e2e:	08f8      	lsrs	r0, r7, #3
 8008e30:	f006 0207 	and.w	r2, r6, #7
 8008e34:	4607      	mov	r7, r0
 8008e36:	460e      	mov	r6, r1
 8008e38:	3230      	adds	r2, #48	; 0x30
 8008e3a:	ea56 0107 	orrs.w	r1, r6, r7
 8008e3e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8008e42:	f803 2c01 	strb.w	r2, [r3, #-1]
 8008e46:	f47f ac86 	bne.w	8008756 <_svfprintf_r+0x87e>
 8008e4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008e4c:	07c9      	lsls	r1, r1, #31
 8008e4e:	d506      	bpl.n	8008e5e <_svfprintf_r+0xf86>
 8008e50:	2a30      	cmp	r2, #48	; 0x30
 8008e52:	d004      	beq.n	8008e5e <_svfprintf_r+0xf86>
 8008e54:	2230      	movs	r2, #48	; 0x30
 8008e56:	f808 2c01 	strb.w	r2, [r8, #-1]
 8008e5a:	f1a3 0802 	sub.w	r8, r3, #2
 8008e5e:	464e      	mov	r6, r9
 8008e60:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8008e64:	eba9 0908 	sub.w	r9, r9, r8
 8008e68:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008e6a:	2700      	movs	r7, #0
 8008e6c:	f7ff bad1 	b.w	8008412 <_svfprintf_r+0x53a>
 8008e70:	0800b7bc 	.word	0x0800b7bc
 8008e74:	0800b7ac 	.word	0x0800b7ac
 8008e78:	0800b780 	.word	0x0800b780
 8008e7c:	0800b784 	.word	0x0800b784

08008e80 <quorem>:
 8008e80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e84:	6903      	ldr	r3, [r0, #16]
 8008e86:	690c      	ldr	r4, [r1, #16]
 8008e88:	429c      	cmp	r4, r3
 8008e8a:	4680      	mov	r8, r0
 8008e8c:	f300 8082 	bgt.w	8008f94 <quorem+0x114>
 8008e90:	3c01      	subs	r4, #1
 8008e92:	f101 0714 	add.w	r7, r1, #20
 8008e96:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8008e9a:	f100 0614 	add.w	r6, r0, #20
 8008e9e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008ea2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008ea6:	eb06 030e 	add.w	r3, r6, lr
 8008eaa:	3501      	adds	r5, #1
 8008eac:	eb07 090e 	add.w	r9, r7, lr
 8008eb0:	9301      	str	r3, [sp, #4]
 8008eb2:	fbb0 f5f5 	udiv	r5, r0, r5
 8008eb6:	b395      	cbz	r5, 8008f1e <quorem+0x9e>
 8008eb8:	f04f 0a00 	mov.w	sl, #0
 8008ebc:	4638      	mov	r0, r7
 8008ebe:	46b4      	mov	ip, r6
 8008ec0:	46d3      	mov	fp, sl
 8008ec2:	f850 2b04 	ldr.w	r2, [r0], #4
 8008ec6:	b293      	uxth	r3, r2
 8008ec8:	fb05 a303 	mla	r3, r5, r3, sl
 8008ecc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ed0:	b29b      	uxth	r3, r3
 8008ed2:	ebab 0303 	sub.w	r3, fp, r3
 8008ed6:	0c12      	lsrs	r2, r2, #16
 8008ed8:	f8bc b000 	ldrh.w	fp, [ip]
 8008edc:	fb05 a202 	mla	r2, r5, r2, sl
 8008ee0:	fa13 f38b 	uxtah	r3, r3, fp
 8008ee4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008ee8:	fa1f fb82 	uxth.w	fp, r2
 8008eec:	f8dc 2000 	ldr.w	r2, [ip]
 8008ef0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008ef4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008ef8:	b29b      	uxth	r3, r3
 8008efa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008efe:	4581      	cmp	r9, r0
 8008f00:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008f04:	f84c 3b04 	str.w	r3, [ip], #4
 8008f08:	d2db      	bcs.n	8008ec2 <quorem+0x42>
 8008f0a:	f856 300e 	ldr.w	r3, [r6, lr]
 8008f0e:	b933      	cbnz	r3, 8008f1e <quorem+0x9e>
 8008f10:	9b01      	ldr	r3, [sp, #4]
 8008f12:	3b04      	subs	r3, #4
 8008f14:	429e      	cmp	r6, r3
 8008f16:	461a      	mov	r2, r3
 8008f18:	d330      	bcc.n	8008f7c <quorem+0xfc>
 8008f1a:	f8c8 4010 	str.w	r4, [r8, #16]
 8008f1e:	4640      	mov	r0, r8
 8008f20:	f001 fa57 	bl	800a3d2 <__mcmp>
 8008f24:	2800      	cmp	r0, #0
 8008f26:	db25      	blt.n	8008f74 <quorem+0xf4>
 8008f28:	3501      	adds	r5, #1
 8008f2a:	4630      	mov	r0, r6
 8008f2c:	f04f 0e00 	mov.w	lr, #0
 8008f30:	f857 2b04 	ldr.w	r2, [r7], #4
 8008f34:	f8d0 c000 	ldr.w	ip, [r0]
 8008f38:	b293      	uxth	r3, r2
 8008f3a:	ebae 0303 	sub.w	r3, lr, r3
 8008f3e:	0c12      	lsrs	r2, r2, #16
 8008f40:	fa13 f38c 	uxtah	r3, r3, ip
 8008f44:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008f48:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008f4c:	b29b      	uxth	r3, r3
 8008f4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f52:	45b9      	cmp	r9, r7
 8008f54:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8008f58:	f840 3b04 	str.w	r3, [r0], #4
 8008f5c:	d2e8      	bcs.n	8008f30 <quorem+0xb0>
 8008f5e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008f62:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8008f66:	b92a      	cbnz	r2, 8008f74 <quorem+0xf4>
 8008f68:	3b04      	subs	r3, #4
 8008f6a:	429e      	cmp	r6, r3
 8008f6c:	461a      	mov	r2, r3
 8008f6e:	d30b      	bcc.n	8008f88 <quorem+0x108>
 8008f70:	f8c8 4010 	str.w	r4, [r8, #16]
 8008f74:	4628      	mov	r0, r5
 8008f76:	b003      	add	sp, #12
 8008f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f7c:	6812      	ldr	r2, [r2, #0]
 8008f7e:	3b04      	subs	r3, #4
 8008f80:	2a00      	cmp	r2, #0
 8008f82:	d1ca      	bne.n	8008f1a <quorem+0x9a>
 8008f84:	3c01      	subs	r4, #1
 8008f86:	e7c5      	b.n	8008f14 <quorem+0x94>
 8008f88:	6812      	ldr	r2, [r2, #0]
 8008f8a:	3b04      	subs	r3, #4
 8008f8c:	2a00      	cmp	r2, #0
 8008f8e:	d1ef      	bne.n	8008f70 <quorem+0xf0>
 8008f90:	3c01      	subs	r4, #1
 8008f92:	e7ea      	b.n	8008f6a <quorem+0xea>
 8008f94:	2000      	movs	r0, #0
 8008f96:	e7ee      	b.n	8008f76 <quorem+0xf6>

08008f98 <_dtoa_r>:
 8008f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f9c:	ec57 6b10 	vmov	r6, r7, d0
 8008fa0:	b097      	sub	sp, #92	; 0x5c
 8008fa2:	e9cd 6700 	strd	r6, r7, [sp]
 8008fa6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008fa8:	9107      	str	r1, [sp, #28]
 8008faa:	4604      	mov	r4, r0
 8008fac:	920a      	str	r2, [sp, #40]	; 0x28
 8008fae:	930f      	str	r3, [sp, #60]	; 0x3c
 8008fb0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008fb2:	b93e      	cbnz	r6, 8008fc4 <_dtoa_r+0x2c>
 8008fb4:	2010      	movs	r0, #16
 8008fb6:	f000 fdcf 	bl	8009b58 <malloc>
 8008fba:	6260      	str	r0, [r4, #36]	; 0x24
 8008fbc:	6046      	str	r6, [r0, #4]
 8008fbe:	6086      	str	r6, [r0, #8]
 8008fc0:	6006      	str	r6, [r0, #0]
 8008fc2:	60c6      	str	r6, [r0, #12]
 8008fc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fc6:	6819      	ldr	r1, [r3, #0]
 8008fc8:	b151      	cbz	r1, 8008fe0 <_dtoa_r+0x48>
 8008fca:	685a      	ldr	r2, [r3, #4]
 8008fcc:	604a      	str	r2, [r1, #4]
 8008fce:	2301      	movs	r3, #1
 8008fd0:	4093      	lsls	r3, r2
 8008fd2:	608b      	str	r3, [r1, #8]
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	f001 f827 	bl	800a028 <_Bfree>
 8008fda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fdc:	2200      	movs	r2, #0
 8008fde:	601a      	str	r2, [r3, #0]
 8008fe0:	9b01      	ldr	r3, [sp, #4]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	bfbf      	itttt	lt
 8008fe6:	2301      	movlt	r3, #1
 8008fe8:	602b      	strlt	r3, [r5, #0]
 8008fea:	9b01      	ldrlt	r3, [sp, #4]
 8008fec:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008ff0:	bfb2      	itee	lt
 8008ff2:	9301      	strlt	r3, [sp, #4]
 8008ff4:	2300      	movge	r3, #0
 8008ff6:	602b      	strge	r3, [r5, #0]
 8008ff8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008ffc:	4ba8      	ldr	r3, [pc, #672]	; (80092a0 <_dtoa_r+0x308>)
 8008ffe:	ea33 0308 	bics.w	r3, r3, r8
 8009002:	d11b      	bne.n	800903c <_dtoa_r+0xa4>
 8009004:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009006:	f242 730f 	movw	r3, #9999	; 0x270f
 800900a:	6013      	str	r3, [r2, #0]
 800900c:	9b00      	ldr	r3, [sp, #0]
 800900e:	b923      	cbnz	r3, 800901a <_dtoa_r+0x82>
 8009010:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8009014:	2800      	cmp	r0, #0
 8009016:	f000 8578 	beq.w	8009b0a <_dtoa_r+0xb72>
 800901a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800901c:	b953      	cbnz	r3, 8009034 <_dtoa_r+0x9c>
 800901e:	4ba1      	ldr	r3, [pc, #644]	; (80092a4 <_dtoa_r+0x30c>)
 8009020:	e021      	b.n	8009066 <_dtoa_r+0xce>
 8009022:	4ba1      	ldr	r3, [pc, #644]	; (80092a8 <_dtoa_r+0x310>)
 8009024:	9302      	str	r3, [sp, #8]
 8009026:	3308      	adds	r3, #8
 8009028:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800902a:	6013      	str	r3, [r2, #0]
 800902c:	9802      	ldr	r0, [sp, #8]
 800902e:	b017      	add	sp, #92	; 0x5c
 8009030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009034:	4b9b      	ldr	r3, [pc, #620]	; (80092a4 <_dtoa_r+0x30c>)
 8009036:	9302      	str	r3, [sp, #8]
 8009038:	3303      	adds	r3, #3
 800903a:	e7f5      	b.n	8009028 <_dtoa_r+0x90>
 800903c:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009040:	2200      	movs	r2, #0
 8009042:	2300      	movs	r3, #0
 8009044:	4630      	mov	r0, r6
 8009046:	4639      	mov	r1, r7
 8009048:	f7f7 fd42 	bl	8000ad0 <__aeabi_dcmpeq>
 800904c:	4681      	mov	r9, r0
 800904e:	b160      	cbz	r0, 800906a <_dtoa_r+0xd2>
 8009050:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009052:	2301      	movs	r3, #1
 8009054:	6013      	str	r3, [r2, #0]
 8009056:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009058:	2b00      	cmp	r3, #0
 800905a:	f000 8553 	beq.w	8009b04 <_dtoa_r+0xb6c>
 800905e:	4b93      	ldr	r3, [pc, #588]	; (80092ac <_dtoa_r+0x314>)
 8009060:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009062:	6013      	str	r3, [r2, #0]
 8009064:	3b01      	subs	r3, #1
 8009066:	9302      	str	r3, [sp, #8]
 8009068:	e7e0      	b.n	800902c <_dtoa_r+0x94>
 800906a:	aa14      	add	r2, sp, #80	; 0x50
 800906c:	a915      	add	r1, sp, #84	; 0x54
 800906e:	ec47 6b10 	vmov	d0, r6, r7
 8009072:	4620      	mov	r0, r4
 8009074:	f001 fa25 	bl	800a4c2 <__d2b>
 8009078:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800907c:	4682      	mov	sl, r0
 800907e:	2d00      	cmp	r5, #0
 8009080:	d07e      	beq.n	8009180 <_dtoa_r+0x1e8>
 8009082:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009086:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800908a:	4630      	mov	r0, r6
 800908c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009090:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009094:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8009098:	2200      	movs	r2, #0
 800909a:	4b85      	ldr	r3, [pc, #532]	; (80092b0 <_dtoa_r+0x318>)
 800909c:	f7f7 f8fc 	bl	8000298 <__aeabi_dsub>
 80090a0:	a379      	add	r3, pc, #484	; (adr r3, 8009288 <_dtoa_r+0x2f0>)
 80090a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a6:	f7f7 faab 	bl	8000600 <__aeabi_dmul>
 80090aa:	a379      	add	r3, pc, #484	; (adr r3, 8009290 <_dtoa_r+0x2f8>)
 80090ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b0:	f7f7 f8f4 	bl	800029c <__adddf3>
 80090b4:	4606      	mov	r6, r0
 80090b6:	4628      	mov	r0, r5
 80090b8:	460f      	mov	r7, r1
 80090ba:	f7f7 fa3b 	bl	8000534 <__aeabi_i2d>
 80090be:	a376      	add	r3, pc, #472	; (adr r3, 8009298 <_dtoa_r+0x300>)
 80090c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090c4:	f7f7 fa9c 	bl	8000600 <__aeabi_dmul>
 80090c8:	4602      	mov	r2, r0
 80090ca:	460b      	mov	r3, r1
 80090cc:	4630      	mov	r0, r6
 80090ce:	4639      	mov	r1, r7
 80090d0:	f7f7 f8e4 	bl	800029c <__adddf3>
 80090d4:	4606      	mov	r6, r0
 80090d6:	460f      	mov	r7, r1
 80090d8:	f7f7 fd42 	bl	8000b60 <__aeabi_d2iz>
 80090dc:	2200      	movs	r2, #0
 80090de:	4683      	mov	fp, r0
 80090e0:	2300      	movs	r3, #0
 80090e2:	4630      	mov	r0, r6
 80090e4:	4639      	mov	r1, r7
 80090e6:	f7f7 fcfd 	bl	8000ae4 <__aeabi_dcmplt>
 80090ea:	b158      	cbz	r0, 8009104 <_dtoa_r+0x16c>
 80090ec:	4658      	mov	r0, fp
 80090ee:	f7f7 fa21 	bl	8000534 <__aeabi_i2d>
 80090f2:	4602      	mov	r2, r0
 80090f4:	460b      	mov	r3, r1
 80090f6:	4630      	mov	r0, r6
 80090f8:	4639      	mov	r1, r7
 80090fa:	f7f7 fce9 	bl	8000ad0 <__aeabi_dcmpeq>
 80090fe:	b908      	cbnz	r0, 8009104 <_dtoa_r+0x16c>
 8009100:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009104:	f1bb 0f16 	cmp.w	fp, #22
 8009108:	d859      	bhi.n	80091be <_dtoa_r+0x226>
 800910a:	496a      	ldr	r1, [pc, #424]	; (80092b4 <_dtoa_r+0x31c>)
 800910c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8009110:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009114:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009118:	f7f7 fd02 	bl	8000b20 <__aeabi_dcmpgt>
 800911c:	2800      	cmp	r0, #0
 800911e:	d050      	beq.n	80091c2 <_dtoa_r+0x22a>
 8009120:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009124:	2300      	movs	r3, #0
 8009126:	930e      	str	r3, [sp, #56]	; 0x38
 8009128:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800912a:	1b5d      	subs	r5, r3, r5
 800912c:	1e6b      	subs	r3, r5, #1
 800912e:	9306      	str	r3, [sp, #24]
 8009130:	bf45      	ittet	mi
 8009132:	f1c5 0301 	rsbmi	r3, r5, #1
 8009136:	9305      	strmi	r3, [sp, #20]
 8009138:	2300      	movpl	r3, #0
 800913a:	2300      	movmi	r3, #0
 800913c:	bf4c      	ite	mi
 800913e:	9306      	strmi	r3, [sp, #24]
 8009140:	9305      	strpl	r3, [sp, #20]
 8009142:	f1bb 0f00 	cmp.w	fp, #0
 8009146:	db3e      	blt.n	80091c6 <_dtoa_r+0x22e>
 8009148:	9b06      	ldr	r3, [sp, #24]
 800914a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800914e:	445b      	add	r3, fp
 8009150:	9306      	str	r3, [sp, #24]
 8009152:	2300      	movs	r3, #0
 8009154:	9308      	str	r3, [sp, #32]
 8009156:	9b07      	ldr	r3, [sp, #28]
 8009158:	2b09      	cmp	r3, #9
 800915a:	f200 80af 	bhi.w	80092bc <_dtoa_r+0x324>
 800915e:	2b05      	cmp	r3, #5
 8009160:	bfc4      	itt	gt
 8009162:	3b04      	subgt	r3, #4
 8009164:	9307      	strgt	r3, [sp, #28]
 8009166:	9b07      	ldr	r3, [sp, #28]
 8009168:	f1a3 0302 	sub.w	r3, r3, #2
 800916c:	bfcc      	ite	gt
 800916e:	2600      	movgt	r6, #0
 8009170:	2601      	movle	r6, #1
 8009172:	2b03      	cmp	r3, #3
 8009174:	f200 80ae 	bhi.w	80092d4 <_dtoa_r+0x33c>
 8009178:	e8df f003 	tbb	[pc, r3]
 800917c:	772f8482 	.word	0x772f8482
 8009180:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009182:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8009184:	441d      	add	r5, r3
 8009186:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800918a:	2b20      	cmp	r3, #32
 800918c:	dd11      	ble.n	80091b2 <_dtoa_r+0x21a>
 800918e:	9a00      	ldr	r2, [sp, #0]
 8009190:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8009194:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8009198:	fa22 f000 	lsr.w	r0, r2, r0
 800919c:	fa08 f303 	lsl.w	r3, r8, r3
 80091a0:	4318      	orrs	r0, r3
 80091a2:	f7f7 f9b7 	bl	8000514 <__aeabi_ui2d>
 80091a6:	2301      	movs	r3, #1
 80091a8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80091ac:	3d01      	subs	r5, #1
 80091ae:	9312      	str	r3, [sp, #72]	; 0x48
 80091b0:	e772      	b.n	8009098 <_dtoa_r+0x100>
 80091b2:	f1c3 0020 	rsb	r0, r3, #32
 80091b6:	9b00      	ldr	r3, [sp, #0]
 80091b8:	fa03 f000 	lsl.w	r0, r3, r0
 80091bc:	e7f1      	b.n	80091a2 <_dtoa_r+0x20a>
 80091be:	2301      	movs	r3, #1
 80091c0:	e7b1      	b.n	8009126 <_dtoa_r+0x18e>
 80091c2:	900e      	str	r0, [sp, #56]	; 0x38
 80091c4:	e7b0      	b.n	8009128 <_dtoa_r+0x190>
 80091c6:	9b05      	ldr	r3, [sp, #20]
 80091c8:	eba3 030b 	sub.w	r3, r3, fp
 80091cc:	9305      	str	r3, [sp, #20]
 80091ce:	f1cb 0300 	rsb	r3, fp, #0
 80091d2:	9308      	str	r3, [sp, #32]
 80091d4:	2300      	movs	r3, #0
 80091d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80091d8:	e7bd      	b.n	8009156 <_dtoa_r+0x1be>
 80091da:	2301      	movs	r3, #1
 80091dc:	9309      	str	r3, [sp, #36]	; 0x24
 80091de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	dd7a      	ble.n	80092da <_dtoa_r+0x342>
 80091e4:	9304      	str	r3, [sp, #16]
 80091e6:	9303      	str	r3, [sp, #12]
 80091e8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80091ea:	2200      	movs	r2, #0
 80091ec:	606a      	str	r2, [r5, #4]
 80091ee:	2104      	movs	r1, #4
 80091f0:	f101 0214 	add.w	r2, r1, #20
 80091f4:	429a      	cmp	r2, r3
 80091f6:	d975      	bls.n	80092e4 <_dtoa_r+0x34c>
 80091f8:	6869      	ldr	r1, [r5, #4]
 80091fa:	4620      	mov	r0, r4
 80091fc:	f000 fee0 	bl	8009fc0 <_Balloc>
 8009200:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009202:	6028      	str	r0, [r5, #0]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	9302      	str	r3, [sp, #8]
 8009208:	9b03      	ldr	r3, [sp, #12]
 800920a:	2b0e      	cmp	r3, #14
 800920c:	f200 80e5 	bhi.w	80093da <_dtoa_r+0x442>
 8009210:	2e00      	cmp	r6, #0
 8009212:	f000 80e2 	beq.w	80093da <_dtoa_r+0x442>
 8009216:	ed9d 7b00 	vldr	d7, [sp]
 800921a:	f1bb 0f00 	cmp.w	fp, #0
 800921e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8009222:	dd74      	ble.n	800930e <_dtoa_r+0x376>
 8009224:	4a23      	ldr	r2, [pc, #140]	; (80092b4 <_dtoa_r+0x31c>)
 8009226:	f00b 030f 	and.w	r3, fp, #15
 800922a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800922e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009232:	06f0      	lsls	r0, r6, #27
 8009234:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009238:	d559      	bpl.n	80092ee <_dtoa_r+0x356>
 800923a:	4b1f      	ldr	r3, [pc, #124]	; (80092b8 <_dtoa_r+0x320>)
 800923c:	ec51 0b17 	vmov	r0, r1, d7
 8009240:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009244:	f7f7 fb06 	bl	8000854 <__aeabi_ddiv>
 8009248:	e9cd 0100 	strd	r0, r1, [sp]
 800924c:	f006 060f 	and.w	r6, r6, #15
 8009250:	2503      	movs	r5, #3
 8009252:	4f19      	ldr	r7, [pc, #100]	; (80092b8 <_dtoa_r+0x320>)
 8009254:	2e00      	cmp	r6, #0
 8009256:	d14c      	bne.n	80092f2 <_dtoa_r+0x35a>
 8009258:	4642      	mov	r2, r8
 800925a:	464b      	mov	r3, r9
 800925c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009260:	f7f7 faf8 	bl	8000854 <__aeabi_ddiv>
 8009264:	e9cd 0100 	strd	r0, r1, [sp]
 8009268:	e06a      	b.n	8009340 <_dtoa_r+0x3a8>
 800926a:	2301      	movs	r3, #1
 800926c:	9309      	str	r3, [sp, #36]	; 0x24
 800926e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009270:	445b      	add	r3, fp
 8009272:	9304      	str	r3, [sp, #16]
 8009274:	3301      	adds	r3, #1
 8009276:	2b01      	cmp	r3, #1
 8009278:	9303      	str	r3, [sp, #12]
 800927a:	bfb8      	it	lt
 800927c:	2301      	movlt	r3, #1
 800927e:	e7b3      	b.n	80091e8 <_dtoa_r+0x250>
 8009280:	2300      	movs	r3, #0
 8009282:	e7ab      	b.n	80091dc <_dtoa_r+0x244>
 8009284:	2300      	movs	r3, #0
 8009286:	e7f1      	b.n	800926c <_dtoa_r+0x2d4>
 8009288:	636f4361 	.word	0x636f4361
 800928c:	3fd287a7 	.word	0x3fd287a7
 8009290:	8b60c8b3 	.word	0x8b60c8b3
 8009294:	3fc68a28 	.word	0x3fc68a28
 8009298:	509f79fb 	.word	0x509f79fb
 800929c:	3fd34413 	.word	0x3fd34413
 80092a0:	7ff00000 	.word	0x7ff00000
 80092a4:	0800b7d5 	.word	0x0800b7d5
 80092a8:	0800b7cc 	.word	0x0800b7cc
 80092ac:	0800b7ab 	.word	0x0800b7ab
 80092b0:	3ff80000 	.word	0x3ff80000
 80092b4:	0800b810 	.word	0x0800b810
 80092b8:	0800b7e8 	.word	0x0800b7e8
 80092bc:	2601      	movs	r6, #1
 80092be:	2300      	movs	r3, #0
 80092c0:	9307      	str	r3, [sp, #28]
 80092c2:	9609      	str	r6, [sp, #36]	; 0x24
 80092c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80092c8:	9304      	str	r3, [sp, #16]
 80092ca:	9303      	str	r3, [sp, #12]
 80092cc:	2200      	movs	r2, #0
 80092ce:	2312      	movs	r3, #18
 80092d0:	920a      	str	r2, [sp, #40]	; 0x28
 80092d2:	e789      	b.n	80091e8 <_dtoa_r+0x250>
 80092d4:	2301      	movs	r3, #1
 80092d6:	9309      	str	r3, [sp, #36]	; 0x24
 80092d8:	e7f4      	b.n	80092c4 <_dtoa_r+0x32c>
 80092da:	2301      	movs	r3, #1
 80092dc:	9304      	str	r3, [sp, #16]
 80092de:	9303      	str	r3, [sp, #12]
 80092e0:	461a      	mov	r2, r3
 80092e2:	e7f5      	b.n	80092d0 <_dtoa_r+0x338>
 80092e4:	686a      	ldr	r2, [r5, #4]
 80092e6:	3201      	adds	r2, #1
 80092e8:	606a      	str	r2, [r5, #4]
 80092ea:	0049      	lsls	r1, r1, #1
 80092ec:	e780      	b.n	80091f0 <_dtoa_r+0x258>
 80092ee:	2502      	movs	r5, #2
 80092f0:	e7af      	b.n	8009252 <_dtoa_r+0x2ba>
 80092f2:	07f1      	lsls	r1, r6, #31
 80092f4:	d508      	bpl.n	8009308 <_dtoa_r+0x370>
 80092f6:	4640      	mov	r0, r8
 80092f8:	4649      	mov	r1, r9
 80092fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092fe:	f7f7 f97f 	bl	8000600 <__aeabi_dmul>
 8009302:	3501      	adds	r5, #1
 8009304:	4680      	mov	r8, r0
 8009306:	4689      	mov	r9, r1
 8009308:	1076      	asrs	r6, r6, #1
 800930a:	3708      	adds	r7, #8
 800930c:	e7a2      	b.n	8009254 <_dtoa_r+0x2bc>
 800930e:	f000 809d 	beq.w	800944c <_dtoa_r+0x4b4>
 8009312:	f1cb 0600 	rsb	r6, fp, #0
 8009316:	4b9f      	ldr	r3, [pc, #636]	; (8009594 <_dtoa_r+0x5fc>)
 8009318:	4f9f      	ldr	r7, [pc, #636]	; (8009598 <_dtoa_r+0x600>)
 800931a:	f006 020f 	and.w	r2, r6, #15
 800931e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009326:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800932a:	f7f7 f969 	bl	8000600 <__aeabi_dmul>
 800932e:	e9cd 0100 	strd	r0, r1, [sp]
 8009332:	1136      	asrs	r6, r6, #4
 8009334:	2300      	movs	r3, #0
 8009336:	2502      	movs	r5, #2
 8009338:	2e00      	cmp	r6, #0
 800933a:	d17c      	bne.n	8009436 <_dtoa_r+0x49e>
 800933c:	2b00      	cmp	r3, #0
 800933e:	d191      	bne.n	8009264 <_dtoa_r+0x2cc>
 8009340:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009342:	2b00      	cmp	r3, #0
 8009344:	f000 8084 	beq.w	8009450 <_dtoa_r+0x4b8>
 8009348:	e9dd 8900 	ldrd	r8, r9, [sp]
 800934c:	2200      	movs	r2, #0
 800934e:	4b93      	ldr	r3, [pc, #588]	; (800959c <_dtoa_r+0x604>)
 8009350:	4640      	mov	r0, r8
 8009352:	4649      	mov	r1, r9
 8009354:	f7f7 fbc6 	bl	8000ae4 <__aeabi_dcmplt>
 8009358:	2800      	cmp	r0, #0
 800935a:	d079      	beq.n	8009450 <_dtoa_r+0x4b8>
 800935c:	9b03      	ldr	r3, [sp, #12]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d076      	beq.n	8009450 <_dtoa_r+0x4b8>
 8009362:	9b04      	ldr	r3, [sp, #16]
 8009364:	2b00      	cmp	r3, #0
 8009366:	dd34      	ble.n	80093d2 <_dtoa_r+0x43a>
 8009368:	2200      	movs	r2, #0
 800936a:	4b8d      	ldr	r3, [pc, #564]	; (80095a0 <_dtoa_r+0x608>)
 800936c:	4640      	mov	r0, r8
 800936e:	4649      	mov	r1, r9
 8009370:	f7f7 f946 	bl	8000600 <__aeabi_dmul>
 8009374:	e9cd 0100 	strd	r0, r1, [sp]
 8009378:	9e04      	ldr	r6, [sp, #16]
 800937a:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800937e:	3501      	adds	r5, #1
 8009380:	4628      	mov	r0, r5
 8009382:	f7f7 f8d7 	bl	8000534 <__aeabi_i2d>
 8009386:	e9dd 2300 	ldrd	r2, r3, [sp]
 800938a:	f7f7 f939 	bl	8000600 <__aeabi_dmul>
 800938e:	2200      	movs	r2, #0
 8009390:	4b84      	ldr	r3, [pc, #528]	; (80095a4 <_dtoa_r+0x60c>)
 8009392:	f7f6 ff83 	bl	800029c <__adddf3>
 8009396:	4680      	mov	r8, r0
 8009398:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800939c:	2e00      	cmp	r6, #0
 800939e:	d15a      	bne.n	8009456 <_dtoa_r+0x4be>
 80093a0:	2200      	movs	r2, #0
 80093a2:	4b81      	ldr	r3, [pc, #516]	; (80095a8 <_dtoa_r+0x610>)
 80093a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80093a8:	f7f6 ff76 	bl	8000298 <__aeabi_dsub>
 80093ac:	4642      	mov	r2, r8
 80093ae:	464b      	mov	r3, r9
 80093b0:	e9cd 0100 	strd	r0, r1, [sp]
 80093b4:	f7f7 fbb4 	bl	8000b20 <__aeabi_dcmpgt>
 80093b8:	2800      	cmp	r0, #0
 80093ba:	f040 829b 	bne.w	80098f4 <_dtoa_r+0x95c>
 80093be:	4642      	mov	r2, r8
 80093c0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80093c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80093c8:	f7f7 fb8c 	bl	8000ae4 <__aeabi_dcmplt>
 80093cc:	2800      	cmp	r0, #0
 80093ce:	f040 828f 	bne.w	80098f0 <_dtoa_r+0x958>
 80093d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80093d6:	e9cd 2300 	strd	r2, r3, [sp]
 80093da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80093dc:	2b00      	cmp	r3, #0
 80093de:	f2c0 8150 	blt.w	8009682 <_dtoa_r+0x6ea>
 80093e2:	f1bb 0f0e 	cmp.w	fp, #14
 80093e6:	f300 814c 	bgt.w	8009682 <_dtoa_r+0x6ea>
 80093ea:	4b6a      	ldr	r3, [pc, #424]	; (8009594 <_dtoa_r+0x5fc>)
 80093ec:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80093f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80093f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	f280 80da 	bge.w	80095b0 <_dtoa_r+0x618>
 80093fc:	9b03      	ldr	r3, [sp, #12]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	f300 80d6 	bgt.w	80095b0 <_dtoa_r+0x618>
 8009404:	f040 8273 	bne.w	80098ee <_dtoa_r+0x956>
 8009408:	2200      	movs	r2, #0
 800940a:	4b67      	ldr	r3, [pc, #412]	; (80095a8 <_dtoa_r+0x610>)
 800940c:	4640      	mov	r0, r8
 800940e:	4649      	mov	r1, r9
 8009410:	f7f7 f8f6 	bl	8000600 <__aeabi_dmul>
 8009414:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009418:	f7f7 fb78 	bl	8000b0c <__aeabi_dcmpge>
 800941c:	9e03      	ldr	r6, [sp, #12]
 800941e:	4637      	mov	r7, r6
 8009420:	2800      	cmp	r0, #0
 8009422:	f040 824a 	bne.w	80098ba <_dtoa_r+0x922>
 8009426:	9b02      	ldr	r3, [sp, #8]
 8009428:	9a02      	ldr	r2, [sp, #8]
 800942a:	1c5d      	adds	r5, r3, #1
 800942c:	2331      	movs	r3, #49	; 0x31
 800942e:	7013      	strb	r3, [r2, #0]
 8009430:	f10b 0b01 	add.w	fp, fp, #1
 8009434:	e245      	b.n	80098c2 <_dtoa_r+0x92a>
 8009436:	07f2      	lsls	r2, r6, #31
 8009438:	d505      	bpl.n	8009446 <_dtoa_r+0x4ae>
 800943a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800943e:	f7f7 f8df 	bl	8000600 <__aeabi_dmul>
 8009442:	3501      	adds	r5, #1
 8009444:	2301      	movs	r3, #1
 8009446:	1076      	asrs	r6, r6, #1
 8009448:	3708      	adds	r7, #8
 800944a:	e775      	b.n	8009338 <_dtoa_r+0x3a0>
 800944c:	2502      	movs	r5, #2
 800944e:	e777      	b.n	8009340 <_dtoa_r+0x3a8>
 8009450:	465f      	mov	r7, fp
 8009452:	9e03      	ldr	r6, [sp, #12]
 8009454:	e794      	b.n	8009380 <_dtoa_r+0x3e8>
 8009456:	9a02      	ldr	r2, [sp, #8]
 8009458:	4b4e      	ldr	r3, [pc, #312]	; (8009594 <_dtoa_r+0x5fc>)
 800945a:	4432      	add	r2, r6
 800945c:	9213      	str	r2, [sp, #76]	; 0x4c
 800945e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009460:	1e71      	subs	r1, r6, #1
 8009462:	2a00      	cmp	r2, #0
 8009464:	d048      	beq.n	80094f8 <_dtoa_r+0x560>
 8009466:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800946a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800946e:	2000      	movs	r0, #0
 8009470:	494e      	ldr	r1, [pc, #312]	; (80095ac <_dtoa_r+0x614>)
 8009472:	f7f7 f9ef 	bl	8000854 <__aeabi_ddiv>
 8009476:	4642      	mov	r2, r8
 8009478:	464b      	mov	r3, r9
 800947a:	f7f6 ff0d 	bl	8000298 <__aeabi_dsub>
 800947e:	9d02      	ldr	r5, [sp, #8]
 8009480:	4680      	mov	r8, r0
 8009482:	4689      	mov	r9, r1
 8009484:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009488:	f7f7 fb6a 	bl	8000b60 <__aeabi_d2iz>
 800948c:	4606      	mov	r6, r0
 800948e:	f7f7 f851 	bl	8000534 <__aeabi_i2d>
 8009492:	4602      	mov	r2, r0
 8009494:	460b      	mov	r3, r1
 8009496:	e9dd 0100 	ldrd	r0, r1, [sp]
 800949a:	f7f6 fefd 	bl	8000298 <__aeabi_dsub>
 800949e:	3630      	adds	r6, #48	; 0x30
 80094a0:	f805 6b01 	strb.w	r6, [r5], #1
 80094a4:	4642      	mov	r2, r8
 80094a6:	464b      	mov	r3, r9
 80094a8:	e9cd 0100 	strd	r0, r1, [sp]
 80094ac:	f7f7 fb1a 	bl	8000ae4 <__aeabi_dcmplt>
 80094b0:	2800      	cmp	r0, #0
 80094b2:	d165      	bne.n	8009580 <_dtoa_r+0x5e8>
 80094b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80094b8:	2000      	movs	r0, #0
 80094ba:	4938      	ldr	r1, [pc, #224]	; (800959c <_dtoa_r+0x604>)
 80094bc:	f7f6 feec 	bl	8000298 <__aeabi_dsub>
 80094c0:	4642      	mov	r2, r8
 80094c2:	464b      	mov	r3, r9
 80094c4:	f7f7 fb0e 	bl	8000ae4 <__aeabi_dcmplt>
 80094c8:	2800      	cmp	r0, #0
 80094ca:	f040 80ba 	bne.w	8009642 <_dtoa_r+0x6aa>
 80094ce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80094d0:	429d      	cmp	r5, r3
 80094d2:	f43f af7e 	beq.w	80093d2 <_dtoa_r+0x43a>
 80094d6:	2200      	movs	r2, #0
 80094d8:	4b31      	ldr	r3, [pc, #196]	; (80095a0 <_dtoa_r+0x608>)
 80094da:	4640      	mov	r0, r8
 80094dc:	4649      	mov	r1, r9
 80094de:	f7f7 f88f 	bl	8000600 <__aeabi_dmul>
 80094e2:	2200      	movs	r2, #0
 80094e4:	4680      	mov	r8, r0
 80094e6:	4689      	mov	r9, r1
 80094e8:	4b2d      	ldr	r3, [pc, #180]	; (80095a0 <_dtoa_r+0x608>)
 80094ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80094ee:	f7f7 f887 	bl	8000600 <__aeabi_dmul>
 80094f2:	e9cd 0100 	strd	r0, r1, [sp]
 80094f6:	e7c5      	b.n	8009484 <_dtoa_r+0x4ec>
 80094f8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80094fc:	4642      	mov	r2, r8
 80094fe:	464b      	mov	r3, r9
 8009500:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009504:	f7f7 f87c 	bl	8000600 <__aeabi_dmul>
 8009508:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800950c:	9d02      	ldr	r5, [sp, #8]
 800950e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009512:	f7f7 fb25 	bl	8000b60 <__aeabi_d2iz>
 8009516:	4606      	mov	r6, r0
 8009518:	f7f7 f80c 	bl	8000534 <__aeabi_i2d>
 800951c:	3630      	adds	r6, #48	; 0x30
 800951e:	4602      	mov	r2, r0
 8009520:	460b      	mov	r3, r1
 8009522:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009526:	f7f6 feb7 	bl	8000298 <__aeabi_dsub>
 800952a:	f805 6b01 	strb.w	r6, [r5], #1
 800952e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009530:	42ab      	cmp	r3, r5
 8009532:	4680      	mov	r8, r0
 8009534:	4689      	mov	r9, r1
 8009536:	f04f 0200 	mov.w	r2, #0
 800953a:	d125      	bne.n	8009588 <_dtoa_r+0x5f0>
 800953c:	4b1b      	ldr	r3, [pc, #108]	; (80095ac <_dtoa_r+0x614>)
 800953e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009542:	f7f6 feab 	bl	800029c <__adddf3>
 8009546:	4602      	mov	r2, r0
 8009548:	460b      	mov	r3, r1
 800954a:	4640      	mov	r0, r8
 800954c:	4649      	mov	r1, r9
 800954e:	f7f7 fae7 	bl	8000b20 <__aeabi_dcmpgt>
 8009552:	2800      	cmp	r0, #0
 8009554:	d175      	bne.n	8009642 <_dtoa_r+0x6aa>
 8009556:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800955a:	2000      	movs	r0, #0
 800955c:	4913      	ldr	r1, [pc, #76]	; (80095ac <_dtoa_r+0x614>)
 800955e:	f7f6 fe9b 	bl	8000298 <__aeabi_dsub>
 8009562:	4602      	mov	r2, r0
 8009564:	460b      	mov	r3, r1
 8009566:	4640      	mov	r0, r8
 8009568:	4649      	mov	r1, r9
 800956a:	f7f7 fabb 	bl	8000ae4 <__aeabi_dcmplt>
 800956e:	2800      	cmp	r0, #0
 8009570:	f43f af2f 	beq.w	80093d2 <_dtoa_r+0x43a>
 8009574:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009578:	2b30      	cmp	r3, #48	; 0x30
 800957a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800957e:	d001      	beq.n	8009584 <_dtoa_r+0x5ec>
 8009580:	46bb      	mov	fp, r7
 8009582:	e04d      	b.n	8009620 <_dtoa_r+0x688>
 8009584:	4615      	mov	r5, r2
 8009586:	e7f5      	b.n	8009574 <_dtoa_r+0x5dc>
 8009588:	4b05      	ldr	r3, [pc, #20]	; (80095a0 <_dtoa_r+0x608>)
 800958a:	f7f7 f839 	bl	8000600 <__aeabi_dmul>
 800958e:	e9cd 0100 	strd	r0, r1, [sp]
 8009592:	e7bc      	b.n	800950e <_dtoa_r+0x576>
 8009594:	0800b810 	.word	0x0800b810
 8009598:	0800b7e8 	.word	0x0800b7e8
 800959c:	3ff00000 	.word	0x3ff00000
 80095a0:	40240000 	.word	0x40240000
 80095a4:	401c0000 	.word	0x401c0000
 80095a8:	40140000 	.word	0x40140000
 80095ac:	3fe00000 	.word	0x3fe00000
 80095b0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80095b4:	9d02      	ldr	r5, [sp, #8]
 80095b6:	4642      	mov	r2, r8
 80095b8:	464b      	mov	r3, r9
 80095ba:	4630      	mov	r0, r6
 80095bc:	4639      	mov	r1, r7
 80095be:	f7f7 f949 	bl	8000854 <__aeabi_ddiv>
 80095c2:	f7f7 facd 	bl	8000b60 <__aeabi_d2iz>
 80095c6:	9000      	str	r0, [sp, #0]
 80095c8:	f7f6 ffb4 	bl	8000534 <__aeabi_i2d>
 80095cc:	4642      	mov	r2, r8
 80095ce:	464b      	mov	r3, r9
 80095d0:	f7f7 f816 	bl	8000600 <__aeabi_dmul>
 80095d4:	4602      	mov	r2, r0
 80095d6:	460b      	mov	r3, r1
 80095d8:	4630      	mov	r0, r6
 80095da:	4639      	mov	r1, r7
 80095dc:	f7f6 fe5c 	bl	8000298 <__aeabi_dsub>
 80095e0:	9e00      	ldr	r6, [sp, #0]
 80095e2:	9f03      	ldr	r7, [sp, #12]
 80095e4:	3630      	adds	r6, #48	; 0x30
 80095e6:	f805 6b01 	strb.w	r6, [r5], #1
 80095ea:	9e02      	ldr	r6, [sp, #8]
 80095ec:	1bae      	subs	r6, r5, r6
 80095ee:	42b7      	cmp	r7, r6
 80095f0:	4602      	mov	r2, r0
 80095f2:	460b      	mov	r3, r1
 80095f4:	d138      	bne.n	8009668 <_dtoa_r+0x6d0>
 80095f6:	f7f6 fe51 	bl	800029c <__adddf3>
 80095fa:	4606      	mov	r6, r0
 80095fc:	460f      	mov	r7, r1
 80095fe:	4602      	mov	r2, r0
 8009600:	460b      	mov	r3, r1
 8009602:	4640      	mov	r0, r8
 8009604:	4649      	mov	r1, r9
 8009606:	f7f7 fa6d 	bl	8000ae4 <__aeabi_dcmplt>
 800960a:	b9c8      	cbnz	r0, 8009640 <_dtoa_r+0x6a8>
 800960c:	4632      	mov	r2, r6
 800960e:	463b      	mov	r3, r7
 8009610:	4640      	mov	r0, r8
 8009612:	4649      	mov	r1, r9
 8009614:	f7f7 fa5c 	bl	8000ad0 <__aeabi_dcmpeq>
 8009618:	b110      	cbz	r0, 8009620 <_dtoa_r+0x688>
 800961a:	9b00      	ldr	r3, [sp, #0]
 800961c:	07db      	lsls	r3, r3, #31
 800961e:	d40f      	bmi.n	8009640 <_dtoa_r+0x6a8>
 8009620:	4651      	mov	r1, sl
 8009622:	4620      	mov	r0, r4
 8009624:	f000 fd00 	bl	800a028 <_Bfree>
 8009628:	2300      	movs	r3, #0
 800962a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800962c:	702b      	strb	r3, [r5, #0]
 800962e:	f10b 0301 	add.w	r3, fp, #1
 8009632:	6013      	str	r3, [r2, #0]
 8009634:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009636:	2b00      	cmp	r3, #0
 8009638:	f43f acf8 	beq.w	800902c <_dtoa_r+0x94>
 800963c:	601d      	str	r5, [r3, #0]
 800963e:	e4f5      	b.n	800902c <_dtoa_r+0x94>
 8009640:	465f      	mov	r7, fp
 8009642:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009646:	2a39      	cmp	r2, #57	; 0x39
 8009648:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800964c:	d106      	bne.n	800965c <_dtoa_r+0x6c4>
 800964e:	9a02      	ldr	r2, [sp, #8]
 8009650:	429a      	cmp	r2, r3
 8009652:	d107      	bne.n	8009664 <_dtoa_r+0x6cc>
 8009654:	2330      	movs	r3, #48	; 0x30
 8009656:	7013      	strb	r3, [r2, #0]
 8009658:	3701      	adds	r7, #1
 800965a:	4613      	mov	r3, r2
 800965c:	781a      	ldrb	r2, [r3, #0]
 800965e:	3201      	adds	r2, #1
 8009660:	701a      	strb	r2, [r3, #0]
 8009662:	e78d      	b.n	8009580 <_dtoa_r+0x5e8>
 8009664:	461d      	mov	r5, r3
 8009666:	e7ec      	b.n	8009642 <_dtoa_r+0x6aa>
 8009668:	2200      	movs	r2, #0
 800966a:	4ba4      	ldr	r3, [pc, #656]	; (80098fc <_dtoa_r+0x964>)
 800966c:	f7f6 ffc8 	bl	8000600 <__aeabi_dmul>
 8009670:	2200      	movs	r2, #0
 8009672:	2300      	movs	r3, #0
 8009674:	4606      	mov	r6, r0
 8009676:	460f      	mov	r7, r1
 8009678:	f7f7 fa2a 	bl	8000ad0 <__aeabi_dcmpeq>
 800967c:	2800      	cmp	r0, #0
 800967e:	d09a      	beq.n	80095b6 <_dtoa_r+0x61e>
 8009680:	e7ce      	b.n	8009620 <_dtoa_r+0x688>
 8009682:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009684:	2a00      	cmp	r2, #0
 8009686:	f000 80cd 	beq.w	8009824 <_dtoa_r+0x88c>
 800968a:	9a07      	ldr	r2, [sp, #28]
 800968c:	2a01      	cmp	r2, #1
 800968e:	f300 80af 	bgt.w	80097f0 <_dtoa_r+0x858>
 8009692:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009694:	2a00      	cmp	r2, #0
 8009696:	f000 80a7 	beq.w	80097e8 <_dtoa_r+0x850>
 800969a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800969e:	9e08      	ldr	r6, [sp, #32]
 80096a0:	9d05      	ldr	r5, [sp, #20]
 80096a2:	9a05      	ldr	r2, [sp, #20]
 80096a4:	441a      	add	r2, r3
 80096a6:	9205      	str	r2, [sp, #20]
 80096a8:	9a06      	ldr	r2, [sp, #24]
 80096aa:	2101      	movs	r1, #1
 80096ac:	441a      	add	r2, r3
 80096ae:	4620      	mov	r0, r4
 80096b0:	9206      	str	r2, [sp, #24]
 80096b2:	f000 fd59 	bl	800a168 <__i2b>
 80096b6:	4607      	mov	r7, r0
 80096b8:	2d00      	cmp	r5, #0
 80096ba:	dd0c      	ble.n	80096d6 <_dtoa_r+0x73e>
 80096bc:	9b06      	ldr	r3, [sp, #24]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	dd09      	ble.n	80096d6 <_dtoa_r+0x73e>
 80096c2:	42ab      	cmp	r3, r5
 80096c4:	9a05      	ldr	r2, [sp, #20]
 80096c6:	bfa8      	it	ge
 80096c8:	462b      	movge	r3, r5
 80096ca:	1ad2      	subs	r2, r2, r3
 80096cc:	9205      	str	r2, [sp, #20]
 80096ce:	9a06      	ldr	r2, [sp, #24]
 80096d0:	1aed      	subs	r5, r5, r3
 80096d2:	1ad3      	subs	r3, r2, r3
 80096d4:	9306      	str	r3, [sp, #24]
 80096d6:	9b08      	ldr	r3, [sp, #32]
 80096d8:	b1f3      	cbz	r3, 8009718 <_dtoa_r+0x780>
 80096da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096dc:	2b00      	cmp	r3, #0
 80096de:	f000 80a5 	beq.w	800982c <_dtoa_r+0x894>
 80096e2:	2e00      	cmp	r6, #0
 80096e4:	dd10      	ble.n	8009708 <_dtoa_r+0x770>
 80096e6:	4639      	mov	r1, r7
 80096e8:	4632      	mov	r2, r6
 80096ea:	4620      	mov	r0, r4
 80096ec:	f000 fdd2 	bl	800a294 <__pow5mult>
 80096f0:	4652      	mov	r2, sl
 80096f2:	4601      	mov	r1, r0
 80096f4:	4607      	mov	r7, r0
 80096f6:	4620      	mov	r0, r4
 80096f8:	f000 fd3f 	bl	800a17a <__multiply>
 80096fc:	4651      	mov	r1, sl
 80096fe:	4680      	mov	r8, r0
 8009700:	4620      	mov	r0, r4
 8009702:	f000 fc91 	bl	800a028 <_Bfree>
 8009706:	46c2      	mov	sl, r8
 8009708:	9b08      	ldr	r3, [sp, #32]
 800970a:	1b9a      	subs	r2, r3, r6
 800970c:	d004      	beq.n	8009718 <_dtoa_r+0x780>
 800970e:	4651      	mov	r1, sl
 8009710:	4620      	mov	r0, r4
 8009712:	f000 fdbf 	bl	800a294 <__pow5mult>
 8009716:	4682      	mov	sl, r0
 8009718:	2101      	movs	r1, #1
 800971a:	4620      	mov	r0, r4
 800971c:	f000 fd24 	bl	800a168 <__i2b>
 8009720:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009722:	2b00      	cmp	r3, #0
 8009724:	4606      	mov	r6, r0
 8009726:	f340 8083 	ble.w	8009830 <_dtoa_r+0x898>
 800972a:	461a      	mov	r2, r3
 800972c:	4601      	mov	r1, r0
 800972e:	4620      	mov	r0, r4
 8009730:	f000 fdb0 	bl	800a294 <__pow5mult>
 8009734:	9b07      	ldr	r3, [sp, #28]
 8009736:	2b01      	cmp	r3, #1
 8009738:	4606      	mov	r6, r0
 800973a:	dd7c      	ble.n	8009836 <_dtoa_r+0x89e>
 800973c:	f04f 0800 	mov.w	r8, #0
 8009740:	6933      	ldr	r3, [r6, #16]
 8009742:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009746:	6918      	ldr	r0, [r3, #16]
 8009748:	f000 fcc0 	bl	800a0cc <__hi0bits>
 800974c:	f1c0 0020 	rsb	r0, r0, #32
 8009750:	9b06      	ldr	r3, [sp, #24]
 8009752:	4418      	add	r0, r3
 8009754:	f010 001f 	ands.w	r0, r0, #31
 8009758:	f000 8096 	beq.w	8009888 <_dtoa_r+0x8f0>
 800975c:	f1c0 0320 	rsb	r3, r0, #32
 8009760:	2b04      	cmp	r3, #4
 8009762:	f340 8087 	ble.w	8009874 <_dtoa_r+0x8dc>
 8009766:	9b05      	ldr	r3, [sp, #20]
 8009768:	f1c0 001c 	rsb	r0, r0, #28
 800976c:	4403      	add	r3, r0
 800976e:	9305      	str	r3, [sp, #20]
 8009770:	9b06      	ldr	r3, [sp, #24]
 8009772:	4405      	add	r5, r0
 8009774:	4403      	add	r3, r0
 8009776:	9306      	str	r3, [sp, #24]
 8009778:	9b05      	ldr	r3, [sp, #20]
 800977a:	2b00      	cmp	r3, #0
 800977c:	dd05      	ble.n	800978a <_dtoa_r+0x7f2>
 800977e:	4651      	mov	r1, sl
 8009780:	461a      	mov	r2, r3
 8009782:	4620      	mov	r0, r4
 8009784:	f000 fdd4 	bl	800a330 <__lshift>
 8009788:	4682      	mov	sl, r0
 800978a:	9b06      	ldr	r3, [sp, #24]
 800978c:	2b00      	cmp	r3, #0
 800978e:	dd05      	ble.n	800979c <_dtoa_r+0x804>
 8009790:	4631      	mov	r1, r6
 8009792:	461a      	mov	r2, r3
 8009794:	4620      	mov	r0, r4
 8009796:	f000 fdcb 	bl	800a330 <__lshift>
 800979a:	4606      	mov	r6, r0
 800979c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d074      	beq.n	800988c <_dtoa_r+0x8f4>
 80097a2:	4631      	mov	r1, r6
 80097a4:	4650      	mov	r0, sl
 80097a6:	f000 fe14 	bl	800a3d2 <__mcmp>
 80097aa:	2800      	cmp	r0, #0
 80097ac:	da6e      	bge.n	800988c <_dtoa_r+0x8f4>
 80097ae:	2300      	movs	r3, #0
 80097b0:	4651      	mov	r1, sl
 80097b2:	220a      	movs	r2, #10
 80097b4:	4620      	mov	r0, r4
 80097b6:	f000 fc4e 	bl	800a056 <__multadd>
 80097ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097bc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80097c0:	4682      	mov	sl, r0
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	f000 81a8 	beq.w	8009b18 <_dtoa_r+0xb80>
 80097c8:	2300      	movs	r3, #0
 80097ca:	4639      	mov	r1, r7
 80097cc:	220a      	movs	r2, #10
 80097ce:	4620      	mov	r0, r4
 80097d0:	f000 fc41 	bl	800a056 <__multadd>
 80097d4:	9b04      	ldr	r3, [sp, #16]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	4607      	mov	r7, r0
 80097da:	f300 80c8 	bgt.w	800996e <_dtoa_r+0x9d6>
 80097de:	9b07      	ldr	r3, [sp, #28]
 80097e0:	2b02      	cmp	r3, #2
 80097e2:	f340 80c4 	ble.w	800996e <_dtoa_r+0x9d6>
 80097e6:	e059      	b.n	800989c <_dtoa_r+0x904>
 80097e8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80097ea:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80097ee:	e756      	b.n	800969e <_dtoa_r+0x706>
 80097f0:	9b03      	ldr	r3, [sp, #12]
 80097f2:	1e5e      	subs	r6, r3, #1
 80097f4:	9b08      	ldr	r3, [sp, #32]
 80097f6:	42b3      	cmp	r3, r6
 80097f8:	bfbf      	itttt	lt
 80097fa:	9b08      	ldrlt	r3, [sp, #32]
 80097fc:	9608      	strlt	r6, [sp, #32]
 80097fe:	1af2      	sublt	r2, r6, r3
 8009800:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8009802:	bfb6      	itet	lt
 8009804:	189b      	addlt	r3, r3, r2
 8009806:	1b9e      	subge	r6, r3, r6
 8009808:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800980a:	9b03      	ldr	r3, [sp, #12]
 800980c:	bfb8      	it	lt
 800980e:	2600      	movlt	r6, #0
 8009810:	2b00      	cmp	r3, #0
 8009812:	bfb9      	ittee	lt
 8009814:	9b05      	ldrlt	r3, [sp, #20]
 8009816:	9a03      	ldrlt	r2, [sp, #12]
 8009818:	9d05      	ldrge	r5, [sp, #20]
 800981a:	9b03      	ldrge	r3, [sp, #12]
 800981c:	bfbc      	itt	lt
 800981e:	1a9d      	sublt	r5, r3, r2
 8009820:	2300      	movlt	r3, #0
 8009822:	e73e      	b.n	80096a2 <_dtoa_r+0x70a>
 8009824:	9e08      	ldr	r6, [sp, #32]
 8009826:	9d05      	ldr	r5, [sp, #20]
 8009828:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800982a:	e745      	b.n	80096b8 <_dtoa_r+0x720>
 800982c:	9a08      	ldr	r2, [sp, #32]
 800982e:	e76e      	b.n	800970e <_dtoa_r+0x776>
 8009830:	9b07      	ldr	r3, [sp, #28]
 8009832:	2b01      	cmp	r3, #1
 8009834:	dc19      	bgt.n	800986a <_dtoa_r+0x8d2>
 8009836:	9b00      	ldr	r3, [sp, #0]
 8009838:	b9bb      	cbnz	r3, 800986a <_dtoa_r+0x8d2>
 800983a:	9b01      	ldr	r3, [sp, #4]
 800983c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009840:	b99b      	cbnz	r3, 800986a <_dtoa_r+0x8d2>
 8009842:	9b01      	ldr	r3, [sp, #4]
 8009844:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009848:	0d1b      	lsrs	r3, r3, #20
 800984a:	051b      	lsls	r3, r3, #20
 800984c:	b183      	cbz	r3, 8009870 <_dtoa_r+0x8d8>
 800984e:	9b05      	ldr	r3, [sp, #20]
 8009850:	3301      	adds	r3, #1
 8009852:	9305      	str	r3, [sp, #20]
 8009854:	9b06      	ldr	r3, [sp, #24]
 8009856:	3301      	adds	r3, #1
 8009858:	9306      	str	r3, [sp, #24]
 800985a:	f04f 0801 	mov.w	r8, #1
 800985e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009860:	2b00      	cmp	r3, #0
 8009862:	f47f af6d 	bne.w	8009740 <_dtoa_r+0x7a8>
 8009866:	2001      	movs	r0, #1
 8009868:	e772      	b.n	8009750 <_dtoa_r+0x7b8>
 800986a:	f04f 0800 	mov.w	r8, #0
 800986e:	e7f6      	b.n	800985e <_dtoa_r+0x8c6>
 8009870:	4698      	mov	r8, r3
 8009872:	e7f4      	b.n	800985e <_dtoa_r+0x8c6>
 8009874:	d080      	beq.n	8009778 <_dtoa_r+0x7e0>
 8009876:	9a05      	ldr	r2, [sp, #20]
 8009878:	331c      	adds	r3, #28
 800987a:	441a      	add	r2, r3
 800987c:	9205      	str	r2, [sp, #20]
 800987e:	9a06      	ldr	r2, [sp, #24]
 8009880:	441a      	add	r2, r3
 8009882:	441d      	add	r5, r3
 8009884:	4613      	mov	r3, r2
 8009886:	e776      	b.n	8009776 <_dtoa_r+0x7de>
 8009888:	4603      	mov	r3, r0
 800988a:	e7f4      	b.n	8009876 <_dtoa_r+0x8de>
 800988c:	9b03      	ldr	r3, [sp, #12]
 800988e:	2b00      	cmp	r3, #0
 8009890:	dc36      	bgt.n	8009900 <_dtoa_r+0x968>
 8009892:	9b07      	ldr	r3, [sp, #28]
 8009894:	2b02      	cmp	r3, #2
 8009896:	dd33      	ble.n	8009900 <_dtoa_r+0x968>
 8009898:	9b03      	ldr	r3, [sp, #12]
 800989a:	9304      	str	r3, [sp, #16]
 800989c:	9b04      	ldr	r3, [sp, #16]
 800989e:	b963      	cbnz	r3, 80098ba <_dtoa_r+0x922>
 80098a0:	4631      	mov	r1, r6
 80098a2:	2205      	movs	r2, #5
 80098a4:	4620      	mov	r0, r4
 80098a6:	f000 fbd6 	bl	800a056 <__multadd>
 80098aa:	4601      	mov	r1, r0
 80098ac:	4606      	mov	r6, r0
 80098ae:	4650      	mov	r0, sl
 80098b0:	f000 fd8f 	bl	800a3d2 <__mcmp>
 80098b4:	2800      	cmp	r0, #0
 80098b6:	f73f adb6 	bgt.w	8009426 <_dtoa_r+0x48e>
 80098ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098bc:	9d02      	ldr	r5, [sp, #8]
 80098be:	ea6f 0b03 	mvn.w	fp, r3
 80098c2:	2300      	movs	r3, #0
 80098c4:	9303      	str	r3, [sp, #12]
 80098c6:	4631      	mov	r1, r6
 80098c8:	4620      	mov	r0, r4
 80098ca:	f000 fbad 	bl	800a028 <_Bfree>
 80098ce:	2f00      	cmp	r7, #0
 80098d0:	f43f aea6 	beq.w	8009620 <_dtoa_r+0x688>
 80098d4:	9b03      	ldr	r3, [sp, #12]
 80098d6:	b12b      	cbz	r3, 80098e4 <_dtoa_r+0x94c>
 80098d8:	42bb      	cmp	r3, r7
 80098da:	d003      	beq.n	80098e4 <_dtoa_r+0x94c>
 80098dc:	4619      	mov	r1, r3
 80098de:	4620      	mov	r0, r4
 80098e0:	f000 fba2 	bl	800a028 <_Bfree>
 80098e4:	4639      	mov	r1, r7
 80098e6:	4620      	mov	r0, r4
 80098e8:	f000 fb9e 	bl	800a028 <_Bfree>
 80098ec:	e698      	b.n	8009620 <_dtoa_r+0x688>
 80098ee:	2600      	movs	r6, #0
 80098f0:	4637      	mov	r7, r6
 80098f2:	e7e2      	b.n	80098ba <_dtoa_r+0x922>
 80098f4:	46bb      	mov	fp, r7
 80098f6:	4637      	mov	r7, r6
 80098f8:	e595      	b.n	8009426 <_dtoa_r+0x48e>
 80098fa:	bf00      	nop
 80098fc:	40240000 	.word	0x40240000
 8009900:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009902:	bb93      	cbnz	r3, 800996a <_dtoa_r+0x9d2>
 8009904:	9b03      	ldr	r3, [sp, #12]
 8009906:	9304      	str	r3, [sp, #16]
 8009908:	9d02      	ldr	r5, [sp, #8]
 800990a:	4631      	mov	r1, r6
 800990c:	4650      	mov	r0, sl
 800990e:	f7ff fab7 	bl	8008e80 <quorem>
 8009912:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009916:	f805 9b01 	strb.w	r9, [r5], #1
 800991a:	9b02      	ldr	r3, [sp, #8]
 800991c:	9a04      	ldr	r2, [sp, #16]
 800991e:	1aeb      	subs	r3, r5, r3
 8009920:	429a      	cmp	r2, r3
 8009922:	f300 80dc 	bgt.w	8009ade <_dtoa_r+0xb46>
 8009926:	9b02      	ldr	r3, [sp, #8]
 8009928:	2a01      	cmp	r2, #1
 800992a:	bfac      	ite	ge
 800992c:	189b      	addge	r3, r3, r2
 800992e:	3301      	addlt	r3, #1
 8009930:	4698      	mov	r8, r3
 8009932:	2300      	movs	r3, #0
 8009934:	9303      	str	r3, [sp, #12]
 8009936:	4651      	mov	r1, sl
 8009938:	2201      	movs	r2, #1
 800993a:	4620      	mov	r0, r4
 800993c:	f000 fcf8 	bl	800a330 <__lshift>
 8009940:	4631      	mov	r1, r6
 8009942:	4682      	mov	sl, r0
 8009944:	f000 fd45 	bl	800a3d2 <__mcmp>
 8009948:	2800      	cmp	r0, #0
 800994a:	f300 808d 	bgt.w	8009a68 <_dtoa_r+0xad0>
 800994e:	d103      	bne.n	8009958 <_dtoa_r+0x9c0>
 8009950:	f019 0f01 	tst.w	r9, #1
 8009954:	f040 8088 	bne.w	8009a68 <_dtoa_r+0xad0>
 8009958:	4645      	mov	r5, r8
 800995a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800995e:	2b30      	cmp	r3, #48	; 0x30
 8009960:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8009964:	d1af      	bne.n	80098c6 <_dtoa_r+0x92e>
 8009966:	4615      	mov	r5, r2
 8009968:	e7f7      	b.n	800995a <_dtoa_r+0x9c2>
 800996a:	9b03      	ldr	r3, [sp, #12]
 800996c:	9304      	str	r3, [sp, #16]
 800996e:	2d00      	cmp	r5, #0
 8009970:	dd05      	ble.n	800997e <_dtoa_r+0x9e6>
 8009972:	4639      	mov	r1, r7
 8009974:	462a      	mov	r2, r5
 8009976:	4620      	mov	r0, r4
 8009978:	f000 fcda 	bl	800a330 <__lshift>
 800997c:	4607      	mov	r7, r0
 800997e:	f1b8 0f00 	cmp.w	r8, #0
 8009982:	d04c      	beq.n	8009a1e <_dtoa_r+0xa86>
 8009984:	6879      	ldr	r1, [r7, #4]
 8009986:	4620      	mov	r0, r4
 8009988:	f000 fb1a 	bl	8009fc0 <_Balloc>
 800998c:	693a      	ldr	r2, [r7, #16]
 800998e:	3202      	adds	r2, #2
 8009990:	4605      	mov	r5, r0
 8009992:	0092      	lsls	r2, r2, #2
 8009994:	f107 010c 	add.w	r1, r7, #12
 8009998:	300c      	adds	r0, #12
 800999a:	f7fe f993 	bl	8007cc4 <memcpy>
 800999e:	2201      	movs	r2, #1
 80099a0:	4629      	mov	r1, r5
 80099a2:	4620      	mov	r0, r4
 80099a4:	f000 fcc4 	bl	800a330 <__lshift>
 80099a8:	9b00      	ldr	r3, [sp, #0]
 80099aa:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80099ae:	9703      	str	r7, [sp, #12]
 80099b0:	f003 0301 	and.w	r3, r3, #1
 80099b4:	4607      	mov	r7, r0
 80099b6:	9305      	str	r3, [sp, #20]
 80099b8:	4631      	mov	r1, r6
 80099ba:	4650      	mov	r0, sl
 80099bc:	f7ff fa60 	bl	8008e80 <quorem>
 80099c0:	9903      	ldr	r1, [sp, #12]
 80099c2:	4605      	mov	r5, r0
 80099c4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80099c8:	4650      	mov	r0, sl
 80099ca:	f000 fd02 	bl	800a3d2 <__mcmp>
 80099ce:	463a      	mov	r2, r7
 80099d0:	9000      	str	r0, [sp, #0]
 80099d2:	4631      	mov	r1, r6
 80099d4:	4620      	mov	r0, r4
 80099d6:	f000 fd16 	bl	800a406 <__mdiff>
 80099da:	68c3      	ldr	r3, [r0, #12]
 80099dc:	4602      	mov	r2, r0
 80099de:	bb03      	cbnz	r3, 8009a22 <_dtoa_r+0xa8a>
 80099e0:	4601      	mov	r1, r0
 80099e2:	9006      	str	r0, [sp, #24]
 80099e4:	4650      	mov	r0, sl
 80099e6:	f000 fcf4 	bl	800a3d2 <__mcmp>
 80099ea:	9a06      	ldr	r2, [sp, #24]
 80099ec:	4603      	mov	r3, r0
 80099ee:	4611      	mov	r1, r2
 80099f0:	4620      	mov	r0, r4
 80099f2:	9306      	str	r3, [sp, #24]
 80099f4:	f000 fb18 	bl	800a028 <_Bfree>
 80099f8:	9b06      	ldr	r3, [sp, #24]
 80099fa:	b9a3      	cbnz	r3, 8009a26 <_dtoa_r+0xa8e>
 80099fc:	9a07      	ldr	r2, [sp, #28]
 80099fe:	b992      	cbnz	r2, 8009a26 <_dtoa_r+0xa8e>
 8009a00:	9a05      	ldr	r2, [sp, #20]
 8009a02:	b982      	cbnz	r2, 8009a26 <_dtoa_r+0xa8e>
 8009a04:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009a08:	d029      	beq.n	8009a5e <_dtoa_r+0xac6>
 8009a0a:	9b00      	ldr	r3, [sp, #0]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	dd01      	ble.n	8009a14 <_dtoa_r+0xa7c>
 8009a10:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8009a14:	f108 0501 	add.w	r5, r8, #1
 8009a18:	f888 9000 	strb.w	r9, [r8]
 8009a1c:	e753      	b.n	80098c6 <_dtoa_r+0x92e>
 8009a1e:	4638      	mov	r0, r7
 8009a20:	e7c2      	b.n	80099a8 <_dtoa_r+0xa10>
 8009a22:	2301      	movs	r3, #1
 8009a24:	e7e3      	b.n	80099ee <_dtoa_r+0xa56>
 8009a26:	9a00      	ldr	r2, [sp, #0]
 8009a28:	2a00      	cmp	r2, #0
 8009a2a:	db04      	blt.n	8009a36 <_dtoa_r+0xa9e>
 8009a2c:	d125      	bne.n	8009a7a <_dtoa_r+0xae2>
 8009a2e:	9a07      	ldr	r2, [sp, #28]
 8009a30:	bb1a      	cbnz	r2, 8009a7a <_dtoa_r+0xae2>
 8009a32:	9a05      	ldr	r2, [sp, #20]
 8009a34:	bb0a      	cbnz	r2, 8009a7a <_dtoa_r+0xae2>
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	ddec      	ble.n	8009a14 <_dtoa_r+0xa7c>
 8009a3a:	4651      	mov	r1, sl
 8009a3c:	2201      	movs	r2, #1
 8009a3e:	4620      	mov	r0, r4
 8009a40:	f000 fc76 	bl	800a330 <__lshift>
 8009a44:	4631      	mov	r1, r6
 8009a46:	4682      	mov	sl, r0
 8009a48:	f000 fcc3 	bl	800a3d2 <__mcmp>
 8009a4c:	2800      	cmp	r0, #0
 8009a4e:	dc03      	bgt.n	8009a58 <_dtoa_r+0xac0>
 8009a50:	d1e0      	bne.n	8009a14 <_dtoa_r+0xa7c>
 8009a52:	f019 0f01 	tst.w	r9, #1
 8009a56:	d0dd      	beq.n	8009a14 <_dtoa_r+0xa7c>
 8009a58:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009a5c:	d1d8      	bne.n	8009a10 <_dtoa_r+0xa78>
 8009a5e:	2339      	movs	r3, #57	; 0x39
 8009a60:	f888 3000 	strb.w	r3, [r8]
 8009a64:	f108 0801 	add.w	r8, r8, #1
 8009a68:	4645      	mov	r5, r8
 8009a6a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009a6e:	2b39      	cmp	r3, #57	; 0x39
 8009a70:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8009a74:	d03b      	beq.n	8009aee <_dtoa_r+0xb56>
 8009a76:	3301      	adds	r3, #1
 8009a78:	e040      	b.n	8009afc <_dtoa_r+0xb64>
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	f108 0501 	add.w	r5, r8, #1
 8009a80:	dd05      	ble.n	8009a8e <_dtoa_r+0xaf6>
 8009a82:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009a86:	d0ea      	beq.n	8009a5e <_dtoa_r+0xac6>
 8009a88:	f109 0901 	add.w	r9, r9, #1
 8009a8c:	e7c4      	b.n	8009a18 <_dtoa_r+0xa80>
 8009a8e:	9b02      	ldr	r3, [sp, #8]
 8009a90:	9a04      	ldr	r2, [sp, #16]
 8009a92:	f805 9c01 	strb.w	r9, [r5, #-1]
 8009a96:	1aeb      	subs	r3, r5, r3
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	46a8      	mov	r8, r5
 8009a9c:	f43f af4b 	beq.w	8009936 <_dtoa_r+0x99e>
 8009aa0:	4651      	mov	r1, sl
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	220a      	movs	r2, #10
 8009aa6:	4620      	mov	r0, r4
 8009aa8:	f000 fad5 	bl	800a056 <__multadd>
 8009aac:	9b03      	ldr	r3, [sp, #12]
 8009aae:	9903      	ldr	r1, [sp, #12]
 8009ab0:	42bb      	cmp	r3, r7
 8009ab2:	4682      	mov	sl, r0
 8009ab4:	f04f 0300 	mov.w	r3, #0
 8009ab8:	f04f 020a 	mov.w	r2, #10
 8009abc:	4620      	mov	r0, r4
 8009abe:	d104      	bne.n	8009aca <_dtoa_r+0xb32>
 8009ac0:	f000 fac9 	bl	800a056 <__multadd>
 8009ac4:	9003      	str	r0, [sp, #12]
 8009ac6:	4607      	mov	r7, r0
 8009ac8:	e776      	b.n	80099b8 <_dtoa_r+0xa20>
 8009aca:	f000 fac4 	bl	800a056 <__multadd>
 8009ace:	2300      	movs	r3, #0
 8009ad0:	9003      	str	r0, [sp, #12]
 8009ad2:	220a      	movs	r2, #10
 8009ad4:	4639      	mov	r1, r7
 8009ad6:	4620      	mov	r0, r4
 8009ad8:	f000 fabd 	bl	800a056 <__multadd>
 8009adc:	e7f3      	b.n	8009ac6 <_dtoa_r+0xb2e>
 8009ade:	4651      	mov	r1, sl
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	220a      	movs	r2, #10
 8009ae4:	4620      	mov	r0, r4
 8009ae6:	f000 fab6 	bl	800a056 <__multadd>
 8009aea:	4682      	mov	sl, r0
 8009aec:	e70d      	b.n	800990a <_dtoa_r+0x972>
 8009aee:	9b02      	ldr	r3, [sp, #8]
 8009af0:	4293      	cmp	r3, r2
 8009af2:	d105      	bne.n	8009b00 <_dtoa_r+0xb68>
 8009af4:	9a02      	ldr	r2, [sp, #8]
 8009af6:	f10b 0b01 	add.w	fp, fp, #1
 8009afa:	2331      	movs	r3, #49	; 0x31
 8009afc:	7013      	strb	r3, [r2, #0]
 8009afe:	e6e2      	b.n	80098c6 <_dtoa_r+0x92e>
 8009b00:	4615      	mov	r5, r2
 8009b02:	e7b2      	b.n	8009a6a <_dtoa_r+0xad2>
 8009b04:	4b09      	ldr	r3, [pc, #36]	; (8009b2c <_dtoa_r+0xb94>)
 8009b06:	f7ff baae 	b.w	8009066 <_dtoa_r+0xce>
 8009b0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	f47f aa88 	bne.w	8009022 <_dtoa_r+0x8a>
 8009b12:	4b07      	ldr	r3, [pc, #28]	; (8009b30 <_dtoa_r+0xb98>)
 8009b14:	f7ff baa7 	b.w	8009066 <_dtoa_r+0xce>
 8009b18:	9b04      	ldr	r3, [sp, #16]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	f73f aef4 	bgt.w	8009908 <_dtoa_r+0x970>
 8009b20:	9b07      	ldr	r3, [sp, #28]
 8009b22:	2b02      	cmp	r3, #2
 8009b24:	f77f aef0 	ble.w	8009908 <_dtoa_r+0x970>
 8009b28:	e6b8      	b.n	800989c <_dtoa_r+0x904>
 8009b2a:	bf00      	nop
 8009b2c:	0800b7aa 	.word	0x0800b7aa
 8009b30:	0800b7cc 	.word	0x0800b7cc

08009b34 <__locale_ctype_ptr_l>:
 8009b34:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8009b38:	4770      	bx	lr
	...

08009b3c <_localeconv_r>:
 8009b3c:	4b04      	ldr	r3, [pc, #16]	; (8009b50 <_localeconv_r+0x14>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	6a18      	ldr	r0, [r3, #32]
 8009b42:	4b04      	ldr	r3, [pc, #16]	; (8009b54 <_localeconv_r+0x18>)
 8009b44:	2800      	cmp	r0, #0
 8009b46:	bf08      	it	eq
 8009b48:	4618      	moveq	r0, r3
 8009b4a:	30f0      	adds	r0, #240	; 0xf0
 8009b4c:	4770      	bx	lr
 8009b4e:	bf00      	nop
 8009b50:	20000138 	.word	0x20000138
 8009b54:	2000022c 	.word	0x2000022c

08009b58 <malloc>:
 8009b58:	4b02      	ldr	r3, [pc, #8]	; (8009b64 <malloc+0xc>)
 8009b5a:	4601      	mov	r1, r0
 8009b5c:	6818      	ldr	r0, [r3, #0]
 8009b5e:	f000 b803 	b.w	8009b68 <_malloc_r>
 8009b62:	bf00      	nop
 8009b64:	20000138 	.word	0x20000138

08009b68 <_malloc_r>:
 8009b68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b6c:	f101 040b 	add.w	r4, r1, #11
 8009b70:	2c16      	cmp	r4, #22
 8009b72:	4681      	mov	r9, r0
 8009b74:	d907      	bls.n	8009b86 <_malloc_r+0x1e>
 8009b76:	f034 0407 	bics.w	r4, r4, #7
 8009b7a:	d505      	bpl.n	8009b88 <_malloc_r+0x20>
 8009b7c:	230c      	movs	r3, #12
 8009b7e:	f8c9 3000 	str.w	r3, [r9]
 8009b82:	2600      	movs	r6, #0
 8009b84:	e131      	b.n	8009dea <_malloc_r+0x282>
 8009b86:	2410      	movs	r4, #16
 8009b88:	428c      	cmp	r4, r1
 8009b8a:	d3f7      	bcc.n	8009b7c <_malloc_r+0x14>
 8009b8c:	4648      	mov	r0, r9
 8009b8e:	f000 fa0b 	bl	8009fa8 <__malloc_lock>
 8009b92:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8009b96:	4d9c      	ldr	r5, [pc, #624]	; (8009e08 <_malloc_r+0x2a0>)
 8009b98:	d236      	bcs.n	8009c08 <_malloc_r+0xa0>
 8009b9a:	f104 0208 	add.w	r2, r4, #8
 8009b9e:	442a      	add	r2, r5
 8009ba0:	f1a2 0108 	sub.w	r1, r2, #8
 8009ba4:	6856      	ldr	r6, [r2, #4]
 8009ba6:	428e      	cmp	r6, r1
 8009ba8:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8009bac:	d102      	bne.n	8009bb4 <_malloc_r+0x4c>
 8009bae:	68d6      	ldr	r6, [r2, #12]
 8009bb0:	42b2      	cmp	r2, r6
 8009bb2:	d010      	beq.n	8009bd6 <_malloc_r+0x6e>
 8009bb4:	6873      	ldr	r3, [r6, #4]
 8009bb6:	68f2      	ldr	r2, [r6, #12]
 8009bb8:	68b1      	ldr	r1, [r6, #8]
 8009bba:	f023 0303 	bic.w	r3, r3, #3
 8009bbe:	60ca      	str	r2, [r1, #12]
 8009bc0:	4433      	add	r3, r6
 8009bc2:	6091      	str	r1, [r2, #8]
 8009bc4:	685a      	ldr	r2, [r3, #4]
 8009bc6:	f042 0201 	orr.w	r2, r2, #1
 8009bca:	605a      	str	r2, [r3, #4]
 8009bcc:	4648      	mov	r0, r9
 8009bce:	f000 f9f1 	bl	8009fb4 <__malloc_unlock>
 8009bd2:	3608      	adds	r6, #8
 8009bd4:	e109      	b.n	8009dea <_malloc_r+0x282>
 8009bd6:	3302      	adds	r3, #2
 8009bd8:	4a8c      	ldr	r2, [pc, #560]	; (8009e0c <_malloc_r+0x2a4>)
 8009bda:	692e      	ldr	r6, [r5, #16]
 8009bdc:	4296      	cmp	r6, r2
 8009bde:	4611      	mov	r1, r2
 8009be0:	d06d      	beq.n	8009cbe <_malloc_r+0x156>
 8009be2:	6870      	ldr	r0, [r6, #4]
 8009be4:	f020 0003 	bic.w	r0, r0, #3
 8009be8:	1b07      	subs	r7, r0, r4
 8009bea:	2f0f      	cmp	r7, #15
 8009bec:	dd47      	ble.n	8009c7e <_malloc_r+0x116>
 8009bee:	1933      	adds	r3, r6, r4
 8009bf0:	f044 0401 	orr.w	r4, r4, #1
 8009bf4:	6074      	str	r4, [r6, #4]
 8009bf6:	616b      	str	r3, [r5, #20]
 8009bf8:	612b      	str	r3, [r5, #16]
 8009bfa:	60da      	str	r2, [r3, #12]
 8009bfc:	609a      	str	r2, [r3, #8]
 8009bfe:	f047 0201 	orr.w	r2, r7, #1
 8009c02:	605a      	str	r2, [r3, #4]
 8009c04:	5037      	str	r7, [r6, r0]
 8009c06:	e7e1      	b.n	8009bcc <_malloc_r+0x64>
 8009c08:	0a63      	lsrs	r3, r4, #9
 8009c0a:	d02a      	beq.n	8009c62 <_malloc_r+0xfa>
 8009c0c:	2b04      	cmp	r3, #4
 8009c0e:	d812      	bhi.n	8009c36 <_malloc_r+0xce>
 8009c10:	09a3      	lsrs	r3, r4, #6
 8009c12:	3338      	adds	r3, #56	; 0x38
 8009c14:	1c5a      	adds	r2, r3, #1
 8009c16:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8009c1a:	f1a2 0008 	sub.w	r0, r2, #8
 8009c1e:	6856      	ldr	r6, [r2, #4]
 8009c20:	4286      	cmp	r6, r0
 8009c22:	d006      	beq.n	8009c32 <_malloc_r+0xca>
 8009c24:	6872      	ldr	r2, [r6, #4]
 8009c26:	f022 0203 	bic.w	r2, r2, #3
 8009c2a:	1b11      	subs	r1, r2, r4
 8009c2c:	290f      	cmp	r1, #15
 8009c2e:	dd1c      	ble.n	8009c6a <_malloc_r+0x102>
 8009c30:	3b01      	subs	r3, #1
 8009c32:	3301      	adds	r3, #1
 8009c34:	e7d0      	b.n	8009bd8 <_malloc_r+0x70>
 8009c36:	2b14      	cmp	r3, #20
 8009c38:	d801      	bhi.n	8009c3e <_malloc_r+0xd6>
 8009c3a:	335b      	adds	r3, #91	; 0x5b
 8009c3c:	e7ea      	b.n	8009c14 <_malloc_r+0xac>
 8009c3e:	2b54      	cmp	r3, #84	; 0x54
 8009c40:	d802      	bhi.n	8009c48 <_malloc_r+0xe0>
 8009c42:	0b23      	lsrs	r3, r4, #12
 8009c44:	336e      	adds	r3, #110	; 0x6e
 8009c46:	e7e5      	b.n	8009c14 <_malloc_r+0xac>
 8009c48:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8009c4c:	d802      	bhi.n	8009c54 <_malloc_r+0xec>
 8009c4e:	0be3      	lsrs	r3, r4, #15
 8009c50:	3377      	adds	r3, #119	; 0x77
 8009c52:	e7df      	b.n	8009c14 <_malloc_r+0xac>
 8009c54:	f240 5254 	movw	r2, #1364	; 0x554
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	d804      	bhi.n	8009c66 <_malloc_r+0xfe>
 8009c5c:	0ca3      	lsrs	r3, r4, #18
 8009c5e:	337c      	adds	r3, #124	; 0x7c
 8009c60:	e7d8      	b.n	8009c14 <_malloc_r+0xac>
 8009c62:	233f      	movs	r3, #63	; 0x3f
 8009c64:	e7d6      	b.n	8009c14 <_malloc_r+0xac>
 8009c66:	237e      	movs	r3, #126	; 0x7e
 8009c68:	e7d4      	b.n	8009c14 <_malloc_r+0xac>
 8009c6a:	2900      	cmp	r1, #0
 8009c6c:	68f1      	ldr	r1, [r6, #12]
 8009c6e:	db04      	blt.n	8009c7a <_malloc_r+0x112>
 8009c70:	68b3      	ldr	r3, [r6, #8]
 8009c72:	60d9      	str	r1, [r3, #12]
 8009c74:	608b      	str	r3, [r1, #8]
 8009c76:	18b3      	adds	r3, r6, r2
 8009c78:	e7a4      	b.n	8009bc4 <_malloc_r+0x5c>
 8009c7a:	460e      	mov	r6, r1
 8009c7c:	e7d0      	b.n	8009c20 <_malloc_r+0xb8>
 8009c7e:	2f00      	cmp	r7, #0
 8009c80:	616a      	str	r2, [r5, #20]
 8009c82:	612a      	str	r2, [r5, #16]
 8009c84:	db05      	blt.n	8009c92 <_malloc_r+0x12a>
 8009c86:	4430      	add	r0, r6
 8009c88:	6843      	ldr	r3, [r0, #4]
 8009c8a:	f043 0301 	orr.w	r3, r3, #1
 8009c8e:	6043      	str	r3, [r0, #4]
 8009c90:	e79c      	b.n	8009bcc <_malloc_r+0x64>
 8009c92:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8009c96:	d244      	bcs.n	8009d22 <_malloc_r+0x1ba>
 8009c98:	08c0      	lsrs	r0, r0, #3
 8009c9a:	1087      	asrs	r7, r0, #2
 8009c9c:	2201      	movs	r2, #1
 8009c9e:	fa02 f707 	lsl.w	r7, r2, r7
 8009ca2:	686a      	ldr	r2, [r5, #4]
 8009ca4:	3001      	adds	r0, #1
 8009ca6:	433a      	orrs	r2, r7
 8009ca8:	606a      	str	r2, [r5, #4]
 8009caa:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8009cae:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8009cb2:	60b7      	str	r7, [r6, #8]
 8009cb4:	3a08      	subs	r2, #8
 8009cb6:	60f2      	str	r2, [r6, #12]
 8009cb8:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8009cbc:	60fe      	str	r6, [r7, #12]
 8009cbe:	2001      	movs	r0, #1
 8009cc0:	109a      	asrs	r2, r3, #2
 8009cc2:	fa00 f202 	lsl.w	r2, r0, r2
 8009cc6:	6868      	ldr	r0, [r5, #4]
 8009cc8:	4282      	cmp	r2, r0
 8009cca:	f200 80a1 	bhi.w	8009e10 <_malloc_r+0x2a8>
 8009cce:	4202      	tst	r2, r0
 8009cd0:	d106      	bne.n	8009ce0 <_malloc_r+0x178>
 8009cd2:	f023 0303 	bic.w	r3, r3, #3
 8009cd6:	0052      	lsls	r2, r2, #1
 8009cd8:	4202      	tst	r2, r0
 8009cda:	f103 0304 	add.w	r3, r3, #4
 8009cde:	d0fa      	beq.n	8009cd6 <_malloc_r+0x16e>
 8009ce0:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8009ce4:	46e0      	mov	r8, ip
 8009ce6:	469e      	mov	lr, r3
 8009ce8:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8009cec:	4546      	cmp	r6, r8
 8009cee:	d153      	bne.n	8009d98 <_malloc_r+0x230>
 8009cf0:	f10e 0e01 	add.w	lr, lr, #1
 8009cf4:	f01e 0f03 	tst.w	lr, #3
 8009cf8:	f108 0808 	add.w	r8, r8, #8
 8009cfc:	d1f4      	bne.n	8009ce8 <_malloc_r+0x180>
 8009cfe:	0798      	lsls	r0, r3, #30
 8009d00:	d179      	bne.n	8009df6 <_malloc_r+0x28e>
 8009d02:	686b      	ldr	r3, [r5, #4]
 8009d04:	ea23 0302 	bic.w	r3, r3, r2
 8009d08:	606b      	str	r3, [r5, #4]
 8009d0a:	6868      	ldr	r0, [r5, #4]
 8009d0c:	0052      	lsls	r2, r2, #1
 8009d0e:	4282      	cmp	r2, r0
 8009d10:	d87e      	bhi.n	8009e10 <_malloc_r+0x2a8>
 8009d12:	2a00      	cmp	r2, #0
 8009d14:	d07c      	beq.n	8009e10 <_malloc_r+0x2a8>
 8009d16:	4673      	mov	r3, lr
 8009d18:	4202      	tst	r2, r0
 8009d1a:	d1e1      	bne.n	8009ce0 <_malloc_r+0x178>
 8009d1c:	3304      	adds	r3, #4
 8009d1e:	0052      	lsls	r2, r2, #1
 8009d20:	e7fa      	b.n	8009d18 <_malloc_r+0x1b0>
 8009d22:	0a42      	lsrs	r2, r0, #9
 8009d24:	2a04      	cmp	r2, #4
 8009d26:	d815      	bhi.n	8009d54 <_malloc_r+0x1ec>
 8009d28:	0982      	lsrs	r2, r0, #6
 8009d2a:	3238      	adds	r2, #56	; 0x38
 8009d2c:	1c57      	adds	r7, r2, #1
 8009d2e:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8009d32:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8009d36:	45be      	cmp	lr, r7
 8009d38:	d126      	bne.n	8009d88 <_malloc_r+0x220>
 8009d3a:	2001      	movs	r0, #1
 8009d3c:	1092      	asrs	r2, r2, #2
 8009d3e:	fa00 f202 	lsl.w	r2, r0, r2
 8009d42:	6868      	ldr	r0, [r5, #4]
 8009d44:	4310      	orrs	r0, r2
 8009d46:	6068      	str	r0, [r5, #4]
 8009d48:	f8c6 e00c 	str.w	lr, [r6, #12]
 8009d4c:	60b7      	str	r7, [r6, #8]
 8009d4e:	f8ce 6008 	str.w	r6, [lr, #8]
 8009d52:	e7b3      	b.n	8009cbc <_malloc_r+0x154>
 8009d54:	2a14      	cmp	r2, #20
 8009d56:	d801      	bhi.n	8009d5c <_malloc_r+0x1f4>
 8009d58:	325b      	adds	r2, #91	; 0x5b
 8009d5a:	e7e7      	b.n	8009d2c <_malloc_r+0x1c4>
 8009d5c:	2a54      	cmp	r2, #84	; 0x54
 8009d5e:	d802      	bhi.n	8009d66 <_malloc_r+0x1fe>
 8009d60:	0b02      	lsrs	r2, r0, #12
 8009d62:	326e      	adds	r2, #110	; 0x6e
 8009d64:	e7e2      	b.n	8009d2c <_malloc_r+0x1c4>
 8009d66:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8009d6a:	d802      	bhi.n	8009d72 <_malloc_r+0x20a>
 8009d6c:	0bc2      	lsrs	r2, r0, #15
 8009d6e:	3277      	adds	r2, #119	; 0x77
 8009d70:	e7dc      	b.n	8009d2c <_malloc_r+0x1c4>
 8009d72:	f240 5754 	movw	r7, #1364	; 0x554
 8009d76:	42ba      	cmp	r2, r7
 8009d78:	bf9a      	itte	ls
 8009d7a:	0c82      	lsrls	r2, r0, #18
 8009d7c:	327c      	addls	r2, #124	; 0x7c
 8009d7e:	227e      	movhi	r2, #126	; 0x7e
 8009d80:	e7d4      	b.n	8009d2c <_malloc_r+0x1c4>
 8009d82:	68bf      	ldr	r7, [r7, #8]
 8009d84:	45be      	cmp	lr, r7
 8009d86:	d004      	beq.n	8009d92 <_malloc_r+0x22a>
 8009d88:	687a      	ldr	r2, [r7, #4]
 8009d8a:	f022 0203 	bic.w	r2, r2, #3
 8009d8e:	4290      	cmp	r0, r2
 8009d90:	d3f7      	bcc.n	8009d82 <_malloc_r+0x21a>
 8009d92:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8009d96:	e7d7      	b.n	8009d48 <_malloc_r+0x1e0>
 8009d98:	6870      	ldr	r0, [r6, #4]
 8009d9a:	68f7      	ldr	r7, [r6, #12]
 8009d9c:	f020 0003 	bic.w	r0, r0, #3
 8009da0:	eba0 0a04 	sub.w	sl, r0, r4
 8009da4:	f1ba 0f0f 	cmp.w	sl, #15
 8009da8:	dd10      	ble.n	8009dcc <_malloc_r+0x264>
 8009daa:	68b2      	ldr	r2, [r6, #8]
 8009dac:	1933      	adds	r3, r6, r4
 8009dae:	f044 0401 	orr.w	r4, r4, #1
 8009db2:	6074      	str	r4, [r6, #4]
 8009db4:	60d7      	str	r7, [r2, #12]
 8009db6:	60ba      	str	r2, [r7, #8]
 8009db8:	f04a 0201 	orr.w	r2, sl, #1
 8009dbc:	616b      	str	r3, [r5, #20]
 8009dbe:	612b      	str	r3, [r5, #16]
 8009dc0:	60d9      	str	r1, [r3, #12]
 8009dc2:	6099      	str	r1, [r3, #8]
 8009dc4:	605a      	str	r2, [r3, #4]
 8009dc6:	f846 a000 	str.w	sl, [r6, r0]
 8009dca:	e6ff      	b.n	8009bcc <_malloc_r+0x64>
 8009dcc:	f1ba 0f00 	cmp.w	sl, #0
 8009dd0:	db0f      	blt.n	8009df2 <_malloc_r+0x28a>
 8009dd2:	4430      	add	r0, r6
 8009dd4:	6843      	ldr	r3, [r0, #4]
 8009dd6:	f043 0301 	orr.w	r3, r3, #1
 8009dda:	6043      	str	r3, [r0, #4]
 8009ddc:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8009de0:	4648      	mov	r0, r9
 8009de2:	60df      	str	r7, [r3, #12]
 8009de4:	60bb      	str	r3, [r7, #8]
 8009de6:	f000 f8e5 	bl	8009fb4 <__malloc_unlock>
 8009dea:	4630      	mov	r0, r6
 8009dec:	b003      	add	sp, #12
 8009dee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009df2:	463e      	mov	r6, r7
 8009df4:	e77a      	b.n	8009cec <_malloc_r+0x184>
 8009df6:	f85c 0908 	ldr.w	r0, [ip], #-8
 8009dfa:	4584      	cmp	ip, r0
 8009dfc:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8009e00:	f43f af7d 	beq.w	8009cfe <_malloc_r+0x196>
 8009e04:	e781      	b.n	8009d0a <_malloc_r+0x1a2>
 8009e06:	bf00      	nop
 8009e08:	20000398 	.word	0x20000398
 8009e0c:	200003a0 	.word	0x200003a0
 8009e10:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8009e14:	f8db 6004 	ldr.w	r6, [fp, #4]
 8009e18:	f026 0603 	bic.w	r6, r6, #3
 8009e1c:	42b4      	cmp	r4, r6
 8009e1e:	d803      	bhi.n	8009e28 <_malloc_r+0x2c0>
 8009e20:	1b33      	subs	r3, r6, r4
 8009e22:	2b0f      	cmp	r3, #15
 8009e24:	f300 8096 	bgt.w	8009f54 <_malloc_r+0x3ec>
 8009e28:	4a4f      	ldr	r2, [pc, #316]	; (8009f68 <_malloc_r+0x400>)
 8009e2a:	6817      	ldr	r7, [r2, #0]
 8009e2c:	4a4f      	ldr	r2, [pc, #316]	; (8009f6c <_malloc_r+0x404>)
 8009e2e:	6811      	ldr	r1, [r2, #0]
 8009e30:	3710      	adds	r7, #16
 8009e32:	3101      	adds	r1, #1
 8009e34:	eb0b 0306 	add.w	r3, fp, r6
 8009e38:	4427      	add	r7, r4
 8009e3a:	d005      	beq.n	8009e48 <_malloc_r+0x2e0>
 8009e3c:	494c      	ldr	r1, [pc, #304]	; (8009f70 <_malloc_r+0x408>)
 8009e3e:	3901      	subs	r1, #1
 8009e40:	440f      	add	r7, r1
 8009e42:	3101      	adds	r1, #1
 8009e44:	4249      	negs	r1, r1
 8009e46:	400f      	ands	r7, r1
 8009e48:	4639      	mov	r1, r7
 8009e4a:	4648      	mov	r0, r9
 8009e4c:	9201      	str	r2, [sp, #4]
 8009e4e:	9300      	str	r3, [sp, #0]
 8009e50:	f000 fb86 	bl	800a560 <_sbrk_r>
 8009e54:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009e58:	4680      	mov	r8, r0
 8009e5a:	d056      	beq.n	8009f0a <_malloc_r+0x3a2>
 8009e5c:	9b00      	ldr	r3, [sp, #0]
 8009e5e:	9a01      	ldr	r2, [sp, #4]
 8009e60:	4283      	cmp	r3, r0
 8009e62:	d901      	bls.n	8009e68 <_malloc_r+0x300>
 8009e64:	45ab      	cmp	fp, r5
 8009e66:	d150      	bne.n	8009f0a <_malloc_r+0x3a2>
 8009e68:	4842      	ldr	r0, [pc, #264]	; (8009f74 <_malloc_r+0x40c>)
 8009e6a:	6801      	ldr	r1, [r0, #0]
 8009e6c:	4543      	cmp	r3, r8
 8009e6e:	eb07 0e01 	add.w	lr, r7, r1
 8009e72:	f8c0 e000 	str.w	lr, [r0]
 8009e76:	4940      	ldr	r1, [pc, #256]	; (8009f78 <_malloc_r+0x410>)
 8009e78:	4682      	mov	sl, r0
 8009e7a:	d113      	bne.n	8009ea4 <_malloc_r+0x33c>
 8009e7c:	420b      	tst	r3, r1
 8009e7e:	d111      	bne.n	8009ea4 <_malloc_r+0x33c>
 8009e80:	68ab      	ldr	r3, [r5, #8]
 8009e82:	443e      	add	r6, r7
 8009e84:	f046 0601 	orr.w	r6, r6, #1
 8009e88:	605e      	str	r6, [r3, #4]
 8009e8a:	4a3c      	ldr	r2, [pc, #240]	; (8009f7c <_malloc_r+0x414>)
 8009e8c:	f8da 3000 	ldr.w	r3, [sl]
 8009e90:	6811      	ldr	r1, [r2, #0]
 8009e92:	428b      	cmp	r3, r1
 8009e94:	bf88      	it	hi
 8009e96:	6013      	strhi	r3, [r2, #0]
 8009e98:	4a39      	ldr	r2, [pc, #228]	; (8009f80 <_malloc_r+0x418>)
 8009e9a:	6811      	ldr	r1, [r2, #0]
 8009e9c:	428b      	cmp	r3, r1
 8009e9e:	bf88      	it	hi
 8009ea0:	6013      	strhi	r3, [r2, #0]
 8009ea2:	e032      	b.n	8009f0a <_malloc_r+0x3a2>
 8009ea4:	6810      	ldr	r0, [r2, #0]
 8009ea6:	3001      	adds	r0, #1
 8009ea8:	bf1b      	ittet	ne
 8009eaa:	eba8 0303 	subne.w	r3, r8, r3
 8009eae:	4473      	addne	r3, lr
 8009eb0:	f8c2 8000 	streq.w	r8, [r2]
 8009eb4:	f8ca 3000 	strne.w	r3, [sl]
 8009eb8:	f018 0007 	ands.w	r0, r8, #7
 8009ebc:	bf1c      	itt	ne
 8009ebe:	f1c0 0008 	rsbne	r0, r0, #8
 8009ec2:	4480      	addne	r8, r0
 8009ec4:	4b2a      	ldr	r3, [pc, #168]	; (8009f70 <_malloc_r+0x408>)
 8009ec6:	4447      	add	r7, r8
 8009ec8:	4418      	add	r0, r3
 8009eca:	400f      	ands	r7, r1
 8009ecc:	1bc7      	subs	r7, r0, r7
 8009ece:	4639      	mov	r1, r7
 8009ed0:	4648      	mov	r0, r9
 8009ed2:	f000 fb45 	bl	800a560 <_sbrk_r>
 8009ed6:	1c43      	adds	r3, r0, #1
 8009ed8:	bf08      	it	eq
 8009eda:	4640      	moveq	r0, r8
 8009edc:	f8da 3000 	ldr.w	r3, [sl]
 8009ee0:	f8c5 8008 	str.w	r8, [r5, #8]
 8009ee4:	bf08      	it	eq
 8009ee6:	2700      	moveq	r7, #0
 8009ee8:	eba0 0008 	sub.w	r0, r0, r8
 8009eec:	443b      	add	r3, r7
 8009eee:	4407      	add	r7, r0
 8009ef0:	f047 0701 	orr.w	r7, r7, #1
 8009ef4:	45ab      	cmp	fp, r5
 8009ef6:	f8ca 3000 	str.w	r3, [sl]
 8009efa:	f8c8 7004 	str.w	r7, [r8, #4]
 8009efe:	d0c4      	beq.n	8009e8a <_malloc_r+0x322>
 8009f00:	2e0f      	cmp	r6, #15
 8009f02:	d810      	bhi.n	8009f26 <_malloc_r+0x3be>
 8009f04:	2301      	movs	r3, #1
 8009f06:	f8c8 3004 	str.w	r3, [r8, #4]
 8009f0a:	68ab      	ldr	r3, [r5, #8]
 8009f0c:	685a      	ldr	r2, [r3, #4]
 8009f0e:	f022 0203 	bic.w	r2, r2, #3
 8009f12:	4294      	cmp	r4, r2
 8009f14:	eba2 0304 	sub.w	r3, r2, r4
 8009f18:	d801      	bhi.n	8009f1e <_malloc_r+0x3b6>
 8009f1a:	2b0f      	cmp	r3, #15
 8009f1c:	dc1a      	bgt.n	8009f54 <_malloc_r+0x3ec>
 8009f1e:	4648      	mov	r0, r9
 8009f20:	f000 f848 	bl	8009fb4 <__malloc_unlock>
 8009f24:	e62d      	b.n	8009b82 <_malloc_r+0x1a>
 8009f26:	f8db 3004 	ldr.w	r3, [fp, #4]
 8009f2a:	3e0c      	subs	r6, #12
 8009f2c:	f026 0607 	bic.w	r6, r6, #7
 8009f30:	f003 0301 	and.w	r3, r3, #1
 8009f34:	4333      	orrs	r3, r6
 8009f36:	f8cb 3004 	str.w	r3, [fp, #4]
 8009f3a:	eb0b 0306 	add.w	r3, fp, r6
 8009f3e:	2205      	movs	r2, #5
 8009f40:	2e0f      	cmp	r6, #15
 8009f42:	605a      	str	r2, [r3, #4]
 8009f44:	609a      	str	r2, [r3, #8]
 8009f46:	d9a0      	bls.n	8009e8a <_malloc_r+0x322>
 8009f48:	f10b 0108 	add.w	r1, fp, #8
 8009f4c:	4648      	mov	r0, r9
 8009f4e:	f000 fc21 	bl	800a794 <_free_r>
 8009f52:	e79a      	b.n	8009e8a <_malloc_r+0x322>
 8009f54:	68ae      	ldr	r6, [r5, #8]
 8009f56:	f044 0201 	orr.w	r2, r4, #1
 8009f5a:	4434      	add	r4, r6
 8009f5c:	f043 0301 	orr.w	r3, r3, #1
 8009f60:	6072      	str	r2, [r6, #4]
 8009f62:	60ac      	str	r4, [r5, #8]
 8009f64:	6063      	str	r3, [r4, #4]
 8009f66:	e631      	b.n	8009bcc <_malloc_r+0x64>
 8009f68:	20000b78 	.word	0x20000b78
 8009f6c:	200007a0 	.word	0x200007a0
 8009f70:	00000080 	.word	0x00000080
 8009f74:	20000b48 	.word	0x20000b48
 8009f78:	0000007f 	.word	0x0000007f
 8009f7c:	20000b70 	.word	0x20000b70
 8009f80:	20000b74 	.word	0x20000b74

08009f84 <__ascii_mbtowc>:
 8009f84:	b082      	sub	sp, #8
 8009f86:	b901      	cbnz	r1, 8009f8a <__ascii_mbtowc+0x6>
 8009f88:	a901      	add	r1, sp, #4
 8009f8a:	b142      	cbz	r2, 8009f9e <__ascii_mbtowc+0x1a>
 8009f8c:	b14b      	cbz	r3, 8009fa2 <__ascii_mbtowc+0x1e>
 8009f8e:	7813      	ldrb	r3, [r2, #0]
 8009f90:	600b      	str	r3, [r1, #0]
 8009f92:	7812      	ldrb	r2, [r2, #0]
 8009f94:	1c10      	adds	r0, r2, #0
 8009f96:	bf18      	it	ne
 8009f98:	2001      	movne	r0, #1
 8009f9a:	b002      	add	sp, #8
 8009f9c:	4770      	bx	lr
 8009f9e:	4610      	mov	r0, r2
 8009fa0:	e7fb      	b.n	8009f9a <__ascii_mbtowc+0x16>
 8009fa2:	f06f 0001 	mvn.w	r0, #1
 8009fa6:	e7f8      	b.n	8009f9a <__ascii_mbtowc+0x16>

08009fa8 <__malloc_lock>:
 8009fa8:	4801      	ldr	r0, [pc, #4]	; (8009fb0 <__malloc_lock+0x8>)
 8009faa:	f000 bcaf 	b.w	800a90c <__retarget_lock_acquire_recursive>
 8009fae:	bf00      	nop
 8009fb0:	200010b8 	.word	0x200010b8

08009fb4 <__malloc_unlock>:
 8009fb4:	4801      	ldr	r0, [pc, #4]	; (8009fbc <__malloc_unlock+0x8>)
 8009fb6:	f000 bcaa 	b.w	800a90e <__retarget_lock_release_recursive>
 8009fba:	bf00      	nop
 8009fbc:	200010b8 	.word	0x200010b8

08009fc0 <_Balloc>:
 8009fc0:	b570      	push	{r4, r5, r6, lr}
 8009fc2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009fc4:	4604      	mov	r4, r0
 8009fc6:	460e      	mov	r6, r1
 8009fc8:	b93d      	cbnz	r5, 8009fda <_Balloc+0x1a>
 8009fca:	2010      	movs	r0, #16
 8009fcc:	f7ff fdc4 	bl	8009b58 <malloc>
 8009fd0:	6260      	str	r0, [r4, #36]	; 0x24
 8009fd2:	6045      	str	r5, [r0, #4]
 8009fd4:	6085      	str	r5, [r0, #8]
 8009fd6:	6005      	str	r5, [r0, #0]
 8009fd8:	60c5      	str	r5, [r0, #12]
 8009fda:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009fdc:	68eb      	ldr	r3, [r5, #12]
 8009fde:	b183      	cbz	r3, 800a002 <_Balloc+0x42>
 8009fe0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009fe2:	68db      	ldr	r3, [r3, #12]
 8009fe4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009fe8:	b9b8      	cbnz	r0, 800a01a <_Balloc+0x5a>
 8009fea:	2101      	movs	r1, #1
 8009fec:	fa01 f506 	lsl.w	r5, r1, r6
 8009ff0:	1d6a      	adds	r2, r5, #5
 8009ff2:	0092      	lsls	r2, r2, #2
 8009ff4:	4620      	mov	r0, r4
 8009ff6:	f000 fb4a 	bl	800a68e <_calloc_r>
 8009ffa:	b160      	cbz	r0, 800a016 <_Balloc+0x56>
 8009ffc:	6046      	str	r6, [r0, #4]
 8009ffe:	6085      	str	r5, [r0, #8]
 800a000:	e00e      	b.n	800a020 <_Balloc+0x60>
 800a002:	2221      	movs	r2, #33	; 0x21
 800a004:	2104      	movs	r1, #4
 800a006:	4620      	mov	r0, r4
 800a008:	f000 fb41 	bl	800a68e <_calloc_r>
 800a00c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a00e:	60e8      	str	r0, [r5, #12]
 800a010:	68db      	ldr	r3, [r3, #12]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d1e4      	bne.n	8009fe0 <_Balloc+0x20>
 800a016:	2000      	movs	r0, #0
 800a018:	bd70      	pop	{r4, r5, r6, pc}
 800a01a:	6802      	ldr	r2, [r0, #0]
 800a01c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a020:	2300      	movs	r3, #0
 800a022:	6103      	str	r3, [r0, #16]
 800a024:	60c3      	str	r3, [r0, #12]
 800a026:	bd70      	pop	{r4, r5, r6, pc}

0800a028 <_Bfree>:
 800a028:	b570      	push	{r4, r5, r6, lr}
 800a02a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a02c:	4606      	mov	r6, r0
 800a02e:	460d      	mov	r5, r1
 800a030:	b93c      	cbnz	r4, 800a042 <_Bfree+0x1a>
 800a032:	2010      	movs	r0, #16
 800a034:	f7ff fd90 	bl	8009b58 <malloc>
 800a038:	6270      	str	r0, [r6, #36]	; 0x24
 800a03a:	6044      	str	r4, [r0, #4]
 800a03c:	6084      	str	r4, [r0, #8]
 800a03e:	6004      	str	r4, [r0, #0]
 800a040:	60c4      	str	r4, [r0, #12]
 800a042:	b13d      	cbz	r5, 800a054 <_Bfree+0x2c>
 800a044:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a046:	686a      	ldr	r2, [r5, #4]
 800a048:	68db      	ldr	r3, [r3, #12]
 800a04a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a04e:	6029      	str	r1, [r5, #0]
 800a050:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a054:	bd70      	pop	{r4, r5, r6, pc}

0800a056 <__multadd>:
 800a056:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a05a:	690d      	ldr	r5, [r1, #16]
 800a05c:	461f      	mov	r7, r3
 800a05e:	4606      	mov	r6, r0
 800a060:	460c      	mov	r4, r1
 800a062:	f101 0e14 	add.w	lr, r1, #20
 800a066:	2300      	movs	r3, #0
 800a068:	f8de 0000 	ldr.w	r0, [lr]
 800a06c:	b281      	uxth	r1, r0
 800a06e:	fb02 7101 	mla	r1, r2, r1, r7
 800a072:	0c0f      	lsrs	r7, r1, #16
 800a074:	0c00      	lsrs	r0, r0, #16
 800a076:	fb02 7000 	mla	r0, r2, r0, r7
 800a07a:	b289      	uxth	r1, r1
 800a07c:	3301      	adds	r3, #1
 800a07e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a082:	429d      	cmp	r5, r3
 800a084:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a088:	f84e 1b04 	str.w	r1, [lr], #4
 800a08c:	dcec      	bgt.n	800a068 <__multadd+0x12>
 800a08e:	b1d7      	cbz	r7, 800a0c6 <__multadd+0x70>
 800a090:	68a3      	ldr	r3, [r4, #8]
 800a092:	429d      	cmp	r5, r3
 800a094:	db12      	blt.n	800a0bc <__multadd+0x66>
 800a096:	6861      	ldr	r1, [r4, #4]
 800a098:	4630      	mov	r0, r6
 800a09a:	3101      	adds	r1, #1
 800a09c:	f7ff ff90 	bl	8009fc0 <_Balloc>
 800a0a0:	6922      	ldr	r2, [r4, #16]
 800a0a2:	3202      	adds	r2, #2
 800a0a4:	f104 010c 	add.w	r1, r4, #12
 800a0a8:	4680      	mov	r8, r0
 800a0aa:	0092      	lsls	r2, r2, #2
 800a0ac:	300c      	adds	r0, #12
 800a0ae:	f7fd fe09 	bl	8007cc4 <memcpy>
 800a0b2:	4621      	mov	r1, r4
 800a0b4:	4630      	mov	r0, r6
 800a0b6:	f7ff ffb7 	bl	800a028 <_Bfree>
 800a0ba:	4644      	mov	r4, r8
 800a0bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a0c0:	3501      	adds	r5, #1
 800a0c2:	615f      	str	r7, [r3, #20]
 800a0c4:	6125      	str	r5, [r4, #16]
 800a0c6:	4620      	mov	r0, r4
 800a0c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a0cc <__hi0bits>:
 800a0cc:	0c02      	lsrs	r2, r0, #16
 800a0ce:	0412      	lsls	r2, r2, #16
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	b9b2      	cbnz	r2, 800a102 <__hi0bits+0x36>
 800a0d4:	0403      	lsls	r3, r0, #16
 800a0d6:	2010      	movs	r0, #16
 800a0d8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a0dc:	bf04      	itt	eq
 800a0de:	021b      	lsleq	r3, r3, #8
 800a0e0:	3008      	addeq	r0, #8
 800a0e2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a0e6:	bf04      	itt	eq
 800a0e8:	011b      	lsleq	r3, r3, #4
 800a0ea:	3004      	addeq	r0, #4
 800a0ec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a0f0:	bf04      	itt	eq
 800a0f2:	009b      	lsleq	r3, r3, #2
 800a0f4:	3002      	addeq	r0, #2
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	db06      	blt.n	800a108 <__hi0bits+0x3c>
 800a0fa:	005b      	lsls	r3, r3, #1
 800a0fc:	d503      	bpl.n	800a106 <__hi0bits+0x3a>
 800a0fe:	3001      	adds	r0, #1
 800a100:	4770      	bx	lr
 800a102:	2000      	movs	r0, #0
 800a104:	e7e8      	b.n	800a0d8 <__hi0bits+0xc>
 800a106:	2020      	movs	r0, #32
 800a108:	4770      	bx	lr

0800a10a <__lo0bits>:
 800a10a:	6803      	ldr	r3, [r0, #0]
 800a10c:	f013 0207 	ands.w	r2, r3, #7
 800a110:	4601      	mov	r1, r0
 800a112:	d00b      	beq.n	800a12c <__lo0bits+0x22>
 800a114:	07da      	lsls	r2, r3, #31
 800a116:	d423      	bmi.n	800a160 <__lo0bits+0x56>
 800a118:	0798      	lsls	r0, r3, #30
 800a11a:	bf49      	itett	mi
 800a11c:	085b      	lsrmi	r3, r3, #1
 800a11e:	089b      	lsrpl	r3, r3, #2
 800a120:	2001      	movmi	r0, #1
 800a122:	600b      	strmi	r3, [r1, #0]
 800a124:	bf5c      	itt	pl
 800a126:	600b      	strpl	r3, [r1, #0]
 800a128:	2002      	movpl	r0, #2
 800a12a:	4770      	bx	lr
 800a12c:	b298      	uxth	r0, r3
 800a12e:	b9a8      	cbnz	r0, 800a15c <__lo0bits+0x52>
 800a130:	0c1b      	lsrs	r3, r3, #16
 800a132:	2010      	movs	r0, #16
 800a134:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a138:	bf04      	itt	eq
 800a13a:	0a1b      	lsreq	r3, r3, #8
 800a13c:	3008      	addeq	r0, #8
 800a13e:	071a      	lsls	r2, r3, #28
 800a140:	bf04      	itt	eq
 800a142:	091b      	lsreq	r3, r3, #4
 800a144:	3004      	addeq	r0, #4
 800a146:	079a      	lsls	r2, r3, #30
 800a148:	bf04      	itt	eq
 800a14a:	089b      	lsreq	r3, r3, #2
 800a14c:	3002      	addeq	r0, #2
 800a14e:	07da      	lsls	r2, r3, #31
 800a150:	d402      	bmi.n	800a158 <__lo0bits+0x4e>
 800a152:	085b      	lsrs	r3, r3, #1
 800a154:	d006      	beq.n	800a164 <__lo0bits+0x5a>
 800a156:	3001      	adds	r0, #1
 800a158:	600b      	str	r3, [r1, #0]
 800a15a:	4770      	bx	lr
 800a15c:	4610      	mov	r0, r2
 800a15e:	e7e9      	b.n	800a134 <__lo0bits+0x2a>
 800a160:	2000      	movs	r0, #0
 800a162:	4770      	bx	lr
 800a164:	2020      	movs	r0, #32
 800a166:	4770      	bx	lr

0800a168 <__i2b>:
 800a168:	b510      	push	{r4, lr}
 800a16a:	460c      	mov	r4, r1
 800a16c:	2101      	movs	r1, #1
 800a16e:	f7ff ff27 	bl	8009fc0 <_Balloc>
 800a172:	2201      	movs	r2, #1
 800a174:	6144      	str	r4, [r0, #20]
 800a176:	6102      	str	r2, [r0, #16]
 800a178:	bd10      	pop	{r4, pc}

0800a17a <__multiply>:
 800a17a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a17e:	4614      	mov	r4, r2
 800a180:	690a      	ldr	r2, [r1, #16]
 800a182:	6923      	ldr	r3, [r4, #16]
 800a184:	429a      	cmp	r2, r3
 800a186:	bfb8      	it	lt
 800a188:	460b      	movlt	r3, r1
 800a18a:	4689      	mov	r9, r1
 800a18c:	bfbc      	itt	lt
 800a18e:	46a1      	movlt	r9, r4
 800a190:	461c      	movlt	r4, r3
 800a192:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a196:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a19a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800a19e:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a1a2:	eb07 060a 	add.w	r6, r7, sl
 800a1a6:	429e      	cmp	r6, r3
 800a1a8:	bfc8      	it	gt
 800a1aa:	3101      	addgt	r1, #1
 800a1ac:	f7ff ff08 	bl	8009fc0 <_Balloc>
 800a1b0:	f100 0514 	add.w	r5, r0, #20
 800a1b4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a1b8:	462b      	mov	r3, r5
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	4543      	cmp	r3, r8
 800a1be:	d316      	bcc.n	800a1ee <__multiply+0x74>
 800a1c0:	f104 0214 	add.w	r2, r4, #20
 800a1c4:	f109 0114 	add.w	r1, r9, #20
 800a1c8:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800a1cc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a1d0:	9301      	str	r3, [sp, #4]
 800a1d2:	9c01      	ldr	r4, [sp, #4]
 800a1d4:	4294      	cmp	r4, r2
 800a1d6:	4613      	mov	r3, r2
 800a1d8:	d80c      	bhi.n	800a1f4 <__multiply+0x7a>
 800a1da:	2e00      	cmp	r6, #0
 800a1dc:	dd03      	ble.n	800a1e6 <__multiply+0x6c>
 800a1de:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d054      	beq.n	800a290 <__multiply+0x116>
 800a1e6:	6106      	str	r6, [r0, #16]
 800a1e8:	b003      	add	sp, #12
 800a1ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1ee:	f843 2b04 	str.w	r2, [r3], #4
 800a1f2:	e7e3      	b.n	800a1bc <__multiply+0x42>
 800a1f4:	f8b3 a000 	ldrh.w	sl, [r3]
 800a1f8:	3204      	adds	r2, #4
 800a1fa:	f1ba 0f00 	cmp.w	sl, #0
 800a1fe:	d020      	beq.n	800a242 <__multiply+0xc8>
 800a200:	46ae      	mov	lr, r5
 800a202:	4689      	mov	r9, r1
 800a204:	f04f 0c00 	mov.w	ip, #0
 800a208:	f859 4b04 	ldr.w	r4, [r9], #4
 800a20c:	f8be b000 	ldrh.w	fp, [lr]
 800a210:	b2a3      	uxth	r3, r4
 800a212:	fb0a b303 	mla	r3, sl, r3, fp
 800a216:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800a21a:	f8de 4000 	ldr.w	r4, [lr]
 800a21e:	4463      	add	r3, ip
 800a220:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800a224:	fb0a c40b 	mla	r4, sl, fp, ip
 800a228:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a22c:	b29b      	uxth	r3, r3
 800a22e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a232:	454f      	cmp	r7, r9
 800a234:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800a238:	f84e 3b04 	str.w	r3, [lr], #4
 800a23c:	d8e4      	bhi.n	800a208 <__multiply+0x8e>
 800a23e:	f8ce c000 	str.w	ip, [lr]
 800a242:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800a246:	f1b9 0f00 	cmp.w	r9, #0
 800a24a:	d01f      	beq.n	800a28c <__multiply+0x112>
 800a24c:	682b      	ldr	r3, [r5, #0]
 800a24e:	46ae      	mov	lr, r5
 800a250:	468c      	mov	ip, r1
 800a252:	f04f 0a00 	mov.w	sl, #0
 800a256:	f8bc 4000 	ldrh.w	r4, [ip]
 800a25a:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a25e:	fb09 b404 	mla	r4, r9, r4, fp
 800a262:	44a2      	add	sl, r4
 800a264:	b29b      	uxth	r3, r3
 800a266:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800a26a:	f84e 3b04 	str.w	r3, [lr], #4
 800a26e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a272:	f8be 4000 	ldrh.w	r4, [lr]
 800a276:	0c1b      	lsrs	r3, r3, #16
 800a278:	fb09 4303 	mla	r3, r9, r3, r4
 800a27c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800a280:	4567      	cmp	r7, ip
 800a282:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a286:	d8e6      	bhi.n	800a256 <__multiply+0xdc>
 800a288:	f8ce 3000 	str.w	r3, [lr]
 800a28c:	3504      	adds	r5, #4
 800a28e:	e7a0      	b.n	800a1d2 <__multiply+0x58>
 800a290:	3e01      	subs	r6, #1
 800a292:	e7a2      	b.n	800a1da <__multiply+0x60>

0800a294 <__pow5mult>:
 800a294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a298:	4615      	mov	r5, r2
 800a29a:	f012 0203 	ands.w	r2, r2, #3
 800a29e:	4606      	mov	r6, r0
 800a2a0:	460f      	mov	r7, r1
 800a2a2:	d007      	beq.n	800a2b4 <__pow5mult+0x20>
 800a2a4:	3a01      	subs	r2, #1
 800a2a6:	4c21      	ldr	r4, [pc, #132]	; (800a32c <__pow5mult+0x98>)
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a2ae:	f7ff fed2 	bl	800a056 <__multadd>
 800a2b2:	4607      	mov	r7, r0
 800a2b4:	10ad      	asrs	r5, r5, #2
 800a2b6:	d035      	beq.n	800a324 <__pow5mult+0x90>
 800a2b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a2ba:	b93c      	cbnz	r4, 800a2cc <__pow5mult+0x38>
 800a2bc:	2010      	movs	r0, #16
 800a2be:	f7ff fc4b 	bl	8009b58 <malloc>
 800a2c2:	6270      	str	r0, [r6, #36]	; 0x24
 800a2c4:	6044      	str	r4, [r0, #4]
 800a2c6:	6084      	str	r4, [r0, #8]
 800a2c8:	6004      	str	r4, [r0, #0]
 800a2ca:	60c4      	str	r4, [r0, #12]
 800a2cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a2d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a2d4:	b94c      	cbnz	r4, 800a2ea <__pow5mult+0x56>
 800a2d6:	f240 2171 	movw	r1, #625	; 0x271
 800a2da:	4630      	mov	r0, r6
 800a2dc:	f7ff ff44 	bl	800a168 <__i2b>
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	f8c8 0008 	str.w	r0, [r8, #8]
 800a2e6:	4604      	mov	r4, r0
 800a2e8:	6003      	str	r3, [r0, #0]
 800a2ea:	f04f 0800 	mov.w	r8, #0
 800a2ee:	07eb      	lsls	r3, r5, #31
 800a2f0:	d50a      	bpl.n	800a308 <__pow5mult+0x74>
 800a2f2:	4639      	mov	r1, r7
 800a2f4:	4622      	mov	r2, r4
 800a2f6:	4630      	mov	r0, r6
 800a2f8:	f7ff ff3f 	bl	800a17a <__multiply>
 800a2fc:	4639      	mov	r1, r7
 800a2fe:	4681      	mov	r9, r0
 800a300:	4630      	mov	r0, r6
 800a302:	f7ff fe91 	bl	800a028 <_Bfree>
 800a306:	464f      	mov	r7, r9
 800a308:	106d      	asrs	r5, r5, #1
 800a30a:	d00b      	beq.n	800a324 <__pow5mult+0x90>
 800a30c:	6820      	ldr	r0, [r4, #0]
 800a30e:	b938      	cbnz	r0, 800a320 <__pow5mult+0x8c>
 800a310:	4622      	mov	r2, r4
 800a312:	4621      	mov	r1, r4
 800a314:	4630      	mov	r0, r6
 800a316:	f7ff ff30 	bl	800a17a <__multiply>
 800a31a:	6020      	str	r0, [r4, #0]
 800a31c:	f8c0 8000 	str.w	r8, [r0]
 800a320:	4604      	mov	r4, r0
 800a322:	e7e4      	b.n	800a2ee <__pow5mult+0x5a>
 800a324:	4638      	mov	r0, r7
 800a326:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a32a:	bf00      	nop
 800a32c:	0800b8d8 	.word	0x0800b8d8

0800a330 <__lshift>:
 800a330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a334:	460c      	mov	r4, r1
 800a336:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a33a:	6923      	ldr	r3, [r4, #16]
 800a33c:	6849      	ldr	r1, [r1, #4]
 800a33e:	eb0a 0903 	add.w	r9, sl, r3
 800a342:	68a3      	ldr	r3, [r4, #8]
 800a344:	4607      	mov	r7, r0
 800a346:	4616      	mov	r6, r2
 800a348:	f109 0501 	add.w	r5, r9, #1
 800a34c:	42ab      	cmp	r3, r5
 800a34e:	db31      	blt.n	800a3b4 <__lshift+0x84>
 800a350:	4638      	mov	r0, r7
 800a352:	f7ff fe35 	bl	8009fc0 <_Balloc>
 800a356:	2200      	movs	r2, #0
 800a358:	4680      	mov	r8, r0
 800a35a:	f100 0314 	add.w	r3, r0, #20
 800a35e:	4611      	mov	r1, r2
 800a360:	4552      	cmp	r2, sl
 800a362:	db2a      	blt.n	800a3ba <__lshift+0x8a>
 800a364:	6920      	ldr	r0, [r4, #16]
 800a366:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a36a:	f104 0114 	add.w	r1, r4, #20
 800a36e:	f016 021f 	ands.w	r2, r6, #31
 800a372:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800a376:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800a37a:	d022      	beq.n	800a3c2 <__lshift+0x92>
 800a37c:	f1c2 0c20 	rsb	ip, r2, #32
 800a380:	2000      	movs	r0, #0
 800a382:	680e      	ldr	r6, [r1, #0]
 800a384:	4096      	lsls	r6, r2
 800a386:	4330      	orrs	r0, r6
 800a388:	f843 0b04 	str.w	r0, [r3], #4
 800a38c:	f851 0b04 	ldr.w	r0, [r1], #4
 800a390:	458e      	cmp	lr, r1
 800a392:	fa20 f00c 	lsr.w	r0, r0, ip
 800a396:	d8f4      	bhi.n	800a382 <__lshift+0x52>
 800a398:	6018      	str	r0, [r3, #0]
 800a39a:	b108      	cbz	r0, 800a3a0 <__lshift+0x70>
 800a39c:	f109 0502 	add.w	r5, r9, #2
 800a3a0:	3d01      	subs	r5, #1
 800a3a2:	4638      	mov	r0, r7
 800a3a4:	f8c8 5010 	str.w	r5, [r8, #16]
 800a3a8:	4621      	mov	r1, r4
 800a3aa:	f7ff fe3d 	bl	800a028 <_Bfree>
 800a3ae:	4640      	mov	r0, r8
 800a3b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3b4:	3101      	adds	r1, #1
 800a3b6:	005b      	lsls	r3, r3, #1
 800a3b8:	e7c8      	b.n	800a34c <__lshift+0x1c>
 800a3ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a3be:	3201      	adds	r2, #1
 800a3c0:	e7ce      	b.n	800a360 <__lshift+0x30>
 800a3c2:	3b04      	subs	r3, #4
 800a3c4:	f851 2b04 	ldr.w	r2, [r1], #4
 800a3c8:	f843 2f04 	str.w	r2, [r3, #4]!
 800a3cc:	458e      	cmp	lr, r1
 800a3ce:	d8f9      	bhi.n	800a3c4 <__lshift+0x94>
 800a3d0:	e7e6      	b.n	800a3a0 <__lshift+0x70>

0800a3d2 <__mcmp>:
 800a3d2:	6903      	ldr	r3, [r0, #16]
 800a3d4:	690a      	ldr	r2, [r1, #16]
 800a3d6:	1a9b      	subs	r3, r3, r2
 800a3d8:	b530      	push	{r4, r5, lr}
 800a3da:	d10c      	bne.n	800a3f6 <__mcmp+0x24>
 800a3dc:	0092      	lsls	r2, r2, #2
 800a3de:	3014      	adds	r0, #20
 800a3e0:	3114      	adds	r1, #20
 800a3e2:	1884      	adds	r4, r0, r2
 800a3e4:	4411      	add	r1, r2
 800a3e6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a3ea:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a3ee:	4295      	cmp	r5, r2
 800a3f0:	d003      	beq.n	800a3fa <__mcmp+0x28>
 800a3f2:	d305      	bcc.n	800a400 <__mcmp+0x2e>
 800a3f4:	2301      	movs	r3, #1
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	bd30      	pop	{r4, r5, pc}
 800a3fa:	42a0      	cmp	r0, r4
 800a3fc:	d3f3      	bcc.n	800a3e6 <__mcmp+0x14>
 800a3fe:	e7fa      	b.n	800a3f6 <__mcmp+0x24>
 800a400:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a404:	e7f7      	b.n	800a3f6 <__mcmp+0x24>

0800a406 <__mdiff>:
 800a406:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a40a:	460d      	mov	r5, r1
 800a40c:	4607      	mov	r7, r0
 800a40e:	4611      	mov	r1, r2
 800a410:	4628      	mov	r0, r5
 800a412:	4614      	mov	r4, r2
 800a414:	f7ff ffdd 	bl	800a3d2 <__mcmp>
 800a418:	1e06      	subs	r6, r0, #0
 800a41a:	d108      	bne.n	800a42e <__mdiff+0x28>
 800a41c:	4631      	mov	r1, r6
 800a41e:	4638      	mov	r0, r7
 800a420:	f7ff fdce 	bl	8009fc0 <_Balloc>
 800a424:	2301      	movs	r3, #1
 800a426:	6103      	str	r3, [r0, #16]
 800a428:	6146      	str	r6, [r0, #20]
 800a42a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a42e:	bfa4      	itt	ge
 800a430:	4623      	movge	r3, r4
 800a432:	462c      	movge	r4, r5
 800a434:	4638      	mov	r0, r7
 800a436:	6861      	ldr	r1, [r4, #4]
 800a438:	bfa6      	itte	ge
 800a43a:	461d      	movge	r5, r3
 800a43c:	2600      	movge	r6, #0
 800a43e:	2601      	movlt	r6, #1
 800a440:	f7ff fdbe 	bl	8009fc0 <_Balloc>
 800a444:	692b      	ldr	r3, [r5, #16]
 800a446:	60c6      	str	r6, [r0, #12]
 800a448:	6926      	ldr	r6, [r4, #16]
 800a44a:	f105 0914 	add.w	r9, r5, #20
 800a44e:	f104 0214 	add.w	r2, r4, #20
 800a452:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a456:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a45a:	f100 0514 	add.w	r5, r0, #20
 800a45e:	f04f 0c00 	mov.w	ip, #0
 800a462:	f852 ab04 	ldr.w	sl, [r2], #4
 800a466:	f859 4b04 	ldr.w	r4, [r9], #4
 800a46a:	fa1c f18a 	uxtah	r1, ip, sl
 800a46e:	b2a3      	uxth	r3, r4
 800a470:	1ac9      	subs	r1, r1, r3
 800a472:	0c23      	lsrs	r3, r4, #16
 800a474:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800a478:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a47c:	b289      	uxth	r1, r1
 800a47e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a482:	45c8      	cmp	r8, r9
 800a484:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a488:	4696      	mov	lr, r2
 800a48a:	f845 3b04 	str.w	r3, [r5], #4
 800a48e:	d8e8      	bhi.n	800a462 <__mdiff+0x5c>
 800a490:	45be      	cmp	lr, r7
 800a492:	d305      	bcc.n	800a4a0 <__mdiff+0x9a>
 800a494:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800a498:	b18b      	cbz	r3, 800a4be <__mdiff+0xb8>
 800a49a:	6106      	str	r6, [r0, #16]
 800a49c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4a0:	f85e 1b04 	ldr.w	r1, [lr], #4
 800a4a4:	fa1c f381 	uxtah	r3, ip, r1
 800a4a8:	141a      	asrs	r2, r3, #16
 800a4aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a4ae:	b29b      	uxth	r3, r3
 800a4b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a4b4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a4b8:	f845 3b04 	str.w	r3, [r5], #4
 800a4bc:	e7e8      	b.n	800a490 <__mdiff+0x8a>
 800a4be:	3e01      	subs	r6, #1
 800a4c0:	e7e8      	b.n	800a494 <__mdiff+0x8e>

0800a4c2 <__d2b>:
 800a4c2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a4c6:	460e      	mov	r6, r1
 800a4c8:	2101      	movs	r1, #1
 800a4ca:	ec59 8b10 	vmov	r8, r9, d0
 800a4ce:	4615      	mov	r5, r2
 800a4d0:	f7ff fd76 	bl	8009fc0 <_Balloc>
 800a4d4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a4d8:	4607      	mov	r7, r0
 800a4da:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a4de:	bb34      	cbnz	r4, 800a52e <__d2b+0x6c>
 800a4e0:	9301      	str	r3, [sp, #4]
 800a4e2:	f1b8 0f00 	cmp.w	r8, #0
 800a4e6:	d027      	beq.n	800a538 <__d2b+0x76>
 800a4e8:	a802      	add	r0, sp, #8
 800a4ea:	f840 8d08 	str.w	r8, [r0, #-8]!
 800a4ee:	f7ff fe0c 	bl	800a10a <__lo0bits>
 800a4f2:	9900      	ldr	r1, [sp, #0]
 800a4f4:	b1f0      	cbz	r0, 800a534 <__d2b+0x72>
 800a4f6:	9a01      	ldr	r2, [sp, #4]
 800a4f8:	f1c0 0320 	rsb	r3, r0, #32
 800a4fc:	fa02 f303 	lsl.w	r3, r2, r3
 800a500:	430b      	orrs	r3, r1
 800a502:	40c2      	lsrs	r2, r0
 800a504:	617b      	str	r3, [r7, #20]
 800a506:	9201      	str	r2, [sp, #4]
 800a508:	9b01      	ldr	r3, [sp, #4]
 800a50a:	61bb      	str	r3, [r7, #24]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	bf14      	ite	ne
 800a510:	2102      	movne	r1, #2
 800a512:	2101      	moveq	r1, #1
 800a514:	6139      	str	r1, [r7, #16]
 800a516:	b1c4      	cbz	r4, 800a54a <__d2b+0x88>
 800a518:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a51c:	4404      	add	r4, r0
 800a51e:	6034      	str	r4, [r6, #0]
 800a520:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a524:	6028      	str	r0, [r5, #0]
 800a526:	4638      	mov	r0, r7
 800a528:	b003      	add	sp, #12
 800a52a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a52e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a532:	e7d5      	b.n	800a4e0 <__d2b+0x1e>
 800a534:	6179      	str	r1, [r7, #20]
 800a536:	e7e7      	b.n	800a508 <__d2b+0x46>
 800a538:	a801      	add	r0, sp, #4
 800a53a:	f7ff fde6 	bl	800a10a <__lo0bits>
 800a53e:	9b01      	ldr	r3, [sp, #4]
 800a540:	617b      	str	r3, [r7, #20]
 800a542:	2101      	movs	r1, #1
 800a544:	6139      	str	r1, [r7, #16]
 800a546:	3020      	adds	r0, #32
 800a548:	e7e5      	b.n	800a516 <__d2b+0x54>
 800a54a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800a54e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a552:	6030      	str	r0, [r6, #0]
 800a554:	6918      	ldr	r0, [r3, #16]
 800a556:	f7ff fdb9 	bl	800a0cc <__hi0bits>
 800a55a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a55e:	e7e1      	b.n	800a524 <__d2b+0x62>

0800a560 <_sbrk_r>:
 800a560:	b538      	push	{r3, r4, r5, lr}
 800a562:	4c06      	ldr	r4, [pc, #24]	; (800a57c <_sbrk_r+0x1c>)
 800a564:	2300      	movs	r3, #0
 800a566:	4605      	mov	r5, r0
 800a568:	4608      	mov	r0, r1
 800a56a:	6023      	str	r3, [r4, #0]
 800a56c:	f7fd f89a 	bl	80076a4 <_sbrk>
 800a570:	1c43      	adds	r3, r0, #1
 800a572:	d102      	bne.n	800a57a <_sbrk_r+0x1a>
 800a574:	6823      	ldr	r3, [r4, #0]
 800a576:	b103      	cbz	r3, 800a57a <_sbrk_r+0x1a>
 800a578:	602b      	str	r3, [r5, #0]
 800a57a:	bd38      	pop	{r3, r4, r5, pc}
 800a57c:	200010c0 	.word	0x200010c0

0800a580 <__ssprint_r>:
 800a580:	6893      	ldr	r3, [r2, #8]
 800a582:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a586:	4681      	mov	r9, r0
 800a588:	460c      	mov	r4, r1
 800a58a:	4617      	mov	r7, r2
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d060      	beq.n	800a652 <__ssprint_r+0xd2>
 800a590:	f04f 0b00 	mov.w	fp, #0
 800a594:	f8d2 a000 	ldr.w	sl, [r2]
 800a598:	465e      	mov	r6, fp
 800a59a:	b356      	cbz	r6, 800a5f2 <__ssprint_r+0x72>
 800a59c:	68a3      	ldr	r3, [r4, #8]
 800a59e:	429e      	cmp	r6, r3
 800a5a0:	d344      	bcc.n	800a62c <__ssprint_r+0xac>
 800a5a2:	89a2      	ldrh	r2, [r4, #12]
 800a5a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a5a8:	d03e      	beq.n	800a628 <__ssprint_r+0xa8>
 800a5aa:	6825      	ldr	r5, [r4, #0]
 800a5ac:	6921      	ldr	r1, [r4, #16]
 800a5ae:	eba5 0801 	sub.w	r8, r5, r1
 800a5b2:	6965      	ldr	r5, [r4, #20]
 800a5b4:	2302      	movs	r3, #2
 800a5b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a5ba:	fb95 f5f3 	sdiv	r5, r5, r3
 800a5be:	f108 0301 	add.w	r3, r8, #1
 800a5c2:	4433      	add	r3, r6
 800a5c4:	429d      	cmp	r5, r3
 800a5c6:	bf38      	it	cc
 800a5c8:	461d      	movcc	r5, r3
 800a5ca:	0553      	lsls	r3, r2, #21
 800a5cc:	d546      	bpl.n	800a65c <__ssprint_r+0xdc>
 800a5ce:	4629      	mov	r1, r5
 800a5d0:	4648      	mov	r0, r9
 800a5d2:	f7ff fac9 	bl	8009b68 <_malloc_r>
 800a5d6:	b998      	cbnz	r0, 800a600 <__ssprint_r+0x80>
 800a5d8:	230c      	movs	r3, #12
 800a5da:	f8c9 3000 	str.w	r3, [r9]
 800a5de:	89a3      	ldrh	r3, [r4, #12]
 800a5e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a5e4:	81a3      	strh	r3, [r4, #12]
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	60bb      	str	r3, [r7, #8]
 800a5ea:	607b      	str	r3, [r7, #4]
 800a5ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a5f0:	e031      	b.n	800a656 <__ssprint_r+0xd6>
 800a5f2:	f8da b000 	ldr.w	fp, [sl]
 800a5f6:	f8da 6004 	ldr.w	r6, [sl, #4]
 800a5fa:	f10a 0a08 	add.w	sl, sl, #8
 800a5fe:	e7cc      	b.n	800a59a <__ssprint_r+0x1a>
 800a600:	4642      	mov	r2, r8
 800a602:	6921      	ldr	r1, [r4, #16]
 800a604:	9001      	str	r0, [sp, #4]
 800a606:	f7fd fb5d 	bl	8007cc4 <memcpy>
 800a60a:	89a2      	ldrh	r2, [r4, #12]
 800a60c:	9b01      	ldr	r3, [sp, #4]
 800a60e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a612:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a616:	81a2      	strh	r2, [r4, #12]
 800a618:	6123      	str	r3, [r4, #16]
 800a61a:	6165      	str	r5, [r4, #20]
 800a61c:	4443      	add	r3, r8
 800a61e:	eba5 0508 	sub.w	r5, r5, r8
 800a622:	6023      	str	r3, [r4, #0]
 800a624:	60a5      	str	r5, [r4, #8]
 800a626:	4633      	mov	r3, r6
 800a628:	429e      	cmp	r6, r3
 800a62a:	d200      	bcs.n	800a62e <__ssprint_r+0xae>
 800a62c:	4633      	mov	r3, r6
 800a62e:	461a      	mov	r2, r3
 800a630:	4659      	mov	r1, fp
 800a632:	6820      	ldr	r0, [r4, #0]
 800a634:	9301      	str	r3, [sp, #4]
 800a636:	f000 f96b 	bl	800a910 <memmove>
 800a63a:	68a2      	ldr	r2, [r4, #8]
 800a63c:	9b01      	ldr	r3, [sp, #4]
 800a63e:	1ad2      	subs	r2, r2, r3
 800a640:	60a2      	str	r2, [r4, #8]
 800a642:	6822      	ldr	r2, [r4, #0]
 800a644:	4413      	add	r3, r2
 800a646:	6023      	str	r3, [r4, #0]
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	1b9e      	subs	r6, r3, r6
 800a64c:	60be      	str	r6, [r7, #8]
 800a64e:	2e00      	cmp	r6, #0
 800a650:	d1cf      	bne.n	800a5f2 <__ssprint_r+0x72>
 800a652:	2000      	movs	r0, #0
 800a654:	6078      	str	r0, [r7, #4]
 800a656:	b003      	add	sp, #12
 800a658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a65c:	462a      	mov	r2, r5
 800a65e:	4648      	mov	r0, r9
 800a660:	f000 f970 	bl	800a944 <_realloc_r>
 800a664:	4603      	mov	r3, r0
 800a666:	2800      	cmp	r0, #0
 800a668:	d1d6      	bne.n	800a618 <__ssprint_r+0x98>
 800a66a:	6921      	ldr	r1, [r4, #16]
 800a66c:	4648      	mov	r0, r9
 800a66e:	f000 f891 	bl	800a794 <_free_r>
 800a672:	e7b1      	b.n	800a5d8 <__ssprint_r+0x58>

0800a674 <__ascii_wctomb>:
 800a674:	b149      	cbz	r1, 800a68a <__ascii_wctomb+0x16>
 800a676:	2aff      	cmp	r2, #255	; 0xff
 800a678:	bf85      	ittet	hi
 800a67a:	238a      	movhi	r3, #138	; 0x8a
 800a67c:	6003      	strhi	r3, [r0, #0]
 800a67e:	700a      	strbls	r2, [r1, #0]
 800a680:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800a684:	bf98      	it	ls
 800a686:	2001      	movls	r0, #1
 800a688:	4770      	bx	lr
 800a68a:	4608      	mov	r0, r1
 800a68c:	4770      	bx	lr

0800a68e <_calloc_r>:
 800a68e:	b510      	push	{r4, lr}
 800a690:	4351      	muls	r1, r2
 800a692:	f7ff fa69 	bl	8009b68 <_malloc_r>
 800a696:	4604      	mov	r4, r0
 800a698:	b198      	cbz	r0, 800a6c2 <_calloc_r+0x34>
 800a69a:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800a69e:	f022 0203 	bic.w	r2, r2, #3
 800a6a2:	3a04      	subs	r2, #4
 800a6a4:	2a24      	cmp	r2, #36	; 0x24
 800a6a6:	d81b      	bhi.n	800a6e0 <_calloc_r+0x52>
 800a6a8:	2a13      	cmp	r2, #19
 800a6aa:	d917      	bls.n	800a6dc <_calloc_r+0x4e>
 800a6ac:	2100      	movs	r1, #0
 800a6ae:	2a1b      	cmp	r2, #27
 800a6b0:	6001      	str	r1, [r0, #0]
 800a6b2:	6041      	str	r1, [r0, #4]
 800a6b4:	d807      	bhi.n	800a6c6 <_calloc_r+0x38>
 800a6b6:	f100 0308 	add.w	r3, r0, #8
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	601a      	str	r2, [r3, #0]
 800a6be:	605a      	str	r2, [r3, #4]
 800a6c0:	609a      	str	r2, [r3, #8]
 800a6c2:	4620      	mov	r0, r4
 800a6c4:	bd10      	pop	{r4, pc}
 800a6c6:	2a24      	cmp	r2, #36	; 0x24
 800a6c8:	6081      	str	r1, [r0, #8]
 800a6ca:	60c1      	str	r1, [r0, #12]
 800a6cc:	bf11      	iteee	ne
 800a6ce:	f100 0310 	addne.w	r3, r0, #16
 800a6d2:	6101      	streq	r1, [r0, #16]
 800a6d4:	f100 0318 	addeq.w	r3, r0, #24
 800a6d8:	6141      	streq	r1, [r0, #20]
 800a6da:	e7ee      	b.n	800a6ba <_calloc_r+0x2c>
 800a6dc:	4603      	mov	r3, r0
 800a6de:	e7ec      	b.n	800a6ba <_calloc_r+0x2c>
 800a6e0:	2100      	movs	r1, #0
 800a6e2:	f7fd fafa 	bl	8007cda <memset>
 800a6e6:	e7ec      	b.n	800a6c2 <_calloc_r+0x34>

0800a6e8 <_malloc_trim_r>:
 800a6e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6ec:	4f25      	ldr	r7, [pc, #148]	; (800a784 <_malloc_trim_r+0x9c>)
 800a6ee:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 800a790 <_malloc_trim_r+0xa8>
 800a6f2:	4689      	mov	r9, r1
 800a6f4:	4606      	mov	r6, r0
 800a6f6:	f7ff fc57 	bl	8009fa8 <__malloc_lock>
 800a6fa:	68bb      	ldr	r3, [r7, #8]
 800a6fc:	685d      	ldr	r5, [r3, #4]
 800a6fe:	f1a8 0411 	sub.w	r4, r8, #17
 800a702:	f025 0503 	bic.w	r5, r5, #3
 800a706:	eba4 0409 	sub.w	r4, r4, r9
 800a70a:	442c      	add	r4, r5
 800a70c:	fbb4 f4f8 	udiv	r4, r4, r8
 800a710:	3c01      	subs	r4, #1
 800a712:	fb08 f404 	mul.w	r4, r8, r4
 800a716:	4544      	cmp	r4, r8
 800a718:	da05      	bge.n	800a726 <_malloc_trim_r+0x3e>
 800a71a:	4630      	mov	r0, r6
 800a71c:	f7ff fc4a 	bl	8009fb4 <__malloc_unlock>
 800a720:	2000      	movs	r0, #0
 800a722:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a726:	2100      	movs	r1, #0
 800a728:	4630      	mov	r0, r6
 800a72a:	f7ff ff19 	bl	800a560 <_sbrk_r>
 800a72e:	68bb      	ldr	r3, [r7, #8]
 800a730:	442b      	add	r3, r5
 800a732:	4298      	cmp	r0, r3
 800a734:	d1f1      	bne.n	800a71a <_malloc_trim_r+0x32>
 800a736:	4261      	negs	r1, r4
 800a738:	4630      	mov	r0, r6
 800a73a:	f7ff ff11 	bl	800a560 <_sbrk_r>
 800a73e:	3001      	adds	r0, #1
 800a740:	d110      	bne.n	800a764 <_malloc_trim_r+0x7c>
 800a742:	2100      	movs	r1, #0
 800a744:	4630      	mov	r0, r6
 800a746:	f7ff ff0b 	bl	800a560 <_sbrk_r>
 800a74a:	68ba      	ldr	r2, [r7, #8]
 800a74c:	1a83      	subs	r3, r0, r2
 800a74e:	2b0f      	cmp	r3, #15
 800a750:	dde3      	ble.n	800a71a <_malloc_trim_r+0x32>
 800a752:	490d      	ldr	r1, [pc, #52]	; (800a788 <_malloc_trim_r+0xa0>)
 800a754:	6809      	ldr	r1, [r1, #0]
 800a756:	1a40      	subs	r0, r0, r1
 800a758:	490c      	ldr	r1, [pc, #48]	; (800a78c <_malloc_trim_r+0xa4>)
 800a75a:	f043 0301 	orr.w	r3, r3, #1
 800a75e:	6008      	str	r0, [r1, #0]
 800a760:	6053      	str	r3, [r2, #4]
 800a762:	e7da      	b.n	800a71a <_malloc_trim_r+0x32>
 800a764:	68bb      	ldr	r3, [r7, #8]
 800a766:	4a09      	ldr	r2, [pc, #36]	; (800a78c <_malloc_trim_r+0xa4>)
 800a768:	1b2d      	subs	r5, r5, r4
 800a76a:	f045 0501 	orr.w	r5, r5, #1
 800a76e:	605d      	str	r5, [r3, #4]
 800a770:	6813      	ldr	r3, [r2, #0]
 800a772:	4630      	mov	r0, r6
 800a774:	1b1c      	subs	r4, r3, r4
 800a776:	6014      	str	r4, [r2, #0]
 800a778:	f7ff fc1c 	bl	8009fb4 <__malloc_unlock>
 800a77c:	2001      	movs	r0, #1
 800a77e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a782:	bf00      	nop
 800a784:	20000398 	.word	0x20000398
 800a788:	200007a0 	.word	0x200007a0
 800a78c:	20000b48 	.word	0x20000b48
 800a790:	00000080 	.word	0x00000080

0800a794 <_free_r>:
 800a794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a798:	4604      	mov	r4, r0
 800a79a:	4688      	mov	r8, r1
 800a79c:	2900      	cmp	r1, #0
 800a79e:	f000 80ab 	beq.w	800a8f8 <_free_r+0x164>
 800a7a2:	f7ff fc01 	bl	8009fa8 <__malloc_lock>
 800a7a6:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800a7aa:	4d54      	ldr	r5, [pc, #336]	; (800a8fc <_free_r+0x168>)
 800a7ac:	f022 0001 	bic.w	r0, r2, #1
 800a7b0:	f1a8 0308 	sub.w	r3, r8, #8
 800a7b4:	181f      	adds	r7, r3, r0
 800a7b6:	68a9      	ldr	r1, [r5, #8]
 800a7b8:	687e      	ldr	r6, [r7, #4]
 800a7ba:	428f      	cmp	r7, r1
 800a7bc:	f026 0603 	bic.w	r6, r6, #3
 800a7c0:	f002 0201 	and.w	r2, r2, #1
 800a7c4:	d11b      	bne.n	800a7fe <_free_r+0x6a>
 800a7c6:	4430      	add	r0, r6
 800a7c8:	b93a      	cbnz	r2, 800a7da <_free_r+0x46>
 800a7ca:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800a7ce:	1a9b      	subs	r3, r3, r2
 800a7d0:	4410      	add	r0, r2
 800a7d2:	6899      	ldr	r1, [r3, #8]
 800a7d4:	68da      	ldr	r2, [r3, #12]
 800a7d6:	60ca      	str	r2, [r1, #12]
 800a7d8:	6091      	str	r1, [r2, #8]
 800a7da:	f040 0201 	orr.w	r2, r0, #1
 800a7de:	605a      	str	r2, [r3, #4]
 800a7e0:	60ab      	str	r3, [r5, #8]
 800a7e2:	4b47      	ldr	r3, [pc, #284]	; (800a900 <_free_r+0x16c>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	4298      	cmp	r0, r3
 800a7e8:	d304      	bcc.n	800a7f4 <_free_r+0x60>
 800a7ea:	4b46      	ldr	r3, [pc, #280]	; (800a904 <_free_r+0x170>)
 800a7ec:	4620      	mov	r0, r4
 800a7ee:	6819      	ldr	r1, [r3, #0]
 800a7f0:	f7ff ff7a 	bl	800a6e8 <_malloc_trim_r>
 800a7f4:	4620      	mov	r0, r4
 800a7f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a7fa:	f7ff bbdb 	b.w	8009fb4 <__malloc_unlock>
 800a7fe:	607e      	str	r6, [r7, #4]
 800a800:	2a00      	cmp	r2, #0
 800a802:	d139      	bne.n	800a878 <_free_r+0xe4>
 800a804:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800a808:	1a5b      	subs	r3, r3, r1
 800a80a:	4408      	add	r0, r1
 800a80c:	6899      	ldr	r1, [r3, #8]
 800a80e:	f105 0e08 	add.w	lr, r5, #8
 800a812:	4571      	cmp	r1, lr
 800a814:	d032      	beq.n	800a87c <_free_r+0xe8>
 800a816:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800a81a:	f8c1 e00c 	str.w	lr, [r1, #12]
 800a81e:	f8ce 1008 	str.w	r1, [lr, #8]
 800a822:	19b9      	adds	r1, r7, r6
 800a824:	6849      	ldr	r1, [r1, #4]
 800a826:	07c9      	lsls	r1, r1, #31
 800a828:	d40a      	bmi.n	800a840 <_free_r+0xac>
 800a82a:	4430      	add	r0, r6
 800a82c:	68b9      	ldr	r1, [r7, #8]
 800a82e:	bb3a      	cbnz	r2, 800a880 <_free_r+0xec>
 800a830:	4e35      	ldr	r6, [pc, #212]	; (800a908 <_free_r+0x174>)
 800a832:	42b1      	cmp	r1, r6
 800a834:	d124      	bne.n	800a880 <_free_r+0xec>
 800a836:	616b      	str	r3, [r5, #20]
 800a838:	612b      	str	r3, [r5, #16]
 800a83a:	2201      	movs	r2, #1
 800a83c:	60d9      	str	r1, [r3, #12]
 800a83e:	6099      	str	r1, [r3, #8]
 800a840:	f040 0101 	orr.w	r1, r0, #1
 800a844:	6059      	str	r1, [r3, #4]
 800a846:	5018      	str	r0, [r3, r0]
 800a848:	2a00      	cmp	r2, #0
 800a84a:	d1d3      	bne.n	800a7f4 <_free_r+0x60>
 800a84c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800a850:	d21a      	bcs.n	800a888 <_free_r+0xf4>
 800a852:	08c0      	lsrs	r0, r0, #3
 800a854:	1081      	asrs	r1, r0, #2
 800a856:	2201      	movs	r2, #1
 800a858:	408a      	lsls	r2, r1
 800a85a:	6869      	ldr	r1, [r5, #4]
 800a85c:	3001      	adds	r0, #1
 800a85e:	430a      	orrs	r2, r1
 800a860:	606a      	str	r2, [r5, #4]
 800a862:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800a866:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800a86a:	6099      	str	r1, [r3, #8]
 800a86c:	3a08      	subs	r2, #8
 800a86e:	60da      	str	r2, [r3, #12]
 800a870:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800a874:	60cb      	str	r3, [r1, #12]
 800a876:	e7bd      	b.n	800a7f4 <_free_r+0x60>
 800a878:	2200      	movs	r2, #0
 800a87a:	e7d2      	b.n	800a822 <_free_r+0x8e>
 800a87c:	2201      	movs	r2, #1
 800a87e:	e7d0      	b.n	800a822 <_free_r+0x8e>
 800a880:	68fe      	ldr	r6, [r7, #12]
 800a882:	60ce      	str	r6, [r1, #12]
 800a884:	60b1      	str	r1, [r6, #8]
 800a886:	e7db      	b.n	800a840 <_free_r+0xac>
 800a888:	0a42      	lsrs	r2, r0, #9
 800a88a:	2a04      	cmp	r2, #4
 800a88c:	d813      	bhi.n	800a8b6 <_free_r+0x122>
 800a88e:	0982      	lsrs	r2, r0, #6
 800a890:	3238      	adds	r2, #56	; 0x38
 800a892:	1c51      	adds	r1, r2, #1
 800a894:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800a898:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800a89c:	428e      	cmp	r6, r1
 800a89e:	d124      	bne.n	800a8ea <_free_r+0x156>
 800a8a0:	2001      	movs	r0, #1
 800a8a2:	1092      	asrs	r2, r2, #2
 800a8a4:	fa00 f202 	lsl.w	r2, r0, r2
 800a8a8:	6868      	ldr	r0, [r5, #4]
 800a8aa:	4302      	orrs	r2, r0
 800a8ac:	606a      	str	r2, [r5, #4]
 800a8ae:	60de      	str	r6, [r3, #12]
 800a8b0:	6099      	str	r1, [r3, #8]
 800a8b2:	60b3      	str	r3, [r6, #8]
 800a8b4:	e7de      	b.n	800a874 <_free_r+0xe0>
 800a8b6:	2a14      	cmp	r2, #20
 800a8b8:	d801      	bhi.n	800a8be <_free_r+0x12a>
 800a8ba:	325b      	adds	r2, #91	; 0x5b
 800a8bc:	e7e9      	b.n	800a892 <_free_r+0xfe>
 800a8be:	2a54      	cmp	r2, #84	; 0x54
 800a8c0:	d802      	bhi.n	800a8c8 <_free_r+0x134>
 800a8c2:	0b02      	lsrs	r2, r0, #12
 800a8c4:	326e      	adds	r2, #110	; 0x6e
 800a8c6:	e7e4      	b.n	800a892 <_free_r+0xfe>
 800a8c8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a8cc:	d802      	bhi.n	800a8d4 <_free_r+0x140>
 800a8ce:	0bc2      	lsrs	r2, r0, #15
 800a8d0:	3277      	adds	r2, #119	; 0x77
 800a8d2:	e7de      	b.n	800a892 <_free_r+0xfe>
 800a8d4:	f240 5154 	movw	r1, #1364	; 0x554
 800a8d8:	428a      	cmp	r2, r1
 800a8da:	bf9a      	itte	ls
 800a8dc:	0c82      	lsrls	r2, r0, #18
 800a8de:	327c      	addls	r2, #124	; 0x7c
 800a8e0:	227e      	movhi	r2, #126	; 0x7e
 800a8e2:	e7d6      	b.n	800a892 <_free_r+0xfe>
 800a8e4:	6889      	ldr	r1, [r1, #8]
 800a8e6:	428e      	cmp	r6, r1
 800a8e8:	d004      	beq.n	800a8f4 <_free_r+0x160>
 800a8ea:	684a      	ldr	r2, [r1, #4]
 800a8ec:	f022 0203 	bic.w	r2, r2, #3
 800a8f0:	4290      	cmp	r0, r2
 800a8f2:	d3f7      	bcc.n	800a8e4 <_free_r+0x150>
 800a8f4:	68ce      	ldr	r6, [r1, #12]
 800a8f6:	e7da      	b.n	800a8ae <_free_r+0x11a>
 800a8f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8fc:	20000398 	.word	0x20000398
 800a900:	200007a4 	.word	0x200007a4
 800a904:	20000b78 	.word	0x20000b78
 800a908:	200003a0 	.word	0x200003a0

0800a90c <__retarget_lock_acquire_recursive>:
 800a90c:	4770      	bx	lr

0800a90e <__retarget_lock_release_recursive>:
 800a90e:	4770      	bx	lr

0800a910 <memmove>:
 800a910:	4288      	cmp	r0, r1
 800a912:	b510      	push	{r4, lr}
 800a914:	eb01 0302 	add.w	r3, r1, r2
 800a918:	d803      	bhi.n	800a922 <memmove+0x12>
 800a91a:	1e42      	subs	r2, r0, #1
 800a91c:	4299      	cmp	r1, r3
 800a91e:	d10c      	bne.n	800a93a <memmove+0x2a>
 800a920:	bd10      	pop	{r4, pc}
 800a922:	4298      	cmp	r0, r3
 800a924:	d2f9      	bcs.n	800a91a <memmove+0xa>
 800a926:	1881      	adds	r1, r0, r2
 800a928:	1ad2      	subs	r2, r2, r3
 800a92a:	42d3      	cmn	r3, r2
 800a92c:	d100      	bne.n	800a930 <memmove+0x20>
 800a92e:	bd10      	pop	{r4, pc}
 800a930:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a934:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a938:	e7f7      	b.n	800a92a <memmove+0x1a>
 800a93a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a93e:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a942:	e7eb      	b.n	800a91c <memmove+0xc>

0800a944 <_realloc_r>:
 800a944:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a948:	4682      	mov	sl, r0
 800a94a:	460c      	mov	r4, r1
 800a94c:	b929      	cbnz	r1, 800a95a <_realloc_r+0x16>
 800a94e:	4611      	mov	r1, r2
 800a950:	b003      	add	sp, #12
 800a952:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a956:	f7ff b907 	b.w	8009b68 <_malloc_r>
 800a95a:	9201      	str	r2, [sp, #4]
 800a95c:	f7ff fb24 	bl	8009fa8 <__malloc_lock>
 800a960:	9a01      	ldr	r2, [sp, #4]
 800a962:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a966:	f102 080b 	add.w	r8, r2, #11
 800a96a:	f1b8 0f16 	cmp.w	r8, #22
 800a96e:	f1a4 0908 	sub.w	r9, r4, #8
 800a972:	f025 0603 	bic.w	r6, r5, #3
 800a976:	d90a      	bls.n	800a98e <_realloc_r+0x4a>
 800a978:	f038 0807 	bics.w	r8, r8, #7
 800a97c:	d509      	bpl.n	800a992 <_realloc_r+0x4e>
 800a97e:	230c      	movs	r3, #12
 800a980:	f8ca 3000 	str.w	r3, [sl]
 800a984:	2700      	movs	r7, #0
 800a986:	4638      	mov	r0, r7
 800a988:	b003      	add	sp, #12
 800a98a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a98e:	f04f 0810 	mov.w	r8, #16
 800a992:	4590      	cmp	r8, r2
 800a994:	d3f3      	bcc.n	800a97e <_realloc_r+0x3a>
 800a996:	45b0      	cmp	r8, r6
 800a998:	f340 8145 	ble.w	800ac26 <_realloc_r+0x2e2>
 800a99c:	4ba8      	ldr	r3, [pc, #672]	; (800ac40 <_realloc_r+0x2fc>)
 800a99e:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800a9a2:	eb09 0106 	add.w	r1, r9, r6
 800a9a6:	4571      	cmp	r1, lr
 800a9a8:	469b      	mov	fp, r3
 800a9aa:	684b      	ldr	r3, [r1, #4]
 800a9ac:	d005      	beq.n	800a9ba <_realloc_r+0x76>
 800a9ae:	f023 0001 	bic.w	r0, r3, #1
 800a9b2:	4408      	add	r0, r1
 800a9b4:	6840      	ldr	r0, [r0, #4]
 800a9b6:	07c7      	lsls	r7, r0, #31
 800a9b8:	d447      	bmi.n	800aa4a <_realloc_r+0x106>
 800a9ba:	f023 0303 	bic.w	r3, r3, #3
 800a9be:	4571      	cmp	r1, lr
 800a9c0:	eb06 0703 	add.w	r7, r6, r3
 800a9c4:	d119      	bne.n	800a9fa <_realloc_r+0xb6>
 800a9c6:	f108 0010 	add.w	r0, r8, #16
 800a9ca:	4287      	cmp	r7, r0
 800a9cc:	db3f      	blt.n	800aa4e <_realloc_r+0x10a>
 800a9ce:	eb09 0308 	add.w	r3, r9, r8
 800a9d2:	eba7 0708 	sub.w	r7, r7, r8
 800a9d6:	f047 0701 	orr.w	r7, r7, #1
 800a9da:	f8cb 3008 	str.w	r3, [fp, #8]
 800a9de:	605f      	str	r7, [r3, #4]
 800a9e0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a9e4:	f003 0301 	and.w	r3, r3, #1
 800a9e8:	ea43 0308 	orr.w	r3, r3, r8
 800a9ec:	f844 3c04 	str.w	r3, [r4, #-4]
 800a9f0:	4650      	mov	r0, sl
 800a9f2:	f7ff fadf 	bl	8009fb4 <__malloc_unlock>
 800a9f6:	4627      	mov	r7, r4
 800a9f8:	e7c5      	b.n	800a986 <_realloc_r+0x42>
 800a9fa:	45b8      	cmp	r8, r7
 800a9fc:	dc27      	bgt.n	800aa4e <_realloc_r+0x10a>
 800a9fe:	68cb      	ldr	r3, [r1, #12]
 800aa00:	688a      	ldr	r2, [r1, #8]
 800aa02:	60d3      	str	r3, [r2, #12]
 800aa04:	609a      	str	r2, [r3, #8]
 800aa06:	eba7 0008 	sub.w	r0, r7, r8
 800aa0a:	280f      	cmp	r0, #15
 800aa0c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800aa10:	eb09 0207 	add.w	r2, r9, r7
 800aa14:	f240 8109 	bls.w	800ac2a <_realloc_r+0x2e6>
 800aa18:	eb09 0108 	add.w	r1, r9, r8
 800aa1c:	f003 0301 	and.w	r3, r3, #1
 800aa20:	ea43 0308 	orr.w	r3, r3, r8
 800aa24:	f040 0001 	orr.w	r0, r0, #1
 800aa28:	f8c9 3004 	str.w	r3, [r9, #4]
 800aa2c:	6048      	str	r0, [r1, #4]
 800aa2e:	6853      	ldr	r3, [r2, #4]
 800aa30:	f043 0301 	orr.w	r3, r3, #1
 800aa34:	6053      	str	r3, [r2, #4]
 800aa36:	3108      	adds	r1, #8
 800aa38:	4650      	mov	r0, sl
 800aa3a:	f7ff feab 	bl	800a794 <_free_r>
 800aa3e:	4650      	mov	r0, sl
 800aa40:	f7ff fab8 	bl	8009fb4 <__malloc_unlock>
 800aa44:	f109 0708 	add.w	r7, r9, #8
 800aa48:	e79d      	b.n	800a986 <_realloc_r+0x42>
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	4619      	mov	r1, r3
 800aa4e:	07e8      	lsls	r0, r5, #31
 800aa50:	f100 8084 	bmi.w	800ab5c <_realloc_r+0x218>
 800aa54:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800aa58:	eba9 0505 	sub.w	r5, r9, r5
 800aa5c:	6868      	ldr	r0, [r5, #4]
 800aa5e:	f020 0003 	bic.w	r0, r0, #3
 800aa62:	4430      	add	r0, r6
 800aa64:	2900      	cmp	r1, #0
 800aa66:	d076      	beq.n	800ab56 <_realloc_r+0x212>
 800aa68:	4571      	cmp	r1, lr
 800aa6a:	d150      	bne.n	800ab0e <_realloc_r+0x1ca>
 800aa6c:	4403      	add	r3, r0
 800aa6e:	f108 0110 	add.w	r1, r8, #16
 800aa72:	428b      	cmp	r3, r1
 800aa74:	db6f      	blt.n	800ab56 <_realloc_r+0x212>
 800aa76:	462f      	mov	r7, r5
 800aa78:	68ea      	ldr	r2, [r5, #12]
 800aa7a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800aa7e:	60ca      	str	r2, [r1, #12]
 800aa80:	6091      	str	r1, [r2, #8]
 800aa82:	1f32      	subs	r2, r6, #4
 800aa84:	2a24      	cmp	r2, #36	; 0x24
 800aa86:	d83b      	bhi.n	800ab00 <_realloc_r+0x1bc>
 800aa88:	2a13      	cmp	r2, #19
 800aa8a:	d936      	bls.n	800aafa <_realloc_r+0x1b6>
 800aa8c:	6821      	ldr	r1, [r4, #0]
 800aa8e:	60a9      	str	r1, [r5, #8]
 800aa90:	6861      	ldr	r1, [r4, #4]
 800aa92:	60e9      	str	r1, [r5, #12]
 800aa94:	2a1b      	cmp	r2, #27
 800aa96:	d81c      	bhi.n	800aad2 <_realloc_r+0x18e>
 800aa98:	f105 0210 	add.w	r2, r5, #16
 800aa9c:	f104 0108 	add.w	r1, r4, #8
 800aaa0:	6808      	ldr	r0, [r1, #0]
 800aaa2:	6010      	str	r0, [r2, #0]
 800aaa4:	6848      	ldr	r0, [r1, #4]
 800aaa6:	6050      	str	r0, [r2, #4]
 800aaa8:	6889      	ldr	r1, [r1, #8]
 800aaaa:	6091      	str	r1, [r2, #8]
 800aaac:	eb05 0208 	add.w	r2, r5, r8
 800aab0:	eba3 0308 	sub.w	r3, r3, r8
 800aab4:	f043 0301 	orr.w	r3, r3, #1
 800aab8:	f8cb 2008 	str.w	r2, [fp, #8]
 800aabc:	6053      	str	r3, [r2, #4]
 800aabe:	686b      	ldr	r3, [r5, #4]
 800aac0:	f003 0301 	and.w	r3, r3, #1
 800aac4:	ea43 0308 	orr.w	r3, r3, r8
 800aac8:	606b      	str	r3, [r5, #4]
 800aaca:	4650      	mov	r0, sl
 800aacc:	f7ff fa72 	bl	8009fb4 <__malloc_unlock>
 800aad0:	e759      	b.n	800a986 <_realloc_r+0x42>
 800aad2:	68a1      	ldr	r1, [r4, #8]
 800aad4:	6129      	str	r1, [r5, #16]
 800aad6:	68e1      	ldr	r1, [r4, #12]
 800aad8:	6169      	str	r1, [r5, #20]
 800aada:	2a24      	cmp	r2, #36	; 0x24
 800aadc:	bf01      	itttt	eq
 800aade:	6922      	ldreq	r2, [r4, #16]
 800aae0:	61aa      	streq	r2, [r5, #24]
 800aae2:	6960      	ldreq	r0, [r4, #20]
 800aae4:	61e8      	streq	r0, [r5, #28]
 800aae6:	bf19      	ittee	ne
 800aae8:	f105 0218 	addne.w	r2, r5, #24
 800aaec:	f104 0110 	addne.w	r1, r4, #16
 800aaf0:	f105 0220 	addeq.w	r2, r5, #32
 800aaf4:	f104 0118 	addeq.w	r1, r4, #24
 800aaf8:	e7d2      	b.n	800aaa0 <_realloc_r+0x15c>
 800aafa:	463a      	mov	r2, r7
 800aafc:	4621      	mov	r1, r4
 800aafe:	e7cf      	b.n	800aaa0 <_realloc_r+0x15c>
 800ab00:	4621      	mov	r1, r4
 800ab02:	4638      	mov	r0, r7
 800ab04:	9301      	str	r3, [sp, #4]
 800ab06:	f7ff ff03 	bl	800a910 <memmove>
 800ab0a:	9b01      	ldr	r3, [sp, #4]
 800ab0c:	e7ce      	b.n	800aaac <_realloc_r+0x168>
 800ab0e:	18c7      	adds	r7, r0, r3
 800ab10:	45b8      	cmp	r8, r7
 800ab12:	dc20      	bgt.n	800ab56 <_realloc_r+0x212>
 800ab14:	68cb      	ldr	r3, [r1, #12]
 800ab16:	688a      	ldr	r2, [r1, #8]
 800ab18:	60d3      	str	r3, [r2, #12]
 800ab1a:	609a      	str	r2, [r3, #8]
 800ab1c:	4628      	mov	r0, r5
 800ab1e:	68eb      	ldr	r3, [r5, #12]
 800ab20:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800ab24:	60d3      	str	r3, [r2, #12]
 800ab26:	609a      	str	r2, [r3, #8]
 800ab28:	1f32      	subs	r2, r6, #4
 800ab2a:	2a24      	cmp	r2, #36	; 0x24
 800ab2c:	d842      	bhi.n	800abb4 <_realloc_r+0x270>
 800ab2e:	2a13      	cmp	r2, #19
 800ab30:	d93e      	bls.n	800abb0 <_realloc_r+0x26c>
 800ab32:	6823      	ldr	r3, [r4, #0]
 800ab34:	60ab      	str	r3, [r5, #8]
 800ab36:	6863      	ldr	r3, [r4, #4]
 800ab38:	60eb      	str	r3, [r5, #12]
 800ab3a:	2a1b      	cmp	r2, #27
 800ab3c:	d824      	bhi.n	800ab88 <_realloc_r+0x244>
 800ab3e:	f105 0010 	add.w	r0, r5, #16
 800ab42:	f104 0308 	add.w	r3, r4, #8
 800ab46:	681a      	ldr	r2, [r3, #0]
 800ab48:	6002      	str	r2, [r0, #0]
 800ab4a:	685a      	ldr	r2, [r3, #4]
 800ab4c:	6042      	str	r2, [r0, #4]
 800ab4e:	689b      	ldr	r3, [r3, #8]
 800ab50:	6083      	str	r3, [r0, #8]
 800ab52:	46a9      	mov	r9, r5
 800ab54:	e757      	b.n	800aa06 <_realloc_r+0xc2>
 800ab56:	4580      	cmp	r8, r0
 800ab58:	4607      	mov	r7, r0
 800ab5a:	dddf      	ble.n	800ab1c <_realloc_r+0x1d8>
 800ab5c:	4611      	mov	r1, r2
 800ab5e:	4650      	mov	r0, sl
 800ab60:	f7ff f802 	bl	8009b68 <_malloc_r>
 800ab64:	4607      	mov	r7, r0
 800ab66:	2800      	cmp	r0, #0
 800ab68:	d0af      	beq.n	800aaca <_realloc_r+0x186>
 800ab6a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ab6e:	f023 0301 	bic.w	r3, r3, #1
 800ab72:	f1a0 0208 	sub.w	r2, r0, #8
 800ab76:	444b      	add	r3, r9
 800ab78:	429a      	cmp	r2, r3
 800ab7a:	d11f      	bne.n	800abbc <_realloc_r+0x278>
 800ab7c:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800ab80:	f027 0703 	bic.w	r7, r7, #3
 800ab84:	4437      	add	r7, r6
 800ab86:	e73e      	b.n	800aa06 <_realloc_r+0xc2>
 800ab88:	68a3      	ldr	r3, [r4, #8]
 800ab8a:	612b      	str	r3, [r5, #16]
 800ab8c:	68e3      	ldr	r3, [r4, #12]
 800ab8e:	616b      	str	r3, [r5, #20]
 800ab90:	2a24      	cmp	r2, #36	; 0x24
 800ab92:	bf01      	itttt	eq
 800ab94:	6923      	ldreq	r3, [r4, #16]
 800ab96:	61ab      	streq	r3, [r5, #24]
 800ab98:	6962      	ldreq	r2, [r4, #20]
 800ab9a:	61ea      	streq	r2, [r5, #28]
 800ab9c:	bf19      	ittee	ne
 800ab9e:	f105 0018 	addne.w	r0, r5, #24
 800aba2:	f104 0310 	addne.w	r3, r4, #16
 800aba6:	f105 0020 	addeq.w	r0, r5, #32
 800abaa:	f104 0318 	addeq.w	r3, r4, #24
 800abae:	e7ca      	b.n	800ab46 <_realloc_r+0x202>
 800abb0:	4623      	mov	r3, r4
 800abb2:	e7c8      	b.n	800ab46 <_realloc_r+0x202>
 800abb4:	4621      	mov	r1, r4
 800abb6:	f7ff feab 	bl	800a910 <memmove>
 800abba:	e7ca      	b.n	800ab52 <_realloc_r+0x20e>
 800abbc:	1f32      	subs	r2, r6, #4
 800abbe:	2a24      	cmp	r2, #36	; 0x24
 800abc0:	d82d      	bhi.n	800ac1e <_realloc_r+0x2da>
 800abc2:	2a13      	cmp	r2, #19
 800abc4:	d928      	bls.n	800ac18 <_realloc_r+0x2d4>
 800abc6:	6823      	ldr	r3, [r4, #0]
 800abc8:	6003      	str	r3, [r0, #0]
 800abca:	6863      	ldr	r3, [r4, #4]
 800abcc:	6043      	str	r3, [r0, #4]
 800abce:	2a1b      	cmp	r2, #27
 800abd0:	d80e      	bhi.n	800abf0 <_realloc_r+0x2ac>
 800abd2:	f100 0308 	add.w	r3, r0, #8
 800abd6:	f104 0208 	add.w	r2, r4, #8
 800abda:	6811      	ldr	r1, [r2, #0]
 800abdc:	6019      	str	r1, [r3, #0]
 800abde:	6851      	ldr	r1, [r2, #4]
 800abe0:	6059      	str	r1, [r3, #4]
 800abe2:	6892      	ldr	r2, [r2, #8]
 800abe4:	609a      	str	r2, [r3, #8]
 800abe6:	4621      	mov	r1, r4
 800abe8:	4650      	mov	r0, sl
 800abea:	f7ff fdd3 	bl	800a794 <_free_r>
 800abee:	e76c      	b.n	800aaca <_realloc_r+0x186>
 800abf0:	68a3      	ldr	r3, [r4, #8]
 800abf2:	6083      	str	r3, [r0, #8]
 800abf4:	68e3      	ldr	r3, [r4, #12]
 800abf6:	60c3      	str	r3, [r0, #12]
 800abf8:	2a24      	cmp	r2, #36	; 0x24
 800abfa:	bf01      	itttt	eq
 800abfc:	6923      	ldreq	r3, [r4, #16]
 800abfe:	6103      	streq	r3, [r0, #16]
 800ac00:	6961      	ldreq	r1, [r4, #20]
 800ac02:	6141      	streq	r1, [r0, #20]
 800ac04:	bf19      	ittee	ne
 800ac06:	f100 0310 	addne.w	r3, r0, #16
 800ac0a:	f104 0210 	addne.w	r2, r4, #16
 800ac0e:	f100 0318 	addeq.w	r3, r0, #24
 800ac12:	f104 0218 	addeq.w	r2, r4, #24
 800ac16:	e7e0      	b.n	800abda <_realloc_r+0x296>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	4622      	mov	r2, r4
 800ac1c:	e7dd      	b.n	800abda <_realloc_r+0x296>
 800ac1e:	4621      	mov	r1, r4
 800ac20:	f7ff fe76 	bl	800a910 <memmove>
 800ac24:	e7df      	b.n	800abe6 <_realloc_r+0x2a2>
 800ac26:	4637      	mov	r7, r6
 800ac28:	e6ed      	b.n	800aa06 <_realloc_r+0xc2>
 800ac2a:	f003 0301 	and.w	r3, r3, #1
 800ac2e:	431f      	orrs	r7, r3
 800ac30:	f8c9 7004 	str.w	r7, [r9, #4]
 800ac34:	6853      	ldr	r3, [r2, #4]
 800ac36:	f043 0301 	orr.w	r3, r3, #1
 800ac3a:	6053      	str	r3, [r2, #4]
 800ac3c:	e6ff      	b.n	800aa3e <_realloc_r+0xfa>
 800ac3e:	bf00      	nop
 800ac40:	20000398 	.word	0x20000398
 800ac44:	00000000 	.word	0x00000000

0800ac48 <exp>:
 800ac48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac4a:	ed2d 8b02 	vpush	{d8}
 800ac4e:	4e38      	ldr	r6, [pc, #224]	; (800ad30 <exp+0xe8>)
 800ac50:	b08b      	sub	sp, #44	; 0x2c
 800ac52:	ec55 4b10 	vmov	r4, r5, d0
 800ac56:	f000 f873 	bl	800ad40 <__ieee754_exp>
 800ac5a:	f996 3000 	ldrsb.w	r3, [r6]
 800ac5e:	eeb0 8a40 	vmov.f32	s16, s0
 800ac62:	eef0 8a60 	vmov.f32	s17, s1
 800ac66:	3301      	adds	r3, #1
 800ac68:	d02c      	beq.n	800acc4 <exp+0x7c>
 800ac6a:	ec45 4b10 	vmov	d0, r4, r5
 800ac6e:	f000 f9d9 	bl	800b024 <finite>
 800ac72:	b338      	cbz	r0, 800acc4 <exp+0x7c>
 800ac74:	a32a      	add	r3, pc, #168	; (adr r3, 800ad20 <exp+0xd8>)
 800ac76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac7a:	4620      	mov	r0, r4
 800ac7c:	4629      	mov	r1, r5
 800ac7e:	f7f5 ff4f 	bl	8000b20 <__aeabi_dcmpgt>
 800ac82:	4607      	mov	r7, r0
 800ac84:	2800      	cmp	r0, #0
 800ac86:	d030      	beq.n	800acea <exp+0xa2>
 800ac88:	2303      	movs	r3, #3
 800ac8a:	9300      	str	r3, [sp, #0]
 800ac8c:	4b29      	ldr	r3, [pc, #164]	; (800ad34 <exp+0xec>)
 800ac8e:	9301      	str	r3, [sp, #4]
 800ac90:	2300      	movs	r3, #0
 800ac92:	9308      	str	r3, [sp, #32]
 800ac94:	f996 3000 	ldrsb.w	r3, [r6]
 800ac98:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800ac9c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800aca0:	b9c3      	cbnz	r3, 800acd4 <exp+0x8c>
 800aca2:	4b25      	ldr	r3, [pc, #148]	; (800ad38 <exp+0xf0>)
 800aca4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800aca8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800acac:	4668      	mov	r0, sp
 800acae:	f000 f9c1 	bl	800b034 <matherr>
 800acb2:	b1a8      	cbz	r0, 800ace0 <exp+0x98>
 800acb4:	9b08      	ldr	r3, [sp, #32]
 800acb6:	b11b      	cbz	r3, 800acc0 <exp+0x78>
 800acb8:	f7fc ffda 	bl	8007c70 <__errno>
 800acbc:	9b08      	ldr	r3, [sp, #32]
 800acbe:	6003      	str	r3, [r0, #0]
 800acc0:	ed9d 8b06 	vldr	d8, [sp, #24]
 800acc4:	eeb0 0a48 	vmov.f32	s0, s16
 800acc8:	eef0 0a68 	vmov.f32	s1, s17
 800accc:	b00b      	add	sp, #44	; 0x2c
 800acce:	ecbd 8b02 	vpop	{d8}
 800acd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acd4:	4919      	ldr	r1, [pc, #100]	; (800ad3c <exp+0xf4>)
 800acd6:	2000      	movs	r0, #0
 800acd8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800acdc:	2b02      	cmp	r3, #2
 800acde:	d1e5      	bne.n	800acac <exp+0x64>
 800ace0:	f7fc ffc6 	bl	8007c70 <__errno>
 800ace4:	2322      	movs	r3, #34	; 0x22
 800ace6:	6003      	str	r3, [r0, #0]
 800ace8:	e7e4      	b.n	800acb4 <exp+0x6c>
 800acea:	a30f      	add	r3, pc, #60	; (adr r3, 800ad28 <exp+0xe0>)
 800acec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf0:	4620      	mov	r0, r4
 800acf2:	4629      	mov	r1, r5
 800acf4:	f7f5 fef6 	bl	8000ae4 <__aeabi_dcmplt>
 800acf8:	2800      	cmp	r0, #0
 800acfa:	d0e3      	beq.n	800acc4 <exp+0x7c>
 800acfc:	2304      	movs	r3, #4
 800acfe:	9300      	str	r3, [sp, #0]
 800ad00:	4b0c      	ldr	r3, [pc, #48]	; (800ad34 <exp+0xec>)
 800ad02:	9301      	str	r3, [sp, #4]
 800ad04:	2200      	movs	r2, #0
 800ad06:	2300      	movs	r3, #0
 800ad08:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ad0c:	9708      	str	r7, [sp, #32]
 800ad0e:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800ad12:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800ad16:	f996 3000 	ldrsb.w	r3, [r6]
 800ad1a:	e7df      	b.n	800acdc <exp+0x94>
 800ad1c:	f3af 8000 	nop.w
 800ad20:	fefa39ef 	.word	0xfefa39ef
 800ad24:	40862e42 	.word	0x40862e42
 800ad28:	d52d3051 	.word	0xd52d3051
 800ad2c:	c0874910 	.word	0xc0874910
 800ad30:	200007a8 	.word	0x200007a8
 800ad34:	0800b9e5 	.word	0x0800b9e5
 800ad38:	47efffff 	.word	0x47efffff
 800ad3c:	7ff00000 	.word	0x7ff00000

0800ad40 <__ieee754_exp>:
 800ad40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad44:	ec55 4b10 	vmov	r4, r5, d0
 800ad48:	4aad      	ldr	r2, [pc, #692]	; (800b000 <__ieee754_exp+0x2c0>)
 800ad4a:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 800ad4e:	4297      	cmp	r7, r2
 800ad50:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800ad54:	f240 80af 	bls.w	800aeb6 <__ieee754_exp+0x176>
 800ad58:	4aaa      	ldr	r2, [pc, #680]	; (800b004 <__ieee754_exp+0x2c4>)
 800ad5a:	4297      	cmp	r7, r2
 800ad5c:	d915      	bls.n	800ad8a <__ieee754_exp+0x4a>
 800ad5e:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800ad62:	4323      	orrs	r3, r4
 800ad64:	d009      	beq.n	800ad7a <__ieee754_exp+0x3a>
 800ad66:	ee10 2a10 	vmov	r2, s0
 800ad6a:	462b      	mov	r3, r5
 800ad6c:	4620      	mov	r0, r4
 800ad6e:	4629      	mov	r1, r5
 800ad70:	f7f5 fa94 	bl	800029c <__adddf3>
 800ad74:	4604      	mov	r4, r0
 800ad76:	460d      	mov	r5, r1
 800ad78:	e002      	b.n	800ad80 <__ieee754_exp+0x40>
 800ad7a:	b10e      	cbz	r6, 800ad80 <__ieee754_exp+0x40>
 800ad7c:	2400      	movs	r4, #0
 800ad7e:	2500      	movs	r5, #0
 800ad80:	ec45 4b10 	vmov	d0, r4, r5
 800ad84:	b003      	add	sp, #12
 800ad86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad8a:	a387      	add	r3, pc, #540	; (adr r3, 800afa8 <__ieee754_exp+0x268>)
 800ad8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad90:	ee10 0a10 	vmov	r0, s0
 800ad94:	4629      	mov	r1, r5
 800ad96:	f7f5 fec3 	bl	8000b20 <__aeabi_dcmpgt>
 800ad9a:	b138      	cbz	r0, 800adac <__ieee754_exp+0x6c>
 800ad9c:	a384      	add	r3, pc, #528	; (adr r3, 800afb0 <__ieee754_exp+0x270>)
 800ad9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ada2:	4610      	mov	r0, r2
 800ada4:	4619      	mov	r1, r3
 800ada6:	f7f5 fc2b 	bl	8000600 <__aeabi_dmul>
 800adaa:	e7e3      	b.n	800ad74 <__ieee754_exp+0x34>
 800adac:	a382      	add	r3, pc, #520	; (adr r3, 800afb8 <__ieee754_exp+0x278>)
 800adae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adb2:	4620      	mov	r0, r4
 800adb4:	4629      	mov	r1, r5
 800adb6:	f7f5 fe95 	bl	8000ae4 <__aeabi_dcmplt>
 800adba:	2800      	cmp	r0, #0
 800adbc:	d1de      	bne.n	800ad7c <__ieee754_exp+0x3c>
 800adbe:	4b92      	ldr	r3, [pc, #584]	; (800b008 <__ieee754_exp+0x2c8>)
 800adc0:	429f      	cmp	r7, r3
 800adc2:	ea4f 07c6 	mov.w	r7, r6, lsl #3
 800adc6:	f200 808e 	bhi.w	800aee6 <__ieee754_exp+0x1a6>
 800adca:	4b90      	ldr	r3, [pc, #576]	; (800b00c <__ieee754_exp+0x2cc>)
 800adcc:	443b      	add	r3, r7
 800adce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800add2:	4620      	mov	r0, r4
 800add4:	4629      	mov	r1, r5
 800add6:	f7f5 fa5f 	bl	8000298 <__aeabi_dsub>
 800adda:	4b8d      	ldr	r3, [pc, #564]	; (800b010 <__ieee754_exp+0x2d0>)
 800addc:	441f      	add	r7, r3
 800adde:	ed97 7b00 	vldr	d7, [r7]
 800ade2:	ed8d 7b00 	vstr	d7, [sp]
 800ade6:	4682      	mov	sl, r0
 800ade8:	f1c6 0001 	rsb	r0, r6, #1
 800adec:	468b      	mov	fp, r1
 800adee:	1b86      	subs	r6, r0, r6
 800adf0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800adf4:	4650      	mov	r0, sl
 800adf6:	4659      	mov	r1, fp
 800adf8:	f7f5 fa4e 	bl	8000298 <__aeabi_dsub>
 800adfc:	4604      	mov	r4, r0
 800adfe:	460d      	mov	r5, r1
 800ae00:	4622      	mov	r2, r4
 800ae02:	462b      	mov	r3, r5
 800ae04:	4620      	mov	r0, r4
 800ae06:	4629      	mov	r1, r5
 800ae08:	f7f5 fbfa 	bl	8000600 <__aeabi_dmul>
 800ae0c:	a36c      	add	r3, pc, #432	; (adr r3, 800afc0 <__ieee754_exp+0x280>)
 800ae0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae12:	4680      	mov	r8, r0
 800ae14:	4689      	mov	r9, r1
 800ae16:	f7f5 fbf3 	bl	8000600 <__aeabi_dmul>
 800ae1a:	a36b      	add	r3, pc, #428	; (adr r3, 800afc8 <__ieee754_exp+0x288>)
 800ae1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae20:	f7f5 fa3a 	bl	8000298 <__aeabi_dsub>
 800ae24:	4642      	mov	r2, r8
 800ae26:	464b      	mov	r3, r9
 800ae28:	f7f5 fbea 	bl	8000600 <__aeabi_dmul>
 800ae2c:	a368      	add	r3, pc, #416	; (adr r3, 800afd0 <__ieee754_exp+0x290>)
 800ae2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae32:	f7f5 fa33 	bl	800029c <__adddf3>
 800ae36:	4642      	mov	r2, r8
 800ae38:	464b      	mov	r3, r9
 800ae3a:	f7f5 fbe1 	bl	8000600 <__aeabi_dmul>
 800ae3e:	a366      	add	r3, pc, #408	; (adr r3, 800afd8 <__ieee754_exp+0x298>)
 800ae40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae44:	f7f5 fa28 	bl	8000298 <__aeabi_dsub>
 800ae48:	4642      	mov	r2, r8
 800ae4a:	464b      	mov	r3, r9
 800ae4c:	f7f5 fbd8 	bl	8000600 <__aeabi_dmul>
 800ae50:	a363      	add	r3, pc, #396	; (adr r3, 800afe0 <__ieee754_exp+0x2a0>)
 800ae52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae56:	f7f5 fa21 	bl	800029c <__adddf3>
 800ae5a:	4642      	mov	r2, r8
 800ae5c:	464b      	mov	r3, r9
 800ae5e:	f7f5 fbcf 	bl	8000600 <__aeabi_dmul>
 800ae62:	4602      	mov	r2, r0
 800ae64:	460b      	mov	r3, r1
 800ae66:	4620      	mov	r0, r4
 800ae68:	4629      	mov	r1, r5
 800ae6a:	f7f5 fa15 	bl	8000298 <__aeabi_dsub>
 800ae6e:	4680      	mov	r8, r0
 800ae70:	4689      	mov	r9, r1
 800ae72:	4602      	mov	r2, r0
 800ae74:	460b      	mov	r3, r1
 800ae76:	4620      	mov	r0, r4
 800ae78:	4629      	mov	r1, r5
 800ae7a:	2e00      	cmp	r6, #0
 800ae7c:	d162      	bne.n	800af44 <__ieee754_exp+0x204>
 800ae7e:	f7f5 fbbf 	bl	8000600 <__aeabi_dmul>
 800ae82:	2200      	movs	r2, #0
 800ae84:	4606      	mov	r6, r0
 800ae86:	460f      	mov	r7, r1
 800ae88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ae8c:	4640      	mov	r0, r8
 800ae8e:	4649      	mov	r1, r9
 800ae90:	f7f5 fa02 	bl	8000298 <__aeabi_dsub>
 800ae94:	4602      	mov	r2, r0
 800ae96:	460b      	mov	r3, r1
 800ae98:	4630      	mov	r0, r6
 800ae9a:	4639      	mov	r1, r7
 800ae9c:	f7f5 fcda 	bl	8000854 <__aeabi_ddiv>
 800aea0:	4622      	mov	r2, r4
 800aea2:	462b      	mov	r3, r5
 800aea4:	f7f5 f9f8 	bl	8000298 <__aeabi_dsub>
 800aea8:	4602      	mov	r2, r0
 800aeaa:	460b      	mov	r3, r1
 800aeac:	2000      	movs	r0, #0
 800aeae:	4959      	ldr	r1, [pc, #356]	; (800b014 <__ieee754_exp+0x2d4>)
 800aeb0:	f7f5 f9f2 	bl	8000298 <__aeabi_dsub>
 800aeb4:	e75e      	b.n	800ad74 <__ieee754_exp+0x34>
 800aeb6:	4b58      	ldr	r3, [pc, #352]	; (800b018 <__ieee754_exp+0x2d8>)
 800aeb8:	429f      	cmp	r7, r3
 800aeba:	d880      	bhi.n	800adbe <__ieee754_exp+0x7e>
 800aebc:	4b57      	ldr	r3, [pc, #348]	; (800b01c <__ieee754_exp+0x2dc>)
 800aebe:	429f      	cmp	r7, r3
 800aec0:	d83c      	bhi.n	800af3c <__ieee754_exp+0x1fc>
 800aec2:	a33b      	add	r3, pc, #236	; (adr r3, 800afb0 <__ieee754_exp+0x270>)
 800aec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aec8:	ee10 0a10 	vmov	r0, s0
 800aecc:	4629      	mov	r1, r5
 800aece:	f7f5 f9e5 	bl	800029c <__adddf3>
 800aed2:	2200      	movs	r2, #0
 800aed4:	4b4f      	ldr	r3, [pc, #316]	; (800b014 <__ieee754_exp+0x2d4>)
 800aed6:	f7f5 fe23 	bl	8000b20 <__aeabi_dcmpgt>
 800aeda:	b388      	cbz	r0, 800af40 <__ieee754_exp+0x200>
 800aedc:	2200      	movs	r2, #0
 800aede:	4b4d      	ldr	r3, [pc, #308]	; (800b014 <__ieee754_exp+0x2d4>)
 800aee0:	4620      	mov	r0, r4
 800aee2:	4629      	mov	r1, r5
 800aee4:	e744      	b.n	800ad70 <__ieee754_exp+0x30>
 800aee6:	4e4e      	ldr	r6, [pc, #312]	; (800b020 <__ieee754_exp+0x2e0>)
 800aee8:	a33f      	add	r3, pc, #252	; (adr r3, 800afe8 <__ieee754_exp+0x2a8>)
 800aeea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeee:	443e      	add	r6, r7
 800aef0:	4620      	mov	r0, r4
 800aef2:	4629      	mov	r1, r5
 800aef4:	f7f5 fb84 	bl	8000600 <__aeabi_dmul>
 800aef8:	e9d6 2300 	ldrd	r2, r3, [r6]
 800aefc:	f7f5 f9ce 	bl	800029c <__adddf3>
 800af00:	f7f5 fe2e 	bl	8000b60 <__aeabi_d2iz>
 800af04:	4606      	mov	r6, r0
 800af06:	f7f5 fb15 	bl	8000534 <__aeabi_i2d>
 800af0a:	a339      	add	r3, pc, #228	; (adr r3, 800aff0 <__ieee754_exp+0x2b0>)
 800af0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af10:	4680      	mov	r8, r0
 800af12:	4689      	mov	r9, r1
 800af14:	f7f5 fb74 	bl	8000600 <__aeabi_dmul>
 800af18:	4602      	mov	r2, r0
 800af1a:	460b      	mov	r3, r1
 800af1c:	4620      	mov	r0, r4
 800af1e:	4629      	mov	r1, r5
 800af20:	f7f5 f9ba 	bl	8000298 <__aeabi_dsub>
 800af24:	a334      	add	r3, pc, #208	; (adr r3, 800aff8 <__ieee754_exp+0x2b8>)
 800af26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af2a:	4682      	mov	sl, r0
 800af2c:	468b      	mov	fp, r1
 800af2e:	4640      	mov	r0, r8
 800af30:	4649      	mov	r1, r9
 800af32:	f7f5 fb65 	bl	8000600 <__aeabi_dmul>
 800af36:	e9cd 0100 	strd	r0, r1, [sp]
 800af3a:	e759      	b.n	800adf0 <__ieee754_exp+0xb0>
 800af3c:	2600      	movs	r6, #0
 800af3e:	e75f      	b.n	800ae00 <__ieee754_exp+0xc0>
 800af40:	4606      	mov	r6, r0
 800af42:	e75d      	b.n	800ae00 <__ieee754_exp+0xc0>
 800af44:	f7f5 fb5c 	bl	8000600 <__aeabi_dmul>
 800af48:	4642      	mov	r2, r8
 800af4a:	4604      	mov	r4, r0
 800af4c:	460d      	mov	r5, r1
 800af4e:	464b      	mov	r3, r9
 800af50:	2000      	movs	r0, #0
 800af52:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800af56:	f7f5 f99f 	bl	8000298 <__aeabi_dsub>
 800af5a:	4602      	mov	r2, r0
 800af5c:	460b      	mov	r3, r1
 800af5e:	4620      	mov	r0, r4
 800af60:	4629      	mov	r1, r5
 800af62:	f7f5 fc77 	bl	8000854 <__aeabi_ddiv>
 800af66:	4602      	mov	r2, r0
 800af68:	460b      	mov	r3, r1
 800af6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800af6e:	f7f5 f993 	bl	8000298 <__aeabi_dsub>
 800af72:	4652      	mov	r2, sl
 800af74:	465b      	mov	r3, fp
 800af76:	f7f5 f98f 	bl	8000298 <__aeabi_dsub>
 800af7a:	460b      	mov	r3, r1
 800af7c:	4602      	mov	r2, r0
 800af7e:	4925      	ldr	r1, [pc, #148]	; (800b014 <__ieee754_exp+0x2d4>)
 800af80:	2000      	movs	r0, #0
 800af82:	f7f5 f989 	bl	8000298 <__aeabi_dsub>
 800af86:	f46f 737f 	mvn.w	r3, #1020	; 0x3fc
 800af8a:	429e      	cmp	r6, r3
 800af8c:	db02      	blt.n	800af94 <__ieee754_exp+0x254>
 800af8e:	eb01 5106 	add.w	r1, r1, r6, lsl #20
 800af92:	e6ef      	b.n	800ad74 <__ieee754_exp+0x34>
 800af94:	f506 767a 	add.w	r6, r6, #1000	; 0x3e8
 800af98:	eb01 5106 	add.w	r1, r1, r6, lsl #20
 800af9c:	2200      	movs	r2, #0
 800af9e:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800afa2:	e700      	b.n	800ada6 <__ieee754_exp+0x66>
 800afa4:	f3af 8000 	nop.w
 800afa8:	fefa39ef 	.word	0xfefa39ef
 800afac:	40862e42 	.word	0x40862e42
 800afb0:	8800759c 	.word	0x8800759c
 800afb4:	7e37e43c 	.word	0x7e37e43c
 800afb8:	d52d3051 	.word	0xd52d3051
 800afbc:	c0874910 	.word	0xc0874910
 800afc0:	72bea4d0 	.word	0x72bea4d0
 800afc4:	3e663769 	.word	0x3e663769
 800afc8:	c5d26bf1 	.word	0xc5d26bf1
 800afcc:	3ebbbd41 	.word	0x3ebbbd41
 800afd0:	af25de2c 	.word	0xaf25de2c
 800afd4:	3f11566a 	.word	0x3f11566a
 800afd8:	16bebd93 	.word	0x16bebd93
 800afdc:	3f66c16c 	.word	0x3f66c16c
 800afe0:	5555553e 	.word	0x5555553e
 800afe4:	3fc55555 	.word	0x3fc55555
 800afe8:	652b82fe 	.word	0x652b82fe
 800afec:	3ff71547 	.word	0x3ff71547
 800aff0:	fee00000 	.word	0xfee00000
 800aff4:	3fe62e42 	.word	0x3fe62e42
 800aff8:	35793c76 	.word	0x35793c76
 800affc:	3dea39ef 	.word	0x3dea39ef
 800b000:	40862e41 	.word	0x40862e41
 800b004:	7fefffff 	.word	0x7fefffff
 800b008:	3ff0a2b1 	.word	0x3ff0a2b1
 800b00c:	0800ba00 	.word	0x0800ba00
 800b010:	0800ba10 	.word	0x0800ba10
 800b014:	3ff00000 	.word	0x3ff00000
 800b018:	3fd62e42 	.word	0x3fd62e42
 800b01c:	3e2fffff 	.word	0x3e2fffff
 800b020:	0800b9f0 	.word	0x0800b9f0

0800b024 <finite>:
 800b024:	ee10 3a90 	vmov	r3, s1
 800b028:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800b02c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800b030:	0fc0      	lsrs	r0, r0, #31
 800b032:	4770      	bx	lr

0800b034 <matherr>:
 800b034:	2000      	movs	r0, #0
 800b036:	4770      	bx	lr

0800b038 <_init>:
 800b038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b03a:	bf00      	nop
 800b03c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b03e:	bc08      	pop	{r3}
 800b040:	469e      	mov	lr, r3
 800b042:	4770      	bx	lr

0800b044 <_fini>:
 800b044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b046:	bf00      	nop
 800b048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b04a:	bc08      	pop	{r3}
 800b04c:	469e      	mov	lr, r3
 800b04e:	4770      	bx	lr
