Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 22:30:02 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (60)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (60)
--------------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.001       -0.001                      1                 1066        0.085        0.000                      0                 1066        3.750        0.000                       0                   417  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.001       -0.001                      1                 1062        0.085        0.000                      0                 1062        3.750        0.000                       0                   417  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.602        0.000                      0                    4        0.801        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.001ns,  Total Violation       -0.001ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.001ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.686ns  (logic 2.307ns (23.819%)  route 7.379ns (76.181%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=111, routed)         1.200     6.861    sm/D_states_q_reg[4]_rep__0_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.985 f  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.510     7.496    sm/out_sig0_carry_i_59_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.620 r  sm/out_sig0_carry_i_38/O
                         net (fo=1, routed)           0.830     8.450    sm/out_sig0_carry_i_38_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.124     8.574 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.000     8.574    sm/out_sig0_carry_i_23_n_0
    SLICE_X50Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     8.788 r  sm/out_sig0_carry_i_10/O
                         net (fo=79, routed)          1.220    10.008    sm/M_sm_ra1[2]
    SLICE_X52Y93         LUT6 (Prop_lut6_I2_O)        0.297    10.305 f  sm/ram_reg_i_64/O
                         net (fo=2, routed)           1.082    11.386    sm/ram_reg_i_64_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124    11.510 r  sm/D_states_q[7]_i_57/O
                         net (fo=3, routed)           0.775    12.285    sm/D_states_q[7]_i_57_n_0
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.124    12.409 f  sm/D_states_q[7]_i_31/O
                         net (fo=3, routed)           0.619    13.028    sm/D_states_q[7]_i_31_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.116    13.144 r  sm/D_states_q[1]_i_9/O
                         net (fo=1, routed)           0.467    13.611    sm/D_states_q[1]_i_9_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I0_O)        0.328    13.939 r  sm/D_states_q[1]_i_3/O
                         net (fo=1, routed)           0.000    13.939    sm/D_states_q[1]_i_3_n_0
    SLICE_X54Y89         MUXF7 (Prop_muxf7_I1_O)      0.214    14.153 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=3, routed)           0.675    14.829    sm/D_states_d__0[1]
    SLICE_X53Y91         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.441    14.845    sm/clk_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)       -0.254    14.828    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -14.829    
  -------------------------------------------------------------------
                         slack                                 -0.001    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.370ns  (logic 2.719ns (29.019%)  route 6.651ns (70.981%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=111, routed)         1.200     6.861    sm/D_states_q_reg[4]_rep__0_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.985 f  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.510     7.496    sm/out_sig0_carry_i_59_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.620 r  sm/out_sig0_carry_i_38/O
                         net (fo=1, routed)           0.830     8.450    sm/out_sig0_carry_i_38_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.124     8.574 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.000     8.574    sm/out_sig0_carry_i_23_n_0
    SLICE_X50Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     8.788 r  sm/out_sig0_carry_i_10/O
                         net (fo=79, routed)          0.721     9.509    sm/M_sm_ra1[2]
    SLICE_X49Y90         LUT6 (Prop_lut6_I2_O)        0.297     9.806 r  sm/ram_reg_i_37/O
                         net (fo=21, routed)          0.781    10.587    sm/ram_reg_i_37_0[1]
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.124    10.711 r  sm/i__carry_i_11/O
                         net (fo=2, routed)           0.000    10.711    alum/ram_reg_i_85_0[1]
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.351 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.667    12.017    alum/data1[3]
    SLICE_X46Y92         LUT3 (Prop_lut3_I2_O)        0.306    12.323 f  alum/ram_reg_i_72/O
                         net (fo=1, routed)           0.544    12.867    sm/ram_reg_5
    SLICE_X46Y92         LUT6 (Prop_lut6_I5_O)        0.124    12.991 r  sm/ram_reg_i_35/O
                         net (fo=3, routed)           0.516    13.507    sm/ram_reg_i_72
    SLICE_X46Y92         LUT5 (Prop_lut5_I4_O)        0.124    13.631 r  sm/ram_reg_i_10__0/O
                         net (fo=1, routed)           0.882    14.513    brams/bram2/ram_reg_0[3]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.545    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.513    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.663ns  (logic 2.307ns (23.874%)  route 7.356ns (76.126%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=111, routed)         1.200     6.861    sm/D_states_q_reg[4]_rep__0_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.985 f  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.510     7.496    sm/out_sig0_carry_i_59_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.620 r  sm/out_sig0_carry_i_38/O
                         net (fo=1, routed)           0.830     8.450    sm/out_sig0_carry_i_38_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.124     8.574 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.000     8.574    sm/out_sig0_carry_i_23_n_0
    SLICE_X50Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     8.788 r  sm/out_sig0_carry_i_10/O
                         net (fo=79, routed)          1.220    10.008    sm/M_sm_ra1[2]
    SLICE_X52Y93         LUT6 (Prop_lut6_I2_O)        0.297    10.305 f  sm/ram_reg_i_64/O
                         net (fo=2, routed)           1.082    11.386    sm/ram_reg_i_64_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124    11.510 r  sm/D_states_q[7]_i_57/O
                         net (fo=3, routed)           0.775    12.285    sm/D_states_q[7]_i_57_n_0
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.124    12.409 f  sm/D_states_q[7]_i_31/O
                         net (fo=3, routed)           0.619    13.028    sm/D_states_q[7]_i_31_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.116    13.144 r  sm/D_states_q[1]_i_9/O
                         net (fo=1, routed)           0.467    13.611    sm/D_states_q[1]_i_9_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I0_O)        0.328    13.939 r  sm/D_states_q[1]_i_3/O
                         net (fo=1, routed)           0.000    13.939    sm/D_states_q[1]_i_3_n_0
    SLICE_X54Y89         MUXF7 (Prop_muxf7_I1_O)      0.214    14.153 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=3, routed)           0.653    14.806    sm/D_states_d__0[1]
    SLICE_X54Y89         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.440    14.844    sm/clk_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)       -0.218    14.849    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -14.806    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.576ns  (logic 2.307ns (24.091%)  route 7.269ns (75.909%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=111, routed)         1.200     6.861    sm/D_states_q_reg[4]_rep__0_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.985 f  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.510     7.496    sm/out_sig0_carry_i_59_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.620 r  sm/out_sig0_carry_i_38/O
                         net (fo=1, routed)           0.830     8.450    sm/out_sig0_carry_i_38_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.124     8.574 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.000     8.574    sm/out_sig0_carry_i_23_n_0
    SLICE_X50Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     8.788 r  sm/out_sig0_carry_i_10/O
                         net (fo=79, routed)          1.220    10.008    sm/M_sm_ra1[2]
    SLICE_X52Y93         LUT6 (Prop_lut6_I2_O)        0.297    10.305 f  sm/ram_reg_i_64/O
                         net (fo=2, routed)           1.082    11.386    sm/ram_reg_i_64_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124    11.510 r  sm/D_states_q[7]_i_57/O
                         net (fo=3, routed)           0.775    12.285    sm/D_states_q[7]_i_57_n_0
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.124    12.409 f  sm/D_states_q[7]_i_31/O
                         net (fo=3, routed)           0.619    13.028    sm/D_states_q[7]_i_31_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.116    13.144 r  sm/D_states_q[1]_i_9/O
                         net (fo=1, routed)           0.467    13.611    sm/D_states_q[1]_i_9_n_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I0_O)        0.328    13.939 r  sm/D_states_q[1]_i_3/O
                         net (fo=1, routed)           0.000    13.939    sm/D_states_q[1]_i_3_n_0
    SLICE_X54Y89         MUXF7 (Prop_muxf7_I1_O)      0.214    14.153 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=3, routed)           0.566    14.719    sm/D_states_d__0[1]
    SLICE_X54Y96         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.442    14.846    sm/clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y96         FDRE (Setup_fdre_C_D)       -0.204    14.865    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -14.719    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.254ns  (logic 2.904ns (31.381%)  route 6.350ns (68.619%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=123, routed)         1.082     6.743    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.124     6.867 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.573     7.440    sm/ram_reg_i_163_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.564 f  sm/ram_reg_i_152/O
                         net (fo=1, routed)           0.000     7.564    sm/ram_reg_i_152_n_0
    SLICE_X53Y91         MUXF7 (Prop_muxf7_I0_O)      0.212     7.776 f  sm/ram_reg_i_133/O
                         net (fo=49, routed)          0.607     8.383    sm/ram_reg_i_133_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I0_O)        0.299     8.682 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.872     9.554    L_reg/M_sm_ra1[0]
    SLICE_X49Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.678 f  L_reg/out_sig0_carry_i_13/O
                         net (fo=7, routed)           0.627    10.305    L_reg/D_registers_q_reg[7][2]_0
    SLICE_X48Y91         LUT3 (Prop_lut3_I2_O)        0.124    10.429 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=3, routed)           0.638    11.066    alum/DI[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.464 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.464    alum/out_sig0_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.578 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.578    alum/out_sig0_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.891 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.601    12.493    alum/data0[11]
    SLICE_X50Y94         LUT3 (Prop_lut3_I0_O)        0.306    12.799 f  alum/ram_reg_i_59/O
                         net (fo=1, routed)           0.165    12.963    sm/ram_reg_9
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.087 r  sm/ram_reg_i_19/O
                         net (fo=3, routed)           0.446    13.534    display/ram_reg_5
    SLICE_X50Y95         LUT5 (Prop_lut5_I2_O)        0.124    13.658 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.739    14.397    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.397    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 2.710ns (30.048%)  route 6.309ns (69.952%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=123, routed)         1.082     6.743    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.124     6.867 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.573     7.440    sm/ram_reg_i_163_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.564 f  sm/ram_reg_i_152/O
                         net (fo=1, routed)           0.000     7.564    sm/ram_reg_i_152_n_0
    SLICE_X53Y91         MUXF7 (Prop_muxf7_I0_O)      0.212     7.776 f  sm/ram_reg_i_133/O
                         net (fo=49, routed)          0.607     8.383    sm/ram_reg_i_133_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I0_O)        0.299     8.682 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.872     9.554    L_reg/M_sm_ra1[0]
    SLICE_X49Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.678 f  L_reg/out_sig0_carry_i_13/O
                         net (fo=7, routed)           0.627    10.305    L_reg/D_registers_q_reg[7][2]_0
    SLICE_X48Y91         LUT3 (Prop_lut3_I2_O)        0.124    10.429 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=3, routed)           0.638    11.066    alum/DI[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.464 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.464    alum/out_sig0_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.798 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.674    12.472    sm/ram_reg_0[2]
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.303    12.775 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.504    13.279    sm/out_sig0_carry__0_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I4_O)        0.150    13.429 r  sm/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.733    14.162    brams/bram2/ram_reg_0[5]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768    14.343    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                         -14.162    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.195ns  (logic 2.921ns (31.767%)  route 6.274ns (68.233%))
  Logic Levels:           13  (CARRY4=4 LUT3=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=123, routed)         1.082     6.743    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.124     6.867 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.573     7.440    sm/ram_reg_i_163_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.564 f  sm/ram_reg_i_152/O
                         net (fo=1, routed)           0.000     7.564    sm/ram_reg_i_152_n_0
    SLICE_X53Y91         MUXF7 (Prop_muxf7_I0_O)      0.212     7.776 f  sm/ram_reg_i_133/O
                         net (fo=49, routed)          0.607     8.383    sm/ram_reg_i_133_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I0_O)        0.299     8.682 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.872     9.554    L_reg/M_sm_ra1[0]
    SLICE_X49Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.678 f  L_reg/out_sig0_carry_i_13/O
                         net (fo=7, routed)           0.627    10.305    L_reg/D_registers_q_reg[7][2]_0
    SLICE_X48Y91         LUT3 (Prop_lut3_I2_O)        0.124    10.429 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=3, routed)           0.638    11.066    alum/DI[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.464 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.464    alum/out_sig0_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.578 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.578    alum/out_sig0_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.692 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.692    alum/out_sig0_carry__1_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.915 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.557    12.472    alum/p_1_in
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.299    12.771 f  alum/ram_reg_i_55/O
                         net (fo=1, routed)           0.302    13.073    sm/ram_reg_4
    SLICE_X48Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.197 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.441    13.638    sm/ram_reg_i_55
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.762 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.576    14.338    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.545    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 2.719ns (29.688%)  route 6.440ns (70.312%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=111, routed)         1.200     6.861    sm/D_states_q_reg[4]_rep__0_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.985 f  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.510     7.496    sm/out_sig0_carry_i_59_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I3_O)        0.124     7.620 r  sm/out_sig0_carry_i_38/O
                         net (fo=1, routed)           0.830     8.450    sm/out_sig0_carry_i_38_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.124     8.574 r  sm/out_sig0_carry_i_23/O
                         net (fo=1, routed)           0.000     8.574    sm/out_sig0_carry_i_23_n_0
    SLICE_X50Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     8.788 r  sm/out_sig0_carry_i_10/O
                         net (fo=79, routed)          0.721     9.509    sm/M_sm_ra1[2]
    SLICE_X49Y90         LUT6 (Prop_lut6_I2_O)        0.297     9.806 r  sm/ram_reg_i_37/O
                         net (fo=21, routed)          0.781    10.587    sm/ram_reg_i_37_0[1]
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.124    10.711 r  sm/i__carry_i_11/O
                         net (fo=2, routed)           0.000    10.711    alum/ram_reg_i_85_0[1]
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.351 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.667    12.017    alum/data1[3]
    SLICE_X46Y92         LUT3 (Prop_lut3_I2_O)        0.306    12.323 f  alum/ram_reg_i_72/O
                         net (fo=1, routed)           0.544    12.867    sm/ram_reg_5
    SLICE_X46Y92         LUT6 (Prop_lut6_I5_O)        0.124    12.991 r  sm/ram_reg_i_35/O
                         net (fo=3, routed)           0.311    13.302    display/ram_reg_3
    SLICE_X46Y92         LUT5 (Prop_lut5_I2_O)        0.124    13.426 r  display/ram_reg_i_10/O
                         net (fo=1, routed)           0.875    14.302    brams/bram1/ADDRARDADDR[3]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 2.790ns (30.576%)  route 6.335ns (69.424%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=123, routed)         1.082     6.743    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.124     6.867 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.573     7.440    sm/ram_reg_i_163_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.564 f  sm/ram_reg_i_152/O
                         net (fo=1, routed)           0.000     7.564    sm/ram_reg_i_152_n_0
    SLICE_X53Y91         MUXF7 (Prop_muxf7_I0_O)      0.212     7.776 f  sm/ram_reg_i_133/O
                         net (fo=49, routed)          0.607     8.383    sm/ram_reg_i_133_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I0_O)        0.299     8.682 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.658     9.339    L_reg/M_sm_ra1[0]
    SLICE_X48Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.463 f  L_reg/out_sig0_carry_i_12/O
                         net (fo=7, routed)           0.789    10.253    L_reg/D_registers_q_reg[3][2]_0
    SLICE_X48Y90         LUT3 (Prop_lut3_I0_O)        0.124    10.377 r  L_reg/i__carry_i_2__1/O
                         net (fo=1, routed)           0.524    10.901    alum/ram_reg_i_85[2]
    SLICE_X48Y92         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.299 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.299    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.612 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.667    12.279    alum/data1[7]
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.306    12.585 f  alum/ram_reg_i_67/O
                         net (fo=1, routed)           0.303    12.888    sm/ram_reg_17
    SLICE_X46Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.012 r  sm/ram_reg_i_27/O
                         net (fo=3, routed)           0.321    13.332    sm/ram_reg_i_67
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.124    13.456 r  sm/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.811    14.268    brams/bram2/ram_reg_0[7]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.545    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.119ns  (logic 2.904ns (31.846%)  route 6.215ns (68.154%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=123, routed)         1.082     6.743    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.124     6.867 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.573     7.440    sm/ram_reg_i_163_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.564 f  sm/ram_reg_i_152/O
                         net (fo=1, routed)           0.000     7.564    sm/ram_reg_i_152_n_0
    SLICE_X53Y91         MUXF7 (Prop_muxf7_I0_O)      0.212     7.776 f  sm/ram_reg_i_133/O
                         net (fo=49, routed)          0.607     8.383    sm/ram_reg_i_133_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I0_O)        0.299     8.682 r  sm/out_sig0_carry_i_20/O
                         net (fo=26, routed)          0.872     9.554    L_reg/M_sm_ra1[0]
    SLICE_X49Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.678 f  L_reg/out_sig0_carry_i_13/O
                         net (fo=7, routed)           0.627    10.305    L_reg/D_registers_q_reg[7][2]_0
    SLICE_X48Y91         LUT3 (Prop_lut3_I2_O)        0.124    10.429 r  L_reg/out_sig0_carry_i_2/O
                         net (fo=3, routed)           0.638    11.066    alum/DI[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.464 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.464    alum/out_sig0_carry_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.578 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.578    alum/out_sig0_carry__0_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.891 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.601    12.493    alum/data0[11]
    SLICE_X50Y94         LUT3 (Prop_lut3_I0_O)        0.306    12.799 f  alum/ram_reg_i_59/O
                         net (fo=1, routed)           0.165    12.963    sm/ram_reg_9
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.087 r  sm/ram_reg_i_19/O
                         net (fo=3, routed)           0.450    13.538    sm/ram_reg_i_59
    SLICE_X50Y95         LUT5 (Prop_lut5_I4_O)        0.124    13.662 r  sm/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.600    14.262    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.545    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.262    
  -------------------------------------------------------------------
                         slack                                  0.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.865%)  route 0.288ns (67.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.589     1.533    sr1/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.288     1.962    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.856     2.046    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.567    
    SLICE_X60Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.877    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.865%)  route 0.288ns (67.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.589     1.533    sr1/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.288     1.962    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.856     2.046    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.567    
    SLICE_X60Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.877    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.865%)  route 0.288ns (67.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.589     1.533    sr1/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.288     1.962    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.856     2.046    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.567    
    SLICE_X60Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.877    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.865%)  route 0.288ns (67.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.589     1.533    sr1/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.288     1.962    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.856     2.046    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y85         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.567    
    SLICE_X60Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.877    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.952%)  route 0.315ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.590     1.534    sr3/clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.989    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y89         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.860     2.049    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y89         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.550    
    SLICE_X60Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.952%)  route 0.315ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.590     1.534    sr3/clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.989    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y89         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.860     2.049    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y89         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.550    
    SLICE_X60Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.952%)  route 0.315ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.590     1.534    sr3/clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.989    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y89         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.860     2.049    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y89         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.550    
    SLICE_X60Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.952%)  route 0.315ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.590     1.534    sr3/clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.989    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y89         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.860     2.049    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y89         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.550    
    SLICE_X60Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.161%)  route 0.343ns (70.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.589     1.533    sr2/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.343     2.016    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.855     2.045    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.566    
    SLICE_X60Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.161%)  route 0.343ns (70.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.589     1.533    sr2/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.343     2.016    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.855     2.045    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.566    
    SLICE_X60Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.875    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y39   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y90   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y93   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y93   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y85   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y85   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y85   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y85   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y85   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y85   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y85   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y85   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y85   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y85   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y85   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y85   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y85   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y85   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y85   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y85   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.801ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.072ns (21.592%)  route 3.893ns (78.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=115, routed)         2.126     7.688    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X61Y86         LUT2 (Prop_lut2_I1_O)        0.327     8.015 f  sm/D_stage_q[3]_i_3/O
                         net (fo=1, routed)           1.239     9.254    sm/D_stage_q[3]_i_3_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I2_O)        0.326     9.580 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528    10.108    fifo_reset_cond/AS[0]
    SLICE_X57Y92         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.442    14.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y92         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X57Y92         FDPE (Recov_fdpe_C_PRE)     -0.359    14.710    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.072ns (21.592%)  route 3.893ns (78.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=115, routed)         2.126     7.688    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X61Y86         LUT2 (Prop_lut2_I1_O)        0.327     8.015 f  sm/D_stage_q[3]_i_3/O
                         net (fo=1, routed)           1.239     9.254    sm/D_stage_q[3]_i_3_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I2_O)        0.326     9.580 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528    10.108    fifo_reset_cond/AS[0]
    SLICE_X57Y92         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.442    14.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y92         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X57Y92         FDPE (Recov_fdpe_C_PRE)     -0.359    14.710    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.072ns (21.592%)  route 3.893ns (78.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=115, routed)         2.126     7.688    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X61Y86         LUT2 (Prop_lut2_I1_O)        0.327     8.015 f  sm/D_stage_q[3]_i_3/O
                         net (fo=1, routed)           1.239     9.254    sm/D_stage_q[3]_i_3_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I2_O)        0.326     9.580 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528    10.108    fifo_reset_cond/AS[0]
    SLICE_X57Y92         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.442    14.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y92         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X57Y92         FDPE (Recov_fdpe_C_PRE)     -0.359    14.710    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.072ns (21.592%)  route 3.893ns (78.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.419     5.562 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=115, routed)         2.126     7.688    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X61Y86         LUT2 (Prop_lut2_I1_O)        0.327     8.015 f  sm/D_stage_q[3]_i_3/O
                         net (fo=1, routed)           1.239     9.254    sm/D_stage_q[3]_i_3_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I2_O)        0.326     9.580 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.528    10.108    fifo_reset_cond/AS[0]
    SLICE_X57Y92         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.442    14.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y92         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X57Y92         FDPE (Recov_fdpe_C_PRE)     -0.359    14.710    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  4.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.077%)  route 0.556ns (74.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=87, routed)          0.383     2.032    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I5_O)        0.045     2.077 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.250    fifo_reset_cond/AS[0]
    SLICE_X57Y92         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y92         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X57Y92         FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.077%)  route 0.556ns (74.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=87, routed)          0.383     2.032    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I5_O)        0.045     2.077 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.250    fifo_reset_cond/AS[0]
    SLICE_X57Y92         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y92         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X57Y92         FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.077%)  route 0.556ns (74.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=87, routed)          0.383     2.032    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I5_O)        0.045     2.077 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.250    fifo_reset_cond/AS[0]
    SLICE_X57Y92         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y92         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X57Y92         FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.077%)  route 0.556ns (74.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=87, routed)          0.383     2.032    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I5_O)        0.045     2.077 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.173     2.250    fifo_reset_cond/AS[0]
    SLICE_X57Y92         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y92         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X57Y92         FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.801    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.213ns  (logic 11.408ns (32.398%)  route 23.804ns (67.602%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=1 LUT4=6 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X47Y94         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.151     7.746    L_reg/Q[9]
    SLICE_X51Y76         LUT3 (Prop_lut3_I2_O)        0.152     7.898 r  L_reg/L_57e33b5b_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.712     8.610    L_reg/L_57e33b5b_remainder0__0_carry_i_20__0_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I0_O)        0.326     8.936 f  L_reg/L_57e33b5b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.807     9.743    L_reg/L_57e33b5b_remainder0__0_carry_i_14__0_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152     9.895 r  L_reg/L_57e33b5b_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           1.044    10.938    L_reg/L_57e33b5b_remainder0__0_carry_i_11_n_0
    SLICE_X48Y75         LUT4 (Prop_lut4_I2_O)        0.354    11.292 r  L_reg/L_57e33b5b_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.865    12.157    L_reg/L_57e33b5b_remainder0__0_carry_i_9__0_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I2_O)        0.332    12.489 r  L_reg/L_57e33b5b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.489    timerseg_driver/decimal_renderer/i__carry_i_22__2_0[1]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.039 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    13.048    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.361 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.015    14.375    L_reg/L_57e33b5b_remainder0_1[7]
    SLICE_X51Y76         LUT5 (Prop_lut5_I2_O)        0.306    14.681 r  L_reg/i__carry__0_i_20/O
                         net (fo=6, routed)           1.039    15.720    L_reg/i__carry__0_i_20_n_0
    SLICE_X52Y74         LUT4 (Prop_lut4_I3_O)        0.152    15.872 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=6, routed)           1.250    17.122    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I0_O)        0.348    17.470 r  L_reg/i__carry_i_17__2/O
                         net (fo=4, routed)           0.713    18.184    L_reg/i__carry_i_17__2_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I2_O)        0.124    18.308 f  L_reg/i__carry_i_11__2/O
                         net (fo=4, routed)           0.810    19.118    L_reg/i__carry_i_11__2_n_0
    SLICE_X51Y73         LUT2 (Prop_lut2_I1_O)        0.152    19.270 f  L_reg/i__carry_i_13__1/O
                         net (fo=2, routed)           0.841    20.111    L_reg/i__carry_i_13__1_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.332    20.443 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=2, routed)           0.536    20.978    timerseg_driver/decimal_renderer/i__carry__0_i_9__2[0]
    SLICE_X50Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.528 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.537    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.852 f  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.289    23.142    L_reg/timerseg_OBUF[10]_inst_i_26[3]
    SLICE_X43Y74         LUT5 (Prop_lut5_I0_O)        0.307    23.449 f  L_reg/i__carry_i_33__0/O
                         net (fo=15, routed)          0.878    24.327    L_reg/L_57e33b5b_remainder0_inferred__0/i__carry__1
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    24.451 r  L_reg/i__carry_i_15__1/O
                         net (fo=6, routed)           0.692    25.142    L_reg/i__carry_i_15__1_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.266 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.963    26.230    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124    26.354 r  L_reg/i__carry_i_17__1/O
                         net (fo=3, routed)           0.833    27.187    L_reg/i__carry_i_17__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.124    27.311 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.568    27.879    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24[0]
    SLICE_X43Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.386 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.386    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.500    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.813 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.472    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.306    29.778 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.423    30.201    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.325 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.827    31.152    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I0_O)        0.124    31.276 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.806    32.082    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X45Y72         LUT6 (Prop_lut6_I2_O)        0.124    32.206 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.403    32.609    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124    32.733 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.261    33.994    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I3_O)        0.152    34.146 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.402    36.548    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.803    40.352 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.352    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.059ns  (logic 11.103ns (31.669%)  route 23.956ns (68.331%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=1 LUT4=6 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X47Y94         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.151     7.746    L_reg/Q[9]
    SLICE_X51Y76         LUT3 (Prop_lut3_I2_O)        0.152     7.898 r  L_reg/L_57e33b5b_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.712     8.610    L_reg/L_57e33b5b_remainder0__0_carry_i_20__0_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I0_O)        0.326     8.936 f  L_reg/L_57e33b5b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.807     9.743    L_reg/L_57e33b5b_remainder0__0_carry_i_14__0_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152     9.895 r  L_reg/L_57e33b5b_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           1.044    10.938    L_reg/L_57e33b5b_remainder0__0_carry_i_11_n_0
    SLICE_X48Y75         LUT4 (Prop_lut4_I2_O)        0.354    11.292 r  L_reg/L_57e33b5b_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.865    12.157    L_reg/L_57e33b5b_remainder0__0_carry_i_9__0_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I2_O)        0.332    12.489 r  L_reg/L_57e33b5b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.489    timerseg_driver/decimal_renderer/i__carry_i_22__2_0[1]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.039 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    13.048    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.361 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.015    14.375    L_reg/L_57e33b5b_remainder0_1[7]
    SLICE_X51Y76         LUT5 (Prop_lut5_I2_O)        0.306    14.681 r  L_reg/i__carry__0_i_20/O
                         net (fo=6, routed)           1.039    15.720    L_reg/i__carry__0_i_20_n_0
    SLICE_X52Y74         LUT4 (Prop_lut4_I3_O)        0.152    15.872 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=6, routed)           1.250    17.122    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I0_O)        0.348    17.470 r  L_reg/i__carry_i_17__2/O
                         net (fo=4, routed)           0.713    18.184    L_reg/i__carry_i_17__2_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I2_O)        0.124    18.308 f  L_reg/i__carry_i_11__2/O
                         net (fo=4, routed)           0.810    19.118    L_reg/i__carry_i_11__2_n_0
    SLICE_X51Y73         LUT2 (Prop_lut2_I1_O)        0.152    19.270 f  L_reg/i__carry_i_13__1/O
                         net (fo=2, routed)           0.841    20.111    L_reg/i__carry_i_13__1_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.332    20.443 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=2, routed)           0.536    20.978    timerseg_driver/decimal_renderer/i__carry__0_i_9__2[0]
    SLICE_X50Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.528 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.537    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.852 f  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.289    23.142    L_reg/timerseg_OBUF[10]_inst_i_26[3]
    SLICE_X43Y74         LUT5 (Prop_lut5_I0_O)        0.307    23.449 f  L_reg/i__carry_i_33__0/O
                         net (fo=15, routed)          0.878    24.327    L_reg/L_57e33b5b_remainder0_inferred__0/i__carry__1
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    24.451 r  L_reg/i__carry_i_15__1/O
                         net (fo=6, routed)           0.692    25.142    L_reg/i__carry_i_15__1_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.266 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.963    26.230    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124    26.354 r  L_reg/i__carry_i_17__1/O
                         net (fo=3, routed)           0.833    27.187    L_reg/i__carry_i_17__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.124    27.311 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.568    27.879    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24[0]
    SLICE_X43Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.386 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.386    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.500    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.813 f  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.472    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.306    29.778 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.423    30.201    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.325 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.827    31.152    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I0_O)        0.124    31.276 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.806    32.082    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X45Y72         LUT6 (Prop_lut6_I2_O)        0.124    32.206 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.403    32.609    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124    32.733 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.261    33.994    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.124    34.118 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.554    36.672    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    40.198 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.198    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.039ns  (logic 11.124ns (31.748%)  route 23.915ns (68.252%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=2 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X47Y94         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.151     7.746    L_reg/Q[9]
    SLICE_X51Y76         LUT3 (Prop_lut3_I2_O)        0.152     7.898 r  L_reg/L_57e33b5b_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.712     8.610    L_reg/L_57e33b5b_remainder0__0_carry_i_20__0_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I0_O)        0.326     8.936 f  L_reg/L_57e33b5b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.807     9.743    L_reg/L_57e33b5b_remainder0__0_carry_i_14__0_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152     9.895 r  L_reg/L_57e33b5b_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           1.044    10.938    L_reg/L_57e33b5b_remainder0__0_carry_i_11_n_0
    SLICE_X48Y75         LUT4 (Prop_lut4_I2_O)        0.354    11.292 r  L_reg/L_57e33b5b_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.865    12.157    L_reg/L_57e33b5b_remainder0__0_carry_i_9__0_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I2_O)        0.332    12.489 r  L_reg/L_57e33b5b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.489    timerseg_driver/decimal_renderer/i__carry_i_22__2_0[1]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.039 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    13.048    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.361 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.015    14.375    L_reg/L_57e33b5b_remainder0_1[7]
    SLICE_X51Y76         LUT5 (Prop_lut5_I2_O)        0.306    14.681 r  L_reg/i__carry__0_i_20/O
                         net (fo=6, routed)           1.039    15.720    L_reg/i__carry__0_i_20_n_0
    SLICE_X52Y74         LUT4 (Prop_lut4_I3_O)        0.152    15.872 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=6, routed)           1.250    17.122    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I0_O)        0.348    17.470 r  L_reg/i__carry_i_17__2/O
                         net (fo=4, routed)           0.713    18.184    L_reg/i__carry_i_17__2_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I2_O)        0.124    18.308 f  L_reg/i__carry_i_11__2/O
                         net (fo=4, routed)           0.810    19.118    L_reg/i__carry_i_11__2_n_0
    SLICE_X51Y73         LUT2 (Prop_lut2_I1_O)        0.152    19.270 f  L_reg/i__carry_i_13__1/O
                         net (fo=2, routed)           0.841    20.111    L_reg/i__carry_i_13__1_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.332    20.443 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=2, routed)           0.536    20.978    timerseg_driver/decimal_renderer/i__carry__0_i_9__2[0]
    SLICE_X50Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.528 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.537    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.852 f  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.289    23.142    L_reg/timerseg_OBUF[10]_inst_i_26[3]
    SLICE_X43Y74         LUT5 (Prop_lut5_I0_O)        0.307    23.449 f  L_reg/i__carry_i_33__0/O
                         net (fo=15, routed)          0.878    24.327    L_reg/L_57e33b5b_remainder0_inferred__0/i__carry__1
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    24.451 r  L_reg/i__carry_i_15__1/O
                         net (fo=6, routed)           0.692    25.142    L_reg/i__carry_i_15__1_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.266 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.963    26.230    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124    26.354 r  L_reg/i__carry_i_17__1/O
                         net (fo=3, routed)           0.833    27.187    L_reg/i__carry_i_17__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.124    27.311 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.568    27.879    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24[0]
    SLICE_X43Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.386 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.386    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.500    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.813 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.472    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.306    29.778 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.423    30.201    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.325 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.827    31.152    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I0_O)        0.124    31.276 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.806    32.082    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X45Y72         LUT6 (Prop_lut6_I2_O)        0.124    32.206 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.403    32.609    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124    32.733 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.059    33.792    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y72         LUT3 (Prop_lut3_I2_O)        0.124    33.916 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.715    36.631    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    40.178 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.178    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.005ns  (logic 11.233ns (32.089%)  route 23.772ns (67.911%))
  Logic Levels:           29  (CARRY4=7 LUT2=2 LUT3=1 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X47Y94         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.151     7.746    L_reg/Q[9]
    SLICE_X51Y76         LUT3 (Prop_lut3_I2_O)        0.152     7.898 r  L_reg/L_57e33b5b_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.712     8.610    L_reg/L_57e33b5b_remainder0__0_carry_i_20__0_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I0_O)        0.326     8.936 f  L_reg/L_57e33b5b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.807     9.743    L_reg/L_57e33b5b_remainder0__0_carry_i_14__0_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152     9.895 r  L_reg/L_57e33b5b_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           1.044    10.938    L_reg/L_57e33b5b_remainder0__0_carry_i_11_n_0
    SLICE_X48Y75         LUT4 (Prop_lut4_I2_O)        0.354    11.292 r  L_reg/L_57e33b5b_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.865    12.157    L_reg/L_57e33b5b_remainder0__0_carry_i_9__0_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I2_O)        0.332    12.489 r  L_reg/L_57e33b5b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.489    timerseg_driver/decimal_renderer/i__carry_i_22__2_0[1]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.039 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    13.048    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.361 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.015    14.375    L_reg/L_57e33b5b_remainder0_1[7]
    SLICE_X51Y76         LUT5 (Prop_lut5_I2_O)        0.306    14.681 r  L_reg/i__carry__0_i_20/O
                         net (fo=6, routed)           1.039    15.720    L_reg/i__carry__0_i_20_n_0
    SLICE_X52Y74         LUT4 (Prop_lut4_I3_O)        0.152    15.872 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=6, routed)           1.250    17.122    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I0_O)        0.348    17.470 r  L_reg/i__carry_i_17__2/O
                         net (fo=4, routed)           0.713    18.184    L_reg/i__carry_i_17__2_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I2_O)        0.124    18.308 f  L_reg/i__carry_i_11__2/O
                         net (fo=4, routed)           0.810    19.118    L_reg/i__carry_i_11__2_n_0
    SLICE_X51Y73         LUT2 (Prop_lut2_I1_O)        0.152    19.270 f  L_reg/i__carry_i_13__1/O
                         net (fo=2, routed)           0.841    20.111    L_reg/i__carry_i_13__1_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.332    20.443 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=2, routed)           0.536    20.978    timerseg_driver/decimal_renderer/i__carry__0_i_9__2[0]
    SLICE_X50Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.528 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.537    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.852 f  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.289    23.142    L_reg/timerseg_OBUF[10]_inst_i_26[3]
    SLICE_X43Y74         LUT5 (Prop_lut5_I0_O)        0.307    23.449 f  L_reg/i__carry_i_33__0/O
                         net (fo=15, routed)          0.878    24.327    L_reg/L_57e33b5b_remainder0_inferred__0/i__carry__1
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    24.451 r  L_reg/i__carry_i_15__1/O
                         net (fo=6, routed)           0.692    25.142    L_reg/i__carry_i_15__1_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.266 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.963    26.230    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124    26.354 r  L_reg/i__carry_i_17__1/O
                         net (fo=3, routed)           0.833    27.187    L_reg/i__carry_i_17__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.124    27.311 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.568    27.879    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24[0]
    SLICE_X43Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.386 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.386    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.500    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.813 f  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.472    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.306    29.778 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.423    30.201    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.325 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           1.158    31.483    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124    31.607 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           1.182    32.789    timerseg_driver/decimal_renderer/D_registers_q_reg[6][3]
    SLICE_X48Y72         LUT4 (Prop_lut4_I1_O)        0.124    32.913 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.688    33.600    L_reg/timerseg[1]
    SLICE_X50Y72         LUT4 (Prop_lut4_I2_O)        0.153    33.753 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.640    36.393    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.751    40.144 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.144    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.900ns  (logic 11.330ns (32.464%)  route 23.570ns (67.536%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=1 LUT4=6 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X47Y94         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.151     7.746    L_reg/Q[9]
    SLICE_X51Y76         LUT3 (Prop_lut3_I2_O)        0.152     7.898 r  L_reg/L_57e33b5b_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.712     8.610    L_reg/L_57e33b5b_remainder0__0_carry_i_20__0_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I0_O)        0.326     8.936 f  L_reg/L_57e33b5b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.807     9.743    L_reg/L_57e33b5b_remainder0__0_carry_i_14__0_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152     9.895 r  L_reg/L_57e33b5b_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           1.044    10.938    L_reg/L_57e33b5b_remainder0__0_carry_i_11_n_0
    SLICE_X48Y75         LUT4 (Prop_lut4_I2_O)        0.354    11.292 r  L_reg/L_57e33b5b_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.865    12.157    L_reg/L_57e33b5b_remainder0__0_carry_i_9__0_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I2_O)        0.332    12.489 r  L_reg/L_57e33b5b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.489    timerseg_driver/decimal_renderer/i__carry_i_22__2_0[1]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.039 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    13.048    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.361 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.015    14.375    L_reg/L_57e33b5b_remainder0_1[7]
    SLICE_X51Y76         LUT5 (Prop_lut5_I2_O)        0.306    14.681 r  L_reg/i__carry__0_i_20/O
                         net (fo=6, routed)           1.039    15.720    L_reg/i__carry__0_i_20_n_0
    SLICE_X52Y74         LUT4 (Prop_lut4_I3_O)        0.152    15.872 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=6, routed)           1.250    17.122    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I0_O)        0.348    17.470 r  L_reg/i__carry_i_17__2/O
                         net (fo=4, routed)           0.713    18.184    L_reg/i__carry_i_17__2_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I2_O)        0.124    18.308 f  L_reg/i__carry_i_11__2/O
                         net (fo=4, routed)           0.810    19.118    L_reg/i__carry_i_11__2_n_0
    SLICE_X51Y73         LUT2 (Prop_lut2_I1_O)        0.152    19.270 f  L_reg/i__carry_i_13__1/O
                         net (fo=2, routed)           0.841    20.111    L_reg/i__carry_i_13__1_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.332    20.443 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=2, routed)           0.536    20.978    timerseg_driver/decimal_renderer/i__carry__0_i_9__2[0]
    SLICE_X50Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.528 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.537    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.852 f  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.289    23.142    L_reg/timerseg_OBUF[10]_inst_i_26[3]
    SLICE_X43Y74         LUT5 (Prop_lut5_I0_O)        0.307    23.449 f  L_reg/i__carry_i_33__0/O
                         net (fo=15, routed)          0.878    24.327    L_reg/L_57e33b5b_remainder0_inferred__0/i__carry__1
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    24.451 r  L_reg/i__carry_i_15__1/O
                         net (fo=6, routed)           0.692    25.142    L_reg/i__carry_i_15__1_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.266 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.963    26.230    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124    26.354 r  L_reg/i__carry_i_17__1/O
                         net (fo=3, routed)           0.833    27.187    L_reg/i__carry_i_17__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.124    27.311 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.568    27.879    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24[0]
    SLICE_X43Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.386 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.386    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.500    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.813 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.472    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.306    29.778 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.423    30.201    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.325 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.827    31.152    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I0_O)        0.124    31.276 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.806    32.082    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X45Y72         LUT6 (Prop_lut6_I2_O)        0.124    32.206 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.403    32.609    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124    32.733 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.271    34.004    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I0_O)        0.150    34.154 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.158    36.312    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.727    40.039 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.039    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.740ns  (logic 11.151ns (32.098%)  route 23.590ns (67.902%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=1 LUT4=6 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X47Y94         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.151     7.746    L_reg/Q[9]
    SLICE_X51Y76         LUT3 (Prop_lut3_I2_O)        0.152     7.898 r  L_reg/L_57e33b5b_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.712     8.610    L_reg/L_57e33b5b_remainder0__0_carry_i_20__0_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I0_O)        0.326     8.936 f  L_reg/L_57e33b5b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.807     9.743    L_reg/L_57e33b5b_remainder0__0_carry_i_14__0_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152     9.895 r  L_reg/L_57e33b5b_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           1.044    10.938    L_reg/L_57e33b5b_remainder0__0_carry_i_11_n_0
    SLICE_X48Y75         LUT4 (Prop_lut4_I2_O)        0.354    11.292 r  L_reg/L_57e33b5b_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.865    12.157    L_reg/L_57e33b5b_remainder0__0_carry_i_9__0_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I2_O)        0.332    12.489 r  L_reg/L_57e33b5b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.489    timerseg_driver/decimal_renderer/i__carry_i_22__2_0[1]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.039 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    13.048    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.361 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.015    14.375    L_reg/L_57e33b5b_remainder0_1[7]
    SLICE_X51Y76         LUT5 (Prop_lut5_I2_O)        0.306    14.681 r  L_reg/i__carry__0_i_20/O
                         net (fo=6, routed)           1.039    15.720    L_reg/i__carry__0_i_20_n_0
    SLICE_X52Y74         LUT4 (Prop_lut4_I3_O)        0.152    15.872 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=6, routed)           1.250    17.122    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I0_O)        0.348    17.470 r  L_reg/i__carry_i_17__2/O
                         net (fo=4, routed)           0.713    18.184    L_reg/i__carry_i_17__2_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I2_O)        0.124    18.308 f  L_reg/i__carry_i_11__2/O
                         net (fo=4, routed)           0.810    19.118    L_reg/i__carry_i_11__2_n_0
    SLICE_X51Y73         LUT2 (Prop_lut2_I1_O)        0.152    19.270 f  L_reg/i__carry_i_13__1/O
                         net (fo=2, routed)           0.841    20.111    L_reg/i__carry_i_13__1_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.332    20.443 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=2, routed)           0.536    20.978    timerseg_driver/decimal_renderer/i__carry__0_i_9__2[0]
    SLICE_X50Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.528 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.537    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.852 f  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.289    23.142    L_reg/timerseg_OBUF[10]_inst_i_26[3]
    SLICE_X43Y74         LUT5 (Prop_lut5_I0_O)        0.307    23.449 f  L_reg/i__carry_i_33__0/O
                         net (fo=15, routed)          0.878    24.327    L_reg/L_57e33b5b_remainder0_inferred__0/i__carry__1
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    24.451 r  L_reg/i__carry_i_15__1/O
                         net (fo=6, routed)           0.692    25.142    L_reg/i__carry_i_15__1_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.266 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.963    26.230    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124    26.354 r  L_reg/i__carry_i_17__1/O
                         net (fo=3, routed)           0.833    27.187    L_reg/i__carry_i_17__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.124    27.311 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.568    27.879    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24[0]
    SLICE_X43Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.386 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.386    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.500    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.813 f  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.472    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.306    29.778 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.423    30.201    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.325 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.827    31.152    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I0_O)        0.124    31.276 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.806    32.082    L_reg/timerseg_OBUF[10]_inst_i_3_2
    SLICE_X45Y72         LUT6 (Prop_lut6_I2_O)        0.124    32.206 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.403    32.609    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.124    32.733 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.271    34.004    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.124    34.128 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.178    36.306    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    39.879 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.879    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.418ns  (logic 10.970ns (31.872%)  route 23.448ns (68.128%))
  Logic Levels:           29  (CARRY4=7 LUT2=2 LUT3=1 LUT4=7 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X47Y94         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.151     7.746    L_reg/Q[9]
    SLICE_X51Y76         LUT3 (Prop_lut3_I2_O)        0.152     7.898 r  L_reg/L_57e33b5b_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.712     8.610    L_reg/L_57e33b5b_remainder0__0_carry_i_20__0_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I0_O)        0.326     8.936 f  L_reg/L_57e33b5b_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.807     9.743    L_reg/L_57e33b5b_remainder0__0_carry_i_14__0_n_0
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.152     9.895 r  L_reg/L_57e33b5b_remainder0__0_carry_i_11/O
                         net (fo=6, routed)           1.044    10.938    L_reg/L_57e33b5b_remainder0__0_carry_i_11_n_0
    SLICE_X48Y75         LUT4 (Prop_lut4_I2_O)        0.354    11.292 r  L_reg/L_57e33b5b_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.865    12.157    L_reg/L_57e33b5b_remainder0__0_carry_i_9__0_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I2_O)        0.332    12.489 r  L_reg/L_57e33b5b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.489    timerseg_driver/decimal_renderer/i__carry_i_22__2_0[1]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.039 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    13.048    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.361 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.015    14.375    L_reg/L_57e33b5b_remainder0_1[7]
    SLICE_X51Y76         LUT5 (Prop_lut5_I2_O)        0.306    14.681 r  L_reg/i__carry__0_i_20/O
                         net (fo=6, routed)           1.039    15.720    L_reg/i__carry__0_i_20_n_0
    SLICE_X52Y74         LUT4 (Prop_lut4_I3_O)        0.152    15.872 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=6, routed)           1.250    17.122    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I0_O)        0.348    17.470 r  L_reg/i__carry_i_17__2/O
                         net (fo=4, routed)           0.713    18.184    L_reg/i__carry_i_17__2_n_0
    SLICE_X52Y73         LUT5 (Prop_lut5_I2_O)        0.124    18.308 f  L_reg/i__carry_i_11__2/O
                         net (fo=4, routed)           0.810    19.118    L_reg/i__carry_i_11__2_n_0
    SLICE_X51Y73         LUT2 (Prop_lut2_I1_O)        0.152    19.270 f  L_reg/i__carry_i_13__1/O
                         net (fo=2, routed)           0.841    20.111    L_reg/i__carry_i_13__1_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I3_O)        0.332    20.443 r  L_reg/i__carry__0_i_4__3/O
                         net (fo=2, routed)           0.536    20.978    timerseg_driver/decimal_renderer/i__carry__0_i_9__2[0]
    SLICE_X50Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.528 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    21.537    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.852 f  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.289    23.142    L_reg/timerseg_OBUF[10]_inst_i_26[3]
    SLICE_X43Y74         LUT5 (Prop_lut5_I0_O)        0.307    23.449 f  L_reg/i__carry_i_33__0/O
                         net (fo=15, routed)          0.878    24.327    L_reg/L_57e33b5b_remainder0_inferred__0/i__carry__1
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.124    24.451 r  L_reg/i__carry_i_15__1/O
                         net (fo=6, routed)           0.692    25.142    L_reg/i__carry_i_15__1_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I2_O)        0.124    25.266 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.963    26.230    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.124    26.354 r  L_reg/i__carry_i_17__1/O
                         net (fo=3, routed)           0.833    27.187    L_reg/i__carry_i_17__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I4_O)        0.124    27.311 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.568    27.879    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24[0]
    SLICE_X43Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.386 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.386    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.500 r  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.500    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.813 f  timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    29.472    timerseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y72         LUT4 (Prop_lut4_I0_O)        0.306    29.778 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.423    30.201    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.325 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           1.158    31.483    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_23_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.124    31.607 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           1.182    32.789    timerseg_driver/decimal_renderer/D_registers_q_reg[6][3]
    SLICE_X48Y72         LUT4 (Prop_lut4_I1_O)        0.124    32.913 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.688    33.600    L_reg/timerseg[1]
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.124    33.724 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.316    36.040    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    39.557 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.557    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.006ns  (logic 11.215ns (32.980%)  route 22.791ns (67.020%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=3 LUT4=3 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  L_reg/D_registers_q_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[4][10]/Q
                         net (fo=16, routed)          1.754     7.349    L_reg/D_registers_q_reg[4][11]_0[10]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.116     7.465 r  L_reg/L_57e33b5b_remainder0__0_carry_i_22/O
                         net (fo=1, routed)           0.709     8.174    L_reg/L_57e33b5b_remainder0__0_carry_i_22_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.328     8.502 f  L_reg/L_57e33b5b_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           0.815     9.317    L_reg/L_57e33b5b_remainder0__0_carry_i_15_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.152     9.469 r  L_reg/L_57e33b5b_remainder0__0_carry_i_12/O
                         net (fo=6, routed)           0.449     9.919    L_reg/L_57e33b5b_remainder0__0_carry_i_12_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.326    10.245 r  L_reg/L_57e33b5b_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.064    11.308    L_reg/L_57e33b5b_remainder0__0_carry_i_10_n_0
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.124    11.432 r  L_reg/L_57e33b5b_remainder0__0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.432    bseg_driver/decimal_renderer/i__carry_i_24__0[0]
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.945 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.945    bseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.268 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry__0/O[1]
                         net (fo=7, routed)           0.985    13.253    L_reg/L_57e33b5b_remainder0[5]
    SLICE_X40Y80         LUT3 (Prop_lut3_I2_O)        0.334    13.587 r  L_reg/i__carry_i_28/O
                         net (fo=5, routed)           1.155    14.742    L_reg/i__carry_i_28_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I2_O)        0.326    15.068 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.622    15.689    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X37Y79         LUT5 (Prop_lut5_I3_O)        0.124    15.813 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.967    16.781    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.152    16.933 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           0.575    17.508    L_reg/i__carry_i_15__0_n_0
    SLICE_X37Y78         LUT6 (Prop_lut6_I4_O)        0.348    17.856 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.799    18.655    L_reg/D_registers_q_reg[4][4]_0[0]
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.124    18.779 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    18.779    bseg_driver/decimal_renderer/i__carry_i_12_0[1]
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.329 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.329    bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.551 f  bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.825    20.376    L_reg/L_57e33b5b_remainder0_inferred__1/i__carry__1[0]
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.299    20.675 f  L_reg/i__carry__0_i_12/O
                         net (fo=10, routed)          1.268    21.943    L_reg/i__carry__0_i_12_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.124    22.067 r  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.834    22.900    L_reg/i__carry_i_20_n_0
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.152    23.052 f  L_reg/i__carry_i_9__0/O
                         net (fo=4, routed)           0.837    23.890    L_reg/i__carry_i_9__0_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I1_O)        0.326    24.216 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           0.803    25.019    L_reg/i__carry_i_14_n_0
    SLICE_X38Y75         LUT4 (Prop_lut4_I0_O)        0.124    25.143 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.143    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.676 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.676    bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.793 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.793    bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.108 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    26.730    bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y77         LUT4 (Prop_lut4_I0_O)        0.307    27.037 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.473    27.510    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.124    27.634 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.593    28.227    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.351 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.808    29.160    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124    29.284 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.832    30.116    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I1_O)        0.124    30.240 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.113    31.353    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I1_O)        0.152    31.505 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.889    35.393    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.752    39.145 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.145    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.447ns  (logic 11.201ns (33.490%)  route 22.245ns (66.510%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=3 LUT4=3 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  L_reg/D_registers_q_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[4][10]/Q
                         net (fo=16, routed)          1.754     7.349    L_reg/D_registers_q_reg[4][11]_0[10]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.116     7.465 r  L_reg/L_57e33b5b_remainder0__0_carry_i_22/O
                         net (fo=1, routed)           0.709     8.174    L_reg/L_57e33b5b_remainder0__0_carry_i_22_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.328     8.502 f  L_reg/L_57e33b5b_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           0.815     9.317    L_reg/L_57e33b5b_remainder0__0_carry_i_15_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.152     9.469 r  L_reg/L_57e33b5b_remainder0__0_carry_i_12/O
                         net (fo=6, routed)           0.449     9.919    L_reg/L_57e33b5b_remainder0__0_carry_i_12_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.326    10.245 r  L_reg/L_57e33b5b_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.064    11.308    L_reg/L_57e33b5b_remainder0__0_carry_i_10_n_0
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.124    11.432 r  L_reg/L_57e33b5b_remainder0__0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.432    bseg_driver/decimal_renderer/i__carry_i_24__0[0]
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.945 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.945    bseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.268 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry__0/O[1]
                         net (fo=7, routed)           0.985    13.253    L_reg/L_57e33b5b_remainder0[5]
    SLICE_X40Y80         LUT3 (Prop_lut3_I2_O)        0.334    13.587 r  L_reg/i__carry_i_28/O
                         net (fo=5, routed)           1.155    14.742    L_reg/i__carry_i_28_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I2_O)        0.326    15.068 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.622    15.689    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X37Y79         LUT5 (Prop_lut5_I3_O)        0.124    15.813 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.967    16.781    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.152    16.933 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           0.575    17.508    L_reg/i__carry_i_15__0_n_0
    SLICE_X37Y78         LUT6 (Prop_lut6_I4_O)        0.348    17.856 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.799    18.655    L_reg/D_registers_q_reg[4][4]_0[0]
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.124    18.779 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    18.779    bseg_driver/decimal_renderer/i__carry_i_12_0[1]
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.329 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.329    bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.551 f  bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.825    20.376    L_reg/L_57e33b5b_remainder0_inferred__1/i__carry__1[0]
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.299    20.675 f  L_reg/i__carry__0_i_12/O
                         net (fo=10, routed)          1.268    21.943    L_reg/i__carry__0_i_12_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.124    22.067 r  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.834    22.900    L_reg/i__carry_i_20_n_0
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.152    23.052 f  L_reg/i__carry_i_9__0/O
                         net (fo=4, routed)           0.837    23.890    L_reg/i__carry_i_9__0_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I1_O)        0.326    24.216 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           0.803    25.019    L_reg/i__carry_i_14_n_0
    SLICE_X38Y75         LUT4 (Prop_lut4_I0_O)        0.124    25.143 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.143    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.676 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.676    bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.793 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.793    bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.108 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    26.730    bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y77         LUT4 (Prop_lut4_I0_O)        0.307    27.037 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.473    27.510    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.124    27.634 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.593    28.227    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.351 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.808    29.160    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124    29.284 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.832    30.116    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I1_O)        0.124    30.240 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.987    31.227    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I2_O)        0.152    31.379 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.468    34.847    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.738    38.586 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.586    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.443ns  (logic 10.980ns (32.833%)  route 22.463ns (67.167%))
  Logic Levels:           30  (CARRY4=7 LUT2=2 LUT3=3 LUT4=3 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  L_reg/D_registers_q_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[4][10]/Q
                         net (fo=16, routed)          1.754     7.349    L_reg/D_registers_q_reg[4][11]_0[10]
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.116     7.465 r  L_reg/L_57e33b5b_remainder0__0_carry_i_22/O
                         net (fo=1, routed)           0.709     8.174    L_reg/L_57e33b5b_remainder0__0_carry_i_22_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.328     8.502 f  L_reg/L_57e33b5b_remainder0__0_carry_i_15/O
                         net (fo=2, routed)           0.815     9.317    L_reg/L_57e33b5b_remainder0__0_carry_i_15_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.152     9.469 r  L_reg/L_57e33b5b_remainder0__0_carry_i_12/O
                         net (fo=6, routed)           0.449     9.919    L_reg/L_57e33b5b_remainder0__0_carry_i_12_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.326    10.245 r  L_reg/L_57e33b5b_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.064    11.308    L_reg/L_57e33b5b_remainder0__0_carry_i_10_n_0
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.124    11.432 r  L_reg/L_57e33b5b_remainder0__0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.432    bseg_driver/decimal_renderer/i__carry_i_24__0[0]
    SLICE_X42Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.945 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.945    bseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.268 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0__0_carry__0/O[1]
                         net (fo=7, routed)           0.985    13.253    L_reg/L_57e33b5b_remainder0[5]
    SLICE_X40Y80         LUT3 (Prop_lut3_I2_O)        0.334    13.587 r  L_reg/i__carry_i_28/O
                         net (fo=5, routed)           1.155    14.742    L_reg/i__carry_i_28_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I2_O)        0.326    15.068 r  L_reg/i__carry__0_i_17__0/O
                         net (fo=1, routed)           0.622    15.689    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X37Y79         LUT5 (Prop_lut5_I3_O)        0.124    15.813 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=7, routed)           0.967    16.781    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.152    16.933 r  L_reg/i__carry_i_15__0/O
                         net (fo=3, routed)           0.575    17.508    L_reg/i__carry_i_15__0_n_0
    SLICE_X37Y78         LUT6 (Prop_lut6_I4_O)        0.348    17.856 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.799    18.655    L_reg/D_registers_q_reg[4][4]_0[0]
    SLICE_X39Y78         LUT5 (Prop_lut5_I0_O)        0.124    18.779 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    18.779    bseg_driver/decimal_renderer/i__carry_i_12_0[1]
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.329 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.329    bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.551 f  bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.825    20.376    L_reg/L_57e33b5b_remainder0_inferred__1/i__carry__1[0]
    SLICE_X37Y78         LUT5 (Prop_lut5_I4_O)        0.299    20.675 f  L_reg/i__carry__0_i_12/O
                         net (fo=10, routed)          1.268    21.943    L_reg/i__carry__0_i_12_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.124    22.067 r  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.834    22.900    L_reg/i__carry_i_20_n_0
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.152    23.052 f  L_reg/i__carry_i_9__0/O
                         net (fo=4, routed)           0.837    23.890    L_reg/i__carry_i_9__0_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I1_O)        0.326    24.216 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           0.803    25.019    L_reg/i__carry_i_14_n_0
    SLICE_X38Y75         LUT4 (Prop_lut4_I0_O)        0.124    25.143 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.143    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.676 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.676    bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.793 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.793    bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.108 r  bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    26.730    bseg_driver/decimal_renderer/L_57e33b5b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y77         LUT4 (Prop_lut4_I0_O)        0.307    27.037 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.473    27.510    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.124    27.634 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.593    28.227    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.351 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.808    29.160    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124    29.284 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.832    30.116    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I1_O)        0.124    30.240 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.987    31.227    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y75         LUT4 (Prop_lut4_I3_O)        0.124    31.351 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.685    35.037    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    38.582 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.582    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.416ns (71.827%)  route 0.555ns (28.173%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/D_ctr_q_reg[8]/Q
                         net (fo=5, routed)           0.167     1.845    cond_butt_next_play/D_ctr_q_reg[8]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.890 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.388     2.278    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.508 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.508    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_814053470[1].cond_butt_sel_desel/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.415ns (70.072%)  route 0.605ns (29.928%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.592     1.536    forLoop_idx_0_814053470[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_814053470[1].cond_butt_sel_desel/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_814053470[1].cond_butt_sel_desel/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.153     1.830    forLoop_idx_0_814053470[1].cond_butt_sel_desel/D_ctr_q_reg[10]
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.875 r  forLoop_idx_0_814053470[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.451     2.326    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.556 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.556    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_814053470[0].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.421ns (68.309%)  route 0.659ns (31.691%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.589     1.533    forLoop_idx_0_814053470[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y63         FDRE                                         r  forLoop_idx_0_814053470[0].cond_butt_sel_desel/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_814053470[0].cond_butt_sel_desel/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.171     1.845    forLoop_idx_0_814053470[0].cond_butt_sel_desel/D_ctr_q_reg[8]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.890 r  forLoop_idx_0_814053470[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=11, routed)          0.488     2.378    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.612 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.612    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.396ns (63.709%)  route 0.795ns (36.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.588     1.532    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y83         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.696 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.795     2.491    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.723 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.723    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.373ns (59.363%)  route 0.940ns (40.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.940     2.585    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.816 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.816    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.392ns (59.924%)  route 0.931ns (40.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X50Y84         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.931     2.599    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.826 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.826    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1260971075[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.309ns  (logic 1.617ns (37.537%)  route 2.691ns (62.463%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.072     3.565    forLoop_idx_0_1260971075[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y69         LUT1 (Prop_lut1_I0_O)        0.124     3.689 r  forLoop_idx_0_1260971075[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.619     4.309    forLoop_idx_0_1260971075[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y69         SRLC32E                                      r  forLoop_idx_0_1260971075[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.497     4.901    forLoop_idx_0_1260971075[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y69         SRLC32E                                      r  forLoop_idx_0_1260971075[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1260971075[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.134ns  (logic 1.615ns (39.069%)  route 2.519ns (60.931%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.991     3.482    forLoop_idx_0_1260971075[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y69         LUT1 (Prop_lut1_I0_O)        0.124     3.606 r  forLoop_idx_0_1260971075[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.528     4.134    forLoop_idx_0_1260971075[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y69         SRLC32E                                      r  forLoop_idx_0_1260971075[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.497     4.901    forLoop_idx_0_1260971075[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y69         SRLC32E                                      r  forLoop_idx_0_1260971075[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.946ns  (logic 1.622ns (41.113%)  route 2.324ns (58.887%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.851     3.350    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y54         LUT1 (Prop_lut1_I0_O)        0.124     3.474 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.473     3.946    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1260971075[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.873ns  (logic 1.619ns (41.792%)  route 2.254ns (58.208%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.876     3.371    forLoop_idx_0_1260971075[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.495 r  forLoop_idx_0_1260971075[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.378     3.873    forLoop_idx_0_1260971075[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y74         SRLC32E                                      r  forLoop_idx_0_1260971075[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.491     4.895    forLoop_idx_0_1260971075[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y74         SRLC32E                                      r  forLoop_idx_0_1260971075[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_814053470[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.733ns  (logic 1.611ns (43.153%)  route 2.122ns (56.847%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.439     2.925    forLoop_idx_0_814053470[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.049 r  forLoop_idx_0_814053470[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.684     3.733    forLoop_idx_0_814053470[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y62         SRLC32E                                      r  forLoop_idx_0_814053470[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.505     4.909    forLoop_idx_0_814053470[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y62         SRLC32E                                      r  forLoop_idx_0_814053470[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_814053470[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.506ns  (logic 1.618ns (46.155%)  route 1.888ns (53.845%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.410     2.905    forLoop_idx_0_814053470[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.029 r  forLoop_idx_0_814053470[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.477     3.506    forLoop_idx_0_814053470[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_814053470[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.509     4.913    forLoop_idx_0_814053470[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_814053470[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.255ns  (logic 1.628ns (50.011%)  route 1.627ns (49.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.593    reset_cond/butt_reset_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.717 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.255    reset_cond/M_reset_cond_in
    SLICE_X65Y83         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y83         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.255ns  (logic 1.628ns (50.011%)  route 1.627ns (49.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.593    reset_cond/butt_reset_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.717 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.255    reset_cond/M_reset_cond_in
    SLICE_X64Y83         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y83         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.255ns  (logic 1.628ns (50.011%)  route 1.627ns (49.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.593    reset_cond/butt_reset_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.717 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.255    reset_cond/M_reset_cond_in
    SLICE_X64Y83         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y83         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.255ns  (logic 1.628ns (50.011%)  route 1.627ns (49.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.593    reset_cond/butt_reset_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.717 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.255    reset_cond/M_reset_cond_in
    SLICE_X64Y83         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y83         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1260971075[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.313ns (36.915%)  route 0.536ns (63.085%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.420     0.689    forLoop_idx_0_1260971075[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y90         LUT1 (Prop_lut1_I0_O)        0.045     0.734 r  forLoop_idx_0_1260971075[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.115     0.849    forLoop_idx_0_1260971075[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y90         SRLC32E                                      r  forLoop_idx_0_1260971075[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.862     2.052    forLoop_idx_0_1260971075[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y90         SRLC32E                                      r  forLoop_idx_0_1260971075[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.316ns (35.057%)  route 0.586ns (64.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.674    reset_cond/butt_reset_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.719 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.902    reset_cond/M_reset_cond_in
    SLICE_X65Y83         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y83         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.316ns (35.057%)  route 0.586ns (64.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.674    reset_cond/butt_reset_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.719 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.902    reset_cond/M_reset_cond_in
    SLICE_X64Y83         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y83         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.316ns (35.057%)  route 0.586ns (64.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.674    reset_cond/butt_reset_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.719 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.902    reset_cond/M_reset_cond_in
    SLICE_X64Y83         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y83         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.316ns (35.057%)  route 0.586ns (64.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.674    reset_cond/butt_reset_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.719 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.902    reset_cond/M_reset_cond_in
    SLICE_X64Y83         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y83         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.316ns (35.057%)  route 0.586ns (64.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.674    reset_cond/butt_reset_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.719 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.902    reset_cond/M_reset_cond_in
    SLICE_X64Y83         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y83         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_814053470[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.307ns (29.839%)  route 0.722ns (70.161%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.546     0.808    forLoop_idx_0_814053470[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.853 r  forLoop_idx_0_814053470[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.175     1.029    forLoop_idx_0_814053470[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_814053470[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.863     2.053    forLoop_idx_0_814053470[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_814053470[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_814053470[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.300ns (27.497%)  route 0.790ns (72.503%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.548     0.802    forLoop_idx_0_814053470[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.847 r  forLoop_idx_0_814053470[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.243     1.090    forLoop_idx_0_814053470[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y62         SRLC32E                                      r  forLoop_idx_0_814053470[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.859     2.049    forLoop_idx_0_814053470[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y62         SRLC32E                                      r  forLoop_idx_0_814053470[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1260971075[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.307ns (26.163%)  route 0.867ns (73.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.752     1.014    forLoop_idx_0_1260971075[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.059 r  forLoop_idx_0_1260971075[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.115     1.175    forLoop_idx_0_1260971075[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y74         SRLC32E                                      r  forLoop_idx_0_1260971075[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.845     2.035    forLoop_idx_0_1260971075[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y74         SRLC32E                                      r  forLoop_idx_0_1260971075[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.311ns (25.295%)  route 0.919ns (74.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.753     1.019    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.064 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.166     1.230    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





