strict digraph "compose( ,  )" {
	node [label="\N"];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc146d16bd0>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc146d63790>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"15:IF" -> "18:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"15:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc146d16910>",
		fillcolor=firebrick,
		label="15:NS
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc146d16910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"15:IF" -> "15:NS"	[cond="['reset']",
		label=reset,
		lineno=15];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc146d633d0>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc146d0ebd0>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc146df50d0>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"18:IF" -> "19:BL"	[cond="['slowena']",
		label=slowena,
		lineno=18];
	"22:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc146d71250>",
		fillcolor=cadetblue,
		label="22:BS
q = q + 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc146d71250>]",
		style=filled,
		typ=BlockingSubstitution];
	"20:IF" -> "22:BS"	[cond="['q']",
		label="!((q == 4'd9))",
		lineno=20];
	"21:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc146d0ecd0>",
		fillcolor=cadetblue,
		label="21:BS
q = 4'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc146d0ecd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"20:IF" -> "21:BS"	[cond="['q']",
		label="(q == 4'd9)",
		lineno=20];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fc146df5390>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"Leaf_13:AL" -> "13:AL";
	"15:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"22:BS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"21:BS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
}
