<?xml version="1.0"?>
<architecture>
	<models>
		<model name="ota">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="ota_buffer">
			<input_ports>
				<port name="in"/>
				<port name="clk" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="ota_buf">
			<input_ports>
				<port name="in"/>
				<port name="clk" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="c4_blk">
			<input_ports>
				<port name="in"/>
				<!--port name="fb" is_clock="1"/>-->
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="ladder_blk">
			<input_ports>
				<port name="in"/>
				<!--port name="fb" is_clock="1"/>-->
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="fgota">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="cap">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="nfet">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="pfet">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="tgate">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="tgate2">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="nmirror">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="volswc">
			<input_ports>
				<port name="in"/>
				<port name="ci"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
				<port name="co"/>
			</output_ports>
		</model>
		<model name="mult">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>	
		
		<model name="meas_volt_mite">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
			
		</model>
		<model name="INFneuron">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
			
		</model>	
		<model name="DOSota">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
			
		</model>
		<model name="lpf">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="peak_detector">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="sftreg">
			<input_ports>
				<port name="in"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
	</models>
	<layout width="7" height="14"/>
	<device>
		<sizing R_minW_nmos="5726.870117" R_minW_pmos="15491.700195" ipin_mux_trans_size="1.000000"/>
		<timing C_ipin_cblock="1.191000e-14" T_ipin_cblock="1.482000e-10"/>
		<area grid_logic_tile_area="30000.000000"/>
		<chan_width_distr>
			<io width="1.000000"/>
			<x distr="uniform" peak="1.000000"/>
			<y distr="uniform" peak="1.000000"/>
		</chan_width_distr>
		<switch_block type="subset" fs="3"/>
	</device>
	<switchlist>
		<switch type="mux" name="0" R="94.841003" Cin="1.537000e-14" Cout="2.194000e-13" Tdel="6.562000e-11" mux_trans_size="10.000000" buf_size="1"/>
	</switchlist>
	<segmentlist>
		<!-- wire_switch, opin_switch by richie - needed for type='bidir' -->
		<segment freq="1.000000" length="1" type="bidir" Rmetal="11.064550" Cmetal="4.727860e-14">
			<!-- <mux name="0"/> -->
			<sb type="pattern">1 1</sb>
			<cb type="pattern">1</cb>
			<wire_switch name="0"/>
			<opin_switch name="0"/>
		</segment>
	</segmentlist>
	<complexblocklist>
		<pb_type name="io" capacity="6">
			<input name="outpad" num_pins="1"/>
			<output name="inpad" num_pins="1"/>
			<clock name="clock" num_pins="1"/>
			<!-- IOs can operate as either inputs or outputs -->
			<mode name="inpad">
				<pb_type name="inpad" blif_model=".input" num_pb="1">
					<output name="inpad" num_pins="1"/>
				</pb_type>
				<interconnect>
					<direct name="inpad" input="inpad.inpad" output="io.inpad">
						<delay_constant max="4.243e-11" in_port="inpad.inpad" out_port="io.inpad"/>
					</direct>
				</interconnect>
			</mode>
			<mode name="outpad">
				<pb_type name="outpad" blif_model=".output" num_pb="1">
					<input name="outpad" num_pins="1"/>
				</pb_type>
				<interconnect>
					<direct name="outpad" input="io.outpad" output="outpad.outpad">
						<delay_constant max="1.394e-11" in_port="io.outpad" out_port="outpad.outpad"/>
					</direct>
				</interconnect>
			</mode>
			<!--mode name="meas_volt_mite">
				<pb_type name="meas_volt_mite" blif_model=".meas_volt_mite" num_pb="2">
					<input name="meas_volt_mite" num_pins="1"/>
				</pb_type>
				<interconnect>
					<direct name="mite" input="io.meas_volt_mite" output="meas_volt_mite.meas_volt_mite">
						<delay_constant max="1.394e-11" in_port="io.meas_volt_mite" out_port="meas_volt_mite.in"/>
					</direct>
				</interconnect>
			</mode>-->
			<fc_in type="frac">1</fc_in>
			<fc_out type="frac">1</fc_out>
			<pinlocations pattern="custom">
				<loc side="left">io.outpad io.inpad io.clock</loc>
				<loc side="top">io.outpad io.inpad io.clock</loc>
				<loc side="right">io.outpad io.inpad io.clock</loc>
				<loc side="bottom">io.outpad io.inpad io.clock</loc>
			</pinlocations>
			<gridlocations>
				<loc type="perimeter" priority="10"/>
			</gridlocations>
		</pb_type>
		<pb_type name="clb">
			<input name="I" num_pins="16" equivalent="true"/>
			<output name="O" num_pins="8" equivalent="false"/>
			<clock name="clk" num_pins="1"/>
			<!-- Describe basic logic element ifar delay numbers -->
			<pb_type name="ble" num_pb="8">
				<input name="in" num_pins="4"/>
				<output name="out" num_pins="1"/>
				<clock name="clk" num_pins="1"/>
				<pb_type name="soft_logic" num_pb="1">
					<input name="in" num_pins="4"/>
					<output name="out" num_pins="1"/>
					<mode name="n1_lut6">
						<pb_type name="lut6" blif_model=".names" num_pb="1" class="lut">
							<input name="in" num_pins="4" port_class="lut_in"/>
							<output name="out" num_pins="1" port_class="lut_out"/>
							<!-- LUT timing using delay matrix -->
							<delay_matrix type="max" in_port="lut6.in" out_port="lut6.out">2.690e-10 2.690e-10 2.690e-10 2.690e-10 </delay_matrix>
						</pb_type>
						<interconnect>
							<direct name="direct1" input="soft_logic.in[3:0]" output="lut6[0:0].in[3:0]"/>
							<direct name="direct2" input="lut6[0:0].out" output="soft_logic.out[0:0]"/>
						</interconnect>
					</mode>
				</pb_type>
				<pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
					<input name="D" num_pins="1" port_class="D"/>
					<output name="Q" num_pins="1" port_class="Q"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup value="2.448e-10" port="ff.D" clock="clk"/>
					<T_clock_to_Q max="7.732e-11" port="ff.Q" clock="clk"/>
				</pb_type>
				<interconnect>
					<!-- Two ff, make ff available to only corresponding luts -->
					<direct name="direct1" input="ble.in" output="soft_logic.in"/>
					<direct name="direct2" input="soft_logic.out" output="ff.D"/>
					<direct name="direct4" input="ble.clk" output="ff.clk"/>
					<mux name="mux1" input="ff.Q soft_logic.out" output="ble.out"/>
				</interconnect>
			</pb_type>
			<interconnect>
				<complete name="crossbar" input="clb.I ble[7:0].out" output="ble[7:0].in">
				</complete>
				<complete name="clks" input="clb.clk" output="ble[7:0].clk"/>
				<direct name="clbouts" input="ble[7:0].out" output="clb.O"/>
			</interconnect>
			<fc_in type="frac">1</fc_in>
			<fc_out type="frac">1</fc_out>
			<pinlocations pattern="custom">
				<loc side="left">clb.I[0] clb.I[4] clb.I[8] clb.I[12] clb.O[0] clb.O[4]</loc>
				<loc side="top">clb.I[3] clb.I[7] clb.I[11] clb.I[15] clb.O[3] clb.O[7]</loc>
				<loc side="right">clb.I[2] clb.I[6] clb.I[10] clb.I[14] clb.O[2] clb.O[6]</loc>
				<loc side="bottom">clb.I[1] clb.I[5] clb.I[9] clb.I[13] clb.O[1] clb.O[5]</loc>
			</pinlocations>
			<gridlocations>
				<loc type="fill" priority="1"/>
				<!--loc type="col" start="4" repeat="4" priority="5"/>
				<loc type="col" start="5" repeat="4" priority="5"/>
				<loc type="col" start="1" repeat="4" priority="5"/>-->
			</gridlocations>
		</pb_type>
<!-->
CAB
-->
		<pb_type name="cab">
			<input name="I" num_pins="16" equivalent="false"/>
			<!--input name="si" num_pins="8" equivalent="false"/-->
			<output name="O" num_pins="8" equivalent="false"/>
			<clock name="gnd" num_pins="1"/>
			<clock name="vdd" num_pins="1"/>
			<pb_type name="fgota" num_pb="2" blif_model=".fgota">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<!--<address name="in" val="1 2"/> -->
				<delay_matrix type="max" in_port="fgota.in" out_port="fgota.out">2.69e-12 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="ota_buf" num_pb="1" blif_model=".ota_buf">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<clock name="clk" num_pins="1" port_class="clock"/>
				<delay_matrix type="max" in_port="ota_buf.in" out_port="ota_buf.out">2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="ota" num_pb="1" blif_model=".ota">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="ota.in" out_port="ota.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="cap" num_pb="4" blif_model=".cap">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="cap.in" out_port="cap.out">2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="nfet" num_pb="2" blif_model=".nfet">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="nfet.in" out_port="nfet.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="pfet" num_pb="2" blif_model=".pfet">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="pfet.in" out_port="pfet.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="tgate" num_pb="4" blif_model=".tgate">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="tgate.in" out_port="tgate.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="nmirror" num_pb="2" blif_model=".nmirror">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="nmirror.in" out_port="nmirror.out">2.69e-10 </delay_matrix>
			</pb_type>	
			<pb_type name="volswc" num_pb="2" blif_model=".volswc">
				<input name="in" num_pins="8"/>
				<input name="ci" num_pins="3"/>
				<output name="out" num_pins="1"/>
				<output name="co" num_pins="3"/>					
			</pb_type>	
			<pb_type name="ladder_blk" num_pb="1" blif_model=".ladder_blk">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="2"/>
				<!--clock name="fb" num_pins="1"/>-->
				<delay_matrix type="max" in_port="ladder_blk.in" out_port="ladder_blk.out"> 2.69e-10 2.69e-10 2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="c4_blk" num_pb="1" blif_model=".c4_blk">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<!--clock name="fb" num_pins="1"/>-->
				<delay_matrix type="max" in_port="c4_blk.in" out_port="c4_blk.out"> 2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="INFneuron" num_pb="1" blif_model=".INFneuron"> 
				<input name="in" num_pins="3"/>
				<output name="out" num_pins="1"/>
				<!--clock name="fb" num_pins="1"/>-->
				<delay_matrix type="max" in_port="INFneuron.in" out_port="INFneuron.out"> 2.69e-10 2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="DOSota" num_pb="1" blif_model=".DOSota"> 
				<input name="in" num_pins="4"/>
				<output name="out" num_pins="2"/>
				<delay_matrix type="max" in_port="DOSota.in" out_port="DOSota.out"> 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="lpf" num_pb="1" blif_model=".lpf">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="lpf.in" out_port="lpf.out">2.69e-10 </delay_matrix>
			</pb_type>	
			<pb_type name="peak_detector" num_pb="1" blif_model=".peak_detector"> 
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<!--clock name="fb" num_pins="1"/>-->
				<delay_matrix type="max" in_port="peak_detector.in" out_port="peak_detector.out"> 2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>		
						 
			<interconnect>		
			  <!-- volswc interconnect. not as straightforward as other devices -->
				<direct name="volswc1" input="cab.I[5:0]" output="volswc[0].in[5:0]"/>
				<!--<direct name="volswc2" input="cab.O[1:0]" output="volswc[0].in[7:6]"/>	-->
				<complete name="crossbar" input="fgota[1:0].out ota_buf.out ota.out cap[3:0].out nfet[1:0].out pfet[1:0].out tgate[3:0].out nmirror[1:0].out volswc[1:0].out" output="volswc[0].in[7:6]"/>
				<direct name="volswc3" input="cab.I[11:6]" output="volswc[1].in[5:0]"/>
				<!--<direct name="volswc4" input="cab.O[3:2]" output="volswc[1].in[7:6]"/>	-->	
				<complete name="crossbar" input="fgota[1:0].out ota_buf.out ota.out cap[3:0].out nfet[1:0].out pfet[1:0].out tgate[3:0].out nmirror[1:0].out volswc[1:0].out" output="volswc[1].in[7:6]"/>
				<direct name="volswc5" input="cab.I[15:13]" output="volswc[0].ci"/>
				<direct name="volswc6" input="volswc[0].co" output="volswc[1].ci"/>
				<direct name="volswc7" input="volswc[1].co" output="cab.O[7:5]"/>	
				
				<!-- input crossbar with device feedback-->
				<complete name="crossbar" input="cab.I[12:0] fgota[1:0].out ota_buf.out ota.out cap[3:0].out nfet[1:0].out pfet[1:0].out tgate[3:0].out nmirror[1:0].out volswc[1:0].out" output="fgota[1:0].in[1:0] cap[3:0].in nfet[1:0].in[1:0] pfet[1:0].in[1:0] tgate[3:0].in nmirror[1:0].in"></complete>
				
				<!-- output crossbar -->
				<complete name="crossbar" input="fgota[1:0].out cap[3:0].out nfet[1:0].out pfet[1:0].out tgate[3:0].out nmirror[1:0].out volswc[1:0].out" output="cab.O[4:0]"/>
				<complete name="clks" input="cab.vdd"  output="ota_buf.clk"/>
				<complete name="crossbar" input="cab.I[6] cab.I[12]" output="ladder_blk.in[1:0] c4_blk.in[1:0] ota.in[1:0]"/>  
				<complete name="crossbar" input="ladder_blk.out[1:0] c4_blk.out[0] INFneuron.out ota.out peak_detector.out" output="cab.O[4] cab.O[0] "/>
				<complete name="crossbar" input="cab.I[10] cab.I[6] cab.I[12] cab.I[4] " output="DOSota.in[3:1] INFneuron.in[2] INFneuron.in[0]"/>
				<complete name="crossbar" input="cab.I[6]" output="ota_buf.in lpf.in peak_detector.in[0]"/>				
				<complete name="crossbar" input="cab.I[10]" output="DOSota.in[0] INFneuron.in[1] peak_detector.in[1]"/>
				<complete name="crossbar" input="ota.out DOSota.out[1:0]" output="cab.O[4:3] "/>
				<complete name="crossbar" input="ota_buf.out lpf.out" output="cab.O[4] "/>
				
			</interconnect>
			<fc_in type="frac">1</fc_in>
			<fc_out type="frac">1</fc_out>
			<pinlocations pattern="custom">
				<loc side="left">cab.I[3:0] cab.O[1:0]</loc>
				<loc side="top">cab.I[15:13] cab.I[9:8] cab.O[4]</loc>
				<loc side="right">cab.I[7:4] cab.O[3:2]</loc>
				<loc side="bottom">cab.I[12:10] cab.O[7:5]</loc>
			</pinlocations>
			<gridlocations>
				<loc type="col" start="1" priority="6"/>
				<loc type="col" start="3" priority="6"/>
				<loc type="col" start="5" priority="6"/>
			</gridlocations>
		</pb_type>
<!--***********************************************************>
				CAB2
**************************************************************-->
		<pb_type name="cab2">
			<input name="I" num_pins="16" equivalent="false"/>
			<input name="si" num_pins="8" equivalent="false"/>
			<output name="O" num_pins="8" equivalent="false"/>
			<clock name="clk" num_pins="1"/>
			<pb_type name="ota_buffer" num_pb="1" blif_model=".ota_buffer">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<clock name="clk" num_pins="1" port_class="clock"/>
				<delay_matrix type="max" in_port="ota_buffer.in" out_port="ota_buffer.out">10.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="tgate" num_pb="3" blif_model=".tgate">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="tgate.in" out_port="tgate.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="cap" num_pb="3" blif_model=".cap">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="cap.in" out_port="cap.out">2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="tgate2" num_pb="3" blif_model=".tgate2">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="tgate2.in" out_port="tgate2.out">2.69e-10 2.69e-10  </delay_matrix>
			</pb_type>
			<pb_type name="mult" num_pb="2" blif_model=".mult">
				<input name="in" num_pins="4"/>
				<output name="out" num_pins="2"/>
				<delay_matrix type="max" in_port="mult.in" out_port="mult.out">2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="meas_volt_mite" num_pb="2" blif_model=".meas_volt_mite">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="meas_volt_mite.in" out_port="meas_volt_mite.out">2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="volswc" num_pb="2" blif_model=".volswc">
				<input name="in" num_pins="8"/>
				<input name="ci" num_pins="3"/>
				<output name="out" num_pins="1"/>
				<output name="co" num_pins="3"/>					
			</pb_type>	
			<pb_type name="sftreg" num_pb="2" blif_model=".sftreg">
				<input name="in" num_pins="11"/>
				<output name="out" num_pins="4"/>
				<delay_constant max="1.667e-9" in_port="sftreg.in" out_port="sftreg.out"/>					
			</pb_type>
			<interconnect>		
				<direct name="volswc1" input="cab2.I[5:0]" output="volswc[0].in[5:0]"/> 				
				<complete name="crossbar" input="ota_buffer.out tgate[2:0].out cap[2:0].out tgate2[2:0].out meas_volt_mite[1:0].out mult[1:0].out[1:0] volswc[1:0].out " output="volswc[0].in[7:6]"/>
				<direct name="volswc3" input="cab2.I[11:6]" output="volswc[1].in[5:0]"/> 
				<complete name="crossbar" input="ota_buffer[0].out tgate[2:0].out cap[2:0].out tgate2[2:0].out meas_volt_mite[1:0].out mult[1:0].out[1:0] volswc[1:0].out" output="volswc[1].in[7:6]"/>
				<direct name="volswc5" input="cab2.I[15:13]" output="volswc[0].ci"/>
				<direct name="volswc6" input="volswc[0].co" output="volswc[1].ci"/>
				<direct name="volswc7" input="volswc[1].co" output="cab2.O[7:5]"/>				
				<complete name="crossbar" input="cab2.I[12:0]" output="ota_buffer.in tgate[2:0].in[1:0] cap[2:0].in tgate2[2:0].in[1:0]  mult[1:0].in[3:0] "></complete>
				
				<complete name="crossbar" input="ota_buffer.out tgate[2:0].out cap[2:0].out tgate2[2:0].out meas_volt_mite[1:0].out mult[1:0].out[1:0] volswc[1:0].out" output="cab2.O[4:0]"/>
				<direct name="crossbar" input="cab2.I[1:0]" output="meas_volt_mite[1:0].in" />
				<complete name="clks" input="cab2.clk"  output="ota_buffer.clk"/>
				<direct name="crossbar" input="cab2.si[7:0]" output="sftreg[0].in[7:0]"/>
				<direct name="crossbar" input="cab2.I[15:13]" output="sftreg[0].in[10:8]"/>
				<!--direct name="crossbar" input="sftreg.in[7:6]" output="cab2.out[1:0]" /-->
				<direct name="crossbar" input="sftreg[0].out[3:0]" output="cab2.O[7:4]" />
			</interconnect>
			<fc_in type="frac">1</fc_in>
			<fc_out type="frac">1</fc_out>
			<pinlocations pattern="custom">
				<loc side="left">cab2.I[3:0] cab2.O[1:0] cab2.si[3:0] cab2.si[7:6] </loc>
				<loc side="top">cab2.I[15:13] cab2.I[9:8] cab2.O[4] </loc>
				<loc side="right">cab2.I[7:4] cab2.O[3:2] cab2.si[5:4] </loc>
				<loc side="bottom">cab2.I[12:10] cab2.O[7:5] </loc>
			</pinlocations>
			<gridlocations>
				<!--loc type="rel" pos="1" priority="9"/>-->
				<!--loc type="col" start="11" priority="9"/-->
				<loc type="col" start="7" priority="8"/>
			</gridlocations>
		</pb_type>
	</complexblocklist>
</architecture>
