#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f7ef40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f70160 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1f2ab00 .functor NOT 1, L_0x1fb7eb0, C4<0>, C4<0>, C4<0>;
L_0x1fb7070 .functor XOR 8, L_0x1fb7640, L_0x1fb7b20, C4<00000000>, C4<00000000>;
L_0x1fb7da0 .functor XOR 8, L_0x1fb7070, L_0x1fb7cb0, C4<00000000>, C4<00000000>;
v0x1fb3db0_0 .net "B3_next_dut", 0 0, v0x1fb3030_0;  1 drivers
v0x1fb3e70_0 .net "B3_next_ref", 0 0, L_0x1fb54d0;  1 drivers
v0x1fb3f10_0 .net "Count_next_dut", 0 0, v0x1fb3110_0;  1 drivers
v0x1fb3fb0_0 .net "Count_next_ref", 0 0, L_0x1fb6700;  1 drivers
v0x1fb4050_0 .net "S1_next_dut", 0 0, v0x1fb31d0_0;  1 drivers
v0x1fb4140_0 .net "S1_next_ref", 0 0, L_0x1fb6280;  1 drivers
v0x1fb4210_0 .net "S_next_dut", 0 0, v0x1fb3270_0;  1 drivers
v0x1fb42e0_0 .net "S_next_ref", 0 0, L_0x1fb6030;  1 drivers
v0x1fb43b0_0 .net "Wait_next_dut", 0 0, v0x1fb3330_0;  1 drivers
v0x1fb4510_0 .net "Wait_next_ref", 0 0, L_0x1fb6c90;  1 drivers
v0x1fb45e0_0 .net *"_ivl_10", 7 0, L_0x1fb7cb0;  1 drivers
v0x1fb4680_0 .net *"_ivl_12", 7 0, L_0x1fb7da0;  1 drivers
v0x1fb4720_0 .net *"_ivl_2", 7 0, L_0x1fb7550;  1 drivers
v0x1fb47c0_0 .net *"_ivl_4", 7 0, L_0x1fb7640;  1 drivers
v0x1fb4860_0 .net *"_ivl_6", 7 0, L_0x1fb7b20;  1 drivers
v0x1fb4900_0 .net *"_ivl_8", 7 0, L_0x1fb7070;  1 drivers
v0x1fb49c0_0 .net "ack", 0 0, v0x1fb1ee0_0;  1 drivers
v0x1fb4a60_0 .var "clk", 0 0;
v0x1fb4b30_0 .net "counting_dut", 0 0, v0x1fb3530_0;  1 drivers
v0x1fb4c00_0 .net "counting_ref", 0 0, L_0x1fb6f80;  1 drivers
v0x1fb4cd0_0 .net "d", 0 0, v0x1fb2040_0;  1 drivers
v0x1fb4d70_0 .net "done_counting", 0 0, v0x1fb20e0_0;  1 drivers
v0x1fb4e10_0 .net "done_dut", 0 0, v0x1fb36e0_0;  1 drivers
v0x1fb4ee0_0 .net "done_ref", 0 0, L_0x1fb6e90;  1 drivers
v0x1fb4fb0_0 .net "shift_ena_dut", 0 0, v0x1fb3840_0;  1 drivers
v0x1fb5080_0 .net "shift_ena_ref", 0 0, L_0x1fb7390;  1 drivers
v0x1fb5150_0 .net "state", 9 0, v0x1fb2340_0;  1 drivers
v0x1fb51f0_0 .var/2u "stats1", 607 0;
v0x1fb5290_0 .var/2u "strobe", 0 0;
v0x1fb5330_0 .net "tb_match", 0 0, L_0x1fb7eb0;  1 drivers
v0x1fb5400_0 .net "tb_mismatch", 0 0, L_0x1f2ab00;  1 drivers
LS_0x1fb7550_0_0 .concat [ 1 1 1 1], L_0x1fb7390, L_0x1fb6f80, L_0x1fb6e90, L_0x1fb6c90;
LS_0x1fb7550_0_4 .concat [ 1 1 1 1], L_0x1fb6700, L_0x1fb6280, L_0x1fb6030, L_0x1fb54d0;
L_0x1fb7550 .concat [ 4 4 0 0], LS_0x1fb7550_0_0, LS_0x1fb7550_0_4;
LS_0x1fb7640_0_0 .concat [ 1 1 1 1], L_0x1fb7390, L_0x1fb6f80, L_0x1fb6e90, L_0x1fb6c90;
LS_0x1fb7640_0_4 .concat [ 1 1 1 1], L_0x1fb6700, L_0x1fb6280, L_0x1fb6030, L_0x1fb54d0;
L_0x1fb7640 .concat [ 4 4 0 0], LS_0x1fb7640_0_0, LS_0x1fb7640_0_4;
LS_0x1fb7b20_0_0 .concat [ 1 1 1 1], v0x1fb3840_0, v0x1fb3530_0, v0x1fb36e0_0, v0x1fb3330_0;
LS_0x1fb7b20_0_4 .concat [ 1 1 1 1], v0x1fb3110_0, v0x1fb31d0_0, v0x1fb3270_0, v0x1fb3030_0;
L_0x1fb7b20 .concat [ 4 4 0 0], LS_0x1fb7b20_0_0, LS_0x1fb7b20_0_4;
LS_0x1fb7cb0_0_0 .concat [ 1 1 1 1], L_0x1fb7390, L_0x1fb6f80, L_0x1fb6e90, L_0x1fb6c90;
LS_0x1fb7cb0_0_4 .concat [ 1 1 1 1], L_0x1fb6700, L_0x1fb6280, L_0x1fb6030, L_0x1fb54d0;
L_0x1fb7cb0 .concat [ 4 4 0 0], LS_0x1fb7cb0_0_0, LS_0x1fb7cb0_0_4;
L_0x1fb7eb0 .cmp/eeq 8, L_0x1fb7550, L_0x1fb7da0;
S_0x1f4cc40 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1f70160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1f4ce20 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1f4ce60 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1f4cea0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1f4cee0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1f4cf20 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1f4cf60 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1f4cfa0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1f4cfe0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1f4d020 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1f4d060 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1f53bf0 .functor NOT 1, v0x1fb2040_0, C4<0>, C4<0>, C4<0>;
L_0x1f49690 .functor AND 1, L_0x1fb55c0, L_0x1f53bf0, C4<1>, C4<1>;
L_0x1f80520 .functor NOT 1, v0x1fb2040_0, C4<0>, C4<0>, C4<0>;
L_0x1f80590 .functor AND 1, L_0x1fb5720, L_0x1f80520, C4<1>, C4<1>;
L_0x1fb58c0 .functor OR 1, L_0x1f49690, L_0x1f80590, C4<0>, C4<0>;
L_0x1fb5aa0 .functor NOT 1, v0x1fb2040_0, C4<0>, C4<0>, C4<0>;
L_0x1fb5b50 .functor AND 1, L_0x1fb59d0, L_0x1fb5aa0, C4<1>, C4<1>;
L_0x1fb5c60 .functor OR 1, L_0x1fb58c0, L_0x1fb5b50, C4<0>, C4<0>;
L_0x1fb5f70 .functor AND 1, L_0x1fb5dc0, v0x1fb1ee0_0, C4<1>, C4<1>;
L_0x1fb6030 .functor OR 1, L_0x1fb5c60, L_0x1fb5f70, C4<0>, C4<0>;
L_0x1fb6280 .functor AND 1, L_0x1fb61a0, v0x1fb2040_0, C4<1>, C4<1>;
L_0x1fb64d0 .functor NOT 1, v0x1fb20e0_0, C4<0>, C4<0>, C4<0>;
L_0x1fb6640 .functor AND 1, L_0x1fb63e0, L_0x1fb64d0, C4<1>, C4<1>;
L_0x1fb6700 .functor OR 1, L_0x1fb6340, L_0x1fb6640, C4<0>, C4<0>;
L_0x1fb65d0 .functor AND 1, L_0x1fb68e0, v0x1fb20e0_0, C4<1>, C4<1>;
L_0x1fb6ad0 .functor NOT 1, v0x1fb1ee0_0, C4<0>, C4<0>, C4<0>;
L_0x1fb6bd0 .functor AND 1, L_0x1fb69d0, L_0x1fb6ad0, C4<1>, C4<1>;
L_0x1fb6c90 .functor OR 1, L_0x1fb65d0, L_0x1fb6bd0, C4<0>, C4<0>;
v0x1f80690_0 .net "B3_next", 0 0, L_0x1fb54d0;  alias, 1 drivers
v0x1f293c0_0 .net "Count_next", 0 0, L_0x1fb6700;  alias, 1 drivers
v0x1f294c0_0 .net "S1_next", 0 0, L_0x1fb6280;  alias, 1 drivers
v0x1f2ac50_0 .net "S_next", 0 0, L_0x1fb6030;  alias, 1 drivers
v0x1f2acf0_0 .net "Wait_next", 0 0, L_0x1fb6c90;  alias, 1 drivers
v0x1f2afe0_0 .net *"_ivl_10", 0 0, L_0x1f80520;  1 drivers
v0x1f80730_0 .net *"_ivl_12", 0 0, L_0x1f80590;  1 drivers
v0x1fb00c0_0 .net *"_ivl_14", 0 0, L_0x1fb58c0;  1 drivers
v0x1fb01a0_0 .net *"_ivl_17", 0 0, L_0x1fb59d0;  1 drivers
v0x1fb0280_0 .net *"_ivl_18", 0 0, L_0x1fb5aa0;  1 drivers
v0x1fb0360_0 .net *"_ivl_20", 0 0, L_0x1fb5b50;  1 drivers
v0x1fb0440_0 .net *"_ivl_22", 0 0, L_0x1fb5c60;  1 drivers
v0x1fb0520_0 .net *"_ivl_25", 0 0, L_0x1fb5dc0;  1 drivers
v0x1fb0600_0 .net *"_ivl_26", 0 0, L_0x1fb5f70;  1 drivers
v0x1fb06e0_0 .net *"_ivl_3", 0 0, L_0x1fb55c0;  1 drivers
v0x1fb07c0_0 .net *"_ivl_31", 0 0, L_0x1fb61a0;  1 drivers
v0x1fb08a0_0 .net *"_ivl_35", 0 0, L_0x1fb6340;  1 drivers
v0x1fb0980_0 .net *"_ivl_37", 0 0, L_0x1fb63e0;  1 drivers
v0x1fb0a60_0 .net *"_ivl_38", 0 0, L_0x1fb64d0;  1 drivers
v0x1fb0b40_0 .net *"_ivl_4", 0 0, L_0x1f53bf0;  1 drivers
v0x1fb0c20_0 .net *"_ivl_40", 0 0, L_0x1fb6640;  1 drivers
v0x1fb0d00_0 .net *"_ivl_45", 0 0, L_0x1fb68e0;  1 drivers
v0x1fb0de0_0 .net *"_ivl_46", 0 0, L_0x1fb65d0;  1 drivers
v0x1fb0ec0_0 .net *"_ivl_49", 0 0, L_0x1fb69d0;  1 drivers
v0x1fb0fa0_0 .net *"_ivl_50", 0 0, L_0x1fb6ad0;  1 drivers
v0x1fb1080_0 .net *"_ivl_52", 0 0, L_0x1fb6bd0;  1 drivers
v0x1fb1160_0 .net *"_ivl_6", 0 0, L_0x1f49690;  1 drivers
v0x1fb1240_0 .net *"_ivl_61", 3 0, L_0x1fb70e0;  1 drivers
v0x1fb1320_0 .net *"_ivl_9", 0 0, L_0x1fb5720;  1 drivers
v0x1fb1400_0 .net "ack", 0 0, v0x1fb1ee0_0;  alias, 1 drivers
v0x1fb14c0_0 .net "counting", 0 0, L_0x1fb6f80;  alias, 1 drivers
v0x1fb1580_0 .net "d", 0 0, v0x1fb2040_0;  alias, 1 drivers
v0x1fb1640_0 .net "done", 0 0, L_0x1fb6e90;  alias, 1 drivers
v0x1fb1910_0 .net "done_counting", 0 0, v0x1fb20e0_0;  alias, 1 drivers
v0x1fb19d0_0 .net "shift_ena", 0 0, L_0x1fb7390;  alias, 1 drivers
v0x1fb1a90_0 .net "state", 9 0, v0x1fb2340_0;  alias, 1 drivers
L_0x1fb54d0 .part v0x1fb2340_0, 6, 1;
L_0x1fb55c0 .part v0x1fb2340_0, 0, 1;
L_0x1fb5720 .part v0x1fb2340_0, 1, 1;
L_0x1fb59d0 .part v0x1fb2340_0, 3, 1;
L_0x1fb5dc0 .part v0x1fb2340_0, 9, 1;
L_0x1fb61a0 .part v0x1fb2340_0, 0, 1;
L_0x1fb6340 .part v0x1fb2340_0, 7, 1;
L_0x1fb63e0 .part v0x1fb2340_0, 8, 1;
L_0x1fb68e0 .part v0x1fb2340_0, 8, 1;
L_0x1fb69d0 .part v0x1fb2340_0, 9, 1;
L_0x1fb6e90 .part v0x1fb2340_0, 9, 1;
L_0x1fb6f80 .part v0x1fb2340_0, 8, 1;
L_0x1fb70e0 .part v0x1fb2340_0, 4, 4;
L_0x1fb7390 .reduce/or L_0x1fb70e0;
S_0x1fb1cf0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1f70160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1fb1ee0_0 .var "ack", 0 0;
v0x1fb1fa0_0 .net "clk", 0 0, v0x1fb4a60_0;  1 drivers
v0x1fb2040_0 .var "d", 0 0;
v0x1fb20e0_0 .var "done_counting", 0 0;
v0x1fb21b0_0 .var/2u "fail_onehot", 0 0;
v0x1fb22a0_0 .var/2u "failed", 0 0;
v0x1fb2340_0 .var "state", 9 0;
v0x1fb23e0_0 .net "tb_match", 0 0, L_0x1fb7eb0;  alias, 1 drivers
E_0x1f49650 .event posedge, v0x1fb1fa0_0;
E_0x1f48310/0 .event negedge, v0x1fb1fa0_0;
E_0x1f48310/1 .event posedge, v0x1fb1fa0_0;
E_0x1f48310 .event/or E_0x1f48310/0, E_0x1f48310/1;
S_0x1fb2540 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1f70160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1fb2750 .param/l "B0" 0 4 21, C4<0000001000>;
P_0x1fb2790 .param/l "B1" 0 4 22, C4<0000010000>;
P_0x1fb27d0 .param/l "B2" 0 4 23, C4<0000100000>;
P_0x1fb2810 .param/l "B3" 0 4 24, C4<0001000000>;
P_0x1fb2850 .param/l "Count" 0 4 25, C4<0010000000>;
P_0x1fb2890 .param/l "S" 0 4 17, C4<0000000001>;
P_0x1fb28d0 .param/l "S1" 0 4 18, C4<0000000010>;
P_0x1fb2910 .param/l "S11" 0 4 19, C4<0000000011>;
P_0x1fb2950 .param/l "S110" 0 4 20, C4<0000000100>;
P_0x1fb2990 .param/l "Wait" 0 4 26, C4<0100000000>;
v0x1fb3030_0 .var "B3_next", 0 0;
v0x1fb3110_0 .var "Count_next", 0 0;
v0x1fb31d0_0 .var "S1_next", 0 0;
v0x1fb3270_0 .var "S_next", 0 0;
v0x1fb3330_0 .var "Wait_next", 0 0;
v0x1fb3440_0 .net "ack", 0 0, v0x1fb1ee0_0;  alias, 1 drivers
v0x1fb3530_0 .var "counting", 0 0;
v0x1fb35f0_0 .net "d", 0 0, v0x1fb2040_0;  alias, 1 drivers
v0x1fb36e0_0 .var "done", 0 0;
v0x1fb37a0_0 .net "done_counting", 0 0, v0x1fb20e0_0;  alias, 1 drivers
v0x1fb3840_0 .var "shift_ena", 0 0;
v0x1fb3900_0 .net "state", 9 0, v0x1fb2340_0;  alias, 1 drivers
E_0x1f47ca0 .event anyedge, v0x1fb1910_0, v0x1fb1400_0, v0x1fb1580_0, v0x1fb1a90_0;
S_0x1fb3b90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1f70160;
 .timescale -12 -12;
E_0x1f93ab0 .event anyedge, v0x1fb5290_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fb5290_0;
    %nor/r;
    %assign/vec4 v0x1fb5290_0, 0;
    %wait E_0x1f93ab0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fb1cf0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb22a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb21b0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1fb1cf0;
T_2 ;
    %wait E_0x1f48310;
    %load/vec4 v0x1fb23e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fb22a0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1fb1cf0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fb1ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fb20e0_0, 0;
    %assign/vec4 v0x1fb2040_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1fb2340_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f48310;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1fb1ee0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1fb20e0_0, 0, 1;
    %store/vec4 v0x1fb2040_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1fb2340_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1f49650;
    %load/vec4 v0x1fb22a0_0;
    %assign/vec4 v0x1fb21b0_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f48310;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1fb1ee0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1fb20e0_0, 0, 1;
    %store/vec4 v0x1fb2040_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1fb2340_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1f49650;
    %load/vec4 v0x1fb21b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1fb22a0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1fb2540;
T_4 ;
    %wait E_0x1f47ca0;
    %load/vec4 v0x1fb3900_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb36e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3030_0, 0, 1;
    %load/vec4 v0x1fb35f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.15, 4;
    %load/vec4 v0x1fb3900_0;
    %pushi/vec4 4, 0, 10;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.15;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.14, 10;
    %load/vec4 v0x1fb3900_0;
    %pushi/vec4 256, 0, 10;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.13, 9;
    %load/vec4 v0x1fb3900_0;
    %pushi/vec4 2, 0, 10;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.13;
    %flag_set/vec4 8;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v0x1fb3270_0, 0, 1;
    %load/vec4 v0x1fb35f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.18, 4;
    %load/vec4 v0x1fb3900_0;
    %pushi/vec4 1, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.18;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v0x1fb31d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3110_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.22, 4;
    %load/vec4 v0x1fb3440_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.22;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.21, 9;
    %load/vec4 v0x1fb37a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.21;
    %flag_set/vec4 8;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0x1fb3330_0, 0, 1;
    %jmp T_4.10;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb36e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3840_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.24, 8;
T_4.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.24, 8;
 ; End of false expr.
    %blend;
T_4.24;
    %store/vec4 v0x1fb3030_0, 0, 1;
    %load/vec4 v0x1fb35f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.28, 4;
    %load/vec4 v0x1fb3900_0;
    %pushi/vec4 4, 0, 10;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.27, 9;
    %load/vec4 v0x1fb3900_0;
    %pushi/vec4 256, 0, 10;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.27;
    %flag_set/vec4 8;
    %jmp/0 T_4.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.26, 8;
T_4.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.26, 8;
 ; End of false expr.
    %blend;
T_4.26;
    %store/vec4 v0x1fb3270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb31d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3110_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.32, 4;
    %load/vec4 v0x1fb3440_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.31, 9;
    %load/vec4 v0x1fb37a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.31;
    %flag_set/vec4 8;
    %jmp/0 T_4.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.30, 8;
T_4.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.30, 8;
 ; End of false expr.
    %blend;
T_4.30;
    %store/vec4 v0x1fb3330_0, 0, 1;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb36e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3840_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.34, 8;
T_4.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.34, 8;
 ; End of false expr.
    %blend;
T_4.34;
    %store/vec4 v0x1fb3030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb31d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3110_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.38, 4;
    %load/vec4 v0x1fb3440_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.38;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.37, 9;
    %load/vec4 v0x1fb37a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.37;
    %flag_set/vec4 8;
    %jmp/0 T_4.35, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.36, 8;
T_4.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.36, 8;
 ; End of false expr.
    %blend;
T_4.36;
    %store/vec4 v0x1fb3330_0, 0, 1;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb36e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3840_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.39, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.40, 8;
T_4.39 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.40, 8;
 ; End of false expr.
    %blend;
T_4.40;
    %store/vec4 v0x1fb3030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb31d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3110_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.44, 4;
    %load/vec4 v0x1fb3440_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.44;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.43, 9;
    %load/vec4 v0x1fb37a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.43;
    %flag_set/vec4 8;
    %jmp/0 T_4.41, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.42, 8;
T_4.41 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.42, 8;
 ; End of false expr.
    %blend;
T_4.42;
    %store/vec4 v0x1fb3330_0, 0, 1;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb36e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fb3840_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x1fb3030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb31d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3110_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.50, 4;
    %load/vec4 v0x1fb3440_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.50;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.49, 9;
    %load/vec4 v0x1fb37a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.49;
    %flag_set/vec4 8;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x1fb3330_0, 0, 1;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb36e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fb3840_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.51, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.52, 8;
T_4.51 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.52, 8;
 ; End of false expr.
    %blend;
T_4.52;
    %store/vec4 v0x1fb3030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb31d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3110_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.56, 4;
    %load/vec4 v0x1fb3440_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.56;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.55, 9;
    %load/vec4 v0x1fb37a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.55;
    %flag_set/vec4 8;
    %jmp/0 T_4.53, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.54, 8;
T_4.53 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.54, 8;
 ; End of false expr.
    %blend;
T_4.54;
    %store/vec4 v0x1fb3330_0, 0, 1;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb36e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fb3840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb31d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3110_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.60, 4;
    %load/vec4 v0x1fb3440_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.60;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.59, 9;
    %load/vec4 v0x1fb37a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.59;
    %flag_set/vec4 8;
    %jmp/0 T_4.57, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.58, 8;
T_4.57 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.58, 8;
 ; End of false expr.
    %blend;
T_4.58;
    %store/vec4 v0x1fb3330_0, 0, 1;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb36e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fb3840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb31d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3110_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.64, 4;
    %load/vec4 v0x1fb3440_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.64;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.63, 9;
    %load/vec4 v0x1fb37a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.63;
    %flag_set/vec4 8;
    %jmp/0 T_4.61, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.62, 8;
T_4.61 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.62, 8;
 ; End of false expr.
    %blend;
T_4.62;
    %store/vec4 v0x1fb3330_0, 0, 1;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb36e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fb3530_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 64, 0, 10;
    %jmp/1 T_4.69, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 32, 0, 10;
    %flag_or 4, 8;
T_4.69;
    %jmp/1 T_4.68, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 16, 0, 10;
    %flag_or 4, 8;
T_4.68;
    %jmp/1 T_4.67, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 8, 0, 10;
    %flag_or 4, 8;
T_4.67;
    %flag_mov 8, 4;
    %jmp/0 T_4.65, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.66, 8;
T_4.65 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.66, 8;
 ; End of false expr.
    %blend;
T_4.66;
    %store/vec4 v0x1fb3840_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x1fb3030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb31d0_0, 0, 1;
    %load/vec4 v0x1fb37a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x1fb3110_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.76, 4;
    %load/vec4 v0x1fb3440_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.76;
    %flag_set/vec4 8;
    %jmp/0 T_4.74, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.75, 8;
T_4.74 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.75, 8;
 ; End of false expr.
    %blend;
T_4.75;
    %store/vec4 v0x1fb3330_0, 0, 1;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fb36e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3530_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 64, 0, 10;
    %jmp/1 T_4.81, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 32, 0, 10;
    %flag_or 4, 8;
T_4.81;
    %jmp/1 T_4.80, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 16, 0, 10;
    %flag_or 4, 8;
T_4.80;
    %jmp/1 T_4.79, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 8, 0, 10;
    %flag_or 4, 8;
T_4.79;
    %flag_mov 8, 4;
    %jmp/0 T_4.77, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.78, 8;
T_4.77 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.78, 8;
 ; End of false expr.
    %blend;
T_4.78;
    %store/vec4 v0x1fb3840_0, 0, 1;
    %load/vec4 v0x1fb3900_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.82, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.83, 8;
T_4.82 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.83, 8;
 ; End of false expr.
    %blend;
T_4.83;
    %store/vec4 v0x1fb3030_0, 0, 1;
    %load/vec4 v0x1fb35f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.87, 4;
    %load/vec4 v0x1fb3900_0;
    %pushi/vec4 4, 0, 10;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.87;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.86, 9;
    %load/vec4 v0x1fb3900_0;
    %pushi/vec4 256, 0, 10;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.86;
    %flag_set/vec4 8;
    %jmp/0 T_4.84, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.85, 8;
T_4.84 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.85, 8;
 ; End of false expr.
    %blend;
T_4.85;
    %store/vec4 v0x1fb3270_0, 0, 1;
    %load/vec4 v0x1fb35f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.90, 4;
    %load/vec4 v0x1fb3900_0;
    %pushi/vec4 1, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.90;
    %flag_set/vec4 8;
    %jmp/0 T_4.88, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.89, 8;
T_4.88 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.89, 8;
 ; End of false expr.
    %blend;
T_4.89;
    %store/vec4 v0x1fb31d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3110_0, 0, 1;
    %load/vec4 v0x1fb3440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.91, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.92, 8;
T_4.91 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.92, 8;
 ; End of false expr.
    %blend;
T_4.92;
    %store/vec4 v0x1fb3330_0, 0, 1;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1f70160;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb4a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb5290_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1f70160;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fb4a60_0;
    %inv;
    %store/vec4 v0x1fb4a60_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1f70160;
T_7 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fb1fa0_0, v0x1fb5400_0, v0x1fb4cd0_0, v0x1fb4d70_0, v0x1fb49c0_0, v0x1fb5150_0, v0x1fb3e70_0, v0x1fb3db0_0, v0x1fb42e0_0, v0x1fb4210_0, v0x1fb4140_0, v0x1fb4050_0, v0x1fb3fb0_0, v0x1fb3f10_0, v0x1fb4510_0, v0x1fb43b0_0, v0x1fb4ee0_0, v0x1fb4e10_0, v0x1fb4c00_0, v0x1fb4b30_0, v0x1fb5080_0, v0x1fb4fb0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1f70160;
T_8 ;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_8.3 ;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_8.5 ;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_8.7 ;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_8.9 ;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_8.11 ;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.13;
T_8.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_8.13 ;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.15;
T_8.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.15 ;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1f70160;
T_9 ;
    %wait E_0x1f48310;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb51f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
    %load/vec4 v0x1fb5330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb51f0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1fb3e70_0;
    %load/vec4 v0x1fb3e70_0;
    %load/vec4 v0x1fb3db0_0;
    %xor;
    %load/vec4 v0x1fb3e70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x1fb42e0_0;
    %load/vec4 v0x1fb42e0_0;
    %load/vec4 v0x1fb4210_0;
    %xor;
    %load/vec4 v0x1fb42e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x1fb4140_0;
    %load/vec4 v0x1fb4140_0;
    %load/vec4 v0x1fb4050_0;
    %xor;
    %load/vec4 v0x1fb4140_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.12 ;
    %load/vec4 v0x1fb3fb0_0;
    %load/vec4 v0x1fb3fb0_0;
    %load/vec4 v0x1fb3f10_0;
    %xor;
    %load/vec4 v0x1fb3fb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.16, 6;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.18 ;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.16 ;
    %load/vec4 v0x1fb4510_0;
    %load/vec4 v0x1fb4510_0;
    %load/vec4 v0x1fb43b0_0;
    %xor;
    %load/vec4 v0x1fb4510_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.20, 6;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.22 ;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.20 ;
    %load/vec4 v0x1fb4ee0_0;
    %load/vec4 v0x1fb4ee0_0;
    %load/vec4 v0x1fb4e10_0;
    %xor;
    %load/vec4 v0x1fb4ee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.24, 6;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.26 ;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.24 ;
    %load/vec4 v0x1fb4c00_0;
    %load/vec4 v0x1fb4c00_0;
    %load/vec4 v0x1fb4b30_0;
    %xor;
    %load/vec4 v0x1fb4c00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.28, 6;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.30 ;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.28 ;
    %load/vec4 v0x1fb5080_0;
    %load/vec4 v0x1fb5080_0;
    %load/vec4 v0x1fb4fb0_0;
    %xor;
    %load/vec4 v0x1fb5080_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.32, 6;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.34 ;
    %load/vec4 v0x1fb51f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb51f0_0, 4, 32;
T_9.32 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/review2015_fsmonehot/iter8/response2/top_module.sv";
