{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713989416425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713989416426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 22:10:16 2024 " "Processing started: Wed Apr 24 22:10:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713989416426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989416426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off embedsystems -c embedsystems " "Command: quartus_map --read_settings_files=on --write_settings_files=off embedsystems -c embedsystems" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989416426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713989416817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713989416818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-description " "Found design unit 1: reg-description" {  } { { "hdl/reg.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425107 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "hdl/reg.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989425107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/regtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/regtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regtest-tb " "Found design unit 1: regtest-tb" {  } { { "testbenches/regtest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/regtest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425109 ""} { "Info" "ISGN_ENTITY_NAME" "1 regtest " "Found entity 1: regtest" {  } { { "testbenches/regtest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/regtest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989425109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/multipleregtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/multipleregtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multipleregtest-tb " "Found design unit 1: multipleregtest-tb" {  } { { "testbenches/multipleregtest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/multipleregtest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425111 ""} { "Info" "ISGN_ENTITY_NAME" "1 multipleregtest " "Found entity 1: multipleregtest" {  } { { "testbenches/multipleregtest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/multipleregtest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989425111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-description " "Found design unit 1: pc-description" {  } { { "hdl/pc.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/pc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425113 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "hdl/pc.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989425113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/pctest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/pctest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pctest-tb " "Found design unit 1: pctest-tb" {  } { { "testbenches/pctest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/pctest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425115 ""} { "Info" "ISGN_ENTITY_NAME" "1 pctest " "Found entity 1: pctest" {  } { { "testbenches/pctest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/pctest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989425115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/ramiptest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/ramiptest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramiptest-tb " "Found design unit 1: ramiptest-tb" {  } { { "testbenches/ramiptest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/ramiptest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425117 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramiptest " "Found entity 1: ramiptest" {  } { { "testbenches/ramiptest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/ramiptest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989425117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/ramip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/ramip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramip-SYN " "Found design unit 1: ramip-SYN" {  } { { "hdl/ramip.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425119 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramip " "Found entity 1: ramip" {  } { { "hdl/ramip.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/ramip.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989425119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/progmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/progmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progmem-description " "Found design unit 1: progmem-description" {  } { { "hdl/progmem.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/progmem.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425121 ""} { "Info" "ISGN_ENTITY_NAME" "1 progmem " "Found entity 1: progmem" {  } { { "hdl/progmem.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/progmem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989425121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/progmemtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/progmemtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progmemtest-tb " "Found design unit 1: progmemtest-tb" {  } { { "testbenches/progmemtest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/progmemtest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425123 ""} { "Info" "ISGN_ENTITY_NAME" "1 progmemtest " "Found entity 1: progmemtest" {  } { { "testbenches/progmemtest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/progmemtest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989425123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/microcountertest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/microcountertest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microcountertest-tb " "Found design unit 1: microcountertest-tb" {  } { { "testbenches/microcountertest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/microcountertest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425125 ""} { "Info" "ISGN_ENTITY_NAME" "1 microcountertest " "Found entity 1: microcountertest" {  } { { "testbenches/microcountertest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/microcountertest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989425125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/microcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microcounter-description " "Found design unit 1: microcounter-description" {  } { { "hdl/microcounter.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/microcounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425127 ""} { "Info" "ISGN_ENTITY_NAME" "1 microcounter " "Found entity 1: microcounter" {  } { { "hdl/microcounter.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/microcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989425127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/modulestest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/modulestest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulestest-tb " "Found design unit 1: modulestest-tb" {  } { { "testbenches/modulestest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/modulestest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425128 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulestest " "Found entity 1: modulestest" {  } { { "testbenches/modulestest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/modulestest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989425128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-description " "Found design unit 1: alu-description" {  } { { "hdl/alu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425130 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hdl/alu.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989425130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/alutest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/alutest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alutest-tb " "Found design unit 1: alutest-tb" {  } { { "testbenches/alutest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/alutest.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425132 ""} { "Info" "ISGN_ENTITY_NAME" "1 alutest " "Found entity 1: alutest" {  } { { "testbenches/alutest.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/testbenches/alutest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989425132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/flagsreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/flagsreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flreg-description " "Found design unit 1: flreg-description" {  } { { "hdl/flagsreg.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/flagsreg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425134 ""} { "Info" "ISGN_ENTITY_NAME" "1 flreg " "Found entity 1: flreg" {  } { { "hdl/flagsreg.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/flagsreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713989425134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989425134 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "ld flagsreg.vhd(24) " "VHDL error at flagsreg.vhd(24): object \"ld\" is used but not declared" {  } { { "hdl/flagsreg.vhd" "" { Text "C:/Users/Perry/Documents/GitHub/Embedded-systems-final-assignment/quartus_project/hdl/flagsreg.vhd" 24 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1713989425137 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713989425224 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 24 22:10:25 2024 " "Processing ended: Wed Apr 24 22:10:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713989425224 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713989425224 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713989425224 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989425224 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713989425822 ""}
