 
****************************************
Report : timing
        -path full
        -delay max
        -group INPUTS
        -max_paths 1
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Tue Apr 11 00:13:46 2023
****************************************

Operating Conditions: ss0p75v125c   Library: saed32hvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32hvt_ss0p75v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  input external delay                                    0.00       0.10 r
  winc (in)                                               0.03       0.13 r
  io_b_winc/DOUT (I1025_NS)                               0.40       0.53 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.53 r
  wptr_full/U17/Y (AND4X1_LVT)                            0.09       0.62 r
  wptr_full/U14/Y (NAND3X0_LVT)                           0.07       0.69 f
  wptr_full/U13/Y (XOR2X2_LVT)                            0.13       0.82 r
  wptr_full/U18/Y (MUX21X2_LVT)                           0.12       0.94 f
  wptr_full/U23/Y (XNOR2X2_LVT)                           0.11       1.05 r
  wptr_full/U22/Y (NAND4X0_LVT)                           0.05       1.09 f
  wptr_full/U52/Y (NOR3X0_LVT)                            0.11       1.20 r
  wptr_full/wfull_reg/D (SDFFARX1_LVT)                    0.00       1.20 r
  data arrival time                                                  1.20

  clock wclk (rise edge)                                  1.18       1.18
  clock network delay (ideal)                             0.10       1.28
  clock uncertainty                                      -0.07       1.21
  wptr_full/wfull_reg/CLK (SDFFARX1_LVT)                  0.00       1.21 r
  library setup time                                     -0.16       1.05
  data required time                                                 1.05
  --------------------------------------------------------------------------
  data required time                                                 1.05
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


1
