
STM32F405_EPS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a260  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000430  0800a3f0  0800a3f0  0000b3f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a820  0800a820  0000c214  2**0
                  CONTENTS
  4 .ARM          00000008  0800a820  0800a820  0000b820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a828  0800a828  0000c214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a828  0800a828  0000b828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a82c  0800a82c  0000b82c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000214  20000000  0800a830  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c214  2**0
                  CONTENTS
 10 .bss          000009dc  20000214  20000214  0000c214  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000bf0  20000bf0  0000c214  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c214  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019a0a  00000000  00000000  0000c244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ced  00000000  00000000  00025c4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015d8  00000000  00000000  00029940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001100  00000000  00000000  0002af18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024bd9  00000000  00000000  0002c018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002061a  00000000  00000000  00050bf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d48be  00000000  00000000  0007120b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00145ac9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006d9c  00000000  00000000  00145b0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  0014c8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000214 	.word	0x20000214
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a3d8 	.word	0x0800a3d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000218 	.word	0x20000218
 80001cc:	0800a3d8 	.word	0x0800a3d8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ede:	463b      	mov	r3, r7
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	605a      	str	r2, [r3, #4]
 8000ee6:	609a      	str	r2, [r3, #8]
 8000ee8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000eea:	4b7c      	ldr	r3, [pc, #496]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000eec:	4a7c      	ldr	r2, [pc, #496]	@ (80010e0 <MX_ADC1_Init+0x208>)
 8000eee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ef0:	4b7a      	ldr	r3, [pc, #488]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ef6:	4b79      	ldr	r3, [pc, #484]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000efc:	4b77      	ldr	r3, [pc, #476]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000efe:	2201      	movs	r2, #1
 8000f00:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f02:	4b76      	ldr	r3, [pc, #472]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000f04:	2201      	movs	r2, #1
 8000f06:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f08:	4b74      	ldr	r3, [pc, #464]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f10:	4b72      	ldr	r3, [pc, #456]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f16:	4b71      	ldr	r3, [pc, #452]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000f18:	4a72      	ldr	r2, [pc, #456]	@ (80010e4 <MX_ADC1_Init+0x20c>)
 8000f1a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f1c:	4b6f      	ldr	r3, [pc, #444]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 14;
 8000f22:	4b6e      	ldr	r3, [pc, #440]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000f24:	220e      	movs	r2, #14
 8000f26:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f28:	4b6c      	ldr	r3, [pc, #432]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f30:	4b6a      	ldr	r3, [pc, #424]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000f32:	2201      	movs	r2, #1
 8000f34:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f36:	4869      	ldr	r0, [pc, #420]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000f38:	f002 f818 	bl	8002f6c <HAL_ADC_Init>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000f42:	f001 f99b 	bl	800227c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f46:	2301      	movs	r3, #1
 8000f48:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000f4e:	2307      	movs	r3, #7
 8000f50:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f52:	463b      	mov	r3, r7
 8000f54:	4619      	mov	r1, r3
 8000f56:	4861      	ldr	r0, [pc, #388]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000f58:	f002 fa8a 	bl	8003470 <HAL_ADC_ConfigChannel>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000f62:	f001 f98b 	bl	800227c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000f66:	2302      	movs	r3, #2
 8000f68:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f6a:	2302      	movs	r3, #2
 8000f6c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f6e:	463b      	mov	r3, r7
 8000f70:	4619      	mov	r1, r3
 8000f72:	485a      	ldr	r0, [pc, #360]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000f74:	f002 fa7c 	bl	8003470 <HAL_ADC_ConfigChannel>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000f7e:	f001 f97d 	bl	800227c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000f82:	2304      	movs	r3, #4
 8000f84:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000f86:	2303      	movs	r3, #3
 8000f88:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f8a:	463b      	mov	r3, r7
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4853      	ldr	r0, [pc, #332]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000f90:	f002 fa6e 	bl	8003470 <HAL_ADC_ConfigChannel>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000f9a:	f001 f96f 	bl	800227c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000f9e:	2305      	movs	r3, #5
 8000fa0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000fa2:	2304      	movs	r3, #4
 8000fa4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fa6:	463b      	mov	r3, r7
 8000fa8:	4619      	mov	r1, r3
 8000faa:	484c      	ldr	r0, [pc, #304]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000fac:	f002 fa60 	bl	8003470 <HAL_ADC_ConfigChannel>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000fb6:	f001 f961 	bl	800227c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000fba:	2306      	movs	r3, #6
 8000fbc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000fbe:	2305      	movs	r3, #5
 8000fc0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fc2:	463b      	mov	r3, r7
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	4845      	ldr	r0, [pc, #276]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000fc8:	f002 fa52 	bl	8003470 <HAL_ADC_ConfigChannel>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000fd2:	f001 f953 	bl	800227c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000fd6:	2307      	movs	r3, #7
 8000fd8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8000fda:	2306      	movs	r3, #6
 8000fdc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fde:	463b      	mov	r3, r7
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	483e      	ldr	r0, [pc, #248]	@ (80010dc <MX_ADC1_Init+0x204>)
 8000fe4:	f002 fa44 	bl	8003470 <HAL_ADC_ConfigChannel>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8000fee:	f001 f945 	bl	800227c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000ff2:	2308      	movs	r3, #8
 8000ff4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8000ff6:	2307      	movs	r3, #7
 8000ff8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ffa:	463b      	mov	r3, r7
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4837      	ldr	r0, [pc, #220]	@ (80010dc <MX_ADC1_Init+0x204>)
 8001000:	f002 fa36 	bl	8003470 <HAL_ADC_ConfigChannel>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 800100a:	f001 f937 	bl	800227c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800100e:	2309      	movs	r3, #9
 8001010:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001012:	2308      	movs	r3, #8
 8001014:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001016:	463b      	mov	r3, r7
 8001018:	4619      	mov	r1, r3
 800101a:	4830      	ldr	r0, [pc, #192]	@ (80010dc <MX_ADC1_Init+0x204>)
 800101c:	f002 fa28 	bl	8003470 <HAL_ADC_ConfigChannel>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 8001026:	f001 f929 	bl	800227c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800102a:	230a      	movs	r3, #10
 800102c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 800102e:	2309      	movs	r3, #9
 8001030:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001032:	463b      	mov	r3, r7
 8001034:	4619      	mov	r1, r3
 8001036:	4829      	ldr	r0, [pc, #164]	@ (80010dc <MX_ADC1_Init+0x204>)
 8001038:	f002 fa1a 	bl	8003470 <HAL_ADC_ConfigChannel>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <MX_ADC1_Init+0x16e>
  {
    Error_Handler();
 8001042:	f001 f91b 	bl	800227c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001046:	230b      	movs	r3, #11
 8001048:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 800104a:	230a      	movs	r3, #10
 800104c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800104e:	463b      	mov	r3, r7
 8001050:	4619      	mov	r1, r3
 8001052:	4822      	ldr	r0, [pc, #136]	@ (80010dc <MX_ADC1_Init+0x204>)
 8001054:	f002 fa0c 	bl	8003470 <HAL_ADC_ConfigChannel>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_ADC1_Init+0x18a>
  {
    Error_Handler();
 800105e:	f001 f90d 	bl	800227c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001062:	230c      	movs	r3, #12
 8001064:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8001066:	230b      	movs	r3, #11
 8001068:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800106a:	463b      	mov	r3, r7
 800106c:	4619      	mov	r1, r3
 800106e:	481b      	ldr	r0, [pc, #108]	@ (80010dc <MX_ADC1_Init+0x204>)
 8001070:	f002 f9fe 	bl	8003470 <HAL_ADC_ConfigChannel>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_ADC1_Init+0x1a6>
  {
    Error_Handler();
 800107a:	f001 f8ff 	bl	800227c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800107e:	230d      	movs	r3, #13
 8001080:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8001082:	230c      	movs	r3, #12
 8001084:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001086:	463b      	mov	r3, r7
 8001088:	4619      	mov	r1, r3
 800108a:	4814      	ldr	r0, [pc, #80]	@ (80010dc <MX_ADC1_Init+0x204>)
 800108c:	f002 f9f0 	bl	8003470 <HAL_ADC_ConfigChannel>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_ADC1_Init+0x1c2>
  {
    Error_Handler();
 8001096:	f001 f8f1 	bl	800227c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800109a:	230e      	movs	r3, #14
 800109c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 800109e:	230d      	movs	r3, #13
 80010a0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010a2:	463b      	mov	r3, r7
 80010a4:	4619      	mov	r1, r3
 80010a6:	480d      	ldr	r0, [pc, #52]	@ (80010dc <MX_ADC1_Init+0x204>)
 80010a8:	f002 f9e2 	bl	8003470 <HAL_ADC_ConfigChannel>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_ADC1_Init+0x1de>
  {
    Error_Handler();
 80010b2:	f001 f8e3 	bl	800227c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80010b6:	230f      	movs	r3, #15
 80010b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 80010ba:	230e      	movs	r3, #14
 80010bc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010be:	463b      	mov	r3, r7
 80010c0:	4619      	mov	r1, r3
 80010c2:	4806      	ldr	r0, [pc, #24]	@ (80010dc <MX_ADC1_Init+0x204>)
 80010c4:	f002 f9d4 	bl	8003470 <HAL_ADC_ConfigChannel>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_ADC1_Init+0x1fa>
  {
    Error_Handler();
 80010ce:	f001 f8d5 	bl	800227c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010d2:	bf00      	nop
 80010d4:	3710      	adds	r7, #16
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000230 	.word	0x20000230
 80010e0:	40012000 	.word	0x40012000
 80010e4:	0f000001 	.word	0x0f000001

080010e8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08c      	sub	sp, #48	@ 0x30
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f0:	f107 031c 	add.w	r3, r7, #28
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]
 80010fe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a4d      	ldr	r2, [pc, #308]	@ (800123c <HAL_ADC_MspInit+0x154>)
 8001106:	4293      	cmp	r3, r2
 8001108:	f040 8094 	bne.w	8001234 <HAL_ADC_MspInit+0x14c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800110c:	2300      	movs	r3, #0
 800110e:	61bb      	str	r3, [r7, #24]
 8001110:	4b4b      	ldr	r3, [pc, #300]	@ (8001240 <HAL_ADC_MspInit+0x158>)
 8001112:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001114:	4a4a      	ldr	r2, [pc, #296]	@ (8001240 <HAL_ADC_MspInit+0x158>)
 8001116:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800111a:	6453      	str	r3, [r2, #68]	@ 0x44
 800111c:	4b48      	ldr	r3, [pc, #288]	@ (8001240 <HAL_ADC_MspInit+0x158>)
 800111e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001120:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001124:	61bb      	str	r3, [r7, #24]
 8001126:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001128:	2300      	movs	r3, #0
 800112a:	617b      	str	r3, [r7, #20]
 800112c:	4b44      	ldr	r3, [pc, #272]	@ (8001240 <HAL_ADC_MspInit+0x158>)
 800112e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001130:	4a43      	ldr	r2, [pc, #268]	@ (8001240 <HAL_ADC_MspInit+0x158>)
 8001132:	f043 0304 	orr.w	r3, r3, #4
 8001136:	6313      	str	r3, [r2, #48]	@ 0x30
 8001138:	4b41      	ldr	r3, [pc, #260]	@ (8001240 <HAL_ADC_MspInit+0x158>)
 800113a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113c:	f003 0304 	and.w	r3, r3, #4
 8001140:	617b      	str	r3, [r7, #20]
 8001142:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001144:	2300      	movs	r3, #0
 8001146:	613b      	str	r3, [r7, #16]
 8001148:	4b3d      	ldr	r3, [pc, #244]	@ (8001240 <HAL_ADC_MspInit+0x158>)
 800114a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114c:	4a3c      	ldr	r2, [pc, #240]	@ (8001240 <HAL_ADC_MspInit+0x158>)
 800114e:	f043 0301 	orr.w	r3, r3, #1
 8001152:	6313      	str	r3, [r2, #48]	@ 0x30
 8001154:	4b3a      	ldr	r3, [pc, #232]	@ (8001240 <HAL_ADC_MspInit+0x158>)
 8001156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	613b      	str	r3, [r7, #16]
 800115e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001160:	2300      	movs	r3, #0
 8001162:	60fb      	str	r3, [r7, #12]
 8001164:	4b36      	ldr	r3, [pc, #216]	@ (8001240 <HAL_ADC_MspInit+0x158>)
 8001166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001168:	4a35      	ldr	r2, [pc, #212]	@ (8001240 <HAL_ADC_MspInit+0x158>)
 800116a:	f043 0302 	orr.w	r3, r3, #2
 800116e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001170:	4b33      	ldr	r3, [pc, #204]	@ (8001240 <HAL_ADC_MspInit+0x158>)
 8001172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001174:	f003 0302 	and.w	r3, r3, #2
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800117c:	233f      	movs	r3, #63	@ 0x3f
 800117e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001180:	2303      	movs	r3, #3
 8001182:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	2300      	movs	r3, #0
 8001186:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001188:	f107 031c 	add.w	r3, r7, #28
 800118c:	4619      	mov	r1, r3
 800118e:	482d      	ldr	r0, [pc, #180]	@ (8001244 <HAL_ADC_MspInit+0x15c>)
 8001190:	f003 f89a 	bl	80042c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 8001194:	23f6      	movs	r3, #246	@ 0xf6
 8001196:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001198:	2303      	movs	r3, #3
 800119a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119c:	2300      	movs	r3, #0
 800119e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a0:	f107 031c 	add.w	r3, r7, #28
 80011a4:	4619      	mov	r1, r3
 80011a6:	4828      	ldr	r0, [pc, #160]	@ (8001248 <HAL_ADC_MspInit+0x160>)
 80011a8:	f003 f88e 	bl	80042c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80011ac:	2303      	movs	r3, #3
 80011ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011b0:	2303      	movs	r3, #3
 80011b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b4:	2300      	movs	r3, #0
 80011b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b8:	f107 031c 	add.w	r3, r7, #28
 80011bc:	4619      	mov	r1, r3
 80011be:	4823      	ldr	r0, [pc, #140]	@ (800124c <HAL_ADC_MspInit+0x164>)
 80011c0:	f003 f882 	bl	80042c8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80011c4:	4b22      	ldr	r3, [pc, #136]	@ (8001250 <HAL_ADC_MspInit+0x168>)
 80011c6:	4a23      	ldr	r2, [pc, #140]	@ (8001254 <HAL_ADC_MspInit+0x16c>)
 80011c8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80011ca:	4b21      	ldr	r3, [pc, #132]	@ (8001250 <HAL_ADC_MspInit+0x168>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001250 <HAL_ADC_MspInit+0x168>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001250 <HAL_ADC_MspInit+0x168>)
 80011d8:	2200      	movs	r2, #0
 80011da:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001250 <HAL_ADC_MspInit+0x168>)
 80011de:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011e2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001250 <HAL_ADC_MspInit+0x168>)
 80011e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80011ea:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011ec:	4b18      	ldr	r3, [pc, #96]	@ (8001250 <HAL_ADC_MspInit+0x168>)
 80011ee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011f2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80011f4:	4b16      	ldr	r3, [pc, #88]	@ (8001250 <HAL_ADC_MspInit+0x168>)
 80011f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011fa:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80011fc:	4b14      	ldr	r3, [pc, #80]	@ (8001250 <HAL_ADC_MspInit+0x168>)
 80011fe:	2200      	movs	r2, #0
 8001200:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001202:	4b13      	ldr	r3, [pc, #76]	@ (8001250 <HAL_ADC_MspInit+0x168>)
 8001204:	2200      	movs	r2, #0
 8001206:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001208:	4811      	ldr	r0, [pc, #68]	@ (8001250 <HAL_ADC_MspInit+0x168>)
 800120a:	f002 fced 	bl	8003be8 <HAL_DMA_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 8001214:	f001 f832 	bl	800227c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	4a0d      	ldr	r2, [pc, #52]	@ (8001250 <HAL_ADC_MspInit+0x168>)
 800121c:	639a      	str	r2, [r3, #56]	@ 0x38
 800121e:	4a0c      	ldr	r2, [pc, #48]	@ (8001250 <HAL_ADC_MspInit+0x168>)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001224:	2200      	movs	r2, #0
 8001226:	2100      	movs	r1, #0
 8001228:	2012      	movs	r0, #18
 800122a:	f002 fca6 	bl	8003b7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800122e:	2012      	movs	r0, #18
 8001230:	f002 fcbf 	bl	8003bb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001234:	bf00      	nop
 8001236:	3730      	adds	r7, #48	@ 0x30
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	40012000 	.word	0x40012000
 8001240:	40023800 	.word	0x40023800
 8001244:	40020800 	.word	0x40020800
 8001248:	40020000 	.word	0x40020000
 800124c:	40020400 	.word	0x40020400
 8001250:	20000278 	.word	0x20000278
 8001254:	40026410 	.word	0x40026410

08001258 <BQ76905_WriteSubcommand>:
#include "bms.h"
#include "i2c.h"
#include "usart.h"

// Función para enviar un subcomando al BQ76905 (no requiere checksum)
HAL_StatusTypeDef BQ76905_WriteSubcommand(BQ76905_Device *bms, BQ76905_Registers subcmd) {
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af02      	add	r7, sp, #8
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	460b      	mov	r3, r1
 8001262:	807b      	strh	r3, [r7, #2]
    uint8_t tx[3] = {BASE_SUBCOMMAND_ADDRESS, (uint8_t)(subcmd & 0xFF), (uint8_t)(subcmd >> 8)};
 8001264:	233e      	movs	r3, #62	@ 0x3e
 8001266:	733b      	strb	r3, [r7, #12]
 8001268:	887b      	ldrh	r3, [r7, #2]
 800126a:	b2db      	uxtb	r3, r3
 800126c:	737b      	strb	r3, [r7, #13]
 800126e:	887b      	ldrh	r3, [r7, #2]
 8001270:	0a1b      	lsrs	r3, r3, #8
 8001272:	b29b      	uxth	r3, r3
 8001274:	b2db      	uxtb	r3, r3
 8001276:	73bb      	strb	r3, [r7, #14]
    return HAL_I2C_Master_Transmit(bms->hi2c, BQ76905_I2C_ADDR, tx, 3, HAL_MAX_DELAY);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6818      	ldr	r0, [r3, #0]
 800127c:	f107 020c 	add.w	r2, r7, #12
 8001280:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001284:	9300      	str	r3, [sp, #0]
 8001286:	2303      	movs	r3, #3
 8001288:	2110      	movs	r1, #16
 800128a:	f003 fb31 	bl	80048f0 <HAL_I2C_Master_Transmit>
 800128e:	4603      	mov	r3, r0
}
 8001290:	4618      	mov	r0, r3
 8001292:	3710      	adds	r7, #16
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <BQ76905_WriteRegister>:


// Función para escribir en un registro (requiere checksum si es de memoria)
HAL_StatusTypeDef BQ76905_WriteRegister(BQ76905_Device *bms, BQ76905_Registers reg, uint8_t *data, uint8_t len) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b090      	sub	sp, #64	@ 0x40
 800129c:	af02      	add	r7, sp, #8
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	607a      	str	r2, [r7, #4]
 80012a2:	461a      	mov	r2, r3
 80012a4:	460b      	mov	r3, r1
 80012a6:	817b      	strh	r3, [r7, #10]
 80012a8:	4613      	mov	r3, r2
 80012aa:	727b      	strb	r3, [r7, #9]
    uint8_t tx[32];
    tx[0] = BASE_SUBCOMMAND_ADDRESS; // Dirección base
 80012ac:	233e      	movs	r3, #62	@ 0x3e
 80012ae:	753b      	strb	r3, [r7, #20]
    tx[1] = (uint8_t)(reg & 0xFF);  // LSB del registro
 80012b0:	897b      	ldrh	r3, [r7, #10]
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	757b      	strb	r3, [r7, #21]
    tx[2] = (uint8_t)(reg >> 8);    // MSB del registro
 80012b6:	897b      	ldrh	r3, [r7, #10]
 80012b8:	0a1b      	lsrs	r3, r3, #8
 80012ba:	b29b      	uxth	r3, r3
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	75bb      	strb	r3, [r7, #22]

    // Copiar datos al buffer de transmisión
    memcpy(&tx[3], data, len);
 80012c0:	7a7a      	ldrb	r2, [r7, #9]
 80012c2:	f107 0314 	add.w	r3, r7, #20
 80012c6:	3303      	adds	r3, #3
 80012c8:	6879      	ldr	r1, [r7, #4]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f006 ffaf 	bl	800822e <memcpy>

    // Enviar datos al registro
    HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(bms->hi2c, BQ76905_I2C_ADDR, tx, len + 3, HAL_MAX_DELAY);
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	6818      	ldr	r0, [r3, #0]
 80012d4:	7a7b      	ldrb	r3, [r7, #9]
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	3303      	adds	r3, #3
 80012da:	b29b      	uxth	r3, r3
 80012dc:	f107 0214 	add.w	r2, r7, #20
 80012e0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80012e4:	9100      	str	r1, [sp, #0]
 80012e6:	2110      	movs	r1, #16
 80012e8:	f003 fb02 	bl	80048f0 <HAL_I2C_Master_Transmit>
 80012ec:	4603      	mov	r3, r0
 80012ee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (ret != HAL_OK) return ret;
 80012f2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d002      	beq.n	8001300 <BQ76905_WriteRegister+0x68>
 80012fa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80012fe:	e006      	b.n	800130e <BQ76905_WriteRegister+0x76>

    // Si el registro pertenece a la memoria, escribir checksum
    return BQ76905_WriteChecksum(bms, reg, data, len);
 8001300:	7a7b      	ldrb	r3, [r7, #9]
 8001302:	8979      	ldrh	r1, [r7, #10]
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	68f8      	ldr	r0, [r7, #12]
 8001308:	f000 f805 	bl	8001316 <BQ76905_WriteChecksum>
 800130c:	4603      	mov	r3, r0
}
 800130e:	4618      	mov	r0, r3
 8001310:	3738      	adds	r7, #56	@ 0x38
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}

08001316 <BQ76905_WriteChecksum>:

// Función para calcular y escribir el checksum
HAL_StatusTypeDef BQ76905_WriteChecksum(BQ76905_Device *bms, BQ76905_Registers reg, uint8_t *data, uint8_t len) {
 8001316:	b580      	push	{r7, lr}
 8001318:	b088      	sub	sp, #32
 800131a:	af02      	add	r7, sp, #8
 800131c:	60f8      	str	r0, [r7, #12]
 800131e:	607a      	str	r2, [r7, #4]
 8001320:	461a      	mov	r2, r3
 8001322:	460b      	mov	r3, r1
 8001324:	817b      	strh	r3, [r7, #10]
 8001326:	4613      	mov	r3, r2
 8001328:	727b      	strb	r3, [r7, #9]
    uint8_t sum = (uint8_t)(reg & 0xFF) + (uint8_t)(reg >> 8);
 800132a:	897b      	ldrh	r3, [r7, #10]
 800132c:	b2da      	uxtb	r2, r3
 800132e:	897b      	ldrh	r3, [r7, #10]
 8001330:	0a1b      	lsrs	r3, r3, #8
 8001332:	b29b      	uxth	r3, r3
 8001334:	b2db      	uxtb	r3, r3
 8001336:	4413      	add	r3, r2
 8001338:	75fb      	strb	r3, [r7, #23]

    for (uint8_t i = 0; i < len; i++) {
 800133a:	2300      	movs	r3, #0
 800133c:	75bb      	strb	r3, [r7, #22]
 800133e:	e009      	b.n	8001354 <BQ76905_WriteChecksum+0x3e>
        sum += data[i];
 8001340:	7dbb      	ldrb	r3, [r7, #22]
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	4413      	add	r3, r2
 8001346:	781a      	ldrb	r2, [r3, #0]
 8001348:	7dfb      	ldrb	r3, [r7, #23]
 800134a:	4413      	add	r3, r2
 800134c:	75fb      	strb	r3, [r7, #23]
    for (uint8_t i = 0; i < len; i++) {
 800134e:	7dbb      	ldrb	r3, [r7, #22]
 8001350:	3301      	adds	r3, #1
 8001352:	75bb      	strb	r3, [r7, #22]
 8001354:	7dba      	ldrb	r2, [r7, #22]
 8001356:	7a7b      	ldrb	r3, [r7, #9]
 8001358:	429a      	cmp	r2, r3
 800135a:	d3f1      	bcc.n	8001340 <BQ76905_WriteChecksum+0x2a>
    }

    uint8_t chksum = ~sum;      // Invertimos el complemento a uno
 800135c:	7dfb      	ldrb	r3, [r7, #23]
 800135e:	43db      	mvns	r3, r3
 8001360:	757b      	strb	r3, [r7, #21]
    uint8_t lengthVal = len + 4;  // Longitud = datos + dirección + (checksum + longitud)
 8001362:	7a7b      	ldrb	r3, [r7, #9]
 8001364:	3304      	adds	r3, #4
 8001366:	753b      	strb	r3, [r7, #20]

    uint8_t tx[3] = {0x60, chksum, lengthVal};  // Dirección del checksum
 8001368:	2360      	movs	r3, #96	@ 0x60
 800136a:	743b      	strb	r3, [r7, #16]
 800136c:	7d7b      	ldrb	r3, [r7, #21]
 800136e:	747b      	strb	r3, [r7, #17]
 8001370:	7d3b      	ldrb	r3, [r7, #20]
 8001372:	74bb      	strb	r3, [r7, #18]
    return HAL_I2C_Master_Transmit(bms->hi2c, BQ76905_I2C_ADDR, tx, 3, HAL_MAX_DELAY);
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	6818      	ldr	r0, [r3, #0]
 8001378:	f107 0210 	add.w	r2, r7, #16
 800137c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	2303      	movs	r3, #3
 8001384:	2110      	movs	r1, #16
 8001386:	f003 fab3 	bl	80048f0 <HAL_I2C_Master_Transmit>
 800138a:	4603      	mov	r3, r0
}
 800138c:	4618      	mov	r0, r3
 800138e:	3718      	adds	r7, #24
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <BQ76905_ReadRegister>:


// Función para leer un registro
HAL_StatusTypeDef BQ76905_ReadRegister(BQ76905_Device *bms, BQ76905_Registers reg, uint8_t *rxData, uint8_t len) {
 8001394:	b580      	push	{r7, lr}
 8001396:	b088      	sub	sp, #32
 8001398:	af02      	add	r7, sp, #8
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	607a      	str	r2, [r7, #4]
 800139e:	461a      	mov	r2, r3
 80013a0:	460b      	mov	r3, r1
 80013a2:	817b      	strh	r3, [r7, #10]
 80013a4:	4613      	mov	r3, r2
 80013a6:	727b      	strb	r3, [r7, #9]
    HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(bms->hi2c, BQ76905_I2C_ADDR, (uint8_t*)&reg, 1, HAL_MAX_DELAY);
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	6818      	ldr	r0, [r3, #0]
 80013ac:	f107 020a 	add.w	r2, r7, #10
 80013b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013b4:	9300      	str	r3, [sp, #0]
 80013b6:	2301      	movs	r3, #1
 80013b8:	2110      	movs	r1, #16
 80013ba:	f003 fa99 	bl	80048f0 <HAL_I2C_Master_Transmit>
 80013be:	4603      	mov	r3, r0
 80013c0:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) return ret;
 80013c2:	7dfb      	ldrb	r3, [r7, #23]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <BQ76905_ReadRegister+0x38>
 80013c8:	7dfb      	ldrb	r3, [r7, #23]
 80013ca:	e00b      	b.n	80013e4 <BQ76905_ReadRegister+0x50>
    return HAL_I2C_Master_Receive(bms->hi2c, BQ76905_I2C_ADDR, rxData, len, HAL_MAX_DELAY);
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	6818      	ldr	r0, [r3, #0]
 80013d0:	7a7b      	ldrb	r3, [r7, #9]
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80013d8:	9200      	str	r2, [sp, #0]
 80013da:	687a      	ldr	r2, [r7, #4]
 80013dc:	2110      	movs	r1, #16
 80013de:	f003 fb85 	bl	8004aec <HAL_I2C_Master_Receive>
 80013e2:	4603      	mov	r3, r0
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3718      	adds	r7, #24
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}

080013ec <BQ76905_Configure>:


// Función para configurar el BQ76905
void BQ76905_Configure(BQ76905_Device *bms) {
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b086      	sub	sp, #24
 80013f0:	af02      	add	r7, sp, #8
 80013f2:	6078      	str	r0, [r7, #4]
    uint8_t data[3];

    // Entrar en modo CONFIG_UPDATE
    BQ76905_WriteSubcommand(bms, CONFIG_UPDATE);
 80013f4:	2190      	movs	r1, #144	@ 0x90
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f7ff ff2e 	bl	8001258 <BQ76905_WriteSubcommand>

    // Configurar VCell Mode (2 celdas)
    data[0] = 0x02;
 80013fc:	2302      	movs	r3, #2
 80013fe:	733b      	strb	r3, [r7, #12]
    BQ76905_WriteRegister(bms, VCELL_MODE, data, 1);
 8001400:	f107 020c 	add.w	r2, r7, #12
 8001404:	2301      	movs	r3, #1
 8001406:	f249 011b 	movw	r1, #36891	@ 0x901b
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f7ff ff44 	bl	8001298 <BQ76905_WriteRegister>

    // Habilita protecciones OCC, OCD, SCD y COV
    data[0] = 0xE1;	//11100001
 8001410:	23e1      	movs	r3, #225	@ 0xe1
 8001412:	733b      	strb	r3, [r7, #12]
    BQ76905_WriteRegister(bms, ENABLED_PROT_A, data, 1);
 8001414:	f107 020c 	add.w	r2, r7, #12
 8001418:	2301      	movs	r3, #1
 800141a:	f249 0124 	movw	r1, #36900	@ 0x9024
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff ff3a 	bl	8001298 <BQ76905_WriteRegister>

    // Umbral de bajo voltaje (en mV) 0x0B *256 + 0x8b = 3000 mV
    data[0] = 0xB8;
 8001424:	23b8      	movs	r3, #184	@ 0xb8
 8001426:	733b      	strb	r3, [r7, #12]
    data[1] = 0x0B;
 8001428:	230b      	movs	r3, #11
 800142a:	737b      	strb	r3, [r7, #13]
    BQ76905_WriteRegister(bms, CELL_UNDERVOLTAGE_THRESHOLD, data, 2);
 800142c:	f107 020c 	add.w	r2, r7, #12
 8001430:	2302      	movs	r3, #2
 8001432:	f249 012e 	movw	r1, #36910	@ 0x902e
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f7ff ff2e 	bl	8001298 <BQ76905_WriteRegister>

    BQ76905_WriteRegister(bms, OVERCURRENT_DISCHARGE_1, data, 1);
 800143c:	f107 020c 	add.w	r2, r7, #12
 8001440:	2301      	movs	r3, #1
 8001442:	f249 0138 	movw	r1, #36920	@ 0x9038
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f7ff ff26 	bl	8001298 <BQ76905_WriteRegister>

    data[0] = 50;
 800144c:	2332      	movs	r3, #50	@ 0x32
 800144e:	733b      	strb	r3, [r7, #12]
    BQ76905_WriteRegister(bms, OVERCURRENT_CHARGE_THRESHOLD, data, 1);
 8001450:	f107 020c 	add.w	r2, r7, #12
 8001454:	2301      	movs	r3, #1
 8001456:	f249 0136 	movw	r1, #36918	@ 0x9036
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f7ff ff1c 	bl	8001298 <BQ76905_WriteRegister>
    data[0] = 75;
 8001460:	234b      	movs	r3, #75	@ 0x4b
 8001462:	733b      	strb	r3, [r7, #12]
    BQ76905_WriteRegister(bms, OVERCURRENT_DISCHARGE_1, data, 1);
 8001464:	f107 020c 	add.w	r2, r7, #12
 8001468:	2301      	movs	r3, #1
 800146a:	f249 0138 	movw	r1, #36920	@ 0x9038
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f7ff ff12 	bl	8001298 <BQ76905_WriteRegister>
    data[0] = 75;
 8001474:	234b      	movs	r3, #75	@ 0x4b
 8001476:	733b      	strb	r3, [r7, #12]

    BQ76905_WriteRegister(bms, OVERCURRENT_DISCHARGE_2, data, 1);
 8001478:	f107 020c 	add.w	r2, r7, #12
 800147c:	2301      	movs	r3, #1
 800147e:	f249 013a 	movw	r1, #36922	@ 0x903a
 8001482:	6878      	ldr	r0, [r7, #4]
 8001484:	f7ff ff08 	bl	8001298 <BQ76905_WriteRegister>



    // Salir de modo CONFIG_UPDATE
    BQ76905_WriteSubcommand(bms, CONFIG_EXIT);
 8001488:	2192      	movs	r1, #146	@ 0x92
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f7ff fee4 	bl	8001258 <BQ76905_WriteSubcommand>

	//----------------------------------------------------------------------------------------
	// (Opcional) 6) Forzar manualmente DSG_ON: Comando directo 0x68 => 1 byte con bit0=1
	//----------------------------------------------------------------------------------------

	data[0] = 0x68;   // FET Control
 8001490:	2368      	movs	r3, #104	@ 0x68
 8001492:	733b      	strb	r3, [r7, #12]
	data[1] = 0x03;   // 0b00000001 => DSG_ON=1
 8001494:	2303      	movs	r3, #3
 8001496:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, 0x10, data, 2, 100);
 8001498:	f107 020c 	add.w	r2, r7, #12
 800149c:	2364      	movs	r3, #100	@ 0x64
 800149e:	9300      	str	r3, [sp, #0]
 80014a0:	2302      	movs	r3, #2
 80014a2:	2110      	movs	r1, #16
 80014a4:	480a      	ldr	r0, [pc, #40]	@ (80014d0 <BQ76905_Configure+0xe4>)
 80014a6:	f003 fa23 	bl	80048f0 <HAL_I2C_Master_Transmit>

	data[0] = 0x66;  // Dirección de Alarm Enable
 80014aa:	2366      	movs	r3, #102	@ 0x66
 80014ac:	733b      	strb	r3, [r7, #12]
	data[1] = 0x60;  // LSB del valor 0x0060 (FULLSCAN, ADSCAN)
 80014ae:	2360      	movs	r3, #96	@ 0x60
 80014b0:	737b      	strb	r3, [r7, #13]
	data[2] = 0x00;  // MSB del valor 0x0060
 80014b2:	2300      	movs	r3, #0
 80014b4:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c1, 0x10, data, 3, 100);
 80014b6:	f107 020c 	add.w	r2, r7, #12
 80014ba:	2364      	movs	r3, #100	@ 0x64
 80014bc:	9300      	str	r3, [sp, #0]
 80014be:	2303      	movs	r3, #3
 80014c0:	2110      	movs	r1, #16
 80014c2:	4803      	ldr	r0, [pc, #12]	@ (80014d0 <BQ76905_Configure+0xe4>)
 80014c4:	f003 fa14 	bl	80048f0 <HAL_I2C_Master_Transmit>





}
 80014c8:	bf00      	nop
 80014ca:	3710      	adds	r7, #16
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	200002d8 	.word	0x200002d8

080014d4 <BQ76905_ReadData>:

// Función para leer datos desde el BQ76905
void BQ76905_ReadData(BQ76905_Device *bms) {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
    uint8_t rx[6]; // Buffer temporal de lectura

    //  Leer voltaje de todas las celdas (hasta 5 celdas)
    for (uint8_t i = 0; i < MAX_CELLS; i++) {
 80014dc:	2300      	movs	r3, #0
 80014de:	73fb      	strb	r3, [r7, #15]
 80014e0:	e01b      	b.n	800151a <BQ76905_ReadData+0x46>
        BQ76905_ReadRegister(bms, CELL1_VOLTAGE + (i * 2), rx, 2);
 80014e2:	7bfb      	ldrb	r3, [r7, #15]
 80014e4:	330a      	adds	r3, #10
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	005b      	lsls	r3, r3, #1
 80014ea:	b299      	uxth	r1, r3
 80014ec:	f107 0208 	add.w	r2, r7, #8
 80014f0:	2302      	movs	r3, #2
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f7ff ff4e 	bl	8001394 <BQ76905_ReadRegister>
        bms->cell_voltages[i] = rx[0] | (rx[1] << 8);
 80014f8:	7a3b      	ldrb	r3, [r7, #8]
 80014fa:	b21a      	sxth	r2, r3
 80014fc:	7a7b      	ldrb	r3, [r7, #9]
 80014fe:	021b      	lsls	r3, r3, #8
 8001500:	b21b      	sxth	r3, r3
 8001502:	4313      	orrs	r3, r2
 8001504:	b21a      	sxth	r2, r3
 8001506:	7bfb      	ldrb	r3, [r7, #15]
 8001508:	b291      	uxth	r1, r2
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	4413      	add	r3, r2
 8001510:	460a      	mov	r2, r1
 8001512:	809a      	strh	r2, [r3, #4]
    for (uint8_t i = 0; i < MAX_CELLS; i++) {
 8001514:	7bfb      	ldrb	r3, [r7, #15]
 8001516:	3301      	adds	r3, #1
 8001518:	73fb      	strb	r3, [r7, #15]
 800151a:	7bfb      	ldrb	r3, [r7, #15]
 800151c:	2b04      	cmp	r3, #4
 800151e:	d9e0      	bls.n	80014e2 <BQ76905_ReadData+0xe>
    }

    //  Leer voltaje total del pack
    BQ76905_ReadRegister(bms, STACK_VOLTAGE, rx, 2);
 8001520:	f107 0208 	add.w	r2, r7, #8
 8001524:	2302      	movs	r3, #2
 8001526:	2126      	movs	r1, #38	@ 0x26
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f7ff ff33 	bl	8001394 <BQ76905_ReadRegister>
    bms->stack_voltage = rx[0] | (rx[1] << 8);
 800152e:	7a3b      	ldrb	r3, [r7, #8]
 8001530:	b21a      	sxth	r2, r3
 8001532:	7a7b      	ldrb	r3, [r7, #9]
 8001534:	021b      	lsls	r3, r3, #8
 8001536:	b21b      	sxth	r3, r3
 8001538:	4313      	orrs	r3, r2
 800153a:	b21b      	sxth	r3, r3
 800153c:	b29a      	uxth	r2, r3
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	81da      	strh	r2, [r3, #14]

    //  Leer voltaje de referencia interna (1.8V)
    BQ76905_ReadRegister(bms, REG18_VOLTAGE, rx, 2);
 8001542:	f107 0208 	add.w	r2, r7, #8
 8001546:	2302      	movs	r3, #2
 8001548:	2122      	movs	r1, #34	@ 0x22
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f7ff ff22 	bl	8001394 <BQ76905_ReadRegister>
    bms->reg18_voltage = rx[0] | (rx[1] << 8);
 8001550:	7a3b      	ldrb	r3, [r7, #8]
 8001552:	b21a      	sxth	r2, r3
 8001554:	7a7b      	ldrb	r3, [r7, #9]
 8001556:	021b      	lsls	r3, r3, #8
 8001558:	b21b      	sxth	r3, r3
 800155a:	4313      	orrs	r3, r2
 800155c:	b21b      	sxth	r3, r3
 800155e:	b29a      	uxth	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	821a      	strh	r2, [r3, #16]

    //  Leer medición de referencia de tierra
    BQ76905_ReadRegister(bms, VSS_VOLTAGE, rx, 2);
 8001564:	f107 0208 	add.w	r2, r7, #8
 8001568:	2302      	movs	r3, #2
 800156a:	2124      	movs	r1, #36	@ 0x24
 800156c:	6878      	ldr	r0, [r7, #4]
 800156e:	f7ff ff11 	bl	8001394 <BQ76905_ReadRegister>
    bms->vss_voltage = rx[0] | (rx[1] << 8);
 8001572:	7a3b      	ldrb	r3, [r7, #8]
 8001574:	b21a      	sxth	r2, r3
 8001576:	7a7b      	ldrb	r3, [r7, #9]
 8001578:	021b      	lsls	r3, r3, #8
 800157a:	b21b      	sxth	r3, r3
 800157c:	4313      	orrs	r3, r2
 800157e:	b21b      	sxth	r3, r3
 8001580:	b29a      	uxth	r2, r3
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	825a      	strh	r2, [r3, #18]

    //  Leer temperatura interna
    BQ76905_ReadRegister(bms, INT_TEMPERATURE, rx, 2);
 8001586:	f107 0208 	add.w	r2, r7, #8
 800158a:	2302      	movs	r3, #2
 800158c:	2128      	movs	r1, #40	@ 0x28
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f7ff ff00 	bl	8001394 <BQ76905_ReadRegister>
    bms->internal_temperature = rx[0] | (rx[1] << 8);
 8001594:	7a3b      	ldrb	r3, [r7, #8]
 8001596:	b21a      	sxth	r2, r3
 8001598:	7a7b      	ldrb	r3, [r7, #9]
 800159a:	021b      	lsls	r3, r3, #8
 800159c:	b21b      	sxth	r3, r3
 800159e:	4313      	orrs	r3, r2
 80015a0:	b21a      	sxth	r2, r3
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	829a      	strh	r2, [r3, #20]

    //  Leer temperatura del sensor externo (TS)
    BQ76905_ReadRegister(bms, TS_MEASUREMENT, rx, 2);
 80015a6:	f107 0208 	add.w	r2, r7, #8
 80015aa:	2302      	movs	r3, #2
 80015ac:	212a      	movs	r1, #42	@ 0x2a
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7ff fef0 	bl	8001394 <BQ76905_ReadRegister>
    bms->ts_measurement = rx[0] | (rx[1] << 8);
 80015b4:	7a3b      	ldrb	r3, [r7, #8]
 80015b6:	b21a      	sxth	r2, r3
 80015b8:	7a7b      	ldrb	r3, [r7, #9]
 80015ba:	021b      	lsls	r3, r3, #8
 80015bc:	b21b      	sxth	r3, r3
 80015be:	4313      	orrs	r3, r2
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	b29a      	uxth	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	82da      	strh	r2, [r3, #22]

    //  Leer medición de corriente cruda (32 bits)
    BQ76905_ReadRegister(bms, RAW_CURRENT, rx, 4);
 80015c8:	f107 0208 	add.w	r2, r7, #8
 80015cc:	2304      	movs	r3, #4
 80015ce:	2136      	movs	r1, #54	@ 0x36
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f7ff fedf 	bl	8001394 <BQ76905_ReadRegister>
    bms->raw_current = (int32_t)(rx[0] | (rx[1] << 8) | (rx[2] << 16) | (rx[3] << 24));
 80015d6:	7a3b      	ldrb	r3, [r7, #8]
 80015d8:	461a      	mov	r2, r3
 80015da:	7a7b      	ldrb	r3, [r7, #9]
 80015dc:	021b      	lsls	r3, r3, #8
 80015de:	431a      	orrs	r2, r3
 80015e0:	7abb      	ldrb	r3, [r7, #10]
 80015e2:	041b      	lsls	r3, r3, #16
 80015e4:	431a      	orrs	r2, r3
 80015e6:	7afb      	ldrb	r3, [r7, #11]
 80015e8:	061b      	lsls	r3, r3, #24
 80015ea:	431a      	orrs	r2, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	619a      	str	r2, [r3, #24]

    //  Leer corriente CC2 (16 bits)
    BQ76905_ReadRegister(bms, CURRENT_MEASUREMENT, rx, 2);
 80015f0:	f107 0208 	add.w	r2, r7, #8
 80015f4:	2302      	movs	r3, #2
 80015f6:	213a      	movs	r1, #58	@ 0x3a
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f7ff fecb 	bl	8001394 <BQ76905_ReadRegister>
    bms->current = (int16_t)(rx[0] | (rx[1] << 8));
 80015fe:	7a3b      	ldrb	r3, [r7, #8]
 8001600:	b21a      	sxth	r2, r3
 8001602:	7a7b      	ldrb	r3, [r7, #9]
 8001604:	021b      	lsls	r3, r3, #8
 8001606:	b21b      	sxth	r3, r3
 8001608:	4313      	orrs	r3, r2
 800160a:	b21a      	sxth	r2, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	839a      	strh	r2, [r3, #28]

    //  Leer corriente CC1 (16 bits)
    BQ76905_ReadRegister(bms, CC1_CURRENT_MEASUREMENT, rx, 2);
 8001610:	f107 0208 	add.w	r2, r7, #8
 8001614:	2302      	movs	r3, #2
 8001616:	213c      	movs	r1, #60	@ 0x3c
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7ff febb 	bl	8001394 <BQ76905_ReadRegister>
    bms->cc1_current = (int16_t)(rx[0] | (rx[1] << 8));
 800161e:	7a3b      	ldrb	r3, [r7, #8]
 8001620:	b21a      	sxth	r2, r3
 8001622:	7a7b      	ldrb	r3, [r7, #9]
 8001624:	021b      	lsls	r3, r3, #8
 8001626:	b21b      	sxth	r3, r3
 8001628:	4313      	orrs	r3, r2
 800162a:	b21a      	sxth	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	83da      	strh	r2, [r3, #30]

    //  Leer estado de la batería
    BQ76905_ReadRegister(bms, BATTERY_STATUS, rx, 2);
 8001630:	f107 0208 	add.w	r2, r7, #8
 8001634:	2302      	movs	r3, #2
 8001636:	2112      	movs	r1, #18
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f7ff feab 	bl	8001394 <BQ76905_ReadRegister>
    bms->battery_status = rx[0] | (rx[1] << 8);
 800163e:	7a3b      	ldrb	r3, [r7, #8]
 8001640:	b25a      	sxtb	r2, r3
 8001642:	7a7b      	ldrb	r3, [r7, #9]
 8001644:	021b      	lsls	r3, r3, #8
 8001646:	b25b      	sxtb	r3, r3
 8001648:	4313      	orrs	r3, r2
 800164a:	b25b      	sxtb	r3, r3
 800164c:	b2da      	uxtb	r2, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f883 2020 	strb.w	r2, [r3, #32]

    //  Leer estado de alarmas y protecciones
    BQ76905_ReadRegister(bms, ALARM_STATUS, &bms->alarm_status, 1);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f103 0221 	add.w	r2, r3, #33	@ 0x21
 800165a:	2301      	movs	r3, #1
 800165c:	2162      	movs	r1, #98	@ 0x62
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f7ff fe98 	bl	8001394 <BQ76905_ReadRegister>
    BQ76905_ReadRegister(bms, ALARM_RAW_STATUS, &bms->alarm_raw_status, 1);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f103 0222 	add.w	r2, r3, #34	@ 0x22
 800166a:	2301      	movs	r3, #1
 800166c:	2164      	movs	r1, #100	@ 0x64
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	f7ff fe90 	bl	8001394 <BQ76905_ReadRegister>
    BQ76905_ReadRegister(bms, ENABLED_PROT_A, &bms->enabled_protections, 1);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f103 0223 	add.w	r2, r3, #35	@ 0x23
 800167a:	2301      	movs	r3, #1
 800167c:	f249 0124 	movw	r1, #36900	@ 0x9024
 8001680:	6878      	ldr	r0, [r7, #4]
 8001682:	f7ff fe87 	bl	8001394 <BQ76905_ReadRegister>

    //  Leer umbrales de protección por voltaje
    BQ76905_ReadRegister(bms, CELL_UNDERVOLTAGE_THRESHOLD, rx, 2);
 8001686:	f107 0208 	add.w	r2, r7, #8
 800168a:	2302      	movs	r3, #2
 800168c:	f249 012e 	movw	r1, #36910	@ 0x902e
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f7ff fe7f 	bl	8001394 <BQ76905_ReadRegister>
    bms->cell_undervoltage_threshold = rx[0] | (rx[1] << 8);
 8001696:	7a3b      	ldrb	r3, [r7, #8]
 8001698:	b21a      	sxth	r2, r3
 800169a:	7a7b      	ldrb	r3, [r7, #9]
 800169c:	021b      	lsls	r3, r3, #8
 800169e:	b21b      	sxth	r3, r3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	b29a      	uxth	r2, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	849a      	strh	r2, [r3, #36]	@ 0x24

    BQ76905_ReadRegister(bms, CELL_OVERVOLTAGE_THRESHOLD, rx, 2);
 80016aa:	f107 0208 	add.w	r2, r7, #8
 80016ae:	2302      	movs	r3, #2
 80016b0:	f249 0132 	movw	r1, #36914	@ 0x9032
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f7ff fe6d 	bl	8001394 <BQ76905_ReadRegister>
    bms->cell_overvoltage_threshold = rx[0] | (rx[1] << 8);
 80016ba:	7a3b      	ldrb	r3, [r7, #8]
 80016bc:	b21a      	sxth	r2, r3
 80016be:	7a7b      	ldrb	r3, [r7, #9]
 80016c0:	021b      	lsls	r3, r3, #8
 80016c2:	b21b      	sxth	r3, r3
 80016c4:	4313      	orrs	r3, r2
 80016c6:	b21b      	sxth	r3, r3
 80016c8:	b29a      	uxth	r2, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	84da      	strh	r2, [r3, #38]	@ 0x26

    //  Leer protecciones de sobrecorriente y cortocircuito
    BQ76905_ReadRegister(bms, OVERCURRENT_CHARGE_THRESHOLD, &bms->overcurrent_charge_threshold, 1);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 80016d4:	2301      	movs	r3, #1
 80016d6:	f249 0136 	movw	r1, #36918	@ 0x9036
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f7ff fe5a 	bl	8001394 <BQ76905_ReadRegister>
    BQ76905_ReadRegister(bms, OVERCURRENT_DISCHARGE_1, &bms->overcurrent_discharge_1, 1);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f103 0229 	add.w	r2, r3, #41	@ 0x29
 80016e6:	2301      	movs	r3, #1
 80016e8:	f249 0138 	movw	r1, #36920	@ 0x9038
 80016ec:	6878      	ldr	r0, [r7, #4]
 80016ee:	f7ff fe51 	bl	8001394 <BQ76905_ReadRegister>
    BQ76905_ReadRegister(bms, OVERCURRENT_DISCHARGE_2, &bms->overcurrent_discharge_2, 1);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f103 022a 	add.w	r2, r3, #42	@ 0x2a
 80016f8:	2301      	movs	r3, #1
 80016fa:	f249 013a 	movw	r1, #36922	@ 0x903a
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f7ff fe48 	bl	8001394 <BQ76905_ReadRegister>
    BQ76905_ReadRegister(bms, SHORT_CIRCUIT_DISCHARGE, &bms->short_circuit_discharge, 1);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f103 022b 	add.w	r2, r3, #43	@ 0x2b
 800170a:	2301      	movs	r3, #1
 800170c:	f249 013c 	movw	r1, #36924	@ 0x903c
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f7ff fe3f 	bl	8001394 <BQ76905_ReadRegister>

    //  Leer protecciones de temperatura
    BQ76905_ReadRegister(bms, OVERTEMP_CHARGE_THRESHOLD, &bms->overtemp_charge_threshold, 1);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 800171c:	2301      	movs	r3, #1
 800171e:	f249 0140 	movw	r1, #36928	@ 0x9040
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f7ff fe36 	bl	8001394 <BQ76905_ReadRegister>
    BQ76905_ReadRegister(bms, UNDERTEMP_CHARGE_THRESHOLD, &bms->undertemp_charge_threshold, 1);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f103 022d 	add.w	r2, r3, #45	@ 0x2d
 800172e:	2301      	movs	r3, #1
 8001730:	f249 0143 	movw	r1, #36931	@ 0x9043
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f7ff fe2d 	bl	8001394 <BQ76905_ReadRegister>
    BQ76905_ReadRegister(bms, OVERTEMP_DISCHARGE_THRESHOLD, &bms->overtemp_discharge_threshold, 1);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	f103 022e 	add.w	r2, r3, #46	@ 0x2e
 8001740:	2301      	movs	r3, #1
 8001742:	f249 0146 	movw	r1, #36934	@ 0x9046
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f7ff fe24 	bl	8001394 <BQ76905_ReadRegister>
    BQ76905_ReadRegister(bms, UNDERTEMP_DISCHARGE_THRESHOLD, &bms->undertemp_discharge_threshold, 1);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f103 022f 	add.w	r2, r3, #47	@ 0x2f
 8001752:	2301      	movs	r3, #1
 8001754:	f249 0149 	movw	r1, #36937	@ 0x9049
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f7ff fe1b 	bl	8001394 <BQ76905_ReadRegister>
    BQ76905_ReadRegister(bms, INTERNAL_OVERTEMP_THRESHOLD, &bms->internal_overtemp_threshold, 1);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8001764:	2301      	movs	r3, #1
 8001766:	f249 014c 	movw	r1, #36940	@ 0x904c
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f7ff fe12 	bl	8001394 <BQ76905_ReadRegister>
}
 8001770:	bf00      	nop
 8001772:	3710      	adds	r7, #16
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	607b      	str	r3, [r7, #4]
 8001782:	4b0c      	ldr	r3, [pc, #48]	@ (80017b4 <MX_DMA_Init+0x3c>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001786:	4a0b      	ldr	r2, [pc, #44]	@ (80017b4 <MX_DMA_Init+0x3c>)
 8001788:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800178c:	6313      	str	r3, [r2, #48]	@ 0x30
 800178e:	4b09      	ldr	r3, [pc, #36]	@ (80017b4 <MX_DMA_Init+0x3c>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001792:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001796:	607b      	str	r3, [r7, #4]
 8001798:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800179a:	2200      	movs	r2, #0
 800179c:	2100      	movs	r1, #0
 800179e:	2038      	movs	r0, #56	@ 0x38
 80017a0:	f002 f9eb 	bl	8003b7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80017a4:	2038      	movs	r0, #56	@ 0x38
 80017a6:	f002 fa04 	bl	8003bb2 <HAL_NVIC_EnableIRQ>

}
 80017aa:	bf00      	nop
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	40023800 	.word	0x40023800

080017b8 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b08a      	sub	sp, #40	@ 0x28
 80017bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017be:	f107 0314 	add.w	r3, r7, #20
 80017c2:	2200      	movs	r2, #0
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	605a      	str	r2, [r3, #4]
 80017c8:	609a      	str	r2, [r3, #8]
 80017ca:	60da      	str	r2, [r3, #12]
 80017cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	613b      	str	r3, [r7, #16]
 80017d2:	4b59      	ldr	r3, [pc, #356]	@ (8001938 <MX_GPIO_Init+0x180>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	4a58      	ldr	r2, [pc, #352]	@ (8001938 <MX_GPIO_Init+0x180>)
 80017d8:	f043 0304 	orr.w	r3, r3, #4
 80017dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017de:	4b56      	ldr	r3, [pc, #344]	@ (8001938 <MX_GPIO_Init+0x180>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	f003 0304 	and.w	r3, r3, #4
 80017e6:	613b      	str	r3, [r7, #16]
 80017e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	4b52      	ldr	r3, [pc, #328]	@ (8001938 <MX_GPIO_Init+0x180>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f2:	4a51      	ldr	r2, [pc, #324]	@ (8001938 <MX_GPIO_Init+0x180>)
 80017f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017fa:	4b4f      	ldr	r3, [pc, #316]	@ (8001938 <MX_GPIO_Init+0x180>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	60bb      	str	r3, [r7, #8]
 800180a:	4b4b      	ldr	r3, [pc, #300]	@ (8001938 <MX_GPIO_Init+0x180>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180e:	4a4a      	ldr	r2, [pc, #296]	@ (8001938 <MX_GPIO_Init+0x180>)
 8001810:	f043 0301 	orr.w	r3, r3, #1
 8001814:	6313      	str	r3, [r2, #48]	@ 0x30
 8001816:	4b48      	ldr	r3, [pc, #288]	@ (8001938 <MX_GPIO_Init+0x180>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	60bb      	str	r3, [r7, #8]
 8001820:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001822:	2300      	movs	r3, #0
 8001824:	607b      	str	r3, [r7, #4]
 8001826:	4b44      	ldr	r3, [pc, #272]	@ (8001938 <MX_GPIO_Init+0x180>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182a:	4a43      	ldr	r2, [pc, #268]	@ (8001938 <MX_GPIO_Init+0x180>)
 800182c:	f043 0302 	orr.w	r3, r3, #2
 8001830:	6313      	str	r3, [r2, #48]	@ 0x30
 8001832:	4b41      	ldr	r3, [pc, #260]	@ (8001938 <MX_GPIO_Init+0x180>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	f003 0302 	and.w	r3, r3, #2
 800183a:	607b      	str	r3, [r7, #4]
 800183c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	603b      	str	r3, [r7, #0]
 8001842:	4b3d      	ldr	r3, [pc, #244]	@ (8001938 <MX_GPIO_Init+0x180>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001846:	4a3c      	ldr	r2, [pc, #240]	@ (8001938 <MX_GPIO_Init+0x180>)
 8001848:	f043 0308 	orr.w	r3, r3, #8
 800184c:	6313      	str	r3, [r2, #48]	@ 0x30
 800184e:	4b3a      	ldr	r3, [pc, #232]	@ (8001938 <MX_GPIO_Init+0x180>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	f003 0308 	and.w	r3, r3, #8
 8001856:	603b      	str	r3, [r7, #0]
 8001858:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Enable5V_Pin|Enable3_3VBis_Pin|Enable3_3V_Pin|Enable5VBis_Pin
 800185a:	2200      	movs	r2, #0
 800185c:	f645 4104 	movw	r1, #23556	@ 0x5c04
 8001860:	4836      	ldr	r0, [pc, #216]	@ (800193c <MX_GPIO_Init+0x184>)
 8001862:	f002 fecd 	bl	8004600 <HAL_GPIO_WritePin>
                          |EnableCalefactor_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EnableBatOut_GPIO_Port, EnableBatOut_Pin, GPIO_PIN_RESET);
 8001866:	2200      	movs	r2, #0
 8001868:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800186c:	4834      	ldr	r0, [pc, #208]	@ (8001940 <MX_GPIO_Init+0x188>)
 800186e:	f002 fec7 	bl	8004600 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC6
                           PC7 PC8 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_6
 8001872:	f24f 13c0 	movw	r3, #61888	@ 0xf1c0
 8001876:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001878:	2303      	movs	r3, #3
 800187a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187c:	2300      	movs	r3, #0
 800187e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001880:	f107 0314 	add.w	r3, r7, #20
 8001884:	4619      	mov	r1, r3
 8001886:	482f      	ldr	r0, [pc, #188]	@ (8001944 <MX_GPIO_Init+0x18c>)
 8001888:	f002 fd1e 	bl	80042c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = Enable5V_Pin|Enable3_3VBis_Pin|Enable3_3V_Pin|Enable5VBis_Pin
 800188c:	f645 4304 	movw	r3, #23556	@ 0x5c04
 8001890:	617b      	str	r3, [r7, #20]
                          |EnableCalefactor_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001892:	2301      	movs	r3, #1
 8001894:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001896:	2301      	movs	r3, #1
 8001898:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189a:	2300      	movs	r3, #0
 800189c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800189e:	f107 0314 	add.w	r3, r7, #20
 80018a2:	4619      	mov	r1, r3
 80018a4:	4825      	ldr	r0, [pc, #148]	@ (800193c <MX_GPIO_Init+0x184>)
 80018a6:	f002 fd0f 	bl	80042c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB15 PB3 PB4
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
 80018aa:	f24a 0338 	movw	r3, #41016	@ 0xa038
 80018ae:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018b0:	2303      	movs	r3, #3
 80018b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b4:	2300      	movs	r3, #0
 80018b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018b8:	f107 0314 	add.w	r3, r7, #20
 80018bc:	4619      	mov	r1, r3
 80018be:	481f      	ldr	r0, [pc, #124]	@ (800193c <MX_GPIO_Init+0x184>)
 80018c0:	f002 fd02 	bl	80042c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EnableBatOut_Pin;
 80018c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ca:	2301      	movs	r3, #1
 80018cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018ce:	2301      	movs	r3, #1
 80018d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d2:	2300      	movs	r3, #0
 80018d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EnableBatOut_GPIO_Port, &GPIO_InitStruct);
 80018d6:	f107 0314 	add.w	r3, r7, #20
 80018da:	4619      	mov	r1, r3
 80018dc:	4818      	ldr	r0, [pc, #96]	@ (8001940 <MX_GPIO_Init+0x188>)
 80018de:	f002 fcf3 	bl	80042c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 80018e2:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 80018e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018e8:	2303      	movs	r3, #3
 80018ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f0:	f107 0314 	add.w	r3, r7, #20
 80018f4:	4619      	mov	r1, r3
 80018f6:	4812      	ldr	r0, [pc, #72]	@ (8001940 <MX_GPIO_Init+0x188>)
 80018f8:	f002 fce6 	bl	80042c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018fc:	2304      	movs	r3, #4
 80018fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001900:	2303      	movs	r3, #3
 8001902:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001904:	2300      	movs	r3, #0
 8001906:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001908:	f107 0314 	add.w	r3, r7, #20
 800190c:	4619      	mov	r1, r3
 800190e:	480e      	ldr	r0, [pc, #56]	@ (8001948 <MX_GPIO_Init+0x190>)
 8001910:	f002 fcda 	bl	80042c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BMS_Alert_Pin;
 8001914:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001918:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800191a:	2300      	movs	r3, #0
 800191c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800191e:	2301      	movs	r3, #1
 8001920:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BMS_Alert_GPIO_Port, &GPIO_InitStruct);
 8001922:	f107 0314 	add.w	r3, r7, #20
 8001926:	4619      	mov	r1, r3
 8001928:	4804      	ldr	r0, [pc, #16]	@ (800193c <MX_GPIO_Init+0x184>)
 800192a:	f002 fccd 	bl	80042c8 <HAL_GPIO_Init>

}
 800192e:	bf00      	nop
 8001930:	3728      	adds	r7, #40	@ 0x28
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	40023800 	.word	0x40023800
 800193c:	40020400 	.word	0x40020400
 8001940:	40020000 	.word	0x40020000
 8001944:	40020800 	.word	0x40020800
 8001948:	40020c00 	.word	0x40020c00

0800194c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001950:	4b12      	ldr	r3, [pc, #72]	@ (800199c <MX_I2C1_Init+0x50>)
 8001952:	4a13      	ldr	r2, [pc, #76]	@ (80019a0 <MX_I2C1_Init+0x54>)
 8001954:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001956:	4b11      	ldr	r3, [pc, #68]	@ (800199c <MX_I2C1_Init+0x50>)
 8001958:	4a12      	ldr	r2, [pc, #72]	@ (80019a4 <MX_I2C1_Init+0x58>)
 800195a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800195c:	4b0f      	ldr	r3, [pc, #60]	@ (800199c <MX_I2C1_Init+0x50>)
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001962:	4b0e      	ldr	r3, [pc, #56]	@ (800199c <MX_I2C1_Init+0x50>)
 8001964:	2200      	movs	r2, #0
 8001966:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001968:	4b0c      	ldr	r3, [pc, #48]	@ (800199c <MX_I2C1_Init+0x50>)
 800196a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800196e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001970:	4b0a      	ldr	r3, [pc, #40]	@ (800199c <MX_I2C1_Init+0x50>)
 8001972:	2200      	movs	r2, #0
 8001974:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001976:	4b09      	ldr	r3, [pc, #36]	@ (800199c <MX_I2C1_Init+0x50>)
 8001978:	2200      	movs	r2, #0
 800197a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800197c:	4b07      	ldr	r3, [pc, #28]	@ (800199c <MX_I2C1_Init+0x50>)
 800197e:	2200      	movs	r2, #0
 8001980:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001982:	4b06      	ldr	r3, [pc, #24]	@ (800199c <MX_I2C1_Init+0x50>)
 8001984:	2200      	movs	r2, #0
 8001986:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001988:	4804      	ldr	r0, [pc, #16]	@ (800199c <MX_I2C1_Init+0x50>)
 800198a:	f002 fe6d 	bl	8004668 <HAL_I2C_Init>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001994:	f000 fc72 	bl	800227c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}
 800199c:	200002d8 	.word	0x200002d8
 80019a0:	40005400 	.word	0x40005400
 80019a4:	00061a80 	.word	0x00061a80

080019a8 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80019ac:	4b12      	ldr	r3, [pc, #72]	@ (80019f8 <MX_I2C3_Init+0x50>)
 80019ae:	4a13      	ldr	r2, [pc, #76]	@ (80019fc <MX_I2C3_Init+0x54>)
 80019b0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80019b2:	4b11      	ldr	r3, [pc, #68]	@ (80019f8 <MX_I2C3_Init+0x50>)
 80019b4:	4a12      	ldr	r2, [pc, #72]	@ (8001a00 <MX_I2C3_Init+0x58>)
 80019b6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019b8:	4b0f      	ldr	r3, [pc, #60]	@ (80019f8 <MX_I2C3_Init+0x50>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80019be:	4b0e      	ldr	r3, [pc, #56]	@ (80019f8 <MX_I2C3_Init+0x50>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019c4:	4b0c      	ldr	r3, [pc, #48]	@ (80019f8 <MX_I2C3_Init+0x50>)
 80019c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019ca:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019cc:	4b0a      	ldr	r3, [pc, #40]	@ (80019f8 <MX_I2C3_Init+0x50>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80019d2:	4b09      	ldr	r3, [pc, #36]	@ (80019f8 <MX_I2C3_Init+0x50>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019d8:	4b07      	ldr	r3, [pc, #28]	@ (80019f8 <MX_I2C3_Init+0x50>)
 80019da:	2200      	movs	r2, #0
 80019dc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019de:	4b06      	ldr	r3, [pc, #24]	@ (80019f8 <MX_I2C3_Init+0x50>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80019e4:	4804      	ldr	r0, [pc, #16]	@ (80019f8 <MX_I2C3_Init+0x50>)
 80019e6:	f002 fe3f 	bl	8004668 <HAL_I2C_Init>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80019f0:	f000 fc44 	bl	800227c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80019f4:	bf00      	nop
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	2000032c 	.word	0x2000032c
 80019fc:	40005c00 	.word	0x40005c00
 8001a00:	000186a0 	.word	0x000186a0

08001a04 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b08c      	sub	sp, #48	@ 0x30
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a0c:	f107 031c 	add.w	r3, r7, #28
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]
 8001a1a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a42      	ldr	r2, [pc, #264]	@ (8001b2c <HAL_I2C_MspInit+0x128>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d12c      	bne.n	8001a80 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	61bb      	str	r3, [r7, #24]
 8001a2a:	4b41      	ldr	r3, [pc, #260]	@ (8001b30 <HAL_I2C_MspInit+0x12c>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	4a40      	ldr	r2, [pc, #256]	@ (8001b30 <HAL_I2C_MspInit+0x12c>)
 8001a30:	f043 0302 	orr.w	r3, r3, #2
 8001a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a36:	4b3e      	ldr	r3, [pc, #248]	@ (8001b30 <HAL_I2C_MspInit+0x12c>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	61bb      	str	r3, [r7, #24]
 8001a40:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_I2C_BMS_Pin|SDA_I2C_BMS_Pin;
 8001a42:	23c0      	movs	r3, #192	@ 0xc0
 8001a44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a46:	2312      	movs	r3, #18
 8001a48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a52:	2304      	movs	r3, #4
 8001a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a56:	f107 031c 	add.w	r3, r7, #28
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4835      	ldr	r0, [pc, #212]	@ (8001b34 <HAL_I2C_MspInit+0x130>)
 8001a5e:	f002 fc33 	bl	80042c8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	617b      	str	r3, [r7, #20]
 8001a66:	4b32      	ldr	r3, [pc, #200]	@ (8001b30 <HAL_I2C_MspInit+0x12c>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6a:	4a31      	ldr	r2, [pc, #196]	@ (8001b30 <HAL_I2C_MspInit+0x12c>)
 8001a6c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a72:	4b2f      	ldr	r3, [pc, #188]	@ (8001b30 <HAL_I2C_MspInit+0x12c>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a7a:	617b      	str	r3, [r7, #20]
 8001a7c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001a7e:	e050      	b.n	8001b22 <HAL_I2C_MspInit+0x11e>
  else if(i2cHandle->Instance==I2C3)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a2c      	ldr	r2, [pc, #176]	@ (8001b38 <HAL_I2C_MspInit+0x134>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d14b      	bne.n	8001b22 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	613b      	str	r3, [r7, #16]
 8001a8e:	4b28      	ldr	r3, [pc, #160]	@ (8001b30 <HAL_I2C_MspInit+0x12c>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	4a27      	ldr	r2, [pc, #156]	@ (8001b30 <HAL_I2C_MspInit+0x12c>)
 8001a94:	f043 0304 	orr.w	r3, r3, #4
 8001a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a9a:	4b25      	ldr	r3, [pc, #148]	@ (8001b30 <HAL_I2C_MspInit+0x12c>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9e:	f003 0304 	and.w	r3, r3, #4
 8001aa2:	613b      	str	r3, [r7, #16]
 8001aa4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60fb      	str	r3, [r7, #12]
 8001aaa:	4b21      	ldr	r3, [pc, #132]	@ (8001b30 <HAL_I2C_MspInit+0x12c>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aae:	4a20      	ldr	r2, [pc, #128]	@ (8001b30 <HAL_I2C_MspInit+0x12c>)
 8001ab0:	f043 0301 	orr.w	r3, r3, #1
 8001ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab6:	4b1e      	ldr	r3, [pc, #120]	@ (8001b30 <HAL_I2C_MspInit+0x12c>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SDA_I2C_COM_Pin;
 8001ac2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ac6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ac8:	2312      	movs	r3, #18
 8001aca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001acc:	2301      	movs	r3, #1
 8001ace:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001ad4:	2304      	movs	r3, #4
 8001ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SDA_I2C_COM_GPIO_Port, &GPIO_InitStruct);
 8001ad8:	f107 031c 	add.w	r3, r7, #28
 8001adc:	4619      	mov	r1, r3
 8001ade:	4817      	ldr	r0, [pc, #92]	@ (8001b3c <HAL_I2C_MspInit+0x138>)
 8001ae0:	f002 fbf2 	bl	80042c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SCL_I2C_COM_Pin;
 8001ae4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ae8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001aea:	2312      	movs	r3, #18
 8001aec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aee:	2301      	movs	r3, #1
 8001af0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af2:	2303      	movs	r3, #3
 8001af4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001af6:	2304      	movs	r3, #4
 8001af8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(SCL_I2C_COM_GPIO_Port, &GPIO_InitStruct);
 8001afa:	f107 031c 	add.w	r3, r7, #28
 8001afe:	4619      	mov	r1, r3
 8001b00:	480f      	ldr	r0, [pc, #60]	@ (8001b40 <HAL_I2C_MspInit+0x13c>)
 8001b02:	f002 fbe1 	bl	80042c8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	60bb      	str	r3, [r7, #8]
 8001b0a:	4b09      	ldr	r3, [pc, #36]	@ (8001b30 <HAL_I2C_MspInit+0x12c>)
 8001b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0e:	4a08      	ldr	r2, [pc, #32]	@ (8001b30 <HAL_I2C_MspInit+0x12c>)
 8001b10:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001b14:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b16:	4b06      	ldr	r3, [pc, #24]	@ (8001b30 <HAL_I2C_MspInit+0x12c>)
 8001b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001b1e:	60bb      	str	r3, [r7, #8]
 8001b20:	68bb      	ldr	r3, [r7, #8]
}
 8001b22:	bf00      	nop
 8001b24:	3730      	adds	r7, #48	@ 0x30
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40005400 	.word	0x40005400
 8001b30:	40023800 	.word	0x40023800
 8001b34:	40020400 	.word	0x40020400
 8001b38:	40005c00 	.word	0x40005c00
 8001b3c:	40020800 	.word	0x40020800
 8001b40:	40020000 	.word	0x40020000

08001b44 <HAL_ADC_ConvCpltCallback>:
/* USER CODE BEGIN 0 */

uint8_t convCompleted=0;

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
	convCompleted=1;
 8001b4c:	4b04      	ldr	r3, [pc, #16]	@ (8001b60 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001b4e:	2201      	movs	r2, #1
 8001b50:	701a      	strb	r2, [r3, #0]
}
 8001b52:	bf00      	nop
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	20000494 	.word	0x20000494
 8001b64:	00000000 	.word	0x00000000

08001b68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b68:	b5b0      	push	{r4, r5, r7, lr}
 8001b6a:	b0c2      	sub	sp, #264	@ 0x108
 8001b6c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b6e:	f001 f967 	bl	8002e40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b72:	f000 fb19 	bl	80021a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b76:	f7ff fe1f 	bl	80017b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b7a:	f7ff fdfd 	bl	8001778 <MX_DMA_Init>
  MX_ADC1_Init();
 8001b7e:	f7ff f9ab 	bl	8000ed8 <MX_ADC1_Init>
  MX_I2C3_Init();
 8001b82:	f7ff ff11 	bl	80019a8 <MX_I2C3_Init>
  MX_TIM2_Init();
 8001b86:	f000 fe6b 	bl	8002860 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001b8a:	f000 fec1 	bl	8002910 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001b8e:	f000 ff17 	bl	80029c0 <MX_TIM5_Init>
  MX_UART4_Init();
 8001b92:	f001 f83f 	bl	8002c14 <MX_UART4_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001b96:	f001 f8af 	bl	8002cf8 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8001b9a:	f7ff fed7 	bl	800194c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
   mpptX = MPPT_Create("Eje_x", &hadc1, ADC_CHANNEL_11, ADC_CHANNEL_10, &htim4, TIM_CHANNEL_4);
 8001b9e:	4c6b      	ldr	r4, [pc, #428]	@ (8001d4c <main+0x1e4>)
 8001ba0:	4638      	mov	r0, r7
 8001ba2:	230c      	movs	r3, #12
 8001ba4:	9302      	str	r3, [sp, #8]
 8001ba6:	4b6a      	ldr	r3, [pc, #424]	@ (8001d50 <main+0x1e8>)
 8001ba8:	9301      	str	r3, [sp, #4]
 8001baa:	230a      	movs	r3, #10
 8001bac:	9300      	str	r3, [sp, #0]
 8001bae:	230b      	movs	r3, #11
 8001bb0:	4a68      	ldr	r2, [pc, #416]	@ (8001d54 <main+0x1ec>)
 8001bb2:	4969      	ldr	r1, [pc, #420]	@ (8001d58 <main+0x1f0>)
 8001bb4:	f000 fb68 	bl	8002288 <MPPT_Create>
 8001bb8:	4625      	mov	r5, r4
 8001bba:	463c      	mov	r4, r7
 8001bbc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bbe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bc0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bc2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bc4:	6823      	ldr	r3, [r4, #0]
 8001bc6:	602b      	str	r3, [r5, #0]
   mpptY = MPPT_Create("Eje_y", &hadc1, ADC_CHANNEL_13, ADC_CHANNEL_12, &htim2, TIM_CHANNEL_1);
 8001bc8:	4c64      	ldr	r4, [pc, #400]	@ (8001d5c <main+0x1f4>)
 8001bca:	4638      	mov	r0, r7
 8001bcc:	2300      	movs	r3, #0
 8001bce:	9302      	str	r3, [sp, #8]
 8001bd0:	4b63      	ldr	r3, [pc, #396]	@ (8001d60 <main+0x1f8>)
 8001bd2:	9301      	str	r3, [sp, #4]
 8001bd4:	230c      	movs	r3, #12
 8001bd6:	9300      	str	r3, [sp, #0]
 8001bd8:	230d      	movs	r3, #13
 8001bda:	4a5e      	ldr	r2, [pc, #376]	@ (8001d54 <main+0x1ec>)
 8001bdc:	4961      	ldr	r1, [pc, #388]	@ (8001d64 <main+0x1fc>)
 8001bde:	f000 fb53 	bl	8002288 <MPPT_Create>
 8001be2:	4625      	mov	r5, r4
 8001be4:	463c      	mov	r4, r7
 8001be6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001be8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bee:	6823      	ldr	r3, [r4, #0]
 8001bf0:	602b      	str	r3, [r5, #0]
   mpptZ = MPPT_Create("Eje_z", &hadc1, ADC_CHANNEL_2, ADC_CHANNEL_1, &htim5, TIM_CHANNEL_1);
 8001bf2:	4c5d      	ldr	r4, [pc, #372]	@ (8001d68 <main+0x200>)
 8001bf4:	4638      	mov	r0, r7
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	9302      	str	r3, [sp, #8]
 8001bfa:	4b5c      	ldr	r3, [pc, #368]	@ (8001d6c <main+0x204>)
 8001bfc:	9301      	str	r3, [sp, #4]
 8001bfe:	2301      	movs	r3, #1
 8001c00:	9300      	str	r3, [sp, #0]
 8001c02:	2302      	movs	r3, #2
 8001c04:	4a53      	ldr	r2, [pc, #332]	@ (8001d54 <main+0x1ec>)
 8001c06:	495a      	ldr	r1, [pc, #360]	@ (8001d70 <main+0x208>)
 8001c08:	f000 fb3e 	bl	8002288 <MPPT_Create>
 8001c0c:	4625      	mov	r5, r4
 8001c0e:	463c      	mov	r4, r7
 8001c10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c16:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c18:	6823      	ldr	r3, [r4, #0]
 8001c1a:	602b      	str	r3, [r5, #0]

//PDU Variables
   pdu_V5 = PDU_Create("V5", &hadc1, ADC_CHANNEL_14, ADC_CHANNEL_15, GPIOB, GPIO_PIN_2);
 8001c1c:	4c55      	ldr	r4, [pc, #340]	@ (8001d74 <main+0x20c>)
 8001c1e:	4638      	mov	r0, r7
 8001c20:	2304      	movs	r3, #4
 8001c22:	9302      	str	r3, [sp, #8]
 8001c24:	4b54      	ldr	r3, [pc, #336]	@ (8001d78 <main+0x210>)
 8001c26:	9301      	str	r3, [sp, #4]
 8001c28:	230f      	movs	r3, #15
 8001c2a:	9300      	str	r3, [sp, #0]
 8001c2c:	230e      	movs	r3, #14
 8001c2e:	4a49      	ldr	r2, [pc, #292]	@ (8001d54 <main+0x1ec>)
 8001c30:	4952      	ldr	r1, [pc, #328]	@ (8001d7c <main+0x214>)
 8001c32:	f000 fc6d 	bl	8002510 <PDU_Create>
 8001c36:	4625      	mov	r5, r4
 8001c38:	463c      	mov	r4, r7
 8001c3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c3e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001c42:	e885 0007 	stmia.w	r5, {r0, r1, r2}
   pdu_V5bis = PDU_Create("V5Bis", &hadc1, ADC_CHANNEL_5, ADC_CHANNEL_4, GPIOB, GPIO_PIN_12);
 8001c46:	4c4e      	ldr	r4, [pc, #312]	@ (8001d80 <main+0x218>)
 8001c48:	4638      	mov	r0, r7
 8001c4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c4e:	9302      	str	r3, [sp, #8]
 8001c50:	4b49      	ldr	r3, [pc, #292]	@ (8001d78 <main+0x210>)
 8001c52:	9301      	str	r3, [sp, #4]
 8001c54:	2304      	movs	r3, #4
 8001c56:	9300      	str	r3, [sp, #0]
 8001c58:	2305      	movs	r3, #5
 8001c5a:	4a3e      	ldr	r2, [pc, #248]	@ (8001d54 <main+0x1ec>)
 8001c5c:	4949      	ldr	r1, [pc, #292]	@ (8001d84 <main+0x21c>)
 8001c5e:	f000 fc57 	bl	8002510 <PDU_Create>
 8001c62:	4625      	mov	r5, r4
 8001c64:	463c      	mov	r4, r7
 8001c66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c6a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001c6e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
   pdu_V3 = PDU_Create("V3", &hadc1, ADC_CHANNEL_6, ADC_CHANNEL_7, GPIOB, GPIO_PIN_11);
 8001c72:	4c45      	ldr	r4, [pc, #276]	@ (8001d88 <main+0x220>)
 8001c74:	4638      	mov	r0, r7
 8001c76:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001c7a:	9302      	str	r3, [sp, #8]
 8001c7c:	4b3e      	ldr	r3, [pc, #248]	@ (8001d78 <main+0x210>)
 8001c7e:	9301      	str	r3, [sp, #4]
 8001c80:	2307      	movs	r3, #7
 8001c82:	9300      	str	r3, [sp, #0]
 8001c84:	2306      	movs	r3, #6
 8001c86:	4a33      	ldr	r2, [pc, #204]	@ (8001d54 <main+0x1ec>)
 8001c88:	4940      	ldr	r1, [pc, #256]	@ (8001d8c <main+0x224>)
 8001c8a:	f000 fc41 	bl	8002510 <PDU_Create>
 8001c8e:	4625      	mov	r5, r4
 8001c90:	463c      	mov	r4, r7
 8001c92:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c94:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c96:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001c9a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
   pdu_V3bis = PDU_Create("V3Bis", &hadc1, ADC_CHANNEL_8, ADC_CHANNEL_9, GPIOB, GPIO_PIN_10);
 8001c9e:	4c3c      	ldr	r4, [pc, #240]	@ (8001d90 <main+0x228>)
 8001ca0:	4638      	mov	r0, r7
 8001ca2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ca6:	9302      	str	r3, [sp, #8]
 8001ca8:	4b33      	ldr	r3, [pc, #204]	@ (8001d78 <main+0x210>)
 8001caa:	9301      	str	r3, [sp, #4]
 8001cac:	2309      	movs	r3, #9
 8001cae:	9300      	str	r3, [sp, #0]
 8001cb0:	2308      	movs	r3, #8
 8001cb2:	4a28      	ldr	r2, [pc, #160]	@ (8001d54 <main+0x1ec>)
 8001cb4:	4937      	ldr	r1, [pc, #220]	@ (8001d94 <main+0x22c>)
 8001cb6:	f000 fc2b 	bl	8002510 <PDU_Create>
 8001cba:	4625      	mov	r5, r4
 8001cbc:	463c      	mov	r4, r7
 8001cbe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cc0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cc2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001cc6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
   pdu_BatOut = PDU_Create("VBatOut", NULL, 0, 0, GPIOA, GPIO_PIN_9);
 8001cca:	4c33      	ldr	r4, [pc, #204]	@ (8001d98 <main+0x230>)
 8001ccc:	4638      	mov	r0, r7
 8001cce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001cd2:	9302      	str	r3, [sp, #8]
 8001cd4:	4b31      	ldr	r3, [pc, #196]	@ (8001d9c <main+0x234>)
 8001cd6:	9301      	str	r3, [sp, #4]
 8001cd8:	2300      	movs	r3, #0
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	2300      	movs	r3, #0
 8001cde:	2200      	movs	r2, #0
 8001ce0:	492f      	ldr	r1, [pc, #188]	@ (8001da0 <main+0x238>)
 8001ce2:	f000 fc15 	bl	8002510 <PDU_Create>
 8001ce6:	4625      	mov	r5, r4
 8001ce8:	463c      	mov	r4, r7
 8001cea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cee:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001cf2:	e885 0007 	stmia.w	r5, {r0, r1, r2}


  //HAL_TIM_PWM_Start(mpptZ.htim, mpptZ.tim_channel);
  HAL_TIM_PWM_Start(mpptY.htim, mpptY.tim_channel);
 8001cf6:	4b19      	ldr	r3, [pc, #100]	@ (8001d5c <main+0x1f4>)
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	4a18      	ldr	r2, [pc, #96]	@ (8001d5c <main+0x1f4>)
 8001cfc:	6912      	ldr	r2, [r2, #16]
 8001cfe:	4611      	mov	r1, r2
 8001d00:	4618      	mov	r0, r3
 8001d02:	f004 faa3 	bl	800624c <HAL_TIM_PWM_Start>
  //HAL_TIM_PWM_Start(mpptX.htim, mpptX.tim_channel);
  //__HAL_TIM_SET_COMPARE(mpptX.htim, mpptX.tim_channel, mpptX.dutyCycle); //mpptX.htim->CCR4=255*0.5 (SI ES TIMER 4)
  __HAL_TIM_SET_COMPARE(mpptY.htim, mpptY.tim_channel, mpptY.dutyCycle); //mpptY.htim->CCR1=255*0.5 (SI ES TIMER 1)
 8001d06:	4b15      	ldr	r3, [pc, #84]	@ (8001d5c <main+0x1f4>)
 8001d08:	691b      	ldr	r3, [r3, #16]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d106      	bne.n	8001d1c <main+0x1b4>
 8001d0e:	4b13      	ldr	r3, [pc, #76]	@ (8001d5c <main+0x1f4>)
 8001d10:	7f1a      	ldrb	r2, [r3, #28]
 8001d12:	4b12      	ldr	r3, [pc, #72]	@ (8001d5c <main+0x1f4>)
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	635a      	str	r2, [r3, #52]	@ 0x34
 8001d1a:	e04a      	b.n	8001db2 <main+0x24a>
 8001d1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d5c <main+0x1f4>)
 8001d1e:	691b      	ldr	r3, [r3, #16]
 8001d20:	2b04      	cmp	r3, #4
 8001d22:	d107      	bne.n	8001d34 <main+0x1cc>
 8001d24:	4b0d      	ldr	r3, [pc, #52]	@ (8001d5c <main+0x1f4>)
 8001d26:	7f19      	ldrb	r1, [r3, #28]
 8001d28:	4b0c      	ldr	r3, [pc, #48]	@ (8001d5c <main+0x1f4>)
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	460b      	mov	r3, r1
 8001d30:	6393      	str	r3, [r2, #56]	@ 0x38
 8001d32:	e03e      	b.n	8001db2 <main+0x24a>
 8001d34:	4b09      	ldr	r3, [pc, #36]	@ (8001d5c <main+0x1f4>)
 8001d36:	691b      	ldr	r3, [r3, #16]
 8001d38:	2b08      	cmp	r3, #8
 8001d3a:	d133      	bne.n	8001da4 <main+0x23c>
 8001d3c:	4b07      	ldr	r3, [pc, #28]	@ (8001d5c <main+0x1f4>)
 8001d3e:	7f19      	ldrb	r1, [r3, #28]
 8001d40:	4b06      	ldr	r3, [pc, #24]	@ (8001d5c <main+0x1f4>)
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	460b      	mov	r3, r1
 8001d48:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001d4a:	e032      	b.n	8001db2 <main+0x24a>
 8001d4c:	20000380 	.word	0x20000380
 8001d50:	200004e4 	.word	0x200004e4
 8001d54:	20000230 	.word	0x20000230
 8001d58:	0800a3f0 	.word	0x0800a3f0
 8001d5c:	200003a4 	.word	0x200003a4
 8001d60:	2000049c 	.word	0x2000049c
 8001d64:	0800a3f8 	.word	0x0800a3f8
 8001d68:	200003c8 	.word	0x200003c8
 8001d6c:	2000052c 	.word	0x2000052c
 8001d70:	0800a400 	.word	0x0800a400
 8001d74:	200003ec 	.word	0x200003ec
 8001d78:	40020400 	.word	0x40020400
 8001d7c:	0800a408 	.word	0x0800a408
 8001d80:	20000408 	.word	0x20000408
 8001d84:	0800a40c 	.word	0x0800a40c
 8001d88:	20000424 	.word	0x20000424
 8001d8c:	0800a414 	.word	0x0800a414
 8001d90:	20000440 	.word	0x20000440
 8001d94:	0800a418 	.word	0x0800a418
 8001d98:	2000045c 	.word	0x2000045c
 8001d9c:	40020000 	.word	0x40020000
 8001da0:	0800a420 	.word	0x0800a420
 8001da4:	4bbc      	ldr	r3, [pc, #752]	@ (8002098 <main+0x530>)
 8001da6:	7f19      	ldrb	r1, [r3, #28]
 8001da8:	4bbb      	ldr	r3, [pc, #748]	@ (8002098 <main+0x530>)
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	460b      	mov	r3, r1
 8001db0:	6413      	str	r3, [r2, #64]	@ 0x40
  //__HAL_TIM_SET_COMPARE(mpptZ.htim, mpptZ.tim_channel, mpptZ.dutyCycle); //mpptZ.htim->CCR1=255*0.5 (SI ES TIMER 1)

//Configuro las salidas
  disablePDU(&pdu_V3bis);				//a veces prende y a veces no
 8001db2:	48ba      	ldr	r0, [pc, #744]	@ (800209c <main+0x534>)
 8001db4:	f000 fc00 	bl	80025b8 <disablePDU>

  //enablePDU(&pdu_V3);
  //enablePDU(&pdu_V5bis);

  disablePDU(&pdu_V5);		//5V  		//NO ANDA Y METE RUIDO
 8001db8:	48b9      	ldr	r0, [pc, #740]	@ (80020a0 <main+0x538>)
 8001dba:	f000 fbfd 	bl	80025b8 <disablePDU>
  disablePDU(&pdu_BatOut);
 8001dbe:	48b9      	ldr	r0, [pc, #740]	@ (80020a4 <main+0x53c>)
 8001dc0:	f000 fbfa 	bl	80025b8 <disablePDU>

  BQ76905_Configure(&bms);
 8001dc4:	48b8      	ldr	r0, [pc, #736]	@ (80020a8 <main+0x540>)
 8001dc6:	f7ff fb11 	bl	80013ec <BQ76905_Configure>

  HAL_ADC_Start_DMA(&hadc1,(uint32_t *) rawValues, 14);
 8001dca:	220e      	movs	r2, #14
 8001dcc:	49b7      	ldr	r1, [pc, #732]	@ (80020ac <main+0x544>)
 8001dce:	48b8      	ldr	r0, [pc, #736]	@ (80020b0 <main+0x548>)
 8001dd0:	f001 fa20 	bl	8003214 <HAL_ADC_Start_DMA>
  uint8_t counter = 0;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  	 //crear funcion para esto
		while(!convCompleted);
 8001dda:	bf00      	nop
 8001ddc:	4bb5      	ldr	r3, [pc, #724]	@ (80020b4 <main+0x54c>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d0fb      	beq.n	8001ddc <main+0x274>
		mpptZ.current = (uint16_t)rawValues[0] * 0.606 * conversionFactor;
 8001de4:	4bb1      	ldr	r3, [pc, #708]	@ (80020ac <main+0x544>)
 8001de6:	881b      	ldrh	r3, [r3, #0]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7fe fb9b 	bl	8000524 <__aeabi_i2d>
 8001dee:	a3a8      	add	r3, pc, #672	@ (adr r3, 8002090 <main+0x528>)
 8001df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df4:	f7fe fc00 	bl	80005f8 <__aeabi_dmul>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	4610      	mov	r0, r2
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4bad      	ldr	r3, [pc, #692]	@ (80020b8 <main+0x550>)
 8001e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e06:	f7fe fbf7 	bl	80005f8 <__aeabi_dmul>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	4610      	mov	r0, r2
 8001e10:	4619      	mov	r1, r3
 8001e12:	f7fe fec9 	bl	8000ba8 <__aeabi_d2uiz>
 8001e16:	4603      	mov	r3, r0
 8001e18:	b29a      	uxth	r2, r3
 8001e1a:	4ba8      	ldr	r3, [pc, #672]	@ (80020bc <main+0x554>)
 8001e1c:	82da      	strh	r2, [r3, #22]
		mpptZ.voltage = (uint16_t)rawValues[1] * 2 * conversionFactor; //las tensiones se multiplican x2
 8001e1e:	4ba3      	ldr	r3, [pc, #652]	@ (80020ac <main+0x544>)
 8001e20:	885b      	ldrh	r3, [r3, #2]
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7fe fb7d 	bl	8000524 <__aeabi_i2d>
 8001e2a:	4ba3      	ldr	r3, [pc, #652]	@ (80020b8 <main+0x550>)
 8001e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e30:	f7fe fbe2 	bl	80005f8 <__aeabi_dmul>
 8001e34:	4602      	mov	r2, r0
 8001e36:	460b      	mov	r3, r1
 8001e38:	4610      	mov	r0, r2
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	f7fe feb4 	bl	8000ba8 <__aeabi_d2uiz>
 8001e40:	4603      	mov	r3, r0
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	4b9d      	ldr	r3, [pc, #628]	@ (80020bc <main+0x554>)
 8001e46:	829a      	strh	r2, [r3, #20]

		pdu_V5bis.current = (uint16_t) rawValues[2] * 0.606 * conversionFactor;
 8001e48:	4b98      	ldr	r3, [pc, #608]	@ (80020ac <main+0x544>)
 8001e4a:	889b      	ldrh	r3, [r3, #4]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7fe fb69 	bl	8000524 <__aeabi_i2d>
 8001e52:	a38f      	add	r3, pc, #572	@ (adr r3, 8002090 <main+0x528>)
 8001e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e58:	f7fe fbce 	bl	80005f8 <__aeabi_dmul>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	460b      	mov	r3, r1
 8001e60:	4610      	mov	r0, r2
 8001e62:	4619      	mov	r1, r3
 8001e64:	4b94      	ldr	r3, [pc, #592]	@ (80020b8 <main+0x550>)
 8001e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e6a:	f7fe fbc5 	bl	80005f8 <__aeabi_dmul>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	460b      	mov	r3, r1
 8001e72:	4610      	mov	r0, r2
 8001e74:	4619      	mov	r1, r3
 8001e76:	f7fe fe97 	bl	8000ba8 <__aeabi_d2uiz>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	b29a      	uxth	r2, r3
 8001e7e:	4b90      	ldr	r3, [pc, #576]	@ (80020c0 <main+0x558>)
 8001e80:	81da      	strh	r2, [r3, #14]
		pdu_V5bis.voltage = (uint16_t) rawValues[3] * 2 * conversionFactor; //las tensiones se multiplican x2
 8001e82:	4b8a      	ldr	r3, [pc, #552]	@ (80020ac <main+0x544>)
 8001e84:	88db      	ldrh	r3, [r3, #6]
 8001e86:	005b      	lsls	r3, r3, #1
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7fe fb4b 	bl	8000524 <__aeabi_i2d>
 8001e8e:	4b8a      	ldr	r3, [pc, #552]	@ (80020b8 <main+0x550>)
 8001e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e94:	f7fe fbb0 	bl	80005f8 <__aeabi_dmul>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	4610      	mov	r0, r2
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	f7fe fe82 	bl	8000ba8 <__aeabi_d2uiz>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	4b85      	ldr	r3, [pc, #532]	@ (80020c0 <main+0x558>)
 8001eaa:	819a      	strh	r2, [r3, #12]
		pdu_V3.voltage = (uint16_t)rawValues[4] * 2 * conversionFactor; //las tensiones se multiplican x2
 8001eac:	4b7f      	ldr	r3, [pc, #508]	@ (80020ac <main+0x544>)
 8001eae:	891b      	ldrh	r3, [r3, #8]
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7fe fb36 	bl	8000524 <__aeabi_i2d>
 8001eb8:	4b7f      	ldr	r3, [pc, #508]	@ (80020b8 <main+0x550>)
 8001eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ebe:	f7fe fb9b 	bl	80005f8 <__aeabi_dmul>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	4610      	mov	r0, r2
 8001ec8:	4619      	mov	r1, r3
 8001eca:	f7fe fe6d 	bl	8000ba8 <__aeabi_d2uiz>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	b29a      	uxth	r2, r3
 8001ed2:	4b7c      	ldr	r3, [pc, #496]	@ (80020c4 <main+0x55c>)
 8001ed4:	819a      	strh	r2, [r3, #12]
		pdu_V3.current = (uint16_t)rawValues[5] * 0.606 * conversionFactor;
 8001ed6:	4b75      	ldr	r3, [pc, #468]	@ (80020ac <main+0x544>)
 8001ed8:	895b      	ldrh	r3, [r3, #10]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7fe fb22 	bl	8000524 <__aeabi_i2d>
 8001ee0:	a36b      	add	r3, pc, #428	@ (adr r3, 8002090 <main+0x528>)
 8001ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ee6:	f7fe fb87 	bl	80005f8 <__aeabi_dmul>
 8001eea:	4602      	mov	r2, r0
 8001eec:	460b      	mov	r3, r1
 8001eee:	4610      	mov	r0, r2
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4b71      	ldr	r3, [pc, #452]	@ (80020b8 <main+0x550>)
 8001ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef8:	f7fe fb7e 	bl	80005f8 <__aeabi_dmul>
 8001efc:	4602      	mov	r2, r0
 8001efe:	460b      	mov	r3, r1
 8001f00:	4610      	mov	r0, r2
 8001f02:	4619      	mov	r1, r3
 8001f04:	f7fe fe50 	bl	8000ba8 <__aeabi_d2uiz>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	b29a      	uxth	r2, r3
 8001f0c:	4b6d      	ldr	r3, [pc, #436]	@ (80020c4 <main+0x55c>)
 8001f0e:	81da      	strh	r2, [r3, #14]
		pdu_V3bis.voltage = (uint16_t)rawValues[6] * 2 * conversionFactor;
 8001f10:	4b66      	ldr	r3, [pc, #408]	@ (80020ac <main+0x544>)
 8001f12:	899b      	ldrh	r3, [r3, #12]
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7fe fb04 	bl	8000524 <__aeabi_i2d>
 8001f1c:	4b66      	ldr	r3, [pc, #408]	@ (80020b8 <main+0x550>)
 8001f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f22:	f7fe fb69 	bl	80005f8 <__aeabi_dmul>
 8001f26:	4602      	mov	r2, r0
 8001f28:	460b      	mov	r3, r1
 8001f2a:	4610      	mov	r0, r2
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	f7fe fe3b 	bl	8000ba8 <__aeabi_d2uiz>
 8001f32:	4603      	mov	r3, r0
 8001f34:	b29a      	uxth	r2, r3
 8001f36:	4b59      	ldr	r3, [pc, #356]	@ (800209c <main+0x534>)
 8001f38:	819a      	strh	r2, [r3, #12]
		pdu_V3bis.current = (uint16_t)rawValues[7]* 0.606 * conversionFactor; //factor de multiplicacion de la corriente en entradas mppt (50 x 33mohm)^-1
 8001f3a:	4b5c      	ldr	r3, [pc, #368]	@ (80020ac <main+0x544>)
 8001f3c:	89db      	ldrh	r3, [r3, #14]
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7fe faf0 	bl	8000524 <__aeabi_i2d>
 8001f44:	a352      	add	r3, pc, #328	@ (adr r3, 8002090 <main+0x528>)
 8001f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f4a:	f7fe fb55 	bl	80005f8 <__aeabi_dmul>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	460b      	mov	r3, r1
 8001f52:	4610      	mov	r0, r2
 8001f54:	4619      	mov	r1, r3
 8001f56:	4b58      	ldr	r3, [pc, #352]	@ (80020b8 <main+0x550>)
 8001f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f5c:	f7fe fb4c 	bl	80005f8 <__aeabi_dmul>
 8001f60:	4602      	mov	r2, r0
 8001f62:	460b      	mov	r3, r1
 8001f64:	4610      	mov	r0, r2
 8001f66:	4619      	mov	r1, r3
 8001f68:	f7fe fe1e 	bl	8000ba8 <__aeabi_d2uiz>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	b29a      	uxth	r2, r3
 8001f70:	4b4a      	ldr	r3, [pc, #296]	@ (800209c <main+0x534>)
 8001f72:	81da      	strh	r2, [r3, #14]

		mpptX.current = (uint16_t)rawValues[8] * 0.606 * conversionFactor;
 8001f74:	4b4d      	ldr	r3, [pc, #308]	@ (80020ac <main+0x544>)
 8001f76:	8a1b      	ldrh	r3, [r3, #16]
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7fe fad3 	bl	8000524 <__aeabi_i2d>
 8001f7e:	a344      	add	r3, pc, #272	@ (adr r3, 8002090 <main+0x528>)
 8001f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f84:	f7fe fb38 	bl	80005f8 <__aeabi_dmul>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	4610      	mov	r0, r2
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4b49      	ldr	r3, [pc, #292]	@ (80020b8 <main+0x550>)
 8001f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f96:	f7fe fb2f 	bl	80005f8 <__aeabi_dmul>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	4610      	mov	r0, r2
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	f7fe fe01 	bl	8000ba8 <__aeabi_d2uiz>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	b29a      	uxth	r2, r3
 8001faa:	4b47      	ldr	r3, [pc, #284]	@ (80020c8 <main+0x560>)
 8001fac:	82da      	strh	r2, [r3, #22]
		mpptX.voltage = (uint16_t)rawValues[9] * 2 * conversionFactor;
 8001fae:	4b3f      	ldr	r3, [pc, #252]	@ (80020ac <main+0x544>)
 8001fb0:	8a5b      	ldrh	r3, [r3, #18]
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7fe fab5 	bl	8000524 <__aeabi_i2d>
 8001fba:	4b3f      	ldr	r3, [pc, #252]	@ (80020b8 <main+0x550>)
 8001fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc0:	f7fe fb1a 	bl	80005f8 <__aeabi_dmul>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	4610      	mov	r0, r2
 8001fca:	4619      	mov	r1, r3
 8001fcc:	f7fe fdec 	bl	8000ba8 <__aeabi_d2uiz>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	b29a      	uxth	r2, r3
 8001fd4:	4b3c      	ldr	r3, [pc, #240]	@ (80020c8 <main+0x560>)
 8001fd6:	829a      	strh	r2, [r3, #20]
		mpptY.current = (uint16_t) rawValues[10] * 0.606 * conversionFactor;//* 0.606 * conversionFactor;// * 0.606; //factor de multiplicacion de la corriente en entradas mppt (50 x 33mohm)^-1
 8001fd8:	4b34      	ldr	r3, [pc, #208]	@ (80020ac <main+0x544>)
 8001fda:	8a9b      	ldrh	r3, [r3, #20]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7fe faa1 	bl	8000524 <__aeabi_i2d>
 8001fe2:	a32b      	add	r3, pc, #172	@ (adr r3, 8002090 <main+0x528>)
 8001fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe8:	f7fe fb06 	bl	80005f8 <__aeabi_dmul>
 8001fec:	4602      	mov	r2, r0
 8001fee:	460b      	mov	r3, r1
 8001ff0:	4610      	mov	r0, r2
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4b30      	ldr	r3, [pc, #192]	@ (80020b8 <main+0x550>)
 8001ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ffa:	f7fe fafd 	bl	80005f8 <__aeabi_dmul>
 8001ffe:	4602      	mov	r2, r0
 8002000:	460b      	mov	r3, r1
 8002002:	4610      	mov	r0, r2
 8002004:	4619      	mov	r1, r3
 8002006:	f7fe fdcf 	bl	8000ba8 <__aeabi_d2uiz>
 800200a:	4603      	mov	r3, r0
 800200c:	b29a      	uxth	r2, r3
 800200e:	4b22      	ldr	r3, [pc, #136]	@ (8002098 <main+0x530>)
 8002010:	82da      	strh	r2, [r3, #22]
		mpptY.voltage = (uint16_t) rawValues[11] * 2 * conversionFactor;
 8002012:	4b26      	ldr	r3, [pc, #152]	@ (80020ac <main+0x544>)
 8002014:	8adb      	ldrh	r3, [r3, #22]
 8002016:	005b      	lsls	r3, r3, #1
 8002018:	4618      	mov	r0, r3
 800201a:	f7fe fa83 	bl	8000524 <__aeabi_i2d>
 800201e:	4b26      	ldr	r3, [pc, #152]	@ (80020b8 <main+0x550>)
 8002020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002024:	f7fe fae8 	bl	80005f8 <__aeabi_dmul>
 8002028:	4602      	mov	r2, r0
 800202a:	460b      	mov	r3, r1
 800202c:	4610      	mov	r0, r2
 800202e:	4619      	mov	r1, r3
 8002030:	f7fe fdba 	bl	8000ba8 <__aeabi_d2uiz>
 8002034:	4603      	mov	r3, r0
 8002036:	b29a      	uxth	r2, r3
 8002038:	4b17      	ldr	r3, [pc, #92]	@ (8002098 <main+0x530>)
 800203a:	829a      	strh	r2, [r3, #20]

		pdu_V5.voltage = (uint16_t) rawValues[12] * 2 * conversionFactor;
 800203c:	4b1b      	ldr	r3, [pc, #108]	@ (80020ac <main+0x544>)
 800203e:	8b1b      	ldrh	r3, [r3, #24]
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	4618      	mov	r0, r3
 8002044:	f7fe fa6e 	bl	8000524 <__aeabi_i2d>
 8002048:	4b1b      	ldr	r3, [pc, #108]	@ (80020b8 <main+0x550>)
 800204a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800204e:	f7fe fad3 	bl	80005f8 <__aeabi_dmul>
 8002052:	4602      	mov	r2, r0
 8002054:	460b      	mov	r3, r1
 8002056:	4610      	mov	r0, r2
 8002058:	4619      	mov	r1, r3
 800205a:	f7fe fda5 	bl	8000ba8 <__aeabi_d2uiz>
 800205e:	4603      	mov	r3, r0
 8002060:	b29a      	uxth	r2, r3
 8002062:	4b0f      	ldr	r3, [pc, #60]	@ (80020a0 <main+0x538>)
 8002064:	819a      	strh	r2, [r3, #12]
		pdu_V5.current = (uint16_t) rawValues[13] * 0.606 * conversionFactor;
 8002066:	4b11      	ldr	r3, [pc, #68]	@ (80020ac <main+0x544>)
 8002068:	8b5b      	ldrh	r3, [r3, #26]
 800206a:	4618      	mov	r0, r3
 800206c:	f7fe fa5a 	bl	8000524 <__aeabi_i2d>
 8002070:	a307      	add	r3, pc, #28	@ (adr r3, 8002090 <main+0x528>)
 8002072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002076:	f7fe fabf 	bl	80005f8 <__aeabi_dmul>
 800207a:	4602      	mov	r2, r0
 800207c:	460b      	mov	r3, r1
 800207e:	4610      	mov	r0, r2
 8002080:	4619      	mov	r1, r3
 8002082:	4b0d      	ldr	r3, [pc, #52]	@ (80020b8 <main+0x550>)
 8002084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002088:	e020      	b.n	80020cc <main+0x564>
 800208a:	bf00      	nop
 800208c:	f3af 8000 	nop.w
 8002090:	1cac0831 	.word	0x1cac0831
 8002094:	3fe3645a 	.word	0x3fe3645a
 8002098:	200003a4 	.word	0x200003a4
 800209c:	20000440 	.word	0x20000440
 80020a0:	200003ec 	.word	0x200003ec
 80020a4:	2000045c 	.word	0x2000045c
 80020a8:	20000000 	.word	0x20000000
 80020ac:	20000478 	.word	0x20000478
 80020b0:	20000230 	.word	0x20000230
 80020b4:	20000494 	.word	0x20000494
 80020b8:	20000038 	.word	0x20000038
 80020bc:	200003c8 	.word	0x200003c8
 80020c0:	20000408 	.word	0x20000408
 80020c4:	20000424 	.word	0x20000424
 80020c8:	20000380 	.word	0x20000380
 80020cc:	f7fe fa94 	bl	80005f8 <__aeabi_dmul>
 80020d0:	4602      	mov	r2, r0
 80020d2:	460b      	mov	r3, r1
 80020d4:	4610      	mov	r0, r2
 80020d6:	4619      	mov	r1, r3
 80020d8:	f7fe fd66 	bl	8000ba8 <__aeabi_d2uiz>
 80020dc:	4603      	mov	r3, r0
 80020de:	b29a      	uxth	r2, r3
 80020e0:	4b26      	ldr	r3, [pc, #152]	@ (800217c <main+0x614>)
 80020e2:	81da      	strh	r2, [r3, #14]

	  	//MPPT
        //updateMPPT(&mpptX);
        updateMPPT(&mpptY);
 80020e4:	4826      	ldr	r0, [pc, #152]	@ (8002180 <main+0x618>)
 80020e6:	f000 f94b 	bl	8002380 <updateMPPT>
        //updateMPPT(&mpptZ);

	if(counter == 2){
 80020ea:	f897 30f7 	ldrb.w	r3, [r7, #247]	@ 0xf7
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d12b      	bne.n	800214a <main+0x5e2>
	    char buffer[STR_LEN];

	    snprintf(buffer, STR_LEN, "\n \n I LIKE THE WAY YOU WORKING \n");
 80020f2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020f6:	4a23      	ldr	r2, [pc, #140]	@ (8002184 <main+0x61c>)
 80020f8:	21c8      	movs	r1, #200	@ 0xc8
 80020fa:	4618      	mov	r0, r3
 80020fc:	f005 ff48 	bl	8007f90 <sniprintf>
	  	HAL_I2C_Master_Transmit(&hi2c3, ARDUINO_I2C_ADDRESS << 1, (uint8_t *) buffer, strlen(buffer), HAL_MAX_DELAY);
 8002100:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002104:	4618      	mov	r0, r3
 8002106:	f7fe f8b3 	bl	8000270 <strlen>
 800210a:	4603      	mov	r3, r0
 800210c:	b29b      	uxth	r3, r3
 800210e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8002112:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002116:	9100      	str	r1, [sp, #0]
 8002118:	2110      	movs	r1, #16
 800211a:	481b      	ldr	r0, [pc, #108]	@ (8002188 <main+0x620>)
 800211c:	f002 fbe8 	bl	80048f0 <HAL_I2C_Master_Transmit>

	    //5BIS DATOS
	  	printPDUData(&pdu_V5bis);
 8002120:	481a      	ldr	r0, [pc, #104]	@ (800218c <main+0x624>)
 8002122:	f000 fa1d 	bl	8002560 <printPDUData>
	    //3.3 DATOS
	  	printPDUData(&pdu_V3);
 8002126:	481a      	ldr	r0, [pc, #104]	@ (8002190 <main+0x628>)
 8002128:	f000 fa1a 	bl	8002560 <printPDUData>
	    //5 DATOS
	  	printPDUData(&pdu_V5);
 800212c:	4813      	ldr	r0, [pc, #76]	@ (800217c <main+0x614>)
 800212e:	f000 fa17 	bl	8002560 <printPDUData>
	    //3 bis
	  	printPDUData(&pdu_V3bis);
 8002132:	4818      	ldr	r0, [pc, #96]	@ (8002194 <main+0x62c>)
 8002134:	f000 fa14 	bl	8002560 <printPDUData>

	    //X DATOS
	    printMPPTData(&mpptX);
 8002138:	4817      	ldr	r0, [pc, #92]	@ (8002198 <main+0x630>)
 800213a:	f000 f973 	bl	8002424 <printMPPTData>
	    //Y DATOS
	    printMPPTData(&mpptY);
 800213e:	4810      	ldr	r0, [pc, #64]	@ (8002180 <main+0x618>)
 8002140:	f000 f970 	bl	8002424 <printMPPTData>
	    //Z DATOS
	    printMPPTData(&mpptZ);
 8002144:	4815      	ldr	r0, [pc, #84]	@ (800219c <main+0x634>)
 8002146:	f000 f96d 	bl	8002424 <printMPPTData>

	}
	counter++;
 800214a:	f897 30f7 	ldrb.w	r3, [r7, #247]	@ 0xf7
 800214e:	3301      	adds	r3, #1
 8002150:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
	counter = counter%3;
 8002154:	f897 20f7 	ldrb.w	r2, [r7, #247]	@ 0xf7
 8002158:	4b11      	ldr	r3, [pc, #68]	@ (80021a0 <main+0x638>)
 800215a:	fba3 1302 	umull	r1, r3, r3, r2
 800215e:	0859      	lsrs	r1, r3, #1
 8002160:	460b      	mov	r3, r1
 8002162:	005b      	lsls	r3, r3, #1
 8002164:	440b      	add	r3, r1
 8002166:	1ad3      	subs	r3, r2, r3
 8002168:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7



		//COMUNICACION BQ76905
        BQ76905_ReadData(&bms);
 800216c:	480d      	ldr	r0, [pc, #52]	@ (80021a4 <main+0x63c>)
 800216e:	f7ff f9b1 	bl	80014d4 <BQ76905_ReadData>

		//CALENTAMIENTO Y CONTROL DE TEMPERATURA //por ahora prendo un led para debuging
		//MODO BAJO CONSUMO
    	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
        //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
    	HAL_Delay(DELAY);
 8002172:	20c8      	movs	r0, #200	@ 0xc8
 8002174:	f000 fed6 	bl	8002f24 <HAL_Delay>
		while(!convCompleted);
 8002178:	e62f      	b.n	8001dda <main+0x272>
 800217a:	bf00      	nop
 800217c:	200003ec 	.word	0x200003ec
 8002180:	200003a4 	.word	0x200003a4
 8002184:	0800a428 	.word	0x0800a428
 8002188:	2000032c 	.word	0x2000032c
 800218c:	20000408 	.word	0x20000408
 8002190:	20000424 	.word	0x20000424
 8002194:	20000440 	.word	0x20000440
 8002198:	20000380 	.word	0x20000380
 800219c:	200003c8 	.word	0x200003c8
 80021a0:	aaaaaaab 	.word	0xaaaaaaab
 80021a4:	20000000 	.word	0x20000000

080021a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b094      	sub	sp, #80	@ 0x50
 80021ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021ae:	f107 0320 	add.w	r3, r7, #32
 80021b2:	2230      	movs	r2, #48	@ 0x30
 80021b4:	2100      	movs	r1, #0
 80021b6:	4618      	mov	r0, r3
 80021b8:	f006 f800 	bl	80081bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021bc:	f107 030c 	add.w	r3, r7, #12
 80021c0:	2200      	movs	r2, #0
 80021c2:	601a      	str	r2, [r3, #0]
 80021c4:	605a      	str	r2, [r3, #4]
 80021c6:	609a      	str	r2, [r3, #8]
 80021c8:	60da      	str	r2, [r3, #12]
 80021ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80021cc:	2300      	movs	r3, #0
 80021ce:	60bb      	str	r3, [r7, #8]
 80021d0:	4b28      	ldr	r3, [pc, #160]	@ (8002274 <SystemClock_Config+0xcc>)
 80021d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d4:	4a27      	ldr	r2, [pc, #156]	@ (8002274 <SystemClock_Config+0xcc>)
 80021d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021da:	6413      	str	r3, [r2, #64]	@ 0x40
 80021dc:	4b25      	ldr	r3, [pc, #148]	@ (8002274 <SystemClock_Config+0xcc>)
 80021de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021e4:	60bb      	str	r3, [r7, #8]
 80021e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80021e8:	2300      	movs	r3, #0
 80021ea:	607b      	str	r3, [r7, #4]
 80021ec:	4b22      	ldr	r3, [pc, #136]	@ (8002278 <SystemClock_Config+0xd0>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a21      	ldr	r2, [pc, #132]	@ (8002278 <SystemClock_Config+0xd0>)
 80021f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021f6:	6013      	str	r3, [r2, #0]
 80021f8:	4b1f      	ldr	r3, [pc, #124]	@ (8002278 <SystemClock_Config+0xd0>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002200:	607b      	str	r3, [r7, #4]
 8002202:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002204:	2301      	movs	r3, #1
 8002206:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002208:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800220c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800220e:	2302      	movs	r3, #2
 8002210:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002212:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002216:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002218:	2304      	movs	r3, #4
 800221a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 800221c:	2360      	movs	r3, #96	@ 0x60
 800221e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 8002220:	2306      	movs	r3, #6
 8002222:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002224:	2304      	movs	r3, #4
 8002226:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002228:	f107 0320 	add.w	r3, r7, #32
 800222c:	4618      	mov	r0, r3
 800222e:	f003 fb25 	bl	800587c <HAL_RCC_OscConfig>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002238:	f000 f820 	bl	800227c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800223c:	230f      	movs	r3, #15
 800223e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002240:	2302      	movs	r3, #2
 8002242:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8002244:	2380      	movs	r3, #128	@ 0x80
 8002246:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002248:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800224c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800224e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002252:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002254:	f107 030c 	add.w	r3, r7, #12
 8002258:	2100      	movs	r1, #0
 800225a:	4618      	mov	r0, r3
 800225c:	f003 fd86 	bl	8005d6c <HAL_RCC_ClockConfig>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002266:	f000 f809 	bl	800227c <Error_Handler>
  }
}
 800226a:	bf00      	nop
 800226c:	3750      	adds	r7, #80	@ 0x50
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	40023800 	.word	0x40023800
 8002278:	40007000 	.word	0x40007000

0800227c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002280:	b672      	cpsid	i
}
 8002282:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002284:	bf00      	nop
 8002286:	e7fd      	b.n	8002284 <Error_Handler+0x8>

08002288 <MPPT_Create>:

#define MAX_DUTY 255



MPPT_Channel MPPT_Create(char *label, ADC_HandleTypeDef *hadc, uint32_t v_channel, uint32_t i_channel, TIM_HandleTypeDef *htim, uint32_t tim_channel){
 8002288:	b4b0      	push	{r4, r5, r7}
 800228a:	b08f      	sub	sp, #60	@ 0x3c
 800228c:	af00      	add	r7, sp, #0
 800228e:	60f8      	str	r0, [r7, #12]
 8002290:	60b9      	str	r1, [r7, #8]
 8002292:	607a      	str	r2, [r7, #4]
 8002294:	603b      	str	r3, [r7, #0]
    MPPT_Channel newMppt = {
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	617b      	str	r3, [r7, #20]
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	61bb      	str	r3, [r7, #24]
 800229e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80022a0:	61fb      	str	r3, [r7, #28]
 80022a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80022a4:	623b      	str	r3, [r7, #32]
 80022a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80022a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80022aa:	2300      	movs	r3, #0
 80022ac:	853b      	strh	r3, [r7, #40]	@ 0x28
 80022ae:	2300      	movs	r3, #0
 80022b0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80022b2:	2300      	movs	r3, #0
 80022b4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80022b6:	2300      	movs	r3, #0
 80022b8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80022ba:	233a      	movs	r3, #58	@ 0x3a
 80022bc:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80022c0:	2300      	movs	r3, #0
 80022c2:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	637b      	str	r3, [r7, #52]	@ 0x34
        .prevPower = 0,
        .dutyCycle = MAX_DUTY * 0.23,
        .ultimaVariacion = 0,
		.label = label
    };
	return newMppt;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	461d      	mov	r5, r3
 80022ce:	f107 0414 	add.w	r4, r7, #20
 80022d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022da:	6823      	ldr	r3, [r4, #0]
 80022dc:	602b      	str	r3, [r5, #0]
}
 80022de:	68f8      	ldr	r0, [r7, #12]
 80022e0:	373c      	adds	r7, #60	@ 0x3c
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bcb0      	pop	{r4, r5, r7}
 80022e6:	4770      	bx	lr

080022e8 <duty_limit>:
    }

    *prevPower = *power; // Actualizar `prevPower` con el nuevo valor
}
*/
void duty_limit(uint8_t *dutyCycle,uint8_t deltaDuty){
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	460b      	mov	r3, r1
 80022f2:	70fb      	strb	r3, [r7, #3]
    // Límite de duty cycle
    if (*dutyCycle > MAX_DUTY) {
        *dutyCycle = MAX_DUTY;
    }
    if (*dutyCycle < deltaDuty) {
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	78fa      	ldrb	r2, [r7, #3]
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d902      	bls.n	8002304 <duty_limit+0x1c>
        *dutyCycle = deltaDuty;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	78fa      	ldrb	r2, [r7, #3]
 8002302:	701a      	strb	r2, [r3, #0]
    }

}
 8002304:	bf00      	nop
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr

08002310 <mppt_algorithm>:

void mppt_algorithm(uint8_t *dutyCycle, const uint16_t *power, uint16_t *prevPower, uint16_t * voltage) {
 8002310:	b580      	push	{r7, lr}
 8002312:	b086      	sub	sp, #24
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	607a      	str	r2, [r7, #4]
 800231c:	603b      	str	r3, [r7, #0]
    const uint8_t deltaDuty = 2;  // Incremento/decremento del Duty Cycle
 800231e:	2302      	movs	r3, #2
 8002320:	75fb      	strb	r3, [r7, #23]


    if (*voltage > 2050){
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	881b      	ldrh	r3, [r3, #0]
 8002326:	f640 0202 	movw	r2, #2050	@ 0x802
 800232a:	4293      	cmp	r3, r2
 800232c:	d906      	bls.n	800233c <mppt_algorithm+0x2c>
		*dutyCycle += deltaDuty;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	781a      	ldrb	r2, [r3, #0]
 8002332:	7dfb      	ldrb	r3, [r7, #23]
 8002334:	4413      	add	r3, r2
 8002336:	b2da      	uxtb	r2, r3
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	701a      	strb	r2, [r3, #0]
    }
    if (*voltage <= 2050){
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	881b      	ldrh	r3, [r3, #0]
 8002340:	f640 0202 	movw	r2, #2050	@ 0x802
 8002344:	4293      	cmp	r3, r2
 8002346:	d806      	bhi.n	8002356 <mppt_algorithm+0x46>
		*dutyCycle -= deltaDuty;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	781a      	ldrb	r2, [r3, #0]
 800234c:	7dfb      	ldrb	r3, [r7, #23]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	b2da      	uxtb	r2, r3
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	701a      	strb	r2, [r3, #0]
    }


    duty_limit(dutyCycle, deltaDuty);
 8002356:	7dfb      	ldrb	r3, [r7, #23]
 8002358:	4619      	mov	r1, r3
 800235a:	68f8      	ldr	r0, [r7, #12]
 800235c:	f7ff ffc4 	bl	80022e8 <duty_limit>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8002360:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002364:	4805      	ldr	r0, [pc, #20]	@ (800237c <mppt_algorithm+0x6c>)
 8002366:	f002 f964 	bl	8004632 <HAL_GPIO_TogglePin>

    *prevPower = *power; // Actualizar `prevPower` con el nuevo valor
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	881a      	ldrh	r2, [r3, #0]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	801a      	strh	r2, [r3, #0]
}
 8002372:	bf00      	nop
 8002374:	3718      	adds	r7, #24
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	40020400 	.word	0x40020400

08002380 <updateMPPT>:



void updateMPPT(MPPT_Channel *mppt) {
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
	// Calcular potencia
    mppt->power = mppt->voltage * mppt->current/ 1000;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	8a9b      	ldrh	r3, [r3, #20]
 800238c:	461a      	mov	r2, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	8adb      	ldrh	r3, [r3, #22]
 8002392:	fb02 f303 	mul.w	r3, r2, r3
 8002396:	4a22      	ldr	r2, [pc, #136]	@ (8002420 <updateMPPT+0xa0>)
 8002398:	fb82 1203 	smull	r1, r2, r2, r3
 800239c:	1192      	asrs	r2, r2, #6
 800239e:	17db      	asrs	r3, r3, #31
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	b29a      	uxth	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	831a      	strh	r2, [r3, #24]

    // Aplicar algoritmo MPPT
    mppt_algorithm(&mppt->dutyCycle, &mppt->power, &mppt->prevPower, &mppt->voltage);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f103 001c 	add.w	r0, r3, #28
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	f103 0118 	add.w	r1, r3, #24
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f103 021a 	add.w	r2, r3, #26
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	3314      	adds	r3, #20
 80023be:	f7ff ffa7 	bl	8002310 <mppt_algorithm>

    // Actualizar el PWM en el canal correspondiente
    __HAL_TIM_SET_COMPARE(mppt->htim, mppt->tim_channel, mppt->dutyCycle);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	691b      	ldr	r3, [r3, #16]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d106      	bne.n	80023d8 <updateMPPT+0x58>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	7f1a      	ldrb	r2, [r3, #28]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80023d6:	e01e      	b.n	8002416 <updateMPPT+0x96>
    __HAL_TIM_SET_COMPARE(mppt->htim, mppt->tim_channel, mppt->dutyCycle);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	2b04      	cmp	r3, #4
 80023de:	d107      	bne.n	80023f0 <updateMPPT+0x70>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	7f19      	ldrb	r1, [r3, #28]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	460b      	mov	r3, r1
 80023ec:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80023ee:	e012      	b.n	8002416 <updateMPPT+0x96>
    __HAL_TIM_SET_COMPARE(mppt->htim, mppt->tim_channel, mppt->dutyCycle);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	691b      	ldr	r3, [r3, #16]
 80023f4:	2b08      	cmp	r3, #8
 80023f6:	d107      	bne.n	8002408 <updateMPPT+0x88>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	7f19      	ldrb	r1, [r3, #28]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	460b      	mov	r3, r1
 8002404:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002406:	e006      	b.n	8002416 <updateMPPT+0x96>
    __HAL_TIM_SET_COMPARE(mppt->htim, mppt->tim_channel, mppt->dutyCycle);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	7f19      	ldrb	r1, [r3, #28]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	460b      	mov	r3, r1
 8002414:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002416:	bf00      	nop
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	10624dd3 	.word	0x10624dd3

08002424 <printMPPTData>:


void printMPPTData(MPPT_Channel *mppt) {
 8002424:	b580      	push	{r7, lr}
 8002426:	b0b6      	sub	sp, #216	@ 0xd8
 8002428:	af02      	add	r7, sp, #8
 800242a:	6078      	str	r0, [r7, #4]
    char buffer[STR_LEN];

    sprintf(buffer,"%s: %u mV \n", mppt->label, mppt->voltage);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a1a      	ldr	r2, [r3, #32]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	8a9b      	ldrh	r3, [r3, #20]
 8002434:	f107 0008 	add.w	r0, r7, #8
 8002438:	4930      	ldr	r1, [pc, #192]	@ (80024fc <printMPPTData+0xd8>)
 800243a:	f005 fddd 	bl	8007ff8 <siprintf>
    HAL_I2C_Master_Transmit(&hi2c3, ARDUINO_I2C_ADDRESS << 1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 800243e:	f107 0308 	add.w	r3, r7, #8
 8002442:	4618      	mov	r0, r3
 8002444:	f7fd ff14 	bl	8000270 <strlen>
 8002448:	4603      	mov	r3, r0
 800244a:	b29b      	uxth	r3, r3
 800244c:	f107 0208 	add.w	r2, r7, #8
 8002450:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002454:	9100      	str	r1, [sp, #0]
 8002456:	2110      	movs	r1, #16
 8002458:	4829      	ldr	r0, [pc, #164]	@ (8002500 <printMPPTData+0xdc>)
 800245a:	f002 fa49 	bl	80048f0 <HAL_I2C_Master_Transmit>

    sprintf(buffer,"	%u mA \n", mppt->current);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	8adb      	ldrh	r3, [r3, #22]
 8002462:	461a      	mov	r2, r3
 8002464:	f107 0308 	add.w	r3, r7, #8
 8002468:	4926      	ldr	r1, [pc, #152]	@ (8002504 <printMPPTData+0xe0>)
 800246a:	4618      	mov	r0, r3
 800246c:	f005 fdc4 	bl	8007ff8 <siprintf>
    HAL_I2C_Master_Transmit(&hi2c3, ARDUINO_I2C_ADDRESS << 1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8002470:	f107 0308 	add.w	r3, r7, #8
 8002474:	4618      	mov	r0, r3
 8002476:	f7fd fefb 	bl	8000270 <strlen>
 800247a:	4603      	mov	r3, r0
 800247c:	b29b      	uxth	r3, r3
 800247e:	f107 0208 	add.w	r2, r7, #8
 8002482:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002486:	9100      	str	r1, [sp, #0]
 8002488:	2110      	movs	r1, #16
 800248a:	481d      	ldr	r0, [pc, #116]	@ (8002500 <printMPPTData+0xdc>)
 800248c:	f002 fa30 	bl	80048f0 <HAL_I2C_Master_Transmit>

    sprintf(buffer,"	%u mW\n",mppt->power);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	8b1b      	ldrh	r3, [r3, #24]
 8002494:	461a      	mov	r2, r3
 8002496:	f107 0308 	add.w	r3, r7, #8
 800249a:	491b      	ldr	r1, [pc, #108]	@ (8002508 <printMPPTData+0xe4>)
 800249c:	4618      	mov	r0, r3
 800249e:	f005 fdab 	bl	8007ff8 <siprintf>
    HAL_I2C_Master_Transmit(&hi2c3, ARDUINO_I2C_ADDRESS << 1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80024a2:	f107 0308 	add.w	r3, r7, #8
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7fd fee2 	bl	8000270 <strlen>
 80024ac:	4603      	mov	r3, r0
 80024ae:	b29b      	uxth	r3, r3
 80024b0:	f107 0208 	add.w	r2, r7, #8
 80024b4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80024b8:	9100      	str	r1, [sp, #0]
 80024ba:	2110      	movs	r1, #16
 80024bc:	4810      	ldr	r0, [pc, #64]	@ (8002500 <printMPPTData+0xdc>)
 80024be:	f002 fa17 	bl	80048f0 <HAL_I2C_Master_Transmit>

    sprintf(buffer,"	Duty: %u \n \n",mppt->dutyCycle);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	7f1b      	ldrb	r3, [r3, #28]
 80024c6:	461a      	mov	r2, r3
 80024c8:	f107 0308 	add.w	r3, r7, #8
 80024cc:	490f      	ldr	r1, [pc, #60]	@ (800250c <printMPPTData+0xe8>)
 80024ce:	4618      	mov	r0, r3
 80024d0:	f005 fd92 	bl	8007ff8 <siprintf>
    HAL_I2C_Master_Transmit(&hi2c3, ARDUINO_I2C_ADDRESS << 1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80024d4:	f107 0308 	add.w	r3, r7, #8
 80024d8:	4618      	mov	r0, r3
 80024da:	f7fd fec9 	bl	8000270 <strlen>
 80024de:	4603      	mov	r3, r0
 80024e0:	b29b      	uxth	r3, r3
 80024e2:	f107 0208 	add.w	r2, r7, #8
 80024e6:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80024ea:	9100      	str	r1, [sp, #0]
 80024ec:	2110      	movs	r1, #16
 80024ee:	4804      	ldr	r0, [pc, #16]	@ (8002500 <printMPPTData+0xdc>)
 80024f0:	f002 f9fe 	bl	80048f0 <HAL_I2C_Master_Transmit>

}
 80024f4:	bf00      	nop
 80024f6:	37d0      	adds	r7, #208	@ 0xd0
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	0800a44c 	.word	0x0800a44c
 8002500:	2000032c 	.word	0x2000032c
 8002504:	0800a458 	.word	0x0800a458
 8002508:	0800a464 	.word	0x0800a464
 800250c:	0800a46c 	.word	0x0800a46c

08002510 <PDU_Create>:

#define VOLTAGE_STM32 3.3
#define ADC_RESOLUTION 4095.0 	//2^12 - 1


PDU_Channel PDU_Create(char *label, ADC_HandleTypeDef *hadc, uint32_t v_channel, uint32_t i_channel, GPIO_TypeDef *gpio_port, uint16_t gpio_pin) {
 8002510:	b4b0      	push	{r4, r5, r7}
 8002512:	b08d      	sub	sp, #52	@ 0x34
 8002514:	af00      	add	r7, sp, #0
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	60b9      	str	r1, [r7, #8]
 800251a:	607a      	str	r2, [r7, #4]
 800251c:	603b      	str	r3, [r7, #0]
    PDU_Channel newPdu = {
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	617b      	str	r3, [r7, #20]
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	61bb      	str	r3, [r7, #24]
 8002526:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002528:	61fb      	str	r3, [r7, #28]
 800252a:	2300      	movs	r3, #0
 800252c:	843b      	strh	r3, [r7, #32]
 800252e:	2300      	movs	r3, #0
 8002530:	847b      	strh	r3, [r7, #34]	@ 0x22
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	627b      	str	r3, [r7, #36]	@ 0x24
 8002536:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002538:	62bb      	str	r3, [r7, #40]	@ 0x28
 800253a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800253e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        .current = 0,
        .label = label,
        .gpio_port = gpio_port,
        .gpio_pin = gpio_pin
    };
    return newPdu;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	461d      	mov	r5, r3
 8002544:	f107 0414 	add.w	r4, r7, #20
 8002548:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800254a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800254c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002550:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8002554:	68f8      	ldr	r0, [r7, #12]
 8002556:	3734      	adds	r7, #52	@ 0x34
 8002558:	46bd      	mov	sp, r7
 800255a:	bcb0      	pop	{r4, r5, r7}
 800255c:	4770      	bx	lr
	...

08002560 <printPDUData>:


void printPDUData(PDU_Channel *pdu) {
 8002560:	b580      	push	{r7, lr}
 8002562:	b0b6      	sub	sp, #216	@ 0xd8
 8002564:	af02      	add	r7, sp, #8
 8002566:	6078      	str	r0, [r7, #4]
    char buffer[STR_LEN];
    snprintf(buffer, STR_LEN, "%s: %d mV, %d mA\n", pdu->label, pdu->voltage, pdu->current);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	691a      	ldr	r2, [r3, #16]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	899b      	ldrh	r3, [r3, #12]
 8002570:	4619      	mov	r1, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	89db      	ldrh	r3, [r3, #14]
 8002576:	f107 0008 	add.w	r0, r7, #8
 800257a:	9301      	str	r3, [sp, #4]
 800257c:	9100      	str	r1, [sp, #0]
 800257e:	4613      	mov	r3, r2
 8002580:	4a0b      	ldr	r2, [pc, #44]	@ (80025b0 <printPDUData+0x50>)
 8002582:	21c8      	movs	r1, #200	@ 0xc8
 8002584:	f005 fd04 	bl	8007f90 <sniprintf>
    HAL_I2C_Master_Transmit(&hi2c3, ARDUINO_I2C_ADDRESS << 1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8002588:	f107 0308 	add.w	r3, r7, #8
 800258c:	4618      	mov	r0, r3
 800258e:	f7fd fe6f 	bl	8000270 <strlen>
 8002592:	4603      	mov	r3, r0
 8002594:	b29b      	uxth	r3, r3
 8002596:	f107 0208 	add.w	r2, r7, #8
 800259a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800259e:	9100      	str	r1, [sp, #0]
 80025a0:	2110      	movs	r1, #16
 80025a2:	4804      	ldr	r0, [pc, #16]	@ (80025b4 <printPDUData+0x54>)
 80025a4:	f002 f9a4 	bl	80048f0 <HAL_I2C_Master_Transmit>
}
 80025a8:	bf00      	nop
 80025aa:	37d0      	adds	r7, #208	@ 0xd0
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	0800a47c 	.word	0x0800a47c
 80025b4:	2000032c 	.word	0x2000032c

080025b8 <disablePDU>:
void enablePDU(PDU_Channel *pdu) {
    HAL_GPIO_WritePin(pdu->gpio_port, pdu->gpio_pin, GPIO_PIN_SET);
}

// Deshabilitar la salida GPIO asociada a la fuente
void disablePDU(PDU_Channel *pdu) {
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(pdu->gpio_port, pdu->gpio_pin, GPIO_PIN_RESET);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6958      	ldr	r0, [r3, #20]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	8b1b      	ldrh	r3, [r3, #24]
 80025c8:	2200      	movs	r2, #0
 80025ca:	4619      	mov	r1, r3
 80025cc:	f002 f818 	bl	8004600 <HAL_GPIO_WritePin>
}
 80025d0:	bf00      	nop
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025de:	2300      	movs	r3, #0
 80025e0:	607b      	str	r3, [r7, #4]
 80025e2:	4b10      	ldr	r3, [pc, #64]	@ (8002624 <HAL_MspInit+0x4c>)
 80025e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002624 <HAL_MspInit+0x4c>)
 80025e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80025ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002624 <HAL_MspInit+0x4c>)
 80025f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025f6:	607b      	str	r3, [r7, #4]
 80025f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025fa:	2300      	movs	r3, #0
 80025fc:	603b      	str	r3, [r7, #0]
 80025fe:	4b09      	ldr	r3, [pc, #36]	@ (8002624 <HAL_MspInit+0x4c>)
 8002600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002602:	4a08      	ldr	r2, [pc, #32]	@ (8002624 <HAL_MspInit+0x4c>)
 8002604:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002608:	6413      	str	r3, [r2, #64]	@ 0x40
 800260a:	4b06      	ldr	r3, [pc, #24]	@ (8002624 <HAL_MspInit+0x4c>)
 800260c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800260e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002612:	603b      	str	r3, [r7, #0]
 8002614:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002616:	bf00      	nop
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	40023800 	.word	0x40023800

08002628 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800262c:	bf00      	nop
 800262e:	e7fd      	b.n	800262c <NMI_Handler+0x4>

08002630 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002634:	bf00      	nop
 8002636:	e7fd      	b.n	8002634 <HardFault_Handler+0x4>

08002638 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800263c:	bf00      	nop
 800263e:	e7fd      	b.n	800263c <MemManage_Handler+0x4>

08002640 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002644:	bf00      	nop
 8002646:	e7fd      	b.n	8002644 <BusFault_Handler+0x4>

08002648 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800264c:	bf00      	nop
 800264e:	e7fd      	b.n	800264c <UsageFault_Handler+0x4>

08002650 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002654:	bf00      	nop
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr

0800265e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800265e:	b480      	push	{r7}
 8002660:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002662:	bf00      	nop
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002670:	bf00      	nop
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr

0800267a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800267e:	f000 fc31 	bl	8002ee4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002682:	bf00      	nop
 8002684:	bd80      	pop	{r7, pc}
	...

08002688 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800268c:	4802      	ldr	r0, [pc, #8]	@ (8002698 <ADC_IRQHandler+0x10>)
 800268e:	f000 fcb0 	bl	8002ff2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	20000230 	.word	0x20000230

0800269c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80026a0:	4802      	ldr	r0, [pc, #8]	@ (80026ac <DMA2_Stream0_IRQHandler+0x10>)
 80026a2:	f001 fba7 	bl	8003df4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80026a6:	bf00      	nop
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	20000278 	.word	0x20000278

080026b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  return 1;
 80026b4:	2301      	movs	r3, #1
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <_kill>:

int _kill(int pid, int sig)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80026ca:	f005 fd83 	bl	80081d4 <__errno>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2216      	movs	r2, #22
 80026d2:	601a      	str	r2, [r3, #0]
  return -1;
 80026d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3708      	adds	r7, #8
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <_exit>:

void _exit (int status)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80026e8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f7ff ffe7 	bl	80026c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80026f2:	bf00      	nop
 80026f4:	e7fd      	b.n	80026f2 <_exit+0x12>

080026f6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026f6:	b580      	push	{r7, lr}
 80026f8:	b086      	sub	sp, #24
 80026fa:	af00      	add	r7, sp, #0
 80026fc:	60f8      	str	r0, [r7, #12]
 80026fe:	60b9      	str	r1, [r7, #8]
 8002700:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002702:	2300      	movs	r3, #0
 8002704:	617b      	str	r3, [r7, #20]
 8002706:	e00a      	b.n	800271e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002708:	f3af 8000 	nop.w
 800270c:	4601      	mov	r1, r0
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	1c5a      	adds	r2, r3, #1
 8002712:	60ba      	str	r2, [r7, #8]
 8002714:	b2ca      	uxtb	r2, r1
 8002716:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	3301      	adds	r3, #1
 800271c:	617b      	str	r3, [r7, #20]
 800271e:	697a      	ldr	r2, [r7, #20]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	429a      	cmp	r2, r3
 8002724:	dbf0      	blt.n	8002708 <_read+0x12>
  }

  return len;
 8002726:	687b      	ldr	r3, [r7, #4]
}
 8002728:	4618      	mov	r0, r3
 800272a:	3718      	adds	r7, #24
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af00      	add	r7, sp, #0
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	60b9      	str	r1, [r7, #8]
 800273a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800273c:	2300      	movs	r3, #0
 800273e:	617b      	str	r3, [r7, #20]
 8002740:	e009      	b.n	8002756 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	1c5a      	adds	r2, r3, #1
 8002746:	60ba      	str	r2, [r7, #8]
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	4618      	mov	r0, r3
 800274c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	3301      	adds	r3, #1
 8002754:	617b      	str	r3, [r7, #20]
 8002756:	697a      	ldr	r2, [r7, #20]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	429a      	cmp	r2, r3
 800275c:	dbf1      	blt.n	8002742 <_write+0x12>
  }
  return len;
 800275e:	687b      	ldr	r3, [r7, #4]
}
 8002760:	4618      	mov	r0, r3
 8002762:	3718      	adds	r7, #24
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}

08002768 <_close>:

int _close(int file)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002770:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002774:	4618      	mov	r0, r3
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr

08002780 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002790:	605a      	str	r2, [r3, #4]
  return 0;
 8002792:	2300      	movs	r3, #0
}
 8002794:	4618      	mov	r0, r3
 8002796:	370c      	adds	r7, #12
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <_isatty>:

int _isatty(int file)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80027a8:	2301      	movs	r3, #1
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr

080027b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027b6:	b480      	push	{r7}
 80027b8:	b085      	sub	sp, #20
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	60f8      	str	r0, [r7, #12]
 80027be:	60b9      	str	r1, [r7, #8]
 80027c0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80027c2:	2300      	movs	r3, #0
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3714      	adds	r7, #20
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr

080027d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027d8:	4a14      	ldr	r2, [pc, #80]	@ (800282c <_sbrk+0x5c>)
 80027da:	4b15      	ldr	r3, [pc, #84]	@ (8002830 <_sbrk+0x60>)
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027e4:	4b13      	ldr	r3, [pc, #76]	@ (8002834 <_sbrk+0x64>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d102      	bne.n	80027f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027ec:	4b11      	ldr	r3, [pc, #68]	@ (8002834 <_sbrk+0x64>)
 80027ee:	4a12      	ldr	r2, [pc, #72]	@ (8002838 <_sbrk+0x68>)
 80027f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027f2:	4b10      	ldr	r3, [pc, #64]	@ (8002834 <_sbrk+0x64>)
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4413      	add	r3, r2
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d207      	bcs.n	8002810 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002800:	f005 fce8 	bl	80081d4 <__errno>
 8002804:	4603      	mov	r3, r0
 8002806:	220c      	movs	r2, #12
 8002808:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800280a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800280e:	e009      	b.n	8002824 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002810:	4b08      	ldr	r3, [pc, #32]	@ (8002834 <_sbrk+0x64>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002816:	4b07      	ldr	r3, [pc, #28]	@ (8002834 <_sbrk+0x64>)
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4413      	add	r3, r2
 800281e:	4a05      	ldr	r2, [pc, #20]	@ (8002834 <_sbrk+0x64>)
 8002820:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002822:	68fb      	ldr	r3, [r7, #12]
}
 8002824:	4618      	mov	r0, r3
 8002826:	3718      	adds	r7, #24
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	20020000 	.word	0x20020000
 8002830:	00000400 	.word	0x00000400
 8002834:	20000498 	.word	0x20000498
 8002838:	20000bf0 	.word	0x20000bf0

0800283c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002840:	4b06      	ldr	r3, [pc, #24]	@ (800285c <SystemInit+0x20>)
 8002842:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002846:	4a05      	ldr	r2, [pc, #20]	@ (800285c <SystemInit+0x20>)
 8002848:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800284c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002850:	bf00      	nop
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	e000ed00 	.word	0xe000ed00

08002860 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b08a      	sub	sp, #40	@ 0x28
 8002864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002866:	f107 0320 	add.w	r3, r7, #32
 800286a:	2200      	movs	r2, #0
 800286c:	601a      	str	r2, [r3, #0]
 800286e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002870:	1d3b      	adds	r3, r7, #4
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	605a      	str	r2, [r3, #4]
 8002878:	609a      	str	r2, [r3, #8]
 800287a:	60da      	str	r2, [r3, #12]
 800287c:	611a      	str	r2, [r3, #16]
 800287e:	615a      	str	r2, [r3, #20]
 8002880:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002882:	4b22      	ldr	r3, [pc, #136]	@ (800290c <MX_TIM2_Init+0xac>)
 8002884:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002888:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800288a:	4b20      	ldr	r3, [pc, #128]	@ (800290c <MX_TIM2_Init+0xac>)
 800288c:	2200      	movs	r2, #0
 800288e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002890:	4b1e      	ldr	r3, [pc, #120]	@ (800290c <MX_TIM2_Init+0xac>)
 8002892:	2200      	movs	r2, #0
 8002894:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8002896:	4b1d      	ldr	r3, [pc, #116]	@ (800290c <MX_TIM2_Init+0xac>)
 8002898:	22ff      	movs	r2, #255	@ 0xff
 800289a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800289c:	4b1b      	ldr	r3, [pc, #108]	@ (800290c <MX_TIM2_Init+0xac>)
 800289e:	2200      	movs	r2, #0
 80028a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028a2:	4b1a      	ldr	r3, [pc, #104]	@ (800290c <MX_TIM2_Init+0xac>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80028a8:	4818      	ldr	r0, [pc, #96]	@ (800290c <MX_TIM2_Init+0xac>)
 80028aa:	f003 fc7f 	bl	80061ac <HAL_TIM_PWM_Init>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d001      	beq.n	80028b8 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80028b4:	f7ff fce2 	bl	800227c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028b8:	2300      	movs	r3, #0
 80028ba:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028bc:	2300      	movs	r3, #0
 80028be:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80028c0:	f107 0320 	add.w	r3, r7, #32
 80028c4:	4619      	mov	r1, r3
 80028c6:	4811      	ldr	r0, [pc, #68]	@ (800290c <MX_TIM2_Init+0xac>)
 80028c8:	f004 f8cc 	bl	8006a64 <HAL_TIMEx_MasterConfigSynchronization>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80028d2:	f7ff fcd3 	bl	800227c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028d6:	2360      	movs	r3, #96	@ 0x60
 80028d8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80028da:	2300      	movs	r3, #0
 80028dc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028de:	2300      	movs	r3, #0
 80028e0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80028e2:	2304      	movs	r3, #4
 80028e4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028e6:	1d3b      	adds	r3, r7, #4
 80028e8:	2200      	movs	r2, #0
 80028ea:	4619      	mov	r1, r3
 80028ec:	4807      	ldr	r0, [pc, #28]	@ (800290c <MX_TIM2_Init+0xac>)
 80028ee:	f003 fd75 	bl	80063dc <HAL_TIM_PWM_ConfigChannel>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80028f8:	f7ff fcc0 	bl	800227c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80028fc:	4803      	ldr	r0, [pc, #12]	@ (800290c <MX_TIM2_Init+0xac>)
 80028fe:	f000 f903 	bl	8002b08 <HAL_TIM_MspPostInit>

}
 8002902:	bf00      	nop
 8002904:	3728      	adds	r7, #40	@ 0x28
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	2000049c 	.word	0x2000049c

08002910 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b08a      	sub	sp, #40	@ 0x28
 8002914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002916:	f107 0320 	add.w	r3, r7, #32
 800291a:	2200      	movs	r2, #0
 800291c:	601a      	str	r2, [r3, #0]
 800291e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002920:	1d3b      	adds	r3, r7, #4
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]
 8002926:	605a      	str	r2, [r3, #4]
 8002928:	609a      	str	r2, [r3, #8]
 800292a:	60da      	str	r2, [r3, #12]
 800292c:	611a      	str	r2, [r3, #16]
 800292e:	615a      	str	r2, [r3, #20]
 8002930:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002932:	4b21      	ldr	r3, [pc, #132]	@ (80029b8 <MX_TIM4_Init+0xa8>)
 8002934:	4a21      	ldr	r2, [pc, #132]	@ (80029bc <MX_TIM4_Init+0xac>)
 8002936:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 8002938:	4b1f      	ldr	r3, [pc, #124]	@ (80029b8 <MX_TIM4_Init+0xa8>)
 800293a:	2201      	movs	r2, #1
 800293c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800293e:	4b1e      	ldr	r3, [pc, #120]	@ (80029b8 <MX_TIM4_Init+0xa8>)
 8002940:	2200      	movs	r2, #0
 8002942:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 255;
 8002944:	4b1c      	ldr	r3, [pc, #112]	@ (80029b8 <MX_TIM4_Init+0xa8>)
 8002946:	22ff      	movs	r2, #255	@ 0xff
 8002948:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800294a:	4b1b      	ldr	r3, [pc, #108]	@ (80029b8 <MX_TIM4_Init+0xa8>)
 800294c:	2200      	movs	r2, #0
 800294e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002950:	4b19      	ldr	r3, [pc, #100]	@ (80029b8 <MX_TIM4_Init+0xa8>)
 8002952:	2200      	movs	r2, #0
 8002954:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002956:	4818      	ldr	r0, [pc, #96]	@ (80029b8 <MX_TIM4_Init+0xa8>)
 8002958:	f003 fc28 	bl	80061ac <HAL_TIM_PWM_Init>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8002962:	f7ff fc8b 	bl	800227c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002966:	2300      	movs	r3, #0
 8002968:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800296a:	2300      	movs	r3, #0
 800296c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800296e:	f107 0320 	add.w	r3, r7, #32
 8002972:	4619      	mov	r1, r3
 8002974:	4810      	ldr	r0, [pc, #64]	@ (80029b8 <MX_TIM4_Init+0xa8>)
 8002976:	f004 f875 	bl	8006a64 <HAL_TIMEx_MasterConfigSynchronization>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d001      	beq.n	8002984 <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 8002980:	f7ff fc7c 	bl	800227c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002984:	2360      	movs	r3, #96	@ 0x60
 8002986:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002988:	2300      	movs	r3, #0
 800298a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800298c:	2300      	movs	r3, #0
 800298e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002990:	2300      	movs	r3, #0
 8002992:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002994:	1d3b      	adds	r3, r7, #4
 8002996:	220c      	movs	r2, #12
 8002998:	4619      	mov	r1, r3
 800299a:	4807      	ldr	r0, [pc, #28]	@ (80029b8 <MX_TIM4_Init+0xa8>)
 800299c:	f003 fd1e 	bl	80063dc <HAL_TIM_PWM_ConfigChannel>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80029a6:	f7ff fc69 	bl	800227c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80029aa:	4803      	ldr	r0, [pc, #12]	@ (80029b8 <MX_TIM4_Init+0xa8>)
 80029ac:	f000 f8ac 	bl	8002b08 <HAL_TIM_MspPostInit>

}
 80029b0:	bf00      	nop
 80029b2:	3728      	adds	r7, #40	@ 0x28
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	200004e4 	.word	0x200004e4
 80029bc:	40000800 	.word	0x40000800

080029c0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b08a      	sub	sp, #40	@ 0x28
 80029c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029c6:	f107 0320 	add.w	r3, r7, #32
 80029ca:	2200      	movs	r2, #0
 80029cc:	601a      	str	r2, [r3, #0]
 80029ce:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80029d0:	1d3b      	adds	r3, r7, #4
 80029d2:	2200      	movs	r2, #0
 80029d4:	601a      	str	r2, [r3, #0]
 80029d6:	605a      	str	r2, [r3, #4]
 80029d8:	609a      	str	r2, [r3, #8]
 80029da:	60da      	str	r2, [r3, #12]
 80029dc:	611a      	str	r2, [r3, #16]
 80029de:	615a      	str	r2, [r3, #20]
 80029e0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80029e2:	4b21      	ldr	r3, [pc, #132]	@ (8002a68 <MX_TIM5_Init+0xa8>)
 80029e4:	4a21      	ldr	r2, [pc, #132]	@ (8002a6c <MX_TIM5_Init+0xac>)
 80029e6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80029e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002a68 <MX_TIM5_Init+0xa8>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002a68 <MX_TIM5_Init+0xa8>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 255;
 80029f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002a68 <MX_TIM5_Init+0xa8>)
 80029f6:	22ff      	movs	r2, #255	@ 0xff
 80029f8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002a68 <MX_TIM5_Init+0xa8>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a00:	4b19      	ldr	r3, [pc, #100]	@ (8002a68 <MX_TIM5_Init+0xa8>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002a06:	4818      	ldr	r0, [pc, #96]	@ (8002a68 <MX_TIM5_Init+0xa8>)
 8002a08:	f003 fbd0 	bl	80061ac <HAL_TIM_PWM_Init>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d001      	beq.n	8002a16 <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 8002a12:	f7ff fc33 	bl	800227c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a16:	2300      	movs	r3, #0
 8002a18:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002a1e:	f107 0320 	add.w	r3, r7, #32
 8002a22:	4619      	mov	r1, r3
 8002a24:	4810      	ldr	r0, [pc, #64]	@ (8002a68 <MX_TIM5_Init+0xa8>)
 8002a26:	f004 f81d 	bl	8006a64 <HAL_TIMEx_MasterConfigSynchronization>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <MX_TIM5_Init+0x74>
  {
    Error_Handler();
 8002a30:	f7ff fc24 	bl	800227c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a34:	2360      	movs	r3, #96	@ 0x60
 8002a36:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002a40:	2304      	movs	r3, #4
 8002a42:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002a44:	1d3b      	adds	r3, r7, #4
 8002a46:	220c      	movs	r2, #12
 8002a48:	4619      	mov	r1, r3
 8002a4a:	4807      	ldr	r0, [pc, #28]	@ (8002a68 <MX_TIM5_Init+0xa8>)
 8002a4c:	f003 fcc6 	bl	80063dc <HAL_TIM_PWM_ConfigChannel>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d001      	beq.n	8002a5a <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8002a56:	f7ff fc11 	bl	800227c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002a5a:	4803      	ldr	r0, [pc, #12]	@ (8002a68 <MX_TIM5_Init+0xa8>)
 8002a5c:	f000 f854 	bl	8002b08 <HAL_TIM_MspPostInit>

}
 8002a60:	bf00      	nop
 8002a62:	3728      	adds	r7, #40	@ 0x28
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	2000052c 	.word	0x2000052c
 8002a6c:	40000c00 	.word	0x40000c00

08002a70 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b087      	sub	sp, #28
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a80:	d10e      	bne.n	8002aa0 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a82:	2300      	movs	r3, #0
 8002a84:	617b      	str	r3, [r7, #20]
 8002a86:	4b1d      	ldr	r3, [pc, #116]	@ (8002afc <HAL_TIM_PWM_MspInit+0x8c>)
 8002a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8002afc <HAL_TIM_PWM_MspInit+0x8c>)
 8002a8c:	f043 0301 	orr.w	r3, r3, #1
 8002a90:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a92:	4b1a      	ldr	r3, [pc, #104]	@ (8002afc <HAL_TIM_PWM_MspInit+0x8c>)
 8002a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	617b      	str	r3, [r7, #20]
 8002a9c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002a9e:	e026      	b.n	8002aee <HAL_TIM_PWM_MspInit+0x7e>
  else if(tim_pwmHandle->Instance==TIM4)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a16      	ldr	r2, [pc, #88]	@ (8002b00 <HAL_TIM_PWM_MspInit+0x90>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d10e      	bne.n	8002ac8 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002aaa:	2300      	movs	r3, #0
 8002aac:	613b      	str	r3, [r7, #16]
 8002aae:	4b13      	ldr	r3, [pc, #76]	@ (8002afc <HAL_TIM_PWM_MspInit+0x8c>)
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab2:	4a12      	ldr	r2, [pc, #72]	@ (8002afc <HAL_TIM_PWM_MspInit+0x8c>)
 8002ab4:	f043 0304 	orr.w	r3, r3, #4
 8002ab8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002aba:	4b10      	ldr	r3, [pc, #64]	@ (8002afc <HAL_TIM_PWM_MspInit+0x8c>)
 8002abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002abe:	f003 0304 	and.w	r3, r3, #4
 8002ac2:	613b      	str	r3, [r7, #16]
 8002ac4:	693b      	ldr	r3, [r7, #16]
}
 8002ac6:	e012      	b.n	8002aee <HAL_TIM_PWM_MspInit+0x7e>
  else if(tim_pwmHandle->Instance==TIM5)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a0d      	ldr	r2, [pc, #52]	@ (8002b04 <HAL_TIM_PWM_MspInit+0x94>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d10d      	bne.n	8002aee <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	60fb      	str	r3, [r7, #12]
 8002ad6:	4b09      	ldr	r3, [pc, #36]	@ (8002afc <HAL_TIM_PWM_MspInit+0x8c>)
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ada:	4a08      	ldr	r2, [pc, #32]	@ (8002afc <HAL_TIM_PWM_MspInit+0x8c>)
 8002adc:	f043 0308 	orr.w	r3, r3, #8
 8002ae0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ae2:	4b06      	ldr	r3, [pc, #24]	@ (8002afc <HAL_TIM_PWM_MspInit+0x8c>)
 8002ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae6:	f003 0308 	and.w	r3, r3, #8
 8002aea:	60fb      	str	r3, [r7, #12]
 8002aec:	68fb      	ldr	r3, [r7, #12]
}
 8002aee:	bf00      	nop
 8002af0:	371c      	adds	r7, #28
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	40023800 	.word	0x40023800
 8002b00:	40000800 	.word	0x40000800
 8002b04:	40000c00 	.word	0x40000c00

08002b08 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08a      	sub	sp, #40	@ 0x28
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b10:	f107 0314 	add.w	r3, r7, #20
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]
 8002b18:	605a      	str	r2, [r3, #4]
 8002b1a:	609a      	str	r2, [r3, #8]
 8002b1c:	60da      	str	r2, [r3, #12]
 8002b1e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b28:	d11e      	bne.n	8002b68 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	613b      	str	r3, [r7, #16]
 8002b2e:	4b34      	ldr	r3, [pc, #208]	@ (8002c00 <HAL_TIM_MspPostInit+0xf8>)
 8002b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b32:	4a33      	ldr	r2, [pc, #204]	@ (8002c00 <HAL_TIM_MspPostInit+0xf8>)
 8002b34:	f043 0301 	orr.w	r3, r3, #1
 8002b38:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b3a:	4b31      	ldr	r3, [pc, #196]	@ (8002c00 <HAL_TIM_MspPostInit+0xf8>)
 8002b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b3e:	f003 0301 	and.w	r3, r3, #1
 8002b42:	613b      	str	r3, [r7, #16]
 8002b44:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = MPPTYControl_Pin;
 8002b46:	2301      	movs	r3, #1
 8002b48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b4a:	2302      	movs	r3, #2
 8002b4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b52:	2300      	movs	r3, #0
 8002b54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b56:	2301      	movs	r3, #1
 8002b58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MPPTYControl_GPIO_Port, &GPIO_InitStruct);
 8002b5a:	f107 0314 	add.w	r3, r7, #20
 8002b5e:	4619      	mov	r1, r3
 8002b60:	4828      	ldr	r0, [pc, #160]	@ (8002c04 <HAL_TIM_MspPostInit+0xfc>)
 8002b62:	f001 fbb1 	bl	80042c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002b66:	e047      	b.n	8002bf8 <HAL_TIM_MspPostInit+0xf0>
  else if(timHandle->Instance==TIM4)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a26      	ldr	r2, [pc, #152]	@ (8002c08 <HAL_TIM_MspPostInit+0x100>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d11f      	bne.n	8002bb2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b72:	2300      	movs	r3, #0
 8002b74:	60fb      	str	r3, [r7, #12]
 8002b76:	4b22      	ldr	r3, [pc, #136]	@ (8002c00 <HAL_TIM_MspPostInit+0xf8>)
 8002b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7a:	4a21      	ldr	r2, [pc, #132]	@ (8002c00 <HAL_TIM_MspPostInit+0xf8>)
 8002b7c:	f043 0302 	orr.w	r3, r3, #2
 8002b80:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b82:	4b1f      	ldr	r3, [pc, #124]	@ (8002c00 <HAL_TIM_MspPostInit+0xf8>)
 8002b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MPPTXControl_Pin;
 8002b8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b94:	2302      	movs	r3, #2
 8002b96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MPPTXControl_GPIO_Port, &GPIO_InitStruct);
 8002ba4:	f107 0314 	add.w	r3, r7, #20
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4818      	ldr	r0, [pc, #96]	@ (8002c0c <HAL_TIM_MspPostInit+0x104>)
 8002bac:	f001 fb8c 	bl	80042c8 <HAL_GPIO_Init>
}
 8002bb0:	e022      	b.n	8002bf8 <HAL_TIM_MspPostInit+0xf0>
  else if(timHandle->Instance==TIM5)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a16      	ldr	r2, [pc, #88]	@ (8002c10 <HAL_TIM_MspPostInit+0x108>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d11d      	bne.n	8002bf8 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	60bb      	str	r3, [r7, #8]
 8002bc0:	4b0f      	ldr	r3, [pc, #60]	@ (8002c00 <HAL_TIM_MspPostInit+0xf8>)
 8002bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc4:	4a0e      	ldr	r2, [pc, #56]	@ (8002c00 <HAL_TIM_MspPostInit+0xf8>)
 8002bc6:	f043 0301 	orr.w	r3, r3, #1
 8002bca:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8002c00 <HAL_TIM_MspPostInit+0xf8>)
 8002bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd0:	f003 0301 	and.w	r3, r3, #1
 8002bd4:	60bb      	str	r3, [r7, #8]
 8002bd6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MPPTZControl_Pin;
 8002bd8:	2308      	movs	r3, #8
 8002bda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bdc:	2302      	movs	r3, #2
 8002bde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be0:	2300      	movs	r3, #0
 8002be2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002be4:	2300      	movs	r3, #0
 8002be6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002be8:	2302      	movs	r3, #2
 8002bea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MPPTZControl_GPIO_Port, &GPIO_InitStruct);
 8002bec:	f107 0314 	add.w	r3, r7, #20
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	4804      	ldr	r0, [pc, #16]	@ (8002c04 <HAL_TIM_MspPostInit+0xfc>)
 8002bf4:	f001 fb68 	bl	80042c8 <HAL_GPIO_Init>
}
 8002bf8:	bf00      	nop
 8002bfa:	3728      	adds	r7, #40	@ 0x28
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	40023800 	.word	0x40023800
 8002c04:	40020000 	.word	0x40020000
 8002c08:	40000800 	.word	0x40000800
 8002c0c:	40020400 	.word	0x40020400
 8002c10:	40000c00 	.word	0x40000c00

08002c14 <MX_UART4_Init>:

UART_HandleTypeDef huart4;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002c18:	4b11      	ldr	r3, [pc, #68]	@ (8002c60 <MX_UART4_Init+0x4c>)
 8002c1a:	4a12      	ldr	r2, [pc, #72]	@ (8002c64 <MX_UART4_Init+0x50>)
 8002c1c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002c1e:	4b10      	ldr	r3, [pc, #64]	@ (8002c60 <MX_UART4_Init+0x4c>)
 8002c20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c24:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002c26:	4b0e      	ldr	r3, [pc, #56]	@ (8002c60 <MX_UART4_Init+0x4c>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002c2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c60 <MX_UART4_Init+0x4c>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002c32:	4b0b      	ldr	r3, [pc, #44]	@ (8002c60 <MX_UART4_Init+0x4c>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002c38:	4b09      	ldr	r3, [pc, #36]	@ (8002c60 <MX_UART4_Init+0x4c>)
 8002c3a:	220c      	movs	r2, #12
 8002c3c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c3e:	4b08      	ldr	r3, [pc, #32]	@ (8002c60 <MX_UART4_Init+0x4c>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c44:	4b06      	ldr	r3, [pc, #24]	@ (8002c60 <MX_UART4_Init+0x4c>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002c4a:	4805      	ldr	r0, [pc, #20]	@ (8002c60 <MX_UART4_Init+0x4c>)
 8002c4c:	f003 ff86 	bl	8006b5c <HAL_UART_Init>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8002c56:	f7ff fb11 	bl	800227c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002c5a:	bf00      	nop
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	20000574 	.word	0x20000574
 8002c64:	40004c00 	.word	0x40004c00

08002c68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b08a      	sub	sp, #40	@ 0x28
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c70:	f107 0314 	add.w	r3, r7, #20
 8002c74:	2200      	movs	r2, #0
 8002c76:	601a      	str	r2, [r3, #0]
 8002c78:	605a      	str	r2, [r3, #4]
 8002c7a:	609a      	str	r2, [r3, #8]
 8002c7c:	60da      	str	r2, [r3, #12]
 8002c7e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a19      	ldr	r2, [pc, #100]	@ (8002cec <HAL_UART_MspInit+0x84>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d12c      	bne.n	8002ce4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	613b      	str	r3, [r7, #16]
 8002c8e:	4b18      	ldr	r3, [pc, #96]	@ (8002cf0 <HAL_UART_MspInit+0x88>)
 8002c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c92:	4a17      	ldr	r2, [pc, #92]	@ (8002cf0 <HAL_UART_MspInit+0x88>)
 8002c94:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002c98:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c9a:	4b15      	ldr	r3, [pc, #84]	@ (8002cf0 <HAL_UART_MspInit+0x88>)
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ca2:	613b      	str	r3, [r7, #16]
 8002ca4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	60fb      	str	r3, [r7, #12]
 8002caa:	4b11      	ldr	r3, [pc, #68]	@ (8002cf0 <HAL_UART_MspInit+0x88>)
 8002cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cae:	4a10      	ldr	r2, [pc, #64]	@ (8002cf0 <HAL_UART_MspInit+0x88>)
 8002cb0:	f043 0304 	orr.w	r3, r3, #4
 8002cb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8002cf0 <HAL_UART_MspInit+0x88>)
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cba:	f003 0304 	and.w	r3, r3, #4
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
 8002cc2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002cc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc8:	2302      	movs	r3, #2
 8002cca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002cd4:	2308      	movs	r3, #8
 8002cd6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cd8:	f107 0314 	add.w	r3, r7, #20
 8002cdc:	4619      	mov	r1, r3
 8002cde:	4805      	ldr	r0, [pc, #20]	@ (8002cf4 <HAL_UART_MspInit+0x8c>)
 8002ce0:	f001 faf2 	bl	80042c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 8002ce4:	bf00      	nop
 8002ce6:	3728      	adds	r7, #40	@ 0x28
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	40004c00 	.word	0x40004c00
 8002cf0:	40023800 	.word	0x40023800
 8002cf4:	40020800 	.word	0x40020800

08002cf8 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002cfc:	4b14      	ldr	r3, [pc, #80]	@ (8002d50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002cfe:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002d02:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8002d04:	4b12      	ldr	r3, [pc, #72]	@ (8002d50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002d06:	2204      	movs	r2, #4
 8002d08:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002d0a:	4b11      	ldr	r3, [pc, #68]	@ (8002d50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002d0c:	2202      	movs	r2, #2
 8002d0e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002d10:	4b0f      	ldr	r3, [pc, #60]	@ (8002d50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002d16:	4b0e      	ldr	r3, [pc, #56]	@ (8002d50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002d18:	2202      	movs	r2, #2
 8002d1a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8002d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002d22:	4b0b      	ldr	r3, [pc, #44]	@ (8002d50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002d28:	4b09      	ldr	r3, [pc, #36]	@ (8002d50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8002d2e:	4b08      	ldr	r3, [pc, #32]	@ (8002d50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002d34:	4b06      	ldr	r3, [pc, #24]	@ (8002d50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002d3a:	4805      	ldr	r0, [pc, #20]	@ (8002d50 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002d3c:	f002 fc8e 	bl	800565c <HAL_PCD_Init>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8002d46:	f7ff fa99 	bl	800227c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002d4a:	bf00      	nop
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	200005bc 	.word	0x200005bc

08002d54 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b08a      	sub	sp, #40	@ 0x28
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d5c:	f107 0314 	add.w	r3, r7, #20
 8002d60:	2200      	movs	r2, #0
 8002d62:	601a      	str	r2, [r3, #0]
 8002d64:	605a      	str	r2, [r3, #4]
 8002d66:	609a      	str	r2, [r3, #8]
 8002d68:	60da      	str	r2, [r3, #12]
 8002d6a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d74:	d132      	bne.n	8002ddc <HAL_PCD_MspInit+0x88>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	613b      	str	r3, [r7, #16]
 8002d7a:	4b1a      	ldr	r3, [pc, #104]	@ (8002de4 <HAL_PCD_MspInit+0x90>)
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d7e:	4a19      	ldr	r2, [pc, #100]	@ (8002de4 <HAL_PCD_MspInit+0x90>)
 8002d80:	f043 0301 	orr.w	r3, r3, #1
 8002d84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d86:	4b17      	ldr	r3, [pc, #92]	@ (8002de4 <HAL_PCD_MspInit+0x90>)
 8002d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	613b      	str	r3, [r7, #16]
 8002d90:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002d92:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002d96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d98:	2302      	movs	r3, #2
 8002d9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002da0:	2303      	movs	r3, #3
 8002da2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002da4:	230a      	movs	r3, #10
 8002da6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002da8:	f107 0314 	add.w	r3, r7, #20
 8002dac:	4619      	mov	r1, r3
 8002dae:	480e      	ldr	r0, [pc, #56]	@ (8002de8 <HAL_PCD_MspInit+0x94>)
 8002db0:	f001 fa8a 	bl	80042c8 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002db4:	4b0b      	ldr	r3, [pc, #44]	@ (8002de4 <HAL_PCD_MspInit+0x90>)
 8002db6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002db8:	4a0a      	ldr	r2, [pc, #40]	@ (8002de4 <HAL_PCD_MspInit+0x90>)
 8002dba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002dbe:	6353      	str	r3, [r2, #52]	@ 0x34
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	60fb      	str	r3, [r7, #12]
 8002dc4:	4b07      	ldr	r3, [pc, #28]	@ (8002de4 <HAL_PCD_MspInit+0x90>)
 8002dc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc8:	4a06      	ldr	r2, [pc, #24]	@ (8002de4 <HAL_PCD_MspInit+0x90>)
 8002dca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dce:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dd0:	4b04      	ldr	r3, [pc, #16]	@ (8002de4 <HAL_PCD_MspInit+0x90>)
 8002dd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dd4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dd8:	60fb      	str	r3, [r7, #12]
 8002dda:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8002ddc:	bf00      	nop
 8002dde:	3728      	adds	r7, #40	@ 0x28
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	40023800 	.word	0x40023800
 8002de8:	40020000 	.word	0x40020000

08002dec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002dec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e24 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002df0:	f7ff fd24 	bl	800283c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002df4:	480c      	ldr	r0, [pc, #48]	@ (8002e28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002df6:	490d      	ldr	r1, [pc, #52]	@ (8002e2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002df8:	4a0d      	ldr	r2, [pc, #52]	@ (8002e30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002dfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002dfc:	e002      	b.n	8002e04 <LoopCopyDataInit>

08002dfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e02:	3304      	adds	r3, #4

08002e04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e08:	d3f9      	bcc.n	8002dfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e0c:	4c0a      	ldr	r4, [pc, #40]	@ (8002e38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e10:	e001      	b.n	8002e16 <LoopFillZerobss>

08002e12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e14:	3204      	adds	r2, #4

08002e16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e18:	d3fb      	bcc.n	8002e12 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002e1a:	f005 f9e1 	bl	80081e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e1e:	f7fe fea3 	bl	8001b68 <main>
  bx  lr    
 8002e22:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002e24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e2c:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 8002e30:	0800a830 	.word	0x0800a830
  ldr r2, =_sbss
 8002e34:	20000214 	.word	0x20000214
  ldr r4, =_ebss
 8002e38:	20000bf0 	.word	0x20000bf0

08002e3c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e3c:	e7fe      	b.n	8002e3c <CAN1_RX0_IRQHandler>
	...

08002e40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e44:	4b0e      	ldr	r3, [pc, #56]	@ (8002e80 <HAL_Init+0x40>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a0d      	ldr	r2, [pc, #52]	@ (8002e80 <HAL_Init+0x40>)
 8002e4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e50:	4b0b      	ldr	r3, [pc, #44]	@ (8002e80 <HAL_Init+0x40>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a0a      	ldr	r2, [pc, #40]	@ (8002e80 <HAL_Init+0x40>)
 8002e56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e5c:	4b08      	ldr	r3, [pc, #32]	@ (8002e80 <HAL_Init+0x40>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a07      	ldr	r2, [pc, #28]	@ (8002e80 <HAL_Init+0x40>)
 8002e62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e68:	2003      	movs	r0, #3
 8002e6a:	f000 fe7b 	bl	8003b64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e6e:	200f      	movs	r0, #15
 8002e70:	f000 f808 	bl	8002e84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e74:	f7ff fbb0 	bl	80025d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	40023c00 	.word	0x40023c00

08002e84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e8c:	4b12      	ldr	r3, [pc, #72]	@ (8002ed8 <HAL_InitTick+0x54>)
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	4b12      	ldr	r3, [pc, #72]	@ (8002edc <HAL_InitTick+0x58>)
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	4619      	mov	r1, r3
 8002e96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f000 fe93 	bl	8003bce <HAL_SYSTICK_Config>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d001      	beq.n	8002eb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e00e      	b.n	8002ed0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2b0f      	cmp	r3, #15
 8002eb6:	d80a      	bhi.n	8002ece <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002eb8:	2200      	movs	r2, #0
 8002eba:	6879      	ldr	r1, [r7, #4]
 8002ebc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002ec0:	f000 fe5b 	bl	8003b7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ec4:	4a06      	ldr	r2, [pc, #24]	@ (8002ee0 <HAL_InitTick+0x5c>)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	e000      	b.n	8002ed0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3708      	adds	r7, #8
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	20000040 	.word	0x20000040
 8002edc:	20000048 	.word	0x20000048
 8002ee0:	20000044 	.word	0x20000044

08002ee4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ee8:	4b06      	ldr	r3, [pc, #24]	@ (8002f04 <HAL_IncTick+0x20>)
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	461a      	mov	r2, r3
 8002eee:	4b06      	ldr	r3, [pc, #24]	@ (8002f08 <HAL_IncTick+0x24>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4413      	add	r3, r2
 8002ef4:	4a04      	ldr	r2, [pc, #16]	@ (8002f08 <HAL_IncTick+0x24>)
 8002ef6:	6013      	str	r3, [r2, #0]
}
 8002ef8:	bf00      	nop
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	20000048 	.word	0x20000048
 8002f08:	20000aa0 	.word	0x20000aa0

08002f0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
  return uwTick;
 8002f10:	4b03      	ldr	r3, [pc, #12]	@ (8002f20 <HAL_GetTick+0x14>)
 8002f12:	681b      	ldr	r3, [r3, #0]
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr
 8002f1e:	bf00      	nop
 8002f20:	20000aa0 	.word	0x20000aa0

08002f24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f2c:	f7ff ffee 	bl	8002f0c <HAL_GetTick>
 8002f30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f3c:	d005      	beq.n	8002f4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8002f68 <HAL_Delay+0x44>)
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	461a      	mov	r2, r3
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	4413      	add	r3, r2
 8002f48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f4a:	bf00      	nop
 8002f4c:	f7ff ffde 	bl	8002f0c <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	68fa      	ldr	r2, [r7, #12]
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d8f7      	bhi.n	8002f4c <HAL_Delay+0x28>
  {
  }
}
 8002f5c:	bf00      	nop
 8002f5e:	bf00      	nop
 8002f60:	3710      	adds	r7, #16
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	20000048 	.word	0x20000048

08002f6c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f74:	2300      	movs	r3, #0
 8002f76:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d101      	bne.n	8002f82 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e033      	b.n	8002fea <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d109      	bne.n	8002f9e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f7fe f8ac 	bl	80010e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa2:	f003 0310 	and.w	r3, r3, #16
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d118      	bne.n	8002fdc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fae:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002fb2:	f023 0302 	bic.w	r3, r3, #2
 8002fb6:	f043 0202 	orr.w	r2, r3, #2
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f000 fb78 	bl	80036b4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fce:	f023 0303 	bic.w	r3, r3, #3
 8002fd2:	f043 0201 	orr.w	r2, r3, #1
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	641a      	str	r2, [r3, #64]	@ 0x40
 8002fda:	e001      	b.n	8002fe0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b086      	sub	sp, #24
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	617b      	str	r3, [r7, #20]
 8002ffe:	2300      	movs	r3, #0
 8003000:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f003 0302 	and.w	r3, r3, #2
 8003018:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	f003 0320 	and.w	r3, r3, #32
 8003020:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d049      	beq.n	80030bc <HAL_ADC_IRQHandler+0xca>
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d046      	beq.n	80030bc <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003032:	f003 0310 	and.w	r3, r3, #16
 8003036:	2b00      	cmp	r3, #0
 8003038:	d105      	bne.n	8003046 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d12b      	bne.n	80030ac <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003058:	2b00      	cmp	r3, #0
 800305a:	d127      	bne.n	80030ac <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003062:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003066:	2b00      	cmp	r3, #0
 8003068:	d006      	beq.n	8003078 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003074:	2b00      	cmp	r3, #0
 8003076:	d119      	bne.n	80030ac <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	685a      	ldr	r2, [r3, #4]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f022 0220 	bic.w	r2, r2, #32
 8003086:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003098:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d105      	bne.n	80030ac <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a4:	f043 0201 	orr.w	r2, r3, #1
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f7fe fd49 	bl	8001b44 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f06f 0212 	mvn.w	r2, #18
 80030ba:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f003 0304 	and.w	r3, r3, #4
 80030c2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030ca:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d057      	beq.n	8003182 <HAL_ADC_IRQHandler+0x190>
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d054      	beq.n	8003182 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030dc:	f003 0310 	and.w	r3, r3, #16
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d105      	bne.n	80030f0 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d139      	bne.n	8003172 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003104:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003108:	2b00      	cmp	r3, #0
 800310a:	d006      	beq.n	800311a <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003116:	2b00      	cmp	r3, #0
 8003118:	d12b      	bne.n	8003172 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003124:	2b00      	cmp	r3, #0
 8003126:	d124      	bne.n	8003172 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003132:	2b00      	cmp	r3, #0
 8003134:	d11d      	bne.n	8003172 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800313a:	2b00      	cmp	r3, #0
 800313c:	d119      	bne.n	8003172 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	685a      	ldr	r2, [r3, #4]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800314c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003152:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003162:	2b00      	cmp	r3, #0
 8003164:	d105      	bne.n	8003172 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316a:	f043 0201 	orr.w	r2, r3, #1
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f000 fc1c 	bl	80039b0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f06f 020c 	mvn.w	r2, #12
 8003180:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	f003 0301 	and.w	r3, r3, #1
 8003188:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003190:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d017      	beq.n	80031c8 <HAL_ADC_IRQHandler+0x1d6>
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d014      	beq.n	80031c8 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0301 	and.w	r3, r3, #1
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d10d      	bne.n	80031c8 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	f000 f945 	bl	8003448 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f06f 0201 	mvn.w	r2, #1
 80031c6:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f003 0320 	and.w	r3, r3, #32
 80031ce:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80031d6:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d015      	beq.n	800320a <HAL_ADC_IRQHandler+0x218>
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d012      	beq.n	800320a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031e8:	f043 0202 	orr.w	r2, r3, #2
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f06f 0220 	mvn.w	r2, #32
 80031f8:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 f92e 	bl	800345c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f06f 0220 	mvn.w	r2, #32
 8003208:	601a      	str	r2, [r3, #0]
  }
}
 800320a:	bf00      	nop
 800320c:	3718      	adds	r7, #24
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
	...

08003214 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b086      	sub	sp, #24
 8003218:	af00      	add	r7, sp, #0
 800321a:	60f8      	str	r0, [r7, #12]
 800321c:	60b9      	str	r1, [r7, #8]
 800321e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003220:	2300      	movs	r3, #0
 8003222:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800322a:	2b01      	cmp	r3, #1
 800322c:	d101      	bne.n	8003232 <HAL_ADC_Start_DMA+0x1e>
 800322e:	2302      	movs	r3, #2
 8003230:	e0e9      	b.n	8003406 <HAL_ADC_Start_DMA+0x1f2>
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2201      	movs	r2, #1
 8003236:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f003 0301 	and.w	r3, r3, #1
 8003244:	2b01      	cmp	r3, #1
 8003246:	d018      	beq.n	800327a <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	689a      	ldr	r2, [r3, #8]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f042 0201 	orr.w	r2, r2, #1
 8003256:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003258:	4b6d      	ldr	r3, [pc, #436]	@ (8003410 <HAL_ADC_Start_DMA+0x1fc>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a6d      	ldr	r2, [pc, #436]	@ (8003414 <HAL_ADC_Start_DMA+0x200>)
 800325e:	fba2 2303 	umull	r2, r3, r2, r3
 8003262:	0c9a      	lsrs	r2, r3, #18
 8003264:	4613      	mov	r3, r2
 8003266:	005b      	lsls	r3, r3, #1
 8003268:	4413      	add	r3, r2
 800326a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800326c:	e002      	b.n	8003274 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	3b01      	subs	r3, #1
 8003272:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d1f9      	bne.n	800326e <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003284:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003288:	d107      	bne.n	800329a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003298:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	f003 0301 	and.w	r3, r3, #1
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	f040 80a1 	bne.w	80033ec <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ae:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80032b2:	f023 0301 	bic.w	r3, r3, #1
 80032b6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d007      	beq.n	80032dc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80032d4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032e8:	d106      	bne.n	80032f8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ee:	f023 0206 	bic.w	r2, r3, #6
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	645a      	str	r2, [r3, #68]	@ 0x44
 80032f6:	e002      	b.n	80032fe <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2200      	movs	r2, #0
 80032fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2200      	movs	r2, #0
 8003302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003306:	4b44      	ldr	r3, [pc, #272]	@ (8003418 <HAL_ADC_Start_DMA+0x204>)
 8003308:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800330e:	4a43      	ldr	r2, [pc, #268]	@ (800341c <HAL_ADC_Start_DMA+0x208>)
 8003310:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003316:	4a42      	ldr	r2, [pc, #264]	@ (8003420 <HAL_ADC_Start_DMA+0x20c>)
 8003318:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800331e:	4a41      	ldr	r2, [pc, #260]	@ (8003424 <HAL_ADC_Start_DMA+0x210>)
 8003320:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800332a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	685a      	ldr	r2, [r3, #4]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800333a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	689a      	ldr	r2, [r3, #8]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800334a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	334c      	adds	r3, #76	@ 0x4c
 8003356:	4619      	mov	r1, r3
 8003358:	68ba      	ldr	r2, [r7, #8]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	f000 fcf2 	bl	8003d44 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f003 031f 	and.w	r3, r3, #31
 8003368:	2b00      	cmp	r3, #0
 800336a:	d12a      	bne.n	80033c2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a2d      	ldr	r2, [pc, #180]	@ (8003428 <HAL_ADC_Start_DMA+0x214>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d015      	beq.n	80033a2 <HAL_ADC_Start_DMA+0x18e>
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a2c      	ldr	r2, [pc, #176]	@ (800342c <HAL_ADC_Start_DMA+0x218>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d105      	bne.n	800338c <HAL_ADC_Start_DMA+0x178>
 8003380:	4b25      	ldr	r3, [pc, #148]	@ (8003418 <HAL_ADC_Start_DMA+0x204>)
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f003 031f 	and.w	r3, r3, #31
 8003388:	2b00      	cmp	r3, #0
 800338a:	d00a      	beq.n	80033a2 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a27      	ldr	r2, [pc, #156]	@ (8003430 <HAL_ADC_Start_DMA+0x21c>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d136      	bne.n	8003404 <HAL_ADC_Start_DMA+0x1f0>
 8003396:	4b20      	ldr	r3, [pc, #128]	@ (8003418 <HAL_ADC_Start_DMA+0x204>)
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	f003 0310 	and.w	r3, r3, #16
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d130      	bne.n	8003404 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d129      	bne.n	8003404 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	689a      	ldr	r2, [r3, #8]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80033be:	609a      	str	r2, [r3, #8]
 80033c0:	e020      	b.n	8003404 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a18      	ldr	r2, [pc, #96]	@ (8003428 <HAL_ADC_Start_DMA+0x214>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d11b      	bne.n	8003404 <HAL_ADC_Start_DMA+0x1f0>
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d114      	bne.n	8003404 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80033e8:	609a      	str	r2, [r3, #8]
 80033ea:	e00b      	b.n	8003404 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f0:	f043 0210 	orr.w	r2, r3, #16
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033fc:	f043 0201 	orr.w	r2, r3, #1
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003404:	2300      	movs	r3, #0
}
 8003406:	4618      	mov	r0, r3
 8003408:	3718      	adds	r7, #24
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	20000040 	.word	0x20000040
 8003414:	431bde83 	.word	0x431bde83
 8003418:	40012300 	.word	0x40012300
 800341c:	080038ad 	.word	0x080038ad
 8003420:	08003967 	.word	0x08003967
 8003424:	08003983 	.word	0x08003983
 8003428:	40012000 	.word	0x40012000
 800342c:	40012100 	.word	0x40012100
 8003430:	40012200 	.word	0x40012200

08003434 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800343c:	bf00      	nop
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003450:	bf00      	nop
 8003452:	370c      	adds	r7, #12
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr

0800345c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003464:	bf00      	nop
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800347a:	2300      	movs	r3, #0
 800347c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003484:	2b01      	cmp	r3, #1
 8003486:	d101      	bne.n	800348c <HAL_ADC_ConfigChannel+0x1c>
 8003488:	2302      	movs	r3, #2
 800348a:	e105      	b.n	8003698 <HAL_ADC_ConfigChannel+0x228>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2b09      	cmp	r3, #9
 800349a:	d925      	bls.n	80034e8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68d9      	ldr	r1, [r3, #12]
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	461a      	mov	r2, r3
 80034aa:	4613      	mov	r3, r2
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	4413      	add	r3, r2
 80034b0:	3b1e      	subs	r3, #30
 80034b2:	2207      	movs	r2, #7
 80034b4:	fa02 f303 	lsl.w	r3, r2, r3
 80034b8:	43da      	mvns	r2, r3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	400a      	ands	r2, r1
 80034c0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	68d9      	ldr	r1, [r3, #12]
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	689a      	ldr	r2, [r3, #8]
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	4618      	mov	r0, r3
 80034d4:	4603      	mov	r3, r0
 80034d6:	005b      	lsls	r3, r3, #1
 80034d8:	4403      	add	r3, r0
 80034da:	3b1e      	subs	r3, #30
 80034dc:	409a      	lsls	r2, r3
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	430a      	orrs	r2, r1
 80034e4:	60da      	str	r2, [r3, #12]
 80034e6:	e022      	b.n	800352e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6919      	ldr	r1, [r3, #16]
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	461a      	mov	r2, r3
 80034f6:	4613      	mov	r3, r2
 80034f8:	005b      	lsls	r3, r3, #1
 80034fa:	4413      	add	r3, r2
 80034fc:	2207      	movs	r2, #7
 80034fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003502:	43da      	mvns	r2, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	400a      	ands	r2, r1
 800350a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6919      	ldr	r1, [r3, #16]
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	689a      	ldr	r2, [r3, #8]
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	b29b      	uxth	r3, r3
 800351c:	4618      	mov	r0, r3
 800351e:	4603      	mov	r3, r0
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	4403      	add	r3, r0
 8003524:	409a      	lsls	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	2b06      	cmp	r3, #6
 8003534:	d824      	bhi.n	8003580 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685a      	ldr	r2, [r3, #4]
 8003540:	4613      	mov	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	4413      	add	r3, r2
 8003546:	3b05      	subs	r3, #5
 8003548:	221f      	movs	r2, #31
 800354a:	fa02 f303 	lsl.w	r3, r2, r3
 800354e:	43da      	mvns	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	400a      	ands	r2, r1
 8003556:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	b29b      	uxth	r3, r3
 8003564:	4618      	mov	r0, r3
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	685a      	ldr	r2, [r3, #4]
 800356a:	4613      	mov	r3, r2
 800356c:	009b      	lsls	r3, r3, #2
 800356e:	4413      	add	r3, r2
 8003570:	3b05      	subs	r3, #5
 8003572:	fa00 f203 	lsl.w	r2, r0, r3
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	430a      	orrs	r2, r1
 800357c:	635a      	str	r2, [r3, #52]	@ 0x34
 800357e:	e04c      	b.n	800361a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	2b0c      	cmp	r3, #12
 8003586:	d824      	bhi.n	80035d2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	685a      	ldr	r2, [r3, #4]
 8003592:	4613      	mov	r3, r2
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	4413      	add	r3, r2
 8003598:	3b23      	subs	r3, #35	@ 0x23
 800359a:	221f      	movs	r2, #31
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	43da      	mvns	r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	400a      	ands	r2, r1
 80035a8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	4618      	mov	r0, r3
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685a      	ldr	r2, [r3, #4]
 80035bc:	4613      	mov	r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	4413      	add	r3, r2
 80035c2:	3b23      	subs	r3, #35	@ 0x23
 80035c4:	fa00 f203 	lsl.w	r2, r0, r3
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	430a      	orrs	r2, r1
 80035ce:	631a      	str	r2, [r3, #48]	@ 0x30
 80035d0:	e023      	b.n	800361a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685a      	ldr	r2, [r3, #4]
 80035dc:	4613      	mov	r3, r2
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	4413      	add	r3, r2
 80035e2:	3b41      	subs	r3, #65	@ 0x41
 80035e4:	221f      	movs	r2, #31
 80035e6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ea:	43da      	mvns	r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	400a      	ands	r2, r1
 80035f2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	b29b      	uxth	r3, r3
 8003600:	4618      	mov	r0, r3
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685a      	ldr	r2, [r3, #4]
 8003606:	4613      	mov	r3, r2
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	4413      	add	r3, r2
 800360c:	3b41      	subs	r3, #65	@ 0x41
 800360e:	fa00 f203 	lsl.w	r2, r0, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	430a      	orrs	r2, r1
 8003618:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800361a:	4b22      	ldr	r3, [pc, #136]	@ (80036a4 <HAL_ADC_ConfigChannel+0x234>)
 800361c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a21      	ldr	r2, [pc, #132]	@ (80036a8 <HAL_ADC_ConfigChannel+0x238>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d109      	bne.n	800363c <HAL_ADC_ConfigChannel+0x1cc>
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2b12      	cmp	r3, #18
 800362e:	d105      	bne.n	800363c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a19      	ldr	r2, [pc, #100]	@ (80036a8 <HAL_ADC_ConfigChannel+0x238>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d123      	bne.n	800368e <HAL_ADC_ConfigChannel+0x21e>
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2b10      	cmp	r3, #16
 800364c:	d003      	beq.n	8003656 <HAL_ADC_ConfigChannel+0x1e6>
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2b11      	cmp	r3, #17
 8003654:	d11b      	bne.n	800368e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2b10      	cmp	r3, #16
 8003668:	d111      	bne.n	800368e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800366a:	4b10      	ldr	r3, [pc, #64]	@ (80036ac <HAL_ADC_ConfigChannel+0x23c>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a10      	ldr	r2, [pc, #64]	@ (80036b0 <HAL_ADC_ConfigChannel+0x240>)
 8003670:	fba2 2303 	umull	r2, r3, r2, r3
 8003674:	0c9a      	lsrs	r2, r3, #18
 8003676:	4613      	mov	r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	4413      	add	r3, r2
 800367c:	005b      	lsls	r3, r3, #1
 800367e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003680:	e002      	b.n	8003688 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	3b01      	subs	r3, #1
 8003686:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d1f9      	bne.n	8003682 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3714      	adds	r7, #20
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr
 80036a4:	40012300 	.word	0x40012300
 80036a8:	40012000 	.word	0x40012000
 80036ac:	20000040 	.word	0x20000040
 80036b0:	431bde83 	.word	0x431bde83

080036b4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b085      	sub	sp, #20
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036bc:	4b79      	ldr	r3, [pc, #484]	@ (80038a4 <ADC_Init+0x1f0>)
 80036be:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	685a      	ldr	r2, [r3, #4]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	431a      	orrs	r2, r3
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	685a      	ldr	r2, [r3, #4]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80036e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	6859      	ldr	r1, [r3, #4]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	691b      	ldr	r3, [r3, #16]
 80036f4:	021a      	lsls	r2, r3, #8
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	430a      	orrs	r2, r1
 80036fc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	685a      	ldr	r2, [r3, #4]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800370c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	6859      	ldr	r1, [r3, #4]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	689a      	ldr	r2, [r3, #8]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	430a      	orrs	r2, r1
 800371e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	689a      	ldr	r2, [r3, #8]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800372e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	6899      	ldr	r1, [r3, #8]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	68da      	ldr	r2, [r3, #12]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	430a      	orrs	r2, r1
 8003740:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003746:	4a58      	ldr	r2, [pc, #352]	@ (80038a8 <ADC_Init+0x1f4>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d022      	beq.n	8003792 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	689a      	ldr	r2, [r3, #8]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800375a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	6899      	ldr	r1, [r3, #8]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	430a      	orrs	r2, r1
 800376c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	689a      	ldr	r2, [r3, #8]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800377c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	6899      	ldr	r1, [r3, #8]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	430a      	orrs	r2, r1
 800378e:	609a      	str	r2, [r3, #8]
 8003790:	e00f      	b.n	80037b2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	689a      	ldr	r2, [r3, #8]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80037a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	689a      	ldr	r2, [r3, #8]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80037b0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	689a      	ldr	r2, [r3, #8]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f022 0202 	bic.w	r2, r2, #2
 80037c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	6899      	ldr	r1, [r3, #8]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	7e1b      	ldrb	r3, [r3, #24]
 80037cc:	005a      	lsls	r2, r3, #1
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	430a      	orrs	r2, r1
 80037d4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d01b      	beq.n	8003818 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	685a      	ldr	r2, [r3, #4]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037ee:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	685a      	ldr	r2, [r3, #4]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80037fe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	6859      	ldr	r1, [r3, #4]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380a:	3b01      	subs	r3, #1
 800380c:	035a      	lsls	r2, r3, #13
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	430a      	orrs	r2, r1
 8003814:	605a      	str	r2, [r3, #4]
 8003816:	e007      	b.n	8003828 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	685a      	ldr	r2, [r3, #4]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003826:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003836:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	69db      	ldr	r3, [r3, #28]
 8003842:	3b01      	subs	r3, #1
 8003844:	051a      	lsls	r2, r3, #20
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	430a      	orrs	r2, r1
 800384c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	689a      	ldr	r2, [r3, #8]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800385c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	6899      	ldr	r1, [r3, #8]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800386a:	025a      	lsls	r2, r3, #9
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	430a      	orrs	r2, r1
 8003872:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	689a      	ldr	r2, [r3, #8]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003882:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6899      	ldr	r1, [r3, #8]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	029a      	lsls	r2, r3, #10
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	430a      	orrs	r2, r1
 8003896:	609a      	str	r2, [r3, #8]
}
 8003898:	bf00      	nop
 800389a:	3714      	adds	r7, #20
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr
 80038a4:	40012300 	.word	0x40012300
 80038a8:	0f000001 	.word	0x0f000001

080038ac <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038b8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038be:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d13c      	bne.n	8003940 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ca:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d12b      	bne.n	8003938 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d127      	bne.n	8003938 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ee:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d006      	beq.n	8003904 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003900:	2b00      	cmp	r3, #0
 8003902:	d119      	bne.n	8003938 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	685a      	ldr	r2, [r3, #4]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 0220 	bic.w	r2, r2, #32
 8003912:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003918:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003924:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d105      	bne.n	8003938 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003930:	f043 0201 	orr.w	r2, r3, #1
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f7fe f903 	bl	8001b44 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800393e:	e00e      	b.n	800395e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003944:	f003 0310 	and.w	r3, r3, #16
 8003948:	2b00      	cmp	r3, #0
 800394a:	d003      	beq.n	8003954 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800394c:	68f8      	ldr	r0, [r7, #12]
 800394e:	f7ff fd85 	bl	800345c <HAL_ADC_ErrorCallback>
}
 8003952:	e004      	b.n	800395e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	4798      	blx	r3
}
 800395e:	bf00      	nop
 8003960:	3710      	adds	r7, #16
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}

08003966 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003966:	b580      	push	{r7, lr}
 8003968:	b084      	sub	sp, #16
 800396a:	af00      	add	r7, sp, #0
 800396c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003972:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003974:	68f8      	ldr	r0, [r7, #12]
 8003976:	f7ff fd5d 	bl	8003434 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800397a:	bf00      	nop
 800397c:	3710      	adds	r7, #16
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}

08003982 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003982:	b580      	push	{r7, lr}
 8003984:	b084      	sub	sp, #16
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800398e:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2240      	movs	r2, #64	@ 0x40
 8003994:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800399a:	f043 0204 	orr.w	r2, r3, #4
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80039a2:	68f8      	ldr	r0, [r7, #12]
 80039a4:	f7ff fd5a 	bl	800345c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80039a8:	bf00      	nop
 80039aa:	3710      	adds	r7, #16
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}

080039b0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80039b8:	bf00      	nop
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b085      	sub	sp, #20
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f003 0307 	and.w	r3, r3, #7
 80039d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003a08 <__NVIC_SetPriorityGrouping+0x44>)
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039da:	68ba      	ldr	r2, [r7, #8]
 80039dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80039e0:	4013      	ands	r3, r2
 80039e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80039f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039f6:	4a04      	ldr	r2, [pc, #16]	@ (8003a08 <__NVIC_SetPriorityGrouping+0x44>)
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	60d3      	str	r3, [r2, #12]
}
 80039fc:	bf00      	nop
 80039fe:	3714      	adds	r7, #20
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr
 8003a08:	e000ed00 	.word	0xe000ed00

08003a0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a10:	4b04      	ldr	r3, [pc, #16]	@ (8003a24 <__NVIC_GetPriorityGrouping+0x18>)
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	0a1b      	lsrs	r3, r3, #8
 8003a16:	f003 0307 	and.w	r3, r3, #7
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr
 8003a24:	e000ed00 	.word	0xe000ed00

08003a28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	4603      	mov	r3, r0
 8003a30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	db0b      	blt.n	8003a52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a3a:	79fb      	ldrb	r3, [r7, #7]
 8003a3c:	f003 021f 	and.w	r2, r3, #31
 8003a40:	4907      	ldr	r1, [pc, #28]	@ (8003a60 <__NVIC_EnableIRQ+0x38>)
 8003a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a46:	095b      	lsrs	r3, r3, #5
 8003a48:	2001      	movs	r0, #1
 8003a4a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a52:	bf00      	nop
 8003a54:	370c      	adds	r7, #12
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	e000e100 	.word	0xe000e100

08003a64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b083      	sub	sp, #12
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	6039      	str	r1, [r7, #0]
 8003a6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	db0a      	blt.n	8003a8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	b2da      	uxtb	r2, r3
 8003a7c:	490c      	ldr	r1, [pc, #48]	@ (8003ab0 <__NVIC_SetPriority+0x4c>)
 8003a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a82:	0112      	lsls	r2, r2, #4
 8003a84:	b2d2      	uxtb	r2, r2
 8003a86:	440b      	add	r3, r1
 8003a88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a8c:	e00a      	b.n	8003aa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	b2da      	uxtb	r2, r3
 8003a92:	4908      	ldr	r1, [pc, #32]	@ (8003ab4 <__NVIC_SetPriority+0x50>)
 8003a94:	79fb      	ldrb	r3, [r7, #7]
 8003a96:	f003 030f 	and.w	r3, r3, #15
 8003a9a:	3b04      	subs	r3, #4
 8003a9c:	0112      	lsls	r2, r2, #4
 8003a9e:	b2d2      	uxtb	r2, r2
 8003aa0:	440b      	add	r3, r1
 8003aa2:	761a      	strb	r2, [r3, #24]
}
 8003aa4:	bf00      	nop
 8003aa6:	370c      	adds	r7, #12
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr
 8003ab0:	e000e100 	.word	0xe000e100
 8003ab4:	e000ed00 	.word	0xe000ed00

08003ab8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b089      	sub	sp, #36	@ 0x24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f003 0307 	and.w	r3, r3, #7
 8003aca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	f1c3 0307 	rsb	r3, r3, #7
 8003ad2:	2b04      	cmp	r3, #4
 8003ad4:	bf28      	it	cs
 8003ad6:	2304      	movcs	r3, #4
 8003ad8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	3304      	adds	r3, #4
 8003ade:	2b06      	cmp	r3, #6
 8003ae0:	d902      	bls.n	8003ae8 <NVIC_EncodePriority+0x30>
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	3b03      	subs	r3, #3
 8003ae6:	e000      	b.n	8003aea <NVIC_EncodePriority+0x32>
 8003ae8:	2300      	movs	r3, #0
 8003aea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003aec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	fa02 f303 	lsl.w	r3, r2, r3
 8003af6:	43da      	mvns	r2, r3
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	401a      	ands	r2, r3
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b00:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	fa01 f303 	lsl.w	r3, r1, r3
 8003b0a:	43d9      	mvns	r1, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b10:	4313      	orrs	r3, r2
         );
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3724      	adds	r7, #36	@ 0x24
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr
	...

08003b20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	3b01      	subs	r3, #1
 8003b2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b30:	d301      	bcc.n	8003b36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b32:	2301      	movs	r3, #1
 8003b34:	e00f      	b.n	8003b56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b36:	4a0a      	ldr	r2, [pc, #40]	@ (8003b60 <SysTick_Config+0x40>)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	3b01      	subs	r3, #1
 8003b3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b3e:	210f      	movs	r1, #15
 8003b40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003b44:	f7ff ff8e 	bl	8003a64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b48:	4b05      	ldr	r3, [pc, #20]	@ (8003b60 <SysTick_Config+0x40>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b4e:	4b04      	ldr	r3, [pc, #16]	@ (8003b60 <SysTick_Config+0x40>)
 8003b50:	2207      	movs	r2, #7
 8003b52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3708      	adds	r7, #8
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	e000e010 	.word	0xe000e010

08003b64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f7ff ff29 	bl	80039c4 <__NVIC_SetPriorityGrouping>
}
 8003b72:	bf00      	nop
 8003b74:	3708      	adds	r7, #8
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}

08003b7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b7a:	b580      	push	{r7, lr}
 8003b7c:	b086      	sub	sp, #24
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	4603      	mov	r3, r0
 8003b82:	60b9      	str	r1, [r7, #8]
 8003b84:	607a      	str	r2, [r7, #4]
 8003b86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b8c:	f7ff ff3e 	bl	8003a0c <__NVIC_GetPriorityGrouping>
 8003b90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	68b9      	ldr	r1, [r7, #8]
 8003b96:	6978      	ldr	r0, [r7, #20]
 8003b98:	f7ff ff8e 	bl	8003ab8 <NVIC_EncodePriority>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ba2:	4611      	mov	r1, r2
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f7ff ff5d 	bl	8003a64 <__NVIC_SetPriority>
}
 8003baa:	bf00      	nop
 8003bac:	3718      	adds	r7, #24
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}

08003bb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bb2:	b580      	push	{r7, lr}
 8003bb4:	b082      	sub	sp, #8
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	4603      	mov	r3, r0
 8003bba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f7ff ff31 	bl	8003a28 <__NVIC_EnableIRQ>
}
 8003bc6:	bf00      	nop
 8003bc8:	3708      	adds	r7, #8
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}

08003bce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b082      	sub	sp, #8
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f7ff ffa2 	bl	8003b20 <SysTick_Config>
 8003bdc:	4603      	mov	r3, r0
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3708      	adds	r7, #8
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}
	...

08003be8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b086      	sub	sp, #24
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003bf4:	f7ff f98a 	bl	8002f0c <HAL_GetTick>
 8003bf8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d101      	bne.n	8003c04 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e099      	b.n	8003d38 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2202      	movs	r2, #2
 8003c08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f022 0201 	bic.w	r2, r2, #1
 8003c22:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c24:	e00f      	b.n	8003c46 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c26:	f7ff f971 	bl	8002f0c <HAL_GetTick>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	2b05      	cmp	r3, #5
 8003c32:	d908      	bls.n	8003c46 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2220      	movs	r2, #32
 8003c38:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2203      	movs	r2, #3
 8003c3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e078      	b.n	8003d38 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 0301 	and.w	r3, r3, #1
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d1e8      	bne.n	8003c26 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c5c:	697a      	ldr	r2, [r7, #20]
 8003c5e:	4b38      	ldr	r3, [pc, #224]	@ (8003d40 <HAL_DMA_Init+0x158>)
 8003c60:	4013      	ands	r3, r2
 8003c62:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685a      	ldr	r2, [r3, #4]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c72:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	691b      	ldr	r3, [r3, #16]
 8003c78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	699b      	ldr	r3, [r3, #24]
 8003c84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a1b      	ldr	r3, [r3, #32]
 8003c90:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c92:	697a      	ldr	r2, [r7, #20]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c9c:	2b04      	cmp	r3, #4
 8003c9e:	d107      	bne.n	8003cb0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	697a      	ldr	r2, [r7, #20]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	697a      	ldr	r2, [r7, #20]
 8003cb6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	695b      	ldr	r3, [r3, #20]
 8003cbe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	f023 0307 	bic.w	r3, r3, #7
 8003cc6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ccc:	697a      	ldr	r2, [r7, #20]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd6:	2b04      	cmp	r3, #4
 8003cd8:	d117      	bne.n	8003d0a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cde:	697a      	ldr	r2, [r7, #20]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d00e      	beq.n	8003d0a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f000 fa6f 	bl	80041d0 <DMA_CheckFifoParam>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d008      	beq.n	8003d0a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2240      	movs	r2, #64	@ 0x40
 8003cfc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2201      	movs	r2, #1
 8003d02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003d06:	2301      	movs	r3, #1
 8003d08:	e016      	b.n	8003d38 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	697a      	ldr	r2, [r7, #20]
 8003d10:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 fa26 	bl	8004164 <DMA_CalcBaseAndBitshift>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d20:	223f      	movs	r2, #63	@ 0x3f
 8003d22:	409a      	lsls	r2, r3
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003d36:	2300      	movs	r3, #0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3718      	adds	r7, #24
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	f010803f 	.word	0xf010803f

08003d44 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b086      	sub	sp, #24
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
 8003d50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d52:	2300      	movs	r3, #0
 8003d54:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d5a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d101      	bne.n	8003d6a <HAL_DMA_Start_IT+0x26>
 8003d66:	2302      	movs	r3, #2
 8003d68:	e040      	b.n	8003dec <HAL_DMA_Start_IT+0xa8>
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d12f      	bne.n	8003dde <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2202      	movs	r2, #2
 8003d82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	68b9      	ldr	r1, [r7, #8]
 8003d92:	68f8      	ldr	r0, [r7, #12]
 8003d94:	f000 f9b8 	bl	8004108 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d9c:	223f      	movs	r2, #63	@ 0x3f
 8003d9e:	409a      	lsls	r2, r3
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f042 0216 	orr.w	r2, r2, #22
 8003db2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d007      	beq.n	8003dcc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f042 0208 	orr.w	r2, r2, #8
 8003dca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f042 0201 	orr.w	r2, r2, #1
 8003dda:	601a      	str	r2, [r3, #0]
 8003ddc:	e005      	b.n	8003dea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2200      	movs	r2, #0
 8003de2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003de6:	2302      	movs	r3, #2
 8003de8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003dea:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3718      	adds	r7, #24
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b086      	sub	sp, #24
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003e00:	4b8e      	ldr	r3, [pc, #568]	@ (800403c <HAL_DMA_IRQHandler+0x248>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a8e      	ldr	r2, [pc, #568]	@ (8004040 <HAL_DMA_IRQHandler+0x24c>)
 8003e06:	fba2 2303 	umull	r2, r3, r2, r3
 8003e0a:	0a9b      	lsrs	r3, r3, #10
 8003e0c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e12:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e1e:	2208      	movs	r2, #8
 8003e20:	409a      	lsls	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	4013      	ands	r3, r2
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d01a      	beq.n	8003e60 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0304 	and.w	r3, r3, #4
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d013      	beq.n	8003e60 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f022 0204 	bic.w	r2, r2, #4
 8003e46:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e4c:	2208      	movs	r2, #8
 8003e4e:	409a      	lsls	r2, r3
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e58:	f043 0201 	orr.w	r2, r3, #1
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e64:	2201      	movs	r2, #1
 8003e66:	409a      	lsls	r2, r3
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d012      	beq.n	8003e96 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d00b      	beq.n	8003e96 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e82:	2201      	movs	r2, #1
 8003e84:	409a      	lsls	r2, r3
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e8e:	f043 0202 	orr.w	r2, r3, #2
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e9a:	2204      	movs	r2, #4
 8003e9c:	409a      	lsls	r2, r3
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d012      	beq.n	8003ecc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0302 	and.w	r3, r3, #2
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d00b      	beq.n	8003ecc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eb8:	2204      	movs	r2, #4
 8003eba:	409a      	lsls	r2, r3
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ec4:	f043 0204 	orr.w	r2, r3, #4
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ed0:	2210      	movs	r2, #16
 8003ed2:	409a      	lsls	r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d043      	beq.n	8003f64 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0308 	and.w	r3, r3, #8
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d03c      	beq.n	8003f64 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eee:	2210      	movs	r2, #16
 8003ef0:	409a      	lsls	r2, r3
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d018      	beq.n	8003f36 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d108      	bne.n	8003f24 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d024      	beq.n	8003f64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	4798      	blx	r3
 8003f22:	e01f      	b.n	8003f64 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d01b      	beq.n	8003f64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	4798      	blx	r3
 8003f34:	e016      	b.n	8003f64 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d107      	bne.n	8003f54 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f022 0208 	bic.w	r2, r2, #8
 8003f52:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d003      	beq.n	8003f64 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f68:	2220      	movs	r2, #32
 8003f6a:	409a      	lsls	r2, r3
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	4013      	ands	r3, r2
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	f000 808f 	beq.w	8004094 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0310 	and.w	r3, r3, #16
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	f000 8087 	beq.w	8004094 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	409a      	lsls	r2, r3
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b05      	cmp	r3, #5
 8003f9c:	d136      	bne.n	800400c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f022 0216 	bic.w	r2, r2, #22
 8003fac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	695a      	ldr	r2, [r3, #20]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003fbc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d103      	bne.n	8003fce <HAL_DMA_IRQHandler+0x1da>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d007      	beq.n	8003fde <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f022 0208 	bic.w	r2, r2, #8
 8003fdc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fe2:	223f      	movs	r2, #63	@ 0x3f
 8003fe4:	409a      	lsls	r2, r3
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2201      	movs	r2, #1
 8003fee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d07e      	beq.n	8004100 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	4798      	blx	r3
        }
        return;
 800400a:	e079      	b.n	8004100 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d01d      	beq.n	8004056 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d10d      	bne.n	8004044 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800402c:	2b00      	cmp	r3, #0
 800402e:	d031      	beq.n	8004094 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	4798      	blx	r3
 8004038:	e02c      	b.n	8004094 <HAL_DMA_IRQHandler+0x2a0>
 800403a:	bf00      	nop
 800403c:	20000040 	.word	0x20000040
 8004040:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004048:	2b00      	cmp	r3, #0
 800404a:	d023      	beq.n	8004094 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	4798      	blx	r3
 8004054:	e01e      	b.n	8004094 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004060:	2b00      	cmp	r3, #0
 8004062:	d10f      	bne.n	8004084 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f022 0210 	bic.w	r2, r2, #16
 8004072:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004088:	2b00      	cmp	r3, #0
 800408a:	d003      	beq.n	8004094 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004098:	2b00      	cmp	r3, #0
 800409a:	d032      	beq.n	8004102 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040a0:	f003 0301 	and.w	r3, r3, #1
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d022      	beq.n	80040ee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2205      	movs	r2, #5
 80040ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f022 0201 	bic.w	r2, r2, #1
 80040be:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	3301      	adds	r3, #1
 80040c4:	60bb      	str	r3, [r7, #8]
 80040c6:	697a      	ldr	r2, [r7, #20]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d307      	bcc.n	80040dc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 0301 	and.w	r3, r3, #1
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1f2      	bne.n	80040c0 <HAL_DMA_IRQHandler+0x2cc>
 80040da:	e000      	b.n	80040de <HAL_DMA_IRQHandler+0x2ea>
          break;
 80040dc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2201      	movs	r2, #1
 80040e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d005      	beq.n	8004102 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	4798      	blx	r3
 80040fe:	e000      	b.n	8004102 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004100:	bf00      	nop
    }
  }
}
 8004102:	3718      	adds	r7, #24
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004108:	b480      	push	{r7}
 800410a:	b085      	sub	sp, #20
 800410c:	af00      	add	r7, sp, #0
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	60b9      	str	r1, [r7, #8]
 8004112:	607a      	str	r2, [r7, #4]
 8004114:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004124:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	683a      	ldr	r2, [r7, #0]
 800412c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	2b40      	cmp	r3, #64	@ 0x40
 8004134:	d108      	bne.n	8004148 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	68ba      	ldr	r2, [r7, #8]
 8004144:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004146:	e007      	b.n	8004158 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	68ba      	ldr	r2, [r7, #8]
 800414e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	60da      	str	r2, [r3, #12]
}
 8004158:	bf00      	nop
 800415a:	3714      	adds	r7, #20
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr

08004164 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004164:	b480      	push	{r7}
 8004166:	b085      	sub	sp, #20
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	b2db      	uxtb	r3, r3
 8004172:	3b10      	subs	r3, #16
 8004174:	4a14      	ldr	r2, [pc, #80]	@ (80041c8 <DMA_CalcBaseAndBitshift+0x64>)
 8004176:	fba2 2303 	umull	r2, r3, r2, r3
 800417a:	091b      	lsrs	r3, r3, #4
 800417c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800417e:	4a13      	ldr	r2, [pc, #76]	@ (80041cc <DMA_CalcBaseAndBitshift+0x68>)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	4413      	add	r3, r2
 8004184:	781b      	ldrb	r3, [r3, #0]
 8004186:	461a      	mov	r2, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2b03      	cmp	r3, #3
 8004190:	d909      	bls.n	80041a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800419a:	f023 0303 	bic.w	r3, r3, #3
 800419e:	1d1a      	adds	r2, r3, #4
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	659a      	str	r2, [r3, #88]	@ 0x58
 80041a4:	e007      	b.n	80041b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80041ae:	f023 0303 	bic.w	r3, r3, #3
 80041b2:	687a      	ldr	r2, [r7, #4]
 80041b4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3714      	adds	r7, #20
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	aaaaaaab 	.word	0xaaaaaaab
 80041cc:	0800a4a8 	.word	0x0800a4a8

080041d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b085      	sub	sp, #20
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041d8:	2300      	movs	r3, #0
 80041da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	699b      	ldr	r3, [r3, #24]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d11f      	bne.n	800422a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	2b03      	cmp	r3, #3
 80041ee:	d856      	bhi.n	800429e <DMA_CheckFifoParam+0xce>
 80041f0:	a201      	add	r2, pc, #4	@ (adr r2, 80041f8 <DMA_CheckFifoParam+0x28>)
 80041f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041f6:	bf00      	nop
 80041f8:	08004209 	.word	0x08004209
 80041fc:	0800421b 	.word	0x0800421b
 8004200:	08004209 	.word	0x08004209
 8004204:	0800429f 	.word	0x0800429f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800420c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d046      	beq.n	80042a2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004218:	e043      	b.n	80042a2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800421e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004222:	d140      	bne.n	80042a6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004228:	e03d      	b.n	80042a6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	699b      	ldr	r3, [r3, #24]
 800422e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004232:	d121      	bne.n	8004278 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	2b03      	cmp	r3, #3
 8004238:	d837      	bhi.n	80042aa <DMA_CheckFifoParam+0xda>
 800423a:	a201      	add	r2, pc, #4	@ (adr r2, 8004240 <DMA_CheckFifoParam+0x70>)
 800423c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004240:	08004251 	.word	0x08004251
 8004244:	08004257 	.word	0x08004257
 8004248:	08004251 	.word	0x08004251
 800424c:	08004269 	.word	0x08004269
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	73fb      	strb	r3, [r7, #15]
      break;
 8004254:	e030      	b.n	80042b8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800425a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d025      	beq.n	80042ae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004266:	e022      	b.n	80042ae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800426c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004270:	d11f      	bne.n	80042b2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004276:	e01c      	b.n	80042b2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	2b02      	cmp	r3, #2
 800427c:	d903      	bls.n	8004286 <DMA_CheckFifoParam+0xb6>
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	2b03      	cmp	r3, #3
 8004282:	d003      	beq.n	800428c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004284:	e018      	b.n	80042b8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	73fb      	strb	r3, [r7, #15]
      break;
 800428a:	e015      	b.n	80042b8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004290:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004294:	2b00      	cmp	r3, #0
 8004296:	d00e      	beq.n	80042b6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	73fb      	strb	r3, [r7, #15]
      break;
 800429c:	e00b      	b.n	80042b6 <DMA_CheckFifoParam+0xe6>
      break;
 800429e:	bf00      	nop
 80042a0:	e00a      	b.n	80042b8 <DMA_CheckFifoParam+0xe8>
      break;
 80042a2:	bf00      	nop
 80042a4:	e008      	b.n	80042b8 <DMA_CheckFifoParam+0xe8>
      break;
 80042a6:	bf00      	nop
 80042a8:	e006      	b.n	80042b8 <DMA_CheckFifoParam+0xe8>
      break;
 80042aa:	bf00      	nop
 80042ac:	e004      	b.n	80042b8 <DMA_CheckFifoParam+0xe8>
      break;
 80042ae:	bf00      	nop
 80042b0:	e002      	b.n	80042b8 <DMA_CheckFifoParam+0xe8>
      break;   
 80042b2:	bf00      	nop
 80042b4:	e000      	b.n	80042b8 <DMA_CheckFifoParam+0xe8>
      break;
 80042b6:	bf00      	nop
    }
  } 
  
  return status; 
 80042b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3714      	adds	r7, #20
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop

080042c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b089      	sub	sp, #36	@ 0x24
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80042d2:	2300      	movs	r3, #0
 80042d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80042d6:	2300      	movs	r3, #0
 80042d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80042da:	2300      	movs	r3, #0
 80042dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042de:	2300      	movs	r3, #0
 80042e0:	61fb      	str	r3, [r7, #28]
 80042e2:	e16b      	b.n	80045bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80042e4:	2201      	movs	r2, #1
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	697a      	ldr	r2, [r7, #20]
 80042f4:	4013      	ands	r3, r2
 80042f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80042f8:	693a      	ldr	r2, [r7, #16]
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	429a      	cmp	r2, r3
 80042fe:	f040 815a 	bne.w	80045b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	f003 0303 	and.w	r3, r3, #3
 800430a:	2b01      	cmp	r3, #1
 800430c:	d005      	beq.n	800431a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004316:	2b02      	cmp	r3, #2
 8004318:	d130      	bne.n	800437c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	005b      	lsls	r3, r3, #1
 8004324:	2203      	movs	r2, #3
 8004326:	fa02 f303 	lsl.w	r3, r2, r3
 800432a:	43db      	mvns	r3, r3
 800432c:	69ba      	ldr	r2, [r7, #24]
 800432e:	4013      	ands	r3, r2
 8004330:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	68da      	ldr	r2, [r3, #12]
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	005b      	lsls	r3, r3, #1
 800433a:	fa02 f303 	lsl.w	r3, r2, r3
 800433e:	69ba      	ldr	r2, [r7, #24]
 8004340:	4313      	orrs	r3, r2
 8004342:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	69ba      	ldr	r2, [r7, #24]
 8004348:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004350:	2201      	movs	r2, #1
 8004352:	69fb      	ldr	r3, [r7, #28]
 8004354:	fa02 f303 	lsl.w	r3, r2, r3
 8004358:	43db      	mvns	r3, r3
 800435a:	69ba      	ldr	r2, [r7, #24]
 800435c:	4013      	ands	r3, r2
 800435e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	091b      	lsrs	r3, r3, #4
 8004366:	f003 0201 	and.w	r2, r3, #1
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	fa02 f303 	lsl.w	r3, r2, r3
 8004370:	69ba      	ldr	r2, [r7, #24]
 8004372:	4313      	orrs	r3, r2
 8004374:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	69ba      	ldr	r2, [r7, #24]
 800437a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f003 0303 	and.w	r3, r3, #3
 8004384:	2b03      	cmp	r3, #3
 8004386:	d017      	beq.n	80043b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	2203      	movs	r2, #3
 8004394:	fa02 f303 	lsl.w	r3, r2, r3
 8004398:	43db      	mvns	r3, r3
 800439a:	69ba      	ldr	r2, [r7, #24]
 800439c:	4013      	ands	r3, r2
 800439e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	689a      	ldr	r2, [r3, #8]
 80043a4:	69fb      	ldr	r3, [r7, #28]
 80043a6:	005b      	lsls	r3, r3, #1
 80043a8:	fa02 f303 	lsl.w	r3, r2, r3
 80043ac:	69ba      	ldr	r2, [r7, #24]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	69ba      	ldr	r2, [r7, #24]
 80043b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f003 0303 	and.w	r3, r3, #3
 80043c0:	2b02      	cmp	r3, #2
 80043c2:	d123      	bne.n	800440c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	08da      	lsrs	r2, r3, #3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	3208      	adds	r2, #8
 80043cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	f003 0307 	and.w	r3, r3, #7
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	220f      	movs	r2, #15
 80043dc:	fa02 f303 	lsl.w	r3, r2, r3
 80043e0:	43db      	mvns	r3, r3
 80043e2:	69ba      	ldr	r2, [r7, #24]
 80043e4:	4013      	ands	r3, r2
 80043e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	691a      	ldr	r2, [r3, #16]
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	f003 0307 	and.w	r3, r3, #7
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	fa02 f303 	lsl.w	r3, r2, r3
 80043f8:	69ba      	ldr	r2, [r7, #24]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	08da      	lsrs	r2, r3, #3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	3208      	adds	r2, #8
 8004406:	69b9      	ldr	r1, [r7, #24]
 8004408:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004412:	69fb      	ldr	r3, [r7, #28]
 8004414:	005b      	lsls	r3, r3, #1
 8004416:	2203      	movs	r2, #3
 8004418:	fa02 f303 	lsl.w	r3, r2, r3
 800441c:	43db      	mvns	r3, r3
 800441e:	69ba      	ldr	r2, [r7, #24]
 8004420:	4013      	ands	r3, r2
 8004422:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f003 0203 	and.w	r2, r3, #3
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	005b      	lsls	r3, r3, #1
 8004430:	fa02 f303 	lsl.w	r3, r2, r3
 8004434:	69ba      	ldr	r2, [r7, #24]
 8004436:	4313      	orrs	r3, r2
 8004438:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	69ba      	ldr	r2, [r7, #24]
 800443e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004448:	2b00      	cmp	r3, #0
 800444a:	f000 80b4 	beq.w	80045b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800444e:	2300      	movs	r3, #0
 8004450:	60fb      	str	r3, [r7, #12]
 8004452:	4b60      	ldr	r3, [pc, #384]	@ (80045d4 <HAL_GPIO_Init+0x30c>)
 8004454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004456:	4a5f      	ldr	r2, [pc, #380]	@ (80045d4 <HAL_GPIO_Init+0x30c>)
 8004458:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800445c:	6453      	str	r3, [r2, #68]	@ 0x44
 800445e:	4b5d      	ldr	r3, [pc, #372]	@ (80045d4 <HAL_GPIO_Init+0x30c>)
 8004460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004462:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004466:	60fb      	str	r3, [r7, #12]
 8004468:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800446a:	4a5b      	ldr	r2, [pc, #364]	@ (80045d8 <HAL_GPIO_Init+0x310>)
 800446c:	69fb      	ldr	r3, [r7, #28]
 800446e:	089b      	lsrs	r3, r3, #2
 8004470:	3302      	adds	r3, #2
 8004472:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004476:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	f003 0303 	and.w	r3, r3, #3
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	220f      	movs	r2, #15
 8004482:	fa02 f303 	lsl.w	r3, r2, r3
 8004486:	43db      	mvns	r3, r3
 8004488:	69ba      	ldr	r2, [r7, #24]
 800448a:	4013      	ands	r3, r2
 800448c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a52      	ldr	r2, [pc, #328]	@ (80045dc <HAL_GPIO_Init+0x314>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d02b      	beq.n	80044ee <HAL_GPIO_Init+0x226>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a51      	ldr	r2, [pc, #324]	@ (80045e0 <HAL_GPIO_Init+0x318>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d025      	beq.n	80044ea <HAL_GPIO_Init+0x222>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a50      	ldr	r2, [pc, #320]	@ (80045e4 <HAL_GPIO_Init+0x31c>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d01f      	beq.n	80044e6 <HAL_GPIO_Init+0x21e>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4a4f      	ldr	r2, [pc, #316]	@ (80045e8 <HAL_GPIO_Init+0x320>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d019      	beq.n	80044e2 <HAL_GPIO_Init+0x21a>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a4e      	ldr	r2, [pc, #312]	@ (80045ec <HAL_GPIO_Init+0x324>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d013      	beq.n	80044de <HAL_GPIO_Init+0x216>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a4d      	ldr	r2, [pc, #308]	@ (80045f0 <HAL_GPIO_Init+0x328>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d00d      	beq.n	80044da <HAL_GPIO_Init+0x212>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a4c      	ldr	r2, [pc, #304]	@ (80045f4 <HAL_GPIO_Init+0x32c>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d007      	beq.n	80044d6 <HAL_GPIO_Init+0x20e>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a4b      	ldr	r2, [pc, #300]	@ (80045f8 <HAL_GPIO_Init+0x330>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d101      	bne.n	80044d2 <HAL_GPIO_Init+0x20a>
 80044ce:	2307      	movs	r3, #7
 80044d0:	e00e      	b.n	80044f0 <HAL_GPIO_Init+0x228>
 80044d2:	2308      	movs	r3, #8
 80044d4:	e00c      	b.n	80044f0 <HAL_GPIO_Init+0x228>
 80044d6:	2306      	movs	r3, #6
 80044d8:	e00a      	b.n	80044f0 <HAL_GPIO_Init+0x228>
 80044da:	2305      	movs	r3, #5
 80044dc:	e008      	b.n	80044f0 <HAL_GPIO_Init+0x228>
 80044de:	2304      	movs	r3, #4
 80044e0:	e006      	b.n	80044f0 <HAL_GPIO_Init+0x228>
 80044e2:	2303      	movs	r3, #3
 80044e4:	e004      	b.n	80044f0 <HAL_GPIO_Init+0x228>
 80044e6:	2302      	movs	r3, #2
 80044e8:	e002      	b.n	80044f0 <HAL_GPIO_Init+0x228>
 80044ea:	2301      	movs	r3, #1
 80044ec:	e000      	b.n	80044f0 <HAL_GPIO_Init+0x228>
 80044ee:	2300      	movs	r3, #0
 80044f0:	69fa      	ldr	r2, [r7, #28]
 80044f2:	f002 0203 	and.w	r2, r2, #3
 80044f6:	0092      	lsls	r2, r2, #2
 80044f8:	4093      	lsls	r3, r2
 80044fa:	69ba      	ldr	r2, [r7, #24]
 80044fc:	4313      	orrs	r3, r2
 80044fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004500:	4935      	ldr	r1, [pc, #212]	@ (80045d8 <HAL_GPIO_Init+0x310>)
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	089b      	lsrs	r3, r3, #2
 8004506:	3302      	adds	r3, #2
 8004508:	69ba      	ldr	r2, [r7, #24]
 800450a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800450e:	4b3b      	ldr	r3, [pc, #236]	@ (80045fc <HAL_GPIO_Init+0x334>)
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	43db      	mvns	r3, r3
 8004518:	69ba      	ldr	r2, [r7, #24]
 800451a:	4013      	ands	r3, r2
 800451c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004526:	2b00      	cmp	r3, #0
 8004528:	d003      	beq.n	8004532 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800452a:	69ba      	ldr	r2, [r7, #24]
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	4313      	orrs	r3, r2
 8004530:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004532:	4a32      	ldr	r2, [pc, #200]	@ (80045fc <HAL_GPIO_Init+0x334>)
 8004534:	69bb      	ldr	r3, [r7, #24]
 8004536:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004538:	4b30      	ldr	r3, [pc, #192]	@ (80045fc <HAL_GPIO_Init+0x334>)
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	43db      	mvns	r3, r3
 8004542:	69ba      	ldr	r2, [r7, #24]
 8004544:	4013      	ands	r3, r2
 8004546:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004550:	2b00      	cmp	r3, #0
 8004552:	d003      	beq.n	800455c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004554:	69ba      	ldr	r2, [r7, #24]
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	4313      	orrs	r3, r2
 800455a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800455c:	4a27      	ldr	r2, [pc, #156]	@ (80045fc <HAL_GPIO_Init+0x334>)
 800455e:	69bb      	ldr	r3, [r7, #24]
 8004560:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004562:	4b26      	ldr	r3, [pc, #152]	@ (80045fc <HAL_GPIO_Init+0x334>)
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	43db      	mvns	r3, r3
 800456c:	69ba      	ldr	r2, [r7, #24]
 800456e:	4013      	ands	r3, r2
 8004570:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d003      	beq.n	8004586 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800457e:	69ba      	ldr	r2, [r7, #24]
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	4313      	orrs	r3, r2
 8004584:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004586:	4a1d      	ldr	r2, [pc, #116]	@ (80045fc <HAL_GPIO_Init+0x334>)
 8004588:	69bb      	ldr	r3, [r7, #24]
 800458a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800458c:	4b1b      	ldr	r3, [pc, #108]	@ (80045fc <HAL_GPIO_Init+0x334>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	43db      	mvns	r3, r3
 8004596:	69ba      	ldr	r2, [r7, #24]
 8004598:	4013      	ands	r3, r2
 800459a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d003      	beq.n	80045b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80045a8:	69ba      	ldr	r2, [r7, #24]
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80045b0:	4a12      	ldr	r2, [pc, #72]	@ (80045fc <HAL_GPIO_Init+0x334>)
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045b6:	69fb      	ldr	r3, [r7, #28]
 80045b8:	3301      	adds	r3, #1
 80045ba:	61fb      	str	r3, [r7, #28]
 80045bc:	69fb      	ldr	r3, [r7, #28]
 80045be:	2b0f      	cmp	r3, #15
 80045c0:	f67f ae90 	bls.w	80042e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80045c4:	bf00      	nop
 80045c6:	bf00      	nop
 80045c8:	3724      	adds	r7, #36	@ 0x24
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	40023800 	.word	0x40023800
 80045d8:	40013800 	.word	0x40013800
 80045dc:	40020000 	.word	0x40020000
 80045e0:	40020400 	.word	0x40020400
 80045e4:	40020800 	.word	0x40020800
 80045e8:	40020c00 	.word	0x40020c00
 80045ec:	40021000 	.word	0x40021000
 80045f0:	40021400 	.word	0x40021400
 80045f4:	40021800 	.word	0x40021800
 80045f8:	40021c00 	.word	0x40021c00
 80045fc:	40013c00 	.word	0x40013c00

08004600 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	460b      	mov	r3, r1
 800460a:	807b      	strh	r3, [r7, #2]
 800460c:	4613      	mov	r3, r2
 800460e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004610:	787b      	ldrb	r3, [r7, #1]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d003      	beq.n	800461e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004616:	887a      	ldrh	r2, [r7, #2]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800461c:	e003      	b.n	8004626 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800461e:	887b      	ldrh	r3, [r7, #2]
 8004620:	041a      	lsls	r2, r3, #16
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	619a      	str	r2, [r3, #24]
}
 8004626:	bf00      	nop
 8004628:	370c      	adds	r7, #12
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr

08004632 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004632:	b480      	push	{r7}
 8004634:	b085      	sub	sp, #20
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
 800463a:	460b      	mov	r3, r1
 800463c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	695b      	ldr	r3, [r3, #20]
 8004642:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004644:	887a      	ldrh	r2, [r7, #2]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	4013      	ands	r3, r2
 800464a:	041a      	lsls	r2, r3, #16
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	43d9      	mvns	r1, r3
 8004650:	887b      	ldrh	r3, [r7, #2]
 8004652:	400b      	ands	r3, r1
 8004654:	431a      	orrs	r2, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	619a      	str	r2, [r3, #24]
}
 800465a:	bf00      	nop
 800465c:	3714      	adds	r7, #20
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr
	...

08004668 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d101      	bne.n	800467a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e12b      	b.n	80048d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004680:	b2db      	uxtb	r3, r3
 8004682:	2b00      	cmp	r3, #0
 8004684:	d106      	bne.n	8004694 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f7fd f9b8 	bl	8001a04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2224      	movs	r2, #36	@ 0x24
 8004698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f022 0201 	bic.w	r2, r2, #1
 80046aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80046ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80046ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80046cc:	f001 fd46 	bl	800615c <HAL_RCC_GetPCLK1Freq>
 80046d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	4a81      	ldr	r2, [pc, #516]	@ (80048dc <HAL_I2C_Init+0x274>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d807      	bhi.n	80046ec <HAL_I2C_Init+0x84>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	4a80      	ldr	r2, [pc, #512]	@ (80048e0 <HAL_I2C_Init+0x278>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	bf94      	ite	ls
 80046e4:	2301      	movls	r3, #1
 80046e6:	2300      	movhi	r3, #0
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	e006      	b.n	80046fa <HAL_I2C_Init+0x92>
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	4a7d      	ldr	r2, [pc, #500]	@ (80048e4 <HAL_I2C_Init+0x27c>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	bf94      	ite	ls
 80046f4:	2301      	movls	r3, #1
 80046f6:	2300      	movhi	r3, #0
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d001      	beq.n	8004702 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e0e7      	b.n	80048d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	4a78      	ldr	r2, [pc, #480]	@ (80048e8 <HAL_I2C_Init+0x280>)
 8004706:	fba2 2303 	umull	r2, r3, r2, r3
 800470a:	0c9b      	lsrs	r3, r3, #18
 800470c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	68ba      	ldr	r2, [r7, #8]
 800471e:	430a      	orrs	r2, r1
 8004720:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	6a1b      	ldr	r3, [r3, #32]
 8004728:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	4a6a      	ldr	r2, [pc, #424]	@ (80048dc <HAL_I2C_Init+0x274>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d802      	bhi.n	800473c <HAL_I2C_Init+0xd4>
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	3301      	adds	r3, #1
 800473a:	e009      	b.n	8004750 <HAL_I2C_Init+0xe8>
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004742:	fb02 f303 	mul.w	r3, r2, r3
 8004746:	4a69      	ldr	r2, [pc, #420]	@ (80048ec <HAL_I2C_Init+0x284>)
 8004748:	fba2 2303 	umull	r2, r3, r2, r3
 800474c:	099b      	lsrs	r3, r3, #6
 800474e:	3301      	adds	r3, #1
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	6812      	ldr	r2, [r2, #0]
 8004754:	430b      	orrs	r3, r1
 8004756:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	69db      	ldr	r3, [r3, #28]
 800475e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004762:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	495c      	ldr	r1, [pc, #368]	@ (80048dc <HAL_I2C_Init+0x274>)
 800476c:	428b      	cmp	r3, r1
 800476e:	d819      	bhi.n	80047a4 <HAL_I2C_Init+0x13c>
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	1e59      	subs	r1, r3, #1
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	005b      	lsls	r3, r3, #1
 800477a:	fbb1 f3f3 	udiv	r3, r1, r3
 800477e:	1c59      	adds	r1, r3, #1
 8004780:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004784:	400b      	ands	r3, r1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d00a      	beq.n	80047a0 <HAL_I2C_Init+0x138>
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	1e59      	subs	r1, r3, #1
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	005b      	lsls	r3, r3, #1
 8004794:	fbb1 f3f3 	udiv	r3, r1, r3
 8004798:	3301      	adds	r3, #1
 800479a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800479e:	e051      	b.n	8004844 <HAL_I2C_Init+0x1dc>
 80047a0:	2304      	movs	r3, #4
 80047a2:	e04f      	b.n	8004844 <HAL_I2C_Init+0x1dc>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d111      	bne.n	80047d0 <HAL_I2C_Init+0x168>
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	1e58      	subs	r0, r3, #1
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6859      	ldr	r1, [r3, #4]
 80047b4:	460b      	mov	r3, r1
 80047b6:	005b      	lsls	r3, r3, #1
 80047b8:	440b      	add	r3, r1
 80047ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80047be:	3301      	adds	r3, #1
 80047c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	bf0c      	ite	eq
 80047c8:	2301      	moveq	r3, #1
 80047ca:	2300      	movne	r3, #0
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	e012      	b.n	80047f6 <HAL_I2C_Init+0x18e>
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	1e58      	subs	r0, r3, #1
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6859      	ldr	r1, [r3, #4]
 80047d8:	460b      	mov	r3, r1
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	440b      	add	r3, r1
 80047de:	0099      	lsls	r1, r3, #2
 80047e0:	440b      	add	r3, r1
 80047e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80047e6:	3301      	adds	r3, #1
 80047e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	bf0c      	ite	eq
 80047f0:	2301      	moveq	r3, #1
 80047f2:	2300      	movne	r3, #0
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d001      	beq.n	80047fe <HAL_I2C_Init+0x196>
 80047fa:	2301      	movs	r3, #1
 80047fc:	e022      	b.n	8004844 <HAL_I2C_Init+0x1dc>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d10e      	bne.n	8004824 <HAL_I2C_Init+0x1bc>
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	1e58      	subs	r0, r3, #1
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6859      	ldr	r1, [r3, #4]
 800480e:	460b      	mov	r3, r1
 8004810:	005b      	lsls	r3, r3, #1
 8004812:	440b      	add	r3, r1
 8004814:	fbb0 f3f3 	udiv	r3, r0, r3
 8004818:	3301      	adds	r3, #1
 800481a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800481e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004822:	e00f      	b.n	8004844 <HAL_I2C_Init+0x1dc>
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	1e58      	subs	r0, r3, #1
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6859      	ldr	r1, [r3, #4]
 800482c:	460b      	mov	r3, r1
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	440b      	add	r3, r1
 8004832:	0099      	lsls	r1, r3, #2
 8004834:	440b      	add	r3, r1
 8004836:	fbb0 f3f3 	udiv	r3, r0, r3
 800483a:	3301      	adds	r3, #1
 800483c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004840:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004844:	6879      	ldr	r1, [r7, #4]
 8004846:	6809      	ldr	r1, [r1, #0]
 8004848:	4313      	orrs	r3, r2
 800484a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	69da      	ldr	r2, [r3, #28]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	431a      	orrs	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	430a      	orrs	r2, r1
 8004866:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004872:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	6911      	ldr	r1, [r2, #16]
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	68d2      	ldr	r2, [r2, #12]
 800487e:	4311      	orrs	r1, r2
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	6812      	ldr	r2, [r2, #0]
 8004884:	430b      	orrs	r3, r1
 8004886:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	695a      	ldr	r2, [r3, #20]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	699b      	ldr	r3, [r3, #24]
 800489a:	431a      	orrs	r2, r3
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	430a      	orrs	r2, r1
 80048a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f042 0201 	orr.w	r2, r2, #1
 80048b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2220      	movs	r2, #32
 80048be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80048d0:	2300      	movs	r3, #0
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3710      	adds	r7, #16
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
 80048da:	bf00      	nop
 80048dc:	000186a0 	.word	0x000186a0
 80048e0:	001e847f 	.word	0x001e847f
 80048e4:	003d08ff 	.word	0x003d08ff
 80048e8:	431bde83 	.word	0x431bde83
 80048ec:	10624dd3 	.word	0x10624dd3

080048f0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b088      	sub	sp, #32
 80048f4:	af02      	add	r7, sp, #8
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	607a      	str	r2, [r7, #4]
 80048fa:	461a      	mov	r2, r3
 80048fc:	460b      	mov	r3, r1
 80048fe:	817b      	strh	r3, [r7, #10]
 8004900:	4613      	mov	r3, r2
 8004902:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004904:	f7fe fb02 	bl	8002f0c <HAL_GetTick>
 8004908:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004910:	b2db      	uxtb	r3, r3
 8004912:	2b20      	cmp	r3, #32
 8004914:	f040 80e0 	bne.w	8004ad8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	9300      	str	r3, [sp, #0]
 800491c:	2319      	movs	r3, #25
 800491e:	2201      	movs	r2, #1
 8004920:	4970      	ldr	r1, [pc, #448]	@ (8004ae4 <HAL_I2C_Master_Transmit+0x1f4>)
 8004922:	68f8      	ldr	r0, [r7, #12]
 8004924:	f000 fc64 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d001      	beq.n	8004932 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800492e:	2302      	movs	r3, #2
 8004930:	e0d3      	b.n	8004ada <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004938:	2b01      	cmp	r3, #1
 800493a:	d101      	bne.n	8004940 <HAL_I2C_Master_Transmit+0x50>
 800493c:	2302      	movs	r3, #2
 800493e:	e0cc      	b.n	8004ada <HAL_I2C_Master_Transmit+0x1ea>
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	2b01      	cmp	r3, #1
 8004954:	d007      	beq.n	8004966 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f042 0201 	orr.w	r2, r2, #1
 8004964:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004974:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2221      	movs	r2, #33	@ 0x21
 800497a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2210      	movs	r2, #16
 8004982:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2200      	movs	r2, #0
 800498a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	893a      	ldrh	r2, [r7, #8]
 8004996:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800499c:	b29a      	uxth	r2, r3
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	4a50      	ldr	r2, [pc, #320]	@ (8004ae8 <HAL_I2C_Master_Transmit+0x1f8>)
 80049a6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80049a8:	8979      	ldrh	r1, [r7, #10]
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	6a3a      	ldr	r2, [r7, #32]
 80049ae:	68f8      	ldr	r0, [r7, #12]
 80049b0:	f000 face 	bl	8004f50 <I2C_MasterRequestWrite>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d001      	beq.n	80049be <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e08d      	b.n	8004ada <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049be:	2300      	movs	r3, #0
 80049c0:	613b      	str	r3, [r7, #16]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	695b      	ldr	r3, [r3, #20]
 80049c8:	613b      	str	r3, [r7, #16]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	699b      	ldr	r3, [r3, #24]
 80049d0:	613b      	str	r3, [r7, #16]
 80049d2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80049d4:	e066      	b.n	8004aa4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049d6:	697a      	ldr	r2, [r7, #20]
 80049d8:	6a39      	ldr	r1, [r7, #32]
 80049da:	68f8      	ldr	r0, [r7, #12]
 80049dc:	f000 fd22 	bl	8005424 <I2C_WaitOnTXEFlagUntilTimeout>
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d00d      	beq.n	8004a02 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ea:	2b04      	cmp	r3, #4
 80049ec:	d107      	bne.n	80049fe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e06b      	b.n	8004ada <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a06:	781a      	ldrb	r2, [r3, #0]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a12:	1c5a      	adds	r2, r3, #1
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	b29a      	uxth	r2, r3
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a2a:	3b01      	subs	r3, #1
 8004a2c:	b29a      	uxth	r2, r3
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	695b      	ldr	r3, [r3, #20]
 8004a38:	f003 0304 	and.w	r3, r3, #4
 8004a3c:	2b04      	cmp	r3, #4
 8004a3e:	d11b      	bne.n	8004a78 <HAL_I2C_Master_Transmit+0x188>
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d017      	beq.n	8004a78 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a4c:	781a      	ldrb	r2, [r3, #0]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a58:	1c5a      	adds	r2, r3, #1
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	3b01      	subs	r3, #1
 8004a66:	b29a      	uxth	r2, r3
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a70:	3b01      	subs	r3, #1
 8004a72:	b29a      	uxth	r2, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a78:	697a      	ldr	r2, [r7, #20]
 8004a7a:	6a39      	ldr	r1, [r7, #32]
 8004a7c:	68f8      	ldr	r0, [r7, #12]
 8004a7e:	f000 fd19 	bl	80054b4 <I2C_WaitOnBTFFlagUntilTimeout>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d00d      	beq.n	8004aa4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8c:	2b04      	cmp	r3, #4
 8004a8e:	d107      	bne.n	8004aa0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a9e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e01a      	b.n	8004ada <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d194      	bne.n	80049d6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004aba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2220      	movs	r2, #32
 8004ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	e000      	b.n	8004ada <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004ad8:	2302      	movs	r3, #2
  }
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3718      	adds	r7, #24
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	00100002 	.word	0x00100002
 8004ae8:	ffff0000 	.word	0xffff0000

08004aec <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b08c      	sub	sp, #48	@ 0x30
 8004af0:	af02      	add	r7, sp, #8
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	607a      	str	r2, [r7, #4]
 8004af6:	461a      	mov	r2, r3
 8004af8:	460b      	mov	r3, r1
 8004afa:	817b      	strh	r3, [r7, #10]
 8004afc:	4613      	mov	r3, r2
 8004afe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b00:	f7fe fa04 	bl	8002f0c <HAL_GetTick>
 8004b04:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	2b20      	cmp	r3, #32
 8004b10:	f040 8217 	bne.w	8004f42 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b16:	9300      	str	r3, [sp, #0]
 8004b18:	2319      	movs	r3, #25
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	497c      	ldr	r1, [pc, #496]	@ (8004d10 <HAL_I2C_Master_Receive+0x224>)
 8004b1e:	68f8      	ldr	r0, [r7, #12]
 8004b20:	f000 fb66 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004b24:	4603      	mov	r3, r0
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d001      	beq.n	8004b2e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004b2a:	2302      	movs	r3, #2
 8004b2c:	e20a      	b.n	8004f44 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d101      	bne.n	8004b3c <HAL_I2C_Master_Receive+0x50>
 8004b38:	2302      	movs	r3, #2
 8004b3a:	e203      	b.n	8004f44 <HAL_I2C_Master_Receive+0x458>
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d007      	beq.n	8004b62 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f042 0201 	orr.w	r2, r2, #1
 8004b60:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b70:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2222      	movs	r2, #34	@ 0x22
 8004b76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2210      	movs	r2, #16
 8004b7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2200      	movs	r2, #0
 8004b86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	893a      	ldrh	r2, [r7, #8]
 8004b92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b98:	b29a      	uxth	r2, r3
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	4a5c      	ldr	r2, [pc, #368]	@ (8004d14 <HAL_I2C_Master_Receive+0x228>)
 8004ba2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004ba4:	8979      	ldrh	r1, [r7, #10]
 8004ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004baa:	68f8      	ldr	r0, [r7, #12]
 8004bac:	f000 fa52 	bl	8005054 <I2C_MasterRequestRead>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d001      	beq.n	8004bba <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e1c4      	b.n	8004f44 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d113      	bne.n	8004bea <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	623b      	str	r3, [r7, #32]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	695b      	ldr	r3, [r3, #20]
 8004bcc:	623b      	str	r3, [r7, #32]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	699b      	ldr	r3, [r3, #24]
 8004bd4:	623b      	str	r3, [r7, #32]
 8004bd6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004be6:	601a      	str	r2, [r3, #0]
 8004be8:	e198      	b.n	8004f1c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d11b      	bne.n	8004c2a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c00:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c02:	2300      	movs	r3, #0
 8004c04:	61fb      	str	r3, [r7, #28]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	695b      	ldr	r3, [r3, #20]
 8004c0c:	61fb      	str	r3, [r7, #28]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	699b      	ldr	r3, [r3, #24]
 8004c14:	61fb      	str	r3, [r7, #28]
 8004c16:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c26:	601a      	str	r2, [r3, #0]
 8004c28:	e178      	b.n	8004f1c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d11b      	bne.n	8004c6a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c40:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c50:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c52:	2300      	movs	r3, #0
 8004c54:	61bb      	str	r3, [r7, #24]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	61bb      	str	r3, [r7, #24]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	61bb      	str	r3, [r7, #24]
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	e158      	b.n	8004f1c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c78:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	617b      	str	r3, [r7, #20]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	695b      	ldr	r3, [r3, #20]
 8004c84:	617b      	str	r3, [r7, #20]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	699b      	ldr	r3, [r3, #24]
 8004c8c:	617b      	str	r3, [r7, #20]
 8004c8e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004c90:	e144      	b.n	8004f1c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c96:	2b03      	cmp	r3, #3
 8004c98:	f200 80f1 	bhi.w	8004e7e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d123      	bne.n	8004cec <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ca4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ca6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004ca8:	68f8      	ldr	r0, [r7, #12]
 8004caa:	f000 fc4b 	bl	8005544 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d001      	beq.n	8004cb8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e145      	b.n	8004f44 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	691a      	ldr	r2, [r3, #16]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc2:	b2d2      	uxtb	r2, r2
 8004cc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cca:	1c5a      	adds	r2, r3, #1
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	b29a      	uxth	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	b29a      	uxth	r2, r3
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004cea:	e117      	b.n	8004f1c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cf0:	2b02      	cmp	r3, #2
 8004cf2:	d14e      	bne.n	8004d92 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf6:	9300      	str	r3, [sp, #0]
 8004cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	4906      	ldr	r1, [pc, #24]	@ (8004d18 <HAL_I2C_Master_Receive+0x22c>)
 8004cfe:	68f8      	ldr	r0, [r7, #12]
 8004d00:	f000 fa76 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d008      	beq.n	8004d1c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e11a      	b.n	8004f44 <HAL_I2C_Master_Receive+0x458>
 8004d0e:	bf00      	nop
 8004d10:	00100002 	.word	0x00100002
 8004d14:	ffff0000 	.word	0xffff0000
 8004d18:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	691a      	ldr	r2, [r3, #16]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d36:	b2d2      	uxtb	r2, r2
 8004d38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d3e:	1c5a      	adds	r2, r3, #1
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d48:	3b01      	subs	r3, #1
 8004d4a:	b29a      	uxth	r2, r3
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	3b01      	subs	r3, #1
 8004d58:	b29a      	uxth	r2, r3
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	691a      	ldr	r2, [r3, #16]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d68:	b2d2      	uxtb	r2, r2
 8004d6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d70:	1c5a      	adds	r2, r3, #1
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	b29a      	uxth	r2, r3
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	b29a      	uxth	r2, r3
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004d90:	e0c4      	b.n	8004f1c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d94:	9300      	str	r3, [sp, #0]
 8004d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d98:	2200      	movs	r2, #0
 8004d9a:	496c      	ldr	r1, [pc, #432]	@ (8004f4c <HAL_I2C_Master_Receive+0x460>)
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f000 fa27 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d001      	beq.n	8004dac <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e0cb      	b.n	8004f44 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004dba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	691a      	ldr	r2, [r3, #16]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc6:	b2d2      	uxtb	r2, r2
 8004dc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dce:	1c5a      	adds	r2, r3, #1
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	b29a      	uxth	r2, r3
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	3b01      	subs	r3, #1
 8004de8:	b29a      	uxth	r2, r3
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df0:	9300      	str	r3, [sp, #0]
 8004df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004df4:	2200      	movs	r2, #0
 8004df6:	4955      	ldr	r1, [pc, #340]	@ (8004f4c <HAL_I2C_Master_Receive+0x460>)
 8004df8:	68f8      	ldr	r0, [r7, #12]
 8004dfa:	f000 f9f9 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d001      	beq.n	8004e08 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e09d      	b.n	8004f44 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	691a      	ldr	r2, [r3, #16]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e22:	b2d2      	uxtb	r2, r2
 8004e24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e2a:	1c5a      	adds	r2, r3, #1
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e34:	3b01      	subs	r3, #1
 8004e36:	b29a      	uxth	r2, r3
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	3b01      	subs	r3, #1
 8004e44:	b29a      	uxth	r2, r3
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	691a      	ldr	r2, [r3, #16]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e54:	b2d2      	uxtb	r2, r2
 8004e56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5c:	1c5a      	adds	r2, r3, #1
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e66:	3b01      	subs	r3, #1
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	3b01      	subs	r3, #1
 8004e76:	b29a      	uxth	r2, r3
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004e7c:	e04e      	b.n	8004f1c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e80:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004e82:	68f8      	ldr	r0, [r7, #12]
 8004e84:	f000 fb5e 	bl	8005544 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d001      	beq.n	8004e92 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e058      	b.n	8004f44 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	691a      	ldr	r2, [r3, #16]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9c:	b2d2      	uxtb	r2, r2
 8004e9e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea4:	1c5a      	adds	r2, r3, #1
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	b29a      	uxth	r2, r3
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	3b01      	subs	r3, #1
 8004ebe:	b29a      	uxth	r2, r3
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	695b      	ldr	r3, [r3, #20]
 8004eca:	f003 0304 	and.w	r3, r3, #4
 8004ece:	2b04      	cmp	r3, #4
 8004ed0:	d124      	bne.n	8004f1c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ed6:	2b03      	cmp	r3, #3
 8004ed8:	d107      	bne.n	8004eea <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ee8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	691a      	ldr	r2, [r3, #16]
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef4:	b2d2      	uxtb	r2, r2
 8004ef6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004efc:	1c5a      	adds	r2, r3, #1
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f06:	3b01      	subs	r3, #1
 8004f08:	b29a      	uxth	r2, r3
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	3b01      	subs	r3, #1
 8004f16:	b29a      	uxth	r2, r3
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	f47f aeb6 	bne.w	8004c92 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2220      	movs	r2, #32
 8004f2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	e000      	b.n	8004f44 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004f42:	2302      	movs	r3, #2
  }
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3728      	adds	r7, #40	@ 0x28
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	00010004 	.word	0x00010004

08004f50 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b088      	sub	sp, #32
 8004f54:	af02      	add	r7, sp, #8
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	607a      	str	r2, [r7, #4]
 8004f5a:	603b      	str	r3, [r7, #0]
 8004f5c:	460b      	mov	r3, r1
 8004f5e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f64:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	2b08      	cmp	r3, #8
 8004f6a:	d006      	beq.n	8004f7a <I2C_MasterRequestWrite+0x2a>
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d003      	beq.n	8004f7a <I2C_MasterRequestWrite+0x2a>
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004f78:	d108      	bne.n	8004f8c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f88:	601a      	str	r2, [r3, #0]
 8004f8a:	e00b      	b.n	8004fa4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f90:	2b12      	cmp	r3, #18
 8004f92:	d107      	bne.n	8004fa4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004fa2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	9300      	str	r3, [sp, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2200      	movs	r2, #0
 8004fac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004fb0:	68f8      	ldr	r0, [r7, #12]
 8004fb2:	f000 f91d 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d00d      	beq.n	8004fd8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fca:	d103      	bne.n	8004fd4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004fd2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004fd4:	2303      	movs	r3, #3
 8004fd6:	e035      	b.n	8005044 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004fe0:	d108      	bne.n	8004ff4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004fe2:	897b      	ldrh	r3, [r7, #10]
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004ff0:	611a      	str	r2, [r3, #16]
 8004ff2:	e01b      	b.n	800502c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004ff4:	897b      	ldrh	r3, [r7, #10]
 8004ff6:	11db      	asrs	r3, r3, #7
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	f003 0306 	and.w	r3, r3, #6
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	f063 030f 	orn	r3, r3, #15
 8005004:	b2da      	uxtb	r2, r3
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	490e      	ldr	r1, [pc, #56]	@ (800504c <I2C_MasterRequestWrite+0xfc>)
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f000 f966 	bl	80052e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d001      	beq.n	8005022 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e010      	b.n	8005044 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005022:	897b      	ldrh	r3, [r7, #10]
 8005024:	b2da      	uxtb	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	4907      	ldr	r1, [pc, #28]	@ (8005050 <I2C_MasterRequestWrite+0x100>)
 8005032:	68f8      	ldr	r0, [r7, #12]
 8005034:	f000 f956 	bl	80052e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d001      	beq.n	8005042 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e000      	b.n	8005044 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005042:	2300      	movs	r3, #0
}
 8005044:	4618      	mov	r0, r3
 8005046:	3718      	adds	r7, #24
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}
 800504c:	00010008 	.word	0x00010008
 8005050:	00010002 	.word	0x00010002

08005054 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b088      	sub	sp, #32
 8005058:	af02      	add	r7, sp, #8
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	607a      	str	r2, [r7, #4]
 800505e:	603b      	str	r3, [r7, #0]
 8005060:	460b      	mov	r3, r1
 8005062:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005068:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005078:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	2b08      	cmp	r3, #8
 800507e:	d006      	beq.n	800508e <I2C_MasterRequestRead+0x3a>
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	2b01      	cmp	r3, #1
 8005084:	d003      	beq.n	800508e <I2C_MasterRequestRead+0x3a>
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800508c:	d108      	bne.n	80050a0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800509c:	601a      	str	r2, [r3, #0]
 800509e:	e00b      	b.n	80050b8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050a4:	2b11      	cmp	r3, #17
 80050a6:	d107      	bne.n	80050b8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050b6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	9300      	str	r3, [sp, #0]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2200      	movs	r2, #0
 80050c0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80050c4:	68f8      	ldr	r0, [r7, #12]
 80050c6:	f000 f893 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 80050ca:	4603      	mov	r3, r0
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d00d      	beq.n	80050ec <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050de:	d103      	bne.n	80050e8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050e6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e079      	b.n	80051e0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050f4:	d108      	bne.n	8005108 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80050f6:	897b      	ldrh	r3, [r7, #10]
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	f043 0301 	orr.w	r3, r3, #1
 80050fe:	b2da      	uxtb	r2, r3
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	611a      	str	r2, [r3, #16]
 8005106:	e05f      	b.n	80051c8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005108:	897b      	ldrh	r3, [r7, #10]
 800510a:	11db      	asrs	r3, r3, #7
 800510c:	b2db      	uxtb	r3, r3
 800510e:	f003 0306 	and.w	r3, r3, #6
 8005112:	b2db      	uxtb	r3, r3
 8005114:	f063 030f 	orn	r3, r3, #15
 8005118:	b2da      	uxtb	r2, r3
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	4930      	ldr	r1, [pc, #192]	@ (80051e8 <I2C_MasterRequestRead+0x194>)
 8005126:	68f8      	ldr	r0, [r7, #12]
 8005128:	f000 f8dc 	bl	80052e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d001      	beq.n	8005136 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e054      	b.n	80051e0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005136:	897b      	ldrh	r3, [r7, #10]
 8005138:	b2da      	uxtb	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	4929      	ldr	r1, [pc, #164]	@ (80051ec <I2C_MasterRequestRead+0x198>)
 8005146:	68f8      	ldr	r0, [r7, #12]
 8005148:	f000 f8cc 	bl	80052e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800514c:	4603      	mov	r3, r0
 800514e:	2b00      	cmp	r3, #0
 8005150:	d001      	beq.n	8005156 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e044      	b.n	80051e0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005156:	2300      	movs	r3, #0
 8005158:	613b      	str	r3, [r7, #16]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	695b      	ldr	r3, [r3, #20]
 8005160:	613b      	str	r3, [r7, #16]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	699b      	ldr	r3, [r3, #24]
 8005168:	613b      	str	r3, [r7, #16]
 800516a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800517a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	9300      	str	r3, [sp, #0]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2200      	movs	r2, #0
 8005184:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005188:	68f8      	ldr	r0, [r7, #12]
 800518a:	f000 f831 	bl	80051f0 <I2C_WaitOnFlagUntilTimeout>
 800518e:	4603      	mov	r3, r0
 8005190:	2b00      	cmp	r3, #0
 8005192:	d00d      	beq.n	80051b0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800519e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051a2:	d103      	bne.n	80051ac <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80051aa:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e017      	b.n	80051e0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80051b0:	897b      	ldrh	r3, [r7, #10]
 80051b2:	11db      	asrs	r3, r3, #7
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	f003 0306 	and.w	r3, r3, #6
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	f063 030e 	orn	r3, r3, #14
 80051c0:	b2da      	uxtb	r2, r3
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	4907      	ldr	r1, [pc, #28]	@ (80051ec <I2C_MasterRequestRead+0x198>)
 80051ce:	68f8      	ldr	r0, [r7, #12]
 80051d0:	f000 f888 	bl	80052e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d001      	beq.n	80051de <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	e000      	b.n	80051e0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80051de:	2300      	movs	r3, #0
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3718      	adds	r7, #24
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	00010008 	.word	0x00010008
 80051ec:	00010002 	.word	0x00010002

080051f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	603b      	str	r3, [r7, #0]
 80051fc:	4613      	mov	r3, r2
 80051fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005200:	e048      	b.n	8005294 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005208:	d044      	beq.n	8005294 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800520a:	f7fd fe7f 	bl	8002f0c <HAL_GetTick>
 800520e:	4602      	mov	r2, r0
 8005210:	69bb      	ldr	r3, [r7, #24]
 8005212:	1ad3      	subs	r3, r2, r3
 8005214:	683a      	ldr	r2, [r7, #0]
 8005216:	429a      	cmp	r2, r3
 8005218:	d302      	bcc.n	8005220 <I2C_WaitOnFlagUntilTimeout+0x30>
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d139      	bne.n	8005294 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	0c1b      	lsrs	r3, r3, #16
 8005224:	b2db      	uxtb	r3, r3
 8005226:	2b01      	cmp	r3, #1
 8005228:	d10d      	bne.n	8005246 <I2C_WaitOnFlagUntilTimeout+0x56>
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	695b      	ldr	r3, [r3, #20]
 8005230:	43da      	mvns	r2, r3
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	4013      	ands	r3, r2
 8005236:	b29b      	uxth	r3, r3
 8005238:	2b00      	cmp	r3, #0
 800523a:	bf0c      	ite	eq
 800523c:	2301      	moveq	r3, #1
 800523e:	2300      	movne	r3, #0
 8005240:	b2db      	uxtb	r3, r3
 8005242:	461a      	mov	r2, r3
 8005244:	e00c      	b.n	8005260 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	699b      	ldr	r3, [r3, #24]
 800524c:	43da      	mvns	r2, r3
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	4013      	ands	r3, r2
 8005252:	b29b      	uxth	r3, r3
 8005254:	2b00      	cmp	r3, #0
 8005256:	bf0c      	ite	eq
 8005258:	2301      	moveq	r3, #1
 800525a:	2300      	movne	r3, #0
 800525c:	b2db      	uxtb	r3, r3
 800525e:	461a      	mov	r2, r3
 8005260:	79fb      	ldrb	r3, [r7, #7]
 8005262:	429a      	cmp	r2, r3
 8005264:	d116      	bne.n	8005294 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2200      	movs	r2, #0
 800526a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2220      	movs	r2, #32
 8005270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2200      	movs	r2, #0
 8005278:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005280:	f043 0220 	orr.w	r2, r3, #32
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2200      	movs	r2, #0
 800528c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e023      	b.n	80052dc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	0c1b      	lsrs	r3, r3, #16
 8005298:	b2db      	uxtb	r3, r3
 800529a:	2b01      	cmp	r3, #1
 800529c:	d10d      	bne.n	80052ba <I2C_WaitOnFlagUntilTimeout+0xca>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	695b      	ldr	r3, [r3, #20]
 80052a4:	43da      	mvns	r2, r3
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	4013      	ands	r3, r2
 80052aa:	b29b      	uxth	r3, r3
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	bf0c      	ite	eq
 80052b0:	2301      	moveq	r3, #1
 80052b2:	2300      	movne	r3, #0
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	461a      	mov	r2, r3
 80052b8:	e00c      	b.n	80052d4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	699b      	ldr	r3, [r3, #24]
 80052c0:	43da      	mvns	r2, r3
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	4013      	ands	r3, r2
 80052c6:	b29b      	uxth	r3, r3
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	bf0c      	ite	eq
 80052cc:	2301      	moveq	r3, #1
 80052ce:	2300      	movne	r3, #0
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	461a      	mov	r2, r3
 80052d4:	79fb      	ldrb	r3, [r7, #7]
 80052d6:	429a      	cmp	r2, r3
 80052d8:	d093      	beq.n	8005202 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052da:	2300      	movs	r3, #0
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3710      	adds	r7, #16
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}

080052e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b084      	sub	sp, #16
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	607a      	str	r2, [r7, #4]
 80052f0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80052f2:	e071      	b.n	80053d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	695b      	ldr	r3, [r3, #20]
 80052fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005302:	d123      	bne.n	800534c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005312:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800531c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2200      	movs	r2, #0
 8005322:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2220      	movs	r2, #32
 8005328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005338:	f043 0204 	orr.w	r2, r3, #4
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2200      	movs	r2, #0
 8005344:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	e067      	b.n	800541c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005352:	d041      	beq.n	80053d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005354:	f7fd fdda 	bl	8002f0c <HAL_GetTick>
 8005358:	4602      	mov	r2, r0
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	429a      	cmp	r2, r3
 8005362:	d302      	bcc.n	800536a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d136      	bne.n	80053d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	0c1b      	lsrs	r3, r3, #16
 800536e:	b2db      	uxtb	r3, r3
 8005370:	2b01      	cmp	r3, #1
 8005372:	d10c      	bne.n	800538e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	695b      	ldr	r3, [r3, #20]
 800537a:	43da      	mvns	r2, r3
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	4013      	ands	r3, r2
 8005380:	b29b      	uxth	r3, r3
 8005382:	2b00      	cmp	r3, #0
 8005384:	bf14      	ite	ne
 8005386:	2301      	movne	r3, #1
 8005388:	2300      	moveq	r3, #0
 800538a:	b2db      	uxtb	r3, r3
 800538c:	e00b      	b.n	80053a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	699b      	ldr	r3, [r3, #24]
 8005394:	43da      	mvns	r2, r3
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	4013      	ands	r3, r2
 800539a:	b29b      	uxth	r3, r3
 800539c:	2b00      	cmp	r3, #0
 800539e:	bf14      	ite	ne
 80053a0:	2301      	movne	r3, #1
 80053a2:	2300      	moveq	r3, #0
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d016      	beq.n	80053d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2200      	movs	r2, #0
 80053ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2220      	movs	r2, #32
 80053b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053c4:	f043 0220 	orr.w	r2, r3, #32
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e021      	b.n	800541c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	0c1b      	lsrs	r3, r3, #16
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d10c      	bne.n	80053fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	695b      	ldr	r3, [r3, #20]
 80053e8:	43da      	mvns	r2, r3
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	4013      	ands	r3, r2
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	bf14      	ite	ne
 80053f4:	2301      	movne	r3, #1
 80053f6:	2300      	moveq	r3, #0
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	e00b      	b.n	8005414 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	699b      	ldr	r3, [r3, #24]
 8005402:	43da      	mvns	r2, r3
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	4013      	ands	r3, r2
 8005408:	b29b      	uxth	r3, r3
 800540a:	2b00      	cmp	r3, #0
 800540c:	bf14      	ite	ne
 800540e:	2301      	movne	r3, #1
 8005410:	2300      	moveq	r3, #0
 8005412:	b2db      	uxtb	r3, r3
 8005414:	2b00      	cmp	r3, #0
 8005416:	f47f af6d 	bne.w	80052f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800541a:	2300      	movs	r3, #0
}
 800541c:	4618      	mov	r0, r3
 800541e:	3710      	adds	r7, #16
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}

08005424 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b084      	sub	sp, #16
 8005428:	af00      	add	r7, sp, #0
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	60b9      	str	r1, [r7, #8]
 800542e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005430:	e034      	b.n	800549c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005432:	68f8      	ldr	r0, [r7, #12]
 8005434:	f000 f8e3 	bl	80055fe <I2C_IsAcknowledgeFailed>
 8005438:	4603      	mov	r3, r0
 800543a:	2b00      	cmp	r3, #0
 800543c:	d001      	beq.n	8005442 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	e034      	b.n	80054ac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005448:	d028      	beq.n	800549c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800544a:	f7fd fd5f 	bl	8002f0c <HAL_GetTick>
 800544e:	4602      	mov	r2, r0
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	1ad3      	subs	r3, r2, r3
 8005454:	68ba      	ldr	r2, [r7, #8]
 8005456:	429a      	cmp	r2, r3
 8005458:	d302      	bcc.n	8005460 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d11d      	bne.n	800549c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	695b      	ldr	r3, [r3, #20]
 8005466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800546a:	2b80      	cmp	r3, #128	@ 0x80
 800546c:	d016      	beq.n	800549c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2200      	movs	r2, #0
 8005472:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2220      	movs	r2, #32
 8005478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005488:	f043 0220 	orr.w	r2, r3, #32
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2200      	movs	r2, #0
 8005494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e007      	b.n	80054ac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	695b      	ldr	r3, [r3, #20]
 80054a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054a6:	2b80      	cmp	r3, #128	@ 0x80
 80054a8:	d1c3      	bne.n	8005432 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3710      	adds	r7, #16
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	60b9      	str	r1, [r7, #8]
 80054be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80054c0:	e034      	b.n	800552c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80054c2:	68f8      	ldr	r0, [r7, #12]
 80054c4:	f000 f89b 	bl	80055fe <I2C_IsAcknowledgeFailed>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d001      	beq.n	80054d2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e034      	b.n	800553c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054d8:	d028      	beq.n	800552c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054da:	f7fd fd17 	bl	8002f0c <HAL_GetTick>
 80054de:	4602      	mov	r2, r0
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	68ba      	ldr	r2, [r7, #8]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d302      	bcc.n	80054f0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d11d      	bne.n	800552c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	695b      	ldr	r3, [r3, #20]
 80054f6:	f003 0304 	and.w	r3, r3, #4
 80054fa:	2b04      	cmp	r3, #4
 80054fc:	d016      	beq.n	800552c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2200      	movs	r2, #0
 8005502:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2220      	movs	r2, #32
 8005508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2200      	movs	r2, #0
 8005510:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005518:	f043 0220 	orr.w	r2, r3, #32
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2200      	movs	r2, #0
 8005524:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	e007      	b.n	800553c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	695b      	ldr	r3, [r3, #20]
 8005532:	f003 0304 	and.w	r3, r3, #4
 8005536:	2b04      	cmp	r3, #4
 8005538:	d1c3      	bne.n	80054c2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800553a:	2300      	movs	r3, #0
}
 800553c:	4618      	mov	r0, r3
 800553e:	3710      	adds	r7, #16
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}

08005544 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b084      	sub	sp, #16
 8005548:	af00      	add	r7, sp, #0
 800554a:	60f8      	str	r0, [r7, #12]
 800554c:	60b9      	str	r1, [r7, #8]
 800554e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005550:	e049      	b.n	80055e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	695b      	ldr	r3, [r3, #20]
 8005558:	f003 0310 	and.w	r3, r3, #16
 800555c:	2b10      	cmp	r3, #16
 800555e:	d119      	bne.n	8005594 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f06f 0210 	mvn.w	r2, #16
 8005568:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2200      	movs	r2, #0
 800556e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2220      	movs	r2, #32
 8005574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2200      	movs	r2, #0
 800557c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2200      	movs	r2, #0
 800558c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	e030      	b.n	80055f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005594:	f7fd fcba 	bl	8002f0c <HAL_GetTick>
 8005598:	4602      	mov	r2, r0
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	1ad3      	subs	r3, r2, r3
 800559e:	68ba      	ldr	r2, [r7, #8]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d302      	bcc.n	80055aa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d11d      	bne.n	80055e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	695b      	ldr	r3, [r3, #20]
 80055b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055b4:	2b40      	cmp	r3, #64	@ 0x40
 80055b6:	d016      	beq.n	80055e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2200      	movs	r2, #0
 80055bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2220      	movs	r2, #32
 80055c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d2:	f043 0220 	orr.w	r2, r3, #32
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2200      	movs	r2, #0
 80055de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e007      	b.n	80055f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	695b      	ldr	r3, [r3, #20]
 80055ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055f0:	2b40      	cmp	r3, #64	@ 0x40
 80055f2:	d1ae      	bne.n	8005552 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3710      	adds	r7, #16
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}

080055fe <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80055fe:	b480      	push	{r7}
 8005600:	b083      	sub	sp, #12
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	695b      	ldr	r3, [r3, #20]
 800560c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005610:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005614:	d11b      	bne.n	800564e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800561e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2200      	movs	r2, #0
 8005624:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2220      	movs	r2, #32
 800562a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800563a:	f043 0204 	orr.w	r2, r3, #4
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	e000      	b.n	8005650 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800564e:	2300      	movs	r3, #0
}
 8005650:	4618      	mov	r0, r3
 8005652:	370c      	adds	r7, #12
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr

0800565c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b086      	sub	sp, #24
 8005660:	af02      	add	r7, sp, #8
 8005662:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d101      	bne.n	800566e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e101      	b.n	8005872 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800567a:	b2db      	uxtb	r3, r3
 800567c:	2b00      	cmp	r3, #0
 800567e:	d106      	bne.n	800568e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f7fd fb63 	bl	8002d54 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2203      	movs	r2, #3
 8005692:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800569c:	d102      	bne.n	80056a4 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2200      	movs	r2, #0
 80056a2:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4618      	mov	r0, r3
 80056aa:	f001 fd7f 	bl	80071ac <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6818      	ldr	r0, [r3, #0]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	7c1a      	ldrb	r2, [r3, #16]
 80056b6:	f88d 2000 	strb.w	r2, [sp]
 80056ba:	3304      	adds	r3, #4
 80056bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80056be:	f001 fd11 	bl	80070e4 <USB_CoreInit>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d005      	beq.n	80056d4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2202      	movs	r2, #2
 80056cc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e0ce      	b.n	8005872 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	2100      	movs	r1, #0
 80056da:	4618      	mov	r0, r3
 80056dc:	f001 fd77 	bl	80071ce <USB_SetCurrentMode>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d005      	beq.n	80056f2 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2202      	movs	r2, #2
 80056ea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	e0bf      	b.n	8005872 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80056f2:	2300      	movs	r3, #0
 80056f4:	73fb      	strb	r3, [r7, #15]
 80056f6:	e04a      	b.n	800578e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80056f8:	7bfa      	ldrb	r2, [r7, #15]
 80056fa:	6879      	ldr	r1, [r7, #4]
 80056fc:	4613      	mov	r3, r2
 80056fe:	00db      	lsls	r3, r3, #3
 8005700:	4413      	add	r3, r2
 8005702:	009b      	lsls	r3, r3, #2
 8005704:	440b      	add	r3, r1
 8005706:	3315      	adds	r3, #21
 8005708:	2201      	movs	r2, #1
 800570a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800570c:	7bfa      	ldrb	r2, [r7, #15]
 800570e:	6879      	ldr	r1, [r7, #4]
 8005710:	4613      	mov	r3, r2
 8005712:	00db      	lsls	r3, r3, #3
 8005714:	4413      	add	r3, r2
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	440b      	add	r3, r1
 800571a:	3314      	adds	r3, #20
 800571c:	7bfa      	ldrb	r2, [r7, #15]
 800571e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005720:	7bfa      	ldrb	r2, [r7, #15]
 8005722:	7bfb      	ldrb	r3, [r7, #15]
 8005724:	b298      	uxth	r0, r3
 8005726:	6879      	ldr	r1, [r7, #4]
 8005728:	4613      	mov	r3, r2
 800572a:	00db      	lsls	r3, r3, #3
 800572c:	4413      	add	r3, r2
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	440b      	add	r3, r1
 8005732:	332e      	adds	r3, #46	@ 0x2e
 8005734:	4602      	mov	r2, r0
 8005736:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005738:	7bfa      	ldrb	r2, [r7, #15]
 800573a:	6879      	ldr	r1, [r7, #4]
 800573c:	4613      	mov	r3, r2
 800573e:	00db      	lsls	r3, r3, #3
 8005740:	4413      	add	r3, r2
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	440b      	add	r3, r1
 8005746:	3318      	adds	r3, #24
 8005748:	2200      	movs	r2, #0
 800574a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800574c:	7bfa      	ldrb	r2, [r7, #15]
 800574e:	6879      	ldr	r1, [r7, #4]
 8005750:	4613      	mov	r3, r2
 8005752:	00db      	lsls	r3, r3, #3
 8005754:	4413      	add	r3, r2
 8005756:	009b      	lsls	r3, r3, #2
 8005758:	440b      	add	r3, r1
 800575a:	331c      	adds	r3, #28
 800575c:	2200      	movs	r2, #0
 800575e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005760:	7bfa      	ldrb	r2, [r7, #15]
 8005762:	6879      	ldr	r1, [r7, #4]
 8005764:	4613      	mov	r3, r2
 8005766:	00db      	lsls	r3, r3, #3
 8005768:	4413      	add	r3, r2
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	440b      	add	r3, r1
 800576e:	3320      	adds	r3, #32
 8005770:	2200      	movs	r2, #0
 8005772:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005774:	7bfa      	ldrb	r2, [r7, #15]
 8005776:	6879      	ldr	r1, [r7, #4]
 8005778:	4613      	mov	r3, r2
 800577a:	00db      	lsls	r3, r3, #3
 800577c:	4413      	add	r3, r2
 800577e:	009b      	lsls	r3, r3, #2
 8005780:	440b      	add	r3, r1
 8005782:	3324      	adds	r3, #36	@ 0x24
 8005784:	2200      	movs	r2, #0
 8005786:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005788:	7bfb      	ldrb	r3, [r7, #15]
 800578a:	3301      	adds	r3, #1
 800578c:	73fb      	strb	r3, [r7, #15]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	791b      	ldrb	r3, [r3, #4]
 8005792:	7bfa      	ldrb	r2, [r7, #15]
 8005794:	429a      	cmp	r2, r3
 8005796:	d3af      	bcc.n	80056f8 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005798:	2300      	movs	r3, #0
 800579a:	73fb      	strb	r3, [r7, #15]
 800579c:	e044      	b.n	8005828 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800579e:	7bfa      	ldrb	r2, [r7, #15]
 80057a0:	6879      	ldr	r1, [r7, #4]
 80057a2:	4613      	mov	r3, r2
 80057a4:	00db      	lsls	r3, r3, #3
 80057a6:	4413      	add	r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	440b      	add	r3, r1
 80057ac:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80057b0:	2200      	movs	r2, #0
 80057b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80057b4:	7bfa      	ldrb	r2, [r7, #15]
 80057b6:	6879      	ldr	r1, [r7, #4]
 80057b8:	4613      	mov	r3, r2
 80057ba:	00db      	lsls	r3, r3, #3
 80057bc:	4413      	add	r3, r2
 80057be:	009b      	lsls	r3, r3, #2
 80057c0:	440b      	add	r3, r1
 80057c2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80057c6:	7bfa      	ldrb	r2, [r7, #15]
 80057c8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80057ca:	7bfa      	ldrb	r2, [r7, #15]
 80057cc:	6879      	ldr	r1, [r7, #4]
 80057ce:	4613      	mov	r3, r2
 80057d0:	00db      	lsls	r3, r3, #3
 80057d2:	4413      	add	r3, r2
 80057d4:	009b      	lsls	r3, r3, #2
 80057d6:	440b      	add	r3, r1
 80057d8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80057dc:	2200      	movs	r2, #0
 80057de:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80057e0:	7bfa      	ldrb	r2, [r7, #15]
 80057e2:	6879      	ldr	r1, [r7, #4]
 80057e4:	4613      	mov	r3, r2
 80057e6:	00db      	lsls	r3, r3, #3
 80057e8:	4413      	add	r3, r2
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	440b      	add	r3, r1
 80057ee:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80057f2:	2200      	movs	r2, #0
 80057f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80057f6:	7bfa      	ldrb	r2, [r7, #15]
 80057f8:	6879      	ldr	r1, [r7, #4]
 80057fa:	4613      	mov	r3, r2
 80057fc:	00db      	lsls	r3, r3, #3
 80057fe:	4413      	add	r3, r2
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	440b      	add	r3, r1
 8005804:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005808:	2200      	movs	r2, #0
 800580a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800580c:	7bfa      	ldrb	r2, [r7, #15]
 800580e:	6879      	ldr	r1, [r7, #4]
 8005810:	4613      	mov	r3, r2
 8005812:	00db      	lsls	r3, r3, #3
 8005814:	4413      	add	r3, r2
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	440b      	add	r3, r1
 800581a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800581e:	2200      	movs	r2, #0
 8005820:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005822:	7bfb      	ldrb	r3, [r7, #15]
 8005824:	3301      	adds	r3, #1
 8005826:	73fb      	strb	r3, [r7, #15]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	791b      	ldrb	r3, [r3, #4]
 800582c:	7bfa      	ldrb	r2, [r7, #15]
 800582e:	429a      	cmp	r2, r3
 8005830:	d3b5      	bcc.n	800579e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6818      	ldr	r0, [r3, #0]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	7c1a      	ldrb	r2, [r3, #16]
 800583a:	f88d 2000 	strb.w	r2, [sp]
 800583e:	3304      	adds	r3, #4
 8005840:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005842:	f001 fd11 	bl	8007268 <USB_DevInit>
 8005846:	4603      	mov	r3, r0
 8005848:	2b00      	cmp	r3, #0
 800584a:	d005      	beq.n	8005858 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2202      	movs	r2, #2
 8005850:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e00c      	b.n	8005872 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2200      	movs	r2, #0
 800585c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2201      	movs	r2, #1
 8005862:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4618      	mov	r0, r3
 800586c:	f001 fed9 	bl	8007622 <USB_DevDisconnect>

  return HAL_OK;
 8005870:	2300      	movs	r3, #0
}
 8005872:	4618      	mov	r0, r3
 8005874:	3710      	adds	r7, #16
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
	...

0800587c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b086      	sub	sp, #24
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d101      	bne.n	800588e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e267      	b.n	8005d5e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 0301 	and.w	r3, r3, #1
 8005896:	2b00      	cmp	r3, #0
 8005898:	d075      	beq.n	8005986 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800589a:	4b88      	ldr	r3, [pc, #544]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	f003 030c 	and.w	r3, r3, #12
 80058a2:	2b04      	cmp	r3, #4
 80058a4:	d00c      	beq.n	80058c0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058a6:	4b85      	ldr	r3, [pc, #532]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80058ae:	2b08      	cmp	r3, #8
 80058b0:	d112      	bne.n	80058d8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058b2:	4b82      	ldr	r3, [pc, #520]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058be:	d10b      	bne.n	80058d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058c0:	4b7e      	ldr	r3, [pc, #504]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d05b      	beq.n	8005984 <HAL_RCC_OscConfig+0x108>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d157      	bne.n	8005984 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	e242      	b.n	8005d5e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058e0:	d106      	bne.n	80058f0 <HAL_RCC_OscConfig+0x74>
 80058e2:	4b76      	ldr	r3, [pc, #472]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a75      	ldr	r2, [pc, #468]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 80058e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058ec:	6013      	str	r3, [r2, #0]
 80058ee:	e01d      	b.n	800592c <HAL_RCC_OscConfig+0xb0>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80058f8:	d10c      	bne.n	8005914 <HAL_RCC_OscConfig+0x98>
 80058fa:	4b70      	ldr	r3, [pc, #448]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a6f      	ldr	r2, [pc, #444]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 8005900:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005904:	6013      	str	r3, [r2, #0]
 8005906:	4b6d      	ldr	r3, [pc, #436]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a6c      	ldr	r2, [pc, #432]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 800590c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005910:	6013      	str	r3, [r2, #0]
 8005912:	e00b      	b.n	800592c <HAL_RCC_OscConfig+0xb0>
 8005914:	4b69      	ldr	r3, [pc, #420]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a68      	ldr	r2, [pc, #416]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 800591a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800591e:	6013      	str	r3, [r2, #0]
 8005920:	4b66      	ldr	r3, [pc, #408]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a65      	ldr	r2, [pc, #404]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 8005926:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800592a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d013      	beq.n	800595c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005934:	f7fd faea 	bl	8002f0c <HAL_GetTick>
 8005938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800593a:	e008      	b.n	800594e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800593c:	f7fd fae6 	bl	8002f0c <HAL_GetTick>
 8005940:	4602      	mov	r2, r0
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	1ad3      	subs	r3, r2, r3
 8005946:	2b64      	cmp	r3, #100	@ 0x64
 8005948:	d901      	bls.n	800594e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800594a:	2303      	movs	r3, #3
 800594c:	e207      	b.n	8005d5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800594e:	4b5b      	ldr	r3, [pc, #364]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005956:	2b00      	cmp	r3, #0
 8005958:	d0f0      	beq.n	800593c <HAL_RCC_OscConfig+0xc0>
 800595a:	e014      	b.n	8005986 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800595c:	f7fd fad6 	bl	8002f0c <HAL_GetTick>
 8005960:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005962:	e008      	b.n	8005976 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005964:	f7fd fad2 	bl	8002f0c <HAL_GetTick>
 8005968:	4602      	mov	r2, r0
 800596a:	693b      	ldr	r3, [r7, #16]
 800596c:	1ad3      	subs	r3, r2, r3
 800596e:	2b64      	cmp	r3, #100	@ 0x64
 8005970:	d901      	bls.n	8005976 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005972:	2303      	movs	r3, #3
 8005974:	e1f3      	b.n	8005d5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005976:	4b51      	ldr	r3, [pc, #324]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800597e:	2b00      	cmp	r3, #0
 8005980:	d1f0      	bne.n	8005964 <HAL_RCC_OscConfig+0xe8>
 8005982:	e000      	b.n	8005986 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005984:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f003 0302 	and.w	r3, r3, #2
 800598e:	2b00      	cmp	r3, #0
 8005990:	d063      	beq.n	8005a5a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005992:	4b4a      	ldr	r3, [pc, #296]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	f003 030c 	and.w	r3, r3, #12
 800599a:	2b00      	cmp	r3, #0
 800599c:	d00b      	beq.n	80059b6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800599e:	4b47      	ldr	r3, [pc, #284]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80059a6:	2b08      	cmp	r3, #8
 80059a8:	d11c      	bne.n	80059e4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059aa:	4b44      	ldr	r3, [pc, #272]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d116      	bne.n	80059e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059b6:	4b41      	ldr	r3, [pc, #260]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f003 0302 	and.w	r3, r3, #2
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d005      	beq.n	80059ce <HAL_RCC_OscConfig+0x152>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d001      	beq.n	80059ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80059ca:	2301      	movs	r3, #1
 80059cc:	e1c7      	b.n	8005d5e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059ce:	4b3b      	ldr	r3, [pc, #236]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	691b      	ldr	r3, [r3, #16]
 80059da:	00db      	lsls	r3, r3, #3
 80059dc:	4937      	ldr	r1, [pc, #220]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 80059de:	4313      	orrs	r3, r2
 80059e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059e2:	e03a      	b.n	8005a5a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d020      	beq.n	8005a2e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059ec:	4b34      	ldr	r3, [pc, #208]	@ (8005ac0 <HAL_RCC_OscConfig+0x244>)
 80059ee:	2201      	movs	r2, #1
 80059f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059f2:	f7fd fa8b 	bl	8002f0c <HAL_GetTick>
 80059f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059f8:	e008      	b.n	8005a0c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059fa:	f7fd fa87 	bl	8002f0c <HAL_GetTick>
 80059fe:	4602      	mov	r2, r0
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	1ad3      	subs	r3, r2, r3
 8005a04:	2b02      	cmp	r3, #2
 8005a06:	d901      	bls.n	8005a0c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	e1a8      	b.n	8005d5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a0c:	4b2b      	ldr	r3, [pc, #172]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f003 0302 	and.w	r3, r3, #2
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d0f0      	beq.n	80059fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a18:	4b28      	ldr	r3, [pc, #160]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	691b      	ldr	r3, [r3, #16]
 8005a24:	00db      	lsls	r3, r3, #3
 8005a26:	4925      	ldr	r1, [pc, #148]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	600b      	str	r3, [r1, #0]
 8005a2c:	e015      	b.n	8005a5a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a2e:	4b24      	ldr	r3, [pc, #144]	@ (8005ac0 <HAL_RCC_OscConfig+0x244>)
 8005a30:	2200      	movs	r2, #0
 8005a32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a34:	f7fd fa6a 	bl	8002f0c <HAL_GetTick>
 8005a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a3a:	e008      	b.n	8005a4e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a3c:	f7fd fa66 	bl	8002f0c <HAL_GetTick>
 8005a40:	4602      	mov	r2, r0
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	1ad3      	subs	r3, r2, r3
 8005a46:	2b02      	cmp	r3, #2
 8005a48:	d901      	bls.n	8005a4e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005a4a:	2303      	movs	r3, #3
 8005a4c:	e187      	b.n	8005d5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a4e:	4b1b      	ldr	r3, [pc, #108]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f003 0302 	and.w	r3, r3, #2
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d1f0      	bne.n	8005a3c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 0308 	and.w	r3, r3, #8
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d036      	beq.n	8005ad4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	695b      	ldr	r3, [r3, #20]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d016      	beq.n	8005a9c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a6e:	4b15      	ldr	r3, [pc, #84]	@ (8005ac4 <HAL_RCC_OscConfig+0x248>)
 8005a70:	2201      	movs	r2, #1
 8005a72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a74:	f7fd fa4a 	bl	8002f0c <HAL_GetTick>
 8005a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a7a:	e008      	b.n	8005a8e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a7c:	f7fd fa46 	bl	8002f0c <HAL_GetTick>
 8005a80:	4602      	mov	r2, r0
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	1ad3      	subs	r3, r2, r3
 8005a86:	2b02      	cmp	r3, #2
 8005a88:	d901      	bls.n	8005a8e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	e167      	b.n	8005d5e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8005abc <HAL_RCC_OscConfig+0x240>)
 8005a90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a92:	f003 0302 	and.w	r3, r3, #2
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d0f0      	beq.n	8005a7c <HAL_RCC_OscConfig+0x200>
 8005a9a:	e01b      	b.n	8005ad4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a9c:	4b09      	ldr	r3, [pc, #36]	@ (8005ac4 <HAL_RCC_OscConfig+0x248>)
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005aa2:	f7fd fa33 	bl	8002f0c <HAL_GetTick>
 8005aa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005aa8:	e00e      	b.n	8005ac8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005aaa:	f7fd fa2f 	bl	8002f0c <HAL_GetTick>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	1ad3      	subs	r3, r2, r3
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d907      	bls.n	8005ac8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005ab8:	2303      	movs	r3, #3
 8005aba:	e150      	b.n	8005d5e <HAL_RCC_OscConfig+0x4e2>
 8005abc:	40023800 	.word	0x40023800
 8005ac0:	42470000 	.word	0x42470000
 8005ac4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ac8:	4b88      	ldr	r3, [pc, #544]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005aca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005acc:	f003 0302 	and.w	r3, r3, #2
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d1ea      	bne.n	8005aaa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f003 0304 	and.w	r3, r3, #4
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	f000 8097 	beq.w	8005c10 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ae6:	4b81      	ldr	r3, [pc, #516]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d10f      	bne.n	8005b12 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005af2:	2300      	movs	r3, #0
 8005af4:	60bb      	str	r3, [r7, #8]
 8005af6:	4b7d      	ldr	r3, [pc, #500]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005afa:	4a7c      	ldr	r2, [pc, #496]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005afc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b00:	6413      	str	r3, [r2, #64]	@ 0x40
 8005b02:	4b7a      	ldr	r3, [pc, #488]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b0a:	60bb      	str	r3, [r7, #8]
 8005b0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b12:	4b77      	ldr	r3, [pc, #476]	@ (8005cf0 <HAL_RCC_OscConfig+0x474>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d118      	bne.n	8005b50 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b1e:	4b74      	ldr	r3, [pc, #464]	@ (8005cf0 <HAL_RCC_OscConfig+0x474>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a73      	ldr	r2, [pc, #460]	@ (8005cf0 <HAL_RCC_OscConfig+0x474>)
 8005b24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b2a:	f7fd f9ef 	bl	8002f0c <HAL_GetTick>
 8005b2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b30:	e008      	b.n	8005b44 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b32:	f7fd f9eb 	bl	8002f0c <HAL_GetTick>
 8005b36:	4602      	mov	r2, r0
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	1ad3      	subs	r3, r2, r3
 8005b3c:	2b02      	cmp	r3, #2
 8005b3e:	d901      	bls.n	8005b44 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005b40:	2303      	movs	r3, #3
 8005b42:	e10c      	b.n	8005d5e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b44:	4b6a      	ldr	r3, [pc, #424]	@ (8005cf0 <HAL_RCC_OscConfig+0x474>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d0f0      	beq.n	8005b32 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d106      	bne.n	8005b66 <HAL_RCC_OscConfig+0x2ea>
 8005b58:	4b64      	ldr	r3, [pc, #400]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005b5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b5c:	4a63      	ldr	r2, [pc, #396]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005b5e:	f043 0301 	orr.w	r3, r3, #1
 8005b62:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b64:	e01c      	b.n	8005ba0 <HAL_RCC_OscConfig+0x324>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	2b05      	cmp	r3, #5
 8005b6c:	d10c      	bne.n	8005b88 <HAL_RCC_OscConfig+0x30c>
 8005b6e:	4b5f      	ldr	r3, [pc, #380]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b72:	4a5e      	ldr	r2, [pc, #376]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005b74:	f043 0304 	orr.w	r3, r3, #4
 8005b78:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b7a:	4b5c      	ldr	r3, [pc, #368]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005b7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b7e:	4a5b      	ldr	r2, [pc, #364]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005b80:	f043 0301 	orr.w	r3, r3, #1
 8005b84:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b86:	e00b      	b.n	8005ba0 <HAL_RCC_OscConfig+0x324>
 8005b88:	4b58      	ldr	r3, [pc, #352]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005b8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b8c:	4a57      	ldr	r2, [pc, #348]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005b8e:	f023 0301 	bic.w	r3, r3, #1
 8005b92:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b94:	4b55      	ldr	r3, [pc, #340]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005b96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b98:	4a54      	ldr	r2, [pc, #336]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005b9a:	f023 0304 	bic.w	r3, r3, #4
 8005b9e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d015      	beq.n	8005bd4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ba8:	f7fd f9b0 	bl	8002f0c <HAL_GetTick>
 8005bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bae:	e00a      	b.n	8005bc6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bb0:	f7fd f9ac 	bl	8002f0c <HAL_GetTick>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d901      	bls.n	8005bc6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005bc2:	2303      	movs	r3, #3
 8005bc4:	e0cb      	b.n	8005d5e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bc6:	4b49      	ldr	r3, [pc, #292]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bca:	f003 0302 	and.w	r3, r3, #2
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d0ee      	beq.n	8005bb0 <HAL_RCC_OscConfig+0x334>
 8005bd2:	e014      	b.n	8005bfe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bd4:	f7fd f99a 	bl	8002f0c <HAL_GetTick>
 8005bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bda:	e00a      	b.n	8005bf2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bdc:	f7fd f996 	bl	8002f0c <HAL_GetTick>
 8005be0:	4602      	mov	r2, r0
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	1ad3      	subs	r3, r2, r3
 8005be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d901      	bls.n	8005bf2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005bee:	2303      	movs	r3, #3
 8005bf0:	e0b5      	b.n	8005d5e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bf2:	4b3e      	ldr	r3, [pc, #248]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005bf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bf6:	f003 0302 	and.w	r3, r3, #2
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d1ee      	bne.n	8005bdc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005bfe:	7dfb      	ldrb	r3, [r7, #23]
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d105      	bne.n	8005c10 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c04:	4b39      	ldr	r3, [pc, #228]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c08:	4a38      	ldr	r2, [pc, #224]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005c0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c0e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	699b      	ldr	r3, [r3, #24]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	f000 80a1 	beq.w	8005d5c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c1a:	4b34      	ldr	r3, [pc, #208]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005c1c:	689b      	ldr	r3, [r3, #8]
 8005c1e:	f003 030c 	and.w	r3, r3, #12
 8005c22:	2b08      	cmp	r3, #8
 8005c24:	d05c      	beq.n	8005ce0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	699b      	ldr	r3, [r3, #24]
 8005c2a:	2b02      	cmp	r3, #2
 8005c2c:	d141      	bne.n	8005cb2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c2e:	4b31      	ldr	r3, [pc, #196]	@ (8005cf4 <HAL_RCC_OscConfig+0x478>)
 8005c30:	2200      	movs	r2, #0
 8005c32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c34:	f7fd f96a 	bl	8002f0c <HAL_GetTick>
 8005c38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c3a:	e008      	b.n	8005c4e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c3c:	f7fd f966 	bl	8002f0c <HAL_GetTick>
 8005c40:	4602      	mov	r2, r0
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d901      	bls.n	8005c4e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005c4a:	2303      	movs	r3, #3
 8005c4c:	e087      	b.n	8005d5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c4e:	4b27      	ldr	r3, [pc, #156]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d1f0      	bne.n	8005c3c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	69da      	ldr	r2, [r3, #28]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a1b      	ldr	r3, [r3, #32]
 8005c62:	431a      	orrs	r2, r3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c68:	019b      	lsls	r3, r3, #6
 8005c6a:	431a      	orrs	r2, r3
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c70:	085b      	lsrs	r3, r3, #1
 8005c72:	3b01      	subs	r3, #1
 8005c74:	041b      	lsls	r3, r3, #16
 8005c76:	431a      	orrs	r2, r3
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c7c:	061b      	lsls	r3, r3, #24
 8005c7e:	491b      	ldr	r1, [pc, #108]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005c80:	4313      	orrs	r3, r2
 8005c82:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c84:	4b1b      	ldr	r3, [pc, #108]	@ (8005cf4 <HAL_RCC_OscConfig+0x478>)
 8005c86:	2201      	movs	r2, #1
 8005c88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c8a:	f7fd f93f 	bl	8002f0c <HAL_GetTick>
 8005c8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c90:	e008      	b.n	8005ca4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c92:	f7fd f93b 	bl	8002f0c <HAL_GetTick>
 8005c96:	4602      	mov	r2, r0
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	1ad3      	subs	r3, r2, r3
 8005c9c:	2b02      	cmp	r3, #2
 8005c9e:	d901      	bls.n	8005ca4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005ca0:	2303      	movs	r3, #3
 8005ca2:	e05c      	b.n	8005d5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ca4:	4b11      	ldr	r3, [pc, #68]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d0f0      	beq.n	8005c92 <HAL_RCC_OscConfig+0x416>
 8005cb0:	e054      	b.n	8005d5c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cb2:	4b10      	ldr	r3, [pc, #64]	@ (8005cf4 <HAL_RCC_OscConfig+0x478>)
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cb8:	f7fd f928 	bl	8002f0c <HAL_GetTick>
 8005cbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cbe:	e008      	b.n	8005cd2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cc0:	f7fd f924 	bl	8002f0c <HAL_GetTick>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	1ad3      	subs	r3, r2, r3
 8005cca:	2b02      	cmp	r3, #2
 8005ccc:	d901      	bls.n	8005cd2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005cce:	2303      	movs	r3, #3
 8005cd0:	e045      	b.n	8005d5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cd2:	4b06      	ldr	r3, [pc, #24]	@ (8005cec <HAL_RCC_OscConfig+0x470>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d1f0      	bne.n	8005cc0 <HAL_RCC_OscConfig+0x444>
 8005cde:	e03d      	b.n	8005d5c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	699b      	ldr	r3, [r3, #24]
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d107      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e038      	b.n	8005d5e <HAL_RCC_OscConfig+0x4e2>
 8005cec:	40023800 	.word	0x40023800
 8005cf0:	40007000 	.word	0x40007000
 8005cf4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8005d68 <HAL_RCC_OscConfig+0x4ec>)
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	699b      	ldr	r3, [r3, #24]
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d028      	beq.n	8005d58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d10:	429a      	cmp	r2, r3
 8005d12:	d121      	bne.n	8005d58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	d11a      	bne.n	8005d58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d22:	68fa      	ldr	r2, [r7, #12]
 8005d24:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005d28:	4013      	ands	r3, r2
 8005d2a:	687a      	ldr	r2, [r7, #4]
 8005d2c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005d2e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d111      	bne.n	8005d58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d3e:	085b      	lsrs	r3, r3, #1
 8005d40:	3b01      	subs	r3, #1
 8005d42:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d107      	bne.n	8005d58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d52:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d54:	429a      	cmp	r2, r3
 8005d56:	d001      	beq.n	8005d5c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005d58:	2301      	movs	r3, #1
 8005d5a:	e000      	b.n	8005d5e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005d5c:	2300      	movs	r3, #0
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3718      	adds	r7, #24
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
 8005d66:	bf00      	nop
 8005d68:	40023800 	.word	0x40023800

08005d6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b084      	sub	sp, #16
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
 8005d74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d101      	bne.n	8005d80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e0cc      	b.n	8005f1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d80:	4b68      	ldr	r3, [pc, #416]	@ (8005f24 <HAL_RCC_ClockConfig+0x1b8>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f003 0307 	and.w	r3, r3, #7
 8005d88:	683a      	ldr	r2, [r7, #0]
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	d90c      	bls.n	8005da8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d8e:	4b65      	ldr	r3, [pc, #404]	@ (8005f24 <HAL_RCC_ClockConfig+0x1b8>)
 8005d90:	683a      	ldr	r2, [r7, #0]
 8005d92:	b2d2      	uxtb	r2, r2
 8005d94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d96:	4b63      	ldr	r3, [pc, #396]	@ (8005f24 <HAL_RCC_ClockConfig+0x1b8>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f003 0307 	and.w	r3, r3, #7
 8005d9e:	683a      	ldr	r2, [r7, #0]
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d001      	beq.n	8005da8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005da4:	2301      	movs	r3, #1
 8005da6:	e0b8      	b.n	8005f1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f003 0302 	and.w	r3, r3, #2
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d020      	beq.n	8005df6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 0304 	and.w	r3, r3, #4
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d005      	beq.n	8005dcc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005dc0:	4b59      	ldr	r3, [pc, #356]	@ (8005f28 <HAL_RCC_ClockConfig+0x1bc>)
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	4a58      	ldr	r2, [pc, #352]	@ (8005f28 <HAL_RCC_ClockConfig+0x1bc>)
 8005dc6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005dca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0308 	and.w	r3, r3, #8
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d005      	beq.n	8005de4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005dd8:	4b53      	ldr	r3, [pc, #332]	@ (8005f28 <HAL_RCC_ClockConfig+0x1bc>)
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	4a52      	ldr	r2, [pc, #328]	@ (8005f28 <HAL_RCC_ClockConfig+0x1bc>)
 8005dde:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005de2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005de4:	4b50      	ldr	r3, [pc, #320]	@ (8005f28 <HAL_RCC_ClockConfig+0x1bc>)
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	494d      	ldr	r1, [pc, #308]	@ (8005f28 <HAL_RCC_ClockConfig+0x1bc>)
 8005df2:	4313      	orrs	r3, r2
 8005df4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f003 0301 	and.w	r3, r3, #1
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d044      	beq.n	8005e8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	d107      	bne.n	8005e1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e0a:	4b47      	ldr	r3, [pc, #284]	@ (8005f28 <HAL_RCC_ClockConfig+0x1bc>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d119      	bne.n	8005e4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	e07f      	b.n	8005f1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	2b02      	cmp	r3, #2
 8005e20:	d003      	beq.n	8005e2a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e26:	2b03      	cmp	r3, #3
 8005e28:	d107      	bne.n	8005e3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e2a:	4b3f      	ldr	r3, [pc, #252]	@ (8005f28 <HAL_RCC_ClockConfig+0x1bc>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d109      	bne.n	8005e4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	e06f      	b.n	8005f1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e3a:	4b3b      	ldr	r3, [pc, #236]	@ (8005f28 <HAL_RCC_ClockConfig+0x1bc>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f003 0302 	and.w	r3, r3, #2
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d101      	bne.n	8005e4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e067      	b.n	8005f1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e4a:	4b37      	ldr	r3, [pc, #220]	@ (8005f28 <HAL_RCC_ClockConfig+0x1bc>)
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	f023 0203 	bic.w	r2, r3, #3
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	4934      	ldr	r1, [pc, #208]	@ (8005f28 <HAL_RCC_ClockConfig+0x1bc>)
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e5c:	f7fd f856 	bl	8002f0c <HAL_GetTick>
 8005e60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e62:	e00a      	b.n	8005e7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e64:	f7fd f852 	bl	8002f0c <HAL_GetTick>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	1ad3      	subs	r3, r2, r3
 8005e6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d901      	bls.n	8005e7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e76:	2303      	movs	r3, #3
 8005e78:	e04f      	b.n	8005f1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e7a:	4b2b      	ldr	r3, [pc, #172]	@ (8005f28 <HAL_RCC_ClockConfig+0x1bc>)
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	f003 020c 	and.w	r2, r3, #12
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d1eb      	bne.n	8005e64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e8c:	4b25      	ldr	r3, [pc, #148]	@ (8005f24 <HAL_RCC_ClockConfig+0x1b8>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f003 0307 	and.w	r3, r3, #7
 8005e94:	683a      	ldr	r2, [r7, #0]
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d20c      	bcs.n	8005eb4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e9a:	4b22      	ldr	r3, [pc, #136]	@ (8005f24 <HAL_RCC_ClockConfig+0x1b8>)
 8005e9c:	683a      	ldr	r2, [r7, #0]
 8005e9e:	b2d2      	uxtb	r2, r2
 8005ea0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ea2:	4b20      	ldr	r3, [pc, #128]	@ (8005f24 <HAL_RCC_ClockConfig+0x1b8>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 0307 	and.w	r3, r3, #7
 8005eaa:	683a      	ldr	r2, [r7, #0]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d001      	beq.n	8005eb4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e032      	b.n	8005f1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 0304 	and.w	r3, r3, #4
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d008      	beq.n	8005ed2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ec0:	4b19      	ldr	r3, [pc, #100]	@ (8005f28 <HAL_RCC_ClockConfig+0x1bc>)
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	4916      	ldr	r1, [pc, #88]	@ (8005f28 <HAL_RCC_ClockConfig+0x1bc>)
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0308 	and.w	r3, r3, #8
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d009      	beq.n	8005ef2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ede:	4b12      	ldr	r3, [pc, #72]	@ (8005f28 <HAL_RCC_ClockConfig+0x1bc>)
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	691b      	ldr	r3, [r3, #16]
 8005eea:	00db      	lsls	r3, r3, #3
 8005eec:	490e      	ldr	r1, [pc, #56]	@ (8005f28 <HAL_RCC_ClockConfig+0x1bc>)
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005ef2:	f000 f821 	bl	8005f38 <HAL_RCC_GetSysClockFreq>
 8005ef6:	4602      	mov	r2, r0
 8005ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8005f28 <HAL_RCC_ClockConfig+0x1bc>)
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	091b      	lsrs	r3, r3, #4
 8005efe:	f003 030f 	and.w	r3, r3, #15
 8005f02:	490a      	ldr	r1, [pc, #40]	@ (8005f2c <HAL_RCC_ClockConfig+0x1c0>)
 8005f04:	5ccb      	ldrb	r3, [r1, r3]
 8005f06:	fa22 f303 	lsr.w	r3, r2, r3
 8005f0a:	4a09      	ldr	r2, [pc, #36]	@ (8005f30 <HAL_RCC_ClockConfig+0x1c4>)
 8005f0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005f0e:	4b09      	ldr	r3, [pc, #36]	@ (8005f34 <HAL_RCC_ClockConfig+0x1c8>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4618      	mov	r0, r3
 8005f14:	f7fc ffb6 	bl	8002e84 <HAL_InitTick>

  return HAL_OK;
 8005f18:	2300      	movs	r3, #0
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3710      	adds	r7, #16
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop
 8005f24:	40023c00 	.word	0x40023c00
 8005f28:	40023800 	.word	0x40023800
 8005f2c:	0800a490 	.word	0x0800a490
 8005f30:	20000040 	.word	0x20000040
 8005f34:	20000044 	.word	0x20000044

08005f38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f3c:	b094      	sub	sp, #80	@ 0x50
 8005f3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005f40:	2300      	movs	r3, #0
 8005f42:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005f44:	2300      	movs	r3, #0
 8005f46:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f50:	4b79      	ldr	r3, [pc, #484]	@ (8006138 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	f003 030c 	and.w	r3, r3, #12
 8005f58:	2b08      	cmp	r3, #8
 8005f5a:	d00d      	beq.n	8005f78 <HAL_RCC_GetSysClockFreq+0x40>
 8005f5c:	2b08      	cmp	r3, #8
 8005f5e:	f200 80e1 	bhi.w	8006124 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d002      	beq.n	8005f6c <HAL_RCC_GetSysClockFreq+0x34>
 8005f66:	2b04      	cmp	r3, #4
 8005f68:	d003      	beq.n	8005f72 <HAL_RCC_GetSysClockFreq+0x3a>
 8005f6a:	e0db      	b.n	8006124 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f6c:	4b73      	ldr	r3, [pc, #460]	@ (800613c <HAL_RCC_GetSysClockFreq+0x204>)
 8005f6e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f70:	e0db      	b.n	800612a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f72:	4b73      	ldr	r3, [pc, #460]	@ (8006140 <HAL_RCC_GetSysClockFreq+0x208>)
 8005f74:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f76:	e0d8      	b.n	800612a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f78:	4b6f      	ldr	r3, [pc, #444]	@ (8006138 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f80:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f82:	4b6d      	ldr	r3, [pc, #436]	@ (8006138 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d063      	beq.n	8006056 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f8e:	4b6a      	ldr	r3, [pc, #424]	@ (8006138 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	099b      	lsrs	r3, r3, #6
 8005f94:	2200      	movs	r2, #0
 8005f96:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f98:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fa0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fa6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005faa:	4622      	mov	r2, r4
 8005fac:	462b      	mov	r3, r5
 8005fae:	f04f 0000 	mov.w	r0, #0
 8005fb2:	f04f 0100 	mov.w	r1, #0
 8005fb6:	0159      	lsls	r1, r3, #5
 8005fb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005fbc:	0150      	lsls	r0, r2, #5
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	460b      	mov	r3, r1
 8005fc2:	4621      	mov	r1, r4
 8005fc4:	1a51      	subs	r1, r2, r1
 8005fc6:	6139      	str	r1, [r7, #16]
 8005fc8:	4629      	mov	r1, r5
 8005fca:	eb63 0301 	sbc.w	r3, r3, r1
 8005fce:	617b      	str	r3, [r7, #20]
 8005fd0:	f04f 0200 	mov.w	r2, #0
 8005fd4:	f04f 0300 	mov.w	r3, #0
 8005fd8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005fdc:	4659      	mov	r1, fp
 8005fde:	018b      	lsls	r3, r1, #6
 8005fe0:	4651      	mov	r1, sl
 8005fe2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005fe6:	4651      	mov	r1, sl
 8005fe8:	018a      	lsls	r2, r1, #6
 8005fea:	4651      	mov	r1, sl
 8005fec:	ebb2 0801 	subs.w	r8, r2, r1
 8005ff0:	4659      	mov	r1, fp
 8005ff2:	eb63 0901 	sbc.w	r9, r3, r1
 8005ff6:	f04f 0200 	mov.w	r2, #0
 8005ffa:	f04f 0300 	mov.w	r3, #0
 8005ffe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006002:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006006:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800600a:	4690      	mov	r8, r2
 800600c:	4699      	mov	r9, r3
 800600e:	4623      	mov	r3, r4
 8006010:	eb18 0303 	adds.w	r3, r8, r3
 8006014:	60bb      	str	r3, [r7, #8]
 8006016:	462b      	mov	r3, r5
 8006018:	eb49 0303 	adc.w	r3, r9, r3
 800601c:	60fb      	str	r3, [r7, #12]
 800601e:	f04f 0200 	mov.w	r2, #0
 8006022:	f04f 0300 	mov.w	r3, #0
 8006026:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800602a:	4629      	mov	r1, r5
 800602c:	024b      	lsls	r3, r1, #9
 800602e:	4621      	mov	r1, r4
 8006030:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006034:	4621      	mov	r1, r4
 8006036:	024a      	lsls	r2, r1, #9
 8006038:	4610      	mov	r0, r2
 800603a:	4619      	mov	r1, r3
 800603c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800603e:	2200      	movs	r2, #0
 8006040:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006042:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006044:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006048:	f7fa fdce 	bl	8000be8 <__aeabi_uldivmod>
 800604c:	4602      	mov	r2, r0
 800604e:	460b      	mov	r3, r1
 8006050:	4613      	mov	r3, r2
 8006052:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006054:	e058      	b.n	8006108 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006056:	4b38      	ldr	r3, [pc, #224]	@ (8006138 <HAL_RCC_GetSysClockFreq+0x200>)
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	099b      	lsrs	r3, r3, #6
 800605c:	2200      	movs	r2, #0
 800605e:	4618      	mov	r0, r3
 8006060:	4611      	mov	r1, r2
 8006062:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006066:	623b      	str	r3, [r7, #32]
 8006068:	2300      	movs	r3, #0
 800606a:	627b      	str	r3, [r7, #36]	@ 0x24
 800606c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006070:	4642      	mov	r2, r8
 8006072:	464b      	mov	r3, r9
 8006074:	f04f 0000 	mov.w	r0, #0
 8006078:	f04f 0100 	mov.w	r1, #0
 800607c:	0159      	lsls	r1, r3, #5
 800607e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006082:	0150      	lsls	r0, r2, #5
 8006084:	4602      	mov	r2, r0
 8006086:	460b      	mov	r3, r1
 8006088:	4641      	mov	r1, r8
 800608a:	ebb2 0a01 	subs.w	sl, r2, r1
 800608e:	4649      	mov	r1, r9
 8006090:	eb63 0b01 	sbc.w	fp, r3, r1
 8006094:	f04f 0200 	mov.w	r2, #0
 8006098:	f04f 0300 	mov.w	r3, #0
 800609c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80060a0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80060a4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80060a8:	ebb2 040a 	subs.w	r4, r2, sl
 80060ac:	eb63 050b 	sbc.w	r5, r3, fp
 80060b0:	f04f 0200 	mov.w	r2, #0
 80060b4:	f04f 0300 	mov.w	r3, #0
 80060b8:	00eb      	lsls	r3, r5, #3
 80060ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060be:	00e2      	lsls	r2, r4, #3
 80060c0:	4614      	mov	r4, r2
 80060c2:	461d      	mov	r5, r3
 80060c4:	4643      	mov	r3, r8
 80060c6:	18e3      	adds	r3, r4, r3
 80060c8:	603b      	str	r3, [r7, #0]
 80060ca:	464b      	mov	r3, r9
 80060cc:	eb45 0303 	adc.w	r3, r5, r3
 80060d0:	607b      	str	r3, [r7, #4]
 80060d2:	f04f 0200 	mov.w	r2, #0
 80060d6:	f04f 0300 	mov.w	r3, #0
 80060da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80060de:	4629      	mov	r1, r5
 80060e0:	028b      	lsls	r3, r1, #10
 80060e2:	4621      	mov	r1, r4
 80060e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80060e8:	4621      	mov	r1, r4
 80060ea:	028a      	lsls	r2, r1, #10
 80060ec:	4610      	mov	r0, r2
 80060ee:	4619      	mov	r1, r3
 80060f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060f2:	2200      	movs	r2, #0
 80060f4:	61bb      	str	r3, [r7, #24]
 80060f6:	61fa      	str	r2, [r7, #28]
 80060f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80060fc:	f7fa fd74 	bl	8000be8 <__aeabi_uldivmod>
 8006100:	4602      	mov	r2, r0
 8006102:	460b      	mov	r3, r1
 8006104:	4613      	mov	r3, r2
 8006106:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006108:	4b0b      	ldr	r3, [pc, #44]	@ (8006138 <HAL_RCC_GetSysClockFreq+0x200>)
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	0c1b      	lsrs	r3, r3, #16
 800610e:	f003 0303 	and.w	r3, r3, #3
 8006112:	3301      	adds	r3, #1
 8006114:	005b      	lsls	r3, r3, #1
 8006116:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006118:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800611a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800611c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006120:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006122:	e002      	b.n	800612a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006124:	4b05      	ldr	r3, [pc, #20]	@ (800613c <HAL_RCC_GetSysClockFreq+0x204>)
 8006126:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006128:	bf00      	nop
    }
  }
  return sysclockfreq;
 800612a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800612c:	4618      	mov	r0, r3
 800612e:	3750      	adds	r7, #80	@ 0x50
 8006130:	46bd      	mov	sp, r7
 8006132:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006136:	bf00      	nop
 8006138:	40023800 	.word	0x40023800
 800613c:	00f42400 	.word	0x00f42400
 8006140:	007a1200 	.word	0x007a1200

08006144 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006144:	b480      	push	{r7}
 8006146:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006148:	4b03      	ldr	r3, [pc, #12]	@ (8006158 <HAL_RCC_GetHCLKFreq+0x14>)
 800614a:	681b      	ldr	r3, [r3, #0]
}
 800614c:	4618      	mov	r0, r3
 800614e:	46bd      	mov	sp, r7
 8006150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006154:	4770      	bx	lr
 8006156:	bf00      	nop
 8006158:	20000040 	.word	0x20000040

0800615c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006160:	f7ff fff0 	bl	8006144 <HAL_RCC_GetHCLKFreq>
 8006164:	4602      	mov	r2, r0
 8006166:	4b05      	ldr	r3, [pc, #20]	@ (800617c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006168:	689b      	ldr	r3, [r3, #8]
 800616a:	0a9b      	lsrs	r3, r3, #10
 800616c:	f003 0307 	and.w	r3, r3, #7
 8006170:	4903      	ldr	r1, [pc, #12]	@ (8006180 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006172:	5ccb      	ldrb	r3, [r1, r3]
 8006174:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006178:	4618      	mov	r0, r3
 800617a:	bd80      	pop	{r7, pc}
 800617c:	40023800 	.word	0x40023800
 8006180:	0800a4a0 	.word	0x0800a4a0

08006184 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006188:	f7ff ffdc 	bl	8006144 <HAL_RCC_GetHCLKFreq>
 800618c:	4602      	mov	r2, r0
 800618e:	4b05      	ldr	r3, [pc, #20]	@ (80061a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	0b5b      	lsrs	r3, r3, #13
 8006194:	f003 0307 	and.w	r3, r3, #7
 8006198:	4903      	ldr	r1, [pc, #12]	@ (80061a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800619a:	5ccb      	ldrb	r3, [r1, r3]
 800619c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	bd80      	pop	{r7, pc}
 80061a4:	40023800 	.word	0x40023800
 80061a8:	0800a4a0 	.word	0x0800a4a0

080061ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b082      	sub	sp, #8
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d101      	bne.n	80061be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	e041      	b.n	8006242 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d106      	bne.n	80061d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f7fc fc4c 	bl	8002a70 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2202      	movs	r2, #2
 80061dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	3304      	adds	r3, #4
 80061e8:	4619      	mov	r1, r3
 80061ea:	4610      	mov	r0, r2
 80061ec:	f000 f9b8 	bl	8006560 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2201      	movs	r2, #1
 80061f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2201      	movs	r2, #1
 80061fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2201      	movs	r2, #1
 8006214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2201      	movs	r2, #1
 8006224:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2201      	movs	r2, #1
 8006234:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2201      	movs	r2, #1
 800623c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006240:	2300      	movs	r3, #0
}
 8006242:	4618      	mov	r0, r3
 8006244:	3708      	adds	r7, #8
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}
	...

0800624c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b084      	sub	sp, #16
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
 8006254:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d109      	bne.n	8006270 <HAL_TIM_PWM_Start+0x24>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006262:	b2db      	uxtb	r3, r3
 8006264:	2b01      	cmp	r3, #1
 8006266:	bf14      	ite	ne
 8006268:	2301      	movne	r3, #1
 800626a:	2300      	moveq	r3, #0
 800626c:	b2db      	uxtb	r3, r3
 800626e:	e022      	b.n	80062b6 <HAL_TIM_PWM_Start+0x6a>
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	2b04      	cmp	r3, #4
 8006274:	d109      	bne.n	800628a <HAL_TIM_PWM_Start+0x3e>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800627c:	b2db      	uxtb	r3, r3
 800627e:	2b01      	cmp	r3, #1
 8006280:	bf14      	ite	ne
 8006282:	2301      	movne	r3, #1
 8006284:	2300      	moveq	r3, #0
 8006286:	b2db      	uxtb	r3, r3
 8006288:	e015      	b.n	80062b6 <HAL_TIM_PWM_Start+0x6a>
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	2b08      	cmp	r3, #8
 800628e:	d109      	bne.n	80062a4 <HAL_TIM_PWM_Start+0x58>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006296:	b2db      	uxtb	r3, r3
 8006298:	2b01      	cmp	r3, #1
 800629a:	bf14      	ite	ne
 800629c:	2301      	movne	r3, #1
 800629e:	2300      	moveq	r3, #0
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	e008      	b.n	80062b6 <HAL_TIM_PWM_Start+0x6a>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062aa:	b2db      	uxtb	r3, r3
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	bf14      	ite	ne
 80062b0:	2301      	movne	r3, #1
 80062b2:	2300      	moveq	r3, #0
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d001      	beq.n	80062be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e07c      	b.n	80063b8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d104      	bne.n	80062ce <HAL_TIM_PWM_Start+0x82>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2202      	movs	r2, #2
 80062c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062cc:	e013      	b.n	80062f6 <HAL_TIM_PWM_Start+0xaa>
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	2b04      	cmp	r3, #4
 80062d2:	d104      	bne.n	80062de <HAL_TIM_PWM_Start+0x92>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2202      	movs	r2, #2
 80062d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062dc:	e00b      	b.n	80062f6 <HAL_TIM_PWM_Start+0xaa>
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	2b08      	cmp	r3, #8
 80062e2:	d104      	bne.n	80062ee <HAL_TIM_PWM_Start+0xa2>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2202      	movs	r2, #2
 80062e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062ec:	e003      	b.n	80062f6 <HAL_TIM_PWM_Start+0xaa>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2202      	movs	r2, #2
 80062f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	2201      	movs	r2, #1
 80062fc:	6839      	ldr	r1, [r7, #0]
 80062fe:	4618      	mov	r0, r3
 8006300:	f000 fb8a 	bl	8006a18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a2d      	ldr	r2, [pc, #180]	@ (80063c0 <HAL_TIM_PWM_Start+0x174>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d004      	beq.n	8006318 <HAL_TIM_PWM_Start+0xcc>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a2c      	ldr	r2, [pc, #176]	@ (80063c4 <HAL_TIM_PWM_Start+0x178>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d101      	bne.n	800631c <HAL_TIM_PWM_Start+0xd0>
 8006318:	2301      	movs	r3, #1
 800631a:	e000      	b.n	800631e <HAL_TIM_PWM_Start+0xd2>
 800631c:	2300      	movs	r3, #0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d007      	beq.n	8006332 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006330:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a22      	ldr	r2, [pc, #136]	@ (80063c0 <HAL_TIM_PWM_Start+0x174>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d022      	beq.n	8006382 <HAL_TIM_PWM_Start+0x136>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006344:	d01d      	beq.n	8006382 <HAL_TIM_PWM_Start+0x136>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a1f      	ldr	r2, [pc, #124]	@ (80063c8 <HAL_TIM_PWM_Start+0x17c>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d018      	beq.n	8006382 <HAL_TIM_PWM_Start+0x136>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a1d      	ldr	r2, [pc, #116]	@ (80063cc <HAL_TIM_PWM_Start+0x180>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d013      	beq.n	8006382 <HAL_TIM_PWM_Start+0x136>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a1c      	ldr	r2, [pc, #112]	@ (80063d0 <HAL_TIM_PWM_Start+0x184>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d00e      	beq.n	8006382 <HAL_TIM_PWM_Start+0x136>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a16      	ldr	r2, [pc, #88]	@ (80063c4 <HAL_TIM_PWM_Start+0x178>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d009      	beq.n	8006382 <HAL_TIM_PWM_Start+0x136>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a18      	ldr	r2, [pc, #96]	@ (80063d4 <HAL_TIM_PWM_Start+0x188>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d004      	beq.n	8006382 <HAL_TIM_PWM_Start+0x136>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a16      	ldr	r2, [pc, #88]	@ (80063d8 <HAL_TIM_PWM_Start+0x18c>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d111      	bne.n	80063a6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	f003 0307 	and.w	r3, r3, #7
 800638c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2b06      	cmp	r3, #6
 8006392:	d010      	beq.n	80063b6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681a      	ldr	r2, [r3, #0]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f042 0201 	orr.w	r2, r2, #1
 80063a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063a4:	e007      	b.n	80063b6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f042 0201 	orr.w	r2, r2, #1
 80063b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063b6:	2300      	movs	r3, #0
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3710      	adds	r7, #16
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}
 80063c0:	40010000 	.word	0x40010000
 80063c4:	40010400 	.word	0x40010400
 80063c8:	40000400 	.word	0x40000400
 80063cc:	40000800 	.word	0x40000800
 80063d0:	40000c00 	.word	0x40000c00
 80063d4:	40014000 	.word	0x40014000
 80063d8:	40001800 	.word	0x40001800

080063dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b086      	sub	sp, #24
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	60f8      	str	r0, [r7, #12]
 80063e4:	60b9      	str	r1, [r7, #8]
 80063e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063e8:	2300      	movs	r3, #0
 80063ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	d101      	bne.n	80063fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80063f6:	2302      	movs	r3, #2
 80063f8:	e0ae      	b.n	8006558 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2201      	movs	r2, #1
 80063fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2b0c      	cmp	r3, #12
 8006406:	f200 809f 	bhi.w	8006548 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800640a:	a201      	add	r2, pc, #4	@ (adr r2, 8006410 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800640c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006410:	08006445 	.word	0x08006445
 8006414:	08006549 	.word	0x08006549
 8006418:	08006549 	.word	0x08006549
 800641c:	08006549 	.word	0x08006549
 8006420:	08006485 	.word	0x08006485
 8006424:	08006549 	.word	0x08006549
 8006428:	08006549 	.word	0x08006549
 800642c:	08006549 	.word	0x08006549
 8006430:	080064c7 	.word	0x080064c7
 8006434:	08006549 	.word	0x08006549
 8006438:	08006549 	.word	0x08006549
 800643c:	08006549 	.word	0x08006549
 8006440:	08006507 	.word	0x08006507
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68b9      	ldr	r1, [r7, #8]
 800644a:	4618      	mov	r0, r3
 800644c:	f000 f934 	bl	80066b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	699a      	ldr	r2, [r3, #24]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f042 0208 	orr.w	r2, r2, #8
 800645e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	699a      	ldr	r2, [r3, #24]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f022 0204 	bic.w	r2, r2, #4
 800646e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	6999      	ldr	r1, [r3, #24]
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	691a      	ldr	r2, [r3, #16]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	430a      	orrs	r2, r1
 8006480:	619a      	str	r2, [r3, #24]
      break;
 8006482:	e064      	b.n	800654e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68b9      	ldr	r1, [r7, #8]
 800648a:	4618      	mov	r0, r3
 800648c:	f000 f984 	bl	8006798 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	699a      	ldr	r2, [r3, #24]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800649e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	699a      	ldr	r2, [r3, #24]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	6999      	ldr	r1, [r3, #24]
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	691b      	ldr	r3, [r3, #16]
 80064ba:	021a      	lsls	r2, r3, #8
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	430a      	orrs	r2, r1
 80064c2:	619a      	str	r2, [r3, #24]
      break;
 80064c4:	e043      	b.n	800654e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	68b9      	ldr	r1, [r7, #8]
 80064cc:	4618      	mov	r0, r3
 80064ce:	f000 f9d9 	bl	8006884 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	69da      	ldr	r2, [r3, #28]
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f042 0208 	orr.w	r2, r2, #8
 80064e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	69da      	ldr	r2, [r3, #28]
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f022 0204 	bic.w	r2, r2, #4
 80064f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	69d9      	ldr	r1, [r3, #28]
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	691a      	ldr	r2, [r3, #16]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	430a      	orrs	r2, r1
 8006502:	61da      	str	r2, [r3, #28]
      break;
 8006504:	e023      	b.n	800654e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	68b9      	ldr	r1, [r7, #8]
 800650c:	4618      	mov	r0, r3
 800650e:	f000 fa2d 	bl	800696c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	69da      	ldr	r2, [r3, #28]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006520:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	69da      	ldr	r2, [r3, #28]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006530:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	69d9      	ldr	r1, [r3, #28]
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	691b      	ldr	r3, [r3, #16]
 800653c:	021a      	lsls	r2, r3, #8
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	430a      	orrs	r2, r1
 8006544:	61da      	str	r2, [r3, #28]
      break;
 8006546:	e002      	b.n	800654e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006548:	2301      	movs	r3, #1
 800654a:	75fb      	strb	r3, [r7, #23]
      break;
 800654c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2200      	movs	r2, #0
 8006552:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006556:	7dfb      	ldrb	r3, [r7, #23]
}
 8006558:	4618      	mov	r0, r3
 800655a:	3718      	adds	r7, #24
 800655c:	46bd      	mov	sp, r7
 800655e:	bd80      	pop	{r7, pc}

08006560 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006560:	b480      	push	{r7}
 8006562:	b085      	sub	sp, #20
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
 8006568:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a46      	ldr	r2, [pc, #280]	@ (800668c <TIM_Base_SetConfig+0x12c>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d013      	beq.n	80065a0 <TIM_Base_SetConfig+0x40>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800657e:	d00f      	beq.n	80065a0 <TIM_Base_SetConfig+0x40>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	4a43      	ldr	r2, [pc, #268]	@ (8006690 <TIM_Base_SetConfig+0x130>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d00b      	beq.n	80065a0 <TIM_Base_SetConfig+0x40>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	4a42      	ldr	r2, [pc, #264]	@ (8006694 <TIM_Base_SetConfig+0x134>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d007      	beq.n	80065a0 <TIM_Base_SetConfig+0x40>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	4a41      	ldr	r2, [pc, #260]	@ (8006698 <TIM_Base_SetConfig+0x138>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d003      	beq.n	80065a0 <TIM_Base_SetConfig+0x40>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	4a40      	ldr	r2, [pc, #256]	@ (800669c <TIM_Base_SetConfig+0x13c>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d108      	bne.n	80065b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	68fa      	ldr	r2, [r7, #12]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	4a35      	ldr	r2, [pc, #212]	@ (800668c <TIM_Base_SetConfig+0x12c>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d02b      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065c0:	d027      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	4a32      	ldr	r2, [pc, #200]	@ (8006690 <TIM_Base_SetConfig+0x130>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d023      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	4a31      	ldr	r2, [pc, #196]	@ (8006694 <TIM_Base_SetConfig+0x134>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d01f      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	4a30      	ldr	r2, [pc, #192]	@ (8006698 <TIM_Base_SetConfig+0x138>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d01b      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4a2f      	ldr	r2, [pc, #188]	@ (800669c <TIM_Base_SetConfig+0x13c>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d017      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	4a2e      	ldr	r2, [pc, #184]	@ (80066a0 <TIM_Base_SetConfig+0x140>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d013      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	4a2d      	ldr	r2, [pc, #180]	@ (80066a4 <TIM_Base_SetConfig+0x144>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d00f      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a2c      	ldr	r2, [pc, #176]	@ (80066a8 <TIM_Base_SetConfig+0x148>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d00b      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a2b      	ldr	r2, [pc, #172]	@ (80066ac <TIM_Base_SetConfig+0x14c>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d007      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a2a      	ldr	r2, [pc, #168]	@ (80066b0 <TIM_Base_SetConfig+0x150>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d003      	beq.n	8006612 <TIM_Base_SetConfig+0xb2>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a29      	ldr	r2, [pc, #164]	@ (80066b4 <TIM_Base_SetConfig+0x154>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d108      	bne.n	8006624 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006618:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	68fa      	ldr	r2, [r7, #12]
 8006620:	4313      	orrs	r3, r2
 8006622:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	695b      	ldr	r3, [r3, #20]
 800662e:	4313      	orrs	r3, r2
 8006630:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	68fa      	ldr	r2, [r7, #12]
 8006636:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	689a      	ldr	r2, [r3, #8]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	681a      	ldr	r2, [r3, #0]
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	4a10      	ldr	r2, [pc, #64]	@ (800668c <TIM_Base_SetConfig+0x12c>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d003      	beq.n	8006658 <TIM_Base_SetConfig+0xf8>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	4a12      	ldr	r2, [pc, #72]	@ (800669c <TIM_Base_SetConfig+0x13c>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d103      	bne.n	8006660 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	691a      	ldr	r2, [r3, #16]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2201      	movs	r2, #1
 8006664:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	691b      	ldr	r3, [r3, #16]
 800666a:	f003 0301 	and.w	r3, r3, #1
 800666e:	2b01      	cmp	r3, #1
 8006670:	d105      	bne.n	800667e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	691b      	ldr	r3, [r3, #16]
 8006676:	f023 0201 	bic.w	r2, r3, #1
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	611a      	str	r2, [r3, #16]
  }
}
 800667e:	bf00      	nop
 8006680:	3714      	adds	r7, #20
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr
 800668a:	bf00      	nop
 800668c:	40010000 	.word	0x40010000
 8006690:	40000400 	.word	0x40000400
 8006694:	40000800 	.word	0x40000800
 8006698:	40000c00 	.word	0x40000c00
 800669c:	40010400 	.word	0x40010400
 80066a0:	40014000 	.word	0x40014000
 80066a4:	40014400 	.word	0x40014400
 80066a8:	40014800 	.word	0x40014800
 80066ac:	40001800 	.word	0x40001800
 80066b0:	40001c00 	.word	0x40001c00
 80066b4:	40002000 	.word	0x40002000

080066b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b087      	sub	sp, #28
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6a1b      	ldr	r3, [r3, #32]
 80066c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6a1b      	ldr	r3, [r3, #32]
 80066cc:	f023 0201 	bic.w	r2, r3, #1
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	699b      	ldr	r3, [r3, #24]
 80066de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f023 0303 	bic.w	r3, r3, #3
 80066ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	68fa      	ldr	r2, [r7, #12]
 80066f6:	4313      	orrs	r3, r2
 80066f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	f023 0302 	bic.w	r3, r3, #2
 8006700:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	689b      	ldr	r3, [r3, #8]
 8006706:	697a      	ldr	r2, [r7, #20]
 8006708:	4313      	orrs	r3, r2
 800670a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	4a20      	ldr	r2, [pc, #128]	@ (8006790 <TIM_OC1_SetConfig+0xd8>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d003      	beq.n	800671c <TIM_OC1_SetConfig+0x64>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	4a1f      	ldr	r2, [pc, #124]	@ (8006794 <TIM_OC1_SetConfig+0xdc>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d10c      	bne.n	8006736 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	f023 0308 	bic.w	r3, r3, #8
 8006722:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	68db      	ldr	r3, [r3, #12]
 8006728:	697a      	ldr	r2, [r7, #20]
 800672a:	4313      	orrs	r3, r2
 800672c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	f023 0304 	bic.w	r3, r3, #4
 8006734:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	4a15      	ldr	r2, [pc, #84]	@ (8006790 <TIM_OC1_SetConfig+0xd8>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d003      	beq.n	8006746 <TIM_OC1_SetConfig+0x8e>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	4a14      	ldr	r2, [pc, #80]	@ (8006794 <TIM_OC1_SetConfig+0xdc>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d111      	bne.n	800676a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800674c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006754:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	695b      	ldr	r3, [r3, #20]
 800675a:	693a      	ldr	r2, [r7, #16]
 800675c:	4313      	orrs	r3, r2
 800675e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	699b      	ldr	r3, [r3, #24]
 8006764:	693a      	ldr	r2, [r7, #16]
 8006766:	4313      	orrs	r3, r2
 8006768:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	693a      	ldr	r2, [r7, #16]
 800676e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	68fa      	ldr	r2, [r7, #12]
 8006774:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	685a      	ldr	r2, [r3, #4]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	697a      	ldr	r2, [r7, #20]
 8006782:	621a      	str	r2, [r3, #32]
}
 8006784:	bf00      	nop
 8006786:	371c      	adds	r7, #28
 8006788:	46bd      	mov	sp, r7
 800678a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678e:	4770      	bx	lr
 8006790:	40010000 	.word	0x40010000
 8006794:	40010400 	.word	0x40010400

08006798 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006798:	b480      	push	{r7}
 800679a:	b087      	sub	sp, #28
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
 80067a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6a1b      	ldr	r3, [r3, #32]
 80067a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6a1b      	ldr	r3, [r3, #32]
 80067ac:	f023 0210 	bic.w	r2, r3, #16
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	699b      	ldr	r3, [r3, #24]
 80067be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	021b      	lsls	r3, r3, #8
 80067d6:	68fa      	ldr	r2, [r7, #12]
 80067d8:	4313      	orrs	r3, r2
 80067da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	f023 0320 	bic.w	r3, r3, #32
 80067e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	011b      	lsls	r3, r3, #4
 80067ea:	697a      	ldr	r2, [r7, #20]
 80067ec:	4313      	orrs	r3, r2
 80067ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	4a22      	ldr	r2, [pc, #136]	@ (800687c <TIM_OC2_SetConfig+0xe4>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d003      	beq.n	8006800 <TIM_OC2_SetConfig+0x68>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	4a21      	ldr	r2, [pc, #132]	@ (8006880 <TIM_OC2_SetConfig+0xe8>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d10d      	bne.n	800681c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006806:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	68db      	ldr	r3, [r3, #12]
 800680c:	011b      	lsls	r3, r3, #4
 800680e:	697a      	ldr	r2, [r7, #20]
 8006810:	4313      	orrs	r3, r2
 8006812:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800681a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a17      	ldr	r2, [pc, #92]	@ (800687c <TIM_OC2_SetConfig+0xe4>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d003      	beq.n	800682c <TIM_OC2_SetConfig+0x94>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	4a16      	ldr	r2, [pc, #88]	@ (8006880 <TIM_OC2_SetConfig+0xe8>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d113      	bne.n	8006854 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006832:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006834:	693b      	ldr	r3, [r7, #16]
 8006836:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800683a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	695b      	ldr	r3, [r3, #20]
 8006840:	009b      	lsls	r3, r3, #2
 8006842:	693a      	ldr	r2, [r7, #16]
 8006844:	4313      	orrs	r3, r2
 8006846:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	699b      	ldr	r3, [r3, #24]
 800684c:	009b      	lsls	r3, r3, #2
 800684e:	693a      	ldr	r2, [r7, #16]
 8006850:	4313      	orrs	r3, r2
 8006852:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	693a      	ldr	r2, [r7, #16]
 8006858:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	68fa      	ldr	r2, [r7, #12]
 800685e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	685a      	ldr	r2, [r3, #4]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	697a      	ldr	r2, [r7, #20]
 800686c:	621a      	str	r2, [r3, #32]
}
 800686e:	bf00      	nop
 8006870:	371c      	adds	r7, #28
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr
 800687a:	bf00      	nop
 800687c:	40010000 	.word	0x40010000
 8006880:	40010400 	.word	0x40010400

08006884 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006884:	b480      	push	{r7}
 8006886:	b087      	sub	sp, #28
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6a1b      	ldr	r3, [r3, #32]
 8006892:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6a1b      	ldr	r3, [r3, #32]
 8006898:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	69db      	ldr	r3, [r3, #28]
 80068aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f023 0303 	bic.w	r3, r3, #3
 80068ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	68fa      	ldr	r2, [r7, #12]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80068cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	689b      	ldr	r3, [r3, #8]
 80068d2:	021b      	lsls	r3, r3, #8
 80068d4:	697a      	ldr	r2, [r7, #20]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	4a21      	ldr	r2, [pc, #132]	@ (8006964 <TIM_OC3_SetConfig+0xe0>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d003      	beq.n	80068ea <TIM_OC3_SetConfig+0x66>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	4a20      	ldr	r2, [pc, #128]	@ (8006968 <TIM_OC3_SetConfig+0xe4>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d10d      	bne.n	8006906 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80068f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	68db      	ldr	r3, [r3, #12]
 80068f6:	021b      	lsls	r3, r3, #8
 80068f8:	697a      	ldr	r2, [r7, #20]
 80068fa:	4313      	orrs	r3, r2
 80068fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006904:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a16      	ldr	r2, [pc, #88]	@ (8006964 <TIM_OC3_SetConfig+0xe0>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d003      	beq.n	8006916 <TIM_OC3_SetConfig+0x92>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a15      	ldr	r2, [pc, #84]	@ (8006968 <TIM_OC3_SetConfig+0xe4>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d113      	bne.n	800693e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800691c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006924:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	695b      	ldr	r3, [r3, #20]
 800692a:	011b      	lsls	r3, r3, #4
 800692c:	693a      	ldr	r2, [r7, #16]
 800692e:	4313      	orrs	r3, r2
 8006930:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	699b      	ldr	r3, [r3, #24]
 8006936:	011b      	lsls	r3, r3, #4
 8006938:	693a      	ldr	r2, [r7, #16]
 800693a:	4313      	orrs	r3, r2
 800693c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	693a      	ldr	r2, [r7, #16]
 8006942:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	685a      	ldr	r2, [r3, #4]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	697a      	ldr	r2, [r7, #20]
 8006956:	621a      	str	r2, [r3, #32]
}
 8006958:	bf00      	nop
 800695a:	371c      	adds	r7, #28
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr
 8006964:	40010000 	.word	0x40010000
 8006968:	40010400 	.word	0x40010400

0800696c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800696c:	b480      	push	{r7}
 800696e:	b087      	sub	sp, #28
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6a1b      	ldr	r3, [r3, #32]
 8006980:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	69db      	ldr	r3, [r3, #28]
 8006992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800699a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	021b      	lsls	r3, r3, #8
 80069aa:	68fa      	ldr	r2, [r7, #12]
 80069ac:	4313      	orrs	r3, r2
 80069ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80069b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	031b      	lsls	r3, r3, #12
 80069be:	693a      	ldr	r2, [r7, #16]
 80069c0:	4313      	orrs	r3, r2
 80069c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4a12      	ldr	r2, [pc, #72]	@ (8006a10 <TIM_OC4_SetConfig+0xa4>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d003      	beq.n	80069d4 <TIM_OC4_SetConfig+0x68>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a11      	ldr	r2, [pc, #68]	@ (8006a14 <TIM_OC4_SetConfig+0xa8>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d109      	bne.n	80069e8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80069da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	695b      	ldr	r3, [r3, #20]
 80069e0:	019b      	lsls	r3, r3, #6
 80069e2:	697a      	ldr	r2, [r7, #20]
 80069e4:	4313      	orrs	r3, r2
 80069e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	697a      	ldr	r2, [r7, #20]
 80069ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	68fa      	ldr	r2, [r7, #12]
 80069f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	685a      	ldr	r2, [r3, #4]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	693a      	ldr	r2, [r7, #16]
 8006a00:	621a      	str	r2, [r3, #32]
}
 8006a02:	bf00      	nop
 8006a04:	371c      	adds	r7, #28
 8006a06:	46bd      	mov	sp, r7
 8006a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0c:	4770      	bx	lr
 8006a0e:	bf00      	nop
 8006a10:	40010000 	.word	0x40010000
 8006a14:	40010400 	.word	0x40010400

08006a18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b087      	sub	sp, #28
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	60f8      	str	r0, [r7, #12]
 8006a20:	60b9      	str	r1, [r7, #8]
 8006a22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	f003 031f 	and.w	r3, r3, #31
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	6a1a      	ldr	r2, [r3, #32]
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	43db      	mvns	r3, r3
 8006a3a:	401a      	ands	r2, r3
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	6a1a      	ldr	r2, [r3, #32]
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	f003 031f 	and.w	r3, r3, #31
 8006a4a:	6879      	ldr	r1, [r7, #4]
 8006a4c:	fa01 f303 	lsl.w	r3, r1, r3
 8006a50:	431a      	orrs	r2, r3
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	621a      	str	r2, [r3, #32]
}
 8006a56:	bf00      	nop
 8006a58:	371c      	adds	r7, #28
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a60:	4770      	bx	lr
	...

08006a64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b085      	sub	sp, #20
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	d101      	bne.n	8006a7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a78:	2302      	movs	r3, #2
 8006a7a:	e05a      	b.n	8006b32 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2202      	movs	r2, #2
 8006a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aa2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	68fa      	ldr	r2, [r7, #12]
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	68fa      	ldr	r2, [r7, #12]
 8006ab4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a21      	ldr	r2, [pc, #132]	@ (8006b40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d022      	beq.n	8006b06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ac8:	d01d      	beq.n	8006b06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a1d      	ldr	r2, [pc, #116]	@ (8006b44 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d018      	beq.n	8006b06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a1b      	ldr	r2, [pc, #108]	@ (8006b48 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d013      	beq.n	8006b06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a1a      	ldr	r2, [pc, #104]	@ (8006b4c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d00e      	beq.n	8006b06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a18      	ldr	r2, [pc, #96]	@ (8006b50 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d009      	beq.n	8006b06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a17      	ldr	r2, [pc, #92]	@ (8006b54 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d004      	beq.n	8006b06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a15      	ldr	r2, [pc, #84]	@ (8006b58 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d10c      	bne.n	8006b20 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	68ba      	ldr	r2, [r7, #8]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	68ba      	ldr	r2, [r7, #8]
 8006b1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2201      	movs	r2, #1
 8006b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b30:	2300      	movs	r3, #0
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3714      	adds	r7, #20
 8006b36:	46bd      	mov	sp, r7
 8006b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3c:	4770      	bx	lr
 8006b3e:	bf00      	nop
 8006b40:	40010000 	.word	0x40010000
 8006b44:	40000400 	.word	0x40000400
 8006b48:	40000800 	.word	0x40000800
 8006b4c:	40000c00 	.word	0x40000c00
 8006b50:	40010400 	.word	0x40010400
 8006b54:	40014000 	.word	0x40014000
 8006b58:	40001800 	.word	0x40001800

08006b5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b082      	sub	sp, #8
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d101      	bne.n	8006b6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e042      	b.n	8006bf4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d106      	bne.n	8006b88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f7fc f870 	bl	8002c68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2224      	movs	r2, #36	@ 0x24
 8006b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	68da      	ldr	r2, [r3, #12]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006b9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006ba0:	6878      	ldr	r0, [r7, #4]
 8006ba2:	f000 f82b 	bl	8006bfc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	691a      	ldr	r2, [r3, #16]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006bb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	695a      	ldr	r2, [r3, #20]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006bc4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	68da      	ldr	r2, [r3, #12]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006bd4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2220      	movs	r2, #32
 8006be0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2220      	movs	r2, #32
 8006be8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006bf2:	2300      	movs	r3, #0
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3708      	adds	r7, #8
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}

08006bfc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c00:	b0c0      	sub	sp, #256	@ 0x100
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	691b      	ldr	r3, [r3, #16]
 8006c10:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c18:	68d9      	ldr	r1, [r3, #12]
 8006c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	ea40 0301 	orr.w	r3, r0, r1
 8006c24:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c2a:	689a      	ldr	r2, [r3, #8]
 8006c2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c30:	691b      	ldr	r3, [r3, #16]
 8006c32:	431a      	orrs	r2, r3
 8006c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c38:	695b      	ldr	r3, [r3, #20]
 8006c3a:	431a      	orrs	r2, r3
 8006c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c40:	69db      	ldr	r3, [r3, #28]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006c54:	f021 010c 	bic.w	r1, r1, #12
 8006c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006c62:	430b      	orrs	r3, r1
 8006c64:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	695b      	ldr	r3, [r3, #20]
 8006c6e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c76:	6999      	ldr	r1, [r3, #24]
 8006c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	ea40 0301 	orr.w	r3, r0, r1
 8006c82:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c88:	681a      	ldr	r2, [r3, #0]
 8006c8a:	4b8f      	ldr	r3, [pc, #572]	@ (8006ec8 <UART_SetConfig+0x2cc>)
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d005      	beq.n	8006c9c <UART_SetConfig+0xa0>
 8006c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	4b8d      	ldr	r3, [pc, #564]	@ (8006ecc <UART_SetConfig+0x2d0>)
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d104      	bne.n	8006ca6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c9c:	f7ff fa72 	bl	8006184 <HAL_RCC_GetPCLK2Freq>
 8006ca0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006ca4:	e003      	b.n	8006cae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006ca6:	f7ff fa59 	bl	800615c <HAL_RCC_GetPCLK1Freq>
 8006caa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cb2:	69db      	ldr	r3, [r3, #28]
 8006cb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006cb8:	f040 810c 	bne.w	8006ed4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006cbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006cc6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006cca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006cce:	4622      	mov	r2, r4
 8006cd0:	462b      	mov	r3, r5
 8006cd2:	1891      	adds	r1, r2, r2
 8006cd4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006cd6:	415b      	adcs	r3, r3
 8006cd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006cda:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006cde:	4621      	mov	r1, r4
 8006ce0:	eb12 0801 	adds.w	r8, r2, r1
 8006ce4:	4629      	mov	r1, r5
 8006ce6:	eb43 0901 	adc.w	r9, r3, r1
 8006cea:	f04f 0200 	mov.w	r2, #0
 8006cee:	f04f 0300 	mov.w	r3, #0
 8006cf2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006cf6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006cfa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006cfe:	4690      	mov	r8, r2
 8006d00:	4699      	mov	r9, r3
 8006d02:	4623      	mov	r3, r4
 8006d04:	eb18 0303 	adds.w	r3, r8, r3
 8006d08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006d0c:	462b      	mov	r3, r5
 8006d0e:	eb49 0303 	adc.w	r3, r9, r3
 8006d12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d1a:	685b      	ldr	r3, [r3, #4]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006d22:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006d26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006d2a:	460b      	mov	r3, r1
 8006d2c:	18db      	adds	r3, r3, r3
 8006d2e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d30:	4613      	mov	r3, r2
 8006d32:	eb42 0303 	adc.w	r3, r2, r3
 8006d36:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d38:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006d3c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006d40:	f7f9 ff52 	bl	8000be8 <__aeabi_uldivmod>
 8006d44:	4602      	mov	r2, r0
 8006d46:	460b      	mov	r3, r1
 8006d48:	4b61      	ldr	r3, [pc, #388]	@ (8006ed0 <UART_SetConfig+0x2d4>)
 8006d4a:	fba3 2302 	umull	r2, r3, r3, r2
 8006d4e:	095b      	lsrs	r3, r3, #5
 8006d50:	011c      	lsls	r4, r3, #4
 8006d52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d56:	2200      	movs	r2, #0
 8006d58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006d5c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006d60:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006d64:	4642      	mov	r2, r8
 8006d66:	464b      	mov	r3, r9
 8006d68:	1891      	adds	r1, r2, r2
 8006d6a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006d6c:	415b      	adcs	r3, r3
 8006d6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006d74:	4641      	mov	r1, r8
 8006d76:	eb12 0a01 	adds.w	sl, r2, r1
 8006d7a:	4649      	mov	r1, r9
 8006d7c:	eb43 0b01 	adc.w	fp, r3, r1
 8006d80:	f04f 0200 	mov.w	r2, #0
 8006d84:	f04f 0300 	mov.w	r3, #0
 8006d88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006d8c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006d90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d94:	4692      	mov	sl, r2
 8006d96:	469b      	mov	fp, r3
 8006d98:	4643      	mov	r3, r8
 8006d9a:	eb1a 0303 	adds.w	r3, sl, r3
 8006d9e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006da2:	464b      	mov	r3, r9
 8006da4:	eb4b 0303 	adc.w	r3, fp, r3
 8006da8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	2200      	movs	r2, #0
 8006db4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006db8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006dbc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006dc0:	460b      	mov	r3, r1
 8006dc2:	18db      	adds	r3, r3, r3
 8006dc4:	643b      	str	r3, [r7, #64]	@ 0x40
 8006dc6:	4613      	mov	r3, r2
 8006dc8:	eb42 0303 	adc.w	r3, r2, r3
 8006dcc:	647b      	str	r3, [r7, #68]	@ 0x44
 8006dce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006dd2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006dd6:	f7f9 ff07 	bl	8000be8 <__aeabi_uldivmod>
 8006dda:	4602      	mov	r2, r0
 8006ddc:	460b      	mov	r3, r1
 8006dde:	4611      	mov	r1, r2
 8006de0:	4b3b      	ldr	r3, [pc, #236]	@ (8006ed0 <UART_SetConfig+0x2d4>)
 8006de2:	fba3 2301 	umull	r2, r3, r3, r1
 8006de6:	095b      	lsrs	r3, r3, #5
 8006de8:	2264      	movs	r2, #100	@ 0x64
 8006dea:	fb02 f303 	mul.w	r3, r2, r3
 8006dee:	1acb      	subs	r3, r1, r3
 8006df0:	00db      	lsls	r3, r3, #3
 8006df2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006df6:	4b36      	ldr	r3, [pc, #216]	@ (8006ed0 <UART_SetConfig+0x2d4>)
 8006df8:	fba3 2302 	umull	r2, r3, r3, r2
 8006dfc:	095b      	lsrs	r3, r3, #5
 8006dfe:	005b      	lsls	r3, r3, #1
 8006e00:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006e04:	441c      	add	r4, r3
 8006e06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006e10:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006e14:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006e18:	4642      	mov	r2, r8
 8006e1a:	464b      	mov	r3, r9
 8006e1c:	1891      	adds	r1, r2, r2
 8006e1e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006e20:	415b      	adcs	r3, r3
 8006e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006e28:	4641      	mov	r1, r8
 8006e2a:	1851      	adds	r1, r2, r1
 8006e2c:	6339      	str	r1, [r7, #48]	@ 0x30
 8006e2e:	4649      	mov	r1, r9
 8006e30:	414b      	adcs	r3, r1
 8006e32:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e34:	f04f 0200 	mov.w	r2, #0
 8006e38:	f04f 0300 	mov.w	r3, #0
 8006e3c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006e40:	4659      	mov	r1, fp
 8006e42:	00cb      	lsls	r3, r1, #3
 8006e44:	4651      	mov	r1, sl
 8006e46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e4a:	4651      	mov	r1, sl
 8006e4c:	00ca      	lsls	r2, r1, #3
 8006e4e:	4610      	mov	r0, r2
 8006e50:	4619      	mov	r1, r3
 8006e52:	4603      	mov	r3, r0
 8006e54:	4642      	mov	r2, r8
 8006e56:	189b      	adds	r3, r3, r2
 8006e58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e5c:	464b      	mov	r3, r9
 8006e5e:	460a      	mov	r2, r1
 8006e60:	eb42 0303 	adc.w	r3, r2, r3
 8006e64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006e74:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006e78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	18db      	adds	r3, r3, r3
 8006e80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e82:	4613      	mov	r3, r2
 8006e84:	eb42 0303 	adc.w	r3, r2, r3
 8006e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006e8e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006e92:	f7f9 fea9 	bl	8000be8 <__aeabi_uldivmod>
 8006e96:	4602      	mov	r2, r0
 8006e98:	460b      	mov	r3, r1
 8006e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ed0 <UART_SetConfig+0x2d4>)
 8006e9c:	fba3 1302 	umull	r1, r3, r3, r2
 8006ea0:	095b      	lsrs	r3, r3, #5
 8006ea2:	2164      	movs	r1, #100	@ 0x64
 8006ea4:	fb01 f303 	mul.w	r3, r1, r3
 8006ea8:	1ad3      	subs	r3, r2, r3
 8006eaa:	00db      	lsls	r3, r3, #3
 8006eac:	3332      	adds	r3, #50	@ 0x32
 8006eae:	4a08      	ldr	r2, [pc, #32]	@ (8006ed0 <UART_SetConfig+0x2d4>)
 8006eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8006eb4:	095b      	lsrs	r3, r3, #5
 8006eb6:	f003 0207 	and.w	r2, r3, #7
 8006eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4422      	add	r2, r4
 8006ec2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006ec4:	e106      	b.n	80070d4 <UART_SetConfig+0x4d8>
 8006ec6:	bf00      	nop
 8006ec8:	40011000 	.word	0x40011000
 8006ecc:	40011400 	.word	0x40011400
 8006ed0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006ed4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006ede:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006ee2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006ee6:	4642      	mov	r2, r8
 8006ee8:	464b      	mov	r3, r9
 8006eea:	1891      	adds	r1, r2, r2
 8006eec:	6239      	str	r1, [r7, #32]
 8006eee:	415b      	adcs	r3, r3
 8006ef0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ef2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006ef6:	4641      	mov	r1, r8
 8006ef8:	1854      	adds	r4, r2, r1
 8006efa:	4649      	mov	r1, r9
 8006efc:	eb43 0501 	adc.w	r5, r3, r1
 8006f00:	f04f 0200 	mov.w	r2, #0
 8006f04:	f04f 0300 	mov.w	r3, #0
 8006f08:	00eb      	lsls	r3, r5, #3
 8006f0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f0e:	00e2      	lsls	r2, r4, #3
 8006f10:	4614      	mov	r4, r2
 8006f12:	461d      	mov	r5, r3
 8006f14:	4643      	mov	r3, r8
 8006f16:	18e3      	adds	r3, r4, r3
 8006f18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006f1c:	464b      	mov	r3, r9
 8006f1e:	eb45 0303 	adc.w	r3, r5, r3
 8006f22:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006f32:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006f36:	f04f 0200 	mov.w	r2, #0
 8006f3a:	f04f 0300 	mov.w	r3, #0
 8006f3e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006f42:	4629      	mov	r1, r5
 8006f44:	008b      	lsls	r3, r1, #2
 8006f46:	4621      	mov	r1, r4
 8006f48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f4c:	4621      	mov	r1, r4
 8006f4e:	008a      	lsls	r2, r1, #2
 8006f50:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006f54:	f7f9 fe48 	bl	8000be8 <__aeabi_uldivmod>
 8006f58:	4602      	mov	r2, r0
 8006f5a:	460b      	mov	r3, r1
 8006f5c:	4b60      	ldr	r3, [pc, #384]	@ (80070e0 <UART_SetConfig+0x4e4>)
 8006f5e:	fba3 2302 	umull	r2, r3, r3, r2
 8006f62:	095b      	lsrs	r3, r3, #5
 8006f64:	011c      	lsls	r4, r3, #4
 8006f66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006f70:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006f74:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006f78:	4642      	mov	r2, r8
 8006f7a:	464b      	mov	r3, r9
 8006f7c:	1891      	adds	r1, r2, r2
 8006f7e:	61b9      	str	r1, [r7, #24]
 8006f80:	415b      	adcs	r3, r3
 8006f82:	61fb      	str	r3, [r7, #28]
 8006f84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f88:	4641      	mov	r1, r8
 8006f8a:	1851      	adds	r1, r2, r1
 8006f8c:	6139      	str	r1, [r7, #16]
 8006f8e:	4649      	mov	r1, r9
 8006f90:	414b      	adcs	r3, r1
 8006f92:	617b      	str	r3, [r7, #20]
 8006f94:	f04f 0200 	mov.w	r2, #0
 8006f98:	f04f 0300 	mov.w	r3, #0
 8006f9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006fa0:	4659      	mov	r1, fp
 8006fa2:	00cb      	lsls	r3, r1, #3
 8006fa4:	4651      	mov	r1, sl
 8006fa6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006faa:	4651      	mov	r1, sl
 8006fac:	00ca      	lsls	r2, r1, #3
 8006fae:	4610      	mov	r0, r2
 8006fb0:	4619      	mov	r1, r3
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	4642      	mov	r2, r8
 8006fb6:	189b      	adds	r3, r3, r2
 8006fb8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006fbc:	464b      	mov	r3, r9
 8006fbe:	460a      	mov	r2, r1
 8006fc0:	eb42 0303 	adc.w	r3, r2, r3
 8006fc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006fd2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006fd4:	f04f 0200 	mov.w	r2, #0
 8006fd8:	f04f 0300 	mov.w	r3, #0
 8006fdc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006fe0:	4649      	mov	r1, r9
 8006fe2:	008b      	lsls	r3, r1, #2
 8006fe4:	4641      	mov	r1, r8
 8006fe6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fea:	4641      	mov	r1, r8
 8006fec:	008a      	lsls	r2, r1, #2
 8006fee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006ff2:	f7f9 fdf9 	bl	8000be8 <__aeabi_uldivmod>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	460b      	mov	r3, r1
 8006ffa:	4611      	mov	r1, r2
 8006ffc:	4b38      	ldr	r3, [pc, #224]	@ (80070e0 <UART_SetConfig+0x4e4>)
 8006ffe:	fba3 2301 	umull	r2, r3, r3, r1
 8007002:	095b      	lsrs	r3, r3, #5
 8007004:	2264      	movs	r2, #100	@ 0x64
 8007006:	fb02 f303 	mul.w	r3, r2, r3
 800700a:	1acb      	subs	r3, r1, r3
 800700c:	011b      	lsls	r3, r3, #4
 800700e:	3332      	adds	r3, #50	@ 0x32
 8007010:	4a33      	ldr	r2, [pc, #204]	@ (80070e0 <UART_SetConfig+0x4e4>)
 8007012:	fba2 2303 	umull	r2, r3, r2, r3
 8007016:	095b      	lsrs	r3, r3, #5
 8007018:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800701c:	441c      	add	r4, r3
 800701e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007022:	2200      	movs	r2, #0
 8007024:	673b      	str	r3, [r7, #112]	@ 0x70
 8007026:	677a      	str	r2, [r7, #116]	@ 0x74
 8007028:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800702c:	4642      	mov	r2, r8
 800702e:	464b      	mov	r3, r9
 8007030:	1891      	adds	r1, r2, r2
 8007032:	60b9      	str	r1, [r7, #8]
 8007034:	415b      	adcs	r3, r3
 8007036:	60fb      	str	r3, [r7, #12]
 8007038:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800703c:	4641      	mov	r1, r8
 800703e:	1851      	adds	r1, r2, r1
 8007040:	6039      	str	r1, [r7, #0]
 8007042:	4649      	mov	r1, r9
 8007044:	414b      	adcs	r3, r1
 8007046:	607b      	str	r3, [r7, #4]
 8007048:	f04f 0200 	mov.w	r2, #0
 800704c:	f04f 0300 	mov.w	r3, #0
 8007050:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007054:	4659      	mov	r1, fp
 8007056:	00cb      	lsls	r3, r1, #3
 8007058:	4651      	mov	r1, sl
 800705a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800705e:	4651      	mov	r1, sl
 8007060:	00ca      	lsls	r2, r1, #3
 8007062:	4610      	mov	r0, r2
 8007064:	4619      	mov	r1, r3
 8007066:	4603      	mov	r3, r0
 8007068:	4642      	mov	r2, r8
 800706a:	189b      	adds	r3, r3, r2
 800706c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800706e:	464b      	mov	r3, r9
 8007070:	460a      	mov	r2, r1
 8007072:	eb42 0303 	adc.w	r3, r2, r3
 8007076:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	663b      	str	r3, [r7, #96]	@ 0x60
 8007082:	667a      	str	r2, [r7, #100]	@ 0x64
 8007084:	f04f 0200 	mov.w	r2, #0
 8007088:	f04f 0300 	mov.w	r3, #0
 800708c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007090:	4649      	mov	r1, r9
 8007092:	008b      	lsls	r3, r1, #2
 8007094:	4641      	mov	r1, r8
 8007096:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800709a:	4641      	mov	r1, r8
 800709c:	008a      	lsls	r2, r1, #2
 800709e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80070a2:	f7f9 fda1 	bl	8000be8 <__aeabi_uldivmod>
 80070a6:	4602      	mov	r2, r0
 80070a8:	460b      	mov	r3, r1
 80070aa:	4b0d      	ldr	r3, [pc, #52]	@ (80070e0 <UART_SetConfig+0x4e4>)
 80070ac:	fba3 1302 	umull	r1, r3, r3, r2
 80070b0:	095b      	lsrs	r3, r3, #5
 80070b2:	2164      	movs	r1, #100	@ 0x64
 80070b4:	fb01 f303 	mul.w	r3, r1, r3
 80070b8:	1ad3      	subs	r3, r2, r3
 80070ba:	011b      	lsls	r3, r3, #4
 80070bc:	3332      	adds	r3, #50	@ 0x32
 80070be:	4a08      	ldr	r2, [pc, #32]	@ (80070e0 <UART_SetConfig+0x4e4>)
 80070c0:	fba2 2303 	umull	r2, r3, r2, r3
 80070c4:	095b      	lsrs	r3, r3, #5
 80070c6:	f003 020f 	and.w	r2, r3, #15
 80070ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4422      	add	r2, r4
 80070d2:	609a      	str	r2, [r3, #8]
}
 80070d4:	bf00      	nop
 80070d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80070da:	46bd      	mov	sp, r7
 80070dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070e0:	51eb851f 	.word	0x51eb851f

080070e4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80070e4:	b084      	sub	sp, #16
 80070e6:	b580      	push	{r7, lr}
 80070e8:	b084      	sub	sp, #16
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6078      	str	r0, [r7, #4]
 80070ee:	f107 001c 	add.w	r0, r7, #28
 80070f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80070f6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80070fa:	2b01      	cmp	r3, #1
 80070fc:	d123      	bne.n	8007146 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007102:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	68db      	ldr	r3, [r3, #12]
 800710e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007112:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007116:	687a      	ldr	r2, [r7, #4]
 8007118:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	68db      	ldr	r3, [r3, #12]
 800711e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007126:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800712a:	2b01      	cmp	r3, #1
 800712c:	d105      	bne.n	800713a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	68db      	ldr	r3, [r3, #12]
 8007132:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 faa0 	bl	8007680 <USB_CoreReset>
 8007140:	4603      	mov	r3, r0
 8007142:	73fb      	strb	r3, [r7, #15]
 8007144:	e01b      	b.n	800717e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	68db      	ldr	r3, [r3, #12]
 800714a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 fa94 	bl	8007680 <USB_CoreReset>
 8007158:	4603      	mov	r3, r0
 800715a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800715c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007160:	2b00      	cmp	r3, #0
 8007162:	d106      	bne.n	8007172 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007168:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	639a      	str	r2, [r3, #56]	@ 0x38
 8007170:	e005      	b.n	800717e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007176:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800717e:	7fbb      	ldrb	r3, [r7, #30]
 8007180:	2b01      	cmp	r3, #1
 8007182:	d10b      	bne.n	800719c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	f043 0206 	orr.w	r2, r3, #6
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	f043 0220 	orr.w	r2, r3, #32
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800719c:	7bfb      	ldrb	r3, [r7, #15]
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3710      	adds	r7, #16
 80071a2:	46bd      	mov	sp, r7
 80071a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80071a8:	b004      	add	sp, #16
 80071aa:	4770      	bx	lr

080071ac <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b083      	sub	sp, #12
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	689b      	ldr	r3, [r3, #8]
 80071b8:	f023 0201 	bic.w	r2, r3, #1
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80071c0:	2300      	movs	r3, #0
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	370c      	adds	r7, #12
 80071c6:	46bd      	mov	sp, r7
 80071c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071cc:	4770      	bx	lr

080071ce <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80071ce:	b580      	push	{r7, lr}
 80071d0:	b084      	sub	sp, #16
 80071d2:	af00      	add	r7, sp, #0
 80071d4:	6078      	str	r0, [r7, #4]
 80071d6:	460b      	mov	r3, r1
 80071d8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80071da:	2300      	movs	r3, #0
 80071dc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	68db      	ldr	r3, [r3, #12]
 80071e2:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80071ea:	78fb      	ldrb	r3, [r7, #3]
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d115      	bne.n	800721c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	68db      	ldr	r3, [r3, #12]
 80071f4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80071fc:	200a      	movs	r0, #10
 80071fe:	f7fb fe91 	bl	8002f24 <HAL_Delay>
      ms += 10U;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	330a      	adds	r3, #10
 8007206:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f000 fa2b 	bl	8007664 <USB_GetMode>
 800720e:	4603      	mov	r3, r0
 8007210:	2b01      	cmp	r3, #1
 8007212:	d01e      	beq.n	8007252 <USB_SetCurrentMode+0x84>
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2bc7      	cmp	r3, #199	@ 0xc7
 8007218:	d9f0      	bls.n	80071fc <USB_SetCurrentMode+0x2e>
 800721a:	e01a      	b.n	8007252 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800721c:	78fb      	ldrb	r3, [r7, #3]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d115      	bne.n	800724e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	68db      	ldr	r3, [r3, #12]
 8007226:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800722e:	200a      	movs	r0, #10
 8007230:	f7fb fe78 	bl	8002f24 <HAL_Delay>
      ms += 10U;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	330a      	adds	r3, #10
 8007238:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 fa12 	bl	8007664 <USB_GetMode>
 8007240:	4603      	mov	r3, r0
 8007242:	2b00      	cmp	r3, #0
 8007244:	d005      	beq.n	8007252 <USB_SetCurrentMode+0x84>
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2bc7      	cmp	r3, #199	@ 0xc7
 800724a:	d9f0      	bls.n	800722e <USB_SetCurrentMode+0x60>
 800724c:	e001      	b.n	8007252 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800724e:	2301      	movs	r3, #1
 8007250:	e005      	b.n	800725e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2bc8      	cmp	r3, #200	@ 0xc8
 8007256:	d101      	bne.n	800725c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007258:	2301      	movs	r3, #1
 800725a:	e000      	b.n	800725e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800725c:	2300      	movs	r3, #0
}
 800725e:	4618      	mov	r0, r3
 8007260:	3710      	adds	r7, #16
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}
	...

08007268 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007268:	b084      	sub	sp, #16
 800726a:	b580      	push	{r7, lr}
 800726c:	b086      	sub	sp, #24
 800726e:	af00      	add	r7, sp, #0
 8007270:	6078      	str	r0, [r7, #4]
 8007272:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007276:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800727a:	2300      	movs	r3, #0
 800727c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007282:	2300      	movs	r3, #0
 8007284:	613b      	str	r3, [r7, #16]
 8007286:	e009      	b.n	800729c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007288:	687a      	ldr	r2, [r7, #4]
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	3340      	adds	r3, #64	@ 0x40
 800728e:	009b      	lsls	r3, r3, #2
 8007290:	4413      	add	r3, r2
 8007292:	2200      	movs	r2, #0
 8007294:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	3301      	adds	r3, #1
 800729a:	613b      	str	r3, [r7, #16]
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	2b0e      	cmp	r3, #14
 80072a0:	d9f2      	bls.n	8007288 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80072a2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d11c      	bne.n	80072e4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	68fa      	ldr	r2, [r7, #12]
 80072b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80072b8:	f043 0302 	orr.w	r3, r3, #2
 80072bc:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072c2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ce:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072da:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	639a      	str	r2, [r3, #56]	@ 0x38
 80072e2:	e00b      	b.n	80072fc <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072e8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072f4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007302:	461a      	mov	r2, r3
 8007304:	2300      	movs	r3, #0
 8007306:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007308:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800730c:	2b01      	cmp	r3, #1
 800730e:	d10d      	bne.n	800732c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007310:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007314:	2b00      	cmp	r3, #0
 8007316:	d104      	bne.n	8007322 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007318:	2100      	movs	r1, #0
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f000 f968 	bl	80075f0 <USB_SetDevSpeed>
 8007320:	e008      	b.n	8007334 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007322:	2101      	movs	r1, #1
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f000 f963 	bl	80075f0 <USB_SetDevSpeed>
 800732a:	e003      	b.n	8007334 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800732c:	2103      	movs	r1, #3
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f000 f95e 	bl	80075f0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007334:	2110      	movs	r1, #16
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 f8fa 	bl	8007530 <USB_FlushTxFifo>
 800733c:	4603      	mov	r3, r0
 800733e:	2b00      	cmp	r3, #0
 8007340:	d001      	beq.n	8007346 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007342:	2301      	movs	r3, #1
 8007344:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f000 f924 	bl	8007594 <USB_FlushRxFifo>
 800734c:	4603      	mov	r3, r0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d001      	beq.n	8007356 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800735c:	461a      	mov	r2, r3
 800735e:	2300      	movs	r3, #0
 8007360:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007368:	461a      	mov	r2, r3
 800736a:	2300      	movs	r3, #0
 800736c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007374:	461a      	mov	r2, r3
 8007376:	2300      	movs	r3, #0
 8007378:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800737a:	2300      	movs	r3, #0
 800737c:	613b      	str	r3, [r7, #16]
 800737e:	e043      	b.n	8007408 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	015a      	lsls	r2, r3, #5
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	4413      	add	r3, r2
 8007388:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007392:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007396:	d118      	bne.n	80073ca <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d10a      	bne.n	80073b4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	015a      	lsls	r2, r3, #5
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	4413      	add	r3, r2
 80073a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073aa:	461a      	mov	r2, r3
 80073ac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80073b0:	6013      	str	r3, [r2, #0]
 80073b2:	e013      	b.n	80073dc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	015a      	lsls	r2, r3, #5
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	4413      	add	r3, r2
 80073bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073c0:	461a      	mov	r2, r3
 80073c2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80073c6:	6013      	str	r3, [r2, #0]
 80073c8:	e008      	b.n	80073dc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	015a      	lsls	r2, r3, #5
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	4413      	add	r3, r2
 80073d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073d6:	461a      	mov	r2, r3
 80073d8:	2300      	movs	r3, #0
 80073da:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	015a      	lsls	r2, r3, #5
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	4413      	add	r3, r2
 80073e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073e8:	461a      	mov	r2, r3
 80073ea:	2300      	movs	r3, #0
 80073ec:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	015a      	lsls	r2, r3, #5
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	4413      	add	r3, r2
 80073f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073fa:	461a      	mov	r2, r3
 80073fc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007400:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	3301      	adds	r3, #1
 8007406:	613b      	str	r3, [r7, #16]
 8007408:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800740c:	461a      	mov	r2, r3
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	4293      	cmp	r3, r2
 8007412:	d3b5      	bcc.n	8007380 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007414:	2300      	movs	r3, #0
 8007416:	613b      	str	r3, [r7, #16]
 8007418:	e043      	b.n	80074a2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	015a      	lsls	r2, r3, #5
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	4413      	add	r3, r2
 8007422:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800742c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007430:	d118      	bne.n	8007464 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d10a      	bne.n	800744e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	015a      	lsls	r2, r3, #5
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	4413      	add	r3, r2
 8007440:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007444:	461a      	mov	r2, r3
 8007446:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800744a:	6013      	str	r3, [r2, #0]
 800744c:	e013      	b.n	8007476 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	015a      	lsls	r2, r3, #5
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	4413      	add	r3, r2
 8007456:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800745a:	461a      	mov	r2, r3
 800745c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007460:	6013      	str	r3, [r2, #0]
 8007462:	e008      	b.n	8007476 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007464:	693b      	ldr	r3, [r7, #16]
 8007466:	015a      	lsls	r2, r3, #5
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	4413      	add	r3, r2
 800746c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007470:	461a      	mov	r2, r3
 8007472:	2300      	movs	r3, #0
 8007474:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	015a      	lsls	r2, r3, #5
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	4413      	add	r3, r2
 800747e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007482:	461a      	mov	r2, r3
 8007484:	2300      	movs	r3, #0
 8007486:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	015a      	lsls	r2, r3, #5
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	4413      	add	r3, r2
 8007490:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007494:	461a      	mov	r2, r3
 8007496:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800749a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800749c:	693b      	ldr	r3, [r7, #16]
 800749e:	3301      	adds	r3, #1
 80074a0:	613b      	str	r3, [r7, #16]
 80074a2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80074a6:	461a      	mov	r2, r3
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d3b5      	bcc.n	800741a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074b4:	691b      	ldr	r3, [r3, #16]
 80074b6:	68fa      	ldr	r2, [r7, #12]
 80074b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80074bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074c0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80074ce:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80074d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d105      	bne.n	80074e4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	699b      	ldr	r3, [r3, #24]
 80074dc:	f043 0210 	orr.w	r2, r3, #16
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	699a      	ldr	r2, [r3, #24]
 80074e8:	4b10      	ldr	r3, [pc, #64]	@ (800752c <USB_DevInit+0x2c4>)
 80074ea:	4313      	orrs	r3, r2
 80074ec:	687a      	ldr	r2, [r7, #4]
 80074ee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80074f0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d005      	beq.n	8007504 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	699b      	ldr	r3, [r3, #24]
 80074fc:	f043 0208 	orr.w	r2, r3, #8
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007504:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007508:	2b01      	cmp	r3, #1
 800750a:	d107      	bne.n	800751c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	699b      	ldr	r3, [r3, #24]
 8007510:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007514:	f043 0304 	orr.w	r3, r3, #4
 8007518:	687a      	ldr	r2, [r7, #4]
 800751a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800751c:	7dfb      	ldrb	r3, [r7, #23]
}
 800751e:	4618      	mov	r0, r3
 8007520:	3718      	adds	r7, #24
 8007522:	46bd      	mov	sp, r7
 8007524:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007528:	b004      	add	sp, #16
 800752a:	4770      	bx	lr
 800752c:	803c3800 	.word	0x803c3800

08007530 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007530:	b480      	push	{r7}
 8007532:	b085      	sub	sp, #20
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
 8007538:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800753a:	2300      	movs	r3, #0
 800753c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	3301      	adds	r3, #1
 8007542:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800754a:	d901      	bls.n	8007550 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800754c:	2303      	movs	r3, #3
 800754e:	e01b      	b.n	8007588 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	691b      	ldr	r3, [r3, #16]
 8007554:	2b00      	cmp	r3, #0
 8007556:	daf2      	bge.n	800753e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007558:	2300      	movs	r3, #0
 800755a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	019b      	lsls	r3, r3, #6
 8007560:	f043 0220 	orr.w	r2, r3, #32
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	3301      	adds	r3, #1
 800756c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007574:	d901      	bls.n	800757a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007576:	2303      	movs	r3, #3
 8007578:	e006      	b.n	8007588 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	691b      	ldr	r3, [r3, #16]
 800757e:	f003 0320 	and.w	r3, r3, #32
 8007582:	2b20      	cmp	r3, #32
 8007584:	d0f0      	beq.n	8007568 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007586:	2300      	movs	r3, #0
}
 8007588:	4618      	mov	r0, r3
 800758a:	3714      	adds	r7, #20
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr

08007594 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007594:	b480      	push	{r7}
 8007596:	b085      	sub	sp, #20
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800759c:	2300      	movs	r3, #0
 800759e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	3301      	adds	r3, #1
 80075a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80075ac:	d901      	bls.n	80075b2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80075ae:	2303      	movs	r3, #3
 80075b0:	e018      	b.n	80075e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	691b      	ldr	r3, [r3, #16]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	daf2      	bge.n	80075a0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80075ba:	2300      	movs	r3, #0
 80075bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2210      	movs	r2, #16
 80075c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	3301      	adds	r3, #1
 80075c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80075d0:	d901      	bls.n	80075d6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80075d2:	2303      	movs	r3, #3
 80075d4:	e006      	b.n	80075e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	691b      	ldr	r3, [r3, #16]
 80075da:	f003 0310 	and.w	r3, r3, #16
 80075de:	2b10      	cmp	r3, #16
 80075e0:	d0f0      	beq.n	80075c4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80075e2:	2300      	movs	r3, #0
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3714      	adds	r7, #20
 80075e8:	46bd      	mov	sp, r7
 80075ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ee:	4770      	bx	lr

080075f0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b085      	sub	sp, #20
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
 80075f8:	460b      	mov	r3, r1
 80075fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	78fb      	ldrb	r3, [r7, #3]
 800760a:	68f9      	ldr	r1, [r7, #12]
 800760c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007610:	4313      	orrs	r3, r2
 8007612:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007614:	2300      	movs	r3, #0
}
 8007616:	4618      	mov	r0, r3
 8007618:	3714      	adds	r7, #20
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr

08007622 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007622:	b480      	push	{r7}
 8007624:	b085      	sub	sp, #20
 8007626:	af00      	add	r7, sp, #0
 8007628:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	68fa      	ldr	r2, [r7, #12]
 8007638:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800763c:	f023 0303 	bic.w	r3, r3, #3
 8007640:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	68fa      	ldr	r2, [r7, #12]
 800764c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007650:	f043 0302 	orr.w	r3, r3, #2
 8007654:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007656:	2300      	movs	r3, #0
}
 8007658:	4618      	mov	r0, r3
 800765a:	3714      	adds	r7, #20
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr

08007664 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	695b      	ldr	r3, [r3, #20]
 8007670:	f003 0301 	and.w	r3, r3, #1
}
 8007674:	4618      	mov	r0, r3
 8007676:	370c      	adds	r7, #12
 8007678:	46bd      	mov	sp, r7
 800767a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767e:	4770      	bx	lr

08007680 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007680:	b480      	push	{r7}
 8007682:	b085      	sub	sp, #20
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007688:	2300      	movs	r3, #0
 800768a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	3301      	adds	r3, #1
 8007690:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007698:	d901      	bls.n	800769e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800769a:	2303      	movs	r3, #3
 800769c:	e01b      	b.n	80076d6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	691b      	ldr	r3, [r3, #16]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	daf2      	bge.n	800768c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80076a6:	2300      	movs	r3, #0
 80076a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	691b      	ldr	r3, [r3, #16]
 80076ae:	f043 0201 	orr.w	r2, r3, #1
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	3301      	adds	r3, #1
 80076ba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80076c2:	d901      	bls.n	80076c8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80076c4:	2303      	movs	r3, #3
 80076c6:	e006      	b.n	80076d6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	691b      	ldr	r3, [r3, #16]
 80076cc:	f003 0301 	and.w	r3, r3, #1
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	d0f0      	beq.n	80076b6 <USB_CoreReset+0x36>

  return HAL_OK;
 80076d4:	2300      	movs	r3, #0
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3714      	adds	r7, #20
 80076da:	46bd      	mov	sp, r7
 80076dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e0:	4770      	bx	lr

080076e2 <__cvt>:
 80076e2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80076e6:	ec57 6b10 	vmov	r6, r7, d0
 80076ea:	2f00      	cmp	r7, #0
 80076ec:	460c      	mov	r4, r1
 80076ee:	4619      	mov	r1, r3
 80076f0:	463b      	mov	r3, r7
 80076f2:	bfbb      	ittet	lt
 80076f4:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80076f8:	461f      	movlt	r7, r3
 80076fa:	2300      	movge	r3, #0
 80076fc:	232d      	movlt	r3, #45	@ 0x2d
 80076fe:	700b      	strb	r3, [r1, #0]
 8007700:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007702:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007706:	4691      	mov	r9, r2
 8007708:	f023 0820 	bic.w	r8, r3, #32
 800770c:	bfbc      	itt	lt
 800770e:	4632      	movlt	r2, r6
 8007710:	4616      	movlt	r6, r2
 8007712:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007716:	d005      	beq.n	8007724 <__cvt+0x42>
 8007718:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800771c:	d100      	bne.n	8007720 <__cvt+0x3e>
 800771e:	3401      	adds	r4, #1
 8007720:	2102      	movs	r1, #2
 8007722:	e000      	b.n	8007726 <__cvt+0x44>
 8007724:	2103      	movs	r1, #3
 8007726:	ab03      	add	r3, sp, #12
 8007728:	9301      	str	r3, [sp, #4]
 800772a:	ab02      	add	r3, sp, #8
 800772c:	9300      	str	r3, [sp, #0]
 800772e:	ec47 6b10 	vmov	d0, r6, r7
 8007732:	4653      	mov	r3, sl
 8007734:	4622      	mov	r2, r4
 8007736:	f000 fe13 	bl	8008360 <_dtoa_r>
 800773a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800773e:	4605      	mov	r5, r0
 8007740:	d119      	bne.n	8007776 <__cvt+0x94>
 8007742:	f019 0f01 	tst.w	r9, #1
 8007746:	d00e      	beq.n	8007766 <__cvt+0x84>
 8007748:	eb00 0904 	add.w	r9, r0, r4
 800774c:	2200      	movs	r2, #0
 800774e:	2300      	movs	r3, #0
 8007750:	4630      	mov	r0, r6
 8007752:	4639      	mov	r1, r7
 8007754:	f7f9 f9b8 	bl	8000ac8 <__aeabi_dcmpeq>
 8007758:	b108      	cbz	r0, 800775e <__cvt+0x7c>
 800775a:	f8cd 900c 	str.w	r9, [sp, #12]
 800775e:	2230      	movs	r2, #48	@ 0x30
 8007760:	9b03      	ldr	r3, [sp, #12]
 8007762:	454b      	cmp	r3, r9
 8007764:	d31e      	bcc.n	80077a4 <__cvt+0xc2>
 8007766:	9b03      	ldr	r3, [sp, #12]
 8007768:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800776a:	1b5b      	subs	r3, r3, r5
 800776c:	4628      	mov	r0, r5
 800776e:	6013      	str	r3, [r2, #0]
 8007770:	b004      	add	sp, #16
 8007772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007776:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800777a:	eb00 0904 	add.w	r9, r0, r4
 800777e:	d1e5      	bne.n	800774c <__cvt+0x6a>
 8007780:	7803      	ldrb	r3, [r0, #0]
 8007782:	2b30      	cmp	r3, #48	@ 0x30
 8007784:	d10a      	bne.n	800779c <__cvt+0xba>
 8007786:	2200      	movs	r2, #0
 8007788:	2300      	movs	r3, #0
 800778a:	4630      	mov	r0, r6
 800778c:	4639      	mov	r1, r7
 800778e:	f7f9 f99b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007792:	b918      	cbnz	r0, 800779c <__cvt+0xba>
 8007794:	f1c4 0401 	rsb	r4, r4, #1
 8007798:	f8ca 4000 	str.w	r4, [sl]
 800779c:	f8da 3000 	ldr.w	r3, [sl]
 80077a0:	4499      	add	r9, r3
 80077a2:	e7d3      	b.n	800774c <__cvt+0x6a>
 80077a4:	1c59      	adds	r1, r3, #1
 80077a6:	9103      	str	r1, [sp, #12]
 80077a8:	701a      	strb	r2, [r3, #0]
 80077aa:	e7d9      	b.n	8007760 <__cvt+0x7e>

080077ac <__exponent>:
 80077ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077ae:	2900      	cmp	r1, #0
 80077b0:	bfba      	itte	lt
 80077b2:	4249      	neglt	r1, r1
 80077b4:	232d      	movlt	r3, #45	@ 0x2d
 80077b6:	232b      	movge	r3, #43	@ 0x2b
 80077b8:	2909      	cmp	r1, #9
 80077ba:	7002      	strb	r2, [r0, #0]
 80077bc:	7043      	strb	r3, [r0, #1]
 80077be:	dd29      	ble.n	8007814 <__exponent+0x68>
 80077c0:	f10d 0307 	add.w	r3, sp, #7
 80077c4:	461d      	mov	r5, r3
 80077c6:	270a      	movs	r7, #10
 80077c8:	461a      	mov	r2, r3
 80077ca:	fbb1 f6f7 	udiv	r6, r1, r7
 80077ce:	fb07 1416 	mls	r4, r7, r6, r1
 80077d2:	3430      	adds	r4, #48	@ 0x30
 80077d4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80077d8:	460c      	mov	r4, r1
 80077da:	2c63      	cmp	r4, #99	@ 0x63
 80077dc:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80077e0:	4631      	mov	r1, r6
 80077e2:	dcf1      	bgt.n	80077c8 <__exponent+0x1c>
 80077e4:	3130      	adds	r1, #48	@ 0x30
 80077e6:	1e94      	subs	r4, r2, #2
 80077e8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80077ec:	1c41      	adds	r1, r0, #1
 80077ee:	4623      	mov	r3, r4
 80077f0:	42ab      	cmp	r3, r5
 80077f2:	d30a      	bcc.n	800780a <__exponent+0x5e>
 80077f4:	f10d 0309 	add.w	r3, sp, #9
 80077f8:	1a9b      	subs	r3, r3, r2
 80077fa:	42ac      	cmp	r4, r5
 80077fc:	bf88      	it	hi
 80077fe:	2300      	movhi	r3, #0
 8007800:	3302      	adds	r3, #2
 8007802:	4403      	add	r3, r0
 8007804:	1a18      	subs	r0, r3, r0
 8007806:	b003      	add	sp, #12
 8007808:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800780a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800780e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007812:	e7ed      	b.n	80077f0 <__exponent+0x44>
 8007814:	2330      	movs	r3, #48	@ 0x30
 8007816:	3130      	adds	r1, #48	@ 0x30
 8007818:	7083      	strb	r3, [r0, #2]
 800781a:	70c1      	strb	r1, [r0, #3]
 800781c:	1d03      	adds	r3, r0, #4
 800781e:	e7f1      	b.n	8007804 <__exponent+0x58>

08007820 <_printf_float>:
 8007820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007824:	b08d      	sub	sp, #52	@ 0x34
 8007826:	460c      	mov	r4, r1
 8007828:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800782c:	4616      	mov	r6, r2
 800782e:	461f      	mov	r7, r3
 8007830:	4605      	mov	r5, r0
 8007832:	f000 fccb 	bl	80081cc <_localeconv_r>
 8007836:	6803      	ldr	r3, [r0, #0]
 8007838:	9304      	str	r3, [sp, #16]
 800783a:	4618      	mov	r0, r3
 800783c:	f7f8 fd18 	bl	8000270 <strlen>
 8007840:	2300      	movs	r3, #0
 8007842:	930a      	str	r3, [sp, #40]	@ 0x28
 8007844:	f8d8 3000 	ldr.w	r3, [r8]
 8007848:	9005      	str	r0, [sp, #20]
 800784a:	3307      	adds	r3, #7
 800784c:	f023 0307 	bic.w	r3, r3, #7
 8007850:	f103 0208 	add.w	r2, r3, #8
 8007854:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007858:	f8d4 b000 	ldr.w	fp, [r4]
 800785c:	f8c8 2000 	str.w	r2, [r8]
 8007860:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007864:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007868:	9307      	str	r3, [sp, #28]
 800786a:	f8cd 8018 	str.w	r8, [sp, #24]
 800786e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007872:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007876:	4b9c      	ldr	r3, [pc, #624]	@ (8007ae8 <_printf_float+0x2c8>)
 8007878:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800787c:	f7f9 f956 	bl	8000b2c <__aeabi_dcmpun>
 8007880:	bb70      	cbnz	r0, 80078e0 <_printf_float+0xc0>
 8007882:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007886:	4b98      	ldr	r3, [pc, #608]	@ (8007ae8 <_printf_float+0x2c8>)
 8007888:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800788c:	f7f9 f930 	bl	8000af0 <__aeabi_dcmple>
 8007890:	bb30      	cbnz	r0, 80078e0 <_printf_float+0xc0>
 8007892:	2200      	movs	r2, #0
 8007894:	2300      	movs	r3, #0
 8007896:	4640      	mov	r0, r8
 8007898:	4649      	mov	r1, r9
 800789a:	f7f9 f91f 	bl	8000adc <__aeabi_dcmplt>
 800789e:	b110      	cbz	r0, 80078a6 <_printf_float+0x86>
 80078a0:	232d      	movs	r3, #45	@ 0x2d
 80078a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80078a6:	4a91      	ldr	r2, [pc, #580]	@ (8007aec <_printf_float+0x2cc>)
 80078a8:	4b91      	ldr	r3, [pc, #580]	@ (8007af0 <_printf_float+0x2d0>)
 80078aa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80078ae:	bf94      	ite	ls
 80078b0:	4690      	movls	r8, r2
 80078b2:	4698      	movhi	r8, r3
 80078b4:	2303      	movs	r3, #3
 80078b6:	6123      	str	r3, [r4, #16]
 80078b8:	f02b 0304 	bic.w	r3, fp, #4
 80078bc:	6023      	str	r3, [r4, #0]
 80078be:	f04f 0900 	mov.w	r9, #0
 80078c2:	9700      	str	r7, [sp, #0]
 80078c4:	4633      	mov	r3, r6
 80078c6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80078c8:	4621      	mov	r1, r4
 80078ca:	4628      	mov	r0, r5
 80078cc:	f000 f9d2 	bl	8007c74 <_printf_common>
 80078d0:	3001      	adds	r0, #1
 80078d2:	f040 808d 	bne.w	80079f0 <_printf_float+0x1d0>
 80078d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80078da:	b00d      	add	sp, #52	@ 0x34
 80078dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078e0:	4642      	mov	r2, r8
 80078e2:	464b      	mov	r3, r9
 80078e4:	4640      	mov	r0, r8
 80078e6:	4649      	mov	r1, r9
 80078e8:	f7f9 f920 	bl	8000b2c <__aeabi_dcmpun>
 80078ec:	b140      	cbz	r0, 8007900 <_printf_float+0xe0>
 80078ee:	464b      	mov	r3, r9
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	bfbc      	itt	lt
 80078f4:	232d      	movlt	r3, #45	@ 0x2d
 80078f6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80078fa:	4a7e      	ldr	r2, [pc, #504]	@ (8007af4 <_printf_float+0x2d4>)
 80078fc:	4b7e      	ldr	r3, [pc, #504]	@ (8007af8 <_printf_float+0x2d8>)
 80078fe:	e7d4      	b.n	80078aa <_printf_float+0x8a>
 8007900:	6863      	ldr	r3, [r4, #4]
 8007902:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007906:	9206      	str	r2, [sp, #24]
 8007908:	1c5a      	adds	r2, r3, #1
 800790a:	d13b      	bne.n	8007984 <_printf_float+0x164>
 800790c:	2306      	movs	r3, #6
 800790e:	6063      	str	r3, [r4, #4]
 8007910:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007914:	2300      	movs	r3, #0
 8007916:	6022      	str	r2, [r4, #0]
 8007918:	9303      	str	r3, [sp, #12]
 800791a:	ab0a      	add	r3, sp, #40	@ 0x28
 800791c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007920:	ab09      	add	r3, sp, #36	@ 0x24
 8007922:	9300      	str	r3, [sp, #0]
 8007924:	6861      	ldr	r1, [r4, #4]
 8007926:	ec49 8b10 	vmov	d0, r8, r9
 800792a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800792e:	4628      	mov	r0, r5
 8007930:	f7ff fed7 	bl	80076e2 <__cvt>
 8007934:	9b06      	ldr	r3, [sp, #24]
 8007936:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007938:	2b47      	cmp	r3, #71	@ 0x47
 800793a:	4680      	mov	r8, r0
 800793c:	d129      	bne.n	8007992 <_printf_float+0x172>
 800793e:	1cc8      	adds	r0, r1, #3
 8007940:	db02      	blt.n	8007948 <_printf_float+0x128>
 8007942:	6863      	ldr	r3, [r4, #4]
 8007944:	4299      	cmp	r1, r3
 8007946:	dd41      	ble.n	80079cc <_printf_float+0x1ac>
 8007948:	f1aa 0a02 	sub.w	sl, sl, #2
 800794c:	fa5f fa8a 	uxtb.w	sl, sl
 8007950:	3901      	subs	r1, #1
 8007952:	4652      	mov	r2, sl
 8007954:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007958:	9109      	str	r1, [sp, #36]	@ 0x24
 800795a:	f7ff ff27 	bl	80077ac <__exponent>
 800795e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007960:	1813      	adds	r3, r2, r0
 8007962:	2a01      	cmp	r2, #1
 8007964:	4681      	mov	r9, r0
 8007966:	6123      	str	r3, [r4, #16]
 8007968:	dc02      	bgt.n	8007970 <_printf_float+0x150>
 800796a:	6822      	ldr	r2, [r4, #0]
 800796c:	07d2      	lsls	r2, r2, #31
 800796e:	d501      	bpl.n	8007974 <_printf_float+0x154>
 8007970:	3301      	adds	r3, #1
 8007972:	6123      	str	r3, [r4, #16]
 8007974:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007978:	2b00      	cmp	r3, #0
 800797a:	d0a2      	beq.n	80078c2 <_printf_float+0xa2>
 800797c:	232d      	movs	r3, #45	@ 0x2d
 800797e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007982:	e79e      	b.n	80078c2 <_printf_float+0xa2>
 8007984:	9a06      	ldr	r2, [sp, #24]
 8007986:	2a47      	cmp	r2, #71	@ 0x47
 8007988:	d1c2      	bne.n	8007910 <_printf_float+0xf0>
 800798a:	2b00      	cmp	r3, #0
 800798c:	d1c0      	bne.n	8007910 <_printf_float+0xf0>
 800798e:	2301      	movs	r3, #1
 8007990:	e7bd      	b.n	800790e <_printf_float+0xee>
 8007992:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007996:	d9db      	bls.n	8007950 <_printf_float+0x130>
 8007998:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800799c:	d118      	bne.n	80079d0 <_printf_float+0x1b0>
 800799e:	2900      	cmp	r1, #0
 80079a0:	6863      	ldr	r3, [r4, #4]
 80079a2:	dd0b      	ble.n	80079bc <_printf_float+0x19c>
 80079a4:	6121      	str	r1, [r4, #16]
 80079a6:	b913      	cbnz	r3, 80079ae <_printf_float+0x18e>
 80079a8:	6822      	ldr	r2, [r4, #0]
 80079aa:	07d0      	lsls	r0, r2, #31
 80079ac:	d502      	bpl.n	80079b4 <_printf_float+0x194>
 80079ae:	3301      	adds	r3, #1
 80079b0:	440b      	add	r3, r1
 80079b2:	6123      	str	r3, [r4, #16]
 80079b4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80079b6:	f04f 0900 	mov.w	r9, #0
 80079ba:	e7db      	b.n	8007974 <_printf_float+0x154>
 80079bc:	b913      	cbnz	r3, 80079c4 <_printf_float+0x1a4>
 80079be:	6822      	ldr	r2, [r4, #0]
 80079c0:	07d2      	lsls	r2, r2, #31
 80079c2:	d501      	bpl.n	80079c8 <_printf_float+0x1a8>
 80079c4:	3302      	adds	r3, #2
 80079c6:	e7f4      	b.n	80079b2 <_printf_float+0x192>
 80079c8:	2301      	movs	r3, #1
 80079ca:	e7f2      	b.n	80079b2 <_printf_float+0x192>
 80079cc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80079d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079d2:	4299      	cmp	r1, r3
 80079d4:	db05      	blt.n	80079e2 <_printf_float+0x1c2>
 80079d6:	6823      	ldr	r3, [r4, #0]
 80079d8:	6121      	str	r1, [r4, #16]
 80079da:	07d8      	lsls	r0, r3, #31
 80079dc:	d5ea      	bpl.n	80079b4 <_printf_float+0x194>
 80079de:	1c4b      	adds	r3, r1, #1
 80079e0:	e7e7      	b.n	80079b2 <_printf_float+0x192>
 80079e2:	2900      	cmp	r1, #0
 80079e4:	bfd4      	ite	le
 80079e6:	f1c1 0202 	rsble	r2, r1, #2
 80079ea:	2201      	movgt	r2, #1
 80079ec:	4413      	add	r3, r2
 80079ee:	e7e0      	b.n	80079b2 <_printf_float+0x192>
 80079f0:	6823      	ldr	r3, [r4, #0]
 80079f2:	055a      	lsls	r2, r3, #21
 80079f4:	d407      	bmi.n	8007a06 <_printf_float+0x1e6>
 80079f6:	6923      	ldr	r3, [r4, #16]
 80079f8:	4642      	mov	r2, r8
 80079fa:	4631      	mov	r1, r6
 80079fc:	4628      	mov	r0, r5
 80079fe:	47b8      	blx	r7
 8007a00:	3001      	adds	r0, #1
 8007a02:	d12b      	bne.n	8007a5c <_printf_float+0x23c>
 8007a04:	e767      	b.n	80078d6 <_printf_float+0xb6>
 8007a06:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007a0a:	f240 80dd 	bls.w	8007bc8 <_printf_float+0x3a8>
 8007a0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007a12:	2200      	movs	r2, #0
 8007a14:	2300      	movs	r3, #0
 8007a16:	f7f9 f857 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a1a:	2800      	cmp	r0, #0
 8007a1c:	d033      	beq.n	8007a86 <_printf_float+0x266>
 8007a1e:	4a37      	ldr	r2, [pc, #220]	@ (8007afc <_printf_float+0x2dc>)
 8007a20:	2301      	movs	r3, #1
 8007a22:	4631      	mov	r1, r6
 8007a24:	4628      	mov	r0, r5
 8007a26:	47b8      	blx	r7
 8007a28:	3001      	adds	r0, #1
 8007a2a:	f43f af54 	beq.w	80078d6 <_printf_float+0xb6>
 8007a2e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007a32:	4543      	cmp	r3, r8
 8007a34:	db02      	blt.n	8007a3c <_printf_float+0x21c>
 8007a36:	6823      	ldr	r3, [r4, #0]
 8007a38:	07d8      	lsls	r0, r3, #31
 8007a3a:	d50f      	bpl.n	8007a5c <_printf_float+0x23c>
 8007a3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a40:	4631      	mov	r1, r6
 8007a42:	4628      	mov	r0, r5
 8007a44:	47b8      	blx	r7
 8007a46:	3001      	adds	r0, #1
 8007a48:	f43f af45 	beq.w	80078d6 <_printf_float+0xb6>
 8007a4c:	f04f 0900 	mov.w	r9, #0
 8007a50:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8007a54:	f104 0a1a 	add.w	sl, r4, #26
 8007a58:	45c8      	cmp	r8, r9
 8007a5a:	dc09      	bgt.n	8007a70 <_printf_float+0x250>
 8007a5c:	6823      	ldr	r3, [r4, #0]
 8007a5e:	079b      	lsls	r3, r3, #30
 8007a60:	f100 8103 	bmi.w	8007c6a <_printf_float+0x44a>
 8007a64:	68e0      	ldr	r0, [r4, #12]
 8007a66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a68:	4298      	cmp	r0, r3
 8007a6a:	bfb8      	it	lt
 8007a6c:	4618      	movlt	r0, r3
 8007a6e:	e734      	b.n	80078da <_printf_float+0xba>
 8007a70:	2301      	movs	r3, #1
 8007a72:	4652      	mov	r2, sl
 8007a74:	4631      	mov	r1, r6
 8007a76:	4628      	mov	r0, r5
 8007a78:	47b8      	blx	r7
 8007a7a:	3001      	adds	r0, #1
 8007a7c:	f43f af2b 	beq.w	80078d6 <_printf_float+0xb6>
 8007a80:	f109 0901 	add.w	r9, r9, #1
 8007a84:	e7e8      	b.n	8007a58 <_printf_float+0x238>
 8007a86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	dc39      	bgt.n	8007b00 <_printf_float+0x2e0>
 8007a8c:	4a1b      	ldr	r2, [pc, #108]	@ (8007afc <_printf_float+0x2dc>)
 8007a8e:	2301      	movs	r3, #1
 8007a90:	4631      	mov	r1, r6
 8007a92:	4628      	mov	r0, r5
 8007a94:	47b8      	blx	r7
 8007a96:	3001      	adds	r0, #1
 8007a98:	f43f af1d 	beq.w	80078d6 <_printf_float+0xb6>
 8007a9c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007aa0:	ea59 0303 	orrs.w	r3, r9, r3
 8007aa4:	d102      	bne.n	8007aac <_printf_float+0x28c>
 8007aa6:	6823      	ldr	r3, [r4, #0]
 8007aa8:	07d9      	lsls	r1, r3, #31
 8007aaa:	d5d7      	bpl.n	8007a5c <_printf_float+0x23c>
 8007aac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ab0:	4631      	mov	r1, r6
 8007ab2:	4628      	mov	r0, r5
 8007ab4:	47b8      	blx	r7
 8007ab6:	3001      	adds	r0, #1
 8007ab8:	f43f af0d 	beq.w	80078d6 <_printf_float+0xb6>
 8007abc:	f04f 0a00 	mov.w	sl, #0
 8007ac0:	f104 0b1a 	add.w	fp, r4, #26
 8007ac4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ac6:	425b      	negs	r3, r3
 8007ac8:	4553      	cmp	r3, sl
 8007aca:	dc01      	bgt.n	8007ad0 <_printf_float+0x2b0>
 8007acc:	464b      	mov	r3, r9
 8007ace:	e793      	b.n	80079f8 <_printf_float+0x1d8>
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	465a      	mov	r2, fp
 8007ad4:	4631      	mov	r1, r6
 8007ad6:	4628      	mov	r0, r5
 8007ad8:	47b8      	blx	r7
 8007ada:	3001      	adds	r0, #1
 8007adc:	f43f aefb 	beq.w	80078d6 <_printf_float+0xb6>
 8007ae0:	f10a 0a01 	add.w	sl, sl, #1
 8007ae4:	e7ee      	b.n	8007ac4 <_printf_float+0x2a4>
 8007ae6:	bf00      	nop
 8007ae8:	7fefffff 	.word	0x7fefffff
 8007aec:	0800a4b0 	.word	0x0800a4b0
 8007af0:	0800a4b4 	.word	0x0800a4b4
 8007af4:	0800a4b8 	.word	0x0800a4b8
 8007af8:	0800a4bc 	.word	0x0800a4bc
 8007afc:	0800a4c0 	.word	0x0800a4c0
 8007b00:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007b02:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007b06:	4553      	cmp	r3, sl
 8007b08:	bfa8      	it	ge
 8007b0a:	4653      	movge	r3, sl
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	4699      	mov	r9, r3
 8007b10:	dc36      	bgt.n	8007b80 <_printf_float+0x360>
 8007b12:	f04f 0b00 	mov.w	fp, #0
 8007b16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b1a:	f104 021a 	add.w	r2, r4, #26
 8007b1e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007b20:	9306      	str	r3, [sp, #24]
 8007b22:	eba3 0309 	sub.w	r3, r3, r9
 8007b26:	455b      	cmp	r3, fp
 8007b28:	dc31      	bgt.n	8007b8e <_printf_float+0x36e>
 8007b2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b2c:	459a      	cmp	sl, r3
 8007b2e:	dc3a      	bgt.n	8007ba6 <_printf_float+0x386>
 8007b30:	6823      	ldr	r3, [r4, #0]
 8007b32:	07da      	lsls	r2, r3, #31
 8007b34:	d437      	bmi.n	8007ba6 <_printf_float+0x386>
 8007b36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b38:	ebaa 0903 	sub.w	r9, sl, r3
 8007b3c:	9b06      	ldr	r3, [sp, #24]
 8007b3e:	ebaa 0303 	sub.w	r3, sl, r3
 8007b42:	4599      	cmp	r9, r3
 8007b44:	bfa8      	it	ge
 8007b46:	4699      	movge	r9, r3
 8007b48:	f1b9 0f00 	cmp.w	r9, #0
 8007b4c:	dc33      	bgt.n	8007bb6 <_printf_float+0x396>
 8007b4e:	f04f 0800 	mov.w	r8, #0
 8007b52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b56:	f104 0b1a 	add.w	fp, r4, #26
 8007b5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b5c:	ebaa 0303 	sub.w	r3, sl, r3
 8007b60:	eba3 0309 	sub.w	r3, r3, r9
 8007b64:	4543      	cmp	r3, r8
 8007b66:	f77f af79 	ble.w	8007a5c <_printf_float+0x23c>
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	465a      	mov	r2, fp
 8007b6e:	4631      	mov	r1, r6
 8007b70:	4628      	mov	r0, r5
 8007b72:	47b8      	blx	r7
 8007b74:	3001      	adds	r0, #1
 8007b76:	f43f aeae 	beq.w	80078d6 <_printf_float+0xb6>
 8007b7a:	f108 0801 	add.w	r8, r8, #1
 8007b7e:	e7ec      	b.n	8007b5a <_printf_float+0x33a>
 8007b80:	4642      	mov	r2, r8
 8007b82:	4631      	mov	r1, r6
 8007b84:	4628      	mov	r0, r5
 8007b86:	47b8      	blx	r7
 8007b88:	3001      	adds	r0, #1
 8007b8a:	d1c2      	bne.n	8007b12 <_printf_float+0x2f2>
 8007b8c:	e6a3      	b.n	80078d6 <_printf_float+0xb6>
 8007b8e:	2301      	movs	r3, #1
 8007b90:	4631      	mov	r1, r6
 8007b92:	4628      	mov	r0, r5
 8007b94:	9206      	str	r2, [sp, #24]
 8007b96:	47b8      	blx	r7
 8007b98:	3001      	adds	r0, #1
 8007b9a:	f43f ae9c 	beq.w	80078d6 <_printf_float+0xb6>
 8007b9e:	9a06      	ldr	r2, [sp, #24]
 8007ba0:	f10b 0b01 	add.w	fp, fp, #1
 8007ba4:	e7bb      	b.n	8007b1e <_printf_float+0x2fe>
 8007ba6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007baa:	4631      	mov	r1, r6
 8007bac:	4628      	mov	r0, r5
 8007bae:	47b8      	blx	r7
 8007bb0:	3001      	adds	r0, #1
 8007bb2:	d1c0      	bne.n	8007b36 <_printf_float+0x316>
 8007bb4:	e68f      	b.n	80078d6 <_printf_float+0xb6>
 8007bb6:	9a06      	ldr	r2, [sp, #24]
 8007bb8:	464b      	mov	r3, r9
 8007bba:	4442      	add	r2, r8
 8007bbc:	4631      	mov	r1, r6
 8007bbe:	4628      	mov	r0, r5
 8007bc0:	47b8      	blx	r7
 8007bc2:	3001      	adds	r0, #1
 8007bc4:	d1c3      	bne.n	8007b4e <_printf_float+0x32e>
 8007bc6:	e686      	b.n	80078d6 <_printf_float+0xb6>
 8007bc8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007bcc:	f1ba 0f01 	cmp.w	sl, #1
 8007bd0:	dc01      	bgt.n	8007bd6 <_printf_float+0x3b6>
 8007bd2:	07db      	lsls	r3, r3, #31
 8007bd4:	d536      	bpl.n	8007c44 <_printf_float+0x424>
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	4642      	mov	r2, r8
 8007bda:	4631      	mov	r1, r6
 8007bdc:	4628      	mov	r0, r5
 8007bde:	47b8      	blx	r7
 8007be0:	3001      	adds	r0, #1
 8007be2:	f43f ae78 	beq.w	80078d6 <_printf_float+0xb6>
 8007be6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bea:	4631      	mov	r1, r6
 8007bec:	4628      	mov	r0, r5
 8007bee:	47b8      	blx	r7
 8007bf0:	3001      	adds	r0, #1
 8007bf2:	f43f ae70 	beq.w	80078d6 <_printf_float+0xb6>
 8007bf6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007c02:	f7f8 ff61 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c06:	b9c0      	cbnz	r0, 8007c3a <_printf_float+0x41a>
 8007c08:	4653      	mov	r3, sl
 8007c0a:	f108 0201 	add.w	r2, r8, #1
 8007c0e:	4631      	mov	r1, r6
 8007c10:	4628      	mov	r0, r5
 8007c12:	47b8      	blx	r7
 8007c14:	3001      	adds	r0, #1
 8007c16:	d10c      	bne.n	8007c32 <_printf_float+0x412>
 8007c18:	e65d      	b.n	80078d6 <_printf_float+0xb6>
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	465a      	mov	r2, fp
 8007c1e:	4631      	mov	r1, r6
 8007c20:	4628      	mov	r0, r5
 8007c22:	47b8      	blx	r7
 8007c24:	3001      	adds	r0, #1
 8007c26:	f43f ae56 	beq.w	80078d6 <_printf_float+0xb6>
 8007c2a:	f108 0801 	add.w	r8, r8, #1
 8007c2e:	45d0      	cmp	r8, sl
 8007c30:	dbf3      	blt.n	8007c1a <_printf_float+0x3fa>
 8007c32:	464b      	mov	r3, r9
 8007c34:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007c38:	e6df      	b.n	80079fa <_printf_float+0x1da>
 8007c3a:	f04f 0800 	mov.w	r8, #0
 8007c3e:	f104 0b1a 	add.w	fp, r4, #26
 8007c42:	e7f4      	b.n	8007c2e <_printf_float+0x40e>
 8007c44:	2301      	movs	r3, #1
 8007c46:	4642      	mov	r2, r8
 8007c48:	e7e1      	b.n	8007c0e <_printf_float+0x3ee>
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	464a      	mov	r2, r9
 8007c4e:	4631      	mov	r1, r6
 8007c50:	4628      	mov	r0, r5
 8007c52:	47b8      	blx	r7
 8007c54:	3001      	adds	r0, #1
 8007c56:	f43f ae3e 	beq.w	80078d6 <_printf_float+0xb6>
 8007c5a:	f108 0801 	add.w	r8, r8, #1
 8007c5e:	68e3      	ldr	r3, [r4, #12]
 8007c60:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007c62:	1a5b      	subs	r3, r3, r1
 8007c64:	4543      	cmp	r3, r8
 8007c66:	dcf0      	bgt.n	8007c4a <_printf_float+0x42a>
 8007c68:	e6fc      	b.n	8007a64 <_printf_float+0x244>
 8007c6a:	f04f 0800 	mov.w	r8, #0
 8007c6e:	f104 0919 	add.w	r9, r4, #25
 8007c72:	e7f4      	b.n	8007c5e <_printf_float+0x43e>

08007c74 <_printf_common>:
 8007c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c78:	4616      	mov	r6, r2
 8007c7a:	4698      	mov	r8, r3
 8007c7c:	688a      	ldr	r2, [r1, #8]
 8007c7e:	690b      	ldr	r3, [r1, #16]
 8007c80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c84:	4293      	cmp	r3, r2
 8007c86:	bfb8      	it	lt
 8007c88:	4613      	movlt	r3, r2
 8007c8a:	6033      	str	r3, [r6, #0]
 8007c8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007c90:	4607      	mov	r7, r0
 8007c92:	460c      	mov	r4, r1
 8007c94:	b10a      	cbz	r2, 8007c9a <_printf_common+0x26>
 8007c96:	3301      	adds	r3, #1
 8007c98:	6033      	str	r3, [r6, #0]
 8007c9a:	6823      	ldr	r3, [r4, #0]
 8007c9c:	0699      	lsls	r1, r3, #26
 8007c9e:	bf42      	ittt	mi
 8007ca0:	6833      	ldrmi	r3, [r6, #0]
 8007ca2:	3302      	addmi	r3, #2
 8007ca4:	6033      	strmi	r3, [r6, #0]
 8007ca6:	6825      	ldr	r5, [r4, #0]
 8007ca8:	f015 0506 	ands.w	r5, r5, #6
 8007cac:	d106      	bne.n	8007cbc <_printf_common+0x48>
 8007cae:	f104 0a19 	add.w	sl, r4, #25
 8007cb2:	68e3      	ldr	r3, [r4, #12]
 8007cb4:	6832      	ldr	r2, [r6, #0]
 8007cb6:	1a9b      	subs	r3, r3, r2
 8007cb8:	42ab      	cmp	r3, r5
 8007cba:	dc26      	bgt.n	8007d0a <_printf_common+0x96>
 8007cbc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007cc0:	6822      	ldr	r2, [r4, #0]
 8007cc2:	3b00      	subs	r3, #0
 8007cc4:	bf18      	it	ne
 8007cc6:	2301      	movne	r3, #1
 8007cc8:	0692      	lsls	r2, r2, #26
 8007cca:	d42b      	bmi.n	8007d24 <_printf_common+0xb0>
 8007ccc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007cd0:	4641      	mov	r1, r8
 8007cd2:	4638      	mov	r0, r7
 8007cd4:	47c8      	blx	r9
 8007cd6:	3001      	adds	r0, #1
 8007cd8:	d01e      	beq.n	8007d18 <_printf_common+0xa4>
 8007cda:	6823      	ldr	r3, [r4, #0]
 8007cdc:	6922      	ldr	r2, [r4, #16]
 8007cde:	f003 0306 	and.w	r3, r3, #6
 8007ce2:	2b04      	cmp	r3, #4
 8007ce4:	bf02      	ittt	eq
 8007ce6:	68e5      	ldreq	r5, [r4, #12]
 8007ce8:	6833      	ldreq	r3, [r6, #0]
 8007cea:	1aed      	subeq	r5, r5, r3
 8007cec:	68a3      	ldr	r3, [r4, #8]
 8007cee:	bf0c      	ite	eq
 8007cf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007cf4:	2500      	movne	r5, #0
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	bfc4      	itt	gt
 8007cfa:	1a9b      	subgt	r3, r3, r2
 8007cfc:	18ed      	addgt	r5, r5, r3
 8007cfe:	2600      	movs	r6, #0
 8007d00:	341a      	adds	r4, #26
 8007d02:	42b5      	cmp	r5, r6
 8007d04:	d11a      	bne.n	8007d3c <_printf_common+0xc8>
 8007d06:	2000      	movs	r0, #0
 8007d08:	e008      	b.n	8007d1c <_printf_common+0xa8>
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	4652      	mov	r2, sl
 8007d0e:	4641      	mov	r1, r8
 8007d10:	4638      	mov	r0, r7
 8007d12:	47c8      	blx	r9
 8007d14:	3001      	adds	r0, #1
 8007d16:	d103      	bne.n	8007d20 <_printf_common+0xac>
 8007d18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d20:	3501      	adds	r5, #1
 8007d22:	e7c6      	b.n	8007cb2 <_printf_common+0x3e>
 8007d24:	18e1      	adds	r1, r4, r3
 8007d26:	1c5a      	adds	r2, r3, #1
 8007d28:	2030      	movs	r0, #48	@ 0x30
 8007d2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007d2e:	4422      	add	r2, r4
 8007d30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007d34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007d38:	3302      	adds	r3, #2
 8007d3a:	e7c7      	b.n	8007ccc <_printf_common+0x58>
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	4622      	mov	r2, r4
 8007d40:	4641      	mov	r1, r8
 8007d42:	4638      	mov	r0, r7
 8007d44:	47c8      	blx	r9
 8007d46:	3001      	adds	r0, #1
 8007d48:	d0e6      	beq.n	8007d18 <_printf_common+0xa4>
 8007d4a:	3601      	adds	r6, #1
 8007d4c:	e7d9      	b.n	8007d02 <_printf_common+0x8e>
	...

08007d50 <_printf_i>:
 8007d50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d54:	7e0f      	ldrb	r7, [r1, #24]
 8007d56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007d58:	2f78      	cmp	r7, #120	@ 0x78
 8007d5a:	4691      	mov	r9, r2
 8007d5c:	4680      	mov	r8, r0
 8007d5e:	460c      	mov	r4, r1
 8007d60:	469a      	mov	sl, r3
 8007d62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007d66:	d807      	bhi.n	8007d78 <_printf_i+0x28>
 8007d68:	2f62      	cmp	r7, #98	@ 0x62
 8007d6a:	d80a      	bhi.n	8007d82 <_printf_i+0x32>
 8007d6c:	2f00      	cmp	r7, #0
 8007d6e:	f000 80d2 	beq.w	8007f16 <_printf_i+0x1c6>
 8007d72:	2f58      	cmp	r7, #88	@ 0x58
 8007d74:	f000 80b9 	beq.w	8007eea <_printf_i+0x19a>
 8007d78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007d80:	e03a      	b.n	8007df8 <_printf_i+0xa8>
 8007d82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007d86:	2b15      	cmp	r3, #21
 8007d88:	d8f6      	bhi.n	8007d78 <_printf_i+0x28>
 8007d8a:	a101      	add	r1, pc, #4	@ (adr r1, 8007d90 <_printf_i+0x40>)
 8007d8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d90:	08007de9 	.word	0x08007de9
 8007d94:	08007dfd 	.word	0x08007dfd
 8007d98:	08007d79 	.word	0x08007d79
 8007d9c:	08007d79 	.word	0x08007d79
 8007da0:	08007d79 	.word	0x08007d79
 8007da4:	08007d79 	.word	0x08007d79
 8007da8:	08007dfd 	.word	0x08007dfd
 8007dac:	08007d79 	.word	0x08007d79
 8007db0:	08007d79 	.word	0x08007d79
 8007db4:	08007d79 	.word	0x08007d79
 8007db8:	08007d79 	.word	0x08007d79
 8007dbc:	08007efd 	.word	0x08007efd
 8007dc0:	08007e27 	.word	0x08007e27
 8007dc4:	08007eb7 	.word	0x08007eb7
 8007dc8:	08007d79 	.word	0x08007d79
 8007dcc:	08007d79 	.word	0x08007d79
 8007dd0:	08007f1f 	.word	0x08007f1f
 8007dd4:	08007d79 	.word	0x08007d79
 8007dd8:	08007e27 	.word	0x08007e27
 8007ddc:	08007d79 	.word	0x08007d79
 8007de0:	08007d79 	.word	0x08007d79
 8007de4:	08007ebf 	.word	0x08007ebf
 8007de8:	6833      	ldr	r3, [r6, #0]
 8007dea:	1d1a      	adds	r2, r3, #4
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	6032      	str	r2, [r6, #0]
 8007df0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007df4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007df8:	2301      	movs	r3, #1
 8007dfa:	e09d      	b.n	8007f38 <_printf_i+0x1e8>
 8007dfc:	6833      	ldr	r3, [r6, #0]
 8007dfe:	6820      	ldr	r0, [r4, #0]
 8007e00:	1d19      	adds	r1, r3, #4
 8007e02:	6031      	str	r1, [r6, #0]
 8007e04:	0606      	lsls	r6, r0, #24
 8007e06:	d501      	bpl.n	8007e0c <_printf_i+0xbc>
 8007e08:	681d      	ldr	r5, [r3, #0]
 8007e0a:	e003      	b.n	8007e14 <_printf_i+0xc4>
 8007e0c:	0645      	lsls	r5, r0, #25
 8007e0e:	d5fb      	bpl.n	8007e08 <_printf_i+0xb8>
 8007e10:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007e14:	2d00      	cmp	r5, #0
 8007e16:	da03      	bge.n	8007e20 <_printf_i+0xd0>
 8007e18:	232d      	movs	r3, #45	@ 0x2d
 8007e1a:	426d      	negs	r5, r5
 8007e1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e20:	4859      	ldr	r0, [pc, #356]	@ (8007f88 <_printf_i+0x238>)
 8007e22:	230a      	movs	r3, #10
 8007e24:	e011      	b.n	8007e4a <_printf_i+0xfa>
 8007e26:	6821      	ldr	r1, [r4, #0]
 8007e28:	6833      	ldr	r3, [r6, #0]
 8007e2a:	0608      	lsls	r0, r1, #24
 8007e2c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007e30:	d402      	bmi.n	8007e38 <_printf_i+0xe8>
 8007e32:	0649      	lsls	r1, r1, #25
 8007e34:	bf48      	it	mi
 8007e36:	b2ad      	uxthmi	r5, r5
 8007e38:	2f6f      	cmp	r7, #111	@ 0x6f
 8007e3a:	4853      	ldr	r0, [pc, #332]	@ (8007f88 <_printf_i+0x238>)
 8007e3c:	6033      	str	r3, [r6, #0]
 8007e3e:	bf14      	ite	ne
 8007e40:	230a      	movne	r3, #10
 8007e42:	2308      	moveq	r3, #8
 8007e44:	2100      	movs	r1, #0
 8007e46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007e4a:	6866      	ldr	r6, [r4, #4]
 8007e4c:	60a6      	str	r6, [r4, #8]
 8007e4e:	2e00      	cmp	r6, #0
 8007e50:	bfa2      	ittt	ge
 8007e52:	6821      	ldrge	r1, [r4, #0]
 8007e54:	f021 0104 	bicge.w	r1, r1, #4
 8007e58:	6021      	strge	r1, [r4, #0]
 8007e5a:	b90d      	cbnz	r5, 8007e60 <_printf_i+0x110>
 8007e5c:	2e00      	cmp	r6, #0
 8007e5e:	d04b      	beq.n	8007ef8 <_printf_i+0x1a8>
 8007e60:	4616      	mov	r6, r2
 8007e62:	fbb5 f1f3 	udiv	r1, r5, r3
 8007e66:	fb03 5711 	mls	r7, r3, r1, r5
 8007e6a:	5dc7      	ldrb	r7, [r0, r7]
 8007e6c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007e70:	462f      	mov	r7, r5
 8007e72:	42bb      	cmp	r3, r7
 8007e74:	460d      	mov	r5, r1
 8007e76:	d9f4      	bls.n	8007e62 <_printf_i+0x112>
 8007e78:	2b08      	cmp	r3, #8
 8007e7a:	d10b      	bne.n	8007e94 <_printf_i+0x144>
 8007e7c:	6823      	ldr	r3, [r4, #0]
 8007e7e:	07df      	lsls	r7, r3, #31
 8007e80:	d508      	bpl.n	8007e94 <_printf_i+0x144>
 8007e82:	6923      	ldr	r3, [r4, #16]
 8007e84:	6861      	ldr	r1, [r4, #4]
 8007e86:	4299      	cmp	r1, r3
 8007e88:	bfde      	ittt	le
 8007e8a:	2330      	movle	r3, #48	@ 0x30
 8007e8c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007e90:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007e94:	1b92      	subs	r2, r2, r6
 8007e96:	6122      	str	r2, [r4, #16]
 8007e98:	f8cd a000 	str.w	sl, [sp]
 8007e9c:	464b      	mov	r3, r9
 8007e9e:	aa03      	add	r2, sp, #12
 8007ea0:	4621      	mov	r1, r4
 8007ea2:	4640      	mov	r0, r8
 8007ea4:	f7ff fee6 	bl	8007c74 <_printf_common>
 8007ea8:	3001      	adds	r0, #1
 8007eaa:	d14a      	bne.n	8007f42 <_printf_i+0x1f2>
 8007eac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007eb0:	b004      	add	sp, #16
 8007eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eb6:	6823      	ldr	r3, [r4, #0]
 8007eb8:	f043 0320 	orr.w	r3, r3, #32
 8007ebc:	6023      	str	r3, [r4, #0]
 8007ebe:	4833      	ldr	r0, [pc, #204]	@ (8007f8c <_printf_i+0x23c>)
 8007ec0:	2778      	movs	r7, #120	@ 0x78
 8007ec2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007ec6:	6823      	ldr	r3, [r4, #0]
 8007ec8:	6831      	ldr	r1, [r6, #0]
 8007eca:	061f      	lsls	r7, r3, #24
 8007ecc:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ed0:	d402      	bmi.n	8007ed8 <_printf_i+0x188>
 8007ed2:	065f      	lsls	r7, r3, #25
 8007ed4:	bf48      	it	mi
 8007ed6:	b2ad      	uxthmi	r5, r5
 8007ed8:	6031      	str	r1, [r6, #0]
 8007eda:	07d9      	lsls	r1, r3, #31
 8007edc:	bf44      	itt	mi
 8007ede:	f043 0320 	orrmi.w	r3, r3, #32
 8007ee2:	6023      	strmi	r3, [r4, #0]
 8007ee4:	b11d      	cbz	r5, 8007eee <_printf_i+0x19e>
 8007ee6:	2310      	movs	r3, #16
 8007ee8:	e7ac      	b.n	8007e44 <_printf_i+0xf4>
 8007eea:	4827      	ldr	r0, [pc, #156]	@ (8007f88 <_printf_i+0x238>)
 8007eec:	e7e9      	b.n	8007ec2 <_printf_i+0x172>
 8007eee:	6823      	ldr	r3, [r4, #0]
 8007ef0:	f023 0320 	bic.w	r3, r3, #32
 8007ef4:	6023      	str	r3, [r4, #0]
 8007ef6:	e7f6      	b.n	8007ee6 <_printf_i+0x196>
 8007ef8:	4616      	mov	r6, r2
 8007efa:	e7bd      	b.n	8007e78 <_printf_i+0x128>
 8007efc:	6833      	ldr	r3, [r6, #0]
 8007efe:	6825      	ldr	r5, [r4, #0]
 8007f00:	6961      	ldr	r1, [r4, #20]
 8007f02:	1d18      	adds	r0, r3, #4
 8007f04:	6030      	str	r0, [r6, #0]
 8007f06:	062e      	lsls	r6, r5, #24
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	d501      	bpl.n	8007f10 <_printf_i+0x1c0>
 8007f0c:	6019      	str	r1, [r3, #0]
 8007f0e:	e002      	b.n	8007f16 <_printf_i+0x1c6>
 8007f10:	0668      	lsls	r0, r5, #25
 8007f12:	d5fb      	bpl.n	8007f0c <_printf_i+0x1bc>
 8007f14:	8019      	strh	r1, [r3, #0]
 8007f16:	2300      	movs	r3, #0
 8007f18:	6123      	str	r3, [r4, #16]
 8007f1a:	4616      	mov	r6, r2
 8007f1c:	e7bc      	b.n	8007e98 <_printf_i+0x148>
 8007f1e:	6833      	ldr	r3, [r6, #0]
 8007f20:	1d1a      	adds	r2, r3, #4
 8007f22:	6032      	str	r2, [r6, #0]
 8007f24:	681e      	ldr	r6, [r3, #0]
 8007f26:	6862      	ldr	r2, [r4, #4]
 8007f28:	2100      	movs	r1, #0
 8007f2a:	4630      	mov	r0, r6
 8007f2c:	f7f8 f950 	bl	80001d0 <memchr>
 8007f30:	b108      	cbz	r0, 8007f36 <_printf_i+0x1e6>
 8007f32:	1b80      	subs	r0, r0, r6
 8007f34:	6060      	str	r0, [r4, #4]
 8007f36:	6863      	ldr	r3, [r4, #4]
 8007f38:	6123      	str	r3, [r4, #16]
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f40:	e7aa      	b.n	8007e98 <_printf_i+0x148>
 8007f42:	6923      	ldr	r3, [r4, #16]
 8007f44:	4632      	mov	r2, r6
 8007f46:	4649      	mov	r1, r9
 8007f48:	4640      	mov	r0, r8
 8007f4a:	47d0      	blx	sl
 8007f4c:	3001      	adds	r0, #1
 8007f4e:	d0ad      	beq.n	8007eac <_printf_i+0x15c>
 8007f50:	6823      	ldr	r3, [r4, #0]
 8007f52:	079b      	lsls	r3, r3, #30
 8007f54:	d413      	bmi.n	8007f7e <_printf_i+0x22e>
 8007f56:	68e0      	ldr	r0, [r4, #12]
 8007f58:	9b03      	ldr	r3, [sp, #12]
 8007f5a:	4298      	cmp	r0, r3
 8007f5c:	bfb8      	it	lt
 8007f5e:	4618      	movlt	r0, r3
 8007f60:	e7a6      	b.n	8007eb0 <_printf_i+0x160>
 8007f62:	2301      	movs	r3, #1
 8007f64:	4632      	mov	r2, r6
 8007f66:	4649      	mov	r1, r9
 8007f68:	4640      	mov	r0, r8
 8007f6a:	47d0      	blx	sl
 8007f6c:	3001      	adds	r0, #1
 8007f6e:	d09d      	beq.n	8007eac <_printf_i+0x15c>
 8007f70:	3501      	adds	r5, #1
 8007f72:	68e3      	ldr	r3, [r4, #12]
 8007f74:	9903      	ldr	r1, [sp, #12]
 8007f76:	1a5b      	subs	r3, r3, r1
 8007f78:	42ab      	cmp	r3, r5
 8007f7a:	dcf2      	bgt.n	8007f62 <_printf_i+0x212>
 8007f7c:	e7eb      	b.n	8007f56 <_printf_i+0x206>
 8007f7e:	2500      	movs	r5, #0
 8007f80:	f104 0619 	add.w	r6, r4, #25
 8007f84:	e7f5      	b.n	8007f72 <_printf_i+0x222>
 8007f86:	bf00      	nop
 8007f88:	0800a4c2 	.word	0x0800a4c2
 8007f8c:	0800a4d3 	.word	0x0800a4d3

08007f90 <sniprintf>:
 8007f90:	b40c      	push	{r2, r3}
 8007f92:	b530      	push	{r4, r5, lr}
 8007f94:	4b17      	ldr	r3, [pc, #92]	@ (8007ff4 <sniprintf+0x64>)
 8007f96:	1e0c      	subs	r4, r1, #0
 8007f98:	681d      	ldr	r5, [r3, #0]
 8007f9a:	b09d      	sub	sp, #116	@ 0x74
 8007f9c:	da08      	bge.n	8007fb0 <sniprintf+0x20>
 8007f9e:	238b      	movs	r3, #139	@ 0x8b
 8007fa0:	602b      	str	r3, [r5, #0]
 8007fa2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007fa6:	b01d      	add	sp, #116	@ 0x74
 8007fa8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007fac:	b002      	add	sp, #8
 8007fae:	4770      	bx	lr
 8007fb0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007fb4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007fb8:	bf14      	ite	ne
 8007fba:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8007fbe:	4623      	moveq	r3, r4
 8007fc0:	9304      	str	r3, [sp, #16]
 8007fc2:	9307      	str	r3, [sp, #28]
 8007fc4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007fc8:	9002      	str	r0, [sp, #8]
 8007fca:	9006      	str	r0, [sp, #24]
 8007fcc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007fd0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007fd2:	ab21      	add	r3, sp, #132	@ 0x84
 8007fd4:	a902      	add	r1, sp, #8
 8007fd6:	4628      	mov	r0, r5
 8007fd8:	9301      	str	r3, [sp, #4]
 8007fda:	f000 ffe1 	bl	8008fa0 <_svfiprintf_r>
 8007fde:	1c43      	adds	r3, r0, #1
 8007fe0:	bfbc      	itt	lt
 8007fe2:	238b      	movlt	r3, #139	@ 0x8b
 8007fe4:	602b      	strlt	r3, [r5, #0]
 8007fe6:	2c00      	cmp	r4, #0
 8007fe8:	d0dd      	beq.n	8007fa6 <sniprintf+0x16>
 8007fea:	9b02      	ldr	r3, [sp, #8]
 8007fec:	2200      	movs	r2, #0
 8007fee:	701a      	strb	r2, [r3, #0]
 8007ff0:	e7d9      	b.n	8007fa6 <sniprintf+0x16>
 8007ff2:	bf00      	nop
 8007ff4:	20000058 	.word	0x20000058

08007ff8 <siprintf>:
 8007ff8:	b40e      	push	{r1, r2, r3}
 8007ffa:	b500      	push	{lr}
 8007ffc:	b09c      	sub	sp, #112	@ 0x70
 8007ffe:	ab1d      	add	r3, sp, #116	@ 0x74
 8008000:	9002      	str	r0, [sp, #8]
 8008002:	9006      	str	r0, [sp, #24]
 8008004:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008008:	4809      	ldr	r0, [pc, #36]	@ (8008030 <siprintf+0x38>)
 800800a:	9107      	str	r1, [sp, #28]
 800800c:	9104      	str	r1, [sp, #16]
 800800e:	4909      	ldr	r1, [pc, #36]	@ (8008034 <siprintf+0x3c>)
 8008010:	f853 2b04 	ldr.w	r2, [r3], #4
 8008014:	9105      	str	r1, [sp, #20]
 8008016:	6800      	ldr	r0, [r0, #0]
 8008018:	9301      	str	r3, [sp, #4]
 800801a:	a902      	add	r1, sp, #8
 800801c:	f000 ffc0 	bl	8008fa0 <_svfiprintf_r>
 8008020:	9b02      	ldr	r3, [sp, #8]
 8008022:	2200      	movs	r2, #0
 8008024:	701a      	strb	r2, [r3, #0]
 8008026:	b01c      	add	sp, #112	@ 0x70
 8008028:	f85d eb04 	ldr.w	lr, [sp], #4
 800802c:	b003      	add	sp, #12
 800802e:	4770      	bx	lr
 8008030:	20000058 	.word	0x20000058
 8008034:	ffff0208 	.word	0xffff0208

08008038 <std>:
 8008038:	2300      	movs	r3, #0
 800803a:	b510      	push	{r4, lr}
 800803c:	4604      	mov	r4, r0
 800803e:	e9c0 3300 	strd	r3, r3, [r0]
 8008042:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008046:	6083      	str	r3, [r0, #8]
 8008048:	8181      	strh	r1, [r0, #12]
 800804a:	6643      	str	r3, [r0, #100]	@ 0x64
 800804c:	81c2      	strh	r2, [r0, #14]
 800804e:	6183      	str	r3, [r0, #24]
 8008050:	4619      	mov	r1, r3
 8008052:	2208      	movs	r2, #8
 8008054:	305c      	adds	r0, #92	@ 0x5c
 8008056:	f000 f8b1 	bl	80081bc <memset>
 800805a:	4b0d      	ldr	r3, [pc, #52]	@ (8008090 <std+0x58>)
 800805c:	6263      	str	r3, [r4, #36]	@ 0x24
 800805e:	4b0d      	ldr	r3, [pc, #52]	@ (8008094 <std+0x5c>)
 8008060:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008062:	4b0d      	ldr	r3, [pc, #52]	@ (8008098 <std+0x60>)
 8008064:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008066:	4b0d      	ldr	r3, [pc, #52]	@ (800809c <std+0x64>)
 8008068:	6323      	str	r3, [r4, #48]	@ 0x30
 800806a:	4b0d      	ldr	r3, [pc, #52]	@ (80080a0 <std+0x68>)
 800806c:	6224      	str	r4, [r4, #32]
 800806e:	429c      	cmp	r4, r3
 8008070:	d006      	beq.n	8008080 <std+0x48>
 8008072:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008076:	4294      	cmp	r4, r2
 8008078:	d002      	beq.n	8008080 <std+0x48>
 800807a:	33d0      	adds	r3, #208	@ 0xd0
 800807c:	429c      	cmp	r4, r3
 800807e:	d105      	bne.n	800808c <std+0x54>
 8008080:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008088:	f000 b8ce 	b.w	8008228 <__retarget_lock_init_recursive>
 800808c:	bd10      	pop	{r4, pc}
 800808e:	bf00      	nop
 8008090:	08009b61 	.word	0x08009b61
 8008094:	08009b83 	.word	0x08009b83
 8008098:	08009bbb 	.word	0x08009bbb
 800809c:	08009bdf 	.word	0x08009bdf
 80080a0:	20000aa4 	.word	0x20000aa4

080080a4 <stdio_exit_handler>:
 80080a4:	4a02      	ldr	r2, [pc, #8]	@ (80080b0 <stdio_exit_handler+0xc>)
 80080a6:	4903      	ldr	r1, [pc, #12]	@ (80080b4 <stdio_exit_handler+0x10>)
 80080a8:	4803      	ldr	r0, [pc, #12]	@ (80080b8 <stdio_exit_handler+0x14>)
 80080aa:	f000 b869 	b.w	8008180 <_fwalk_sglue>
 80080ae:	bf00      	nop
 80080b0:	2000004c 	.word	0x2000004c
 80080b4:	080093f5 	.word	0x080093f5
 80080b8:	2000005c 	.word	0x2000005c

080080bc <cleanup_stdio>:
 80080bc:	6841      	ldr	r1, [r0, #4]
 80080be:	4b0c      	ldr	r3, [pc, #48]	@ (80080f0 <cleanup_stdio+0x34>)
 80080c0:	4299      	cmp	r1, r3
 80080c2:	b510      	push	{r4, lr}
 80080c4:	4604      	mov	r4, r0
 80080c6:	d001      	beq.n	80080cc <cleanup_stdio+0x10>
 80080c8:	f001 f994 	bl	80093f4 <_fflush_r>
 80080cc:	68a1      	ldr	r1, [r4, #8]
 80080ce:	4b09      	ldr	r3, [pc, #36]	@ (80080f4 <cleanup_stdio+0x38>)
 80080d0:	4299      	cmp	r1, r3
 80080d2:	d002      	beq.n	80080da <cleanup_stdio+0x1e>
 80080d4:	4620      	mov	r0, r4
 80080d6:	f001 f98d 	bl	80093f4 <_fflush_r>
 80080da:	68e1      	ldr	r1, [r4, #12]
 80080dc:	4b06      	ldr	r3, [pc, #24]	@ (80080f8 <cleanup_stdio+0x3c>)
 80080de:	4299      	cmp	r1, r3
 80080e0:	d004      	beq.n	80080ec <cleanup_stdio+0x30>
 80080e2:	4620      	mov	r0, r4
 80080e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080e8:	f001 b984 	b.w	80093f4 <_fflush_r>
 80080ec:	bd10      	pop	{r4, pc}
 80080ee:	bf00      	nop
 80080f0:	20000aa4 	.word	0x20000aa4
 80080f4:	20000b0c 	.word	0x20000b0c
 80080f8:	20000b74 	.word	0x20000b74

080080fc <global_stdio_init.part.0>:
 80080fc:	b510      	push	{r4, lr}
 80080fe:	4b0b      	ldr	r3, [pc, #44]	@ (800812c <global_stdio_init.part.0+0x30>)
 8008100:	4c0b      	ldr	r4, [pc, #44]	@ (8008130 <global_stdio_init.part.0+0x34>)
 8008102:	4a0c      	ldr	r2, [pc, #48]	@ (8008134 <global_stdio_init.part.0+0x38>)
 8008104:	601a      	str	r2, [r3, #0]
 8008106:	4620      	mov	r0, r4
 8008108:	2200      	movs	r2, #0
 800810a:	2104      	movs	r1, #4
 800810c:	f7ff ff94 	bl	8008038 <std>
 8008110:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008114:	2201      	movs	r2, #1
 8008116:	2109      	movs	r1, #9
 8008118:	f7ff ff8e 	bl	8008038 <std>
 800811c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008120:	2202      	movs	r2, #2
 8008122:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008126:	2112      	movs	r1, #18
 8008128:	f7ff bf86 	b.w	8008038 <std>
 800812c:	20000bdc 	.word	0x20000bdc
 8008130:	20000aa4 	.word	0x20000aa4
 8008134:	080080a5 	.word	0x080080a5

08008138 <__sfp_lock_acquire>:
 8008138:	4801      	ldr	r0, [pc, #4]	@ (8008140 <__sfp_lock_acquire+0x8>)
 800813a:	f000 b876 	b.w	800822a <__retarget_lock_acquire_recursive>
 800813e:	bf00      	nop
 8008140:	20000be1 	.word	0x20000be1

08008144 <__sfp_lock_release>:
 8008144:	4801      	ldr	r0, [pc, #4]	@ (800814c <__sfp_lock_release+0x8>)
 8008146:	f000 b871 	b.w	800822c <__retarget_lock_release_recursive>
 800814a:	bf00      	nop
 800814c:	20000be1 	.word	0x20000be1

08008150 <__sinit>:
 8008150:	b510      	push	{r4, lr}
 8008152:	4604      	mov	r4, r0
 8008154:	f7ff fff0 	bl	8008138 <__sfp_lock_acquire>
 8008158:	6a23      	ldr	r3, [r4, #32]
 800815a:	b11b      	cbz	r3, 8008164 <__sinit+0x14>
 800815c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008160:	f7ff bff0 	b.w	8008144 <__sfp_lock_release>
 8008164:	4b04      	ldr	r3, [pc, #16]	@ (8008178 <__sinit+0x28>)
 8008166:	6223      	str	r3, [r4, #32]
 8008168:	4b04      	ldr	r3, [pc, #16]	@ (800817c <__sinit+0x2c>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d1f5      	bne.n	800815c <__sinit+0xc>
 8008170:	f7ff ffc4 	bl	80080fc <global_stdio_init.part.0>
 8008174:	e7f2      	b.n	800815c <__sinit+0xc>
 8008176:	bf00      	nop
 8008178:	080080bd 	.word	0x080080bd
 800817c:	20000bdc 	.word	0x20000bdc

08008180 <_fwalk_sglue>:
 8008180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008184:	4607      	mov	r7, r0
 8008186:	4688      	mov	r8, r1
 8008188:	4614      	mov	r4, r2
 800818a:	2600      	movs	r6, #0
 800818c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008190:	f1b9 0901 	subs.w	r9, r9, #1
 8008194:	d505      	bpl.n	80081a2 <_fwalk_sglue+0x22>
 8008196:	6824      	ldr	r4, [r4, #0]
 8008198:	2c00      	cmp	r4, #0
 800819a:	d1f7      	bne.n	800818c <_fwalk_sglue+0xc>
 800819c:	4630      	mov	r0, r6
 800819e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081a2:	89ab      	ldrh	r3, [r5, #12]
 80081a4:	2b01      	cmp	r3, #1
 80081a6:	d907      	bls.n	80081b8 <_fwalk_sglue+0x38>
 80081a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081ac:	3301      	adds	r3, #1
 80081ae:	d003      	beq.n	80081b8 <_fwalk_sglue+0x38>
 80081b0:	4629      	mov	r1, r5
 80081b2:	4638      	mov	r0, r7
 80081b4:	47c0      	blx	r8
 80081b6:	4306      	orrs	r6, r0
 80081b8:	3568      	adds	r5, #104	@ 0x68
 80081ba:	e7e9      	b.n	8008190 <_fwalk_sglue+0x10>

080081bc <memset>:
 80081bc:	4402      	add	r2, r0
 80081be:	4603      	mov	r3, r0
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d100      	bne.n	80081c6 <memset+0xa>
 80081c4:	4770      	bx	lr
 80081c6:	f803 1b01 	strb.w	r1, [r3], #1
 80081ca:	e7f9      	b.n	80081c0 <memset+0x4>

080081cc <_localeconv_r>:
 80081cc:	4800      	ldr	r0, [pc, #0]	@ (80081d0 <_localeconv_r+0x4>)
 80081ce:	4770      	bx	lr
 80081d0:	20000198 	.word	0x20000198

080081d4 <__errno>:
 80081d4:	4b01      	ldr	r3, [pc, #4]	@ (80081dc <__errno+0x8>)
 80081d6:	6818      	ldr	r0, [r3, #0]
 80081d8:	4770      	bx	lr
 80081da:	bf00      	nop
 80081dc:	20000058 	.word	0x20000058

080081e0 <__libc_init_array>:
 80081e0:	b570      	push	{r4, r5, r6, lr}
 80081e2:	4d0d      	ldr	r5, [pc, #52]	@ (8008218 <__libc_init_array+0x38>)
 80081e4:	4c0d      	ldr	r4, [pc, #52]	@ (800821c <__libc_init_array+0x3c>)
 80081e6:	1b64      	subs	r4, r4, r5
 80081e8:	10a4      	asrs	r4, r4, #2
 80081ea:	2600      	movs	r6, #0
 80081ec:	42a6      	cmp	r6, r4
 80081ee:	d109      	bne.n	8008204 <__libc_init_array+0x24>
 80081f0:	4d0b      	ldr	r5, [pc, #44]	@ (8008220 <__libc_init_array+0x40>)
 80081f2:	4c0c      	ldr	r4, [pc, #48]	@ (8008224 <__libc_init_array+0x44>)
 80081f4:	f002 f8f0 	bl	800a3d8 <_init>
 80081f8:	1b64      	subs	r4, r4, r5
 80081fa:	10a4      	asrs	r4, r4, #2
 80081fc:	2600      	movs	r6, #0
 80081fe:	42a6      	cmp	r6, r4
 8008200:	d105      	bne.n	800820e <__libc_init_array+0x2e>
 8008202:	bd70      	pop	{r4, r5, r6, pc}
 8008204:	f855 3b04 	ldr.w	r3, [r5], #4
 8008208:	4798      	blx	r3
 800820a:	3601      	adds	r6, #1
 800820c:	e7ee      	b.n	80081ec <__libc_init_array+0xc>
 800820e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008212:	4798      	blx	r3
 8008214:	3601      	adds	r6, #1
 8008216:	e7f2      	b.n	80081fe <__libc_init_array+0x1e>
 8008218:	0800a828 	.word	0x0800a828
 800821c:	0800a828 	.word	0x0800a828
 8008220:	0800a828 	.word	0x0800a828
 8008224:	0800a82c 	.word	0x0800a82c

08008228 <__retarget_lock_init_recursive>:
 8008228:	4770      	bx	lr

0800822a <__retarget_lock_acquire_recursive>:
 800822a:	4770      	bx	lr

0800822c <__retarget_lock_release_recursive>:
 800822c:	4770      	bx	lr

0800822e <memcpy>:
 800822e:	440a      	add	r2, r1
 8008230:	4291      	cmp	r1, r2
 8008232:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008236:	d100      	bne.n	800823a <memcpy+0xc>
 8008238:	4770      	bx	lr
 800823a:	b510      	push	{r4, lr}
 800823c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008240:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008244:	4291      	cmp	r1, r2
 8008246:	d1f9      	bne.n	800823c <memcpy+0xe>
 8008248:	bd10      	pop	{r4, pc}

0800824a <quorem>:
 800824a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800824e:	6903      	ldr	r3, [r0, #16]
 8008250:	690c      	ldr	r4, [r1, #16]
 8008252:	42a3      	cmp	r3, r4
 8008254:	4607      	mov	r7, r0
 8008256:	db7e      	blt.n	8008356 <quorem+0x10c>
 8008258:	3c01      	subs	r4, #1
 800825a:	f101 0814 	add.w	r8, r1, #20
 800825e:	00a3      	lsls	r3, r4, #2
 8008260:	f100 0514 	add.w	r5, r0, #20
 8008264:	9300      	str	r3, [sp, #0]
 8008266:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800826a:	9301      	str	r3, [sp, #4]
 800826c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008270:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008274:	3301      	adds	r3, #1
 8008276:	429a      	cmp	r2, r3
 8008278:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800827c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008280:	d32e      	bcc.n	80082e0 <quorem+0x96>
 8008282:	f04f 0a00 	mov.w	sl, #0
 8008286:	46c4      	mov	ip, r8
 8008288:	46ae      	mov	lr, r5
 800828a:	46d3      	mov	fp, sl
 800828c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008290:	b298      	uxth	r0, r3
 8008292:	fb06 a000 	mla	r0, r6, r0, sl
 8008296:	0c02      	lsrs	r2, r0, #16
 8008298:	0c1b      	lsrs	r3, r3, #16
 800829a:	fb06 2303 	mla	r3, r6, r3, r2
 800829e:	f8de 2000 	ldr.w	r2, [lr]
 80082a2:	b280      	uxth	r0, r0
 80082a4:	b292      	uxth	r2, r2
 80082a6:	1a12      	subs	r2, r2, r0
 80082a8:	445a      	add	r2, fp
 80082aa:	f8de 0000 	ldr.w	r0, [lr]
 80082ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80082b2:	b29b      	uxth	r3, r3
 80082b4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80082b8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80082bc:	b292      	uxth	r2, r2
 80082be:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80082c2:	45e1      	cmp	r9, ip
 80082c4:	f84e 2b04 	str.w	r2, [lr], #4
 80082c8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80082cc:	d2de      	bcs.n	800828c <quorem+0x42>
 80082ce:	9b00      	ldr	r3, [sp, #0]
 80082d0:	58eb      	ldr	r3, [r5, r3]
 80082d2:	b92b      	cbnz	r3, 80082e0 <quorem+0x96>
 80082d4:	9b01      	ldr	r3, [sp, #4]
 80082d6:	3b04      	subs	r3, #4
 80082d8:	429d      	cmp	r5, r3
 80082da:	461a      	mov	r2, r3
 80082dc:	d32f      	bcc.n	800833e <quorem+0xf4>
 80082de:	613c      	str	r4, [r7, #16]
 80082e0:	4638      	mov	r0, r7
 80082e2:	f001 fb35 	bl	8009950 <__mcmp>
 80082e6:	2800      	cmp	r0, #0
 80082e8:	db25      	blt.n	8008336 <quorem+0xec>
 80082ea:	4629      	mov	r1, r5
 80082ec:	2000      	movs	r0, #0
 80082ee:	f858 2b04 	ldr.w	r2, [r8], #4
 80082f2:	f8d1 c000 	ldr.w	ip, [r1]
 80082f6:	fa1f fe82 	uxth.w	lr, r2
 80082fa:	fa1f f38c 	uxth.w	r3, ip
 80082fe:	eba3 030e 	sub.w	r3, r3, lr
 8008302:	4403      	add	r3, r0
 8008304:	0c12      	lsrs	r2, r2, #16
 8008306:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800830a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800830e:	b29b      	uxth	r3, r3
 8008310:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008314:	45c1      	cmp	r9, r8
 8008316:	f841 3b04 	str.w	r3, [r1], #4
 800831a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800831e:	d2e6      	bcs.n	80082ee <quorem+0xa4>
 8008320:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008324:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008328:	b922      	cbnz	r2, 8008334 <quorem+0xea>
 800832a:	3b04      	subs	r3, #4
 800832c:	429d      	cmp	r5, r3
 800832e:	461a      	mov	r2, r3
 8008330:	d30b      	bcc.n	800834a <quorem+0x100>
 8008332:	613c      	str	r4, [r7, #16]
 8008334:	3601      	adds	r6, #1
 8008336:	4630      	mov	r0, r6
 8008338:	b003      	add	sp, #12
 800833a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800833e:	6812      	ldr	r2, [r2, #0]
 8008340:	3b04      	subs	r3, #4
 8008342:	2a00      	cmp	r2, #0
 8008344:	d1cb      	bne.n	80082de <quorem+0x94>
 8008346:	3c01      	subs	r4, #1
 8008348:	e7c6      	b.n	80082d8 <quorem+0x8e>
 800834a:	6812      	ldr	r2, [r2, #0]
 800834c:	3b04      	subs	r3, #4
 800834e:	2a00      	cmp	r2, #0
 8008350:	d1ef      	bne.n	8008332 <quorem+0xe8>
 8008352:	3c01      	subs	r4, #1
 8008354:	e7ea      	b.n	800832c <quorem+0xe2>
 8008356:	2000      	movs	r0, #0
 8008358:	e7ee      	b.n	8008338 <quorem+0xee>
 800835a:	0000      	movs	r0, r0
 800835c:	0000      	movs	r0, r0
	...

08008360 <_dtoa_r>:
 8008360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008364:	69c7      	ldr	r7, [r0, #28]
 8008366:	b099      	sub	sp, #100	@ 0x64
 8008368:	ed8d 0b02 	vstr	d0, [sp, #8]
 800836c:	ec55 4b10 	vmov	r4, r5, d0
 8008370:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008372:	9109      	str	r1, [sp, #36]	@ 0x24
 8008374:	4683      	mov	fp, r0
 8008376:	920e      	str	r2, [sp, #56]	@ 0x38
 8008378:	9313      	str	r3, [sp, #76]	@ 0x4c
 800837a:	b97f      	cbnz	r7, 800839c <_dtoa_r+0x3c>
 800837c:	2010      	movs	r0, #16
 800837e:	f000 ff0b 	bl	8009198 <malloc>
 8008382:	4602      	mov	r2, r0
 8008384:	f8cb 001c 	str.w	r0, [fp, #28]
 8008388:	b920      	cbnz	r0, 8008394 <_dtoa_r+0x34>
 800838a:	4ba7      	ldr	r3, [pc, #668]	@ (8008628 <_dtoa_r+0x2c8>)
 800838c:	21ef      	movs	r1, #239	@ 0xef
 800838e:	48a7      	ldr	r0, [pc, #668]	@ (800862c <_dtoa_r+0x2cc>)
 8008390:	f001 fcc8 	bl	8009d24 <__assert_func>
 8008394:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008398:	6007      	str	r7, [r0, #0]
 800839a:	60c7      	str	r7, [r0, #12]
 800839c:	f8db 301c 	ldr.w	r3, [fp, #28]
 80083a0:	6819      	ldr	r1, [r3, #0]
 80083a2:	b159      	cbz	r1, 80083bc <_dtoa_r+0x5c>
 80083a4:	685a      	ldr	r2, [r3, #4]
 80083a6:	604a      	str	r2, [r1, #4]
 80083a8:	2301      	movs	r3, #1
 80083aa:	4093      	lsls	r3, r2
 80083ac:	608b      	str	r3, [r1, #8]
 80083ae:	4658      	mov	r0, fp
 80083b0:	f001 f894 	bl	80094dc <_Bfree>
 80083b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80083b8:	2200      	movs	r2, #0
 80083ba:	601a      	str	r2, [r3, #0]
 80083bc:	1e2b      	subs	r3, r5, #0
 80083be:	bfb9      	ittee	lt
 80083c0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80083c4:	9303      	strlt	r3, [sp, #12]
 80083c6:	2300      	movge	r3, #0
 80083c8:	6033      	strge	r3, [r6, #0]
 80083ca:	9f03      	ldr	r7, [sp, #12]
 80083cc:	4b98      	ldr	r3, [pc, #608]	@ (8008630 <_dtoa_r+0x2d0>)
 80083ce:	bfbc      	itt	lt
 80083d0:	2201      	movlt	r2, #1
 80083d2:	6032      	strlt	r2, [r6, #0]
 80083d4:	43bb      	bics	r3, r7
 80083d6:	d112      	bne.n	80083fe <_dtoa_r+0x9e>
 80083d8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80083da:	f242 730f 	movw	r3, #9999	@ 0x270f
 80083de:	6013      	str	r3, [r2, #0]
 80083e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80083e4:	4323      	orrs	r3, r4
 80083e6:	f000 854d 	beq.w	8008e84 <_dtoa_r+0xb24>
 80083ea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80083ec:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008644 <_dtoa_r+0x2e4>
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	f000 854f 	beq.w	8008e94 <_dtoa_r+0xb34>
 80083f6:	f10a 0303 	add.w	r3, sl, #3
 80083fa:	f000 bd49 	b.w	8008e90 <_dtoa_r+0xb30>
 80083fe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008402:	2200      	movs	r2, #0
 8008404:	ec51 0b17 	vmov	r0, r1, d7
 8008408:	2300      	movs	r3, #0
 800840a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800840e:	f7f8 fb5b 	bl	8000ac8 <__aeabi_dcmpeq>
 8008412:	4680      	mov	r8, r0
 8008414:	b158      	cbz	r0, 800842e <_dtoa_r+0xce>
 8008416:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008418:	2301      	movs	r3, #1
 800841a:	6013      	str	r3, [r2, #0]
 800841c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800841e:	b113      	cbz	r3, 8008426 <_dtoa_r+0xc6>
 8008420:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008422:	4b84      	ldr	r3, [pc, #528]	@ (8008634 <_dtoa_r+0x2d4>)
 8008424:	6013      	str	r3, [r2, #0]
 8008426:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008648 <_dtoa_r+0x2e8>
 800842a:	f000 bd33 	b.w	8008e94 <_dtoa_r+0xb34>
 800842e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008432:	aa16      	add	r2, sp, #88	@ 0x58
 8008434:	a917      	add	r1, sp, #92	@ 0x5c
 8008436:	4658      	mov	r0, fp
 8008438:	f001 fb3a 	bl	8009ab0 <__d2b>
 800843c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008440:	4681      	mov	r9, r0
 8008442:	2e00      	cmp	r6, #0
 8008444:	d077      	beq.n	8008536 <_dtoa_r+0x1d6>
 8008446:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008448:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800844c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008450:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008454:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008458:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800845c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008460:	4619      	mov	r1, r3
 8008462:	2200      	movs	r2, #0
 8008464:	4b74      	ldr	r3, [pc, #464]	@ (8008638 <_dtoa_r+0x2d8>)
 8008466:	f7f7 ff0f 	bl	8000288 <__aeabi_dsub>
 800846a:	a369      	add	r3, pc, #420	@ (adr r3, 8008610 <_dtoa_r+0x2b0>)
 800846c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008470:	f7f8 f8c2 	bl	80005f8 <__aeabi_dmul>
 8008474:	a368      	add	r3, pc, #416	@ (adr r3, 8008618 <_dtoa_r+0x2b8>)
 8008476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800847a:	f7f7 ff07 	bl	800028c <__adddf3>
 800847e:	4604      	mov	r4, r0
 8008480:	4630      	mov	r0, r6
 8008482:	460d      	mov	r5, r1
 8008484:	f7f8 f84e 	bl	8000524 <__aeabi_i2d>
 8008488:	a365      	add	r3, pc, #404	@ (adr r3, 8008620 <_dtoa_r+0x2c0>)
 800848a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800848e:	f7f8 f8b3 	bl	80005f8 <__aeabi_dmul>
 8008492:	4602      	mov	r2, r0
 8008494:	460b      	mov	r3, r1
 8008496:	4620      	mov	r0, r4
 8008498:	4629      	mov	r1, r5
 800849a:	f7f7 fef7 	bl	800028c <__adddf3>
 800849e:	4604      	mov	r4, r0
 80084a0:	460d      	mov	r5, r1
 80084a2:	f7f8 fb59 	bl	8000b58 <__aeabi_d2iz>
 80084a6:	2200      	movs	r2, #0
 80084a8:	4607      	mov	r7, r0
 80084aa:	2300      	movs	r3, #0
 80084ac:	4620      	mov	r0, r4
 80084ae:	4629      	mov	r1, r5
 80084b0:	f7f8 fb14 	bl	8000adc <__aeabi_dcmplt>
 80084b4:	b140      	cbz	r0, 80084c8 <_dtoa_r+0x168>
 80084b6:	4638      	mov	r0, r7
 80084b8:	f7f8 f834 	bl	8000524 <__aeabi_i2d>
 80084bc:	4622      	mov	r2, r4
 80084be:	462b      	mov	r3, r5
 80084c0:	f7f8 fb02 	bl	8000ac8 <__aeabi_dcmpeq>
 80084c4:	b900      	cbnz	r0, 80084c8 <_dtoa_r+0x168>
 80084c6:	3f01      	subs	r7, #1
 80084c8:	2f16      	cmp	r7, #22
 80084ca:	d851      	bhi.n	8008570 <_dtoa_r+0x210>
 80084cc:	4b5b      	ldr	r3, [pc, #364]	@ (800863c <_dtoa_r+0x2dc>)
 80084ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80084d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80084da:	f7f8 faff 	bl	8000adc <__aeabi_dcmplt>
 80084de:	2800      	cmp	r0, #0
 80084e0:	d048      	beq.n	8008574 <_dtoa_r+0x214>
 80084e2:	3f01      	subs	r7, #1
 80084e4:	2300      	movs	r3, #0
 80084e6:	9312      	str	r3, [sp, #72]	@ 0x48
 80084e8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80084ea:	1b9b      	subs	r3, r3, r6
 80084ec:	1e5a      	subs	r2, r3, #1
 80084ee:	bf44      	itt	mi
 80084f0:	f1c3 0801 	rsbmi	r8, r3, #1
 80084f4:	2300      	movmi	r3, #0
 80084f6:	9208      	str	r2, [sp, #32]
 80084f8:	bf54      	ite	pl
 80084fa:	f04f 0800 	movpl.w	r8, #0
 80084fe:	9308      	strmi	r3, [sp, #32]
 8008500:	2f00      	cmp	r7, #0
 8008502:	db39      	blt.n	8008578 <_dtoa_r+0x218>
 8008504:	9b08      	ldr	r3, [sp, #32]
 8008506:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008508:	443b      	add	r3, r7
 800850a:	9308      	str	r3, [sp, #32]
 800850c:	2300      	movs	r3, #0
 800850e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008510:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008512:	2b09      	cmp	r3, #9
 8008514:	d864      	bhi.n	80085e0 <_dtoa_r+0x280>
 8008516:	2b05      	cmp	r3, #5
 8008518:	bfc4      	itt	gt
 800851a:	3b04      	subgt	r3, #4
 800851c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800851e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008520:	f1a3 0302 	sub.w	r3, r3, #2
 8008524:	bfcc      	ite	gt
 8008526:	2400      	movgt	r4, #0
 8008528:	2401      	movle	r4, #1
 800852a:	2b03      	cmp	r3, #3
 800852c:	d863      	bhi.n	80085f6 <_dtoa_r+0x296>
 800852e:	e8df f003 	tbb	[pc, r3]
 8008532:	372a      	.short	0x372a
 8008534:	5535      	.short	0x5535
 8008536:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800853a:	441e      	add	r6, r3
 800853c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008540:	2b20      	cmp	r3, #32
 8008542:	bfc1      	itttt	gt
 8008544:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008548:	409f      	lslgt	r7, r3
 800854a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800854e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008552:	bfd6      	itet	le
 8008554:	f1c3 0320 	rsble	r3, r3, #32
 8008558:	ea47 0003 	orrgt.w	r0, r7, r3
 800855c:	fa04 f003 	lslle.w	r0, r4, r3
 8008560:	f7f7 ffd0 	bl	8000504 <__aeabi_ui2d>
 8008564:	2201      	movs	r2, #1
 8008566:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800856a:	3e01      	subs	r6, #1
 800856c:	9214      	str	r2, [sp, #80]	@ 0x50
 800856e:	e777      	b.n	8008460 <_dtoa_r+0x100>
 8008570:	2301      	movs	r3, #1
 8008572:	e7b8      	b.n	80084e6 <_dtoa_r+0x186>
 8008574:	9012      	str	r0, [sp, #72]	@ 0x48
 8008576:	e7b7      	b.n	80084e8 <_dtoa_r+0x188>
 8008578:	427b      	negs	r3, r7
 800857a:	930a      	str	r3, [sp, #40]	@ 0x28
 800857c:	2300      	movs	r3, #0
 800857e:	eba8 0807 	sub.w	r8, r8, r7
 8008582:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008584:	e7c4      	b.n	8008510 <_dtoa_r+0x1b0>
 8008586:	2300      	movs	r3, #0
 8008588:	930b      	str	r3, [sp, #44]	@ 0x2c
 800858a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800858c:	2b00      	cmp	r3, #0
 800858e:	dc35      	bgt.n	80085fc <_dtoa_r+0x29c>
 8008590:	2301      	movs	r3, #1
 8008592:	9300      	str	r3, [sp, #0]
 8008594:	9307      	str	r3, [sp, #28]
 8008596:	461a      	mov	r2, r3
 8008598:	920e      	str	r2, [sp, #56]	@ 0x38
 800859a:	e00b      	b.n	80085b4 <_dtoa_r+0x254>
 800859c:	2301      	movs	r3, #1
 800859e:	e7f3      	b.n	8008588 <_dtoa_r+0x228>
 80085a0:	2300      	movs	r3, #0
 80085a2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80085a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085a6:	18fb      	adds	r3, r7, r3
 80085a8:	9300      	str	r3, [sp, #0]
 80085aa:	3301      	adds	r3, #1
 80085ac:	2b01      	cmp	r3, #1
 80085ae:	9307      	str	r3, [sp, #28]
 80085b0:	bfb8      	it	lt
 80085b2:	2301      	movlt	r3, #1
 80085b4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80085b8:	2100      	movs	r1, #0
 80085ba:	2204      	movs	r2, #4
 80085bc:	f102 0514 	add.w	r5, r2, #20
 80085c0:	429d      	cmp	r5, r3
 80085c2:	d91f      	bls.n	8008604 <_dtoa_r+0x2a4>
 80085c4:	6041      	str	r1, [r0, #4]
 80085c6:	4658      	mov	r0, fp
 80085c8:	f000 ff48 	bl	800945c <_Balloc>
 80085cc:	4682      	mov	sl, r0
 80085ce:	2800      	cmp	r0, #0
 80085d0:	d13c      	bne.n	800864c <_dtoa_r+0x2ec>
 80085d2:	4b1b      	ldr	r3, [pc, #108]	@ (8008640 <_dtoa_r+0x2e0>)
 80085d4:	4602      	mov	r2, r0
 80085d6:	f240 11af 	movw	r1, #431	@ 0x1af
 80085da:	e6d8      	b.n	800838e <_dtoa_r+0x2e>
 80085dc:	2301      	movs	r3, #1
 80085de:	e7e0      	b.n	80085a2 <_dtoa_r+0x242>
 80085e0:	2401      	movs	r4, #1
 80085e2:	2300      	movs	r3, #0
 80085e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80085e6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80085e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80085ec:	9300      	str	r3, [sp, #0]
 80085ee:	9307      	str	r3, [sp, #28]
 80085f0:	2200      	movs	r2, #0
 80085f2:	2312      	movs	r3, #18
 80085f4:	e7d0      	b.n	8008598 <_dtoa_r+0x238>
 80085f6:	2301      	movs	r3, #1
 80085f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80085fa:	e7f5      	b.n	80085e8 <_dtoa_r+0x288>
 80085fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085fe:	9300      	str	r3, [sp, #0]
 8008600:	9307      	str	r3, [sp, #28]
 8008602:	e7d7      	b.n	80085b4 <_dtoa_r+0x254>
 8008604:	3101      	adds	r1, #1
 8008606:	0052      	lsls	r2, r2, #1
 8008608:	e7d8      	b.n	80085bc <_dtoa_r+0x25c>
 800860a:	bf00      	nop
 800860c:	f3af 8000 	nop.w
 8008610:	636f4361 	.word	0x636f4361
 8008614:	3fd287a7 	.word	0x3fd287a7
 8008618:	8b60c8b3 	.word	0x8b60c8b3
 800861c:	3fc68a28 	.word	0x3fc68a28
 8008620:	509f79fb 	.word	0x509f79fb
 8008624:	3fd34413 	.word	0x3fd34413
 8008628:	0800a4f1 	.word	0x0800a4f1
 800862c:	0800a508 	.word	0x0800a508
 8008630:	7ff00000 	.word	0x7ff00000
 8008634:	0800a4c1 	.word	0x0800a4c1
 8008638:	3ff80000 	.word	0x3ff80000
 800863c:	0800a610 	.word	0x0800a610
 8008640:	0800a560 	.word	0x0800a560
 8008644:	0800a4ed 	.word	0x0800a4ed
 8008648:	0800a4c0 	.word	0x0800a4c0
 800864c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008650:	6018      	str	r0, [r3, #0]
 8008652:	9b07      	ldr	r3, [sp, #28]
 8008654:	2b0e      	cmp	r3, #14
 8008656:	f200 80a4 	bhi.w	80087a2 <_dtoa_r+0x442>
 800865a:	2c00      	cmp	r4, #0
 800865c:	f000 80a1 	beq.w	80087a2 <_dtoa_r+0x442>
 8008660:	2f00      	cmp	r7, #0
 8008662:	dd33      	ble.n	80086cc <_dtoa_r+0x36c>
 8008664:	4bad      	ldr	r3, [pc, #692]	@ (800891c <_dtoa_r+0x5bc>)
 8008666:	f007 020f 	and.w	r2, r7, #15
 800866a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800866e:	ed93 7b00 	vldr	d7, [r3]
 8008672:	05f8      	lsls	r0, r7, #23
 8008674:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008678:	ea4f 1427 	mov.w	r4, r7, asr #4
 800867c:	d516      	bpl.n	80086ac <_dtoa_r+0x34c>
 800867e:	4ba8      	ldr	r3, [pc, #672]	@ (8008920 <_dtoa_r+0x5c0>)
 8008680:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008684:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008688:	f7f8 f8e0 	bl	800084c <__aeabi_ddiv>
 800868c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008690:	f004 040f 	and.w	r4, r4, #15
 8008694:	2603      	movs	r6, #3
 8008696:	4da2      	ldr	r5, [pc, #648]	@ (8008920 <_dtoa_r+0x5c0>)
 8008698:	b954      	cbnz	r4, 80086b0 <_dtoa_r+0x350>
 800869a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800869e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086a2:	f7f8 f8d3 	bl	800084c <__aeabi_ddiv>
 80086a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80086aa:	e028      	b.n	80086fe <_dtoa_r+0x39e>
 80086ac:	2602      	movs	r6, #2
 80086ae:	e7f2      	b.n	8008696 <_dtoa_r+0x336>
 80086b0:	07e1      	lsls	r1, r4, #31
 80086b2:	d508      	bpl.n	80086c6 <_dtoa_r+0x366>
 80086b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80086bc:	f7f7 ff9c 	bl	80005f8 <__aeabi_dmul>
 80086c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086c4:	3601      	adds	r6, #1
 80086c6:	1064      	asrs	r4, r4, #1
 80086c8:	3508      	adds	r5, #8
 80086ca:	e7e5      	b.n	8008698 <_dtoa_r+0x338>
 80086cc:	f000 80d2 	beq.w	8008874 <_dtoa_r+0x514>
 80086d0:	427c      	negs	r4, r7
 80086d2:	4b92      	ldr	r3, [pc, #584]	@ (800891c <_dtoa_r+0x5bc>)
 80086d4:	4d92      	ldr	r5, [pc, #584]	@ (8008920 <_dtoa_r+0x5c0>)
 80086d6:	f004 020f 	and.w	r2, r4, #15
 80086da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80086e6:	f7f7 ff87 	bl	80005f8 <__aeabi_dmul>
 80086ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80086ee:	1124      	asrs	r4, r4, #4
 80086f0:	2300      	movs	r3, #0
 80086f2:	2602      	movs	r6, #2
 80086f4:	2c00      	cmp	r4, #0
 80086f6:	f040 80b2 	bne.w	800885e <_dtoa_r+0x4fe>
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d1d3      	bne.n	80086a6 <_dtoa_r+0x346>
 80086fe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008700:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008704:	2b00      	cmp	r3, #0
 8008706:	f000 80b7 	beq.w	8008878 <_dtoa_r+0x518>
 800870a:	4b86      	ldr	r3, [pc, #536]	@ (8008924 <_dtoa_r+0x5c4>)
 800870c:	2200      	movs	r2, #0
 800870e:	4620      	mov	r0, r4
 8008710:	4629      	mov	r1, r5
 8008712:	f7f8 f9e3 	bl	8000adc <__aeabi_dcmplt>
 8008716:	2800      	cmp	r0, #0
 8008718:	f000 80ae 	beq.w	8008878 <_dtoa_r+0x518>
 800871c:	9b07      	ldr	r3, [sp, #28]
 800871e:	2b00      	cmp	r3, #0
 8008720:	f000 80aa 	beq.w	8008878 <_dtoa_r+0x518>
 8008724:	9b00      	ldr	r3, [sp, #0]
 8008726:	2b00      	cmp	r3, #0
 8008728:	dd37      	ble.n	800879a <_dtoa_r+0x43a>
 800872a:	1e7b      	subs	r3, r7, #1
 800872c:	9304      	str	r3, [sp, #16]
 800872e:	4620      	mov	r0, r4
 8008730:	4b7d      	ldr	r3, [pc, #500]	@ (8008928 <_dtoa_r+0x5c8>)
 8008732:	2200      	movs	r2, #0
 8008734:	4629      	mov	r1, r5
 8008736:	f7f7 ff5f 	bl	80005f8 <__aeabi_dmul>
 800873a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800873e:	9c00      	ldr	r4, [sp, #0]
 8008740:	3601      	adds	r6, #1
 8008742:	4630      	mov	r0, r6
 8008744:	f7f7 feee 	bl	8000524 <__aeabi_i2d>
 8008748:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800874c:	f7f7 ff54 	bl	80005f8 <__aeabi_dmul>
 8008750:	4b76      	ldr	r3, [pc, #472]	@ (800892c <_dtoa_r+0x5cc>)
 8008752:	2200      	movs	r2, #0
 8008754:	f7f7 fd9a 	bl	800028c <__adddf3>
 8008758:	4605      	mov	r5, r0
 800875a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800875e:	2c00      	cmp	r4, #0
 8008760:	f040 808d 	bne.w	800887e <_dtoa_r+0x51e>
 8008764:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008768:	4b71      	ldr	r3, [pc, #452]	@ (8008930 <_dtoa_r+0x5d0>)
 800876a:	2200      	movs	r2, #0
 800876c:	f7f7 fd8c 	bl	8000288 <__aeabi_dsub>
 8008770:	4602      	mov	r2, r0
 8008772:	460b      	mov	r3, r1
 8008774:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008778:	462a      	mov	r2, r5
 800877a:	4633      	mov	r3, r6
 800877c:	f7f8 f9cc 	bl	8000b18 <__aeabi_dcmpgt>
 8008780:	2800      	cmp	r0, #0
 8008782:	f040 828b 	bne.w	8008c9c <_dtoa_r+0x93c>
 8008786:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800878a:	462a      	mov	r2, r5
 800878c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008790:	f7f8 f9a4 	bl	8000adc <__aeabi_dcmplt>
 8008794:	2800      	cmp	r0, #0
 8008796:	f040 8128 	bne.w	80089ea <_dtoa_r+0x68a>
 800879a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800879e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80087a2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	f2c0 815a 	blt.w	8008a5e <_dtoa_r+0x6fe>
 80087aa:	2f0e      	cmp	r7, #14
 80087ac:	f300 8157 	bgt.w	8008a5e <_dtoa_r+0x6fe>
 80087b0:	4b5a      	ldr	r3, [pc, #360]	@ (800891c <_dtoa_r+0x5bc>)
 80087b2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80087b6:	ed93 7b00 	vldr	d7, [r3]
 80087ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087bc:	2b00      	cmp	r3, #0
 80087be:	ed8d 7b00 	vstr	d7, [sp]
 80087c2:	da03      	bge.n	80087cc <_dtoa_r+0x46c>
 80087c4:	9b07      	ldr	r3, [sp, #28]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	f340 8101 	ble.w	80089ce <_dtoa_r+0x66e>
 80087cc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80087d0:	4656      	mov	r6, sl
 80087d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087d6:	4620      	mov	r0, r4
 80087d8:	4629      	mov	r1, r5
 80087da:	f7f8 f837 	bl	800084c <__aeabi_ddiv>
 80087de:	f7f8 f9bb 	bl	8000b58 <__aeabi_d2iz>
 80087e2:	4680      	mov	r8, r0
 80087e4:	f7f7 fe9e 	bl	8000524 <__aeabi_i2d>
 80087e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087ec:	f7f7 ff04 	bl	80005f8 <__aeabi_dmul>
 80087f0:	4602      	mov	r2, r0
 80087f2:	460b      	mov	r3, r1
 80087f4:	4620      	mov	r0, r4
 80087f6:	4629      	mov	r1, r5
 80087f8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80087fc:	f7f7 fd44 	bl	8000288 <__aeabi_dsub>
 8008800:	f806 4b01 	strb.w	r4, [r6], #1
 8008804:	9d07      	ldr	r5, [sp, #28]
 8008806:	eba6 040a 	sub.w	r4, r6, sl
 800880a:	42a5      	cmp	r5, r4
 800880c:	4602      	mov	r2, r0
 800880e:	460b      	mov	r3, r1
 8008810:	f040 8117 	bne.w	8008a42 <_dtoa_r+0x6e2>
 8008814:	f7f7 fd3a 	bl	800028c <__adddf3>
 8008818:	e9dd 2300 	ldrd	r2, r3, [sp]
 800881c:	4604      	mov	r4, r0
 800881e:	460d      	mov	r5, r1
 8008820:	f7f8 f97a 	bl	8000b18 <__aeabi_dcmpgt>
 8008824:	2800      	cmp	r0, #0
 8008826:	f040 80f9 	bne.w	8008a1c <_dtoa_r+0x6bc>
 800882a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800882e:	4620      	mov	r0, r4
 8008830:	4629      	mov	r1, r5
 8008832:	f7f8 f949 	bl	8000ac8 <__aeabi_dcmpeq>
 8008836:	b118      	cbz	r0, 8008840 <_dtoa_r+0x4e0>
 8008838:	f018 0f01 	tst.w	r8, #1
 800883c:	f040 80ee 	bne.w	8008a1c <_dtoa_r+0x6bc>
 8008840:	4649      	mov	r1, r9
 8008842:	4658      	mov	r0, fp
 8008844:	f000 fe4a 	bl	80094dc <_Bfree>
 8008848:	2300      	movs	r3, #0
 800884a:	7033      	strb	r3, [r6, #0]
 800884c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800884e:	3701      	adds	r7, #1
 8008850:	601f      	str	r7, [r3, #0]
 8008852:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008854:	2b00      	cmp	r3, #0
 8008856:	f000 831d 	beq.w	8008e94 <_dtoa_r+0xb34>
 800885a:	601e      	str	r6, [r3, #0]
 800885c:	e31a      	b.n	8008e94 <_dtoa_r+0xb34>
 800885e:	07e2      	lsls	r2, r4, #31
 8008860:	d505      	bpl.n	800886e <_dtoa_r+0x50e>
 8008862:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008866:	f7f7 fec7 	bl	80005f8 <__aeabi_dmul>
 800886a:	3601      	adds	r6, #1
 800886c:	2301      	movs	r3, #1
 800886e:	1064      	asrs	r4, r4, #1
 8008870:	3508      	adds	r5, #8
 8008872:	e73f      	b.n	80086f4 <_dtoa_r+0x394>
 8008874:	2602      	movs	r6, #2
 8008876:	e742      	b.n	80086fe <_dtoa_r+0x39e>
 8008878:	9c07      	ldr	r4, [sp, #28]
 800887a:	9704      	str	r7, [sp, #16]
 800887c:	e761      	b.n	8008742 <_dtoa_r+0x3e2>
 800887e:	4b27      	ldr	r3, [pc, #156]	@ (800891c <_dtoa_r+0x5bc>)
 8008880:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008882:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008886:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800888a:	4454      	add	r4, sl
 800888c:	2900      	cmp	r1, #0
 800888e:	d053      	beq.n	8008938 <_dtoa_r+0x5d8>
 8008890:	4928      	ldr	r1, [pc, #160]	@ (8008934 <_dtoa_r+0x5d4>)
 8008892:	2000      	movs	r0, #0
 8008894:	f7f7 ffda 	bl	800084c <__aeabi_ddiv>
 8008898:	4633      	mov	r3, r6
 800889a:	462a      	mov	r2, r5
 800889c:	f7f7 fcf4 	bl	8000288 <__aeabi_dsub>
 80088a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80088a4:	4656      	mov	r6, sl
 80088a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088aa:	f7f8 f955 	bl	8000b58 <__aeabi_d2iz>
 80088ae:	4605      	mov	r5, r0
 80088b0:	f7f7 fe38 	bl	8000524 <__aeabi_i2d>
 80088b4:	4602      	mov	r2, r0
 80088b6:	460b      	mov	r3, r1
 80088b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088bc:	f7f7 fce4 	bl	8000288 <__aeabi_dsub>
 80088c0:	3530      	adds	r5, #48	@ 0x30
 80088c2:	4602      	mov	r2, r0
 80088c4:	460b      	mov	r3, r1
 80088c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80088ca:	f806 5b01 	strb.w	r5, [r6], #1
 80088ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80088d2:	f7f8 f903 	bl	8000adc <__aeabi_dcmplt>
 80088d6:	2800      	cmp	r0, #0
 80088d8:	d171      	bne.n	80089be <_dtoa_r+0x65e>
 80088da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80088de:	4911      	ldr	r1, [pc, #68]	@ (8008924 <_dtoa_r+0x5c4>)
 80088e0:	2000      	movs	r0, #0
 80088e2:	f7f7 fcd1 	bl	8000288 <__aeabi_dsub>
 80088e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80088ea:	f7f8 f8f7 	bl	8000adc <__aeabi_dcmplt>
 80088ee:	2800      	cmp	r0, #0
 80088f0:	f040 8095 	bne.w	8008a1e <_dtoa_r+0x6be>
 80088f4:	42a6      	cmp	r6, r4
 80088f6:	f43f af50 	beq.w	800879a <_dtoa_r+0x43a>
 80088fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80088fe:	4b0a      	ldr	r3, [pc, #40]	@ (8008928 <_dtoa_r+0x5c8>)
 8008900:	2200      	movs	r2, #0
 8008902:	f7f7 fe79 	bl	80005f8 <__aeabi_dmul>
 8008906:	4b08      	ldr	r3, [pc, #32]	@ (8008928 <_dtoa_r+0x5c8>)
 8008908:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800890c:	2200      	movs	r2, #0
 800890e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008912:	f7f7 fe71 	bl	80005f8 <__aeabi_dmul>
 8008916:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800891a:	e7c4      	b.n	80088a6 <_dtoa_r+0x546>
 800891c:	0800a610 	.word	0x0800a610
 8008920:	0800a5e8 	.word	0x0800a5e8
 8008924:	3ff00000 	.word	0x3ff00000
 8008928:	40240000 	.word	0x40240000
 800892c:	401c0000 	.word	0x401c0000
 8008930:	40140000 	.word	0x40140000
 8008934:	3fe00000 	.word	0x3fe00000
 8008938:	4631      	mov	r1, r6
 800893a:	4628      	mov	r0, r5
 800893c:	f7f7 fe5c 	bl	80005f8 <__aeabi_dmul>
 8008940:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008944:	9415      	str	r4, [sp, #84]	@ 0x54
 8008946:	4656      	mov	r6, sl
 8008948:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800894c:	f7f8 f904 	bl	8000b58 <__aeabi_d2iz>
 8008950:	4605      	mov	r5, r0
 8008952:	f7f7 fde7 	bl	8000524 <__aeabi_i2d>
 8008956:	4602      	mov	r2, r0
 8008958:	460b      	mov	r3, r1
 800895a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800895e:	f7f7 fc93 	bl	8000288 <__aeabi_dsub>
 8008962:	3530      	adds	r5, #48	@ 0x30
 8008964:	f806 5b01 	strb.w	r5, [r6], #1
 8008968:	4602      	mov	r2, r0
 800896a:	460b      	mov	r3, r1
 800896c:	42a6      	cmp	r6, r4
 800896e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008972:	f04f 0200 	mov.w	r2, #0
 8008976:	d124      	bne.n	80089c2 <_dtoa_r+0x662>
 8008978:	4bac      	ldr	r3, [pc, #688]	@ (8008c2c <_dtoa_r+0x8cc>)
 800897a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800897e:	f7f7 fc85 	bl	800028c <__adddf3>
 8008982:	4602      	mov	r2, r0
 8008984:	460b      	mov	r3, r1
 8008986:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800898a:	f7f8 f8c5 	bl	8000b18 <__aeabi_dcmpgt>
 800898e:	2800      	cmp	r0, #0
 8008990:	d145      	bne.n	8008a1e <_dtoa_r+0x6be>
 8008992:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008996:	49a5      	ldr	r1, [pc, #660]	@ (8008c2c <_dtoa_r+0x8cc>)
 8008998:	2000      	movs	r0, #0
 800899a:	f7f7 fc75 	bl	8000288 <__aeabi_dsub>
 800899e:	4602      	mov	r2, r0
 80089a0:	460b      	mov	r3, r1
 80089a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089a6:	f7f8 f899 	bl	8000adc <__aeabi_dcmplt>
 80089aa:	2800      	cmp	r0, #0
 80089ac:	f43f aef5 	beq.w	800879a <_dtoa_r+0x43a>
 80089b0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80089b2:	1e73      	subs	r3, r6, #1
 80089b4:	9315      	str	r3, [sp, #84]	@ 0x54
 80089b6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80089ba:	2b30      	cmp	r3, #48	@ 0x30
 80089bc:	d0f8      	beq.n	80089b0 <_dtoa_r+0x650>
 80089be:	9f04      	ldr	r7, [sp, #16]
 80089c0:	e73e      	b.n	8008840 <_dtoa_r+0x4e0>
 80089c2:	4b9b      	ldr	r3, [pc, #620]	@ (8008c30 <_dtoa_r+0x8d0>)
 80089c4:	f7f7 fe18 	bl	80005f8 <__aeabi_dmul>
 80089c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089cc:	e7bc      	b.n	8008948 <_dtoa_r+0x5e8>
 80089ce:	d10c      	bne.n	80089ea <_dtoa_r+0x68a>
 80089d0:	4b98      	ldr	r3, [pc, #608]	@ (8008c34 <_dtoa_r+0x8d4>)
 80089d2:	2200      	movs	r2, #0
 80089d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80089d8:	f7f7 fe0e 	bl	80005f8 <__aeabi_dmul>
 80089dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80089e0:	f7f8 f890 	bl	8000b04 <__aeabi_dcmpge>
 80089e4:	2800      	cmp	r0, #0
 80089e6:	f000 8157 	beq.w	8008c98 <_dtoa_r+0x938>
 80089ea:	2400      	movs	r4, #0
 80089ec:	4625      	mov	r5, r4
 80089ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089f0:	43db      	mvns	r3, r3
 80089f2:	9304      	str	r3, [sp, #16]
 80089f4:	4656      	mov	r6, sl
 80089f6:	2700      	movs	r7, #0
 80089f8:	4621      	mov	r1, r4
 80089fa:	4658      	mov	r0, fp
 80089fc:	f000 fd6e 	bl	80094dc <_Bfree>
 8008a00:	2d00      	cmp	r5, #0
 8008a02:	d0dc      	beq.n	80089be <_dtoa_r+0x65e>
 8008a04:	b12f      	cbz	r7, 8008a12 <_dtoa_r+0x6b2>
 8008a06:	42af      	cmp	r7, r5
 8008a08:	d003      	beq.n	8008a12 <_dtoa_r+0x6b2>
 8008a0a:	4639      	mov	r1, r7
 8008a0c:	4658      	mov	r0, fp
 8008a0e:	f000 fd65 	bl	80094dc <_Bfree>
 8008a12:	4629      	mov	r1, r5
 8008a14:	4658      	mov	r0, fp
 8008a16:	f000 fd61 	bl	80094dc <_Bfree>
 8008a1a:	e7d0      	b.n	80089be <_dtoa_r+0x65e>
 8008a1c:	9704      	str	r7, [sp, #16]
 8008a1e:	4633      	mov	r3, r6
 8008a20:	461e      	mov	r6, r3
 8008a22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a26:	2a39      	cmp	r2, #57	@ 0x39
 8008a28:	d107      	bne.n	8008a3a <_dtoa_r+0x6da>
 8008a2a:	459a      	cmp	sl, r3
 8008a2c:	d1f8      	bne.n	8008a20 <_dtoa_r+0x6c0>
 8008a2e:	9a04      	ldr	r2, [sp, #16]
 8008a30:	3201      	adds	r2, #1
 8008a32:	9204      	str	r2, [sp, #16]
 8008a34:	2230      	movs	r2, #48	@ 0x30
 8008a36:	f88a 2000 	strb.w	r2, [sl]
 8008a3a:	781a      	ldrb	r2, [r3, #0]
 8008a3c:	3201      	adds	r2, #1
 8008a3e:	701a      	strb	r2, [r3, #0]
 8008a40:	e7bd      	b.n	80089be <_dtoa_r+0x65e>
 8008a42:	4b7b      	ldr	r3, [pc, #492]	@ (8008c30 <_dtoa_r+0x8d0>)
 8008a44:	2200      	movs	r2, #0
 8008a46:	f7f7 fdd7 	bl	80005f8 <__aeabi_dmul>
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	4604      	mov	r4, r0
 8008a50:	460d      	mov	r5, r1
 8008a52:	f7f8 f839 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a56:	2800      	cmp	r0, #0
 8008a58:	f43f aebb 	beq.w	80087d2 <_dtoa_r+0x472>
 8008a5c:	e6f0      	b.n	8008840 <_dtoa_r+0x4e0>
 8008a5e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008a60:	2a00      	cmp	r2, #0
 8008a62:	f000 80db 	beq.w	8008c1c <_dtoa_r+0x8bc>
 8008a66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a68:	2a01      	cmp	r2, #1
 8008a6a:	f300 80bf 	bgt.w	8008bec <_dtoa_r+0x88c>
 8008a6e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008a70:	2a00      	cmp	r2, #0
 8008a72:	f000 80b7 	beq.w	8008be4 <_dtoa_r+0x884>
 8008a76:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008a7a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008a7c:	4646      	mov	r6, r8
 8008a7e:	9a08      	ldr	r2, [sp, #32]
 8008a80:	2101      	movs	r1, #1
 8008a82:	441a      	add	r2, r3
 8008a84:	4658      	mov	r0, fp
 8008a86:	4498      	add	r8, r3
 8008a88:	9208      	str	r2, [sp, #32]
 8008a8a:	f000 fddb 	bl	8009644 <__i2b>
 8008a8e:	4605      	mov	r5, r0
 8008a90:	b15e      	cbz	r6, 8008aaa <_dtoa_r+0x74a>
 8008a92:	9b08      	ldr	r3, [sp, #32]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	dd08      	ble.n	8008aaa <_dtoa_r+0x74a>
 8008a98:	42b3      	cmp	r3, r6
 8008a9a:	9a08      	ldr	r2, [sp, #32]
 8008a9c:	bfa8      	it	ge
 8008a9e:	4633      	movge	r3, r6
 8008aa0:	eba8 0803 	sub.w	r8, r8, r3
 8008aa4:	1af6      	subs	r6, r6, r3
 8008aa6:	1ad3      	subs	r3, r2, r3
 8008aa8:	9308      	str	r3, [sp, #32]
 8008aaa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008aac:	b1f3      	cbz	r3, 8008aec <_dtoa_r+0x78c>
 8008aae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	f000 80b7 	beq.w	8008c24 <_dtoa_r+0x8c4>
 8008ab6:	b18c      	cbz	r4, 8008adc <_dtoa_r+0x77c>
 8008ab8:	4629      	mov	r1, r5
 8008aba:	4622      	mov	r2, r4
 8008abc:	4658      	mov	r0, fp
 8008abe:	f000 fe81 	bl	80097c4 <__pow5mult>
 8008ac2:	464a      	mov	r2, r9
 8008ac4:	4601      	mov	r1, r0
 8008ac6:	4605      	mov	r5, r0
 8008ac8:	4658      	mov	r0, fp
 8008aca:	f000 fdd1 	bl	8009670 <__multiply>
 8008ace:	4649      	mov	r1, r9
 8008ad0:	9004      	str	r0, [sp, #16]
 8008ad2:	4658      	mov	r0, fp
 8008ad4:	f000 fd02 	bl	80094dc <_Bfree>
 8008ad8:	9b04      	ldr	r3, [sp, #16]
 8008ada:	4699      	mov	r9, r3
 8008adc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ade:	1b1a      	subs	r2, r3, r4
 8008ae0:	d004      	beq.n	8008aec <_dtoa_r+0x78c>
 8008ae2:	4649      	mov	r1, r9
 8008ae4:	4658      	mov	r0, fp
 8008ae6:	f000 fe6d 	bl	80097c4 <__pow5mult>
 8008aea:	4681      	mov	r9, r0
 8008aec:	2101      	movs	r1, #1
 8008aee:	4658      	mov	r0, fp
 8008af0:	f000 fda8 	bl	8009644 <__i2b>
 8008af4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008af6:	4604      	mov	r4, r0
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	f000 81cf 	beq.w	8008e9c <_dtoa_r+0xb3c>
 8008afe:	461a      	mov	r2, r3
 8008b00:	4601      	mov	r1, r0
 8008b02:	4658      	mov	r0, fp
 8008b04:	f000 fe5e 	bl	80097c4 <__pow5mult>
 8008b08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	4604      	mov	r4, r0
 8008b0e:	f300 8095 	bgt.w	8008c3c <_dtoa_r+0x8dc>
 8008b12:	9b02      	ldr	r3, [sp, #8]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	f040 8087 	bne.w	8008c28 <_dtoa_r+0x8c8>
 8008b1a:	9b03      	ldr	r3, [sp, #12]
 8008b1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	f040 8089 	bne.w	8008c38 <_dtoa_r+0x8d8>
 8008b26:	9b03      	ldr	r3, [sp, #12]
 8008b28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008b2c:	0d1b      	lsrs	r3, r3, #20
 8008b2e:	051b      	lsls	r3, r3, #20
 8008b30:	b12b      	cbz	r3, 8008b3e <_dtoa_r+0x7de>
 8008b32:	9b08      	ldr	r3, [sp, #32]
 8008b34:	3301      	adds	r3, #1
 8008b36:	9308      	str	r3, [sp, #32]
 8008b38:	f108 0801 	add.w	r8, r8, #1
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	f000 81b0 	beq.w	8008ea8 <_dtoa_r+0xb48>
 8008b48:	6923      	ldr	r3, [r4, #16]
 8008b4a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008b4e:	6918      	ldr	r0, [r3, #16]
 8008b50:	f000 fd2c 	bl	80095ac <__hi0bits>
 8008b54:	f1c0 0020 	rsb	r0, r0, #32
 8008b58:	9b08      	ldr	r3, [sp, #32]
 8008b5a:	4418      	add	r0, r3
 8008b5c:	f010 001f 	ands.w	r0, r0, #31
 8008b60:	d077      	beq.n	8008c52 <_dtoa_r+0x8f2>
 8008b62:	f1c0 0320 	rsb	r3, r0, #32
 8008b66:	2b04      	cmp	r3, #4
 8008b68:	dd6b      	ble.n	8008c42 <_dtoa_r+0x8e2>
 8008b6a:	9b08      	ldr	r3, [sp, #32]
 8008b6c:	f1c0 001c 	rsb	r0, r0, #28
 8008b70:	4403      	add	r3, r0
 8008b72:	4480      	add	r8, r0
 8008b74:	4406      	add	r6, r0
 8008b76:	9308      	str	r3, [sp, #32]
 8008b78:	f1b8 0f00 	cmp.w	r8, #0
 8008b7c:	dd05      	ble.n	8008b8a <_dtoa_r+0x82a>
 8008b7e:	4649      	mov	r1, r9
 8008b80:	4642      	mov	r2, r8
 8008b82:	4658      	mov	r0, fp
 8008b84:	f000 fe78 	bl	8009878 <__lshift>
 8008b88:	4681      	mov	r9, r0
 8008b8a:	9b08      	ldr	r3, [sp, #32]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	dd05      	ble.n	8008b9c <_dtoa_r+0x83c>
 8008b90:	4621      	mov	r1, r4
 8008b92:	461a      	mov	r2, r3
 8008b94:	4658      	mov	r0, fp
 8008b96:	f000 fe6f 	bl	8009878 <__lshift>
 8008b9a:	4604      	mov	r4, r0
 8008b9c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d059      	beq.n	8008c56 <_dtoa_r+0x8f6>
 8008ba2:	4621      	mov	r1, r4
 8008ba4:	4648      	mov	r0, r9
 8008ba6:	f000 fed3 	bl	8009950 <__mcmp>
 8008baa:	2800      	cmp	r0, #0
 8008bac:	da53      	bge.n	8008c56 <_dtoa_r+0x8f6>
 8008bae:	1e7b      	subs	r3, r7, #1
 8008bb0:	9304      	str	r3, [sp, #16]
 8008bb2:	4649      	mov	r1, r9
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	220a      	movs	r2, #10
 8008bb8:	4658      	mov	r0, fp
 8008bba:	f000 fcb1 	bl	8009520 <__multadd>
 8008bbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008bc0:	4681      	mov	r9, r0
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	f000 8172 	beq.w	8008eac <_dtoa_r+0xb4c>
 8008bc8:	2300      	movs	r3, #0
 8008bca:	4629      	mov	r1, r5
 8008bcc:	220a      	movs	r2, #10
 8008bce:	4658      	mov	r0, fp
 8008bd0:	f000 fca6 	bl	8009520 <__multadd>
 8008bd4:	9b00      	ldr	r3, [sp, #0]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	4605      	mov	r5, r0
 8008bda:	dc67      	bgt.n	8008cac <_dtoa_r+0x94c>
 8008bdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bde:	2b02      	cmp	r3, #2
 8008be0:	dc41      	bgt.n	8008c66 <_dtoa_r+0x906>
 8008be2:	e063      	b.n	8008cac <_dtoa_r+0x94c>
 8008be4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008be6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008bea:	e746      	b.n	8008a7a <_dtoa_r+0x71a>
 8008bec:	9b07      	ldr	r3, [sp, #28]
 8008bee:	1e5c      	subs	r4, r3, #1
 8008bf0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bf2:	42a3      	cmp	r3, r4
 8008bf4:	bfbf      	itttt	lt
 8008bf6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008bf8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008bfa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008bfc:	1ae3      	sublt	r3, r4, r3
 8008bfe:	bfb4      	ite	lt
 8008c00:	18d2      	addlt	r2, r2, r3
 8008c02:	1b1c      	subge	r4, r3, r4
 8008c04:	9b07      	ldr	r3, [sp, #28]
 8008c06:	bfbc      	itt	lt
 8008c08:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008c0a:	2400      	movlt	r4, #0
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	bfb5      	itete	lt
 8008c10:	eba8 0603 	sublt.w	r6, r8, r3
 8008c14:	9b07      	ldrge	r3, [sp, #28]
 8008c16:	2300      	movlt	r3, #0
 8008c18:	4646      	movge	r6, r8
 8008c1a:	e730      	b.n	8008a7e <_dtoa_r+0x71e>
 8008c1c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008c1e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008c20:	4646      	mov	r6, r8
 8008c22:	e735      	b.n	8008a90 <_dtoa_r+0x730>
 8008c24:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c26:	e75c      	b.n	8008ae2 <_dtoa_r+0x782>
 8008c28:	2300      	movs	r3, #0
 8008c2a:	e788      	b.n	8008b3e <_dtoa_r+0x7de>
 8008c2c:	3fe00000 	.word	0x3fe00000
 8008c30:	40240000 	.word	0x40240000
 8008c34:	40140000 	.word	0x40140000
 8008c38:	9b02      	ldr	r3, [sp, #8]
 8008c3a:	e780      	b.n	8008b3e <_dtoa_r+0x7de>
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c40:	e782      	b.n	8008b48 <_dtoa_r+0x7e8>
 8008c42:	d099      	beq.n	8008b78 <_dtoa_r+0x818>
 8008c44:	9a08      	ldr	r2, [sp, #32]
 8008c46:	331c      	adds	r3, #28
 8008c48:	441a      	add	r2, r3
 8008c4a:	4498      	add	r8, r3
 8008c4c:	441e      	add	r6, r3
 8008c4e:	9208      	str	r2, [sp, #32]
 8008c50:	e792      	b.n	8008b78 <_dtoa_r+0x818>
 8008c52:	4603      	mov	r3, r0
 8008c54:	e7f6      	b.n	8008c44 <_dtoa_r+0x8e4>
 8008c56:	9b07      	ldr	r3, [sp, #28]
 8008c58:	9704      	str	r7, [sp, #16]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	dc20      	bgt.n	8008ca0 <_dtoa_r+0x940>
 8008c5e:	9300      	str	r3, [sp, #0]
 8008c60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c62:	2b02      	cmp	r3, #2
 8008c64:	dd1e      	ble.n	8008ca4 <_dtoa_r+0x944>
 8008c66:	9b00      	ldr	r3, [sp, #0]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	f47f aec0 	bne.w	80089ee <_dtoa_r+0x68e>
 8008c6e:	4621      	mov	r1, r4
 8008c70:	2205      	movs	r2, #5
 8008c72:	4658      	mov	r0, fp
 8008c74:	f000 fc54 	bl	8009520 <__multadd>
 8008c78:	4601      	mov	r1, r0
 8008c7a:	4604      	mov	r4, r0
 8008c7c:	4648      	mov	r0, r9
 8008c7e:	f000 fe67 	bl	8009950 <__mcmp>
 8008c82:	2800      	cmp	r0, #0
 8008c84:	f77f aeb3 	ble.w	80089ee <_dtoa_r+0x68e>
 8008c88:	4656      	mov	r6, sl
 8008c8a:	2331      	movs	r3, #49	@ 0x31
 8008c8c:	f806 3b01 	strb.w	r3, [r6], #1
 8008c90:	9b04      	ldr	r3, [sp, #16]
 8008c92:	3301      	adds	r3, #1
 8008c94:	9304      	str	r3, [sp, #16]
 8008c96:	e6ae      	b.n	80089f6 <_dtoa_r+0x696>
 8008c98:	9c07      	ldr	r4, [sp, #28]
 8008c9a:	9704      	str	r7, [sp, #16]
 8008c9c:	4625      	mov	r5, r4
 8008c9e:	e7f3      	b.n	8008c88 <_dtoa_r+0x928>
 8008ca0:	9b07      	ldr	r3, [sp, #28]
 8008ca2:	9300      	str	r3, [sp, #0]
 8008ca4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	f000 8104 	beq.w	8008eb4 <_dtoa_r+0xb54>
 8008cac:	2e00      	cmp	r6, #0
 8008cae:	dd05      	ble.n	8008cbc <_dtoa_r+0x95c>
 8008cb0:	4629      	mov	r1, r5
 8008cb2:	4632      	mov	r2, r6
 8008cb4:	4658      	mov	r0, fp
 8008cb6:	f000 fddf 	bl	8009878 <__lshift>
 8008cba:	4605      	mov	r5, r0
 8008cbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d05a      	beq.n	8008d78 <_dtoa_r+0xa18>
 8008cc2:	6869      	ldr	r1, [r5, #4]
 8008cc4:	4658      	mov	r0, fp
 8008cc6:	f000 fbc9 	bl	800945c <_Balloc>
 8008cca:	4606      	mov	r6, r0
 8008ccc:	b928      	cbnz	r0, 8008cda <_dtoa_r+0x97a>
 8008cce:	4b84      	ldr	r3, [pc, #528]	@ (8008ee0 <_dtoa_r+0xb80>)
 8008cd0:	4602      	mov	r2, r0
 8008cd2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008cd6:	f7ff bb5a 	b.w	800838e <_dtoa_r+0x2e>
 8008cda:	692a      	ldr	r2, [r5, #16]
 8008cdc:	3202      	adds	r2, #2
 8008cde:	0092      	lsls	r2, r2, #2
 8008ce0:	f105 010c 	add.w	r1, r5, #12
 8008ce4:	300c      	adds	r0, #12
 8008ce6:	f7ff faa2 	bl	800822e <memcpy>
 8008cea:	2201      	movs	r2, #1
 8008cec:	4631      	mov	r1, r6
 8008cee:	4658      	mov	r0, fp
 8008cf0:	f000 fdc2 	bl	8009878 <__lshift>
 8008cf4:	f10a 0301 	add.w	r3, sl, #1
 8008cf8:	9307      	str	r3, [sp, #28]
 8008cfa:	9b00      	ldr	r3, [sp, #0]
 8008cfc:	4453      	add	r3, sl
 8008cfe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d00:	9b02      	ldr	r3, [sp, #8]
 8008d02:	f003 0301 	and.w	r3, r3, #1
 8008d06:	462f      	mov	r7, r5
 8008d08:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d0a:	4605      	mov	r5, r0
 8008d0c:	9b07      	ldr	r3, [sp, #28]
 8008d0e:	4621      	mov	r1, r4
 8008d10:	3b01      	subs	r3, #1
 8008d12:	4648      	mov	r0, r9
 8008d14:	9300      	str	r3, [sp, #0]
 8008d16:	f7ff fa98 	bl	800824a <quorem>
 8008d1a:	4639      	mov	r1, r7
 8008d1c:	9002      	str	r0, [sp, #8]
 8008d1e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008d22:	4648      	mov	r0, r9
 8008d24:	f000 fe14 	bl	8009950 <__mcmp>
 8008d28:	462a      	mov	r2, r5
 8008d2a:	9008      	str	r0, [sp, #32]
 8008d2c:	4621      	mov	r1, r4
 8008d2e:	4658      	mov	r0, fp
 8008d30:	f000 fe2a 	bl	8009988 <__mdiff>
 8008d34:	68c2      	ldr	r2, [r0, #12]
 8008d36:	4606      	mov	r6, r0
 8008d38:	bb02      	cbnz	r2, 8008d7c <_dtoa_r+0xa1c>
 8008d3a:	4601      	mov	r1, r0
 8008d3c:	4648      	mov	r0, r9
 8008d3e:	f000 fe07 	bl	8009950 <__mcmp>
 8008d42:	4602      	mov	r2, r0
 8008d44:	4631      	mov	r1, r6
 8008d46:	4658      	mov	r0, fp
 8008d48:	920e      	str	r2, [sp, #56]	@ 0x38
 8008d4a:	f000 fbc7 	bl	80094dc <_Bfree>
 8008d4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d50:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d52:	9e07      	ldr	r6, [sp, #28]
 8008d54:	ea43 0102 	orr.w	r1, r3, r2
 8008d58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d5a:	4319      	orrs	r1, r3
 8008d5c:	d110      	bne.n	8008d80 <_dtoa_r+0xa20>
 8008d5e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008d62:	d029      	beq.n	8008db8 <_dtoa_r+0xa58>
 8008d64:	9b08      	ldr	r3, [sp, #32]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	dd02      	ble.n	8008d70 <_dtoa_r+0xa10>
 8008d6a:	9b02      	ldr	r3, [sp, #8]
 8008d6c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008d70:	9b00      	ldr	r3, [sp, #0]
 8008d72:	f883 8000 	strb.w	r8, [r3]
 8008d76:	e63f      	b.n	80089f8 <_dtoa_r+0x698>
 8008d78:	4628      	mov	r0, r5
 8008d7a:	e7bb      	b.n	8008cf4 <_dtoa_r+0x994>
 8008d7c:	2201      	movs	r2, #1
 8008d7e:	e7e1      	b.n	8008d44 <_dtoa_r+0x9e4>
 8008d80:	9b08      	ldr	r3, [sp, #32]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	db04      	blt.n	8008d90 <_dtoa_r+0xa30>
 8008d86:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d88:	430b      	orrs	r3, r1
 8008d8a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008d8c:	430b      	orrs	r3, r1
 8008d8e:	d120      	bne.n	8008dd2 <_dtoa_r+0xa72>
 8008d90:	2a00      	cmp	r2, #0
 8008d92:	dded      	ble.n	8008d70 <_dtoa_r+0xa10>
 8008d94:	4649      	mov	r1, r9
 8008d96:	2201      	movs	r2, #1
 8008d98:	4658      	mov	r0, fp
 8008d9a:	f000 fd6d 	bl	8009878 <__lshift>
 8008d9e:	4621      	mov	r1, r4
 8008da0:	4681      	mov	r9, r0
 8008da2:	f000 fdd5 	bl	8009950 <__mcmp>
 8008da6:	2800      	cmp	r0, #0
 8008da8:	dc03      	bgt.n	8008db2 <_dtoa_r+0xa52>
 8008daa:	d1e1      	bne.n	8008d70 <_dtoa_r+0xa10>
 8008dac:	f018 0f01 	tst.w	r8, #1
 8008db0:	d0de      	beq.n	8008d70 <_dtoa_r+0xa10>
 8008db2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008db6:	d1d8      	bne.n	8008d6a <_dtoa_r+0xa0a>
 8008db8:	9a00      	ldr	r2, [sp, #0]
 8008dba:	2339      	movs	r3, #57	@ 0x39
 8008dbc:	7013      	strb	r3, [r2, #0]
 8008dbe:	4633      	mov	r3, r6
 8008dc0:	461e      	mov	r6, r3
 8008dc2:	3b01      	subs	r3, #1
 8008dc4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008dc8:	2a39      	cmp	r2, #57	@ 0x39
 8008dca:	d052      	beq.n	8008e72 <_dtoa_r+0xb12>
 8008dcc:	3201      	adds	r2, #1
 8008dce:	701a      	strb	r2, [r3, #0]
 8008dd0:	e612      	b.n	80089f8 <_dtoa_r+0x698>
 8008dd2:	2a00      	cmp	r2, #0
 8008dd4:	dd07      	ble.n	8008de6 <_dtoa_r+0xa86>
 8008dd6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008dda:	d0ed      	beq.n	8008db8 <_dtoa_r+0xa58>
 8008ddc:	9a00      	ldr	r2, [sp, #0]
 8008dde:	f108 0301 	add.w	r3, r8, #1
 8008de2:	7013      	strb	r3, [r2, #0]
 8008de4:	e608      	b.n	80089f8 <_dtoa_r+0x698>
 8008de6:	9b07      	ldr	r3, [sp, #28]
 8008de8:	9a07      	ldr	r2, [sp, #28]
 8008dea:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008dee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d028      	beq.n	8008e46 <_dtoa_r+0xae6>
 8008df4:	4649      	mov	r1, r9
 8008df6:	2300      	movs	r3, #0
 8008df8:	220a      	movs	r2, #10
 8008dfa:	4658      	mov	r0, fp
 8008dfc:	f000 fb90 	bl	8009520 <__multadd>
 8008e00:	42af      	cmp	r7, r5
 8008e02:	4681      	mov	r9, r0
 8008e04:	f04f 0300 	mov.w	r3, #0
 8008e08:	f04f 020a 	mov.w	r2, #10
 8008e0c:	4639      	mov	r1, r7
 8008e0e:	4658      	mov	r0, fp
 8008e10:	d107      	bne.n	8008e22 <_dtoa_r+0xac2>
 8008e12:	f000 fb85 	bl	8009520 <__multadd>
 8008e16:	4607      	mov	r7, r0
 8008e18:	4605      	mov	r5, r0
 8008e1a:	9b07      	ldr	r3, [sp, #28]
 8008e1c:	3301      	adds	r3, #1
 8008e1e:	9307      	str	r3, [sp, #28]
 8008e20:	e774      	b.n	8008d0c <_dtoa_r+0x9ac>
 8008e22:	f000 fb7d 	bl	8009520 <__multadd>
 8008e26:	4629      	mov	r1, r5
 8008e28:	4607      	mov	r7, r0
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	220a      	movs	r2, #10
 8008e2e:	4658      	mov	r0, fp
 8008e30:	f000 fb76 	bl	8009520 <__multadd>
 8008e34:	4605      	mov	r5, r0
 8008e36:	e7f0      	b.n	8008e1a <_dtoa_r+0xaba>
 8008e38:	9b00      	ldr	r3, [sp, #0]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	bfcc      	ite	gt
 8008e3e:	461e      	movgt	r6, r3
 8008e40:	2601      	movle	r6, #1
 8008e42:	4456      	add	r6, sl
 8008e44:	2700      	movs	r7, #0
 8008e46:	4649      	mov	r1, r9
 8008e48:	2201      	movs	r2, #1
 8008e4a:	4658      	mov	r0, fp
 8008e4c:	f000 fd14 	bl	8009878 <__lshift>
 8008e50:	4621      	mov	r1, r4
 8008e52:	4681      	mov	r9, r0
 8008e54:	f000 fd7c 	bl	8009950 <__mcmp>
 8008e58:	2800      	cmp	r0, #0
 8008e5a:	dcb0      	bgt.n	8008dbe <_dtoa_r+0xa5e>
 8008e5c:	d102      	bne.n	8008e64 <_dtoa_r+0xb04>
 8008e5e:	f018 0f01 	tst.w	r8, #1
 8008e62:	d1ac      	bne.n	8008dbe <_dtoa_r+0xa5e>
 8008e64:	4633      	mov	r3, r6
 8008e66:	461e      	mov	r6, r3
 8008e68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e6c:	2a30      	cmp	r2, #48	@ 0x30
 8008e6e:	d0fa      	beq.n	8008e66 <_dtoa_r+0xb06>
 8008e70:	e5c2      	b.n	80089f8 <_dtoa_r+0x698>
 8008e72:	459a      	cmp	sl, r3
 8008e74:	d1a4      	bne.n	8008dc0 <_dtoa_r+0xa60>
 8008e76:	9b04      	ldr	r3, [sp, #16]
 8008e78:	3301      	adds	r3, #1
 8008e7a:	9304      	str	r3, [sp, #16]
 8008e7c:	2331      	movs	r3, #49	@ 0x31
 8008e7e:	f88a 3000 	strb.w	r3, [sl]
 8008e82:	e5b9      	b.n	80089f8 <_dtoa_r+0x698>
 8008e84:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008e86:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008ee4 <_dtoa_r+0xb84>
 8008e8a:	b11b      	cbz	r3, 8008e94 <_dtoa_r+0xb34>
 8008e8c:	f10a 0308 	add.w	r3, sl, #8
 8008e90:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008e92:	6013      	str	r3, [r2, #0]
 8008e94:	4650      	mov	r0, sl
 8008e96:	b019      	add	sp, #100	@ 0x64
 8008e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e9e:	2b01      	cmp	r3, #1
 8008ea0:	f77f ae37 	ble.w	8008b12 <_dtoa_r+0x7b2>
 8008ea4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ea6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ea8:	2001      	movs	r0, #1
 8008eaa:	e655      	b.n	8008b58 <_dtoa_r+0x7f8>
 8008eac:	9b00      	ldr	r3, [sp, #0]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	f77f aed6 	ble.w	8008c60 <_dtoa_r+0x900>
 8008eb4:	4656      	mov	r6, sl
 8008eb6:	4621      	mov	r1, r4
 8008eb8:	4648      	mov	r0, r9
 8008eba:	f7ff f9c6 	bl	800824a <quorem>
 8008ebe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008ec2:	f806 8b01 	strb.w	r8, [r6], #1
 8008ec6:	9b00      	ldr	r3, [sp, #0]
 8008ec8:	eba6 020a 	sub.w	r2, r6, sl
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	ddb3      	ble.n	8008e38 <_dtoa_r+0xad8>
 8008ed0:	4649      	mov	r1, r9
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	220a      	movs	r2, #10
 8008ed6:	4658      	mov	r0, fp
 8008ed8:	f000 fb22 	bl	8009520 <__multadd>
 8008edc:	4681      	mov	r9, r0
 8008ede:	e7ea      	b.n	8008eb6 <_dtoa_r+0xb56>
 8008ee0:	0800a560 	.word	0x0800a560
 8008ee4:	0800a4e4 	.word	0x0800a4e4

08008ee8 <__ssputs_r>:
 8008ee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008eec:	688e      	ldr	r6, [r1, #8]
 8008eee:	461f      	mov	r7, r3
 8008ef0:	42be      	cmp	r6, r7
 8008ef2:	680b      	ldr	r3, [r1, #0]
 8008ef4:	4682      	mov	sl, r0
 8008ef6:	460c      	mov	r4, r1
 8008ef8:	4690      	mov	r8, r2
 8008efa:	d82d      	bhi.n	8008f58 <__ssputs_r+0x70>
 8008efc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f00:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008f04:	d026      	beq.n	8008f54 <__ssputs_r+0x6c>
 8008f06:	6965      	ldr	r5, [r4, #20]
 8008f08:	6909      	ldr	r1, [r1, #16]
 8008f0a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f0e:	eba3 0901 	sub.w	r9, r3, r1
 8008f12:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f16:	1c7b      	adds	r3, r7, #1
 8008f18:	444b      	add	r3, r9
 8008f1a:	106d      	asrs	r5, r5, #1
 8008f1c:	429d      	cmp	r5, r3
 8008f1e:	bf38      	it	cc
 8008f20:	461d      	movcc	r5, r3
 8008f22:	0553      	lsls	r3, r2, #21
 8008f24:	d527      	bpl.n	8008f76 <__ssputs_r+0x8e>
 8008f26:	4629      	mov	r1, r5
 8008f28:	f000 f960 	bl	80091ec <_malloc_r>
 8008f2c:	4606      	mov	r6, r0
 8008f2e:	b360      	cbz	r0, 8008f8a <__ssputs_r+0xa2>
 8008f30:	6921      	ldr	r1, [r4, #16]
 8008f32:	464a      	mov	r2, r9
 8008f34:	f7ff f97b 	bl	800822e <memcpy>
 8008f38:	89a3      	ldrh	r3, [r4, #12]
 8008f3a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008f3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f42:	81a3      	strh	r3, [r4, #12]
 8008f44:	6126      	str	r6, [r4, #16]
 8008f46:	6165      	str	r5, [r4, #20]
 8008f48:	444e      	add	r6, r9
 8008f4a:	eba5 0509 	sub.w	r5, r5, r9
 8008f4e:	6026      	str	r6, [r4, #0]
 8008f50:	60a5      	str	r5, [r4, #8]
 8008f52:	463e      	mov	r6, r7
 8008f54:	42be      	cmp	r6, r7
 8008f56:	d900      	bls.n	8008f5a <__ssputs_r+0x72>
 8008f58:	463e      	mov	r6, r7
 8008f5a:	6820      	ldr	r0, [r4, #0]
 8008f5c:	4632      	mov	r2, r6
 8008f5e:	4641      	mov	r1, r8
 8008f60:	f000 fe6f 	bl	8009c42 <memmove>
 8008f64:	68a3      	ldr	r3, [r4, #8]
 8008f66:	1b9b      	subs	r3, r3, r6
 8008f68:	60a3      	str	r3, [r4, #8]
 8008f6a:	6823      	ldr	r3, [r4, #0]
 8008f6c:	4433      	add	r3, r6
 8008f6e:	6023      	str	r3, [r4, #0]
 8008f70:	2000      	movs	r0, #0
 8008f72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f76:	462a      	mov	r2, r5
 8008f78:	f000 fe35 	bl	8009be6 <_realloc_r>
 8008f7c:	4606      	mov	r6, r0
 8008f7e:	2800      	cmp	r0, #0
 8008f80:	d1e0      	bne.n	8008f44 <__ssputs_r+0x5c>
 8008f82:	6921      	ldr	r1, [r4, #16]
 8008f84:	4650      	mov	r0, sl
 8008f86:	f000 feff 	bl	8009d88 <_free_r>
 8008f8a:	230c      	movs	r3, #12
 8008f8c:	f8ca 3000 	str.w	r3, [sl]
 8008f90:	89a3      	ldrh	r3, [r4, #12]
 8008f92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f96:	81a3      	strh	r3, [r4, #12]
 8008f98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f9c:	e7e9      	b.n	8008f72 <__ssputs_r+0x8a>
	...

08008fa0 <_svfiprintf_r>:
 8008fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fa4:	4698      	mov	r8, r3
 8008fa6:	898b      	ldrh	r3, [r1, #12]
 8008fa8:	061b      	lsls	r3, r3, #24
 8008faa:	b09d      	sub	sp, #116	@ 0x74
 8008fac:	4607      	mov	r7, r0
 8008fae:	460d      	mov	r5, r1
 8008fb0:	4614      	mov	r4, r2
 8008fb2:	d510      	bpl.n	8008fd6 <_svfiprintf_r+0x36>
 8008fb4:	690b      	ldr	r3, [r1, #16]
 8008fb6:	b973      	cbnz	r3, 8008fd6 <_svfiprintf_r+0x36>
 8008fb8:	2140      	movs	r1, #64	@ 0x40
 8008fba:	f000 f917 	bl	80091ec <_malloc_r>
 8008fbe:	6028      	str	r0, [r5, #0]
 8008fc0:	6128      	str	r0, [r5, #16]
 8008fc2:	b930      	cbnz	r0, 8008fd2 <_svfiprintf_r+0x32>
 8008fc4:	230c      	movs	r3, #12
 8008fc6:	603b      	str	r3, [r7, #0]
 8008fc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008fcc:	b01d      	add	sp, #116	@ 0x74
 8008fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fd2:	2340      	movs	r3, #64	@ 0x40
 8008fd4:	616b      	str	r3, [r5, #20]
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fda:	2320      	movs	r3, #32
 8008fdc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008fe0:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fe4:	2330      	movs	r3, #48	@ 0x30
 8008fe6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009184 <_svfiprintf_r+0x1e4>
 8008fea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008fee:	f04f 0901 	mov.w	r9, #1
 8008ff2:	4623      	mov	r3, r4
 8008ff4:	469a      	mov	sl, r3
 8008ff6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ffa:	b10a      	cbz	r2, 8009000 <_svfiprintf_r+0x60>
 8008ffc:	2a25      	cmp	r2, #37	@ 0x25
 8008ffe:	d1f9      	bne.n	8008ff4 <_svfiprintf_r+0x54>
 8009000:	ebba 0b04 	subs.w	fp, sl, r4
 8009004:	d00b      	beq.n	800901e <_svfiprintf_r+0x7e>
 8009006:	465b      	mov	r3, fp
 8009008:	4622      	mov	r2, r4
 800900a:	4629      	mov	r1, r5
 800900c:	4638      	mov	r0, r7
 800900e:	f7ff ff6b 	bl	8008ee8 <__ssputs_r>
 8009012:	3001      	adds	r0, #1
 8009014:	f000 80a7 	beq.w	8009166 <_svfiprintf_r+0x1c6>
 8009018:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800901a:	445a      	add	r2, fp
 800901c:	9209      	str	r2, [sp, #36]	@ 0x24
 800901e:	f89a 3000 	ldrb.w	r3, [sl]
 8009022:	2b00      	cmp	r3, #0
 8009024:	f000 809f 	beq.w	8009166 <_svfiprintf_r+0x1c6>
 8009028:	2300      	movs	r3, #0
 800902a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800902e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009032:	f10a 0a01 	add.w	sl, sl, #1
 8009036:	9304      	str	r3, [sp, #16]
 8009038:	9307      	str	r3, [sp, #28]
 800903a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800903e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009040:	4654      	mov	r4, sl
 8009042:	2205      	movs	r2, #5
 8009044:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009048:	484e      	ldr	r0, [pc, #312]	@ (8009184 <_svfiprintf_r+0x1e4>)
 800904a:	f7f7 f8c1 	bl	80001d0 <memchr>
 800904e:	9a04      	ldr	r2, [sp, #16]
 8009050:	b9d8      	cbnz	r0, 800908a <_svfiprintf_r+0xea>
 8009052:	06d0      	lsls	r0, r2, #27
 8009054:	bf44      	itt	mi
 8009056:	2320      	movmi	r3, #32
 8009058:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800905c:	0711      	lsls	r1, r2, #28
 800905e:	bf44      	itt	mi
 8009060:	232b      	movmi	r3, #43	@ 0x2b
 8009062:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009066:	f89a 3000 	ldrb.w	r3, [sl]
 800906a:	2b2a      	cmp	r3, #42	@ 0x2a
 800906c:	d015      	beq.n	800909a <_svfiprintf_r+0xfa>
 800906e:	9a07      	ldr	r2, [sp, #28]
 8009070:	4654      	mov	r4, sl
 8009072:	2000      	movs	r0, #0
 8009074:	f04f 0c0a 	mov.w	ip, #10
 8009078:	4621      	mov	r1, r4
 800907a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800907e:	3b30      	subs	r3, #48	@ 0x30
 8009080:	2b09      	cmp	r3, #9
 8009082:	d94b      	bls.n	800911c <_svfiprintf_r+0x17c>
 8009084:	b1b0      	cbz	r0, 80090b4 <_svfiprintf_r+0x114>
 8009086:	9207      	str	r2, [sp, #28]
 8009088:	e014      	b.n	80090b4 <_svfiprintf_r+0x114>
 800908a:	eba0 0308 	sub.w	r3, r0, r8
 800908e:	fa09 f303 	lsl.w	r3, r9, r3
 8009092:	4313      	orrs	r3, r2
 8009094:	9304      	str	r3, [sp, #16]
 8009096:	46a2      	mov	sl, r4
 8009098:	e7d2      	b.n	8009040 <_svfiprintf_r+0xa0>
 800909a:	9b03      	ldr	r3, [sp, #12]
 800909c:	1d19      	adds	r1, r3, #4
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	9103      	str	r1, [sp, #12]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	bfbb      	ittet	lt
 80090a6:	425b      	neglt	r3, r3
 80090a8:	f042 0202 	orrlt.w	r2, r2, #2
 80090ac:	9307      	strge	r3, [sp, #28]
 80090ae:	9307      	strlt	r3, [sp, #28]
 80090b0:	bfb8      	it	lt
 80090b2:	9204      	strlt	r2, [sp, #16]
 80090b4:	7823      	ldrb	r3, [r4, #0]
 80090b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80090b8:	d10a      	bne.n	80090d0 <_svfiprintf_r+0x130>
 80090ba:	7863      	ldrb	r3, [r4, #1]
 80090bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80090be:	d132      	bne.n	8009126 <_svfiprintf_r+0x186>
 80090c0:	9b03      	ldr	r3, [sp, #12]
 80090c2:	1d1a      	adds	r2, r3, #4
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	9203      	str	r2, [sp, #12]
 80090c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80090cc:	3402      	adds	r4, #2
 80090ce:	9305      	str	r3, [sp, #20]
 80090d0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009194 <_svfiprintf_r+0x1f4>
 80090d4:	7821      	ldrb	r1, [r4, #0]
 80090d6:	2203      	movs	r2, #3
 80090d8:	4650      	mov	r0, sl
 80090da:	f7f7 f879 	bl	80001d0 <memchr>
 80090de:	b138      	cbz	r0, 80090f0 <_svfiprintf_r+0x150>
 80090e0:	9b04      	ldr	r3, [sp, #16]
 80090e2:	eba0 000a 	sub.w	r0, r0, sl
 80090e6:	2240      	movs	r2, #64	@ 0x40
 80090e8:	4082      	lsls	r2, r0
 80090ea:	4313      	orrs	r3, r2
 80090ec:	3401      	adds	r4, #1
 80090ee:	9304      	str	r3, [sp, #16]
 80090f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090f4:	4824      	ldr	r0, [pc, #144]	@ (8009188 <_svfiprintf_r+0x1e8>)
 80090f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80090fa:	2206      	movs	r2, #6
 80090fc:	f7f7 f868 	bl	80001d0 <memchr>
 8009100:	2800      	cmp	r0, #0
 8009102:	d036      	beq.n	8009172 <_svfiprintf_r+0x1d2>
 8009104:	4b21      	ldr	r3, [pc, #132]	@ (800918c <_svfiprintf_r+0x1ec>)
 8009106:	bb1b      	cbnz	r3, 8009150 <_svfiprintf_r+0x1b0>
 8009108:	9b03      	ldr	r3, [sp, #12]
 800910a:	3307      	adds	r3, #7
 800910c:	f023 0307 	bic.w	r3, r3, #7
 8009110:	3308      	adds	r3, #8
 8009112:	9303      	str	r3, [sp, #12]
 8009114:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009116:	4433      	add	r3, r6
 8009118:	9309      	str	r3, [sp, #36]	@ 0x24
 800911a:	e76a      	b.n	8008ff2 <_svfiprintf_r+0x52>
 800911c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009120:	460c      	mov	r4, r1
 8009122:	2001      	movs	r0, #1
 8009124:	e7a8      	b.n	8009078 <_svfiprintf_r+0xd8>
 8009126:	2300      	movs	r3, #0
 8009128:	3401      	adds	r4, #1
 800912a:	9305      	str	r3, [sp, #20]
 800912c:	4619      	mov	r1, r3
 800912e:	f04f 0c0a 	mov.w	ip, #10
 8009132:	4620      	mov	r0, r4
 8009134:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009138:	3a30      	subs	r2, #48	@ 0x30
 800913a:	2a09      	cmp	r2, #9
 800913c:	d903      	bls.n	8009146 <_svfiprintf_r+0x1a6>
 800913e:	2b00      	cmp	r3, #0
 8009140:	d0c6      	beq.n	80090d0 <_svfiprintf_r+0x130>
 8009142:	9105      	str	r1, [sp, #20]
 8009144:	e7c4      	b.n	80090d0 <_svfiprintf_r+0x130>
 8009146:	fb0c 2101 	mla	r1, ip, r1, r2
 800914a:	4604      	mov	r4, r0
 800914c:	2301      	movs	r3, #1
 800914e:	e7f0      	b.n	8009132 <_svfiprintf_r+0x192>
 8009150:	ab03      	add	r3, sp, #12
 8009152:	9300      	str	r3, [sp, #0]
 8009154:	462a      	mov	r2, r5
 8009156:	4b0e      	ldr	r3, [pc, #56]	@ (8009190 <_svfiprintf_r+0x1f0>)
 8009158:	a904      	add	r1, sp, #16
 800915a:	4638      	mov	r0, r7
 800915c:	f7fe fb60 	bl	8007820 <_printf_float>
 8009160:	1c42      	adds	r2, r0, #1
 8009162:	4606      	mov	r6, r0
 8009164:	d1d6      	bne.n	8009114 <_svfiprintf_r+0x174>
 8009166:	89ab      	ldrh	r3, [r5, #12]
 8009168:	065b      	lsls	r3, r3, #25
 800916a:	f53f af2d 	bmi.w	8008fc8 <_svfiprintf_r+0x28>
 800916e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009170:	e72c      	b.n	8008fcc <_svfiprintf_r+0x2c>
 8009172:	ab03      	add	r3, sp, #12
 8009174:	9300      	str	r3, [sp, #0]
 8009176:	462a      	mov	r2, r5
 8009178:	4b05      	ldr	r3, [pc, #20]	@ (8009190 <_svfiprintf_r+0x1f0>)
 800917a:	a904      	add	r1, sp, #16
 800917c:	4638      	mov	r0, r7
 800917e:	f7fe fde7 	bl	8007d50 <_printf_i>
 8009182:	e7ed      	b.n	8009160 <_svfiprintf_r+0x1c0>
 8009184:	0800a571 	.word	0x0800a571
 8009188:	0800a57b 	.word	0x0800a57b
 800918c:	08007821 	.word	0x08007821
 8009190:	08008ee9 	.word	0x08008ee9
 8009194:	0800a577 	.word	0x0800a577

08009198 <malloc>:
 8009198:	4b02      	ldr	r3, [pc, #8]	@ (80091a4 <malloc+0xc>)
 800919a:	4601      	mov	r1, r0
 800919c:	6818      	ldr	r0, [r3, #0]
 800919e:	f000 b825 	b.w	80091ec <_malloc_r>
 80091a2:	bf00      	nop
 80091a4:	20000058 	.word	0x20000058

080091a8 <sbrk_aligned>:
 80091a8:	b570      	push	{r4, r5, r6, lr}
 80091aa:	4e0f      	ldr	r6, [pc, #60]	@ (80091e8 <sbrk_aligned+0x40>)
 80091ac:	460c      	mov	r4, r1
 80091ae:	6831      	ldr	r1, [r6, #0]
 80091b0:	4605      	mov	r5, r0
 80091b2:	b911      	cbnz	r1, 80091ba <sbrk_aligned+0x12>
 80091b4:	f000 fd94 	bl	8009ce0 <_sbrk_r>
 80091b8:	6030      	str	r0, [r6, #0]
 80091ba:	4621      	mov	r1, r4
 80091bc:	4628      	mov	r0, r5
 80091be:	f000 fd8f 	bl	8009ce0 <_sbrk_r>
 80091c2:	1c43      	adds	r3, r0, #1
 80091c4:	d103      	bne.n	80091ce <sbrk_aligned+0x26>
 80091c6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80091ca:	4620      	mov	r0, r4
 80091cc:	bd70      	pop	{r4, r5, r6, pc}
 80091ce:	1cc4      	adds	r4, r0, #3
 80091d0:	f024 0403 	bic.w	r4, r4, #3
 80091d4:	42a0      	cmp	r0, r4
 80091d6:	d0f8      	beq.n	80091ca <sbrk_aligned+0x22>
 80091d8:	1a21      	subs	r1, r4, r0
 80091da:	4628      	mov	r0, r5
 80091dc:	f000 fd80 	bl	8009ce0 <_sbrk_r>
 80091e0:	3001      	adds	r0, #1
 80091e2:	d1f2      	bne.n	80091ca <sbrk_aligned+0x22>
 80091e4:	e7ef      	b.n	80091c6 <sbrk_aligned+0x1e>
 80091e6:	bf00      	nop
 80091e8:	20000be4 	.word	0x20000be4

080091ec <_malloc_r>:
 80091ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091f0:	1ccd      	adds	r5, r1, #3
 80091f2:	f025 0503 	bic.w	r5, r5, #3
 80091f6:	3508      	adds	r5, #8
 80091f8:	2d0c      	cmp	r5, #12
 80091fa:	bf38      	it	cc
 80091fc:	250c      	movcc	r5, #12
 80091fe:	2d00      	cmp	r5, #0
 8009200:	4606      	mov	r6, r0
 8009202:	db01      	blt.n	8009208 <_malloc_r+0x1c>
 8009204:	42a9      	cmp	r1, r5
 8009206:	d904      	bls.n	8009212 <_malloc_r+0x26>
 8009208:	230c      	movs	r3, #12
 800920a:	6033      	str	r3, [r6, #0]
 800920c:	2000      	movs	r0, #0
 800920e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009212:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80092e8 <_malloc_r+0xfc>
 8009216:	f000 f915 	bl	8009444 <__malloc_lock>
 800921a:	f8d8 3000 	ldr.w	r3, [r8]
 800921e:	461c      	mov	r4, r3
 8009220:	bb44      	cbnz	r4, 8009274 <_malloc_r+0x88>
 8009222:	4629      	mov	r1, r5
 8009224:	4630      	mov	r0, r6
 8009226:	f7ff ffbf 	bl	80091a8 <sbrk_aligned>
 800922a:	1c43      	adds	r3, r0, #1
 800922c:	4604      	mov	r4, r0
 800922e:	d158      	bne.n	80092e2 <_malloc_r+0xf6>
 8009230:	f8d8 4000 	ldr.w	r4, [r8]
 8009234:	4627      	mov	r7, r4
 8009236:	2f00      	cmp	r7, #0
 8009238:	d143      	bne.n	80092c2 <_malloc_r+0xd6>
 800923a:	2c00      	cmp	r4, #0
 800923c:	d04b      	beq.n	80092d6 <_malloc_r+0xea>
 800923e:	6823      	ldr	r3, [r4, #0]
 8009240:	4639      	mov	r1, r7
 8009242:	4630      	mov	r0, r6
 8009244:	eb04 0903 	add.w	r9, r4, r3
 8009248:	f000 fd4a 	bl	8009ce0 <_sbrk_r>
 800924c:	4581      	cmp	r9, r0
 800924e:	d142      	bne.n	80092d6 <_malloc_r+0xea>
 8009250:	6821      	ldr	r1, [r4, #0]
 8009252:	1a6d      	subs	r5, r5, r1
 8009254:	4629      	mov	r1, r5
 8009256:	4630      	mov	r0, r6
 8009258:	f7ff ffa6 	bl	80091a8 <sbrk_aligned>
 800925c:	3001      	adds	r0, #1
 800925e:	d03a      	beq.n	80092d6 <_malloc_r+0xea>
 8009260:	6823      	ldr	r3, [r4, #0]
 8009262:	442b      	add	r3, r5
 8009264:	6023      	str	r3, [r4, #0]
 8009266:	f8d8 3000 	ldr.w	r3, [r8]
 800926a:	685a      	ldr	r2, [r3, #4]
 800926c:	bb62      	cbnz	r2, 80092c8 <_malloc_r+0xdc>
 800926e:	f8c8 7000 	str.w	r7, [r8]
 8009272:	e00f      	b.n	8009294 <_malloc_r+0xa8>
 8009274:	6822      	ldr	r2, [r4, #0]
 8009276:	1b52      	subs	r2, r2, r5
 8009278:	d420      	bmi.n	80092bc <_malloc_r+0xd0>
 800927a:	2a0b      	cmp	r2, #11
 800927c:	d917      	bls.n	80092ae <_malloc_r+0xc2>
 800927e:	1961      	adds	r1, r4, r5
 8009280:	42a3      	cmp	r3, r4
 8009282:	6025      	str	r5, [r4, #0]
 8009284:	bf18      	it	ne
 8009286:	6059      	strne	r1, [r3, #4]
 8009288:	6863      	ldr	r3, [r4, #4]
 800928a:	bf08      	it	eq
 800928c:	f8c8 1000 	streq.w	r1, [r8]
 8009290:	5162      	str	r2, [r4, r5]
 8009292:	604b      	str	r3, [r1, #4]
 8009294:	4630      	mov	r0, r6
 8009296:	f000 f8db 	bl	8009450 <__malloc_unlock>
 800929a:	f104 000b 	add.w	r0, r4, #11
 800929e:	1d23      	adds	r3, r4, #4
 80092a0:	f020 0007 	bic.w	r0, r0, #7
 80092a4:	1ac2      	subs	r2, r0, r3
 80092a6:	bf1c      	itt	ne
 80092a8:	1a1b      	subne	r3, r3, r0
 80092aa:	50a3      	strne	r3, [r4, r2]
 80092ac:	e7af      	b.n	800920e <_malloc_r+0x22>
 80092ae:	6862      	ldr	r2, [r4, #4]
 80092b0:	42a3      	cmp	r3, r4
 80092b2:	bf0c      	ite	eq
 80092b4:	f8c8 2000 	streq.w	r2, [r8]
 80092b8:	605a      	strne	r2, [r3, #4]
 80092ba:	e7eb      	b.n	8009294 <_malloc_r+0xa8>
 80092bc:	4623      	mov	r3, r4
 80092be:	6864      	ldr	r4, [r4, #4]
 80092c0:	e7ae      	b.n	8009220 <_malloc_r+0x34>
 80092c2:	463c      	mov	r4, r7
 80092c4:	687f      	ldr	r7, [r7, #4]
 80092c6:	e7b6      	b.n	8009236 <_malloc_r+0x4a>
 80092c8:	461a      	mov	r2, r3
 80092ca:	685b      	ldr	r3, [r3, #4]
 80092cc:	42a3      	cmp	r3, r4
 80092ce:	d1fb      	bne.n	80092c8 <_malloc_r+0xdc>
 80092d0:	2300      	movs	r3, #0
 80092d2:	6053      	str	r3, [r2, #4]
 80092d4:	e7de      	b.n	8009294 <_malloc_r+0xa8>
 80092d6:	230c      	movs	r3, #12
 80092d8:	6033      	str	r3, [r6, #0]
 80092da:	4630      	mov	r0, r6
 80092dc:	f000 f8b8 	bl	8009450 <__malloc_unlock>
 80092e0:	e794      	b.n	800920c <_malloc_r+0x20>
 80092e2:	6005      	str	r5, [r0, #0]
 80092e4:	e7d6      	b.n	8009294 <_malloc_r+0xa8>
 80092e6:	bf00      	nop
 80092e8:	20000be8 	.word	0x20000be8

080092ec <__sflush_r>:
 80092ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80092f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092f4:	0716      	lsls	r6, r2, #28
 80092f6:	4605      	mov	r5, r0
 80092f8:	460c      	mov	r4, r1
 80092fa:	d454      	bmi.n	80093a6 <__sflush_r+0xba>
 80092fc:	684b      	ldr	r3, [r1, #4]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	dc02      	bgt.n	8009308 <__sflush_r+0x1c>
 8009302:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009304:	2b00      	cmp	r3, #0
 8009306:	dd48      	ble.n	800939a <__sflush_r+0xae>
 8009308:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800930a:	2e00      	cmp	r6, #0
 800930c:	d045      	beq.n	800939a <__sflush_r+0xae>
 800930e:	2300      	movs	r3, #0
 8009310:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009314:	682f      	ldr	r7, [r5, #0]
 8009316:	6a21      	ldr	r1, [r4, #32]
 8009318:	602b      	str	r3, [r5, #0]
 800931a:	d030      	beq.n	800937e <__sflush_r+0x92>
 800931c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800931e:	89a3      	ldrh	r3, [r4, #12]
 8009320:	0759      	lsls	r1, r3, #29
 8009322:	d505      	bpl.n	8009330 <__sflush_r+0x44>
 8009324:	6863      	ldr	r3, [r4, #4]
 8009326:	1ad2      	subs	r2, r2, r3
 8009328:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800932a:	b10b      	cbz	r3, 8009330 <__sflush_r+0x44>
 800932c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800932e:	1ad2      	subs	r2, r2, r3
 8009330:	2300      	movs	r3, #0
 8009332:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009334:	6a21      	ldr	r1, [r4, #32]
 8009336:	4628      	mov	r0, r5
 8009338:	47b0      	blx	r6
 800933a:	1c43      	adds	r3, r0, #1
 800933c:	89a3      	ldrh	r3, [r4, #12]
 800933e:	d106      	bne.n	800934e <__sflush_r+0x62>
 8009340:	6829      	ldr	r1, [r5, #0]
 8009342:	291d      	cmp	r1, #29
 8009344:	d82b      	bhi.n	800939e <__sflush_r+0xb2>
 8009346:	4a2a      	ldr	r2, [pc, #168]	@ (80093f0 <__sflush_r+0x104>)
 8009348:	410a      	asrs	r2, r1
 800934a:	07d6      	lsls	r6, r2, #31
 800934c:	d427      	bmi.n	800939e <__sflush_r+0xb2>
 800934e:	2200      	movs	r2, #0
 8009350:	6062      	str	r2, [r4, #4]
 8009352:	04d9      	lsls	r1, r3, #19
 8009354:	6922      	ldr	r2, [r4, #16]
 8009356:	6022      	str	r2, [r4, #0]
 8009358:	d504      	bpl.n	8009364 <__sflush_r+0x78>
 800935a:	1c42      	adds	r2, r0, #1
 800935c:	d101      	bne.n	8009362 <__sflush_r+0x76>
 800935e:	682b      	ldr	r3, [r5, #0]
 8009360:	b903      	cbnz	r3, 8009364 <__sflush_r+0x78>
 8009362:	6560      	str	r0, [r4, #84]	@ 0x54
 8009364:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009366:	602f      	str	r7, [r5, #0]
 8009368:	b1b9      	cbz	r1, 800939a <__sflush_r+0xae>
 800936a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800936e:	4299      	cmp	r1, r3
 8009370:	d002      	beq.n	8009378 <__sflush_r+0x8c>
 8009372:	4628      	mov	r0, r5
 8009374:	f000 fd08 	bl	8009d88 <_free_r>
 8009378:	2300      	movs	r3, #0
 800937a:	6363      	str	r3, [r4, #52]	@ 0x34
 800937c:	e00d      	b.n	800939a <__sflush_r+0xae>
 800937e:	2301      	movs	r3, #1
 8009380:	4628      	mov	r0, r5
 8009382:	47b0      	blx	r6
 8009384:	4602      	mov	r2, r0
 8009386:	1c50      	adds	r0, r2, #1
 8009388:	d1c9      	bne.n	800931e <__sflush_r+0x32>
 800938a:	682b      	ldr	r3, [r5, #0]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d0c6      	beq.n	800931e <__sflush_r+0x32>
 8009390:	2b1d      	cmp	r3, #29
 8009392:	d001      	beq.n	8009398 <__sflush_r+0xac>
 8009394:	2b16      	cmp	r3, #22
 8009396:	d11e      	bne.n	80093d6 <__sflush_r+0xea>
 8009398:	602f      	str	r7, [r5, #0]
 800939a:	2000      	movs	r0, #0
 800939c:	e022      	b.n	80093e4 <__sflush_r+0xf8>
 800939e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093a2:	b21b      	sxth	r3, r3
 80093a4:	e01b      	b.n	80093de <__sflush_r+0xf2>
 80093a6:	690f      	ldr	r7, [r1, #16]
 80093a8:	2f00      	cmp	r7, #0
 80093aa:	d0f6      	beq.n	800939a <__sflush_r+0xae>
 80093ac:	0793      	lsls	r3, r2, #30
 80093ae:	680e      	ldr	r6, [r1, #0]
 80093b0:	bf08      	it	eq
 80093b2:	694b      	ldreq	r3, [r1, #20]
 80093b4:	600f      	str	r7, [r1, #0]
 80093b6:	bf18      	it	ne
 80093b8:	2300      	movne	r3, #0
 80093ba:	eba6 0807 	sub.w	r8, r6, r7
 80093be:	608b      	str	r3, [r1, #8]
 80093c0:	f1b8 0f00 	cmp.w	r8, #0
 80093c4:	dde9      	ble.n	800939a <__sflush_r+0xae>
 80093c6:	6a21      	ldr	r1, [r4, #32]
 80093c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80093ca:	4643      	mov	r3, r8
 80093cc:	463a      	mov	r2, r7
 80093ce:	4628      	mov	r0, r5
 80093d0:	47b0      	blx	r6
 80093d2:	2800      	cmp	r0, #0
 80093d4:	dc08      	bgt.n	80093e8 <__sflush_r+0xfc>
 80093d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093de:	81a3      	strh	r3, [r4, #12]
 80093e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093e8:	4407      	add	r7, r0
 80093ea:	eba8 0800 	sub.w	r8, r8, r0
 80093ee:	e7e7      	b.n	80093c0 <__sflush_r+0xd4>
 80093f0:	dfbffffe 	.word	0xdfbffffe

080093f4 <_fflush_r>:
 80093f4:	b538      	push	{r3, r4, r5, lr}
 80093f6:	690b      	ldr	r3, [r1, #16]
 80093f8:	4605      	mov	r5, r0
 80093fa:	460c      	mov	r4, r1
 80093fc:	b913      	cbnz	r3, 8009404 <_fflush_r+0x10>
 80093fe:	2500      	movs	r5, #0
 8009400:	4628      	mov	r0, r5
 8009402:	bd38      	pop	{r3, r4, r5, pc}
 8009404:	b118      	cbz	r0, 800940e <_fflush_r+0x1a>
 8009406:	6a03      	ldr	r3, [r0, #32]
 8009408:	b90b      	cbnz	r3, 800940e <_fflush_r+0x1a>
 800940a:	f7fe fea1 	bl	8008150 <__sinit>
 800940e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d0f3      	beq.n	80093fe <_fflush_r+0xa>
 8009416:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009418:	07d0      	lsls	r0, r2, #31
 800941a:	d404      	bmi.n	8009426 <_fflush_r+0x32>
 800941c:	0599      	lsls	r1, r3, #22
 800941e:	d402      	bmi.n	8009426 <_fflush_r+0x32>
 8009420:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009422:	f7fe ff02 	bl	800822a <__retarget_lock_acquire_recursive>
 8009426:	4628      	mov	r0, r5
 8009428:	4621      	mov	r1, r4
 800942a:	f7ff ff5f 	bl	80092ec <__sflush_r>
 800942e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009430:	07da      	lsls	r2, r3, #31
 8009432:	4605      	mov	r5, r0
 8009434:	d4e4      	bmi.n	8009400 <_fflush_r+0xc>
 8009436:	89a3      	ldrh	r3, [r4, #12]
 8009438:	059b      	lsls	r3, r3, #22
 800943a:	d4e1      	bmi.n	8009400 <_fflush_r+0xc>
 800943c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800943e:	f7fe fef5 	bl	800822c <__retarget_lock_release_recursive>
 8009442:	e7dd      	b.n	8009400 <_fflush_r+0xc>

08009444 <__malloc_lock>:
 8009444:	4801      	ldr	r0, [pc, #4]	@ (800944c <__malloc_lock+0x8>)
 8009446:	f7fe bef0 	b.w	800822a <__retarget_lock_acquire_recursive>
 800944a:	bf00      	nop
 800944c:	20000be0 	.word	0x20000be0

08009450 <__malloc_unlock>:
 8009450:	4801      	ldr	r0, [pc, #4]	@ (8009458 <__malloc_unlock+0x8>)
 8009452:	f7fe beeb 	b.w	800822c <__retarget_lock_release_recursive>
 8009456:	bf00      	nop
 8009458:	20000be0 	.word	0x20000be0

0800945c <_Balloc>:
 800945c:	b570      	push	{r4, r5, r6, lr}
 800945e:	69c6      	ldr	r6, [r0, #28]
 8009460:	4604      	mov	r4, r0
 8009462:	460d      	mov	r5, r1
 8009464:	b976      	cbnz	r6, 8009484 <_Balloc+0x28>
 8009466:	2010      	movs	r0, #16
 8009468:	f7ff fe96 	bl	8009198 <malloc>
 800946c:	4602      	mov	r2, r0
 800946e:	61e0      	str	r0, [r4, #28]
 8009470:	b920      	cbnz	r0, 800947c <_Balloc+0x20>
 8009472:	4b18      	ldr	r3, [pc, #96]	@ (80094d4 <_Balloc+0x78>)
 8009474:	4818      	ldr	r0, [pc, #96]	@ (80094d8 <_Balloc+0x7c>)
 8009476:	216b      	movs	r1, #107	@ 0x6b
 8009478:	f000 fc54 	bl	8009d24 <__assert_func>
 800947c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009480:	6006      	str	r6, [r0, #0]
 8009482:	60c6      	str	r6, [r0, #12]
 8009484:	69e6      	ldr	r6, [r4, #28]
 8009486:	68f3      	ldr	r3, [r6, #12]
 8009488:	b183      	cbz	r3, 80094ac <_Balloc+0x50>
 800948a:	69e3      	ldr	r3, [r4, #28]
 800948c:	68db      	ldr	r3, [r3, #12]
 800948e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009492:	b9b8      	cbnz	r0, 80094c4 <_Balloc+0x68>
 8009494:	2101      	movs	r1, #1
 8009496:	fa01 f605 	lsl.w	r6, r1, r5
 800949a:	1d72      	adds	r2, r6, #5
 800949c:	0092      	lsls	r2, r2, #2
 800949e:	4620      	mov	r0, r4
 80094a0:	f000 fc5e 	bl	8009d60 <_calloc_r>
 80094a4:	b160      	cbz	r0, 80094c0 <_Balloc+0x64>
 80094a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80094aa:	e00e      	b.n	80094ca <_Balloc+0x6e>
 80094ac:	2221      	movs	r2, #33	@ 0x21
 80094ae:	2104      	movs	r1, #4
 80094b0:	4620      	mov	r0, r4
 80094b2:	f000 fc55 	bl	8009d60 <_calloc_r>
 80094b6:	69e3      	ldr	r3, [r4, #28]
 80094b8:	60f0      	str	r0, [r6, #12]
 80094ba:	68db      	ldr	r3, [r3, #12]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d1e4      	bne.n	800948a <_Balloc+0x2e>
 80094c0:	2000      	movs	r0, #0
 80094c2:	bd70      	pop	{r4, r5, r6, pc}
 80094c4:	6802      	ldr	r2, [r0, #0]
 80094c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80094ca:	2300      	movs	r3, #0
 80094cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80094d0:	e7f7      	b.n	80094c2 <_Balloc+0x66>
 80094d2:	bf00      	nop
 80094d4:	0800a4f1 	.word	0x0800a4f1
 80094d8:	0800a582 	.word	0x0800a582

080094dc <_Bfree>:
 80094dc:	b570      	push	{r4, r5, r6, lr}
 80094de:	69c6      	ldr	r6, [r0, #28]
 80094e0:	4605      	mov	r5, r0
 80094e2:	460c      	mov	r4, r1
 80094e4:	b976      	cbnz	r6, 8009504 <_Bfree+0x28>
 80094e6:	2010      	movs	r0, #16
 80094e8:	f7ff fe56 	bl	8009198 <malloc>
 80094ec:	4602      	mov	r2, r0
 80094ee:	61e8      	str	r0, [r5, #28]
 80094f0:	b920      	cbnz	r0, 80094fc <_Bfree+0x20>
 80094f2:	4b09      	ldr	r3, [pc, #36]	@ (8009518 <_Bfree+0x3c>)
 80094f4:	4809      	ldr	r0, [pc, #36]	@ (800951c <_Bfree+0x40>)
 80094f6:	218f      	movs	r1, #143	@ 0x8f
 80094f8:	f000 fc14 	bl	8009d24 <__assert_func>
 80094fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009500:	6006      	str	r6, [r0, #0]
 8009502:	60c6      	str	r6, [r0, #12]
 8009504:	b13c      	cbz	r4, 8009516 <_Bfree+0x3a>
 8009506:	69eb      	ldr	r3, [r5, #28]
 8009508:	6862      	ldr	r2, [r4, #4]
 800950a:	68db      	ldr	r3, [r3, #12]
 800950c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009510:	6021      	str	r1, [r4, #0]
 8009512:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009516:	bd70      	pop	{r4, r5, r6, pc}
 8009518:	0800a4f1 	.word	0x0800a4f1
 800951c:	0800a582 	.word	0x0800a582

08009520 <__multadd>:
 8009520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009524:	690d      	ldr	r5, [r1, #16]
 8009526:	4607      	mov	r7, r0
 8009528:	460c      	mov	r4, r1
 800952a:	461e      	mov	r6, r3
 800952c:	f101 0c14 	add.w	ip, r1, #20
 8009530:	2000      	movs	r0, #0
 8009532:	f8dc 3000 	ldr.w	r3, [ip]
 8009536:	b299      	uxth	r1, r3
 8009538:	fb02 6101 	mla	r1, r2, r1, r6
 800953c:	0c1e      	lsrs	r6, r3, #16
 800953e:	0c0b      	lsrs	r3, r1, #16
 8009540:	fb02 3306 	mla	r3, r2, r6, r3
 8009544:	b289      	uxth	r1, r1
 8009546:	3001      	adds	r0, #1
 8009548:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800954c:	4285      	cmp	r5, r0
 800954e:	f84c 1b04 	str.w	r1, [ip], #4
 8009552:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009556:	dcec      	bgt.n	8009532 <__multadd+0x12>
 8009558:	b30e      	cbz	r6, 800959e <__multadd+0x7e>
 800955a:	68a3      	ldr	r3, [r4, #8]
 800955c:	42ab      	cmp	r3, r5
 800955e:	dc19      	bgt.n	8009594 <__multadd+0x74>
 8009560:	6861      	ldr	r1, [r4, #4]
 8009562:	4638      	mov	r0, r7
 8009564:	3101      	adds	r1, #1
 8009566:	f7ff ff79 	bl	800945c <_Balloc>
 800956a:	4680      	mov	r8, r0
 800956c:	b928      	cbnz	r0, 800957a <__multadd+0x5a>
 800956e:	4602      	mov	r2, r0
 8009570:	4b0c      	ldr	r3, [pc, #48]	@ (80095a4 <__multadd+0x84>)
 8009572:	480d      	ldr	r0, [pc, #52]	@ (80095a8 <__multadd+0x88>)
 8009574:	21ba      	movs	r1, #186	@ 0xba
 8009576:	f000 fbd5 	bl	8009d24 <__assert_func>
 800957a:	6922      	ldr	r2, [r4, #16]
 800957c:	3202      	adds	r2, #2
 800957e:	f104 010c 	add.w	r1, r4, #12
 8009582:	0092      	lsls	r2, r2, #2
 8009584:	300c      	adds	r0, #12
 8009586:	f7fe fe52 	bl	800822e <memcpy>
 800958a:	4621      	mov	r1, r4
 800958c:	4638      	mov	r0, r7
 800958e:	f7ff ffa5 	bl	80094dc <_Bfree>
 8009592:	4644      	mov	r4, r8
 8009594:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009598:	3501      	adds	r5, #1
 800959a:	615e      	str	r6, [r3, #20]
 800959c:	6125      	str	r5, [r4, #16]
 800959e:	4620      	mov	r0, r4
 80095a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095a4:	0800a560 	.word	0x0800a560
 80095a8:	0800a582 	.word	0x0800a582

080095ac <__hi0bits>:
 80095ac:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80095b0:	4603      	mov	r3, r0
 80095b2:	bf36      	itet	cc
 80095b4:	0403      	lslcc	r3, r0, #16
 80095b6:	2000      	movcs	r0, #0
 80095b8:	2010      	movcc	r0, #16
 80095ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80095be:	bf3c      	itt	cc
 80095c0:	021b      	lslcc	r3, r3, #8
 80095c2:	3008      	addcc	r0, #8
 80095c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80095c8:	bf3c      	itt	cc
 80095ca:	011b      	lslcc	r3, r3, #4
 80095cc:	3004      	addcc	r0, #4
 80095ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095d2:	bf3c      	itt	cc
 80095d4:	009b      	lslcc	r3, r3, #2
 80095d6:	3002      	addcc	r0, #2
 80095d8:	2b00      	cmp	r3, #0
 80095da:	db05      	blt.n	80095e8 <__hi0bits+0x3c>
 80095dc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80095e0:	f100 0001 	add.w	r0, r0, #1
 80095e4:	bf08      	it	eq
 80095e6:	2020      	moveq	r0, #32
 80095e8:	4770      	bx	lr

080095ea <__lo0bits>:
 80095ea:	6803      	ldr	r3, [r0, #0]
 80095ec:	4602      	mov	r2, r0
 80095ee:	f013 0007 	ands.w	r0, r3, #7
 80095f2:	d00b      	beq.n	800960c <__lo0bits+0x22>
 80095f4:	07d9      	lsls	r1, r3, #31
 80095f6:	d421      	bmi.n	800963c <__lo0bits+0x52>
 80095f8:	0798      	lsls	r0, r3, #30
 80095fa:	bf49      	itett	mi
 80095fc:	085b      	lsrmi	r3, r3, #1
 80095fe:	089b      	lsrpl	r3, r3, #2
 8009600:	2001      	movmi	r0, #1
 8009602:	6013      	strmi	r3, [r2, #0]
 8009604:	bf5c      	itt	pl
 8009606:	6013      	strpl	r3, [r2, #0]
 8009608:	2002      	movpl	r0, #2
 800960a:	4770      	bx	lr
 800960c:	b299      	uxth	r1, r3
 800960e:	b909      	cbnz	r1, 8009614 <__lo0bits+0x2a>
 8009610:	0c1b      	lsrs	r3, r3, #16
 8009612:	2010      	movs	r0, #16
 8009614:	b2d9      	uxtb	r1, r3
 8009616:	b909      	cbnz	r1, 800961c <__lo0bits+0x32>
 8009618:	3008      	adds	r0, #8
 800961a:	0a1b      	lsrs	r3, r3, #8
 800961c:	0719      	lsls	r1, r3, #28
 800961e:	bf04      	itt	eq
 8009620:	091b      	lsreq	r3, r3, #4
 8009622:	3004      	addeq	r0, #4
 8009624:	0799      	lsls	r1, r3, #30
 8009626:	bf04      	itt	eq
 8009628:	089b      	lsreq	r3, r3, #2
 800962a:	3002      	addeq	r0, #2
 800962c:	07d9      	lsls	r1, r3, #31
 800962e:	d403      	bmi.n	8009638 <__lo0bits+0x4e>
 8009630:	085b      	lsrs	r3, r3, #1
 8009632:	f100 0001 	add.w	r0, r0, #1
 8009636:	d003      	beq.n	8009640 <__lo0bits+0x56>
 8009638:	6013      	str	r3, [r2, #0]
 800963a:	4770      	bx	lr
 800963c:	2000      	movs	r0, #0
 800963e:	4770      	bx	lr
 8009640:	2020      	movs	r0, #32
 8009642:	4770      	bx	lr

08009644 <__i2b>:
 8009644:	b510      	push	{r4, lr}
 8009646:	460c      	mov	r4, r1
 8009648:	2101      	movs	r1, #1
 800964a:	f7ff ff07 	bl	800945c <_Balloc>
 800964e:	4602      	mov	r2, r0
 8009650:	b928      	cbnz	r0, 800965e <__i2b+0x1a>
 8009652:	4b05      	ldr	r3, [pc, #20]	@ (8009668 <__i2b+0x24>)
 8009654:	4805      	ldr	r0, [pc, #20]	@ (800966c <__i2b+0x28>)
 8009656:	f240 1145 	movw	r1, #325	@ 0x145
 800965a:	f000 fb63 	bl	8009d24 <__assert_func>
 800965e:	2301      	movs	r3, #1
 8009660:	6144      	str	r4, [r0, #20]
 8009662:	6103      	str	r3, [r0, #16]
 8009664:	bd10      	pop	{r4, pc}
 8009666:	bf00      	nop
 8009668:	0800a560 	.word	0x0800a560
 800966c:	0800a582 	.word	0x0800a582

08009670 <__multiply>:
 8009670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009674:	4614      	mov	r4, r2
 8009676:	690a      	ldr	r2, [r1, #16]
 8009678:	6923      	ldr	r3, [r4, #16]
 800967a:	429a      	cmp	r2, r3
 800967c:	bfa8      	it	ge
 800967e:	4623      	movge	r3, r4
 8009680:	460f      	mov	r7, r1
 8009682:	bfa4      	itt	ge
 8009684:	460c      	movge	r4, r1
 8009686:	461f      	movge	r7, r3
 8009688:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800968c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009690:	68a3      	ldr	r3, [r4, #8]
 8009692:	6861      	ldr	r1, [r4, #4]
 8009694:	eb0a 0609 	add.w	r6, sl, r9
 8009698:	42b3      	cmp	r3, r6
 800969a:	b085      	sub	sp, #20
 800969c:	bfb8      	it	lt
 800969e:	3101      	addlt	r1, #1
 80096a0:	f7ff fedc 	bl	800945c <_Balloc>
 80096a4:	b930      	cbnz	r0, 80096b4 <__multiply+0x44>
 80096a6:	4602      	mov	r2, r0
 80096a8:	4b44      	ldr	r3, [pc, #272]	@ (80097bc <__multiply+0x14c>)
 80096aa:	4845      	ldr	r0, [pc, #276]	@ (80097c0 <__multiply+0x150>)
 80096ac:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80096b0:	f000 fb38 	bl	8009d24 <__assert_func>
 80096b4:	f100 0514 	add.w	r5, r0, #20
 80096b8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80096bc:	462b      	mov	r3, r5
 80096be:	2200      	movs	r2, #0
 80096c0:	4543      	cmp	r3, r8
 80096c2:	d321      	bcc.n	8009708 <__multiply+0x98>
 80096c4:	f107 0114 	add.w	r1, r7, #20
 80096c8:	f104 0214 	add.w	r2, r4, #20
 80096cc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80096d0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80096d4:	9302      	str	r3, [sp, #8]
 80096d6:	1b13      	subs	r3, r2, r4
 80096d8:	3b15      	subs	r3, #21
 80096da:	f023 0303 	bic.w	r3, r3, #3
 80096de:	3304      	adds	r3, #4
 80096e0:	f104 0715 	add.w	r7, r4, #21
 80096e4:	42ba      	cmp	r2, r7
 80096e6:	bf38      	it	cc
 80096e8:	2304      	movcc	r3, #4
 80096ea:	9301      	str	r3, [sp, #4]
 80096ec:	9b02      	ldr	r3, [sp, #8]
 80096ee:	9103      	str	r1, [sp, #12]
 80096f0:	428b      	cmp	r3, r1
 80096f2:	d80c      	bhi.n	800970e <__multiply+0x9e>
 80096f4:	2e00      	cmp	r6, #0
 80096f6:	dd03      	ble.n	8009700 <__multiply+0x90>
 80096f8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d05b      	beq.n	80097b8 <__multiply+0x148>
 8009700:	6106      	str	r6, [r0, #16]
 8009702:	b005      	add	sp, #20
 8009704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009708:	f843 2b04 	str.w	r2, [r3], #4
 800970c:	e7d8      	b.n	80096c0 <__multiply+0x50>
 800970e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009712:	f1ba 0f00 	cmp.w	sl, #0
 8009716:	d024      	beq.n	8009762 <__multiply+0xf2>
 8009718:	f104 0e14 	add.w	lr, r4, #20
 800971c:	46a9      	mov	r9, r5
 800971e:	f04f 0c00 	mov.w	ip, #0
 8009722:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009726:	f8d9 3000 	ldr.w	r3, [r9]
 800972a:	fa1f fb87 	uxth.w	fp, r7
 800972e:	b29b      	uxth	r3, r3
 8009730:	fb0a 330b 	mla	r3, sl, fp, r3
 8009734:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009738:	f8d9 7000 	ldr.w	r7, [r9]
 800973c:	4463      	add	r3, ip
 800973e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009742:	fb0a c70b 	mla	r7, sl, fp, ip
 8009746:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800974a:	b29b      	uxth	r3, r3
 800974c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009750:	4572      	cmp	r2, lr
 8009752:	f849 3b04 	str.w	r3, [r9], #4
 8009756:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800975a:	d8e2      	bhi.n	8009722 <__multiply+0xb2>
 800975c:	9b01      	ldr	r3, [sp, #4]
 800975e:	f845 c003 	str.w	ip, [r5, r3]
 8009762:	9b03      	ldr	r3, [sp, #12]
 8009764:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009768:	3104      	adds	r1, #4
 800976a:	f1b9 0f00 	cmp.w	r9, #0
 800976e:	d021      	beq.n	80097b4 <__multiply+0x144>
 8009770:	682b      	ldr	r3, [r5, #0]
 8009772:	f104 0c14 	add.w	ip, r4, #20
 8009776:	46ae      	mov	lr, r5
 8009778:	f04f 0a00 	mov.w	sl, #0
 800977c:	f8bc b000 	ldrh.w	fp, [ip]
 8009780:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009784:	fb09 770b 	mla	r7, r9, fp, r7
 8009788:	4457      	add	r7, sl
 800978a:	b29b      	uxth	r3, r3
 800978c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009790:	f84e 3b04 	str.w	r3, [lr], #4
 8009794:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009798:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800979c:	f8be 3000 	ldrh.w	r3, [lr]
 80097a0:	fb09 330a 	mla	r3, r9, sl, r3
 80097a4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80097a8:	4562      	cmp	r2, ip
 80097aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80097ae:	d8e5      	bhi.n	800977c <__multiply+0x10c>
 80097b0:	9f01      	ldr	r7, [sp, #4]
 80097b2:	51eb      	str	r3, [r5, r7]
 80097b4:	3504      	adds	r5, #4
 80097b6:	e799      	b.n	80096ec <__multiply+0x7c>
 80097b8:	3e01      	subs	r6, #1
 80097ba:	e79b      	b.n	80096f4 <__multiply+0x84>
 80097bc:	0800a560 	.word	0x0800a560
 80097c0:	0800a582 	.word	0x0800a582

080097c4 <__pow5mult>:
 80097c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097c8:	4615      	mov	r5, r2
 80097ca:	f012 0203 	ands.w	r2, r2, #3
 80097ce:	4607      	mov	r7, r0
 80097d0:	460e      	mov	r6, r1
 80097d2:	d007      	beq.n	80097e4 <__pow5mult+0x20>
 80097d4:	4c25      	ldr	r4, [pc, #148]	@ (800986c <__pow5mult+0xa8>)
 80097d6:	3a01      	subs	r2, #1
 80097d8:	2300      	movs	r3, #0
 80097da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80097de:	f7ff fe9f 	bl	8009520 <__multadd>
 80097e2:	4606      	mov	r6, r0
 80097e4:	10ad      	asrs	r5, r5, #2
 80097e6:	d03d      	beq.n	8009864 <__pow5mult+0xa0>
 80097e8:	69fc      	ldr	r4, [r7, #28]
 80097ea:	b97c      	cbnz	r4, 800980c <__pow5mult+0x48>
 80097ec:	2010      	movs	r0, #16
 80097ee:	f7ff fcd3 	bl	8009198 <malloc>
 80097f2:	4602      	mov	r2, r0
 80097f4:	61f8      	str	r0, [r7, #28]
 80097f6:	b928      	cbnz	r0, 8009804 <__pow5mult+0x40>
 80097f8:	4b1d      	ldr	r3, [pc, #116]	@ (8009870 <__pow5mult+0xac>)
 80097fa:	481e      	ldr	r0, [pc, #120]	@ (8009874 <__pow5mult+0xb0>)
 80097fc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009800:	f000 fa90 	bl	8009d24 <__assert_func>
 8009804:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009808:	6004      	str	r4, [r0, #0]
 800980a:	60c4      	str	r4, [r0, #12]
 800980c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009810:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009814:	b94c      	cbnz	r4, 800982a <__pow5mult+0x66>
 8009816:	f240 2171 	movw	r1, #625	@ 0x271
 800981a:	4638      	mov	r0, r7
 800981c:	f7ff ff12 	bl	8009644 <__i2b>
 8009820:	2300      	movs	r3, #0
 8009822:	f8c8 0008 	str.w	r0, [r8, #8]
 8009826:	4604      	mov	r4, r0
 8009828:	6003      	str	r3, [r0, #0]
 800982a:	f04f 0900 	mov.w	r9, #0
 800982e:	07eb      	lsls	r3, r5, #31
 8009830:	d50a      	bpl.n	8009848 <__pow5mult+0x84>
 8009832:	4631      	mov	r1, r6
 8009834:	4622      	mov	r2, r4
 8009836:	4638      	mov	r0, r7
 8009838:	f7ff ff1a 	bl	8009670 <__multiply>
 800983c:	4631      	mov	r1, r6
 800983e:	4680      	mov	r8, r0
 8009840:	4638      	mov	r0, r7
 8009842:	f7ff fe4b 	bl	80094dc <_Bfree>
 8009846:	4646      	mov	r6, r8
 8009848:	106d      	asrs	r5, r5, #1
 800984a:	d00b      	beq.n	8009864 <__pow5mult+0xa0>
 800984c:	6820      	ldr	r0, [r4, #0]
 800984e:	b938      	cbnz	r0, 8009860 <__pow5mult+0x9c>
 8009850:	4622      	mov	r2, r4
 8009852:	4621      	mov	r1, r4
 8009854:	4638      	mov	r0, r7
 8009856:	f7ff ff0b 	bl	8009670 <__multiply>
 800985a:	6020      	str	r0, [r4, #0]
 800985c:	f8c0 9000 	str.w	r9, [r0]
 8009860:	4604      	mov	r4, r0
 8009862:	e7e4      	b.n	800982e <__pow5mult+0x6a>
 8009864:	4630      	mov	r0, r6
 8009866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800986a:	bf00      	nop
 800986c:	0800a5dc 	.word	0x0800a5dc
 8009870:	0800a4f1 	.word	0x0800a4f1
 8009874:	0800a582 	.word	0x0800a582

08009878 <__lshift>:
 8009878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800987c:	460c      	mov	r4, r1
 800987e:	6849      	ldr	r1, [r1, #4]
 8009880:	6923      	ldr	r3, [r4, #16]
 8009882:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009886:	68a3      	ldr	r3, [r4, #8]
 8009888:	4607      	mov	r7, r0
 800988a:	4691      	mov	r9, r2
 800988c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009890:	f108 0601 	add.w	r6, r8, #1
 8009894:	42b3      	cmp	r3, r6
 8009896:	db0b      	blt.n	80098b0 <__lshift+0x38>
 8009898:	4638      	mov	r0, r7
 800989a:	f7ff fddf 	bl	800945c <_Balloc>
 800989e:	4605      	mov	r5, r0
 80098a0:	b948      	cbnz	r0, 80098b6 <__lshift+0x3e>
 80098a2:	4602      	mov	r2, r0
 80098a4:	4b28      	ldr	r3, [pc, #160]	@ (8009948 <__lshift+0xd0>)
 80098a6:	4829      	ldr	r0, [pc, #164]	@ (800994c <__lshift+0xd4>)
 80098a8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80098ac:	f000 fa3a 	bl	8009d24 <__assert_func>
 80098b0:	3101      	adds	r1, #1
 80098b2:	005b      	lsls	r3, r3, #1
 80098b4:	e7ee      	b.n	8009894 <__lshift+0x1c>
 80098b6:	2300      	movs	r3, #0
 80098b8:	f100 0114 	add.w	r1, r0, #20
 80098bc:	f100 0210 	add.w	r2, r0, #16
 80098c0:	4618      	mov	r0, r3
 80098c2:	4553      	cmp	r3, sl
 80098c4:	db33      	blt.n	800992e <__lshift+0xb6>
 80098c6:	6920      	ldr	r0, [r4, #16]
 80098c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80098cc:	f104 0314 	add.w	r3, r4, #20
 80098d0:	f019 091f 	ands.w	r9, r9, #31
 80098d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80098d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80098dc:	d02b      	beq.n	8009936 <__lshift+0xbe>
 80098de:	f1c9 0e20 	rsb	lr, r9, #32
 80098e2:	468a      	mov	sl, r1
 80098e4:	2200      	movs	r2, #0
 80098e6:	6818      	ldr	r0, [r3, #0]
 80098e8:	fa00 f009 	lsl.w	r0, r0, r9
 80098ec:	4310      	orrs	r0, r2
 80098ee:	f84a 0b04 	str.w	r0, [sl], #4
 80098f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80098f6:	459c      	cmp	ip, r3
 80098f8:	fa22 f20e 	lsr.w	r2, r2, lr
 80098fc:	d8f3      	bhi.n	80098e6 <__lshift+0x6e>
 80098fe:	ebac 0304 	sub.w	r3, ip, r4
 8009902:	3b15      	subs	r3, #21
 8009904:	f023 0303 	bic.w	r3, r3, #3
 8009908:	3304      	adds	r3, #4
 800990a:	f104 0015 	add.w	r0, r4, #21
 800990e:	4584      	cmp	ip, r0
 8009910:	bf38      	it	cc
 8009912:	2304      	movcc	r3, #4
 8009914:	50ca      	str	r2, [r1, r3]
 8009916:	b10a      	cbz	r2, 800991c <__lshift+0xa4>
 8009918:	f108 0602 	add.w	r6, r8, #2
 800991c:	3e01      	subs	r6, #1
 800991e:	4638      	mov	r0, r7
 8009920:	612e      	str	r6, [r5, #16]
 8009922:	4621      	mov	r1, r4
 8009924:	f7ff fdda 	bl	80094dc <_Bfree>
 8009928:	4628      	mov	r0, r5
 800992a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800992e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009932:	3301      	adds	r3, #1
 8009934:	e7c5      	b.n	80098c2 <__lshift+0x4a>
 8009936:	3904      	subs	r1, #4
 8009938:	f853 2b04 	ldr.w	r2, [r3], #4
 800993c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009940:	459c      	cmp	ip, r3
 8009942:	d8f9      	bhi.n	8009938 <__lshift+0xc0>
 8009944:	e7ea      	b.n	800991c <__lshift+0xa4>
 8009946:	bf00      	nop
 8009948:	0800a560 	.word	0x0800a560
 800994c:	0800a582 	.word	0x0800a582

08009950 <__mcmp>:
 8009950:	690a      	ldr	r2, [r1, #16]
 8009952:	4603      	mov	r3, r0
 8009954:	6900      	ldr	r0, [r0, #16]
 8009956:	1a80      	subs	r0, r0, r2
 8009958:	b530      	push	{r4, r5, lr}
 800995a:	d10e      	bne.n	800997a <__mcmp+0x2a>
 800995c:	3314      	adds	r3, #20
 800995e:	3114      	adds	r1, #20
 8009960:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009964:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009968:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800996c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009970:	4295      	cmp	r5, r2
 8009972:	d003      	beq.n	800997c <__mcmp+0x2c>
 8009974:	d205      	bcs.n	8009982 <__mcmp+0x32>
 8009976:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800997a:	bd30      	pop	{r4, r5, pc}
 800997c:	42a3      	cmp	r3, r4
 800997e:	d3f3      	bcc.n	8009968 <__mcmp+0x18>
 8009980:	e7fb      	b.n	800997a <__mcmp+0x2a>
 8009982:	2001      	movs	r0, #1
 8009984:	e7f9      	b.n	800997a <__mcmp+0x2a>
	...

08009988 <__mdiff>:
 8009988:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800998c:	4689      	mov	r9, r1
 800998e:	4606      	mov	r6, r0
 8009990:	4611      	mov	r1, r2
 8009992:	4648      	mov	r0, r9
 8009994:	4614      	mov	r4, r2
 8009996:	f7ff ffdb 	bl	8009950 <__mcmp>
 800999a:	1e05      	subs	r5, r0, #0
 800999c:	d112      	bne.n	80099c4 <__mdiff+0x3c>
 800999e:	4629      	mov	r1, r5
 80099a0:	4630      	mov	r0, r6
 80099a2:	f7ff fd5b 	bl	800945c <_Balloc>
 80099a6:	4602      	mov	r2, r0
 80099a8:	b928      	cbnz	r0, 80099b6 <__mdiff+0x2e>
 80099aa:	4b3f      	ldr	r3, [pc, #252]	@ (8009aa8 <__mdiff+0x120>)
 80099ac:	f240 2137 	movw	r1, #567	@ 0x237
 80099b0:	483e      	ldr	r0, [pc, #248]	@ (8009aac <__mdiff+0x124>)
 80099b2:	f000 f9b7 	bl	8009d24 <__assert_func>
 80099b6:	2301      	movs	r3, #1
 80099b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80099bc:	4610      	mov	r0, r2
 80099be:	b003      	add	sp, #12
 80099c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099c4:	bfbc      	itt	lt
 80099c6:	464b      	movlt	r3, r9
 80099c8:	46a1      	movlt	r9, r4
 80099ca:	4630      	mov	r0, r6
 80099cc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80099d0:	bfba      	itte	lt
 80099d2:	461c      	movlt	r4, r3
 80099d4:	2501      	movlt	r5, #1
 80099d6:	2500      	movge	r5, #0
 80099d8:	f7ff fd40 	bl	800945c <_Balloc>
 80099dc:	4602      	mov	r2, r0
 80099de:	b918      	cbnz	r0, 80099e8 <__mdiff+0x60>
 80099e0:	4b31      	ldr	r3, [pc, #196]	@ (8009aa8 <__mdiff+0x120>)
 80099e2:	f240 2145 	movw	r1, #581	@ 0x245
 80099e6:	e7e3      	b.n	80099b0 <__mdiff+0x28>
 80099e8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80099ec:	6926      	ldr	r6, [r4, #16]
 80099ee:	60c5      	str	r5, [r0, #12]
 80099f0:	f109 0310 	add.w	r3, r9, #16
 80099f4:	f109 0514 	add.w	r5, r9, #20
 80099f8:	f104 0e14 	add.w	lr, r4, #20
 80099fc:	f100 0b14 	add.w	fp, r0, #20
 8009a00:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009a04:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009a08:	9301      	str	r3, [sp, #4]
 8009a0a:	46d9      	mov	r9, fp
 8009a0c:	f04f 0c00 	mov.w	ip, #0
 8009a10:	9b01      	ldr	r3, [sp, #4]
 8009a12:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009a16:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009a1a:	9301      	str	r3, [sp, #4]
 8009a1c:	fa1f f38a 	uxth.w	r3, sl
 8009a20:	4619      	mov	r1, r3
 8009a22:	b283      	uxth	r3, r0
 8009a24:	1acb      	subs	r3, r1, r3
 8009a26:	0c00      	lsrs	r0, r0, #16
 8009a28:	4463      	add	r3, ip
 8009a2a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009a2e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009a32:	b29b      	uxth	r3, r3
 8009a34:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009a38:	4576      	cmp	r6, lr
 8009a3a:	f849 3b04 	str.w	r3, [r9], #4
 8009a3e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009a42:	d8e5      	bhi.n	8009a10 <__mdiff+0x88>
 8009a44:	1b33      	subs	r3, r6, r4
 8009a46:	3b15      	subs	r3, #21
 8009a48:	f023 0303 	bic.w	r3, r3, #3
 8009a4c:	3415      	adds	r4, #21
 8009a4e:	3304      	adds	r3, #4
 8009a50:	42a6      	cmp	r6, r4
 8009a52:	bf38      	it	cc
 8009a54:	2304      	movcc	r3, #4
 8009a56:	441d      	add	r5, r3
 8009a58:	445b      	add	r3, fp
 8009a5a:	461e      	mov	r6, r3
 8009a5c:	462c      	mov	r4, r5
 8009a5e:	4544      	cmp	r4, r8
 8009a60:	d30e      	bcc.n	8009a80 <__mdiff+0xf8>
 8009a62:	f108 0103 	add.w	r1, r8, #3
 8009a66:	1b49      	subs	r1, r1, r5
 8009a68:	f021 0103 	bic.w	r1, r1, #3
 8009a6c:	3d03      	subs	r5, #3
 8009a6e:	45a8      	cmp	r8, r5
 8009a70:	bf38      	it	cc
 8009a72:	2100      	movcc	r1, #0
 8009a74:	440b      	add	r3, r1
 8009a76:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009a7a:	b191      	cbz	r1, 8009aa2 <__mdiff+0x11a>
 8009a7c:	6117      	str	r7, [r2, #16]
 8009a7e:	e79d      	b.n	80099bc <__mdiff+0x34>
 8009a80:	f854 1b04 	ldr.w	r1, [r4], #4
 8009a84:	46e6      	mov	lr, ip
 8009a86:	0c08      	lsrs	r0, r1, #16
 8009a88:	fa1c fc81 	uxtah	ip, ip, r1
 8009a8c:	4471      	add	r1, lr
 8009a8e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009a92:	b289      	uxth	r1, r1
 8009a94:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009a98:	f846 1b04 	str.w	r1, [r6], #4
 8009a9c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009aa0:	e7dd      	b.n	8009a5e <__mdiff+0xd6>
 8009aa2:	3f01      	subs	r7, #1
 8009aa4:	e7e7      	b.n	8009a76 <__mdiff+0xee>
 8009aa6:	bf00      	nop
 8009aa8:	0800a560 	.word	0x0800a560
 8009aac:	0800a582 	.word	0x0800a582

08009ab0 <__d2b>:
 8009ab0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009ab4:	460f      	mov	r7, r1
 8009ab6:	2101      	movs	r1, #1
 8009ab8:	ec59 8b10 	vmov	r8, r9, d0
 8009abc:	4616      	mov	r6, r2
 8009abe:	f7ff fccd 	bl	800945c <_Balloc>
 8009ac2:	4604      	mov	r4, r0
 8009ac4:	b930      	cbnz	r0, 8009ad4 <__d2b+0x24>
 8009ac6:	4602      	mov	r2, r0
 8009ac8:	4b23      	ldr	r3, [pc, #140]	@ (8009b58 <__d2b+0xa8>)
 8009aca:	4824      	ldr	r0, [pc, #144]	@ (8009b5c <__d2b+0xac>)
 8009acc:	f240 310f 	movw	r1, #783	@ 0x30f
 8009ad0:	f000 f928 	bl	8009d24 <__assert_func>
 8009ad4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009ad8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009adc:	b10d      	cbz	r5, 8009ae2 <__d2b+0x32>
 8009ade:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009ae2:	9301      	str	r3, [sp, #4]
 8009ae4:	f1b8 0300 	subs.w	r3, r8, #0
 8009ae8:	d023      	beq.n	8009b32 <__d2b+0x82>
 8009aea:	4668      	mov	r0, sp
 8009aec:	9300      	str	r3, [sp, #0]
 8009aee:	f7ff fd7c 	bl	80095ea <__lo0bits>
 8009af2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009af6:	b1d0      	cbz	r0, 8009b2e <__d2b+0x7e>
 8009af8:	f1c0 0320 	rsb	r3, r0, #32
 8009afc:	fa02 f303 	lsl.w	r3, r2, r3
 8009b00:	430b      	orrs	r3, r1
 8009b02:	40c2      	lsrs	r2, r0
 8009b04:	6163      	str	r3, [r4, #20]
 8009b06:	9201      	str	r2, [sp, #4]
 8009b08:	9b01      	ldr	r3, [sp, #4]
 8009b0a:	61a3      	str	r3, [r4, #24]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	bf0c      	ite	eq
 8009b10:	2201      	moveq	r2, #1
 8009b12:	2202      	movne	r2, #2
 8009b14:	6122      	str	r2, [r4, #16]
 8009b16:	b1a5      	cbz	r5, 8009b42 <__d2b+0x92>
 8009b18:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009b1c:	4405      	add	r5, r0
 8009b1e:	603d      	str	r5, [r7, #0]
 8009b20:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009b24:	6030      	str	r0, [r6, #0]
 8009b26:	4620      	mov	r0, r4
 8009b28:	b003      	add	sp, #12
 8009b2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b2e:	6161      	str	r1, [r4, #20]
 8009b30:	e7ea      	b.n	8009b08 <__d2b+0x58>
 8009b32:	a801      	add	r0, sp, #4
 8009b34:	f7ff fd59 	bl	80095ea <__lo0bits>
 8009b38:	9b01      	ldr	r3, [sp, #4]
 8009b3a:	6163      	str	r3, [r4, #20]
 8009b3c:	3020      	adds	r0, #32
 8009b3e:	2201      	movs	r2, #1
 8009b40:	e7e8      	b.n	8009b14 <__d2b+0x64>
 8009b42:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009b46:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009b4a:	6038      	str	r0, [r7, #0]
 8009b4c:	6918      	ldr	r0, [r3, #16]
 8009b4e:	f7ff fd2d 	bl	80095ac <__hi0bits>
 8009b52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009b56:	e7e5      	b.n	8009b24 <__d2b+0x74>
 8009b58:	0800a560 	.word	0x0800a560
 8009b5c:	0800a582 	.word	0x0800a582

08009b60 <__sread>:
 8009b60:	b510      	push	{r4, lr}
 8009b62:	460c      	mov	r4, r1
 8009b64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b68:	f000 f8a8 	bl	8009cbc <_read_r>
 8009b6c:	2800      	cmp	r0, #0
 8009b6e:	bfab      	itete	ge
 8009b70:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009b72:	89a3      	ldrhlt	r3, [r4, #12]
 8009b74:	181b      	addge	r3, r3, r0
 8009b76:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009b7a:	bfac      	ite	ge
 8009b7c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009b7e:	81a3      	strhlt	r3, [r4, #12]
 8009b80:	bd10      	pop	{r4, pc}

08009b82 <__swrite>:
 8009b82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b86:	461f      	mov	r7, r3
 8009b88:	898b      	ldrh	r3, [r1, #12]
 8009b8a:	05db      	lsls	r3, r3, #23
 8009b8c:	4605      	mov	r5, r0
 8009b8e:	460c      	mov	r4, r1
 8009b90:	4616      	mov	r6, r2
 8009b92:	d505      	bpl.n	8009ba0 <__swrite+0x1e>
 8009b94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b98:	2302      	movs	r3, #2
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	f000 f87c 	bl	8009c98 <_lseek_r>
 8009ba0:	89a3      	ldrh	r3, [r4, #12]
 8009ba2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ba6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009baa:	81a3      	strh	r3, [r4, #12]
 8009bac:	4632      	mov	r2, r6
 8009bae:	463b      	mov	r3, r7
 8009bb0:	4628      	mov	r0, r5
 8009bb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bb6:	f000 b8a3 	b.w	8009d00 <_write_r>

08009bba <__sseek>:
 8009bba:	b510      	push	{r4, lr}
 8009bbc:	460c      	mov	r4, r1
 8009bbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bc2:	f000 f869 	bl	8009c98 <_lseek_r>
 8009bc6:	1c43      	adds	r3, r0, #1
 8009bc8:	89a3      	ldrh	r3, [r4, #12]
 8009bca:	bf15      	itete	ne
 8009bcc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009bce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009bd2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009bd6:	81a3      	strheq	r3, [r4, #12]
 8009bd8:	bf18      	it	ne
 8009bda:	81a3      	strhne	r3, [r4, #12]
 8009bdc:	bd10      	pop	{r4, pc}

08009bde <__sclose>:
 8009bde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009be2:	f000 b849 	b.w	8009c78 <_close_r>

08009be6 <_realloc_r>:
 8009be6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bea:	4680      	mov	r8, r0
 8009bec:	4615      	mov	r5, r2
 8009bee:	460c      	mov	r4, r1
 8009bf0:	b921      	cbnz	r1, 8009bfc <_realloc_r+0x16>
 8009bf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bf6:	4611      	mov	r1, r2
 8009bf8:	f7ff baf8 	b.w	80091ec <_malloc_r>
 8009bfc:	b92a      	cbnz	r2, 8009c0a <_realloc_r+0x24>
 8009bfe:	f000 f8c3 	bl	8009d88 <_free_r>
 8009c02:	2400      	movs	r4, #0
 8009c04:	4620      	mov	r0, r4
 8009c06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c0a:	f000 f919 	bl	8009e40 <_malloc_usable_size_r>
 8009c0e:	4285      	cmp	r5, r0
 8009c10:	4606      	mov	r6, r0
 8009c12:	d802      	bhi.n	8009c1a <_realloc_r+0x34>
 8009c14:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009c18:	d8f4      	bhi.n	8009c04 <_realloc_r+0x1e>
 8009c1a:	4629      	mov	r1, r5
 8009c1c:	4640      	mov	r0, r8
 8009c1e:	f7ff fae5 	bl	80091ec <_malloc_r>
 8009c22:	4607      	mov	r7, r0
 8009c24:	2800      	cmp	r0, #0
 8009c26:	d0ec      	beq.n	8009c02 <_realloc_r+0x1c>
 8009c28:	42b5      	cmp	r5, r6
 8009c2a:	462a      	mov	r2, r5
 8009c2c:	4621      	mov	r1, r4
 8009c2e:	bf28      	it	cs
 8009c30:	4632      	movcs	r2, r6
 8009c32:	f7fe fafc 	bl	800822e <memcpy>
 8009c36:	4621      	mov	r1, r4
 8009c38:	4640      	mov	r0, r8
 8009c3a:	f000 f8a5 	bl	8009d88 <_free_r>
 8009c3e:	463c      	mov	r4, r7
 8009c40:	e7e0      	b.n	8009c04 <_realloc_r+0x1e>

08009c42 <memmove>:
 8009c42:	4288      	cmp	r0, r1
 8009c44:	b510      	push	{r4, lr}
 8009c46:	eb01 0402 	add.w	r4, r1, r2
 8009c4a:	d902      	bls.n	8009c52 <memmove+0x10>
 8009c4c:	4284      	cmp	r4, r0
 8009c4e:	4623      	mov	r3, r4
 8009c50:	d807      	bhi.n	8009c62 <memmove+0x20>
 8009c52:	1e43      	subs	r3, r0, #1
 8009c54:	42a1      	cmp	r1, r4
 8009c56:	d008      	beq.n	8009c6a <memmove+0x28>
 8009c58:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009c5c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009c60:	e7f8      	b.n	8009c54 <memmove+0x12>
 8009c62:	4402      	add	r2, r0
 8009c64:	4601      	mov	r1, r0
 8009c66:	428a      	cmp	r2, r1
 8009c68:	d100      	bne.n	8009c6c <memmove+0x2a>
 8009c6a:	bd10      	pop	{r4, pc}
 8009c6c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009c70:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009c74:	e7f7      	b.n	8009c66 <memmove+0x24>
	...

08009c78 <_close_r>:
 8009c78:	b538      	push	{r3, r4, r5, lr}
 8009c7a:	4d06      	ldr	r5, [pc, #24]	@ (8009c94 <_close_r+0x1c>)
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	4604      	mov	r4, r0
 8009c80:	4608      	mov	r0, r1
 8009c82:	602b      	str	r3, [r5, #0]
 8009c84:	f7f8 fd70 	bl	8002768 <_close>
 8009c88:	1c43      	adds	r3, r0, #1
 8009c8a:	d102      	bne.n	8009c92 <_close_r+0x1a>
 8009c8c:	682b      	ldr	r3, [r5, #0]
 8009c8e:	b103      	cbz	r3, 8009c92 <_close_r+0x1a>
 8009c90:	6023      	str	r3, [r4, #0]
 8009c92:	bd38      	pop	{r3, r4, r5, pc}
 8009c94:	20000bec 	.word	0x20000bec

08009c98 <_lseek_r>:
 8009c98:	b538      	push	{r3, r4, r5, lr}
 8009c9a:	4d07      	ldr	r5, [pc, #28]	@ (8009cb8 <_lseek_r+0x20>)
 8009c9c:	4604      	mov	r4, r0
 8009c9e:	4608      	mov	r0, r1
 8009ca0:	4611      	mov	r1, r2
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	602a      	str	r2, [r5, #0]
 8009ca6:	461a      	mov	r2, r3
 8009ca8:	f7f8 fd85 	bl	80027b6 <_lseek>
 8009cac:	1c43      	adds	r3, r0, #1
 8009cae:	d102      	bne.n	8009cb6 <_lseek_r+0x1e>
 8009cb0:	682b      	ldr	r3, [r5, #0]
 8009cb2:	b103      	cbz	r3, 8009cb6 <_lseek_r+0x1e>
 8009cb4:	6023      	str	r3, [r4, #0]
 8009cb6:	bd38      	pop	{r3, r4, r5, pc}
 8009cb8:	20000bec 	.word	0x20000bec

08009cbc <_read_r>:
 8009cbc:	b538      	push	{r3, r4, r5, lr}
 8009cbe:	4d07      	ldr	r5, [pc, #28]	@ (8009cdc <_read_r+0x20>)
 8009cc0:	4604      	mov	r4, r0
 8009cc2:	4608      	mov	r0, r1
 8009cc4:	4611      	mov	r1, r2
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	602a      	str	r2, [r5, #0]
 8009cca:	461a      	mov	r2, r3
 8009ccc:	f7f8 fd13 	bl	80026f6 <_read>
 8009cd0:	1c43      	adds	r3, r0, #1
 8009cd2:	d102      	bne.n	8009cda <_read_r+0x1e>
 8009cd4:	682b      	ldr	r3, [r5, #0]
 8009cd6:	b103      	cbz	r3, 8009cda <_read_r+0x1e>
 8009cd8:	6023      	str	r3, [r4, #0]
 8009cda:	bd38      	pop	{r3, r4, r5, pc}
 8009cdc:	20000bec 	.word	0x20000bec

08009ce0 <_sbrk_r>:
 8009ce0:	b538      	push	{r3, r4, r5, lr}
 8009ce2:	4d06      	ldr	r5, [pc, #24]	@ (8009cfc <_sbrk_r+0x1c>)
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	4604      	mov	r4, r0
 8009ce8:	4608      	mov	r0, r1
 8009cea:	602b      	str	r3, [r5, #0]
 8009cec:	f7f8 fd70 	bl	80027d0 <_sbrk>
 8009cf0:	1c43      	adds	r3, r0, #1
 8009cf2:	d102      	bne.n	8009cfa <_sbrk_r+0x1a>
 8009cf4:	682b      	ldr	r3, [r5, #0]
 8009cf6:	b103      	cbz	r3, 8009cfa <_sbrk_r+0x1a>
 8009cf8:	6023      	str	r3, [r4, #0]
 8009cfa:	bd38      	pop	{r3, r4, r5, pc}
 8009cfc:	20000bec 	.word	0x20000bec

08009d00 <_write_r>:
 8009d00:	b538      	push	{r3, r4, r5, lr}
 8009d02:	4d07      	ldr	r5, [pc, #28]	@ (8009d20 <_write_r+0x20>)
 8009d04:	4604      	mov	r4, r0
 8009d06:	4608      	mov	r0, r1
 8009d08:	4611      	mov	r1, r2
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	602a      	str	r2, [r5, #0]
 8009d0e:	461a      	mov	r2, r3
 8009d10:	f7f8 fd0e 	bl	8002730 <_write>
 8009d14:	1c43      	adds	r3, r0, #1
 8009d16:	d102      	bne.n	8009d1e <_write_r+0x1e>
 8009d18:	682b      	ldr	r3, [r5, #0]
 8009d1a:	b103      	cbz	r3, 8009d1e <_write_r+0x1e>
 8009d1c:	6023      	str	r3, [r4, #0]
 8009d1e:	bd38      	pop	{r3, r4, r5, pc}
 8009d20:	20000bec 	.word	0x20000bec

08009d24 <__assert_func>:
 8009d24:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009d26:	4614      	mov	r4, r2
 8009d28:	461a      	mov	r2, r3
 8009d2a:	4b09      	ldr	r3, [pc, #36]	@ (8009d50 <__assert_func+0x2c>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	4605      	mov	r5, r0
 8009d30:	68d8      	ldr	r0, [r3, #12]
 8009d32:	b954      	cbnz	r4, 8009d4a <__assert_func+0x26>
 8009d34:	4b07      	ldr	r3, [pc, #28]	@ (8009d54 <__assert_func+0x30>)
 8009d36:	461c      	mov	r4, r3
 8009d38:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009d3c:	9100      	str	r1, [sp, #0]
 8009d3e:	462b      	mov	r3, r5
 8009d40:	4905      	ldr	r1, [pc, #20]	@ (8009d58 <__assert_func+0x34>)
 8009d42:	f000 f885 	bl	8009e50 <fiprintf>
 8009d46:	f000 f8a2 	bl	8009e8e <abort>
 8009d4a:	4b04      	ldr	r3, [pc, #16]	@ (8009d5c <__assert_func+0x38>)
 8009d4c:	e7f4      	b.n	8009d38 <__assert_func+0x14>
 8009d4e:	bf00      	nop
 8009d50:	20000058 	.word	0x20000058
 8009d54:	0800a81e 	.word	0x0800a81e
 8009d58:	0800a7f0 	.word	0x0800a7f0
 8009d5c:	0800a7e3 	.word	0x0800a7e3

08009d60 <_calloc_r>:
 8009d60:	b570      	push	{r4, r5, r6, lr}
 8009d62:	fba1 5402 	umull	r5, r4, r1, r2
 8009d66:	b93c      	cbnz	r4, 8009d78 <_calloc_r+0x18>
 8009d68:	4629      	mov	r1, r5
 8009d6a:	f7ff fa3f 	bl	80091ec <_malloc_r>
 8009d6e:	4606      	mov	r6, r0
 8009d70:	b928      	cbnz	r0, 8009d7e <_calloc_r+0x1e>
 8009d72:	2600      	movs	r6, #0
 8009d74:	4630      	mov	r0, r6
 8009d76:	bd70      	pop	{r4, r5, r6, pc}
 8009d78:	220c      	movs	r2, #12
 8009d7a:	6002      	str	r2, [r0, #0]
 8009d7c:	e7f9      	b.n	8009d72 <_calloc_r+0x12>
 8009d7e:	462a      	mov	r2, r5
 8009d80:	4621      	mov	r1, r4
 8009d82:	f7fe fa1b 	bl	80081bc <memset>
 8009d86:	e7f5      	b.n	8009d74 <_calloc_r+0x14>

08009d88 <_free_r>:
 8009d88:	b538      	push	{r3, r4, r5, lr}
 8009d8a:	4605      	mov	r5, r0
 8009d8c:	2900      	cmp	r1, #0
 8009d8e:	d041      	beq.n	8009e14 <_free_r+0x8c>
 8009d90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d94:	1f0c      	subs	r4, r1, #4
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	bfb8      	it	lt
 8009d9a:	18e4      	addlt	r4, r4, r3
 8009d9c:	f7ff fb52 	bl	8009444 <__malloc_lock>
 8009da0:	4a1d      	ldr	r2, [pc, #116]	@ (8009e18 <_free_r+0x90>)
 8009da2:	6813      	ldr	r3, [r2, #0]
 8009da4:	b933      	cbnz	r3, 8009db4 <_free_r+0x2c>
 8009da6:	6063      	str	r3, [r4, #4]
 8009da8:	6014      	str	r4, [r2, #0]
 8009daa:	4628      	mov	r0, r5
 8009dac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009db0:	f7ff bb4e 	b.w	8009450 <__malloc_unlock>
 8009db4:	42a3      	cmp	r3, r4
 8009db6:	d908      	bls.n	8009dca <_free_r+0x42>
 8009db8:	6820      	ldr	r0, [r4, #0]
 8009dba:	1821      	adds	r1, r4, r0
 8009dbc:	428b      	cmp	r3, r1
 8009dbe:	bf01      	itttt	eq
 8009dc0:	6819      	ldreq	r1, [r3, #0]
 8009dc2:	685b      	ldreq	r3, [r3, #4]
 8009dc4:	1809      	addeq	r1, r1, r0
 8009dc6:	6021      	streq	r1, [r4, #0]
 8009dc8:	e7ed      	b.n	8009da6 <_free_r+0x1e>
 8009dca:	461a      	mov	r2, r3
 8009dcc:	685b      	ldr	r3, [r3, #4]
 8009dce:	b10b      	cbz	r3, 8009dd4 <_free_r+0x4c>
 8009dd0:	42a3      	cmp	r3, r4
 8009dd2:	d9fa      	bls.n	8009dca <_free_r+0x42>
 8009dd4:	6811      	ldr	r1, [r2, #0]
 8009dd6:	1850      	adds	r0, r2, r1
 8009dd8:	42a0      	cmp	r0, r4
 8009dda:	d10b      	bne.n	8009df4 <_free_r+0x6c>
 8009ddc:	6820      	ldr	r0, [r4, #0]
 8009dde:	4401      	add	r1, r0
 8009de0:	1850      	adds	r0, r2, r1
 8009de2:	4283      	cmp	r3, r0
 8009de4:	6011      	str	r1, [r2, #0]
 8009de6:	d1e0      	bne.n	8009daa <_free_r+0x22>
 8009de8:	6818      	ldr	r0, [r3, #0]
 8009dea:	685b      	ldr	r3, [r3, #4]
 8009dec:	6053      	str	r3, [r2, #4]
 8009dee:	4408      	add	r0, r1
 8009df0:	6010      	str	r0, [r2, #0]
 8009df2:	e7da      	b.n	8009daa <_free_r+0x22>
 8009df4:	d902      	bls.n	8009dfc <_free_r+0x74>
 8009df6:	230c      	movs	r3, #12
 8009df8:	602b      	str	r3, [r5, #0]
 8009dfa:	e7d6      	b.n	8009daa <_free_r+0x22>
 8009dfc:	6820      	ldr	r0, [r4, #0]
 8009dfe:	1821      	adds	r1, r4, r0
 8009e00:	428b      	cmp	r3, r1
 8009e02:	bf04      	itt	eq
 8009e04:	6819      	ldreq	r1, [r3, #0]
 8009e06:	685b      	ldreq	r3, [r3, #4]
 8009e08:	6063      	str	r3, [r4, #4]
 8009e0a:	bf04      	itt	eq
 8009e0c:	1809      	addeq	r1, r1, r0
 8009e0e:	6021      	streq	r1, [r4, #0]
 8009e10:	6054      	str	r4, [r2, #4]
 8009e12:	e7ca      	b.n	8009daa <_free_r+0x22>
 8009e14:	bd38      	pop	{r3, r4, r5, pc}
 8009e16:	bf00      	nop
 8009e18:	20000be8 	.word	0x20000be8

08009e1c <__ascii_mbtowc>:
 8009e1c:	b082      	sub	sp, #8
 8009e1e:	b901      	cbnz	r1, 8009e22 <__ascii_mbtowc+0x6>
 8009e20:	a901      	add	r1, sp, #4
 8009e22:	b142      	cbz	r2, 8009e36 <__ascii_mbtowc+0x1a>
 8009e24:	b14b      	cbz	r3, 8009e3a <__ascii_mbtowc+0x1e>
 8009e26:	7813      	ldrb	r3, [r2, #0]
 8009e28:	600b      	str	r3, [r1, #0]
 8009e2a:	7812      	ldrb	r2, [r2, #0]
 8009e2c:	1e10      	subs	r0, r2, #0
 8009e2e:	bf18      	it	ne
 8009e30:	2001      	movne	r0, #1
 8009e32:	b002      	add	sp, #8
 8009e34:	4770      	bx	lr
 8009e36:	4610      	mov	r0, r2
 8009e38:	e7fb      	b.n	8009e32 <__ascii_mbtowc+0x16>
 8009e3a:	f06f 0001 	mvn.w	r0, #1
 8009e3e:	e7f8      	b.n	8009e32 <__ascii_mbtowc+0x16>

08009e40 <_malloc_usable_size_r>:
 8009e40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e44:	1f18      	subs	r0, r3, #4
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	bfbc      	itt	lt
 8009e4a:	580b      	ldrlt	r3, [r1, r0]
 8009e4c:	18c0      	addlt	r0, r0, r3
 8009e4e:	4770      	bx	lr

08009e50 <fiprintf>:
 8009e50:	b40e      	push	{r1, r2, r3}
 8009e52:	b503      	push	{r0, r1, lr}
 8009e54:	4601      	mov	r1, r0
 8009e56:	ab03      	add	r3, sp, #12
 8009e58:	4805      	ldr	r0, [pc, #20]	@ (8009e70 <fiprintf+0x20>)
 8009e5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e5e:	6800      	ldr	r0, [r0, #0]
 8009e60:	9301      	str	r3, [sp, #4]
 8009e62:	f000 f845 	bl	8009ef0 <_vfiprintf_r>
 8009e66:	b002      	add	sp, #8
 8009e68:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e6c:	b003      	add	sp, #12
 8009e6e:	4770      	bx	lr
 8009e70:	20000058 	.word	0x20000058

08009e74 <__ascii_wctomb>:
 8009e74:	4603      	mov	r3, r0
 8009e76:	4608      	mov	r0, r1
 8009e78:	b141      	cbz	r1, 8009e8c <__ascii_wctomb+0x18>
 8009e7a:	2aff      	cmp	r2, #255	@ 0xff
 8009e7c:	d904      	bls.n	8009e88 <__ascii_wctomb+0x14>
 8009e7e:	228a      	movs	r2, #138	@ 0x8a
 8009e80:	601a      	str	r2, [r3, #0]
 8009e82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e86:	4770      	bx	lr
 8009e88:	700a      	strb	r2, [r1, #0]
 8009e8a:	2001      	movs	r0, #1
 8009e8c:	4770      	bx	lr

08009e8e <abort>:
 8009e8e:	b508      	push	{r3, lr}
 8009e90:	2006      	movs	r0, #6
 8009e92:	f000 fa85 	bl	800a3a0 <raise>
 8009e96:	2001      	movs	r0, #1
 8009e98:	f7f8 fc22 	bl	80026e0 <_exit>

08009e9c <__sfputc_r>:
 8009e9c:	6893      	ldr	r3, [r2, #8]
 8009e9e:	3b01      	subs	r3, #1
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	b410      	push	{r4}
 8009ea4:	6093      	str	r3, [r2, #8]
 8009ea6:	da08      	bge.n	8009eba <__sfputc_r+0x1e>
 8009ea8:	6994      	ldr	r4, [r2, #24]
 8009eaa:	42a3      	cmp	r3, r4
 8009eac:	db01      	blt.n	8009eb2 <__sfputc_r+0x16>
 8009eae:	290a      	cmp	r1, #10
 8009eb0:	d103      	bne.n	8009eba <__sfputc_r+0x1e>
 8009eb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009eb6:	f000 b933 	b.w	800a120 <__swbuf_r>
 8009eba:	6813      	ldr	r3, [r2, #0]
 8009ebc:	1c58      	adds	r0, r3, #1
 8009ebe:	6010      	str	r0, [r2, #0]
 8009ec0:	7019      	strb	r1, [r3, #0]
 8009ec2:	4608      	mov	r0, r1
 8009ec4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ec8:	4770      	bx	lr

08009eca <__sfputs_r>:
 8009eca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ecc:	4606      	mov	r6, r0
 8009ece:	460f      	mov	r7, r1
 8009ed0:	4614      	mov	r4, r2
 8009ed2:	18d5      	adds	r5, r2, r3
 8009ed4:	42ac      	cmp	r4, r5
 8009ed6:	d101      	bne.n	8009edc <__sfputs_r+0x12>
 8009ed8:	2000      	movs	r0, #0
 8009eda:	e007      	b.n	8009eec <__sfputs_r+0x22>
 8009edc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ee0:	463a      	mov	r2, r7
 8009ee2:	4630      	mov	r0, r6
 8009ee4:	f7ff ffda 	bl	8009e9c <__sfputc_r>
 8009ee8:	1c43      	adds	r3, r0, #1
 8009eea:	d1f3      	bne.n	8009ed4 <__sfputs_r+0xa>
 8009eec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009ef0 <_vfiprintf_r>:
 8009ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ef4:	460d      	mov	r5, r1
 8009ef6:	b09d      	sub	sp, #116	@ 0x74
 8009ef8:	4614      	mov	r4, r2
 8009efa:	4698      	mov	r8, r3
 8009efc:	4606      	mov	r6, r0
 8009efe:	b118      	cbz	r0, 8009f08 <_vfiprintf_r+0x18>
 8009f00:	6a03      	ldr	r3, [r0, #32]
 8009f02:	b90b      	cbnz	r3, 8009f08 <_vfiprintf_r+0x18>
 8009f04:	f7fe f924 	bl	8008150 <__sinit>
 8009f08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f0a:	07d9      	lsls	r1, r3, #31
 8009f0c:	d405      	bmi.n	8009f1a <_vfiprintf_r+0x2a>
 8009f0e:	89ab      	ldrh	r3, [r5, #12]
 8009f10:	059a      	lsls	r2, r3, #22
 8009f12:	d402      	bmi.n	8009f1a <_vfiprintf_r+0x2a>
 8009f14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f16:	f7fe f988 	bl	800822a <__retarget_lock_acquire_recursive>
 8009f1a:	89ab      	ldrh	r3, [r5, #12]
 8009f1c:	071b      	lsls	r3, r3, #28
 8009f1e:	d501      	bpl.n	8009f24 <_vfiprintf_r+0x34>
 8009f20:	692b      	ldr	r3, [r5, #16]
 8009f22:	b99b      	cbnz	r3, 8009f4c <_vfiprintf_r+0x5c>
 8009f24:	4629      	mov	r1, r5
 8009f26:	4630      	mov	r0, r6
 8009f28:	f000 f938 	bl	800a19c <__swsetup_r>
 8009f2c:	b170      	cbz	r0, 8009f4c <_vfiprintf_r+0x5c>
 8009f2e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f30:	07dc      	lsls	r4, r3, #31
 8009f32:	d504      	bpl.n	8009f3e <_vfiprintf_r+0x4e>
 8009f34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f38:	b01d      	add	sp, #116	@ 0x74
 8009f3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f3e:	89ab      	ldrh	r3, [r5, #12]
 8009f40:	0598      	lsls	r0, r3, #22
 8009f42:	d4f7      	bmi.n	8009f34 <_vfiprintf_r+0x44>
 8009f44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f46:	f7fe f971 	bl	800822c <__retarget_lock_release_recursive>
 8009f4a:	e7f3      	b.n	8009f34 <_vfiprintf_r+0x44>
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f50:	2320      	movs	r3, #32
 8009f52:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009f56:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f5a:	2330      	movs	r3, #48	@ 0x30
 8009f5c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a10c <_vfiprintf_r+0x21c>
 8009f60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009f64:	f04f 0901 	mov.w	r9, #1
 8009f68:	4623      	mov	r3, r4
 8009f6a:	469a      	mov	sl, r3
 8009f6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f70:	b10a      	cbz	r2, 8009f76 <_vfiprintf_r+0x86>
 8009f72:	2a25      	cmp	r2, #37	@ 0x25
 8009f74:	d1f9      	bne.n	8009f6a <_vfiprintf_r+0x7a>
 8009f76:	ebba 0b04 	subs.w	fp, sl, r4
 8009f7a:	d00b      	beq.n	8009f94 <_vfiprintf_r+0xa4>
 8009f7c:	465b      	mov	r3, fp
 8009f7e:	4622      	mov	r2, r4
 8009f80:	4629      	mov	r1, r5
 8009f82:	4630      	mov	r0, r6
 8009f84:	f7ff ffa1 	bl	8009eca <__sfputs_r>
 8009f88:	3001      	adds	r0, #1
 8009f8a:	f000 80a7 	beq.w	800a0dc <_vfiprintf_r+0x1ec>
 8009f8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f90:	445a      	add	r2, fp
 8009f92:	9209      	str	r2, [sp, #36]	@ 0x24
 8009f94:	f89a 3000 	ldrb.w	r3, [sl]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	f000 809f 	beq.w	800a0dc <_vfiprintf_r+0x1ec>
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009fa4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009fa8:	f10a 0a01 	add.w	sl, sl, #1
 8009fac:	9304      	str	r3, [sp, #16]
 8009fae:	9307      	str	r3, [sp, #28]
 8009fb0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009fb4:	931a      	str	r3, [sp, #104]	@ 0x68
 8009fb6:	4654      	mov	r4, sl
 8009fb8:	2205      	movs	r2, #5
 8009fba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fbe:	4853      	ldr	r0, [pc, #332]	@ (800a10c <_vfiprintf_r+0x21c>)
 8009fc0:	f7f6 f906 	bl	80001d0 <memchr>
 8009fc4:	9a04      	ldr	r2, [sp, #16]
 8009fc6:	b9d8      	cbnz	r0, 800a000 <_vfiprintf_r+0x110>
 8009fc8:	06d1      	lsls	r1, r2, #27
 8009fca:	bf44      	itt	mi
 8009fcc:	2320      	movmi	r3, #32
 8009fce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fd2:	0713      	lsls	r3, r2, #28
 8009fd4:	bf44      	itt	mi
 8009fd6:	232b      	movmi	r3, #43	@ 0x2b
 8009fd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009fdc:	f89a 3000 	ldrb.w	r3, [sl]
 8009fe0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009fe2:	d015      	beq.n	800a010 <_vfiprintf_r+0x120>
 8009fe4:	9a07      	ldr	r2, [sp, #28]
 8009fe6:	4654      	mov	r4, sl
 8009fe8:	2000      	movs	r0, #0
 8009fea:	f04f 0c0a 	mov.w	ip, #10
 8009fee:	4621      	mov	r1, r4
 8009ff0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ff4:	3b30      	subs	r3, #48	@ 0x30
 8009ff6:	2b09      	cmp	r3, #9
 8009ff8:	d94b      	bls.n	800a092 <_vfiprintf_r+0x1a2>
 8009ffa:	b1b0      	cbz	r0, 800a02a <_vfiprintf_r+0x13a>
 8009ffc:	9207      	str	r2, [sp, #28]
 8009ffe:	e014      	b.n	800a02a <_vfiprintf_r+0x13a>
 800a000:	eba0 0308 	sub.w	r3, r0, r8
 800a004:	fa09 f303 	lsl.w	r3, r9, r3
 800a008:	4313      	orrs	r3, r2
 800a00a:	9304      	str	r3, [sp, #16]
 800a00c:	46a2      	mov	sl, r4
 800a00e:	e7d2      	b.n	8009fb6 <_vfiprintf_r+0xc6>
 800a010:	9b03      	ldr	r3, [sp, #12]
 800a012:	1d19      	adds	r1, r3, #4
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	9103      	str	r1, [sp, #12]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	bfbb      	ittet	lt
 800a01c:	425b      	neglt	r3, r3
 800a01e:	f042 0202 	orrlt.w	r2, r2, #2
 800a022:	9307      	strge	r3, [sp, #28]
 800a024:	9307      	strlt	r3, [sp, #28]
 800a026:	bfb8      	it	lt
 800a028:	9204      	strlt	r2, [sp, #16]
 800a02a:	7823      	ldrb	r3, [r4, #0]
 800a02c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a02e:	d10a      	bne.n	800a046 <_vfiprintf_r+0x156>
 800a030:	7863      	ldrb	r3, [r4, #1]
 800a032:	2b2a      	cmp	r3, #42	@ 0x2a
 800a034:	d132      	bne.n	800a09c <_vfiprintf_r+0x1ac>
 800a036:	9b03      	ldr	r3, [sp, #12]
 800a038:	1d1a      	adds	r2, r3, #4
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	9203      	str	r2, [sp, #12]
 800a03e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a042:	3402      	adds	r4, #2
 800a044:	9305      	str	r3, [sp, #20]
 800a046:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a11c <_vfiprintf_r+0x22c>
 800a04a:	7821      	ldrb	r1, [r4, #0]
 800a04c:	2203      	movs	r2, #3
 800a04e:	4650      	mov	r0, sl
 800a050:	f7f6 f8be 	bl	80001d0 <memchr>
 800a054:	b138      	cbz	r0, 800a066 <_vfiprintf_r+0x176>
 800a056:	9b04      	ldr	r3, [sp, #16]
 800a058:	eba0 000a 	sub.w	r0, r0, sl
 800a05c:	2240      	movs	r2, #64	@ 0x40
 800a05e:	4082      	lsls	r2, r0
 800a060:	4313      	orrs	r3, r2
 800a062:	3401      	adds	r4, #1
 800a064:	9304      	str	r3, [sp, #16]
 800a066:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a06a:	4829      	ldr	r0, [pc, #164]	@ (800a110 <_vfiprintf_r+0x220>)
 800a06c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a070:	2206      	movs	r2, #6
 800a072:	f7f6 f8ad 	bl	80001d0 <memchr>
 800a076:	2800      	cmp	r0, #0
 800a078:	d03f      	beq.n	800a0fa <_vfiprintf_r+0x20a>
 800a07a:	4b26      	ldr	r3, [pc, #152]	@ (800a114 <_vfiprintf_r+0x224>)
 800a07c:	bb1b      	cbnz	r3, 800a0c6 <_vfiprintf_r+0x1d6>
 800a07e:	9b03      	ldr	r3, [sp, #12]
 800a080:	3307      	adds	r3, #7
 800a082:	f023 0307 	bic.w	r3, r3, #7
 800a086:	3308      	adds	r3, #8
 800a088:	9303      	str	r3, [sp, #12]
 800a08a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a08c:	443b      	add	r3, r7
 800a08e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a090:	e76a      	b.n	8009f68 <_vfiprintf_r+0x78>
 800a092:	fb0c 3202 	mla	r2, ip, r2, r3
 800a096:	460c      	mov	r4, r1
 800a098:	2001      	movs	r0, #1
 800a09a:	e7a8      	b.n	8009fee <_vfiprintf_r+0xfe>
 800a09c:	2300      	movs	r3, #0
 800a09e:	3401      	adds	r4, #1
 800a0a0:	9305      	str	r3, [sp, #20]
 800a0a2:	4619      	mov	r1, r3
 800a0a4:	f04f 0c0a 	mov.w	ip, #10
 800a0a8:	4620      	mov	r0, r4
 800a0aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0ae:	3a30      	subs	r2, #48	@ 0x30
 800a0b0:	2a09      	cmp	r2, #9
 800a0b2:	d903      	bls.n	800a0bc <_vfiprintf_r+0x1cc>
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d0c6      	beq.n	800a046 <_vfiprintf_r+0x156>
 800a0b8:	9105      	str	r1, [sp, #20]
 800a0ba:	e7c4      	b.n	800a046 <_vfiprintf_r+0x156>
 800a0bc:	fb0c 2101 	mla	r1, ip, r1, r2
 800a0c0:	4604      	mov	r4, r0
 800a0c2:	2301      	movs	r3, #1
 800a0c4:	e7f0      	b.n	800a0a8 <_vfiprintf_r+0x1b8>
 800a0c6:	ab03      	add	r3, sp, #12
 800a0c8:	9300      	str	r3, [sp, #0]
 800a0ca:	462a      	mov	r2, r5
 800a0cc:	4b12      	ldr	r3, [pc, #72]	@ (800a118 <_vfiprintf_r+0x228>)
 800a0ce:	a904      	add	r1, sp, #16
 800a0d0:	4630      	mov	r0, r6
 800a0d2:	f7fd fba5 	bl	8007820 <_printf_float>
 800a0d6:	4607      	mov	r7, r0
 800a0d8:	1c78      	adds	r0, r7, #1
 800a0da:	d1d6      	bne.n	800a08a <_vfiprintf_r+0x19a>
 800a0dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a0de:	07d9      	lsls	r1, r3, #31
 800a0e0:	d405      	bmi.n	800a0ee <_vfiprintf_r+0x1fe>
 800a0e2:	89ab      	ldrh	r3, [r5, #12]
 800a0e4:	059a      	lsls	r2, r3, #22
 800a0e6:	d402      	bmi.n	800a0ee <_vfiprintf_r+0x1fe>
 800a0e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0ea:	f7fe f89f 	bl	800822c <__retarget_lock_release_recursive>
 800a0ee:	89ab      	ldrh	r3, [r5, #12]
 800a0f0:	065b      	lsls	r3, r3, #25
 800a0f2:	f53f af1f 	bmi.w	8009f34 <_vfiprintf_r+0x44>
 800a0f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0f8:	e71e      	b.n	8009f38 <_vfiprintf_r+0x48>
 800a0fa:	ab03      	add	r3, sp, #12
 800a0fc:	9300      	str	r3, [sp, #0]
 800a0fe:	462a      	mov	r2, r5
 800a100:	4b05      	ldr	r3, [pc, #20]	@ (800a118 <_vfiprintf_r+0x228>)
 800a102:	a904      	add	r1, sp, #16
 800a104:	4630      	mov	r0, r6
 800a106:	f7fd fe23 	bl	8007d50 <_printf_i>
 800a10a:	e7e4      	b.n	800a0d6 <_vfiprintf_r+0x1e6>
 800a10c:	0800a571 	.word	0x0800a571
 800a110:	0800a57b 	.word	0x0800a57b
 800a114:	08007821 	.word	0x08007821
 800a118:	08009ecb 	.word	0x08009ecb
 800a11c:	0800a577 	.word	0x0800a577

0800a120 <__swbuf_r>:
 800a120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a122:	460e      	mov	r6, r1
 800a124:	4614      	mov	r4, r2
 800a126:	4605      	mov	r5, r0
 800a128:	b118      	cbz	r0, 800a132 <__swbuf_r+0x12>
 800a12a:	6a03      	ldr	r3, [r0, #32]
 800a12c:	b90b      	cbnz	r3, 800a132 <__swbuf_r+0x12>
 800a12e:	f7fe f80f 	bl	8008150 <__sinit>
 800a132:	69a3      	ldr	r3, [r4, #24]
 800a134:	60a3      	str	r3, [r4, #8]
 800a136:	89a3      	ldrh	r3, [r4, #12]
 800a138:	071a      	lsls	r2, r3, #28
 800a13a:	d501      	bpl.n	800a140 <__swbuf_r+0x20>
 800a13c:	6923      	ldr	r3, [r4, #16]
 800a13e:	b943      	cbnz	r3, 800a152 <__swbuf_r+0x32>
 800a140:	4621      	mov	r1, r4
 800a142:	4628      	mov	r0, r5
 800a144:	f000 f82a 	bl	800a19c <__swsetup_r>
 800a148:	b118      	cbz	r0, 800a152 <__swbuf_r+0x32>
 800a14a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a14e:	4638      	mov	r0, r7
 800a150:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a152:	6823      	ldr	r3, [r4, #0]
 800a154:	6922      	ldr	r2, [r4, #16]
 800a156:	1a98      	subs	r0, r3, r2
 800a158:	6963      	ldr	r3, [r4, #20]
 800a15a:	b2f6      	uxtb	r6, r6
 800a15c:	4283      	cmp	r3, r0
 800a15e:	4637      	mov	r7, r6
 800a160:	dc05      	bgt.n	800a16e <__swbuf_r+0x4e>
 800a162:	4621      	mov	r1, r4
 800a164:	4628      	mov	r0, r5
 800a166:	f7ff f945 	bl	80093f4 <_fflush_r>
 800a16a:	2800      	cmp	r0, #0
 800a16c:	d1ed      	bne.n	800a14a <__swbuf_r+0x2a>
 800a16e:	68a3      	ldr	r3, [r4, #8]
 800a170:	3b01      	subs	r3, #1
 800a172:	60a3      	str	r3, [r4, #8]
 800a174:	6823      	ldr	r3, [r4, #0]
 800a176:	1c5a      	adds	r2, r3, #1
 800a178:	6022      	str	r2, [r4, #0]
 800a17a:	701e      	strb	r6, [r3, #0]
 800a17c:	6962      	ldr	r2, [r4, #20]
 800a17e:	1c43      	adds	r3, r0, #1
 800a180:	429a      	cmp	r2, r3
 800a182:	d004      	beq.n	800a18e <__swbuf_r+0x6e>
 800a184:	89a3      	ldrh	r3, [r4, #12]
 800a186:	07db      	lsls	r3, r3, #31
 800a188:	d5e1      	bpl.n	800a14e <__swbuf_r+0x2e>
 800a18a:	2e0a      	cmp	r6, #10
 800a18c:	d1df      	bne.n	800a14e <__swbuf_r+0x2e>
 800a18e:	4621      	mov	r1, r4
 800a190:	4628      	mov	r0, r5
 800a192:	f7ff f92f 	bl	80093f4 <_fflush_r>
 800a196:	2800      	cmp	r0, #0
 800a198:	d0d9      	beq.n	800a14e <__swbuf_r+0x2e>
 800a19a:	e7d6      	b.n	800a14a <__swbuf_r+0x2a>

0800a19c <__swsetup_r>:
 800a19c:	b538      	push	{r3, r4, r5, lr}
 800a19e:	4b29      	ldr	r3, [pc, #164]	@ (800a244 <__swsetup_r+0xa8>)
 800a1a0:	4605      	mov	r5, r0
 800a1a2:	6818      	ldr	r0, [r3, #0]
 800a1a4:	460c      	mov	r4, r1
 800a1a6:	b118      	cbz	r0, 800a1b0 <__swsetup_r+0x14>
 800a1a8:	6a03      	ldr	r3, [r0, #32]
 800a1aa:	b90b      	cbnz	r3, 800a1b0 <__swsetup_r+0x14>
 800a1ac:	f7fd ffd0 	bl	8008150 <__sinit>
 800a1b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1b4:	0719      	lsls	r1, r3, #28
 800a1b6:	d422      	bmi.n	800a1fe <__swsetup_r+0x62>
 800a1b8:	06da      	lsls	r2, r3, #27
 800a1ba:	d407      	bmi.n	800a1cc <__swsetup_r+0x30>
 800a1bc:	2209      	movs	r2, #9
 800a1be:	602a      	str	r2, [r5, #0]
 800a1c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1c4:	81a3      	strh	r3, [r4, #12]
 800a1c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a1ca:	e033      	b.n	800a234 <__swsetup_r+0x98>
 800a1cc:	0758      	lsls	r0, r3, #29
 800a1ce:	d512      	bpl.n	800a1f6 <__swsetup_r+0x5a>
 800a1d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a1d2:	b141      	cbz	r1, 800a1e6 <__swsetup_r+0x4a>
 800a1d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a1d8:	4299      	cmp	r1, r3
 800a1da:	d002      	beq.n	800a1e2 <__swsetup_r+0x46>
 800a1dc:	4628      	mov	r0, r5
 800a1de:	f7ff fdd3 	bl	8009d88 <_free_r>
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	6363      	str	r3, [r4, #52]	@ 0x34
 800a1e6:	89a3      	ldrh	r3, [r4, #12]
 800a1e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a1ec:	81a3      	strh	r3, [r4, #12]
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	6063      	str	r3, [r4, #4]
 800a1f2:	6923      	ldr	r3, [r4, #16]
 800a1f4:	6023      	str	r3, [r4, #0]
 800a1f6:	89a3      	ldrh	r3, [r4, #12]
 800a1f8:	f043 0308 	orr.w	r3, r3, #8
 800a1fc:	81a3      	strh	r3, [r4, #12]
 800a1fe:	6923      	ldr	r3, [r4, #16]
 800a200:	b94b      	cbnz	r3, 800a216 <__swsetup_r+0x7a>
 800a202:	89a3      	ldrh	r3, [r4, #12]
 800a204:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a208:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a20c:	d003      	beq.n	800a216 <__swsetup_r+0x7a>
 800a20e:	4621      	mov	r1, r4
 800a210:	4628      	mov	r0, r5
 800a212:	f000 f83f 	bl	800a294 <__smakebuf_r>
 800a216:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a21a:	f013 0201 	ands.w	r2, r3, #1
 800a21e:	d00a      	beq.n	800a236 <__swsetup_r+0x9a>
 800a220:	2200      	movs	r2, #0
 800a222:	60a2      	str	r2, [r4, #8]
 800a224:	6962      	ldr	r2, [r4, #20]
 800a226:	4252      	negs	r2, r2
 800a228:	61a2      	str	r2, [r4, #24]
 800a22a:	6922      	ldr	r2, [r4, #16]
 800a22c:	b942      	cbnz	r2, 800a240 <__swsetup_r+0xa4>
 800a22e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a232:	d1c5      	bne.n	800a1c0 <__swsetup_r+0x24>
 800a234:	bd38      	pop	{r3, r4, r5, pc}
 800a236:	0799      	lsls	r1, r3, #30
 800a238:	bf58      	it	pl
 800a23a:	6962      	ldrpl	r2, [r4, #20]
 800a23c:	60a2      	str	r2, [r4, #8]
 800a23e:	e7f4      	b.n	800a22a <__swsetup_r+0x8e>
 800a240:	2000      	movs	r0, #0
 800a242:	e7f7      	b.n	800a234 <__swsetup_r+0x98>
 800a244:	20000058 	.word	0x20000058

0800a248 <__swhatbuf_r>:
 800a248:	b570      	push	{r4, r5, r6, lr}
 800a24a:	460c      	mov	r4, r1
 800a24c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a250:	2900      	cmp	r1, #0
 800a252:	b096      	sub	sp, #88	@ 0x58
 800a254:	4615      	mov	r5, r2
 800a256:	461e      	mov	r6, r3
 800a258:	da0d      	bge.n	800a276 <__swhatbuf_r+0x2e>
 800a25a:	89a3      	ldrh	r3, [r4, #12]
 800a25c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a260:	f04f 0100 	mov.w	r1, #0
 800a264:	bf14      	ite	ne
 800a266:	2340      	movne	r3, #64	@ 0x40
 800a268:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a26c:	2000      	movs	r0, #0
 800a26e:	6031      	str	r1, [r6, #0]
 800a270:	602b      	str	r3, [r5, #0]
 800a272:	b016      	add	sp, #88	@ 0x58
 800a274:	bd70      	pop	{r4, r5, r6, pc}
 800a276:	466a      	mov	r2, sp
 800a278:	f000 f848 	bl	800a30c <_fstat_r>
 800a27c:	2800      	cmp	r0, #0
 800a27e:	dbec      	blt.n	800a25a <__swhatbuf_r+0x12>
 800a280:	9901      	ldr	r1, [sp, #4]
 800a282:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a286:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a28a:	4259      	negs	r1, r3
 800a28c:	4159      	adcs	r1, r3
 800a28e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a292:	e7eb      	b.n	800a26c <__swhatbuf_r+0x24>

0800a294 <__smakebuf_r>:
 800a294:	898b      	ldrh	r3, [r1, #12]
 800a296:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a298:	079d      	lsls	r5, r3, #30
 800a29a:	4606      	mov	r6, r0
 800a29c:	460c      	mov	r4, r1
 800a29e:	d507      	bpl.n	800a2b0 <__smakebuf_r+0x1c>
 800a2a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a2a4:	6023      	str	r3, [r4, #0]
 800a2a6:	6123      	str	r3, [r4, #16]
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	6163      	str	r3, [r4, #20]
 800a2ac:	b003      	add	sp, #12
 800a2ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2b0:	ab01      	add	r3, sp, #4
 800a2b2:	466a      	mov	r2, sp
 800a2b4:	f7ff ffc8 	bl	800a248 <__swhatbuf_r>
 800a2b8:	9f00      	ldr	r7, [sp, #0]
 800a2ba:	4605      	mov	r5, r0
 800a2bc:	4639      	mov	r1, r7
 800a2be:	4630      	mov	r0, r6
 800a2c0:	f7fe ff94 	bl	80091ec <_malloc_r>
 800a2c4:	b948      	cbnz	r0, 800a2da <__smakebuf_r+0x46>
 800a2c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2ca:	059a      	lsls	r2, r3, #22
 800a2cc:	d4ee      	bmi.n	800a2ac <__smakebuf_r+0x18>
 800a2ce:	f023 0303 	bic.w	r3, r3, #3
 800a2d2:	f043 0302 	orr.w	r3, r3, #2
 800a2d6:	81a3      	strh	r3, [r4, #12]
 800a2d8:	e7e2      	b.n	800a2a0 <__smakebuf_r+0xc>
 800a2da:	89a3      	ldrh	r3, [r4, #12]
 800a2dc:	6020      	str	r0, [r4, #0]
 800a2de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2e2:	81a3      	strh	r3, [r4, #12]
 800a2e4:	9b01      	ldr	r3, [sp, #4]
 800a2e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a2ea:	b15b      	cbz	r3, 800a304 <__smakebuf_r+0x70>
 800a2ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2f0:	4630      	mov	r0, r6
 800a2f2:	f000 f81d 	bl	800a330 <_isatty_r>
 800a2f6:	b128      	cbz	r0, 800a304 <__smakebuf_r+0x70>
 800a2f8:	89a3      	ldrh	r3, [r4, #12]
 800a2fa:	f023 0303 	bic.w	r3, r3, #3
 800a2fe:	f043 0301 	orr.w	r3, r3, #1
 800a302:	81a3      	strh	r3, [r4, #12]
 800a304:	89a3      	ldrh	r3, [r4, #12]
 800a306:	431d      	orrs	r5, r3
 800a308:	81a5      	strh	r5, [r4, #12]
 800a30a:	e7cf      	b.n	800a2ac <__smakebuf_r+0x18>

0800a30c <_fstat_r>:
 800a30c:	b538      	push	{r3, r4, r5, lr}
 800a30e:	4d07      	ldr	r5, [pc, #28]	@ (800a32c <_fstat_r+0x20>)
 800a310:	2300      	movs	r3, #0
 800a312:	4604      	mov	r4, r0
 800a314:	4608      	mov	r0, r1
 800a316:	4611      	mov	r1, r2
 800a318:	602b      	str	r3, [r5, #0]
 800a31a:	f7f8 fa31 	bl	8002780 <_fstat>
 800a31e:	1c43      	adds	r3, r0, #1
 800a320:	d102      	bne.n	800a328 <_fstat_r+0x1c>
 800a322:	682b      	ldr	r3, [r5, #0]
 800a324:	b103      	cbz	r3, 800a328 <_fstat_r+0x1c>
 800a326:	6023      	str	r3, [r4, #0]
 800a328:	bd38      	pop	{r3, r4, r5, pc}
 800a32a:	bf00      	nop
 800a32c:	20000bec 	.word	0x20000bec

0800a330 <_isatty_r>:
 800a330:	b538      	push	{r3, r4, r5, lr}
 800a332:	4d06      	ldr	r5, [pc, #24]	@ (800a34c <_isatty_r+0x1c>)
 800a334:	2300      	movs	r3, #0
 800a336:	4604      	mov	r4, r0
 800a338:	4608      	mov	r0, r1
 800a33a:	602b      	str	r3, [r5, #0]
 800a33c:	f7f8 fa30 	bl	80027a0 <_isatty>
 800a340:	1c43      	adds	r3, r0, #1
 800a342:	d102      	bne.n	800a34a <_isatty_r+0x1a>
 800a344:	682b      	ldr	r3, [r5, #0]
 800a346:	b103      	cbz	r3, 800a34a <_isatty_r+0x1a>
 800a348:	6023      	str	r3, [r4, #0]
 800a34a:	bd38      	pop	{r3, r4, r5, pc}
 800a34c:	20000bec 	.word	0x20000bec

0800a350 <_raise_r>:
 800a350:	291f      	cmp	r1, #31
 800a352:	b538      	push	{r3, r4, r5, lr}
 800a354:	4605      	mov	r5, r0
 800a356:	460c      	mov	r4, r1
 800a358:	d904      	bls.n	800a364 <_raise_r+0x14>
 800a35a:	2316      	movs	r3, #22
 800a35c:	6003      	str	r3, [r0, #0]
 800a35e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a362:	bd38      	pop	{r3, r4, r5, pc}
 800a364:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a366:	b112      	cbz	r2, 800a36e <_raise_r+0x1e>
 800a368:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a36c:	b94b      	cbnz	r3, 800a382 <_raise_r+0x32>
 800a36e:	4628      	mov	r0, r5
 800a370:	f000 f830 	bl	800a3d4 <_getpid_r>
 800a374:	4622      	mov	r2, r4
 800a376:	4601      	mov	r1, r0
 800a378:	4628      	mov	r0, r5
 800a37a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a37e:	f000 b817 	b.w	800a3b0 <_kill_r>
 800a382:	2b01      	cmp	r3, #1
 800a384:	d00a      	beq.n	800a39c <_raise_r+0x4c>
 800a386:	1c59      	adds	r1, r3, #1
 800a388:	d103      	bne.n	800a392 <_raise_r+0x42>
 800a38a:	2316      	movs	r3, #22
 800a38c:	6003      	str	r3, [r0, #0]
 800a38e:	2001      	movs	r0, #1
 800a390:	e7e7      	b.n	800a362 <_raise_r+0x12>
 800a392:	2100      	movs	r1, #0
 800a394:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a398:	4620      	mov	r0, r4
 800a39a:	4798      	blx	r3
 800a39c:	2000      	movs	r0, #0
 800a39e:	e7e0      	b.n	800a362 <_raise_r+0x12>

0800a3a0 <raise>:
 800a3a0:	4b02      	ldr	r3, [pc, #8]	@ (800a3ac <raise+0xc>)
 800a3a2:	4601      	mov	r1, r0
 800a3a4:	6818      	ldr	r0, [r3, #0]
 800a3a6:	f7ff bfd3 	b.w	800a350 <_raise_r>
 800a3aa:	bf00      	nop
 800a3ac:	20000058 	.word	0x20000058

0800a3b0 <_kill_r>:
 800a3b0:	b538      	push	{r3, r4, r5, lr}
 800a3b2:	4d07      	ldr	r5, [pc, #28]	@ (800a3d0 <_kill_r+0x20>)
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	4604      	mov	r4, r0
 800a3b8:	4608      	mov	r0, r1
 800a3ba:	4611      	mov	r1, r2
 800a3bc:	602b      	str	r3, [r5, #0]
 800a3be:	f7f8 f97f 	bl	80026c0 <_kill>
 800a3c2:	1c43      	adds	r3, r0, #1
 800a3c4:	d102      	bne.n	800a3cc <_kill_r+0x1c>
 800a3c6:	682b      	ldr	r3, [r5, #0]
 800a3c8:	b103      	cbz	r3, 800a3cc <_kill_r+0x1c>
 800a3ca:	6023      	str	r3, [r4, #0]
 800a3cc:	bd38      	pop	{r3, r4, r5, pc}
 800a3ce:	bf00      	nop
 800a3d0:	20000bec 	.word	0x20000bec

0800a3d4 <_getpid_r>:
 800a3d4:	f7f8 b96c 	b.w	80026b0 <_getpid>

0800a3d8 <_init>:
 800a3d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3da:	bf00      	nop
 800a3dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3de:	bc08      	pop	{r3}
 800a3e0:	469e      	mov	lr, r3
 800a3e2:	4770      	bx	lr

0800a3e4 <_fini>:
 800a3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3e6:	bf00      	nop
 800a3e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3ea:	bc08      	pop	{r3}
 800a3ec:	469e      	mov	lr, r3
 800a3ee:	4770      	bx	lr
