`timescale 1ns / 1ps
module RAM(
input clk,rst,en,
input [3:0] addr,
input [7:0] data_in,
output reg [7:0] data_out
    );
    reg [7:0] mem [0:15];
    integer i;
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            for (i=0;i<16;i=i+1)
                mem[i] <=8'b0;
            data_out <=8'b0;
        end
        else if (en) begin
            mem[addr]<=data_in;
        end
        else begin
            data_out<=mem[addr];
        end
   end
endmodule
