-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Sun Jun 20 17:06:26 2021
-- Host        : alveo0 running 64-bit Ubuntu 18.04.3 LTS
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_5dca_hbm_inst_0_stub.vhdl
-- Design      : bd_5dca_hbm_inst_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xcu280-fsvh2892-2L-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    HBM_REF_CLK_0 : in STD_LOGIC;
    HBM_REF_CLK_1 : in STD_LOGIC;
    AXI_20_ACLK : in STD_LOGIC;
    AXI_20_ARESET_N : in STD_LOGIC;
    AXI_20_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_20_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_20_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_20_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_20_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_20_ARVALID : in STD_LOGIC;
    AXI_20_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_20_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_20_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_20_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_20_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_20_AWVALID : in STD_LOGIC;
    AXI_20_RREADY : in STD_LOGIC;
    AXI_20_BREADY : in STD_LOGIC;
    AXI_20_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_20_WLAST : in STD_LOGIC;
    AXI_20_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_20_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_20_WVALID : in STD_LOGIC;
    AXI_21_ACLK : in STD_LOGIC;
    AXI_21_ARESET_N : in STD_LOGIC;
    AXI_21_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_21_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_21_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_21_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_21_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_21_ARVALID : in STD_LOGIC;
    AXI_21_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_21_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_21_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_21_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_21_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_21_AWVALID : in STD_LOGIC;
    AXI_21_RREADY : in STD_LOGIC;
    AXI_21_BREADY : in STD_LOGIC;
    AXI_21_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_21_WLAST : in STD_LOGIC;
    AXI_21_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_21_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_21_WVALID : in STD_LOGIC;
    AXI_22_ACLK : in STD_LOGIC;
    AXI_22_ARESET_N : in STD_LOGIC;
    AXI_22_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_22_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_22_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_22_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_22_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_22_ARVALID : in STD_LOGIC;
    AXI_22_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_22_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_22_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_22_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_22_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_22_AWVALID : in STD_LOGIC;
    AXI_22_RREADY : in STD_LOGIC;
    AXI_22_BREADY : in STD_LOGIC;
    AXI_22_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_22_WLAST : in STD_LOGIC;
    AXI_22_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_22_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_22_WVALID : in STD_LOGIC;
    AXI_23_ACLK : in STD_LOGIC;
    AXI_23_ARESET_N : in STD_LOGIC;
    AXI_23_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_23_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_23_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_23_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_23_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_23_ARVALID : in STD_LOGIC;
    AXI_23_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_23_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_23_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_23_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_23_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_23_AWVALID : in STD_LOGIC;
    AXI_23_RREADY : in STD_LOGIC;
    AXI_23_BREADY : in STD_LOGIC;
    AXI_23_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_23_WLAST : in STD_LOGIC;
    AXI_23_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_23_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_23_WVALID : in STD_LOGIC;
    AXI_24_ACLK : in STD_LOGIC;
    AXI_24_ARESET_N : in STD_LOGIC;
    AXI_24_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_24_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_24_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_24_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_24_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_24_ARVALID : in STD_LOGIC;
    AXI_24_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_24_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_24_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_24_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_24_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_24_AWVALID : in STD_LOGIC;
    AXI_24_RREADY : in STD_LOGIC;
    AXI_24_BREADY : in STD_LOGIC;
    AXI_24_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_24_WLAST : in STD_LOGIC;
    AXI_24_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_24_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_24_WVALID : in STD_LOGIC;
    AXI_25_ACLK : in STD_LOGIC;
    AXI_25_ARESET_N : in STD_LOGIC;
    AXI_25_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_25_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_25_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_25_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_25_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_25_ARVALID : in STD_LOGIC;
    AXI_25_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_25_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_25_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_25_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_25_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_25_AWVALID : in STD_LOGIC;
    AXI_25_RREADY : in STD_LOGIC;
    AXI_25_BREADY : in STD_LOGIC;
    AXI_25_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_25_WLAST : in STD_LOGIC;
    AXI_25_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_25_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_25_WVALID : in STD_LOGIC;
    AXI_26_ACLK : in STD_LOGIC;
    AXI_26_ARESET_N : in STD_LOGIC;
    AXI_26_ARADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_26_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_26_ARID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_26_ARLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_26_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_26_ARVALID : in STD_LOGIC;
    AXI_26_AWADDR : in STD_LOGIC_VECTOR ( 32 downto 0 );
    AXI_26_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_26_AWID : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_26_AWLEN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_26_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_26_AWVALID : in STD_LOGIC;
    AXI_26_RREADY : in STD_LOGIC;
    AXI_26_BREADY : in STD_LOGIC;
    AXI_26_WDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_26_WLAST : in STD_LOGIC;
    AXI_26_WSTRB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_26_WDATA_PARITY : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_26_WVALID : in STD_LOGIC;
    APB_0_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_0_PADDR : in STD_LOGIC_VECTOR ( 21 downto 0 );
    APB_0_PCLK : in STD_LOGIC;
    APB_0_PENABLE : in STD_LOGIC;
    APB_0_PRESET_N : in STD_LOGIC;
    APB_0_PSEL : in STD_LOGIC;
    APB_0_PWRITE : in STD_LOGIC;
    APB_1_PWDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_1_PADDR : in STD_LOGIC_VECTOR ( 21 downto 0 );
    APB_1_PCLK : in STD_LOGIC;
    APB_1_PENABLE : in STD_LOGIC;
    APB_1_PRESET_N : in STD_LOGIC;
    APB_1_PSEL : in STD_LOGIC;
    APB_1_PWRITE : in STD_LOGIC;
    AXI_20_ARREADY : out STD_LOGIC;
    AXI_20_AWREADY : out STD_LOGIC;
    AXI_20_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_20_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_20_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_20_RLAST : out STD_LOGIC;
    AXI_20_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_20_RVALID : out STD_LOGIC;
    AXI_20_WREADY : out STD_LOGIC;
    AXI_20_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_20_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_20_BVALID : out STD_LOGIC;
    AXI_21_ARREADY : out STD_LOGIC;
    AXI_21_AWREADY : out STD_LOGIC;
    AXI_21_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_21_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_21_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_21_RLAST : out STD_LOGIC;
    AXI_21_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_21_RVALID : out STD_LOGIC;
    AXI_21_WREADY : out STD_LOGIC;
    AXI_21_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_21_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_21_BVALID : out STD_LOGIC;
    AXI_22_ARREADY : out STD_LOGIC;
    AXI_22_AWREADY : out STD_LOGIC;
    AXI_22_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_22_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_22_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_22_RLAST : out STD_LOGIC;
    AXI_22_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_22_RVALID : out STD_LOGIC;
    AXI_22_WREADY : out STD_LOGIC;
    AXI_22_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_22_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_22_BVALID : out STD_LOGIC;
    AXI_23_ARREADY : out STD_LOGIC;
    AXI_23_AWREADY : out STD_LOGIC;
    AXI_23_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_23_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_23_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_23_RLAST : out STD_LOGIC;
    AXI_23_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_23_RVALID : out STD_LOGIC;
    AXI_23_WREADY : out STD_LOGIC;
    AXI_23_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_23_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_23_BVALID : out STD_LOGIC;
    AXI_24_ARREADY : out STD_LOGIC;
    AXI_24_AWREADY : out STD_LOGIC;
    AXI_24_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_24_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_24_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_24_RLAST : out STD_LOGIC;
    AXI_24_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_24_RVALID : out STD_LOGIC;
    AXI_24_WREADY : out STD_LOGIC;
    AXI_24_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_24_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_24_BVALID : out STD_LOGIC;
    AXI_25_ARREADY : out STD_LOGIC;
    AXI_25_AWREADY : out STD_LOGIC;
    AXI_25_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_25_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_25_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_25_RLAST : out STD_LOGIC;
    AXI_25_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_25_RVALID : out STD_LOGIC;
    AXI_25_WREADY : out STD_LOGIC;
    AXI_25_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_25_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_25_BVALID : out STD_LOGIC;
    AXI_26_ARREADY : out STD_LOGIC;
    AXI_26_AWREADY : out STD_LOGIC;
    AXI_26_RDATA_PARITY : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_26_RDATA : out STD_LOGIC_VECTOR ( 255 downto 0 );
    AXI_26_RID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_26_RLAST : out STD_LOGIC;
    AXI_26_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_26_RVALID : out STD_LOGIC;
    AXI_26_WREADY : out STD_LOGIC;
    AXI_26_BID : out STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_26_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_26_BVALID : out STD_LOGIC;
    APB_0_PRDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_0_PREADY : out STD_LOGIC;
    APB_0_PSLVERR : out STD_LOGIC;
    APB_1_PRDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    APB_1_PREADY : out STD_LOGIC;
    APB_1_PSLVERR : out STD_LOGIC;
    apb_complete_0 : out STD_LOGIC;
    apb_complete_1 : out STD_LOGIC;
    DRAM_0_STAT_CATTRIP : out STD_LOGIC;
    DRAM_0_STAT_TEMP : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DRAM_1_STAT_CATTRIP : out STD_LOGIC;
    DRAM_1_STAT_TEMP : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "HBM_REF_CLK_0,HBM_REF_CLK_1,AXI_20_ACLK,AXI_20_ARESET_N,AXI_20_ARADDR[32:0],AXI_20_ARBURST[1:0],AXI_20_ARID[5:0],AXI_20_ARLEN[3:0],AXI_20_ARSIZE[2:0],AXI_20_ARVALID,AXI_20_AWADDR[32:0],AXI_20_AWBURST[1:0],AXI_20_AWID[5:0],AXI_20_AWLEN[3:0],AXI_20_AWSIZE[2:0],AXI_20_AWVALID,AXI_20_RREADY,AXI_20_BREADY,AXI_20_WDATA[255:0],AXI_20_WLAST,AXI_20_WSTRB[31:0],AXI_20_WDATA_PARITY[31:0],AXI_20_WVALID,AXI_21_ACLK,AXI_21_ARESET_N,AXI_21_ARADDR[32:0],AXI_21_ARBURST[1:0],AXI_21_ARID[5:0],AXI_21_ARLEN[3:0],AXI_21_ARSIZE[2:0],AXI_21_ARVALID,AXI_21_AWADDR[32:0],AXI_21_AWBURST[1:0],AXI_21_AWID[5:0],AXI_21_AWLEN[3:0],AXI_21_AWSIZE[2:0],AXI_21_AWVALID,AXI_21_RREADY,AXI_21_BREADY,AXI_21_WDATA[255:0],AXI_21_WLAST,AXI_21_WSTRB[31:0],AXI_21_WDATA_PARITY[31:0],AXI_21_WVALID,AXI_22_ACLK,AXI_22_ARESET_N,AXI_22_ARADDR[32:0],AXI_22_ARBURST[1:0],AXI_22_ARID[5:0],AXI_22_ARLEN[3:0],AXI_22_ARSIZE[2:0],AXI_22_ARVALID,AXI_22_AWADDR[32:0],AXI_22_AWBURST[1:0],AXI_22_AWID[5:0],AXI_22_AWLEN[3:0],AXI_22_AWSIZE[2:0],AXI_22_AWVALID,AXI_22_RREADY,AXI_22_BREADY,AXI_22_WDATA[255:0],AXI_22_WLAST,AXI_22_WSTRB[31:0],AXI_22_WDATA_PARITY[31:0],AXI_22_WVALID,AXI_23_ACLK,AXI_23_ARESET_N,AXI_23_ARADDR[32:0],AXI_23_ARBURST[1:0],AXI_23_ARID[5:0],AXI_23_ARLEN[3:0],AXI_23_ARSIZE[2:0],AXI_23_ARVALID,AXI_23_AWADDR[32:0],AXI_23_AWBURST[1:0],AXI_23_AWID[5:0],AXI_23_AWLEN[3:0],AXI_23_AWSIZE[2:0],AXI_23_AWVALID,AXI_23_RREADY,AXI_23_BREADY,AXI_23_WDATA[255:0],AXI_23_WLAST,AXI_23_WSTRB[31:0],AXI_23_WDATA_PARITY[31:0],AXI_23_WVALID,AXI_24_ACLK,AXI_24_ARESET_N,AXI_24_ARADDR[32:0],AXI_24_ARBURST[1:0],AXI_24_ARID[5:0],AXI_24_ARLEN[3:0],AXI_24_ARSIZE[2:0],AXI_24_ARVALID,AXI_24_AWADDR[32:0],AXI_24_AWBURST[1:0],AXI_24_AWID[5:0],AXI_24_AWLEN[3:0],AXI_24_AWSIZE[2:0],AXI_24_AWVALID,AXI_24_RREADY,AXI_24_BREADY,AXI_24_WDATA[255:0],AXI_24_WLAST,AXI_24_WSTRB[31:0],AXI_24_WDATA_PARITY[31:0],AXI_24_WVALID,AXI_25_ACLK,AXI_25_ARESET_N,AXI_25_ARADDR[32:0],AXI_25_ARBURST[1:0],AXI_25_ARID[5:0],AXI_25_ARLEN[3:0],AXI_25_ARSIZE[2:0],AXI_25_ARVALID,AXI_25_AWADDR[32:0],AXI_25_AWBURST[1:0],AXI_25_AWID[5:0],AXI_25_AWLEN[3:0],AXI_25_AWSIZE[2:0],AXI_25_AWVALID,AXI_25_RREADY,AXI_25_BREADY,AXI_25_WDATA[255:0],AXI_25_WLAST,AXI_25_WSTRB[31:0],AXI_25_WDATA_PARITY[31:0],AXI_25_WVALID,AXI_26_ACLK,AXI_26_ARESET_N,AXI_26_ARADDR[32:0],AXI_26_ARBURST[1:0],AXI_26_ARID[5:0],AXI_26_ARLEN[3:0],AXI_26_ARSIZE[2:0],AXI_26_ARVALID,AXI_26_AWADDR[32:0],AXI_26_AWBURST[1:0],AXI_26_AWID[5:0],AXI_26_AWLEN[3:0],AXI_26_AWSIZE[2:0],AXI_26_AWVALID,AXI_26_RREADY,AXI_26_BREADY,AXI_26_WDATA[255:0],AXI_26_WLAST,AXI_26_WSTRB[31:0],AXI_26_WDATA_PARITY[31:0],AXI_26_WVALID,APB_0_PWDATA[31:0],APB_0_PADDR[21:0],APB_0_PCLK,APB_0_PENABLE,APB_0_PRESET_N,APB_0_PSEL,APB_0_PWRITE,APB_1_PWDATA[31:0],APB_1_PADDR[21:0],APB_1_PCLK,APB_1_PENABLE,APB_1_PRESET_N,APB_1_PSEL,APB_1_PWRITE,AXI_20_ARREADY,AXI_20_AWREADY,AXI_20_RDATA_PARITY[31:0],AXI_20_RDATA[255:0],AXI_20_RID[5:0],AXI_20_RLAST,AXI_20_RRESP[1:0],AXI_20_RVALID,AXI_20_WREADY,AXI_20_BID[5:0],AXI_20_BRESP[1:0],AXI_20_BVALID,AXI_21_ARREADY,AXI_21_AWREADY,AXI_21_RDATA_PARITY[31:0],AXI_21_RDATA[255:0],AXI_21_RID[5:0],AXI_21_RLAST,AXI_21_RRESP[1:0],AXI_21_RVALID,AXI_21_WREADY,AXI_21_BID[5:0],AXI_21_BRESP[1:0],AXI_21_BVALID,AXI_22_ARREADY,AXI_22_AWREADY,AXI_22_RDATA_PARITY[31:0],AXI_22_RDATA[255:0],AXI_22_RID[5:0],AXI_22_RLAST,AXI_22_RRESP[1:0],AXI_22_RVALID,AXI_22_WREADY,AXI_22_BID[5:0],AXI_22_BRESP[1:0],AXI_22_BVALID,AXI_23_ARREADY,AXI_23_AWREADY,AXI_23_RDATA_PARITY[31:0],AXI_23_RDATA[255:0],AXI_23_RID[5:0],AXI_23_RLAST,AXI_23_RRESP[1:0],AXI_23_RVALID,AXI_23_WREADY,AXI_23_BID[5:0],AXI_23_BRESP[1:0],AXI_23_BVALID,AXI_24_ARREADY,AXI_24_AWREADY,AXI_24_RDATA_PARITY[31:0],AXI_24_RDATA[255:0],AXI_24_RID[5:0],AXI_24_RLAST,AXI_24_RRESP[1:0],AXI_24_RVALID,AXI_24_WREADY,AXI_24_BID[5:0],AXI_24_BRESP[1:0],AXI_24_BVALID,AXI_25_ARREADY,AXI_25_AWREADY,AXI_25_RDATA_PARITY[31:0],AXI_25_RDATA[255:0],AXI_25_RID[5:0],AXI_25_RLAST,AXI_25_RRESP[1:0],AXI_25_RVALID,AXI_25_WREADY,AXI_25_BID[5:0],AXI_25_BRESP[1:0],AXI_25_BVALID,AXI_26_ARREADY,AXI_26_AWREADY,AXI_26_RDATA_PARITY[31:0],AXI_26_RDATA[255:0],AXI_26_RID[5:0],AXI_26_RLAST,AXI_26_RRESP[1:0],AXI_26_RVALID,AXI_26_WREADY,AXI_26_BID[5:0],AXI_26_BRESP[1:0],AXI_26_BVALID,APB_0_PRDATA[31:0],APB_0_PREADY,APB_0_PSLVERR,APB_1_PRDATA[31:0],APB_1_PREADY,APB_1_PSLVERR,apb_complete_0,apb_complete_1,DRAM_0_STAT_CATTRIP,DRAM_0_STAT_TEMP[6:0],DRAM_1_STAT_CATTRIP,DRAM_1_STAT_TEMP[6:0]";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "hbm_v1_0_9,Vivado 2020.2";
begin
end;
