#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec 19 12:02:22 2024
# Process ID: 15412
# Current directory: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13768 C:\Users\air\Desktop\gitFPGA\FPGAproject\project\1_spi\1_spi.xpr
# Log file: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/vivado.log
# Journal file: C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/w25q64.v] -no_script -reset -force -quiet
remove_files  C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/w25q64.v
export_ip_user_files -of_objects  [get_files C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/key_filter.v] -no_script -reset -force -quiet
remove_files  C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sources_1/new/key_filter.v
export_ip_user_files -of_objects  [get_files C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sim_1/new/w25q64_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/sim_1/new/w25q64_tb.v
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
set_property top spi_tb [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/constrs_1/new/w25q64.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/air/Desktop/gitFPGA/FPGAproject/project/1_spi/1_spi.srcs/constrs_1/new/w25q64.xdc
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
source spi_tb.tcl
run all
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_sim
launch_simulation
source spi_tb.tcl
run all
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_sim
launch_simulation
source spi_tb.tcl
run all
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 3}
add_wave {{/spi_tb/spi}} 
relaunch_sim
run all
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_sim
launch_simulation
source spi_tb.tcl
run all
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_sim
launch_simulation
source spi_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 5}
add_wave {{/spi_tb/spi}} 
relaunch_sim
run all
close_sim
