\doxysection{Topics}
Here is a list of all topics with brief descriptions\+:\begin{DoxyCompactList}
\item \contentsline{section}{Memory Segmentation }{\pageref{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n}}{}
\item \contentsline{section}{Base address of AHB1 peripherals }{\pageref{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s}}{}
\item \contentsline{section}{Base address of AHB2 peripherals }{\pageref{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s}}{}
\item \contentsline{section}{Base address of APB1 peripherals }{\pageref{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s}}{}
\item \contentsline{section}{Base address of APB2 peripherals }{\pageref{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s}}{}
\item \contentsline{section}{GPIOx Peripheral Register Definition }{\pageref{group___g_p_i_ox___r_e_g___d_e_f}}{}
\item \contentsline{section}{RCC Peripheral Register Definition }{\pageref{group___r_c_c___r_e_g}}{}
\item \contentsline{section}{Macros to Enable/\+Disable clocks for various peripherals }{\pageref{group___c_l_o_c_k___e_n_a_b_l_e___m_a_c_r_o_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{AHB1\+\_\+\+PCLK\+\_\+\+EN\+\_\+\+DI\+\_\+\+MACROS }{\pageref{group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s}}{}
\item \contentsline{section}{AHB2\+\_\+\+PCLK\+\_\+\+EN\+\_\+\+DI\+\_\+\+MACROS }{\pageref{group___a_h_b2___p_c_l_k___e_n___d_i___m_a_c_r_o_s}}{}
\item \contentsline{section}{AHB3\+\_\+\+PCLK\+\_\+\+EN\+\_\+\+DI\+\_\+\+MACROS }{\pageref{group___a_h_b3___p_c_l_k___e_n___d_i___m_a_c_r_o_s}}{}
\item \contentsline{section}{APB1\+\_\+\+PCLK\+\_\+\+EN\+\_\+\+DI\+\_\+\+MACROS }{\pageref{group___a_p_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s}}{}
\item \contentsline{section}{APB2\+\_\+\+PCLK\+\_\+\+EN\+\_\+\+DI\+\_\+\+MACROS }{\pageref{group___a_p_b2___p_c_l_k___e_n___d_i___m_a_c_r_o_s}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Macros to reset various peripherals }{\pageref{group___p_e_r_i_p_h_e_r_a_l___r_e_s_e_t___m_a_c_r_o_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{AHB1 Peripheral Reset Macros }{\pageref{group___a_h_b1___r_e_s_e_t___m_a_c_r_o_s}}{}
\item \contentsline{section}{AHB2 Peripheral Reset Macros }{\pageref{group___a_h_b2___r_e_s_e_t___m_a_c_r_o_s}}{}
\item \contentsline{section}{AHB3 Peripheral Reset Macros }{\pageref{group___a_h_b3___r_e_s_e_t___m_a_c_r_o_s}}{}
\item \contentsline{section}{APB1 Peripheral Reset Macros }{\pageref{group___a_p_b1___r_e_s_e_t___m_a_c_r_o_s}}{}
\item \contentsline{section}{APB2 Peripheral Reset Macros }{\pageref{group___a_p_b2___r_e_s_e_t___m_a_c_r_o_s}}{}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO Driver }{\pageref{group___g_p_i_o___driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO Enumerations }{\pageref{group___g_p_i_o___config___structure}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO Pin Modes }{\pageref{group___g_p_i_o___m_o_d_e_s}}{}
\item \contentsline{section}{GPIO Output Types }{\pageref{group___g_p_i_o___o_p___t_y_p_e_s}}{}
\item \contentsline{section}{GPIO Pull-\/\+Up/\+Pull-\/\+Down Options }{\pageref{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n}}{}
\item \contentsline{section}{GPIO Speed Options }{\pageref{group___g_p_i_o___s_p_e_e_d_s}}{}
\item \contentsline{section}{GPIO Alternate Function Options }{\pageref{group___g_p_i_o___a_l_t_e_r_n_a_t_e___f_u_n_c_t_i_o_n_s}}{}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO Handle Structure }{\pageref{group___g_p_i_o___handle___structure}}{}
\item \contentsline{section}{GPIO Driver Function Prototypes }{\pageref{group___g_p_i_o___driver___a_p_is}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
