// Seed: 1262188235
module module_0 (
    input  tri0  id_0,
    output wor   id_1,
    output tri   id_2,
    input  tri0  id_3,
    output tri   id_4,
    input  uwire id_5
);
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output logic id_2,
    input wire id_3
    , id_16 = 1 - 'b0,
    input supply1 id_4,
    output supply0 id_5,
    input wire id_6,
    output uwire id_7,
    input uwire id_8
    , id_17 = 1,
    input tri1 id_9,
    input wor id_10,
    input supply0 id_11,
    input tri1 id_12,
    inout supply1 id_13,
    output tri id_14
);
  wire id_18, id_19;
  always id_2 <= id_12;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_7,
      id_9,
      id_0,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
