

================================================================
== Vitis HLS Report for 'conv1d_relu2'
================================================================
* Date:           Thu Dec 11 00:00:13 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ecg_cnn
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.739 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    11354|    11354|  0.114 ms|  0.114 ms|  11298|  11298|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CONV2_F_CONV2_X  |    11352|    11352|        59|          2|          1|  5648|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   40|       -|      -|    -|
|Expression       |        -|    -|       0|    199|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     238|   1095|    -|
|Memory           |       20|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|   1246|    -|
|Register         |        -|    -|    6494|   2720|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       20|   45|    6732|   5260|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|   18|       5|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_9ns_11ns_19_1_1_U41    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U43    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U44    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U45    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U46    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |sparsemux_11_3_11_1_1_U47  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U48  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U49  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U50  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U51  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U52  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U53  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U54  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U55  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U56  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U57  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U58  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U59  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U60  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U61  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U62  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U63  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U64  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U65  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U66  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U67  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U68  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U69  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U70  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U71  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U72  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U73  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U74  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U75  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U76  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U77  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U78  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U79  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U80  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U81  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U82  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U83  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U84  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U85  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_11_3_11_1_1_U86  |sparsemux_11_3_11_1_1  |        0|   0|    0|   21|    0|
    |sparsemux_33_4_10_1_1_U87  |sparsemux_33_4_10_1_1  |        0|   0|    0|   65|    0|
    |urem_9ns_4ns_3_13_1_U42    |urem_9ns_4ns_3_13_1    |        0|   0|  238|  160|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                      |                       |        0|   5|  238| 1095|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +--------------------------------------+---------------------------------+--------------+
    |               Instance               |              Module             |  Expression  |
    +--------------------------------------+---------------------------------+--------------+
    |mac_muladd_11ns_10s_21ns_21_4_1_U91   |mac_muladd_11ns_10s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_10s_21ns_21_4_1_U101  |mac_muladd_11ns_10s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_10s_21ns_21_4_1_U102  |mac_muladd_11ns_10s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_10s_21ns_21_4_1_U105  |mac_muladd_11ns_10s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_10s_21ns_21_4_1_U106  |mac_muladd_11ns_10s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_10s_21ns_21_4_1_U111  |mac_muladd_11ns_10s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_10s_21ns_21_4_1_U121  |mac_muladd_11ns_10s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_10s_21ns_21_4_1_U122  |mac_muladd_11ns_10s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_10s_21ns_21_4_1_U125  |mac_muladd_11ns_10s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_10s_21ns_21_4_1_U126  |mac_muladd_11ns_10s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_11s_21ns_21_4_1_U89   |mac_muladd_11ns_11s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_11s_21ns_21_4_1_U90   |mac_muladd_11ns_11s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_11s_21ns_21_4_1_U98   |mac_muladd_11ns_11s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_11s_21ns_21_4_1_U99   |mac_muladd_11ns_11s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_11s_21ns_21_4_1_U100  |mac_muladd_11ns_11s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_11s_21ns_21_4_1_U103  |mac_muladd_11ns_11s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_11s_21ns_21_4_1_U104  |mac_muladd_11ns_11s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_11s_21ns_21_4_1_U107  |mac_muladd_11ns_11s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_11s_21ns_21_4_1_U109  |mac_muladd_11ns_11s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_11s_21ns_21_4_1_U110  |mac_muladd_11ns_11s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_11s_21ns_21_4_1_U118  |mac_muladd_11ns_11s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_11s_21ns_21_4_1_U119  |mac_muladd_11ns_11s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_11s_21ns_21_4_1_U120  |mac_muladd_11ns_11s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_11s_21ns_21_4_1_U123  |mac_muladd_11ns_11s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_11s_21ns_21_4_1_U124  |mac_muladd_11ns_11s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_11ns_11s_21ns_21_4_1_U127  |mac_muladd_11ns_11s_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_11ns_19s_21_4_1_U88    |mac_muladd_12s_11ns_19s_21_4_1   |  i0 + i1 * i2|
    |mac_muladd_12s_11ns_21ns_21_4_1_U92   |mac_muladd_12s_11ns_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_11ns_21ns_21_4_1_U93   |mac_muladd_12s_11ns_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_11ns_21ns_21_4_1_U94   |mac_muladd_12s_11ns_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_11ns_21ns_21_4_1_U95   |mac_muladd_12s_11ns_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_11ns_21ns_21_4_1_U96   |mac_muladd_12s_11ns_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_11ns_21ns_21_4_1_U97   |mac_muladd_12s_11ns_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_11ns_21ns_21_4_1_U108  |mac_muladd_12s_11ns_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_11ns_21ns_21_4_1_U112  |mac_muladd_12s_11ns_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_11ns_21ns_21_4_1_U113  |mac_muladd_12s_11ns_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_11ns_21ns_21_4_1_U114  |mac_muladd_12s_11ns_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_11ns_21ns_21_4_1_U115  |mac_muladd_12s_11ns_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_11ns_21ns_21_4_1_U116  |mac_muladd_12s_11ns_21ns_21_4_1  |  i0 + i1 * i2|
    |mac_muladd_12s_11ns_21ns_21_4_1_U117  |mac_muladd_12s_11ns_21ns_21_4_1  |  i0 + i1 * i2|
    +--------------------------------------+---------------------------------+--------------+

    * Memory: 
    +------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                     Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w_local_80_0_0_U  |conv1d_relu2_w_local_80_0_0_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   12|     1|          384|
    |w_local_80_0_1_U  |conv1d_relu2_w_local_80_0_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   11|     1|          352|
    |w_local_80_0_2_U  |conv1d_relu2_w_local_80_0_2_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   11|     1|          352|
    |w_local_80_0_3_U  |conv1d_relu2_w_local_80_0_3_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   10|     1|          320|
    |w_local_80_0_4_U  |conv1d_relu2_w_local_80_0_4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   12|     1|          384|
    |w_local_80_1_0_U  |conv1d_relu2_w_local_80_1_0_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   12|     1|          384|
    |w_local_80_1_1_U  |conv1d_relu2_w_local_80_1_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   12|     1|          384|
    |w_local_80_1_2_U  |conv1d_relu2_w_local_80_1_2_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   12|     1|          384|
    |w_local_80_1_3_U  |conv1d_relu2_w_local_80_1_3_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   12|     1|          384|
    |w_local_80_1_4_U  |conv1d_relu2_w_local_80_1_4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   12|     1|          384|
    |w_local_80_2_0_U  |conv1d_relu2_w_local_80_2_0_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   11|     1|          352|
    |w_local_80_2_1_U  |conv1d_relu2_w_local_80_2_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   11|     1|          352|
    |w_local_80_2_2_U  |conv1d_relu2_w_local_80_2_2_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   11|     1|          352|
    |w_local_80_2_3_U  |conv1d_relu2_w_local_80_2_3_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   10|     1|          320|
    |w_local_80_2_4_U  |conv1d_relu2_w_local_80_2_4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   10|     1|          320|
    |w_local_80_3_0_U  |conv1d_relu2_w_local_80_3_0_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   11|     1|          352|
    |w_local_80_3_1_U  |conv1d_relu2_w_local_80_3_1_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   11|     1|          352|
    |w_local_80_3_2_U  |conv1d_relu2_w_local_80_3_2_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   10|     1|          320|
    |w_local_80_3_3_U  |conv1d_relu2_w_local_80_3_3_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   10|     1|          320|
    |w_local_80_3_4_U  |conv1d_relu2_w_local_80_3_4_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|    32|   11|     1|          352|
    +------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                               |       20|  0|   0|    0|   640|  222|    20|         7104|
    +------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln92_1_fu_2526_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln92_fu_2557_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln99_1_fu_2674_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln99_3_fu_2699_p2     |         +|   0|  0|  16|           9|           2|
    |add_ln99_5_fu_2724_p2     |         +|   0|  0|  16|           9|           2|
    |add_ln99_7_fu_2749_p2     |         +|   0|  0|  16|           9|           3|
    |ap_condition_5008         |       and|   0|  0|   2|           1|           1|
    |ap_condition_5012         |       and|   0|  0|   2|           1|           1|
    |ap_condition_5016         |       and|   0|  0|   2|           1|           1|
    |ap_condition_5020         |       and|   0|  0|   2|           1|           1|
    |ap_condition_5024         |       and|   0|  0|   2|           1|           1|
    |ap_condition_5028         |       and|   0|  0|   2|           1|           1|
    |ap_condition_5032         |       and|   0|  0|   2|           1|           1|
    |ap_condition_5036         |       and|   0|  0|   2|           1|           1|
    |ap_condition_5040         |       and|   0|  0|   2|           1|           1|
    |ap_condition_5044         |       and|   0|  0|   2|           1|           1|
    |icmp_ln102_fu_5303_p2     |      icmp|   0|  0|  19|          12|           1|
    |icmp_ln92_fu_2520_p2      |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln93_fu_2535_p2      |      icmp|   0|  0|  16|           9|           9|
    |select_ln102_fu_5309_p3   |    select|   0|  0|  11|           1|          11|
    |select_ln92_1_fu_2563_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln92_fu_2541_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 199|         102|          62|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  13|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter29              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter19_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter20_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter21_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter22_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter23_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter24_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter25_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter26_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter27_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter28_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |f_fu_252                              |   9|          2|    5|         10|
    |i_fu_248                              |   9|          2|    9|         18|
    |indvar_flatten_fu_256                 |   9|          2|   13|         26|
    |input_0_0_address0_local              |  45|         11|    9|         99|
    |input_0_0_address1_local              |  45|         11|    9|         99|
    |input_0_1_address0_local              |  45|         11|    9|         99|
    |input_0_1_address1_local              |  45|         11|    9|         99|
    |input_0_2_address0_local              |  45|         11|    9|         99|
    |input_0_2_address1_local              |  45|         11|    9|         99|
    |input_0_3_address0_local              |  45|         11|    9|         99|
    |input_0_3_address1_local              |  45|         11|    9|         99|
    |input_0_4_address0_local              |  45|         11|    9|         99|
    |input_0_4_address1_local              |  45|         11|    9|         99|
    |input_1_0_address0_local              |  45|         11|    9|         99|
    |input_1_0_address1_local              |  45|         11|    9|         99|
    |input_1_1_address0_local              |  45|         11|    9|         99|
    |input_1_1_address1_local              |  45|         11|    9|         99|
    |input_1_2_address0_local              |  45|         11|    9|         99|
    |input_1_2_address1_local              |  45|         11|    9|         99|
    |input_1_3_address0_local              |  45|         11|    9|         99|
    |input_1_3_address1_local              |  45|         11|    9|         99|
    |input_1_4_address0_local              |  45|         11|    9|         99|
    |input_1_4_address1_local              |  45|         11|    9|         99|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |1246|        297|  262|       2145|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   2|   0|    2|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg     |   1|   0|    1|          0|
    |empty_reg_5733                       |   4|   0|    4|          0|
    |f_fu_252                             |   5|   0|    5|          0|
    |i_fu_248                             |   9|   0|    9|          0|
    |icmp_ln92_reg_5713                   |   1|   0|    1|          0|
    |icmp_ln93_reg_5717                   |   1|   0|    1|          0|
    |indvar_flatten_fu_256                |  13|   0|   13|          0|
    |lshr_ln_reg_5942                     |   2|   0|    2|          0|
    |select_ln102_reg_8026                |  11|   0|   11|          0|
    |select_ln92_reg_5722                 |   9|   0|    9|          0|
    |sext_ln99_30_reg_6941                |  11|   0|   11|          0|
    |sext_ln99_31_reg_7046                |  11|   0|   11|          0|
    |sext_ln99_32_reg_7151                |  11|   0|   11|          0|
    |sext_ln99_32_reg_7151_pp0_iter8_reg  |  11|   0|   11|          0|
    |sext_ln99_33_reg_7256                |  11|   0|   11|          0|
    |sext_ln99_33_reg_7256_pp0_iter8_reg  |  11|   0|   11|          0|
    |sext_ln99_34_reg_7261                |  11|   0|   11|          0|
    |sext_ln99_35_reg_7266                |  11|   0|   11|          0|
    |sext_ln99_36_reg_7271                |  11|   0|   11|          0|
    |sext_ln99_37_reg_7276                |  11|   0|   11|          0|
    |sext_ln99_38_reg_7281                |  11|   0|   11|          0|
    |sext_ln99_39_reg_7286                |  11|   0|   11|          0|
    |sext_ln99_40_reg_7291                |  11|   0|   11|          0|
    |sext_ln99_41_reg_7296                |  11|   0|   11|          0|
    |sext_ln99_42_reg_7301                |  11|   0|   11|          0|
    |sext_ln99_43_reg_7306                |  11|   0|   11|          0|
    |sext_ln99_44_reg_7311                |  11|   0|   11|          0|
    |sext_ln99_45_reg_7316                |  11|   0|   11|          0|
    |sext_ln99_46_reg_7321                |  11|   0|   11|          0|
    |sext_ln99_47_reg_7326                |  11|   0|   11|          0|
    |sext_ln99_48_reg_7331                |  11|   0|   11|          0|
    |sext_ln99_49_reg_7346                |  11|   0|   11|          0|
    |sext_ln99_50_reg_7351                |  11|   0|   11|          0|
    |sext_ln99_51_reg_7356                |  11|   0|   11|          0|
    |sext_ln99_52_reg_7361                |  11|   0|   11|          0|
    |sext_ln99_53_reg_7366                |  11|   0|   11|          0|
    |sext_ln99_54_reg_7371                |  11|   0|   11|          0|
    |sext_ln99_55_reg_7376                |  11|   0|   11|          0|
    |sext_ln99_56_reg_7381                |  11|   0|   11|          0|
    |sext_ln99_57_reg_7386                |  11|   0|   11|          0|
    |sext_ln99_58_reg_7391                |  11|   0|   11|          0|
    |sext_ln99_59_reg_7396                |  11|   0|   11|          0|
    |sext_ln99_60_reg_7401                |  11|   0|   11|          0|
    |sext_ln99_61_reg_7406                |  11|   0|   11|          0|
    |sext_ln99_62_reg_7411                |  11|   0|   11|          0|
    |sext_ln99_63_reg_7416                |  11|   0|   11|          0|
    |sext_ln99_64_reg_7421                |  11|   0|   11|          0|
    |sext_ln99_65_reg_7426                |  11|   0|   11|          0|
    |sext_ln99_66_reg_7431                |  11|   0|   11|          0|
    |sext_ln99_67_reg_7436                |  11|   0|   11|          0|
    |sext_ln99_68_reg_7441                |  11|   0|   11|          0|
    |tmp_15_cast_reg_5947                 |   7|   0|    7|          0|
    |tmp_20_cast_reg_5955                 |   7|   0|    7|          0|
    |tmp_26_cast_reg_5963                 |   7|   0|    7|          0|
    |tmp_32_cast_reg_5971                 |   7|   0|    7|          0|
    |tmp_38_cast_reg_5979                 |   7|   0|    7|          0|
    |trunc_ln92_reg_5938                  |   2|   0|    2|          0|
    |trunc_ln95_reg_6187                  |   3|   0|    3|          0|
    |trunc_ln95_reg_6187_pp0_iter7_reg    |   3|   0|    3|          0|
    |w_local_80_0_0_load_1_reg_6087       |  12|   0|   12|          0|
    |w_local_80_0_0_load_reg_5987         |  12|   0|   12|          0|
    |w_local_80_0_1_load_1_reg_6092       |  11|   0|   11|          0|
    |w_local_80_0_1_load_reg_5992         |  11|   0|   11|          0|
    |w_local_80_0_2_load_1_reg_6097       |  11|   0|   11|          0|
    |w_local_80_0_2_load_reg_5997         |  11|   0|   11|          0|
    |w_local_80_0_3_load_1_reg_6102       |  10|   0|   10|          0|
    |w_local_80_0_3_load_reg_6002         |  10|   0|   10|          0|
    |w_local_80_0_4_load_1_reg_6107       |  12|   0|   12|          0|
    |w_local_80_0_4_load_reg_6007         |  12|   0|   12|          0|
    |w_local_80_1_0_load_1_reg_6112       |  12|   0|   12|          0|
    |w_local_80_1_0_load_reg_6012         |  12|   0|   12|          0|
    |w_local_80_1_1_load_1_reg_6117       |  12|   0|   12|          0|
    |w_local_80_1_1_load_reg_6017         |  12|   0|   12|          0|
    |w_local_80_1_2_load_1_reg_6122       |  12|   0|   12|          0|
    |w_local_80_1_2_load_reg_6022         |  12|   0|   12|          0|
    |w_local_80_1_3_load_1_reg_6127       |  12|   0|   12|          0|
    |w_local_80_1_3_load_reg_6027         |  12|   0|   12|          0|
    |w_local_80_1_4_load_1_reg_6132       |  12|   0|   12|          0|
    |w_local_80_1_4_load_reg_6032         |  12|   0|   12|          0|
    |w_local_80_2_0_load_1_reg_6137       |  11|   0|   11|          0|
    |w_local_80_2_0_load_reg_6037         |  11|   0|   11|          0|
    |w_local_80_2_1_load_1_reg_6142       |  11|   0|   11|          0|
    |w_local_80_2_1_load_reg_6042         |  11|   0|   11|          0|
    |w_local_80_2_2_load_1_reg_6147       |  11|   0|   11|          0|
    |w_local_80_2_2_load_reg_6047         |  11|   0|   11|          0|
    |w_local_80_2_3_load_1_reg_6152       |  10|   0|   10|          0|
    |w_local_80_2_3_load_reg_6052         |  10|   0|   10|          0|
    |w_local_80_2_4_load_1_reg_6157       |  10|   0|   10|          0|
    |w_local_80_2_4_load_reg_6057         |  10|   0|   10|          0|
    |w_local_80_3_0_load_1_reg_6162       |  11|   0|   11|          0|
    |w_local_80_3_0_load_reg_6062         |  11|   0|   11|          0|
    |w_local_80_3_1_load_1_reg_6167       |  11|   0|   11|          0|
    |w_local_80_3_1_load_reg_6067         |  11|   0|   11|          0|
    |w_local_80_3_2_load_1_reg_6172       |  10|   0|   10|          0|
    |w_local_80_3_2_load_reg_6072         |  10|   0|   10|          0|
    |w_local_80_3_3_load_1_reg_6177       |  10|   0|   10|          0|
    |w_local_80_3_3_load_reg_6077         |  10|   0|   10|          0|
    |w_local_80_3_4_load_1_reg_6182       |  11|   0|   11|          0|
    |w_local_80_3_4_load_reg_6082         |  11|   0|   11|          0|
    |empty_reg_5733                       |  64|  32|    4|          0|
    |icmp_ln92_reg_5713                   |  64|  32|    1|          0|
    |lshr_ln_reg_5942                     |  64|  32|    2|          0|
    |select_ln92_reg_5722                 |  64|  32|    9|          0|
    |sext_ln99_34_reg_7261                |  64|  32|   11|          0|
    |sext_ln99_35_reg_7266                |  64|  32|   11|          0|
    |sext_ln99_36_reg_7271                |  64|  32|   11|          0|
    |sext_ln99_37_reg_7276                |  64|  32|   11|          0|
    |sext_ln99_38_reg_7281                |  64|  32|   11|          0|
    |sext_ln99_39_reg_7286                |  64|  32|   11|          0|
    |sext_ln99_40_reg_7291                |  64|  32|   11|          0|
    |sext_ln99_41_reg_7296                |  64|  32|   11|          0|
    |sext_ln99_42_reg_7301                |  64|  32|   11|          0|
    |sext_ln99_43_reg_7306                |  64|  32|   11|          0|
    |sext_ln99_44_reg_7311                |  64|  32|   11|          0|
    |sext_ln99_45_reg_7316                |  64|  32|   11|          0|
    |sext_ln99_46_reg_7321                |  64|  32|   11|          0|
    |sext_ln99_47_reg_7326                |  64|  32|   11|          0|
    |sext_ln99_48_reg_7331                |  64|  32|   11|          0|
    |sext_ln99_49_reg_7346                |  64|  32|   11|          0|
    |sext_ln99_50_reg_7351                |  64|  32|   11|          0|
    |sext_ln99_51_reg_7356                |  64|  32|   11|          0|
    |sext_ln99_52_reg_7361                |  64|  32|   11|          0|
    |sext_ln99_53_reg_7366                |  64|  32|   11|          0|
    |sext_ln99_54_reg_7371                |  64|  32|   11|          0|
    |sext_ln99_55_reg_7376                |  64|  32|   11|          0|
    |sext_ln99_56_reg_7381                |  64|  32|   11|          0|
    |sext_ln99_57_reg_7386                |  64|  32|   11|          0|
    |sext_ln99_58_reg_7391                |  64|  32|   11|          0|
    |sext_ln99_59_reg_7396                |  64|  32|   11|          0|
    |sext_ln99_60_reg_7401                |  64|  32|   11|          0|
    |sext_ln99_61_reg_7406                |  64|  32|   11|          0|
    |sext_ln99_62_reg_7411                |  64|  32|   11|          0|
    |sext_ln99_63_reg_7416                |  64|  32|   11|          0|
    |sext_ln99_64_reg_7421                |  64|  32|   11|          0|
    |sext_ln99_65_reg_7426                |  64|  32|   11|          0|
    |sext_ln99_66_reg_7431                |  64|  32|   11|          0|
    |sext_ln99_67_reg_7436                |  64|  32|   11|          0|
    |sext_ln99_68_reg_7441                |  64|  32|   11|          0|
    |tmp_15_cast_reg_5947                 |  64|  32|    7|          0|
    |tmp_20_cast_reg_5955                 |  64|  32|    7|          0|
    |tmp_26_cast_reg_5963                 |  64|  32|    7|          0|
    |tmp_32_cast_reg_5971                 |  64|  32|    7|          0|
    |tmp_38_cast_reg_5979                 |  64|  32|    7|          0|
    |trunc_ln92_reg_5938                  |  64|  32|    2|          0|
    |w_local_80_0_0_load_1_reg_6087       |  64|  32|   12|          0|
    |w_local_80_0_0_load_reg_5987         |  64|  32|   12|          0|
    |w_local_80_0_1_load_1_reg_6092       |  64|  32|   11|          0|
    |w_local_80_0_1_load_reg_5992         |  64|  32|   11|          0|
    |w_local_80_0_2_load_1_reg_6097       |  64|  32|   11|          0|
    |w_local_80_0_2_load_reg_5997         |  64|  32|   11|          0|
    |w_local_80_0_3_load_1_reg_6102       |  64|  32|   10|          0|
    |w_local_80_0_3_load_reg_6002         |  64|  32|   10|          0|
    |w_local_80_0_4_load_1_reg_6107       |  64|  32|   12|          0|
    |w_local_80_0_4_load_reg_6007         |  64|  32|   12|          0|
    |w_local_80_1_0_load_1_reg_6112       |  64|  32|   12|          0|
    |w_local_80_1_0_load_reg_6012         |  64|  32|   12|          0|
    |w_local_80_1_1_load_1_reg_6117       |  64|  32|   12|          0|
    |w_local_80_1_1_load_reg_6017         |  64|  32|   12|          0|
    |w_local_80_1_2_load_1_reg_6122       |  64|  32|   12|          0|
    |w_local_80_1_2_load_reg_6022         |  64|  32|   12|          0|
    |w_local_80_1_3_load_1_reg_6127       |  64|  32|   12|          0|
    |w_local_80_1_3_load_reg_6027         |  64|  32|   12|          0|
    |w_local_80_1_4_load_1_reg_6132       |  64|  32|   12|          0|
    |w_local_80_1_4_load_reg_6032         |  64|  32|   12|          0|
    |w_local_80_2_0_load_1_reg_6137       |  64|  32|   11|          0|
    |w_local_80_2_0_load_reg_6037         |  64|  32|   11|          0|
    |w_local_80_2_1_load_1_reg_6142       |  64|  32|   11|          0|
    |w_local_80_2_1_load_reg_6042         |  64|  32|   11|          0|
    |w_local_80_2_2_load_1_reg_6147       |  64|  32|   11|          0|
    |w_local_80_2_2_load_reg_6047         |  64|  32|   11|          0|
    |w_local_80_2_3_load_1_reg_6152       |  64|  32|   10|          0|
    |w_local_80_2_3_load_reg_6052         |  64|  32|   10|          0|
    |w_local_80_2_4_load_1_reg_6157       |  64|  32|   10|          0|
    |w_local_80_2_4_load_reg_6057         |  64|  32|   10|          0|
    |w_local_80_3_0_load_1_reg_6162       |  64|  32|   11|          0|
    |w_local_80_3_0_load_reg_6062         |  64|  32|   11|          0|
    |w_local_80_3_1_load_1_reg_6167       |  64|  32|   11|          0|
    |w_local_80_3_1_load_reg_6067         |  64|  32|   11|          0|
    |w_local_80_3_2_load_1_reg_6172       |  64|  32|   10|          0|
    |w_local_80_3_2_load_reg_6072         |  64|  32|   10|          0|
    |w_local_80_3_3_load_1_reg_6177       |  64|  32|   10|          0|
    |w_local_80_3_3_load_reg_6077         |  64|  32|   10|          0|
    |w_local_80_3_4_load_1_reg_6182       |  64|  32|   11|          0|
    |w_local_80_3_4_load_reg_6082         |  64|  32|   11|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |6494|2720| 1936|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  conv1d_relu2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  conv1d_relu2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  conv1d_relu2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  conv1d_relu2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  conv1d_relu2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  conv1d_relu2|  return value|
|input_0_0_address0  |  out|    9|   ap_memory|     input_0_0|         array|
|input_0_0_ce0       |  out|    1|   ap_memory|     input_0_0|         array|
|input_0_0_q0        |   in|   11|   ap_memory|     input_0_0|         array|
|input_0_0_address1  |  out|    9|   ap_memory|     input_0_0|         array|
|input_0_0_ce1       |  out|    1|   ap_memory|     input_0_0|         array|
|input_0_0_q1        |   in|   11|   ap_memory|     input_0_0|         array|
|input_0_1_address0  |  out|    9|   ap_memory|     input_0_1|         array|
|input_0_1_ce0       |  out|    1|   ap_memory|     input_0_1|         array|
|input_0_1_q0        |   in|   11|   ap_memory|     input_0_1|         array|
|input_0_1_address1  |  out|    9|   ap_memory|     input_0_1|         array|
|input_0_1_ce1       |  out|    1|   ap_memory|     input_0_1|         array|
|input_0_1_q1        |   in|   11|   ap_memory|     input_0_1|         array|
|input_0_2_address0  |  out|    9|   ap_memory|     input_0_2|         array|
|input_0_2_ce0       |  out|    1|   ap_memory|     input_0_2|         array|
|input_0_2_q0        |   in|   11|   ap_memory|     input_0_2|         array|
|input_0_2_address1  |  out|    9|   ap_memory|     input_0_2|         array|
|input_0_2_ce1       |  out|    1|   ap_memory|     input_0_2|         array|
|input_0_2_q1        |   in|   11|   ap_memory|     input_0_2|         array|
|input_0_3_address0  |  out|    9|   ap_memory|     input_0_3|         array|
|input_0_3_ce0       |  out|    1|   ap_memory|     input_0_3|         array|
|input_0_3_q0        |   in|   11|   ap_memory|     input_0_3|         array|
|input_0_3_address1  |  out|    9|   ap_memory|     input_0_3|         array|
|input_0_3_ce1       |  out|    1|   ap_memory|     input_0_3|         array|
|input_0_3_q1        |   in|   11|   ap_memory|     input_0_3|         array|
|input_0_4_address0  |  out|    9|   ap_memory|     input_0_4|         array|
|input_0_4_ce0       |  out|    1|   ap_memory|     input_0_4|         array|
|input_0_4_q0        |   in|   11|   ap_memory|     input_0_4|         array|
|input_0_4_address1  |  out|    9|   ap_memory|     input_0_4|         array|
|input_0_4_ce1       |  out|    1|   ap_memory|     input_0_4|         array|
|input_0_4_q1        |   in|   11|   ap_memory|     input_0_4|         array|
|input_1_0_address0  |  out|    9|   ap_memory|     input_1_0|         array|
|input_1_0_ce0       |  out|    1|   ap_memory|     input_1_0|         array|
|input_1_0_q0        |   in|   11|   ap_memory|     input_1_0|         array|
|input_1_0_address1  |  out|    9|   ap_memory|     input_1_0|         array|
|input_1_0_ce1       |  out|    1|   ap_memory|     input_1_0|         array|
|input_1_0_q1        |   in|   11|   ap_memory|     input_1_0|         array|
|input_1_1_address0  |  out|    9|   ap_memory|     input_1_1|         array|
|input_1_1_ce0       |  out|    1|   ap_memory|     input_1_1|         array|
|input_1_1_q0        |   in|   11|   ap_memory|     input_1_1|         array|
|input_1_1_address1  |  out|    9|   ap_memory|     input_1_1|         array|
|input_1_1_ce1       |  out|    1|   ap_memory|     input_1_1|         array|
|input_1_1_q1        |   in|   11|   ap_memory|     input_1_1|         array|
|input_1_2_address0  |  out|    9|   ap_memory|     input_1_2|         array|
|input_1_2_ce0       |  out|    1|   ap_memory|     input_1_2|         array|
|input_1_2_q0        |   in|   11|   ap_memory|     input_1_2|         array|
|input_1_2_address1  |  out|    9|   ap_memory|     input_1_2|         array|
|input_1_2_ce1       |  out|    1|   ap_memory|     input_1_2|         array|
|input_1_2_q1        |   in|   11|   ap_memory|     input_1_2|         array|
|input_1_3_address0  |  out|    9|   ap_memory|     input_1_3|         array|
|input_1_3_ce0       |  out|    1|   ap_memory|     input_1_3|         array|
|input_1_3_q0        |   in|   11|   ap_memory|     input_1_3|         array|
|input_1_3_address1  |  out|    9|   ap_memory|     input_1_3|         array|
|input_1_3_ce1       |  out|    1|   ap_memory|     input_1_3|         array|
|input_1_3_q1        |   in|   11|   ap_memory|     input_1_3|         array|
|input_1_4_address0  |  out|    9|   ap_memory|     input_1_4|         array|
|input_1_4_ce0       |  out|    1|   ap_memory|     input_1_4|         array|
|input_1_4_q0        |   in|   11|   ap_memory|     input_1_4|         array|
|input_1_4_address1  |  out|    9|   ap_memory|     input_1_4|         array|
|input_1_4_ce1       |  out|    1|   ap_memory|     input_1_4|         array|
|input_1_4_q1        |   in|   11|   ap_memory|     input_1_4|         array|
|output_0_address0   |  out|   11|   ap_memory|      output_0|         array|
|output_0_ce0        |  out|    1|   ap_memory|      output_0|         array|
|output_0_we0        |  out|    1|   ap_memory|      output_0|         array|
|output_0_d0         |  out|   11|   ap_memory|      output_0|         array|
|output_1_address0   |  out|   11|   ap_memory|      output_1|         array|
|output_1_ce0        |  out|    1|   ap_memory|      output_1|         array|
|output_1_we0        |  out|    1|   ap_memory|      output_1|         array|
|output_1_d0         |  out|   11|   ap_memory|      output_1|         array|
|output_2_address0   |  out|   11|   ap_memory|      output_2|         array|
|output_2_ce0        |  out|    1|   ap_memory|      output_2|         array|
|output_2_we0        |  out|    1|   ap_memory|      output_2|         array|
|output_2_d0         |  out|   11|   ap_memory|      output_2|         array|
|output_3_address0   |  out|   11|   ap_memory|      output_3|         array|
|output_3_ce0        |  out|    1|   ap_memory|      output_3|         array|
|output_3_we0        |  out|    1|   ap_memory|      output_3|         array|
|output_3_d0         |  out|   11|   ap_memory|      output_3|         array|
+--------------------+-----+-----+------------+--------------+--------------+

