

================================================================
== Vivado HLS Report for 'cout_write'
================================================================
* Date:           Thu Nov  5 03:55:33 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     5.349|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_cout_write_ddr_write_fu_371  |cout_write_ddr_write  |    ?|    ?|    ?|    ?|   none  |
        |grp_cout_write_fifo_read_fu_394  |cout_write_fifo_read  |    ?|    ?|    ?|    ?|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1002|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|     78|   16813|   13111|    -|
|Memory           |        0|      -|    1024|       0|   16|
|Multiplexer      |        -|      -|       -|     789|    -|
|Register         |        -|      -|    3071|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     78|   20908|   14902|   16|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2940|   3600|  866400|  433200|    -|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      2|       2|       3|    -|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-------+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|   FF  |  LUT |
    +---------------------------------+----------------------+---------+-------+-------+------+
    |grp_cout_write_ddr_write_fu_371  |cout_write_ddr_write  |        0|     63|  11242|  6809|
    |grp_cout_write_fifo_read_fu_394  |cout_write_fifo_read  |        0|     15|   5177|  6064|
    |top_kernel_udiv_3kbM_U347        |top_kernel_udiv_3kbM  |        0|      0|    394|   238|
    +---------------------------------+----------------------+---------+-------+-------+------+
    |Total                            |                      |        0|     78|  16813| 13111|
    +---------------------------------+----------------------+---------+-------+-------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |cout_burst_buf_ping_s_U  |cout_write_cout_bWhU  |        0|  512|   0|  4056|  512|     1|      2076672|
    |cout_burst_buf_pong_s_U  |cout_write_cout_bWhU  |        0|  512|   0|  4056|  512|     1|      2076672|
    +-------------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |Total                    |                      |        0| 1024|   0|  8112| 1024|     2|      4153344|
    +-------------------------+----------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_525_p2                     |     +    |      0|  0|  39|          32|          32|
    |grp_fu_530_p2                     |     +    |      0|  0|  39|          32|          32|
    |grp_fu_542_p2                     |     +    |      0|  0|  39|          32|           1|
    |ind_w_fu_1180_p2                  |     +    |      0|  0|  39|          32|          32|
    |num_iter_1_fu_1225_p2             |     +    |      0|  0|  39|          32|          32|
    |num_iter_2_fu_1127_p2             |     +    |      0|  0|  39|          32|          32|
    |num_iter_fu_1118_p2               |     +    |      0|  0|  39|          32|          32|
    |num_tile_2_fu_1153_p2             |     +    |      0|  0|  39|          32|           1|
    |p_4_i_i_61_fu_1165_p2             |     +    |      0|  0|  39|          32|          32|
    |task_cnt_fu_1009_p2               |     +    |      0|  0|  39|          32|           1|
    |ap_block_state10                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op139_read_state6    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op231_call_state12   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op234_call_state12   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op238_call_state12   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op436_call_state65   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op438_call_state65   |    and   |      0|  0|   2|           1|           1|
    |change_layout_fu_991_p2           |    and   |      0|  0|   2|           1|           1|
    |grp_fu_642_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |grp_fu_652_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |grp_fu_662_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |max_pool_fu_848_p2                |   icmp   |      0|  0|   8|           2|           1|
    |p_Result_s_fu_951_p2              |   icmp   |      0|  0|  13|          10|           1|
    |tmp_306_i_i_fu_818_p2             |   icmp   |      0|  0|  18|          32|           2|
    |tmp_307_i_i_fu_957_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_308_i_i_fu_963_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_309_i_i_fu_974_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_310_i_i_fu_980_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_311_i_i_fu_997_p2             |   icmp   |      0|  0|  13|          10|           1|
    |tmp_312_i_i_fu_1003_p2            |   icmp   |      0|  0|  18|          32|           1|
    |tmp_314_i_i_fu_1254_p2            |   icmp   |      0|  0|  18|          32|          32|
    |tmp_316_i_i_fu_1171_p2            |   icmp   |      0|  0|  18|          32|          32|
    |tmp_318_i_i_fu_1110_p2            |   icmp   |      0|  0|  18|          32|          32|
    |tmp_319_i_i_fu_1175_p2            |   icmp   |      0|  0|  18|          32|           2|
    |tmp_327_i_i_fu_1231_p2            |   icmp   |      0|  0|  18|          32|          32|
    |tmp_329_i_i_fu_1133_p2            |   icmp   |      0|  0|  18|          32|          32|
    |tmp_330_i_i_fu_1239_p2            |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state65_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_i_fu_1089_p2            |    or    |      0|  0|   2|           1|           1|
    |en_fu_832_p2                      |    or    |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_968_p2             |    or    |      0|  0|   2|           1|           1|
    |p_i_i_fu_985_p2                   |    or    |      0|  0|   2|           1|           1|
    |ind_w_2_i_i_fu_1207_p3            |  select  |      0|  0|  32|           1|          32|
    |ind_w_t_3_i_i_fu_1215_p3          |  select  |      0|  0|  32|           1|          32|
    |num_tile_1_i_i_fu_1200_p3         |  select  |      0|  0|  32|           1|           1|
    |p_1713_v_cast_cast_ca_fu_1158_p3  |  select  |      0|  0|   2|           1|           2|
    |p_4_i_i_fu_1262_p3                |  select  |      0|  0|  32|           1|           1|
    |p_5_i_i_fu_1141_p3                |  select  |      0|  0|  32|           1|           1|
    |p_6_i_i_fu_1243_p3                |  select  |      0|  0|  32|           1|           1|
    |p_i_i_62_fu_1193_p3               |  select  |      0|  0|  32|           1|           1|
    |p_ind_w_i_i_fu_1185_p3            |  select  |      0|  0|  32|           1|          32|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1002|         879|         770|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |                         Name                        | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                            |  297|         66|    1|         66|
    |ap_done                                              |    9|          2|    1|          2|
    |ap_phi_mux_done_i_i_be_phi_fu_335_p24                |    9|          2|    1|          2|
    |ap_phi_mux_layer_start_i_i_be_phi_fu_291_p24         |    9|          2|    1|          2|
    |change_layout_prev_fu_130                            |    9|          2|    1|          2|
    |cout_burst_buf_ping_s_address0                       |   15|          3|   12|         36|
    |cout_burst_buf_ping_s_ce0                            |   15|          3|    1|          3|
    |cout_burst_buf_ping_s_ce1                            |    9|          2|    1|          2|
    |cout_burst_buf_ping_s_we0                            |    9|          2|    1|          2|
    |cout_burst_buf_ping_s_we1                            |    9|          2|    1|          2|
    |cout_burst_buf_pong_s_address0                       |   15|          3|   12|         36|
    |cout_burst_buf_pong_s_ce0                            |   15|          3|    1|          3|
    |cout_burst_buf_pong_s_ce1                            |    9|          2|    1|          2|
    |cout_burst_buf_pong_s_we0                            |    9|          2|    1|          2|
    |cout_burst_buf_pong_s_we1                            |    9|          2|    1|          2|
    |done_i_i_be_reg_330                                  |   21|          4|    1|          4|
    |done_i_i_reg_262                                     |    9|          2|    1|          2|
    |fifo_config_in_V_V_blk_n                             |    9|          2|    1|          2|
    |fifo_cout_V_V_read                                   |    9|          2|    1|          2|
    |global_cout_V_offset_blk_n                           |    9|          2|    1|          2|
    |grp_cout_write_ddr_write_fu_371_change_layout        |   15|          3|    1|          3|
    |grp_cout_write_ddr_write_fu_371_cout_burst_buf_V_q0  |   15|          3|  512|       1536|
    |grp_cout_write_ddr_write_fu_371_en                   |   15|          3|    1|          3|
    |grp_cout_write_ddr_write_fu_371_up_sample            |   15|          3|    1|          3|
    |grp_cout_write_fifo_read_fu_394_cout_burst_buf_V_q0  |   15|          3|  512|       1536|
    |in_h_iter_prev_1_fu_194                              |    9|          2|   32|         64|
    |in_h_iter_prev_fu_190                                |    9|          2|   32|         64|
    |in_w_iter_prev_1_fu_186                              |    9|          2|   32|         64|
    |in_w_iter_prev_fu_122                                |    9|          2|   32|         64|
    |ind_w_prev_1_fu_134                                  |    9|          2|   32|         64|
    |ind_w_prev_fu_118                                    |    9|          2|   32|         64|
    |ind_w_t_prev_1_fu_138                                |    9|          2|   32|         64|
    |ind_w_t_prev_fu_114                                  |    9|          2|   32|         64|
    |layer_iter_i_i_fu_110                                |   21|          4|   32|        128|
    |layer_start_1_i_i_reg_273                            |    9|          2|    1|          2|
    |layer_start_i_i_be_reg_286                           |    9|          2|    1|          2|
    |layer_start_i_i_reg_250                              |    9|          2|    1|          2|
    |m_axi_global_cout_V_AWVALID                          |    9|          2|    1|          2|
    |m_axi_global_cout_V_BREADY                           |    9|          2|    1|          2|
    |m_axi_global_cout_V_WVALID                           |    9|          2|    1|          2|
    |num_iter_prev_1_fu_198                               |    9|          2|   32|         64|
    |num_iter_prev_fu_126                                 |   21|          4|   32|        128|
    |num_tile_fu_150                                      |    9|          2|   32|         64|
    |num_tile_prev_1_fu_146                               |   15|          3|   32|         96|
    |num_tile_prev_fu_142                                 |    9|          2|   32|         64|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                |  789|        170| 1523|       4325|
    +-----------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |COUT_OFFSET_V_reg_1497                        |   32|   0|   32|          0|
    |LAYER_BATCH_V_reg_1461                        |   32|   0|   32|          0|
    |LAYER_IN_H_T_V_reg_1515                       |   32|   0|   32|          0|
    |LAYER_IN_H_T_prev_fu_170                      |   32|   0|   32|          0|
    |LAYER_IN_H_V_reg_1581                         |   32|   0|   32|          0|
    |LAYER_IN_NUM_T_V_reg_1502                     |   16|   0|   16|          0|
    |LAYER_IN_NUM_V_reg_1570                       |   32|   0|   32|          0|
    |LAYER_IN_W_T_V_reg_1524                       |   32|   0|   32|          0|
    |LAYER_IN_W_T_prev_fu_166                      |   32|   0|   32|          0|
    |LAYER_IN_W_V_reg_1587                         |   32|   0|   32|          0|
    |LAYER_OUT_H_HW_V_reg_1559                     |   32|   0|   32|          0|
    |LAYER_OUT_H_HW_prev_fu_162                    |   32|   0|   32|          0|
    |LAYER_OUT_H_V_reg_1592                        |   32|   0|   32|          0|
    |LAYER_OUT_NUM_T_V_reg_1507                    |   16|   0|   16|          0|
    |LAYER_OUT_NUM_T_prev_fu_174                   |   16|   0|   32|         16|
    |LAYER_OUT_NUM_V_reg_1575                      |   32|   0|   32|          0|
    |LAYER_OUT_W_HW_V_reg_1564                     |   32|   0|   32|          0|
    |LAYER_OUT_W_HW_prev_fu_158                    |   32|   0|   32|          0|
    |LAYER_OUT_W_V_reg_1597                        |   32|   0|   32|          0|
    |ap_CS_fsm                                     |   65|   0|   65|          0|
    |ap_done_reg                                   |    1|   0|    1|          0|
    |brmerge_i_i_reg_1640                          |    1|   0|    1|          0|
    |change_layout_prev_fu_130                     |    1|   0|    1|          0|
    |change_layout_prev_l_1_reg_1477               |    1|   0|    1|          0|
    |change_layout_prev_l_reg_1625                 |    1|   0|    1|          0|
    |change_layout_reg_1607                        |    1|   0|    1|          0|
    |cout_offset_prev_fu_154                       |   32|   0|   32|          0|
    |done_i_i_be_reg_330                           |    1|   0|    1|          0|
    |done_i_i_reg_262                              |    1|   0|    1|          0|
    |en_prev_fu_182                                |    1|   0|    1|          0|
    |en_prev_load_1_reg_1635                       |    1|   0|    1|          0|
    |en_prev_load_reg_1487                         |    1|   0|    1|          0|
    |en_reg_1541                                   |    1|   0|    1|          0|
    |global_cout_V_offset_10_reg_1456              |   58|   0|   58|          0|
    |grp_cout_write_ddr_write_fu_371_ap_start_reg  |    1|   0|    1|          0|
    |grp_cout_write_fifo_read_fu_394_ap_start_reg  |    1|   0|    1|          0|
    |in_h_iter_prev_1_fu_194                       |   32|   0|   32|          0|
    |in_h_iter_prev_fu_190                         |   32|   0|   32|          0|
    |in_w_iter_prev_1_fu_186                       |   32|   0|   32|          0|
    |in_w_iter_prev_fu_122                         |   32|   0|   32|          0|
    |in_w_iter_prev_load_reg_1620                  |   32|   0|   32|          0|
    |ind_w_2_i_i_reg_1708                          |   32|   0|   32|          0|
    |ind_w_prev_1_fu_134                           |   32|   0|   32|          0|
    |ind_w_prev_fu_118                             |   32|   0|   32|          0|
    |ind_w_t_3_i_i_reg_1713                        |   32|   0|   32|          0|
    |ind_w_t_prev_1_fu_138                         |   32|   0|   32|          0|
    |ind_w_t_prev_fu_114                           |   32|   0|   32|          0|
    |layer_iter_4_reg_1732                         |   32|   0|   32|          0|
    |layer_iter_i_i_fu_110                         |   32|   0|   32|          0|
    |layer_start_1_i_i_reg_273                     |    1|   0|    1|          0|
    |layer_start_i_i_be_reg_286                    |    1|   0|    1|          0|
    |layer_start_i_i_reg_250                       |    1|   0|    1|          0|
    |max_pool_reg_1547                             |    1|   0|    1|          0|
    |num_iter_1_reg_1722                           |   32|   0|   32|          0|
    |num_iter_2_reg_1661                           |   32|   0|   32|          0|
    |num_iter_prev_1_fu_198                        |   32|   0|   32|          0|
    |num_iter_prev_fu_126                          |   32|   0|   32|          0|
    |num_iter_reg_1649                             |   32|   0|   32|          0|
    |num_tile_1_i_i_reg_1703                       |   32|   0|   32|          0|
    |num_tile_2_reg_1685                           |   32|   0|   32|          0|
    |num_tile_fu_150                               |   32|   0|   32|          0|
    |num_tile_prev_1_fu_146                        |   32|   0|   32|          0|
    |num_tile_prev_2_reg_1467                      |   32|   0|   32|          0|
    |num_tile_prev_fu_142                          |   32|   0|   32|          0|
    |p_0961_i_i_reg_238                            |    1|   0|    1|          0|
    |p_4_i_i_61_reg_1697                           |   32|   0|   32|          0|
    |p_Result_s_reg_1602                           |    1|   0|    1|          0|
    |p_Val2_17_reg_1492                            |  192|   0|  192|          0|
    |reg_560                                       |   32|   0|   32|          0|
    |reg_565                                       |   32|   0|   32|          0|
    |reg_570                                       |   32|   0|   32|          0|
    |reg_575                                       |   32|   0|   32|          0|
    |reg_580                                       |   32|   0|   32|          0|
    |reg_585                                       |   32|   0|   32|          0|
    |reg_590                                       |   32|   0|   32|          0|
    |reg_595                                       |   32|   0|   32|          0|
    |reg_600                                       |   32|   0|   32|          0|
    |reg_605                                       |   16|   0|   32|         16|
    |reg_610                                       |   32|   0|   32|          0|
    |reg_615                                       |   32|   0|   32|          0|
    |reg_620                                       |   32|   0|   32|          0|
    |reg_625                                       |   32|   0|   32|          0|
    |reg_630                                       |   32|   0|   32|          0|
    |reg_634                                       |   32|   0|   32|          0|
    |reg_638                                       |   32|   0|   32|          0|
    |ret_V_reg_1692                                |   32|   0|   32|          0|
    |tmp_306_i_i_reg_1537                          |    1|   0|    1|          0|
    |tmp_311_i_i_reg_1612                          |    1|   0|    1|          0|
    |tmp_312_i_i_reg_1616                          |    1|   0|    1|          0|
    |tmp_318_i_i_reg_1644                          |    1|   0|    1|          0|
    |tmp_320_i_i_reg_1676                          |    1|   0|    1|          0|
    |tmp_323_i_i_reg_1718                          |    1|   0|    1|          0|
    |tmp_325_i_i_reg_1753                          |    1|   0|    1|          0|
    |tmp_327_i_i_reg_1728                          |    1|   0|    1|          0|
    |tmp_330_i_i_reg_1738                          |    1|   0|    1|          0|
    |tmp_331_i_i_reg_1670                          |    1|   0|    1|          0|
    |tmp_540_reg_1532                              |    1|   0|    1|          0|
    |tmp_V_67_fu_206                               |  192|   0|  192|          0|
    |tmp_V_68_fu_210                               |  192|   0|  192|          0|
    |tmp_V_69_fu_214                               |  192|   0|  192|          0|
    |tmp_V_fu_202                                  |  192|   0|  192|          0|
    |tmp_reg_1473                                  |    1|   0|    1|          0|
    |up_sample_prev_fu_178                         |    1|   0|    1|          0|
    |up_sample_prev_load_1_reg_1630                |    1|   0|    1|          0|
    |up_sample_prev_load_reg_1482                  |    1|   0|    1|          0|
    |up_sample_reg_1552                            |    1|   0|    1|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 3071|   0| 3103|         32|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |      cout_write      | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |      cout_write      | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |      cout_write      | return value |
|ap_done                       | out |    1| ap_ctrl_hs |      cout_write      | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |      cout_write      | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |      cout_write      | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |      cout_write      | return value |
|fifo_cout_V_V_dout            |  in |  256|   ap_fifo  |     fifo_cout_V_V    |    pointer   |
|fifo_cout_V_V_empty_n         |  in |    1|   ap_fifo  |     fifo_cout_V_V    |    pointer   |
|fifo_cout_V_V_read            | out |    1|   ap_fifo  |     fifo_cout_V_V    |    pointer   |
|fifo_config_in_V_V_dout       |  in |  192|   ap_fifo  |  fifo_config_in_V_V  |    pointer   |
|fifo_config_in_V_V_empty_n    |  in |    1|   ap_fifo  |  fifo_config_in_V_V  |    pointer   |
|fifo_config_in_V_V_read       | out |    1|   ap_fifo  |  fifo_config_in_V_V  |    pointer   |
|m_axi_global_cout_V_AWVALID   | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWREADY   |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWADDR    | out |   64|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWID      | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWLEN     | out |   32|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWSIZE    | out |    3|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWBURST   | out |    2|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWLOCK    | out |    2|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWCACHE   | out |    4|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWPROT    | out |    3|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWQOS     | out |    4|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWREGION  | out |    4|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_AWUSER    | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_WVALID    | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_WREADY    |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_WDATA     | out |  512|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_WSTRB     | out |   64|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_WLAST     | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_WID       | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_WUSER     | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARVALID   | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARREADY   |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARADDR    | out |   64|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARID      | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARLEN     | out |   32|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARSIZE    | out |    3|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARBURST   | out |    2|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARLOCK    | out |    2|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARCACHE   | out |    4|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARPROT    | out |    3|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARQOS     | out |    4|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARREGION  | out |    4|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_ARUSER    | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_RVALID    |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_RREADY    | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_RDATA     |  in |  512|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_RLAST     |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_RID       |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_RUSER     |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_RRESP     |  in |    2|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_BVALID    |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_BREADY    | out |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_BRESP     |  in |    2|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_BID       |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|m_axi_global_cout_V_BUSER     |  in |    1|    m_axi   |     global_cout_V    |    pointer   |
|global_cout_V_offset_dout     |  in |   58|   ap_fifo  | global_cout_V_offset |    pointer   |
|global_cout_V_offset_empty_n  |  in |    1|   ap_fifo  | global_cout_V_offset |    pointer   |
|global_cout_V_offset_read     | out |    1|   ap_fifo  | global_cout_V_offset |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 65
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!done_i_i & layer_start_i_i)
	10  / (!done_i_i & !layer_start_i_i)
	65  / (done_i_i)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	60  / (brmerge_i_i)
	14  / (!brmerge_i_i & !tmp_306_i_i)
	19  / (!brmerge_i_i & tmp_306_i_i)
14 --> 
	15  / (!tmp_321_i_i)
	58  / (tmp_321_i_i)
15 --> 
	16  / (!tmp_324_i_i)
	58  / (tmp_324_i_i)
16 --> 
	17  / (!tmp_329_i_i)
	58  / (tmp_329_i_i)
17 --> 
	18  / true
18 --> 
	58  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / (!tmp_320_i_i)
	59  / (tmp_320_i_i)
55 --> 
	56  / (!tmp_323_i_i)
	58  / (tmp_323_i_i)
56 --> 
	57  / (!tmp_327_i_i)
	58  / (tmp_327_i_i)
57 --> 
	58  / true
58 --> 
	6  / true
59 --> 
	58  / true
60 --> 
	61  / (!tmp_314_i_i)
	58  / (tmp_314_i_i)
61 --> 
	62  / (!tmp_315_i_i)
	58  / (tmp_315_i_i)
62 --> 
	63  / (!tmp_322_i_i)
	58  / (tmp_322_i_i)
63 --> 
	64  / true
64 --> 
	58  / true
65 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%layer_iter_i_i = alloca i32"   --->   Operation 66 'alloca' 'layer_iter_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ind_w_t_prev = alloca i32"   --->   Operation 67 'alloca' 'ind_w_t_prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ind_w_prev = alloca i32"   --->   Operation 68 'alloca' 'ind_w_prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%in_w_iter_prev = alloca i32"   --->   Operation 69 'alloca' 'in_w_iter_prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%num_iter_prev = alloca i32"   --->   Operation 70 'alloca' 'num_iter_prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%change_layout_prev = alloca i1"   --->   Operation 71 'alloca' 'change_layout_prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%ind_w_prev_1 = alloca i32"   --->   Operation 72 'alloca' 'ind_w_prev_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%ind_w_t_prev_1 = alloca i32"   --->   Operation 73 'alloca' 'ind_w_t_prev_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%num_tile_prev = alloca i32"   --->   Operation 74 'alloca' 'num_tile_prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%num_tile_prev_1 = alloca i32"   --->   Operation 75 'alloca' 'num_tile_prev_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%num_tile = alloca i32"   --->   Operation 76 'alloca' 'num_tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%cout_offset_prev = alloca i32"   --->   Operation 77 'alloca' 'cout_offset_prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%LAYER_OUT_W_HW_prev = alloca i32"   --->   Operation 78 'alloca' 'LAYER_OUT_W_HW_prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%LAYER_OUT_H_HW_prev = alloca i32"   --->   Operation 79 'alloca' 'LAYER_OUT_H_HW_prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%LAYER_IN_W_T_prev = alloca i32"   --->   Operation 80 'alloca' 'LAYER_IN_W_T_prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%LAYER_IN_H_T_prev = alloca i32"   --->   Operation 81 'alloca' 'LAYER_IN_H_T_prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_T_prev = alloca i32"   --->   Operation 82 'alloca' 'LAYER_OUT_NUM_T_prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%up_sample_prev = alloca i1"   --->   Operation 83 'alloca' 'up_sample_prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%en_prev = alloca i1"   --->   Operation 84 'alloca' 'en_prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%in_w_iter_prev_1 = alloca i32"   --->   Operation 85 'alloca' 'in_w_iter_prev_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%in_h_iter_prev = alloca i32"   --->   Operation 86 'alloca' 'in_h_iter_prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%in_h_iter_prev_1 = alloca i32"   --->   Operation 87 'alloca' 'in_h_iter_prev_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%num_iter_prev_1 = alloca i32"   --->   Operation 88 'alloca' 'num_iter_prev_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_V = alloca i192"   --->   Operation 89 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_V_67 = alloca i192"   --->   Operation 90 'alloca' 'tmp_V_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_V_68 = alloca i192"   --->   Operation 91 'alloca' 'tmp_V_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_V_69 = alloca i192"   --->   Operation 92 'alloca' 'tmp_V_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (2.26ns)   --->   "%cout_burst_buf_ping_s = alloca [4056 x i512], align 8" [kernel.cpp:5151->kernel.cpp:5874]   --->   Operation 93 'alloca' 'cout_burst_buf_ping_s' <Predicate = true> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4056> <RAM>
ST_1 : Operation 94 [1/1] (2.26ns)   --->   "%cout_burst_buf_pong_s = alloca [4056 x i512], align 8" [kernel.cpp:5152->kernel.cpp:5874]   --->   Operation 94 'alloca' 'cout_burst_buf_pong_s' <Predicate = true> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4056> <RAM>
ST_1 : Operation 95 [1/1] (1.31ns)   --->   "%global_cout_V_offset_10 = call i58 @_ssdm_op_Read.ap_fifo.i58P(i58* %global_cout_V_offset)"   --->   Operation 95 'read' 'global_cout_V_offset_10' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_1 : Operation 96 [1/1] (1.31ns)   --->   "%tmp_V_70 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:5210->kernel.cpp:5874]   --->   Operation 96 'read' 'tmp_V_70' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_1 : Operation 97 [1/1] (0.85ns)   --->   "store i192 %tmp_V_70, i192* %tmp_V" [kernel.cpp:5210->kernel.cpp:5874]   --->   Operation 97 'store' <Predicate = true> <Delay = 0.85>
ST_1 : Operation 98 [1/1] (0.85ns)   --->   "store i32 0, i32* %num_iter_prev_1"   --->   Operation 98 'store' <Predicate = true> <Delay = 0.85>
ST_1 : Operation 99 [1/1] (0.85ns)   --->   "store i32 0, i32* %in_h_iter_prev_1"   --->   Operation 99 'store' <Predicate = true> <Delay = 0.85>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "store i32 0, i32* %in_h_iter_prev"   --->   Operation 100 'store' <Predicate = true> <Delay = 1.00>
ST_1 : Operation 101 [1/1] (0.85ns)   --->   "store i32 0, i32* %in_w_iter_prev_1"   --->   Operation 101 'store' <Predicate = true> <Delay = 0.85>
ST_1 : Operation 102 [1/1] (0.85ns)   --->   "store i32 0, i32* %num_tile"   --->   Operation 102 'store' <Predicate = true> <Delay = 0.85>
ST_1 : Operation 103 [1/1] (0.92ns)   --->   "store i32 0, i32* %num_tile_prev_1"   --->   Operation 103 'store' <Predicate = true> <Delay = 0.92>
ST_1 : Operation 104 [1/1] (0.85ns)   --->   "store i32 0, i32* %num_tile_prev"   --->   Operation 104 'store' <Predicate = true> <Delay = 0.85>
ST_1 : Operation 105 [1/1] (0.85ns)   --->   "store i32 0, i32* %ind_w_t_prev_1"   --->   Operation 105 'store' <Predicate = true> <Delay = 0.85>
ST_1 : Operation 106 [1/1] (0.85ns)   --->   "store i32 0, i32* %ind_w_prev_1"   --->   Operation 106 'store' <Predicate = true> <Delay = 0.85>
ST_1 : Operation 107 [1/1] (0.85ns)   --->   "store i1 false, i1* %change_layout_prev"   --->   Operation 107 'store' <Predicate = true> <Delay = 0.85>
ST_1 : Operation 108 [1/1] (1.00ns)   --->   "store i32 0, i32* %num_iter_prev"   --->   Operation 108 'store' <Predicate = true> <Delay = 1.00>
ST_1 : Operation 109 [1/1] (1.00ns)   --->   "store i32 0, i32* %in_w_iter_prev"   --->   Operation 109 'store' <Predicate = true> <Delay = 1.00>
ST_1 : Operation 110 [1/1] (0.85ns)   --->   "store i32 0, i32* %ind_w_prev"   --->   Operation 110 'store' <Predicate = true> <Delay = 0.85>
ST_1 : Operation 111 [1/1] (0.85ns)   --->   "store i32 0, i32* %ind_w_t_prev"   --->   Operation 111 'store' <Predicate = true> <Delay = 0.85>
ST_1 : Operation 112 [1/1] (1.00ns)   --->   "store i32 0, i32* %layer_iter_i_i"   --->   Operation 112 'store' <Predicate = true> <Delay = 1.00>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 113 [1/1] (1.31ns)   --->   "%tmp_V_71 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:5211->kernel.cpp:5874]   --->   Operation 113 'read' 'tmp_V_71' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_2 : Operation 114 [1/1] (0.85ns)   --->   "store i192 %tmp_V_71, i192* %tmp_V_67" [kernel.cpp:5211->kernel.cpp:5874]   --->   Operation 114 'store' <Predicate = true> <Delay = 0.85>

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 115 [1/1] (1.31ns)   --->   "%tmp_V_72 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:5212->kernel.cpp:5874]   --->   Operation 115 'read' 'tmp_V_72' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_3 : Operation 116 [1/1] (0.85ns)   --->   "store i192 %tmp_V_72, i192* %tmp_V_68" [kernel.cpp:5212->kernel.cpp:5874]   --->   Operation 116 'store' <Predicate = true> <Delay = 0.85>

State 4 <SV = 3> <Delay = 2.16>
ST_4 : Operation 117 [1/1] (1.31ns)   --->   "%tmp_V_78 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:5213->kernel.cpp:5874]   --->   Operation 117 'read' 'tmp_V_78' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%LAYER_BATCH_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tmp_V_78, i32 160, i32 191)" [kernel.cpp:5216->kernel.cpp:5874]   --->   Operation 118 'partselect' 'LAYER_BATCH_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.85ns)   --->   "store i192 %tmp_V_78, i192* %tmp_V_69" [kernel.cpp:5213->kernel.cpp:5874]   --->   Operation 119 'store' <Predicate = true> <Delay = 0.85>

State 5 <SV = 4> <Delay = 1.31>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cout_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %global_cout_V, [6 x i8]* @p_str58, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 826274, [6 x i8]* @p_str59, [6 x i8]* @p_str60, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i58* %global_cout_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cout_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %global_cout_V, [6 x i8]* @p_str58, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 826274, [6 x i8]* @p_str59, [6 x i8]* @p_str60, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4056 x i512]* %cout_burst_buf_ping_s, [1 x i8]* @p_str112, [11 x i8]* @p_str314, [1 x i8]* @p_str112, i32 -1, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [5 x i8]* @p_str415, [5 x i8]* @p_str516, [1 x i8]* @p_str112)" [kernel.cpp:5153->kernel.cpp:5874]   --->   Operation 127 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4056 x i512]* %cout_burst_buf_pong_s, [1 x i8]* @p_str112, [11 x i8]* @p_str314, [1 x i8]* @p_str112, i32 -1, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [5 x i8]* @p_str415, [5 x i8]* @p_str516, [1 x i8]* @p_str112)" [kernel.cpp:5154->kernel.cpp:5874]   --->   Operation 128 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (1.31ns)   --->   "%empty = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:5214->kernel.cpp:5874]   --->   Operation 129 'read' 'empty' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_5 : Operation 130 [1/1] (0.85ns)   --->   "br label %.backedge.i.i" [kernel.cpp:5245->kernel.cpp:5874]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.85>

State 6 <SV = 5> <Delay = 2.49>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%p_0961_i_i = phi i1 [ undef, %entry ], [ %p_Result_s, %.backedge.i.i.backedge ]"   --->   Operation 131 'phi' 'p_0961_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%layer_start_i_i = phi i1 [ false, %entry ], [ %layer_start_i_i_be, %.backedge.i.i.backedge ]"   --->   Operation 132 'phi' 'layer_start_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%done_i_i = phi i1 [ false, %entry ], [ %done_i_i_be, %.backedge.i.i.backedge ]" [kernel.cpp:5466->kernel.cpp:5874]   --->   Operation 133 'phi' 'done_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%num_tile_prev_2 = load i32* %num_tile_prev_1" [kernel.cpp:5424->kernel.cpp:5874]   --->   Operation 134 'load' 'num_tile_prev_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%num_tile_load = load i32* %num_tile" [kernel.cpp:5377->kernel.cpp:5874]   --->   Operation 135 'load' 'num_tile_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %num_tile_load to i1" [kernel.cpp:5245->kernel.cpp:5874]   --->   Operation 136 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %done_i_i, label %21, label %0" [kernel.cpp:5245->kernel.cpp:5874]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.85ns)   --->   "br i1 %layer_start_i_i, label %1, label %._crit_edge_ifconv.i.i" [kernel.cpp:5247->kernel.cpp:5874]   --->   Operation 138 'br' <Predicate = (!done_i_i)> <Delay = 0.85>
ST_6 : Operation 139 [1/1] (1.31ns)   --->   "%tmp_V_74 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:5248->kernel.cpp:5874]   --->   Operation 139 'read' 'tmp_V_74' <Predicate = (!done_i_i & layer_start_i_i)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_6 : Operation 140 [1/1] (0.85ns)   --->   "store i192 %tmp_V_74, i192* %tmp_V" [kernel.cpp:5248->kernel.cpp:5874]   --->   Operation 140 'store' <Predicate = (!done_i_i & layer_start_i_i)> <Delay = 0.85>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %p_0961_i_i, label %.exit, label %22" [kernel.cpp:5479->kernel.cpp:5874]   --->   Operation 141 'br' <Predicate = (done_i_i)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%change_layout_prev_l_1 = load i1* %change_layout_prev" [kernel.cpp:5481->kernel.cpp:5874]   --->   Operation 142 'load' 'change_layout_prev_l_1' <Predicate = (done_i_i & !p_0961_i_i)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%ind_w_prev_1_load = load i32* %ind_w_prev_1" [kernel.cpp:5481->kernel.cpp:5874]   --->   Operation 143 'load' 'ind_w_prev_1_load' <Predicate = (done_i_i & !p_0961_i_i)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%ind_w_t_prev_1_load = load i32* %ind_w_t_prev_1" [kernel.cpp:5481->kernel.cpp:5874]   --->   Operation 144 'load' 'ind_w_t_prev_1_load' <Predicate = (done_i_i & !p_0961_i_i)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%num_tile_prev_load = load i32* %num_tile_prev" [kernel.cpp:5481->kernel.cpp:5874]   --->   Operation 145 'load' 'num_tile_prev_load' <Predicate = (done_i_i & !p_0961_i_i)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%cout_offset_prev_loa_1 = load i32* %cout_offset_prev" [kernel.cpp:5481->kernel.cpp:5874]   --->   Operation 146 'load' 'cout_offset_prev_loa_1' <Predicate = (done_i_i & !p_0961_i_i)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%LAYER_OUT_W_HW_prev_1 = load i32* %LAYER_OUT_W_HW_prev" [kernel.cpp:5481->kernel.cpp:5874]   --->   Operation 147 'load' 'LAYER_OUT_W_HW_prev_1' <Predicate = (done_i_i & !p_0961_i_i)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%LAYER_OUT_H_HW_prev_1 = load i32* %LAYER_OUT_H_HW_prev" [kernel.cpp:5481->kernel.cpp:5874]   --->   Operation 148 'load' 'LAYER_OUT_H_HW_prev_1' <Predicate = (done_i_i & !p_0961_i_i)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%LAYER_IN_W_T_prev_lo_1 = load i32* %LAYER_IN_W_T_prev" [kernel.cpp:5481->kernel.cpp:5874]   --->   Operation 149 'load' 'LAYER_IN_W_T_prev_lo_1' <Predicate = (done_i_i & !p_0961_i_i)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%LAYER_IN_H_T_prev_lo_1 = load i32* %LAYER_IN_H_T_prev" [kernel.cpp:5481->kernel.cpp:5874]   --->   Operation 150 'load' 'LAYER_IN_H_T_prev_lo_1' <Predicate = (done_i_i & !p_0961_i_i)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_T_prev_3 = load i32* %LAYER_OUT_NUM_T_prev" [kernel.cpp:5481->kernel.cpp:5874]   --->   Operation 151 'load' 'LAYER_OUT_NUM_T_prev_3' <Predicate = (done_i_i & !p_0961_i_i)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%up_sample_prev_load = load i1* %up_sample_prev" [kernel.cpp:5481->kernel.cpp:5874]   --->   Operation 152 'load' 'up_sample_prev_load' <Predicate = (done_i_i & !p_0961_i_i)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%en_prev_load = load i1* %en_prev" [kernel.cpp:5481->kernel.cpp:5874]   --->   Operation 153 'load' 'en_prev_load' <Predicate = (done_i_i & !p_0961_i_i)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%in_w_iter_prev_1_loa_1 = load i32* %in_w_iter_prev_1" [kernel.cpp:5481->kernel.cpp:5874]   --->   Operation 154 'load' 'in_w_iter_prev_1_loa_1' <Predicate = (done_i_i & !p_0961_i_i)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%in_h_iter_prev_1_loa_1 = load i32* %in_h_iter_prev_1" [kernel.cpp:5481->kernel.cpp:5874]   --->   Operation 155 'load' 'in_h_iter_prev_1_loa_1' <Predicate = (done_i_i & !p_0961_i_i)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%num_iter_prev_1_load = load i32* %num_iter_prev_1" [kernel.cpp:5481->kernel.cpp:5874]   --->   Operation 156 'load' 'num_iter_prev_1_load' <Predicate = (done_i_i & !p_0961_i_i)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %tmp, label %23, label %24" [kernel.cpp:5480->kernel.cpp:5874]   --->   Operation 157 'br' <Predicate = (done_i_i & !p_0961_i_i)> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (2.49ns)   --->   "call fastcc void @cout_write_ddr_write([4056 x i512]* %cout_burst_buf_pong_s, i512* %global_cout_V, i58 %global_cout_V_offset_10, i1 zeroext %en_prev_load, i1 zeroext %up_sample_prev_load, i32 %num_iter_prev_1_load, i32 %in_h_iter_prev_1_loa_1, i32 %in_w_iter_prev_1_loa_1, i32 %LAYER_OUT_NUM_T_prev_3, i32 %LAYER_IN_H_T_prev_lo_1, i32 %LAYER_IN_W_T_prev_lo_1, i32 %LAYER_OUT_H_HW_prev_1, i32 %LAYER_OUT_W_HW_prev_1, i32 %num_tile_prev_load, i32 %ind_w_t_prev_1_load, i32 %ind_w_prev_1_load, i32 %cout_offset_prev_loa_1, i1 zeroext %change_layout_prev_l_1)" [kernel.cpp:5497->kernel.cpp:5874]   --->   Operation 158 'call' <Predicate = (done_i_i & !tmp & !p_0961_i_i)> <Delay = 2.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 159 [2/2] (2.49ns)   --->   "call fastcc void @cout_write_ddr_write([4056 x i512]* %cout_burst_buf_ping_s, i512* %global_cout_V, i58 %global_cout_V_offset_10, i1 zeroext %en_prev_load, i1 zeroext %up_sample_prev_load, i32 %num_iter_prev_1_load, i32 %in_h_iter_prev_1_loa_1, i32 %in_w_iter_prev_1_loa_1, i32 %LAYER_OUT_NUM_T_prev_3, i32 %LAYER_IN_H_T_prev_lo_1, i32 %LAYER_IN_W_T_prev_lo_1, i32 %LAYER_OUT_H_HW_prev_1, i32 %LAYER_OUT_W_HW_prev_1, i32 %num_tile_prev_load, i32 %ind_w_t_prev_1_load, i32 %ind_w_prev_1_load, i32 %cout_offset_prev_loa_1, i1 zeroext %change_layout_prev_l_1)" [kernel.cpp:5481->kernel.cpp:5874]   --->   Operation 159 'call' <Predicate = (done_i_i & tmp & !p_0961_i_i)> <Delay = 2.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.16>
ST_7 : Operation 160 [1/1] (1.31ns)   --->   "%tmp_V_75 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:5249->kernel.cpp:5874]   --->   Operation 160 'read' 'tmp_V_75' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_7 : Operation 161 [1/1] (0.85ns)   --->   "store i192 %tmp_V_75, i192* %tmp_V_67" [kernel.cpp:5249->kernel.cpp:5874]   --->   Operation 161 'store' <Predicate = true> <Delay = 0.85>

State 8 <SV = 7> <Delay = 2.16>
ST_8 : Operation 162 [1/1] (1.31ns)   --->   "%tmp_V_76 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:5250->kernel.cpp:5874]   --->   Operation 162 'read' 'tmp_V_76' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_8 : Operation 163 [1/1] (0.85ns)   --->   "store i192 %tmp_V_76, i192* %tmp_V_68" [kernel.cpp:5250->kernel.cpp:5874]   --->   Operation 163 'store' <Predicate = true> <Delay = 0.85>

State 9 <SV = 8> <Delay = 2.16>
ST_9 : Operation 164 [1/1] (1.31ns)   --->   "%tmp_V_77 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:5251->kernel.cpp:5874]   --->   Operation 164 'read' 'tmp_V_77' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_9 : Operation 165 [1/1] (0.85ns)   --->   "store i192 %tmp_V_77, i192* %tmp_V_69" [kernel.cpp:5251->kernel.cpp:5874]   --->   Operation 165 'store' <Predicate = true> <Delay = 0.85>

State 10 <SV = 9> <Delay = 1.74>
ST_10 : Operation 166 [1/1] (1.31ns)   --->   "%tmp_V_154_i_i_0 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:5252->kernel.cpp:5874]   --->   Operation 166 'read' 'tmp_V_154_i_i_0' <Predicate = (layer_start_i_i)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_10 : Operation 167 [1/1] (0.85ns)   --->   "br label %._crit_edge_ifconv.i.i" [kernel.cpp:5254->kernel.cpp:5874]   --->   Operation 167 'br' <Predicate = (layer_start_i_i)> <Delay = 0.85>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%p_Val2_16 = load i192* %tmp_V_68"   --->   Operation 168 'load' 'p_Val2_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%p_Val2_17 = load i192* %tmp_V_69"   --->   Operation 169 'load' 'p_Val2_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%COUT_OFFSET_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_16, i32 96, i32 127)" [kernel.cpp:5275->kernel.cpp:5874]   --->   Operation 170 'partselect' 'COUT_OFFSET_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%STRIDE_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_16, i32 160, i32 191)" [kernel.cpp:5278->kernel.cpp:5874]   --->   Operation 171 'partselect' 'STRIDE_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_T_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %p_Val2_17, i32 64, i32 79)" [kernel.cpp:5282->kernel.cpp:5874]   --->   Operation 172 'partselect' 'LAYER_IN_NUM_T_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_T_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %p_Val2_17, i32 80, i32 95)" [kernel.cpp:5283->kernel.cpp:5874]   --->   Operation 173 'partselect' 'LAYER_OUT_NUM_T_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%LAYER_IN_H_T_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_17, i32 96, i32 127)" [kernel.cpp:5284->kernel.cpp:5874]   --->   Operation 174 'partselect' 'LAYER_IN_H_T_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%LAYER_IN_W_T_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_17, i32 128, i32 159)" [kernel.cpp:5285->kernel.cpp:5874]   --->   Operation 175 'partselect' 'LAYER_IN_W_T_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_540 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_17, i32 9)"   --->   Operation 176 'bitselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (1.26ns)   --->   "%tmp_306_i_i = icmp eq i32 %STRIDE_V, 2" [kernel.cpp:5300->kernel.cpp:5874]   --->   Operation 177 'icmp' 'tmp_306_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_17, i32 5)" [kernel.cpp:5300->kernel.cpp:5874]   --->   Operation 178 'bitselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.48ns)   --->   "%en = or i1 %tmp_306_i_i, %tmp_541" [kernel.cpp:5300->kernel.cpp:5874]   --->   Operation 179 'or' 'en' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_542 = call i2 @_ssdm_op_PartSelect.i2.i192.i32.i32(i192 %p_Val2_17, i32 1, i32 2)" [kernel.cpp:5303->kernel.cpp:5874]   --->   Operation 180 'partselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.48ns)   --->   "%max_pool = icmp eq i2 %tmp_542, 0" [kernel.cpp:5303->kernel.cpp:5874]   --->   Operation 181 'icmp' 'max_pool' <Predicate = true> <Delay = 0.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%up_sample = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_17, i32 6)" [kernel.cpp:5304->kernel.cpp:5874]   --->   Operation 182 'bitselect' 'up_sample' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.49>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%layer_start_1_i_i = phi i1 [ false, %1 ], [ %layer_start_i_i, %0 ]"   --->   Operation 183 'phi' 'layer_start_1_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%p_Val2_14 = load i192* %tmp_V"   --->   Operation 184 'load' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%p_Val2_15 = load i192* %tmp_V_67" [kernel.cpp:5265->kernel.cpp:5874]   --->   Operation 185 'load' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%LAYER_OUT_H_HW_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_14, i32 128, i32 159)" [kernel.cpp:5262->kernel.cpp:5874]   --->   Operation 186 'partselect' 'LAYER_OUT_H_HW_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%LAYER_OUT_W_HW_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_14, i32 160, i32 191)" [kernel.cpp:5263->kernel.cpp:5874]   --->   Operation 187 'partselect' 'LAYER_OUT_W_HW_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_V = trunc i192 %p_Val2_15 to i32" [kernel.cpp:5265->kernel.cpp:5874]   --->   Operation 188 'trunc' 'LAYER_IN_NUM_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_15, i32 32, i32 63)" [kernel.cpp:5266->kernel.cpp:5874]   --->   Operation 189 'partselect' 'LAYER_OUT_NUM_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%LAYER_IN_H_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_15, i32 64, i32 95)" [kernel.cpp:5267->kernel.cpp:5874]   --->   Operation 190 'partselect' 'LAYER_IN_H_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%LAYER_IN_W_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_15, i32 96, i32 127)" [kernel.cpp:5268->kernel.cpp:5874]   --->   Operation 191 'partselect' 'LAYER_IN_W_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%LAYER_OUT_H_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_15, i32 128, i32 159)" [kernel.cpp:5269->kernel.cpp:5874]   --->   Operation 192 'partselect' 'LAYER_OUT_H_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%LAYER_OUT_W_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_15, i32 160, i32 191)" [kernel.cpp:5270->kernel.cpp:5874]   --->   Operation 193 'partselect' 'LAYER_OUT_W_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %tmp_540, i9 0)" [kernel.cpp:5296->kernel.cpp:5874]   --->   Operation 194 'bitconcatenate' 'tmp_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.94ns)   --->   "%p_Result_s = icmp ne i10 %tmp_i_i, 0" [kernel.cpp:5296->kernel.cpp:5874]   --->   Operation 195 'icmp' 'p_Result_s' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [1/1] (1.26ns)   --->   "%tmp_307_i_i = icmp eq i32 %LAYER_OUT_W_HW_V, %LAYER_OUT_W_V" [kernel.cpp:5305->kernel.cpp:5874]   --->   Operation 196 'icmp' 'tmp_307_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (1.26ns)   --->   "%tmp_308_i_i = icmp eq i32 %LAYER_OUT_W_HW_V, %LAYER_IN_W_T_V" [kernel.cpp:5305->kernel.cpp:5874]   --->   Operation 197 'icmp' 'tmp_308_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node change_layout)   --->   "%or_cond_i_i = or i1 %tmp_307_i_i, %tmp_308_i_i" [kernel.cpp:5305->kernel.cpp:5874]   --->   Operation 198 'or' 'or_cond_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [1/1] (1.26ns)   --->   "%tmp_309_i_i = icmp eq i32 %LAYER_OUT_H_HW_V, %LAYER_OUT_H_V" [kernel.cpp:5305->kernel.cpp:5874]   --->   Operation 199 'icmp' 'tmp_309_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 200 [1/1] (1.26ns)   --->   "%tmp_310_i_i = icmp eq i32 %LAYER_OUT_H_HW_V, %LAYER_IN_H_T_V" [kernel.cpp:5305->kernel.cpp:5874]   --->   Operation 200 'icmp' 'tmp_310_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node change_layout)   --->   "%p_i_i = or i1 %tmp_309_i_i, %tmp_310_i_i" [kernel.cpp:5305->kernel.cpp:5874]   --->   Operation 201 'or' 'p_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [1/1] (0.48ns) (out node of the LUT)   --->   "%change_layout = and i1 %or_cond_i_i, %p_i_i" [kernel.cpp:5305->kernel.cpp:5874]   --->   Operation 202 'and' 'change_layout' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (0.94ns)   --->   "%tmp_311_i_i = icmp eq i10 %tmp_i_i, 0" [kernel.cpp:5308->kernel.cpp:5874]   --->   Operation 203 'icmp' 'tmp_311_i_i' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %tmp_311_i_i, label %2, label %._crit_edge1717.i.i" [kernel.cpp:5308->kernel.cpp:5874]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (1.26ns)   --->   "%tmp_312_i_i = icmp eq i32 %num_tile_load, 0" [kernel.cpp:5310->kernel.cpp:5874]   --->   Operation 205 'icmp' 'tmp_312_i_i' <Predicate = (tmp_311_i_i)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%in_w_iter_prev_load = load i32* %in_w_iter_prev" [kernel.cpp:5316->kernel.cpp:5874]   --->   Operation 206 'load' 'in_w_iter_prev_load' <Predicate = (tmp_311_i_i)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "br i1 %tmp_312_i_i, label %3, label %4" [kernel.cpp:5310->kernel.cpp:5874]   --->   Operation 207 'br' <Predicate = (tmp_311_i_i)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%change_layout_prev_l = load i1* %change_layout_prev" [kernel.cpp:5330->kernel.cpp:5874]   --->   Operation 208 'load' 'change_layout_prev_l' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%ind_w_prev_1_load_1 = load i32* %ind_w_prev_1" [kernel.cpp:5330->kernel.cpp:5874]   --->   Operation 209 'load' 'ind_w_prev_1_load_1' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%ind_w_t_prev_1_load_1 = load i32* %ind_w_t_prev_1" [kernel.cpp:5330->kernel.cpp:5874]   --->   Operation 210 'load' 'ind_w_t_prev_1_load_1' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%num_tile_prev_load_1 = load i32* %num_tile_prev" [kernel.cpp:5330->kernel.cpp:5874]   --->   Operation 211 'load' 'num_tile_prev_load_1' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%cout_offset_prev_loa = load i32* %cout_offset_prev" [kernel.cpp:5330->kernel.cpp:5874]   --->   Operation 212 'load' 'cout_offset_prev_loa' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%LAYER_OUT_W_HW_prev_s = load i32* %LAYER_OUT_W_HW_prev" [kernel.cpp:5330->kernel.cpp:5874]   --->   Operation 213 'load' 'LAYER_OUT_W_HW_prev_s' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%LAYER_OUT_H_HW_prev_s = load i32* %LAYER_OUT_H_HW_prev" [kernel.cpp:5330->kernel.cpp:5874]   --->   Operation 214 'load' 'LAYER_OUT_H_HW_prev_s' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%LAYER_IN_W_T_prev_lo = load i32* %LAYER_IN_W_T_prev" [kernel.cpp:5330->kernel.cpp:5874]   --->   Operation 215 'load' 'LAYER_IN_W_T_prev_lo' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%LAYER_IN_H_T_prev_lo = load i32* %LAYER_IN_H_T_prev" [kernel.cpp:5330->kernel.cpp:5874]   --->   Operation 216 'load' 'LAYER_IN_H_T_prev_lo' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_T_prev_2 = load i32* %LAYER_OUT_NUM_T_prev" [kernel.cpp:5330->kernel.cpp:5874]   --->   Operation 217 'load' 'LAYER_OUT_NUM_T_prev_2' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%up_sample_prev_load_1 = load i1* %up_sample_prev" [kernel.cpp:5330->kernel.cpp:5874]   --->   Operation 218 'load' 'up_sample_prev_load_1' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%en_prev_load_1 = load i1* %en_prev" [kernel.cpp:5330->kernel.cpp:5874]   --->   Operation 219 'load' 'en_prev_load_1' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%in_w_iter_prev_1_loa = load i32* %in_w_iter_prev_1" [kernel.cpp:5330->kernel.cpp:5874]   --->   Operation 220 'load' 'in_w_iter_prev_1_loa' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%in_h_iter_prev_load_1 = load i32* %in_h_iter_prev" [kernel.cpp:5326->kernel.cpp:5874]   --->   Operation 221 'load' 'in_h_iter_prev_load_1' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%in_h_iter_prev_1_loa = load i32* %in_h_iter_prev_1" [kernel.cpp:5330->kernel.cpp:5874]   --->   Operation 222 'load' 'in_h_iter_prev_1_loa' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%num_iter_prev_1_load_1 = load i32* %num_iter_prev_1" [kernel.cpp:5330->kernel.cpp:5874]   --->   Operation 223 'load' 'num_iter_prev_1_load_1' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %tmp, label %5, label %6" [kernel.cpp:5321->kernel.cpp:5874]   --->   Operation 224 'br' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 225 [2/2] (2.29ns)   --->   "call fastcc void @cout_write_fifo_read([4056 x i512]* %cout_burst_buf_ping_s, i256* %fifo_cout_V_V, i1 zeroext %en, i1 zeroext %up_sample, i32 %LAYER_OUT_H_V, i32 %LAYER_OUT_W_V, i16 %LAYER_OUT_NUM_T_V, i32 %LAYER_IN_H_T_V, i32 %LAYER_IN_W_T_V, i32 %in_h_iter_prev_load_1, i32 %in_w_iter_prev_load)" [kernel.cpp:5350->kernel.cpp:5874]   --->   Operation 225 'call' <Predicate = (tmp_311_i_i & !tmp_312_i_i & !tmp)> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 226 [2/2] (2.49ns)   --->   "call fastcc void @cout_write_ddr_write([4056 x i512]* %cout_burst_buf_pong_s, i512* %global_cout_V, i58 %global_cout_V_offset_10, i1 zeroext %en_prev_load_1, i1 zeroext %up_sample_prev_load_1, i32 %num_iter_prev_1_load_1, i32 %in_h_iter_prev_1_loa, i32 %in_w_iter_prev_1_loa, i32 %LAYER_OUT_NUM_T_prev_2, i32 %LAYER_IN_H_T_prev_lo, i32 %LAYER_IN_W_T_prev_lo, i32 %LAYER_OUT_H_HW_prev_s, i32 %LAYER_OUT_W_HW_prev_s, i32 %num_tile_prev_load_1, i32 %ind_w_t_prev_1_load_1, i32 %ind_w_prev_1_load_1, i32 %cout_offset_prev_loa, i1 zeroext %change_layout_prev_l)" [kernel.cpp:5354->kernel.cpp:5874]   --->   Operation 226 'call' <Predicate = (tmp_311_i_i & !tmp_312_i_i & !tmp)> <Delay = 2.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 227 [2/2] (2.29ns)   --->   "call fastcc void @cout_write_fifo_read([4056 x i512]* %cout_burst_buf_pong_s, i256* %fifo_cout_V_V, i1 zeroext %en, i1 zeroext %up_sample, i32 %LAYER_OUT_H_V, i32 %LAYER_OUT_W_V, i16 %LAYER_OUT_NUM_T_V, i32 %LAYER_IN_H_T_V, i32 %LAYER_IN_W_T_V, i32 %in_h_iter_prev_load_1, i32 %in_w_iter_prev_load)" [kernel.cpp:5326->kernel.cpp:5874]   --->   Operation 227 'call' <Predicate = (tmp_311_i_i & !tmp_312_i_i & tmp)> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 228 [2/2] (2.49ns)   --->   "call fastcc void @cout_write_ddr_write([4056 x i512]* %cout_burst_buf_ping_s, i512* %global_cout_V, i58 %global_cout_V_offset_10, i1 zeroext %en_prev_load_1, i1 zeroext %up_sample_prev_load_1, i32 %num_iter_prev_1_load_1, i32 %in_h_iter_prev_1_loa, i32 %in_w_iter_prev_1_loa, i32 %LAYER_OUT_NUM_T_prev_2, i32 %LAYER_IN_H_T_prev_lo, i32 %LAYER_IN_W_T_prev_lo, i32 %LAYER_OUT_H_HW_prev_s, i32 %LAYER_OUT_W_HW_prev_s, i32 %num_tile_prev_load_1, i32 %ind_w_t_prev_1_load_1, i32 %ind_w_prev_1_load_1, i32 %cout_offset_prev_loa, i1 zeroext %change_layout_prev_l)" [kernel.cpp:5330->kernel.cpp:5874]   --->   Operation 228 'call' <Predicate = (tmp_311_i_i & !tmp_312_i_i & tmp)> <Delay = 2.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%in_h_iter_prev_load = load i32* %in_h_iter_prev" [kernel.cpp:5316->kernel.cpp:5874]   --->   Operation 229 'load' 'in_h_iter_prev_load' <Predicate = (tmp_311_i_i & tmp_312_i_i)> <Delay = 0.00>
ST_11 : Operation 230 [2/2] (2.29ns)   --->   "call fastcc void @cout_write_fifo_read([4056 x i512]* %cout_burst_buf_ping_s, i256* %fifo_cout_V_V, i1 zeroext %en, i1 zeroext %up_sample, i32 %LAYER_OUT_H_V, i32 %LAYER_OUT_W_V, i16 %LAYER_OUT_NUM_T_V, i32 %LAYER_IN_H_T_V, i32 %LAYER_IN_W_T_V, i32 %in_h_iter_prev_load, i32 %in_w_iter_prev_load)" [kernel.cpp:5316->kernel.cpp:5874]   --->   Operation 230 'call' <Predicate = (tmp_311_i_i & tmp_312_i_i)> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.36>
ST_12 : Operation 231 [1/2] (0.00ns)   --->   "call fastcc void @cout_write_fifo_read([4056 x i512]* %cout_burst_buf_ping_s, i256* %fifo_cout_V_V, i1 zeroext %en, i1 zeroext %up_sample, i32 %LAYER_OUT_H_V, i32 %LAYER_OUT_W_V, i16 %LAYER_OUT_NUM_T_V, i32 %LAYER_IN_H_T_V, i32 %LAYER_IN_W_T_V, i32 %in_h_iter_prev_load_1, i32 %in_w_iter_prev_load)" [kernel.cpp:5350->kernel.cpp:5874]   --->   Operation 231 'call' <Predicate = (tmp_311_i_i & !tmp_312_i_i & !tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 232 [1/2] (0.00ns)   --->   "call fastcc void @cout_write_ddr_write([4056 x i512]* %cout_burst_buf_pong_s, i512* %global_cout_V, i58 %global_cout_V_offset_10, i1 zeroext %en_prev_load_1, i1 zeroext %up_sample_prev_load_1, i32 %num_iter_prev_1_load_1, i32 %in_h_iter_prev_1_loa, i32 %in_w_iter_prev_1_loa, i32 %LAYER_OUT_NUM_T_prev_2, i32 %LAYER_IN_H_T_prev_lo, i32 %LAYER_IN_W_T_prev_lo, i32 %LAYER_OUT_H_HW_prev_s, i32 %LAYER_OUT_W_HW_prev_s, i32 %num_tile_prev_load_1, i32 %ind_w_t_prev_1_load_1, i32 %ind_w_prev_1_load_1, i32 %cout_offset_prev_loa, i1 zeroext %change_layout_prev_l)" [kernel.cpp:5354->kernel.cpp:5874]   --->   Operation 232 'call' <Predicate = (tmp_311_i_i & !tmp_312_i_i & !tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 233 'br' <Predicate = (tmp_311_i_i & !tmp_312_i_i & !tmp)> <Delay = 0.00>
ST_12 : Operation 234 [1/2] (0.00ns)   --->   "call fastcc void @cout_write_fifo_read([4056 x i512]* %cout_burst_buf_pong_s, i256* %fifo_cout_V_V, i1 zeroext %en, i1 zeroext %up_sample, i32 %LAYER_OUT_H_V, i32 %LAYER_OUT_W_V, i16 %LAYER_OUT_NUM_T_V, i32 %LAYER_IN_H_T_V, i32 %LAYER_IN_W_T_V, i32 %in_h_iter_prev_load_1, i32 %in_w_iter_prev_load)" [kernel.cpp:5326->kernel.cpp:5874]   --->   Operation 234 'call' <Predicate = (tmp_311_i_i & !tmp_312_i_i & tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 235 [1/2] (0.00ns)   --->   "call fastcc void @cout_write_ddr_write([4056 x i512]* %cout_burst_buf_ping_s, i512* %global_cout_V, i58 %global_cout_V_offset_10, i1 zeroext %en_prev_load_1, i1 zeroext %up_sample_prev_load_1, i32 %num_iter_prev_1_load_1, i32 %in_h_iter_prev_1_loa, i32 %in_w_iter_prev_1_loa, i32 %LAYER_OUT_NUM_T_prev_2, i32 %LAYER_IN_H_T_prev_lo, i32 %LAYER_IN_W_T_prev_lo, i32 %LAYER_OUT_H_HW_prev_s, i32 %LAYER_OUT_W_HW_prev_s, i32 %num_tile_prev_load_1, i32 %ind_w_t_prev_1_load_1, i32 %ind_w_prev_1_load_1, i32 %cout_offset_prev_loa, i1 zeroext %change_layout_prev_l)" [kernel.cpp:5330->kernel.cpp:5874]   --->   Operation 235 'call' <Predicate = (tmp_311_i_i & !tmp_312_i_i & tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "br label %7" [kernel.cpp:5345->kernel.cpp:5874]   --->   Operation 236 'br' <Predicate = (tmp_311_i_i & !tmp_312_i_i & tmp)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 237 'br' <Predicate = (tmp_311_i_i & !tmp_312_i_i)> <Delay = 0.00>
ST_12 : Operation 238 [1/2] (0.00ns)   --->   "call fastcc void @cout_write_fifo_read([4056 x i512]* %cout_burst_buf_ping_s, i256* %fifo_cout_V_V, i1 zeroext %en, i1 zeroext %up_sample, i32 %LAYER_OUT_H_V, i32 %LAYER_OUT_W_V, i16 %LAYER_OUT_NUM_T_V, i32 %LAYER_IN_H_T_V, i32 %LAYER_IN_W_T_V, i32 %in_h_iter_prev_load, i32 %in_w_iter_prev_load)" [kernel.cpp:5316->kernel.cpp:5874]   --->   Operation 238 'call' <Predicate = (tmp_311_i_i & tmp_312_i_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "br label %8" [kernel.cpp:5319->kernel.cpp:5874]   --->   Operation 239 'br' <Predicate = (tmp_311_i_i & tmp_312_i_i)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%ind_w_t_prev_load = load i32* %ind_w_t_prev" [kernel.cpp:5394->kernel.cpp:5874]   --->   Operation 240 'load' 'ind_w_t_prev_load' <Predicate = (tmp_311_i_i)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%ind_w_prev_load = load i32* %ind_w_prev" [kernel.cpp:5395->kernel.cpp:5874]   --->   Operation 241 'load' 'ind_w_prev_load' <Predicate = (tmp_311_i_i)> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%in_w_iter_prev_load_1 = load i32* %in_w_iter_prev" [kernel.cpp:5380->kernel.cpp:5874]   --->   Operation 242 'load' 'in_w_iter_prev_load_1' <Predicate = (tmp_311_i_i)> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%num_iter_prev_load = load i32* %num_iter_prev" [kernel.cpp:5378->kernel.cpp:5874]   --->   Operation 243 'load' 'num_iter_prev_load' <Predicate = (tmp_311_i_i)> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%in_h_iter_prev_load_2 = load i32* %in_h_iter_prev" [kernel.cpp:5379->kernel.cpp:5874]   --->   Operation 244 'load' 'in_h_iter_prev_load_2' <Predicate = (tmp_311_i_i)> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (1.51ns)   --->   "%task_cnt = add i32 %num_tile_load, 1" [kernel.cpp:5377->kernel.cpp:5874]   --->   Operation 245 'add' 'task_cnt' <Predicate = (tmp_311_i_i)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_T_prev_1 = zext i16 %LAYER_OUT_NUM_T_V to i32" [kernel.cpp:5387->kernel.cpp:5874]   --->   Operation 246 'zext' 'LAYER_OUT_NUM_T_prev_1' <Predicate = (tmp_311_i_i)> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.85ns)   --->   "store i32 %num_iter_prev_load, i32* %num_iter_prev_1" [kernel.cpp:5378->kernel.cpp:5874]   --->   Operation 247 'store' <Predicate = (tmp_311_i_i)> <Delay = 0.85>
ST_12 : Operation 248 [1/1] (0.85ns)   --->   "store i32 %in_h_iter_prev_load_2, i32* %in_h_iter_prev_1" [kernel.cpp:5379->kernel.cpp:5874]   --->   Operation 248 'store' <Predicate = (tmp_311_i_i)> <Delay = 0.85>
ST_12 : Operation 249 [1/1] (0.85ns)   --->   "store i32 %in_w_iter_prev_load_1, i32* %in_w_iter_prev_1" [kernel.cpp:5380->kernel.cpp:5874]   --->   Operation 249 'store' <Predicate = (tmp_311_i_i)> <Delay = 0.85>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "store i1 %en, i1* %en_prev" [kernel.cpp:5381->kernel.cpp:5874]   --->   Operation 250 'store' <Predicate = (tmp_311_i_i)> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "store i1 %up_sample, i1* %up_sample_prev" [kernel.cpp:5382->kernel.cpp:5874]   --->   Operation 251 'store' <Predicate = (tmp_311_i_i)> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "store i32 %LAYER_OUT_NUM_T_prev_1, i32* %LAYER_OUT_NUM_T_prev" [kernel.cpp:5387->kernel.cpp:5874]   --->   Operation 252 'store' <Predicate = (tmp_311_i_i)> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "store i32 %LAYER_IN_H_T_V, i32* %LAYER_IN_H_T_prev" [kernel.cpp:5388->kernel.cpp:5874]   --->   Operation 253 'store' <Predicate = (tmp_311_i_i)> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "store i32 %LAYER_IN_W_T_V, i32* %LAYER_IN_W_T_prev" [kernel.cpp:5389->kernel.cpp:5874]   --->   Operation 254 'store' <Predicate = (tmp_311_i_i)> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "store i32 %LAYER_OUT_H_HW_V, i32* %LAYER_OUT_H_HW_prev" [kernel.cpp:5390->kernel.cpp:5874]   --->   Operation 255 'store' <Predicate = (tmp_311_i_i)> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "store i32 %LAYER_OUT_W_HW_V, i32* %LAYER_OUT_W_HW_prev" [kernel.cpp:5391->kernel.cpp:5874]   --->   Operation 256 'store' <Predicate = (tmp_311_i_i)> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (0.00ns)   --->   "store i32 %COUT_OFFSET_V, i32* %cout_offset_prev" [kernel.cpp:5392->kernel.cpp:5874]   --->   Operation 257 'store' <Predicate = (tmp_311_i_i)> <Delay = 0.00>
ST_12 : Operation 258 [1/1] (0.85ns)   --->   "store i32 %task_cnt, i32* %num_tile" [kernel.cpp:5377->kernel.cpp:5874]   --->   Operation 258 'store' <Predicate = (tmp_311_i_i)> <Delay = 0.85>
ST_12 : Operation 259 [1/1] (0.85ns)   --->   "store i32 %num_tile_prev_2, i32* %num_tile_prev" [kernel.cpp:5393->kernel.cpp:5874]   --->   Operation 259 'store' <Predicate = (tmp_311_i_i)> <Delay = 0.85>
ST_12 : Operation 260 [1/1] (0.85ns)   --->   "store i32 %ind_w_t_prev_load, i32* %ind_w_t_prev_1" [kernel.cpp:5394->kernel.cpp:5874]   --->   Operation 260 'store' <Predicate = (tmp_311_i_i)> <Delay = 0.85>
ST_12 : Operation 261 [1/1] (0.85ns)   --->   "store i32 %ind_w_prev_load, i32* %ind_w_prev_1" [kernel.cpp:5395->kernel.cpp:5874]   --->   Operation 261 'store' <Predicate = (tmp_311_i_i)> <Delay = 0.85>
ST_12 : Operation 262 [1/1] (0.85ns)   --->   "store i1 %change_layout, i1* %change_layout_prev" [kernel.cpp:5396->kernel.cpp:5874]   --->   Operation 262 'store' <Predicate = (tmp_311_i_i)> <Delay = 0.85>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "br label %._crit_edge1717.i.i" [kernel.cpp:5399->kernel.cpp:5874]   --->   Operation 263 'br' <Predicate = (tmp_311_i_i)> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.48ns)   --->   "%brmerge_i_i = or i1 %max_pool, %up_sample" [kernel.cpp:5402->kernel.cpp:5874]   --->   Operation 264 'or' 'brmerge_i_i' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.13>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%num_tile_1 = load i32* %num_tile"   --->   Operation 265 'load' 'num_tile_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 266 [1/1] (0.00ns)   --->   "br i1 %brmerge_i_i, label %9, label %13" [kernel.cpp:5402->kernel.cpp:5874]   --->   Operation 266 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 267 [1/1] (0.00ns)   --->   "br i1 %tmp_306_i_i, label %_ifconv.i.i, label %17" [kernel.cpp:5423->kernel.cpp:5874]   --->   Operation 267 'br' <Predicate = (!brmerge_i_i)> <Delay = 0.00>
ST_13 : Operation 268 [1/1] (0.00ns)   --->   "%in_h_iter_prev_load_5 = load i32* %in_h_iter_prev" [kernel.cpp:5455->kernel.cpp:5874]   --->   Operation 268 'load' 'in_h_iter_prev_load_5' <Predicate = (!brmerge_i_i & !tmp_306_i_i)> <Delay = 0.00>
ST_13 : Operation 269 [1/1] (1.51ns)   --->   "%in_h_iter_5 = add i32 %LAYER_IN_H_T_V, %in_h_iter_prev_load_5" [kernel.cpp:5455->kernel.cpp:5874]   --->   Operation 269 'add' 'in_h_iter_5' <Predicate = (!brmerge_i_i & !tmp_306_i_i)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 270 [36/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 270 'udiv' 'ret_V' <Predicate = (!brmerge_i_i & tmp_306_i_i)> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_317_i_i = call i31 @_ssdm_op_PartSelect.i31.i192.i32.i32(i192 %p_Val2_17, i32 129, i32 159)" [kernel.cpp:5428->kernel.cpp:5874]   --->   Operation 271 'partselect' 'tmp_317_i_i' <Predicate = (!brmerge_i_i & tmp_306_i_i)> <Delay = 0.00>
ST_13 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_354_i_i = zext i31 %tmp_317_i_i to i32" [kernel.cpp:5428->kernel.cpp:5874]   --->   Operation 272 'zext' 'tmp_354_i_i' <Predicate = (!brmerge_i_i & tmp_306_i_i)> <Delay = 0.00>
ST_13 : Operation 273 [1/1] (1.26ns)   --->   "%tmp_318_i_i = icmp eq i32 %tmp_354_i_i, %LAYER_OUT_W_HW_V" [kernel.cpp:5428->kernel.cpp:5874]   --->   Operation 273 'icmp' 'tmp_318_i_i' <Predicate = (!brmerge_i_i & tmp_306_i_i)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 274 [1/1] (0.00ns)   --->   "%num_iter_prev_load_1 = load i32* %num_iter_prev" [kernel.cpp:5405->kernel.cpp:5874]   --->   Operation 274 'load' 'num_iter_prev_load_1' <Predicate = (brmerge_i_i)> <Delay = 0.00>
ST_13 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_313_i_i = zext i16 %LAYER_IN_NUM_T_V to i32" [kernel.cpp:5405->kernel.cpp:5874]   --->   Operation 275 'zext' 'tmp_313_i_i' <Predicate = (brmerge_i_i)> <Delay = 0.00>
ST_13 : Operation 276 [1/1] (1.51ns)   --->   "%num_iter = add i32 %tmp_313_i_i, %num_iter_prev_load_1" [kernel.cpp:5405->kernel.cpp:5874]   --->   Operation 276 'add' 'num_iter' <Predicate = (brmerge_i_i)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.51>
ST_14 : Operation 277 [1/1] (1.26ns)   --->   "%tmp_321_i_i = icmp ult i32 %in_h_iter_5, %LAYER_IN_H_V" [kernel.cpp:5456->kernel.cpp:5874]   --->   Operation 277 'icmp' 'tmp_321_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %tmp_321_i_i, label %..backedge.i.i.backedge_crit_edge11, label %18" [kernel.cpp:5456->kernel.cpp:5874]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 279 [1/1] (0.00ns)   --->   "%in_w_iter_prev_load_4 = load i32* %in_w_iter_prev" [kernel.cpp:5458->kernel.cpp:5874]   --->   Operation 279 'load' 'in_w_iter_prev_load_4' <Predicate = (!tmp_321_i_i)> <Delay = 0.00>
ST_14 : Operation 280 [1/1] (1.51ns)   --->   "%in_w_iter_5 = add i32 %LAYER_IN_W_T_V, %in_w_iter_prev_load_4" [kernel.cpp:5458->kernel.cpp:5874]   --->   Operation 280 'add' 'in_w_iter_5' <Predicate = (!tmp_321_i_i)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 281 [1/1] (1.00ns)   --->   "store i32 %in_h_iter_5, i32* %in_h_iter_prev" [kernel.cpp:5456->kernel.cpp:5874]   --->   Operation 281 'store' <Predicate = (tmp_321_i_i)> <Delay = 1.00>
ST_14 : Operation 282 [1/1] (0.92ns)   --->   "store i32 %num_tile_1, i32* %num_tile_prev_1" [kernel.cpp:5404->kernel.cpp:5874]   --->   Operation 282 'store' <Predicate = (tmp_321_i_i)> <Delay = 0.92>
ST_14 : Operation 283 [1/1] (1.00ns)   --->   "br label %.backedge.i.i.backedge" [kernel.cpp:5456->kernel.cpp:5874]   --->   Operation 283 'br' <Predicate = (tmp_321_i_i)> <Delay = 1.00>

State 15 <SV = 14> <Delay = 1.51>
ST_15 : Operation 284 [1/1] (1.26ns)   --->   "%tmp_324_i_i = icmp ult i32 %in_w_iter_5, %LAYER_IN_W_V" [kernel.cpp:5459->kernel.cpp:5874]   --->   Operation 284 'icmp' 'tmp_324_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "br i1 %tmp_324_i_i, label %..backedge.i.i.backedge_crit_edge10, label %19" [kernel.cpp:5459->kernel.cpp:5874]   --->   Operation 285 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%num_iter_prev_load_3 = load i32* %num_iter_prev" [kernel.cpp:5461->kernel.cpp:5874]   --->   Operation 286 'load' 'num_iter_prev_load_3' <Predicate = (!tmp_324_i_i)> <Delay = 0.00>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_328_i_i = zext i16 %LAYER_OUT_NUM_T_V to i32" [kernel.cpp:5461->kernel.cpp:5874]   --->   Operation 287 'zext' 'tmp_328_i_i' <Predicate = (!tmp_324_i_i)> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (1.51ns)   --->   "%num_iter_2 = add i32 %tmp_328_i_i, %num_iter_prev_load_3" [kernel.cpp:5461->kernel.cpp:5874]   --->   Operation 288 'add' 'num_iter_2' <Predicate = (!tmp_324_i_i)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 289 [1/1] (1.00ns)   --->   "store i32 0, i32* %in_h_iter_prev"   --->   Operation 289 'store' <Predicate = (tmp_324_i_i)> <Delay = 1.00>
ST_15 : Operation 290 [1/1] (0.92ns)   --->   "store i32 %num_tile_1, i32* %num_tile_prev_1" [kernel.cpp:5404->kernel.cpp:5874]   --->   Operation 290 'store' <Predicate = (tmp_324_i_i)> <Delay = 0.92>
ST_15 : Operation 291 [1/1] (1.00ns)   --->   "store i32 %in_w_iter_5, i32* %in_w_iter_prev" [kernel.cpp:5459->kernel.cpp:5874]   --->   Operation 291 'store' <Predicate = (tmp_324_i_i)> <Delay = 1.00>
ST_15 : Operation 292 [1/1] (1.00ns)   --->   "br label %.backedge.i.i.backedge" [kernel.cpp:5459->kernel.cpp:5874]   --->   Operation 292 'br' <Predicate = (tmp_324_i_i)> <Delay = 1.00>

State 16 <SV = 15> <Delay = 1.51>
ST_16 : Operation 293 [1/1] (1.26ns)   --->   "%tmp_329_i_i = icmp ult i32 %num_iter_2, %LAYER_OUT_NUM_V" [kernel.cpp:5462->kernel.cpp:5874]   --->   Operation 293 'icmp' 'tmp_329_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "br i1 %tmp_329_i_i, label %..backedge.i.i.backedge_crit_edge, label %20" [kernel.cpp:5462->kernel.cpp:5874]   --->   Operation 294 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%layer_iter_i_i_load_2 = load i32* %layer_iter_i_i" [kernel.cpp:5464->kernel.cpp:5874]   --->   Operation 295 'load' 'layer_iter_i_i_load_2' <Predicate = (!tmp_329_i_i)> <Delay = 0.00>
ST_16 : Operation 296 [1/1] (1.51ns)   --->   "%layer_iter_5 = add i32 %layer_iter_i_i_load_2, 1" [kernel.cpp:5464->kernel.cpp:5874]   --->   Operation 296 'add' 'layer_iter_5' <Predicate = (!tmp_329_i_i)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 297 [1/1] (1.00ns)   --->   "store i32 0, i32* %in_h_iter_prev"   --->   Operation 297 'store' <Predicate = (!tmp_329_i_i)> <Delay = 1.00>
ST_16 : Operation 298 [1/1] (0.92ns)   --->   "store i32 %num_tile_1, i32* %num_tile_prev_1" [kernel.cpp:5404->kernel.cpp:5874]   --->   Operation 298 'store' <Predicate = (!tmp_329_i_i)> <Delay = 0.92>
ST_16 : Operation 299 [1/1] (1.00ns)   --->   "store i32 0, i32* %num_iter_prev"   --->   Operation 299 'store' <Predicate = (!tmp_329_i_i)> <Delay = 1.00>
ST_16 : Operation 300 [1/1] (1.00ns)   --->   "store i32 0, i32* %in_w_iter_prev"   --->   Operation 300 'store' <Predicate = (!tmp_329_i_i)> <Delay = 1.00>
ST_16 : Operation 301 [1/1] (1.00ns)   --->   "store i32 0, i32* %in_h_iter_prev"   --->   Operation 301 'store' <Predicate = (tmp_329_i_i)> <Delay = 1.00>
ST_16 : Operation 302 [1/1] (0.92ns)   --->   "store i32 %num_tile_1, i32* %num_tile_prev_1" [kernel.cpp:5404->kernel.cpp:5874]   --->   Operation 302 'store' <Predicate = (tmp_329_i_i)> <Delay = 0.92>
ST_16 : Operation 303 [1/1] (1.00ns)   --->   "store i32 %num_iter_2, i32* %num_iter_prev" [kernel.cpp:5462->kernel.cpp:5874]   --->   Operation 303 'store' <Predicate = (tmp_329_i_i)> <Delay = 1.00>
ST_16 : Operation 304 [1/1] (1.00ns)   --->   "store i32 0, i32* %in_w_iter_prev"   --->   Operation 304 'store' <Predicate = (tmp_329_i_i)> <Delay = 1.00>
ST_16 : Operation 305 [1/1] (1.00ns)   --->   "br label %.backedge.i.i.backedge" [kernel.cpp:5462->kernel.cpp:5874]   --->   Operation 305 'br' <Predicate = (tmp_329_i_i)> <Delay = 1.00>

State 17 <SV = 16> <Delay = 1.26>
ST_17 : Operation 306 [1/1] (1.26ns)   --->   "%tmp_331_i_i = icmp eq i32 %layer_iter_5, %LAYER_BATCH_V" [kernel.cpp:5466->kernel.cpp:5874]   --->   Operation 306 'icmp' 'tmp_331_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.87>
ST_18 : Operation 307 [1/1] (0.87ns)   --->   "%p_5_i_i = select i1 %tmp_331_i_i, i32 0, i32 %layer_iter_5" [kernel.cpp:5466->kernel.cpp:5874]   --->   Operation 307 'select' 'p_5_i_i' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 308 [1/1] (1.00ns)   --->   "store i32 %p_5_i_i, i32* %layer_iter_i_i" [kernel.cpp:5466->kernel.cpp:5874]   --->   Operation 308 'store' <Predicate = true> <Delay = 1.00>
ST_18 : Operation 309 [1/1] (1.00ns)   --->   "br label %.backedge.i.i.backedge" [kernel.cpp:5470->kernel.cpp:5874]   --->   Operation 309 'br' <Predicate = true> <Delay = 1.00>

State 19 <SV = 13> <Delay = 2.13>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "%in_h_iter_prev_load_4 = load i32* %in_h_iter_prev" [kernel.cpp:5434->kernel.cpp:5874]   --->   Operation 310 'load' 'in_h_iter_prev_load_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 311 [35/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 311 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 312 [1/1] (1.51ns)   --->   "%in_h_iter_4 = add i32 %LAYER_IN_H_T_V, %in_h_iter_prev_load_4" [kernel.cpp:5434->kernel.cpp:5874]   --->   Operation 312 'add' 'in_h_iter_4' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 2.13>
ST_20 : Operation 313 [34/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 313 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 314 [1/1] (1.26ns)   --->   "%tmp_320_i_i = icmp ult i32 %in_h_iter_4, %LAYER_IN_H_V" [kernel.cpp:5435->kernel.cpp:5874]   --->   Operation 314 'icmp' 'tmp_320_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 15> <Delay = 2.13>
ST_21 : Operation 315 [33/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 315 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 16> <Delay = 2.13>
ST_22 : Operation 316 [32/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 316 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 17> <Delay = 2.13>
ST_23 : Operation 317 [31/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 317 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 18> <Delay = 2.13>
ST_24 : Operation 318 [30/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 318 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 19> <Delay = 2.13>
ST_25 : Operation 319 [29/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 319 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 20> <Delay = 2.13>
ST_26 : Operation 320 [28/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 320 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 21> <Delay = 2.13>
ST_27 : Operation 321 [27/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 321 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 22> <Delay = 2.13>
ST_28 : Operation 322 [26/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 322 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 23> <Delay = 2.13>
ST_29 : Operation 323 [25/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 323 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 24> <Delay = 2.13>
ST_30 : Operation 324 [24/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 324 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 25> <Delay = 2.13>
ST_31 : Operation 325 [23/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 325 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 26> <Delay = 2.13>
ST_32 : Operation 326 [22/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 326 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 27> <Delay = 2.13>
ST_33 : Operation 327 [21/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 327 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 28> <Delay = 2.13>
ST_34 : Operation 328 [20/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 328 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 29> <Delay = 2.13>
ST_35 : Operation 329 [19/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 329 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 30> <Delay = 2.13>
ST_36 : Operation 330 [18/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 330 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 31> <Delay = 2.13>
ST_37 : Operation 331 [17/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 331 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 32> <Delay = 2.13>
ST_38 : Operation 332 [16/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 332 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 33> <Delay = 2.13>
ST_39 : Operation 333 [15/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 333 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 34> <Delay = 2.13>
ST_40 : Operation 334 [14/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 334 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 35> <Delay = 2.13>
ST_41 : Operation 335 [13/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 335 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 36> <Delay = 2.13>
ST_42 : Operation 336 [12/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 336 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 37> <Delay = 2.13>
ST_43 : Operation 337 [11/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 337 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 38> <Delay = 2.13>
ST_44 : Operation 338 [10/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 338 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 39> <Delay = 2.13>
ST_45 : Operation 339 [9/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 339 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 40> <Delay = 2.13>
ST_46 : Operation 340 [8/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 340 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 41> <Delay = 2.13>
ST_47 : Operation 341 [7/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 341 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 42> <Delay = 2.13>
ST_48 : Operation 342 [6/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 342 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 43> <Delay = 2.13>
ST_49 : Operation 343 [5/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 343 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 44> <Delay = 2.13>
ST_50 : Operation 344 [4/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 344 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 45> <Delay = 2.13>
ST_51 : Operation 345 [3/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 345 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 46> <Delay = 2.13>
ST_52 : Operation 346 [2/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 346 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 47> <Delay = 2.13>
ST_53 : Operation 347 [1/1] (0.00ns)   --->   "%ind_w_t_prev_load_1 = load i32* %ind_w_t_prev" [kernel.cpp:5428->kernel.cpp:5874]   --->   Operation 347 'load' 'ind_w_t_prev_load_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 348 [1/1] (1.51ns)   --->   "%num_tile_2 = add i32 %num_tile_prev_2, 1" [kernel.cpp:5424->kernel.cpp:5874]   --->   Operation 348 'add' 'num_tile_2' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 349 [1/36] (2.13ns)   --->   "%ret_V = udiv i32 %LAYER_IN_H_V, %LAYER_IN_H_T_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 349 'udiv' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node p_4_i_i_61)   --->   "%p_1713_v_cast_cast_ca = select i1 %tmp_318_i_i, i32 2, i32 1" [kernel.cpp:5428->kernel.cpp:5874]   --->   Operation 350 'select' 'p_1713_v_cast_cast_ca' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 351 [1/1] (1.51ns) (out node of the LUT)   --->   "%p_4_i_i_61 = add i32 %p_1713_v_cast_cast_ca, %ind_w_t_prev_load_1" [kernel.cpp:5428->kernel.cpp:5874]   --->   Operation 351 'add' 'p_4_i_i_61' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 48> <Delay = 2.38>
ST_54 : Operation 352 [1/1] (0.00ns)   --->   "%ind_w_prev_load_1 = load i32* %ind_w_prev" [kernel.cpp:5431->kernel.cpp:5874]   --->   Operation 352 'load' 'ind_w_prev_load_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 353 [1/1] (1.26ns)   --->   "%tmp_316_i_i = icmp eq i32 %num_tile_2, %ret_V" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 353 'icmp' 'tmp_316_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 354 [1/1] (1.26ns)   --->   "%tmp_319_i_i = icmp eq i32 %p_4_i_i_61, 2" [kernel.cpp:5429->kernel.cpp:5874]   --->   Operation 354 'icmp' 'tmp_319_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 355 [1/1] (1.51ns)   --->   "%ind_w = add i32 %num_tile_2, %ind_w_prev_load_1" [kernel.cpp:5431->kernel.cpp:5874]   --->   Operation 355 'add' 'ind_w' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node ind_w_2_i_i)   --->   "%p_ind_w_i_i = select i1 %tmp_319_i_i, i32 %ind_w, i32 %ind_w_prev_load_1" [kernel.cpp:5429->kernel.cpp:5874]   --->   Operation 356 'select' 'p_ind_w_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node ind_w_t_3_i_i)   --->   "%p_i_i_62 = select i1 %tmp_319_i_i, i32 0, i32 %p_4_i_i_61" [kernel.cpp:5429->kernel.cpp:5874]   --->   Operation 357 'select' 'p_i_i_62' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 358 [1/1] (0.87ns)   --->   "%num_tile_1_i_i = select i1 %tmp_316_i_i, i32 0, i32 %num_tile_2" [kernel.cpp:5424->kernel.cpp:5874]   --->   Operation 358 'select' 'num_tile_1_i_i' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 359 [1/1] (0.87ns) (out node of the LUT)   --->   "%ind_w_2_i_i = select i1 %tmp_316_i_i, i32 %p_ind_w_i_i, i32 %ind_w_prev_load_1" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 359 'select' 'ind_w_2_i_i' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 360 [1/1] (0.87ns) (out node of the LUT)   --->   "%ind_w_t_3_i_i = select i1 %tmp_316_i_i, i32 %p_i_i_62, i32 %ind_w_t_prev_load_1" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 360 'select' 'ind_w_t_3_i_i' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 361 [1/1] (0.00ns)   --->   "br i1 %tmp_320_i_i, label %_ifconv.i.i..backedge.i.i.backedge_crit_edge, label %14" [kernel.cpp:5435->kernel.cpp:5874]   --->   Operation 361 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 362 [1/1] (0.00ns)   --->   "%in_w_iter_prev_load_3 = load i32* %in_w_iter_prev" [kernel.cpp:5437->kernel.cpp:5874]   --->   Operation 362 'load' 'in_w_iter_prev_load_3' <Predicate = (!tmp_320_i_i)> <Delay = 0.00>
ST_54 : Operation 363 [1/1] (1.51ns)   --->   "%in_w_iter_4 = add i32 %LAYER_IN_W_T_V, %in_w_iter_prev_load_3" [kernel.cpp:5437->kernel.cpp:5874]   --->   Operation 363 'add' 'in_w_iter_4' <Predicate = (!tmp_320_i_i)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 364 [1/1] (1.00ns)   --->   "store i32 %in_h_iter_4, i32* %in_h_iter_prev" [kernel.cpp:5435->kernel.cpp:5874]   --->   Operation 364 'store' <Predicate = (tmp_320_i_i)> <Delay = 1.00>

State 55 <SV = 49> <Delay = 1.51>
ST_55 : Operation 365 [1/1] (1.26ns)   --->   "%tmp_323_i_i = icmp ult i32 %in_w_iter_4, %LAYER_IN_W_V" [kernel.cpp:5438->kernel.cpp:5874]   --->   Operation 365 'icmp' 'tmp_323_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 366 [1/1] (0.00ns)   --->   "br i1 %tmp_323_i_i, label %..backedge.i.i.backedge_crit_edge13, label %15" [kernel.cpp:5438->kernel.cpp:5874]   --->   Operation 366 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 367 [1/1] (0.00ns)   --->   "%num_iter_prev_load_2 = load i32* %num_iter_prev" [kernel.cpp:5440->kernel.cpp:5874]   --->   Operation 367 'load' 'num_iter_prev_load_2' <Predicate = (!tmp_323_i_i)> <Delay = 0.00>
ST_55 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_326_i_i = zext i16 %LAYER_OUT_NUM_T_V to i32" [kernel.cpp:5440->kernel.cpp:5874]   --->   Operation 368 'zext' 'tmp_326_i_i' <Predicate = (!tmp_323_i_i)> <Delay = 0.00>
ST_55 : Operation 369 [1/1] (1.51ns)   --->   "%num_iter_1 = add i32 %tmp_326_i_i, %num_iter_prev_load_2" [kernel.cpp:5440->kernel.cpp:5874]   --->   Operation 369 'add' 'num_iter_1' <Predicate = (!tmp_323_i_i)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 370 [1/1] (1.00ns)   --->   "store i32 0, i32* %in_h_iter_prev"   --->   Operation 370 'store' <Predicate = (tmp_323_i_i)> <Delay = 1.00>
ST_55 : Operation 371 [1/1] (0.92ns)   --->   "store i32 %num_tile_1_i_i, i32* %num_tile_prev_1" [kernel.cpp:5424->kernel.cpp:5874]   --->   Operation 371 'store' <Predicate = (tmp_323_i_i)> <Delay = 0.92>
ST_55 : Operation 372 [1/1] (1.00ns)   --->   "store i32 %in_w_iter_4, i32* %in_w_iter_prev" [kernel.cpp:5438->kernel.cpp:5874]   --->   Operation 372 'store' <Predicate = (tmp_323_i_i)> <Delay = 1.00>
ST_55 : Operation 373 [1/1] (0.85ns)   --->   "store i32 %ind_w_2_i_i, i32* %ind_w_prev" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 373 'store' <Predicate = (tmp_323_i_i)> <Delay = 0.85>
ST_55 : Operation 374 [1/1] (0.85ns)   --->   "store i32 %ind_w_t_3_i_i, i32* %ind_w_t_prev" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 374 'store' <Predicate = (tmp_323_i_i)> <Delay = 0.85>
ST_55 : Operation 375 [1/1] (1.00ns)   --->   "br label %.backedge.i.i.backedge" [kernel.cpp:5438->kernel.cpp:5874]   --->   Operation 375 'br' <Predicate = (tmp_323_i_i)> <Delay = 1.00>

State 56 <SV = 50> <Delay = 1.51>
ST_56 : Operation 376 [1/1] (1.26ns)   --->   "%tmp_327_i_i = icmp ult i32 %num_iter_1, %LAYER_OUT_NUM_V" [kernel.cpp:5441->kernel.cpp:5874]   --->   Operation 376 'icmp' 'tmp_327_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 377 [1/1] (0.00ns)   --->   "br i1 %tmp_327_i_i, label %..backedge.i.i.backedge_crit_edge12, label %16" [kernel.cpp:5441->kernel.cpp:5874]   --->   Operation 377 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 378 [1/1] (0.00ns)   --->   "%layer_iter_i_i_load_1 = load i32* %layer_iter_i_i" [kernel.cpp:5443->kernel.cpp:5874]   --->   Operation 378 'load' 'layer_iter_i_i_load_1' <Predicate = (!tmp_327_i_i)> <Delay = 0.00>
ST_56 : Operation 379 [1/1] (1.51ns)   --->   "%layer_iter_4 = add i32 %layer_iter_i_i_load_1, 1" [kernel.cpp:5443->kernel.cpp:5874]   --->   Operation 379 'add' 'layer_iter_4' <Predicate = (!tmp_327_i_i)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 380 [1/1] (1.00ns)   --->   "store i32 0, i32* %in_h_iter_prev"   --->   Operation 380 'store' <Predicate = (!tmp_327_i_i)> <Delay = 1.00>
ST_56 : Operation 381 [1/1] (0.92ns)   --->   "store i32 %num_tile_1_i_i, i32* %num_tile_prev_1" [kernel.cpp:5424->kernel.cpp:5874]   --->   Operation 381 'store' <Predicate = (!tmp_327_i_i)> <Delay = 0.92>
ST_56 : Operation 382 [1/1] (1.00ns)   --->   "store i32 0, i32* %num_iter_prev"   --->   Operation 382 'store' <Predicate = (!tmp_327_i_i)> <Delay = 1.00>
ST_56 : Operation 383 [1/1] (1.00ns)   --->   "store i32 0, i32* %in_w_iter_prev"   --->   Operation 383 'store' <Predicate = (!tmp_327_i_i)> <Delay = 1.00>
ST_56 : Operation 384 [1/1] (0.85ns)   --->   "store i32 %ind_w_2_i_i, i32* %ind_w_prev" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 384 'store' <Predicate = (!tmp_327_i_i)> <Delay = 0.85>
ST_56 : Operation 385 [1/1] (0.85ns)   --->   "store i32 %ind_w_t_3_i_i, i32* %ind_w_t_prev" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 385 'store' <Predicate = (!tmp_327_i_i)> <Delay = 0.85>
ST_56 : Operation 386 [1/1] (1.00ns)   --->   "store i32 0, i32* %in_h_iter_prev"   --->   Operation 386 'store' <Predicate = (tmp_327_i_i)> <Delay = 1.00>
ST_56 : Operation 387 [1/1] (0.92ns)   --->   "store i32 %num_tile_1_i_i, i32* %num_tile_prev_1" [kernel.cpp:5424->kernel.cpp:5874]   --->   Operation 387 'store' <Predicate = (tmp_327_i_i)> <Delay = 0.92>
ST_56 : Operation 388 [1/1] (1.00ns)   --->   "store i32 %num_iter_1, i32* %num_iter_prev" [kernel.cpp:5441->kernel.cpp:5874]   --->   Operation 388 'store' <Predicate = (tmp_327_i_i)> <Delay = 1.00>
ST_56 : Operation 389 [1/1] (1.00ns)   --->   "store i32 0, i32* %in_w_iter_prev"   --->   Operation 389 'store' <Predicate = (tmp_327_i_i)> <Delay = 1.00>
ST_56 : Operation 390 [1/1] (0.85ns)   --->   "store i32 %ind_w_2_i_i, i32* %ind_w_prev" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 390 'store' <Predicate = (tmp_327_i_i)> <Delay = 0.85>
ST_56 : Operation 391 [1/1] (0.85ns)   --->   "store i32 %ind_w_t_3_i_i, i32* %ind_w_t_prev" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 391 'store' <Predicate = (tmp_327_i_i)> <Delay = 0.85>
ST_56 : Operation 392 [1/1] (1.00ns)   --->   "br label %.backedge.i.i.backedge" [kernel.cpp:5441->kernel.cpp:5874]   --->   Operation 392 'br' <Predicate = (tmp_327_i_i)> <Delay = 1.00>

State 57 <SV = 51> <Delay = 1.26>
ST_57 : Operation 393 [1/1] (1.26ns)   --->   "%tmp_330_i_i = icmp eq i32 %layer_iter_4, %LAYER_BATCH_V" [kernel.cpp:5445->kernel.cpp:5874]   --->   Operation 393 'icmp' 'tmp_330_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 52> <Delay = 1.87>
ST_58 : Operation 394 [1/1] (0.87ns)   --->   "%p_6_i_i = select i1 %tmp_330_i_i, i32 0, i32 %layer_iter_4" [kernel.cpp:5445->kernel.cpp:5874]   --->   Operation 394 'select' 'p_6_i_i' <Predicate = (!brmerge_i_i & tmp_306_i_i & !tmp_320_i_i & !tmp_323_i_i & !tmp_327_i_i)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 395 [1/1] (1.00ns)   --->   "store i32 %p_6_i_i, i32* %layer_iter_i_i" [kernel.cpp:5445->kernel.cpp:5874]   --->   Operation 395 'store' <Predicate = (!brmerge_i_i & tmp_306_i_i & !tmp_320_i_i & !tmp_323_i_i & !tmp_327_i_i)> <Delay = 1.00>
ST_58 : Operation 396 [1/1] (1.00ns)   --->   "br label %.backedge.i.i.backedge" [kernel.cpp:5449->kernel.cpp:5874]   --->   Operation 396 'br' <Predicate = (!brmerge_i_i & tmp_306_i_i & !tmp_320_i_i & !tmp_323_i_i & !tmp_327_i_i)> <Delay = 1.00>
ST_58 : Operation 397 [1/1] (0.00ns)   --->   "%layer_start_i_i_be = phi i1 [ %layer_start_1_i_i, %_ifconv.i.i..backedge.i.i.backedge_crit_edge ], [ true, %20 ], [ %layer_start_1_i_i, %..backedge.i.i.backedge_crit_edge ], [ %layer_start_1_i_i, %..backedge.i.i.backedge_crit_edge10 ], [ %layer_start_1_i_i, %..backedge.i.i.backedge_crit_edge11 ], [ true, %16 ], [ %layer_start_1_i_i, %..backedge.i.i.backedge_crit_edge12 ], [ %layer_start_1_i_i, %..backedge.i.i.backedge_crit_edge13 ], [ true, %12 ], [ %layer_start_1_i_i, %..backedge.i.i.backedge_crit_edge14 ], [ %layer_start_1_i_i, %..backedge.i.i.backedge_crit_edge15 ], [ %layer_start_1_i_i, %..backedge.i.i.backedge_crit_edge50 ]"   --->   Operation 397 'phi' 'layer_start_i_i_be' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 398 [1/1] (0.00ns)   --->   "%done_i_i_be = phi i1 [ false, %_ifconv.i.i..backedge.i.i.backedge_crit_edge ], [ %tmp_331_i_i, %20 ], [ false, %..backedge.i.i.backedge_crit_edge ], [ false, %..backedge.i.i.backedge_crit_edge10 ], [ false, %..backedge.i.i.backedge_crit_edge11 ], [ %tmp_330_i_i, %16 ], [ false, %..backedge.i.i.backedge_crit_edge12 ], [ false, %..backedge.i.i.backedge_crit_edge13 ], [ %tmp_325_i_i, %12 ], [ false, %..backedge.i.i.backedge_crit_edge14 ], [ false, %..backedge.i.i.backedge_crit_edge15 ], [ false, %..backedge.i.i.backedge_crit_edge50 ]" [kernel.cpp:5466->kernel.cpp:5874]   --->   Operation 398 'phi' 'done_i_i_be' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 399 [1/1] (0.00ns)   --->   "br label %.backedge.i.i"   --->   Operation 399 'br' <Predicate = true> <Delay = 0.00>

State 59 <SV = 49> <Delay = 1.00>
ST_59 : Operation 400 [1/1] (0.92ns)   --->   "store i32 %num_tile_1_i_i, i32* %num_tile_prev_1" [kernel.cpp:5424->kernel.cpp:5874]   --->   Operation 400 'store' <Predicate = true> <Delay = 0.92>
ST_59 : Operation 401 [1/1] (0.85ns)   --->   "store i32 %ind_w_2_i_i, i32* %ind_w_prev" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 401 'store' <Predicate = true> <Delay = 0.85>
ST_59 : Operation 402 [1/1] (0.85ns)   --->   "store i32 %ind_w_t_3_i_i, i32* %ind_w_t_prev" [kernel.cpp:5425->kernel.cpp:5874]   --->   Operation 402 'store' <Predicate = true> <Delay = 0.85>
ST_59 : Operation 403 [1/1] (1.00ns)   --->   "br label %.backedge.i.i.backedge" [kernel.cpp:5435->kernel.cpp:5874]   --->   Operation 403 'br' <Predicate = true> <Delay = 1.00>

State 60 <SV = 13> <Delay = 1.51>
ST_60 : Operation 404 [1/1] (1.26ns)   --->   "%tmp_314_i_i = icmp ult i32 %num_iter, %LAYER_IN_NUM_V" [kernel.cpp:5406->kernel.cpp:5874]   --->   Operation 404 'icmp' 'tmp_314_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 405 [1/1] (0.00ns)   --->   "br i1 %tmp_314_i_i, label %..backedge.i.i.backedge_crit_edge50, label %10" [kernel.cpp:5406->kernel.cpp:5874]   --->   Operation 405 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 406 [1/1] (0.00ns)   --->   "%in_h_iter_prev_load_3 = load i32* %in_h_iter_prev" [kernel.cpp:5408->kernel.cpp:5874]   --->   Operation 406 'load' 'in_h_iter_prev_load_3' <Predicate = (!tmp_314_i_i)> <Delay = 0.00>
ST_60 : Operation 407 [1/1] (1.51ns)   --->   "%in_h_iter = add i32 %LAYER_IN_H_T_V, %in_h_iter_prev_load_3" [kernel.cpp:5408->kernel.cpp:5874]   --->   Operation 407 'add' 'in_h_iter' <Predicate = (!tmp_314_i_i)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 408 [1/1] (0.92ns)   --->   "store i32 %num_tile_1, i32* %num_tile_prev_1" [kernel.cpp:5404->kernel.cpp:5874]   --->   Operation 408 'store' <Predicate = (tmp_314_i_i)> <Delay = 0.92>
ST_60 : Operation 409 [1/1] (1.00ns)   --->   "store i32 %num_iter, i32* %num_iter_prev" [kernel.cpp:5406->kernel.cpp:5874]   --->   Operation 409 'store' <Predicate = (tmp_314_i_i)> <Delay = 1.00>
ST_60 : Operation 410 [1/1] (1.00ns)   --->   "br label %.backedge.i.i.backedge" [kernel.cpp:5406->kernel.cpp:5874]   --->   Operation 410 'br' <Predicate = (tmp_314_i_i)> <Delay = 1.00>

State 61 <SV = 14> <Delay = 1.51>
ST_61 : Operation 411 [1/1] (1.26ns)   --->   "%tmp_315_i_i = icmp ult i32 %in_h_iter, %LAYER_IN_H_V" [kernel.cpp:5409->kernel.cpp:5874]   --->   Operation 411 'icmp' 'tmp_315_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 412 [1/1] (0.00ns)   --->   "br i1 %tmp_315_i_i, label %..backedge.i.i.backedge_crit_edge15, label %11" [kernel.cpp:5409->kernel.cpp:5874]   --->   Operation 412 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 413 [1/1] (0.00ns)   --->   "%in_w_iter_prev_load_2 = load i32* %in_w_iter_prev" [kernel.cpp:5411->kernel.cpp:5874]   --->   Operation 413 'load' 'in_w_iter_prev_load_2' <Predicate = (!tmp_315_i_i)> <Delay = 0.00>
ST_61 : Operation 414 [1/1] (1.51ns)   --->   "%in_w_iter = add i32 %LAYER_IN_W_T_V, %in_w_iter_prev_load_2" [kernel.cpp:5411->kernel.cpp:5874]   --->   Operation 414 'add' 'in_w_iter' <Predicate = (!tmp_315_i_i)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 415 [1/1] (1.00ns)   --->   "store i32 %in_h_iter, i32* %in_h_iter_prev" [kernel.cpp:5409->kernel.cpp:5874]   --->   Operation 415 'store' <Predicate = (tmp_315_i_i)> <Delay = 1.00>
ST_61 : Operation 416 [1/1] (0.92ns)   --->   "store i32 %num_tile_1, i32* %num_tile_prev_1" [kernel.cpp:5454->kernel.cpp:5874]   --->   Operation 416 'store' <Predicate = (tmp_315_i_i)> <Delay = 0.92>
ST_61 : Operation 417 [1/1] (1.00ns)   --->   "store i32 0, i32* %num_iter_prev"   --->   Operation 417 'store' <Predicate = (tmp_315_i_i)> <Delay = 1.00>
ST_61 : Operation 418 [1/1] (1.00ns)   --->   "br label %.backedge.i.i.backedge" [kernel.cpp:5409->kernel.cpp:5874]   --->   Operation 418 'br' <Predicate = (tmp_315_i_i)> <Delay = 1.00>

State 62 <SV = 15> <Delay = 1.51>
ST_62 : Operation 419 [1/1] (1.26ns)   --->   "%tmp_322_i_i = icmp ult i32 %in_w_iter, %LAYER_IN_W_V" [kernel.cpp:5412->kernel.cpp:5874]   --->   Operation 419 'icmp' 'tmp_322_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 420 [1/1] (0.00ns)   --->   "br i1 %tmp_322_i_i, label %..backedge.i.i.backedge_crit_edge14, label %12" [kernel.cpp:5412->kernel.cpp:5874]   --->   Operation 420 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 421 [1/1] (0.00ns)   --->   "%layer_iter_i_i_load = load i32* %layer_iter_i_i" [kernel.cpp:5414->kernel.cpp:5874]   --->   Operation 421 'load' 'layer_iter_i_i_load' <Predicate = (!tmp_322_i_i)> <Delay = 0.00>
ST_62 : Operation 422 [1/1] (1.51ns)   --->   "%layer_iter = add i32 %layer_iter_i_i_load, 1" [kernel.cpp:5414->kernel.cpp:5874]   --->   Operation 422 'add' 'layer_iter' <Predicate = (!tmp_322_i_i)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 423 [1/1] (1.00ns)   --->   "store i32 0, i32* %in_h_iter_prev"   --->   Operation 423 'store' <Predicate = (!tmp_322_i_i)> <Delay = 1.00>
ST_62 : Operation 424 [1/1] (0.92ns)   --->   "store i32 %num_tile_1, i32* %num_tile_prev_1" [kernel.cpp:5454->kernel.cpp:5874]   --->   Operation 424 'store' <Predicate = (!tmp_322_i_i)> <Delay = 0.92>
ST_62 : Operation 425 [1/1] (1.00ns)   --->   "store i32 0, i32* %num_iter_prev"   --->   Operation 425 'store' <Predicate = (!tmp_322_i_i)> <Delay = 1.00>
ST_62 : Operation 426 [1/1] (1.00ns)   --->   "store i32 0, i32* %in_w_iter_prev"   --->   Operation 426 'store' <Predicate = (!tmp_322_i_i)> <Delay = 1.00>
ST_62 : Operation 427 [1/1] (1.00ns)   --->   "store i32 0, i32* %in_h_iter_prev"   --->   Operation 427 'store' <Predicate = (tmp_322_i_i)> <Delay = 1.00>
ST_62 : Operation 428 [1/1] (0.92ns)   --->   "store i32 %num_tile_1, i32* %num_tile_prev_1" [kernel.cpp:5454->kernel.cpp:5874]   --->   Operation 428 'store' <Predicate = (tmp_322_i_i)> <Delay = 0.92>
ST_62 : Operation 429 [1/1] (1.00ns)   --->   "store i32 0, i32* %num_iter_prev"   --->   Operation 429 'store' <Predicate = (tmp_322_i_i)> <Delay = 1.00>
ST_62 : Operation 430 [1/1] (1.00ns)   --->   "store i32 %in_w_iter, i32* %in_w_iter_prev" [kernel.cpp:5412->kernel.cpp:5874]   --->   Operation 430 'store' <Predicate = (tmp_322_i_i)> <Delay = 1.00>
ST_62 : Operation 431 [1/1] (1.00ns)   --->   "br label %.backedge.i.i.backedge" [kernel.cpp:5412->kernel.cpp:5874]   --->   Operation 431 'br' <Predicate = (tmp_322_i_i)> <Delay = 1.00>

State 63 <SV = 16> <Delay = 1.26>
ST_63 : Operation 432 [1/1] (1.26ns)   --->   "%tmp_325_i_i = icmp eq i32 %layer_iter, %LAYER_BATCH_V" [kernel.cpp:5416->kernel.cpp:5874]   --->   Operation 432 'icmp' 'tmp_325_i_i' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 17> <Delay = 1.87>
ST_64 : Operation 433 [1/1] (0.87ns)   --->   "%p_4_i_i = select i1 %tmp_325_i_i, i32 0, i32 %layer_iter" [kernel.cpp:5416->kernel.cpp:5874]   --->   Operation 433 'select' 'p_4_i_i' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 434 [1/1] (1.00ns)   --->   "store i32 %p_4_i_i, i32* %layer_iter_i_i" [kernel.cpp:5416->kernel.cpp:5874]   --->   Operation 434 'store' <Predicate = true> <Delay = 1.00>
ST_64 : Operation 435 [1/1] (1.00ns)   --->   "br label %.backedge.i.i.backedge" [kernel.cpp:5420->kernel.cpp:5874]   --->   Operation 435 'br' <Predicate = true> <Delay = 1.00>

State 65 <SV = 6> <Delay = 0.00>
ST_65 : Operation 436 [1/2] (0.00ns)   --->   "call fastcc void @cout_write_ddr_write([4056 x i512]* %cout_burst_buf_pong_s, i512* %global_cout_V, i58 %global_cout_V_offset_10, i1 zeroext %en_prev_load, i1 zeroext %up_sample_prev_load, i32 %num_iter_prev_1_load, i32 %in_h_iter_prev_1_loa_1, i32 %in_w_iter_prev_1_loa_1, i32 %LAYER_OUT_NUM_T_prev_3, i32 %LAYER_IN_H_T_prev_lo_1, i32 %LAYER_IN_W_T_prev_lo_1, i32 %LAYER_OUT_H_HW_prev_1, i32 %LAYER_OUT_W_HW_prev_1, i32 %num_tile_prev_load, i32 %ind_w_t_prev_1_load, i32 %ind_w_prev_1_load, i32 %cout_offset_prev_loa_1, i1 zeroext %change_layout_prev_l_1)" [kernel.cpp:5497->kernel.cpp:5874]   --->   Operation 436 'call' <Predicate = (!tmp & !p_0961_i_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 437 [1/1] (0.00ns)   --->   "br label %25"   --->   Operation 437 'br' <Predicate = (!tmp & !p_0961_i_i)> <Delay = 0.00>
ST_65 : Operation 438 [1/2] (0.00ns)   --->   "call fastcc void @cout_write_ddr_write([4056 x i512]* %cout_burst_buf_ping_s, i512* %global_cout_V, i58 %global_cout_V_offset_10, i1 zeroext %en_prev_load, i1 zeroext %up_sample_prev_load, i32 %num_iter_prev_1_load, i32 %in_h_iter_prev_1_loa_1, i32 %in_w_iter_prev_1_loa_1, i32 %LAYER_OUT_NUM_T_prev_3, i32 %LAYER_IN_H_T_prev_lo_1, i32 %LAYER_IN_W_T_prev_lo_1, i32 %LAYER_OUT_H_HW_prev_1, i32 %LAYER_OUT_W_HW_prev_1, i32 %num_tile_prev_load, i32 %ind_w_t_prev_1_load, i32 %ind_w_prev_1_load, i32 %cout_offset_prev_loa_1, i1 zeroext %change_layout_prev_l_1)" [kernel.cpp:5481->kernel.cpp:5874]   --->   Operation 438 'call' <Predicate = (tmp & !p_0961_i_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 439 [1/1] (0.00ns)   --->   "br label %25" [kernel.cpp:5496->kernel.cpp:5874]   --->   Operation 439 'br' <Predicate = (tmp & !p_0961_i_i)> <Delay = 0.00>
ST_65 : Operation 440 [1/1] (0.00ns)   --->   "br label %.exit" [kernel.cpp:5513->kernel.cpp:5874]   --->   Operation 440 'br' <Predicate = (!p_0961_i_i)> <Delay = 0.00>
ST_65 : Operation 441 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 441 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_cout_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_config_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ global_cout_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ global_cout_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer_iter_i_i          (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111110]
ind_w_t_prev            (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111110]
ind_w_prev              (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111110]
in_w_iter_prev          (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111110]
num_iter_prev           (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111110]
change_layout_prev      (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111110]
ind_w_prev_1            (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111110]
ind_w_t_prev_1          (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111110]
num_tile_prev           (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111110]
num_tile_prev_1         (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111110]
num_tile                (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111110]
cout_offset_prev        (alloca        ) [ 001111111111111111111111111111111111111111111111111111111111111110]
LAYER_OUT_W_HW_prev     (alloca        ) [ 001111111111111111111111111111111111111111111111111111111111111110]
LAYER_OUT_H_HW_prev     (alloca        ) [ 001111111111111111111111111111111111111111111111111111111111111110]
LAYER_IN_W_T_prev       (alloca        ) [ 001111111111111111111111111111111111111111111111111111111111111110]
LAYER_IN_H_T_prev       (alloca        ) [ 001111111111111111111111111111111111111111111111111111111111111110]
LAYER_OUT_NUM_T_prev    (alloca        ) [ 001111111111111111111111111111111111111111111111111111111111111110]
up_sample_prev          (alloca        ) [ 001111111111111111111111111111111111111111111111111111111111111110]
en_prev                 (alloca        ) [ 001111111111111111111111111111111111111111111111111111111111111110]
in_w_iter_prev_1        (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111110]
in_h_iter_prev          (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111110]
in_h_iter_prev_1        (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111110]
num_iter_prev_1         (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111110]
tmp_V                   (alloca        ) [ 011111111111111111111111111111111111111111111111111111111111111110]
tmp_V_67                (alloca        ) [ 001111111111111111111111111111111111111111111111111111111111111110]
tmp_V_68                (alloca        ) [ 001111111111111111111111111111111111111111111111111111111111111110]
tmp_V_69                (alloca        ) [ 001111111111111111111111111111111111111111111111111111111111111110]
cout_burst_buf_ping_s   (alloca        ) [ 001111111111111111111111111111111111111111111111111111111111111111]
cout_burst_buf_pong_s   (alloca        ) [ 001111111111111111111111111111111111111111111111111111111111111111]
global_cout_V_offset_10 (read          ) [ 001111111111111111111111111111111111111111111111111111111111111111]
tmp_V_70                (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_97             (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_98             (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_99             (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_100            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_101            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_102            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_103            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_104            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_105            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_106            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_107            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_108            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_109            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_110            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_111            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_112            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_71                (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_114            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_72                (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_116            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_78                (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
LAYER_BATCH_V           (partselect    ) [ 000001111111111111111111111111111111111111111111111111111111111110]
StgValue_119            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_120            (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_121            (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_122            (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_123            (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_124            (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_125            (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_126            (specinterface ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_127            (specmemcore   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_128            (specmemcore   ) [ 000000000000000000000000000000000000000000000000000000000000000000]
empty                   (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_130            (br            ) [ 000001111111111111111111111111111111111111111111111111111111111110]
p_0961_i_i              (phi           ) [ 000000111111111111111111111111111111111111111111111111111111111111]
layer_start_i_i         (phi           ) [ 000000111111000000000000000000000000000000000000000000000000000000]
done_i_i                (phi           ) [ 000000111111111111111111111111111111111111111111111111111111111110]
num_tile_prev_2         (load          ) [ 000000011111110000011111111111111111111111111111111111000000000000]
num_tile_load           (load          ) [ 000000011111100000000000000000000000000000000000000000000000000000]
tmp                     (trunc         ) [ 000000111111111111111111111111111111111111111111111111111111111111]
StgValue_137            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_138            (br            ) [ 000000111111111111111111111111111111111111111111111111111111111110]
tmp_V_74                (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_140            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_141            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
change_layout_prev_l_1  (load          ) [ 000000000000000000000000000000000000000000000000000000000000000001]
ind_w_prev_1_load       (load          ) [ 000000000000000000000000000000000000000000000000000000000000000001]
ind_w_t_prev_1_load     (load          ) [ 000000000000000000000000000000000000000000000000000000000000000001]
num_tile_prev_load      (load          ) [ 000000000000000000000000000000000000000000000000000000000000000001]
cout_offset_prev_loa_1  (load          ) [ 000000000000000000000000000000000000000000000000000000000000000001]
LAYER_OUT_W_HW_prev_1   (load          ) [ 000000000000000000000000000000000000000000000000000000000000000001]
LAYER_OUT_H_HW_prev_1   (load          ) [ 000000000000000000000000000000000000000000000000000000000000000001]
LAYER_IN_W_T_prev_lo_1  (load          ) [ 000000000000000000000000000000000000000000000000000000000000000001]
LAYER_IN_H_T_prev_lo_1  (load          ) [ 000000000000000000000000000000000000000000000000000000000000000001]
LAYER_OUT_NUM_T_prev_3  (load          ) [ 000000000000000000000000000000000000000000000000000000000000000001]
up_sample_prev_load     (load          ) [ 000000000000000000000000000000000000000000000000000000000000000001]
en_prev_load            (load          ) [ 000000000000000000000000000000000000000000000000000000000000000001]
in_w_iter_prev_1_loa_1  (load          ) [ 000000000000000000000000000000000000000000000000000000000000000001]
in_h_iter_prev_1_loa_1  (load          ) [ 000000000000000000000000000000000000000000000000000000000000000001]
num_iter_prev_1_load    (load          ) [ 000000000000000000000000000000000000000000000000000000000000000001]
StgValue_157            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_75                (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_161            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_76                (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_163            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_77                (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_165            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_154_i_i_0         (read          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_167            (br            ) [ 000000111111111111111111111111111111111111111111111111111111111110]
p_Val2_16               (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_17               (load          ) [ 000000000001110000000000000000000000000000000000000000000000000000]
COUT_OFFSET_V           (partselect    ) [ 000000000001100000000000000000000000000000000000000000000000000000]
STRIDE_V                (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
LAYER_IN_NUM_T_V        (partselect    ) [ 000000000001110000000000000000000000000000000000000000000000000000]
LAYER_OUT_NUM_T_V       (partselect    ) [ 000000000001111100011111111111111111111111111111111111110000000000]
LAYER_IN_H_T_V          (partselect    ) [ 000000000001110000011111111111111111111111111111111111000000100000]
LAYER_IN_W_T_V          (partselect    ) [ 000000000001111000011111111111111111111111111111111111100000110000]
tmp_540                 (bitselect     ) [ 000000000001000000000000000000000000000000000000000000000000000000]
tmp_306_i_i             (icmp          ) [ 000000000001111111111111111111111111111111111111111111111111111110]
tmp_541                 (bitselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000]
en                      (or            ) [ 000000000001100000000000000000000000000000000000000000000000000000]
tmp_542                 (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
max_pool                (icmp          ) [ 000000000001100000000000000000000000000000000000000000000000000000]
up_sample               (bitselect     ) [ 000000000001100000000000000000000000000000000000000000000000000000]
layer_start_1_i_i       (phi           ) [ 000000000001111111111111111111111111111111111111111111111111111110]
p_Val2_14               (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_15               (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
LAYER_OUT_H_HW_V        (partselect    ) [ 000000000000100000000000000000000000000000000000000000000000000000]
LAYER_OUT_W_HW_V        (partselect    ) [ 000000000000110000000000000000000000000000000000000000000000000000]
LAYER_IN_NUM_V          (trunc         ) [ 000000000000110000000000000000000000000000000000000000000000100000]
LAYER_OUT_NUM_V         (partselect    ) [ 000000000000111110011111111111111111111111111111111111111000000000]
LAYER_IN_H_V            (partselect    ) [ 000000000000111000011111111111111111111111111111111111000000110000]
LAYER_IN_W_V            (partselect    ) [ 000000000000111100011111111111111111111111111111111111110000111000]
LAYER_OUT_H_V           (partselect    ) [ 000000000000100000000000000000000000000000000000000000000000000000]
LAYER_OUT_W_V           (partselect    ) [ 000000000000100000000000000000000000000000000000000000000000000000]
tmp_i_i                 (bitconcatenate) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s              (icmp          ) [ 000001100000111111111111111111111111111111111111111111111111111110]
tmp_307_i_i             (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_308_i_i             (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
or_cond_i_i             (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_309_i_i             (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_310_i_i             (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_i_i                   (or            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
change_layout           (and           ) [ 000000000000100000000000000000000000000000000000000000000000000000]
tmp_311_i_i             (icmp          ) [ 000000111111111111111111111111111111111111111111111111111111111110]
StgValue_204            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_312_i_i             (icmp          ) [ 000000111111111111111111111111111111111111111111111111111111111110]
in_w_iter_prev_load     (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
StgValue_207            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
change_layout_prev_l    (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
ind_w_prev_1_load_1     (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
ind_w_t_prev_1_load_1   (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
num_tile_prev_load_1    (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
cout_offset_prev_loa    (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
LAYER_OUT_W_HW_prev_s   (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
LAYER_OUT_H_HW_prev_s   (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
LAYER_IN_W_T_prev_lo    (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
LAYER_IN_H_T_prev_lo    (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
LAYER_OUT_NUM_T_prev_2  (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
up_sample_prev_load_1   (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
en_prev_load_1          (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
in_w_iter_prev_1_loa    (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
in_h_iter_prev_load_1   (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
in_h_iter_prev_1_loa    (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
num_iter_prev_1_load_1  (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
StgValue_224            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
in_h_iter_prev_load     (load          ) [ 000000000000100000000000000000000000000000000000000000000000000000]
StgValue_231            (call          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_232            (call          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_233            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_234            (call          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_235            (call          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_236            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_237            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_238            (call          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_239            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
ind_w_t_prev_load       (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
ind_w_prev_load         (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
in_w_iter_prev_load_1   (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
num_iter_prev_load      (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
in_h_iter_prev_load_2   (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
task_cnt                (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000]
LAYER_OUT_NUM_T_prev_1  (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_247            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_248            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_249            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_250            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_251            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_252            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_253            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_254            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_255            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_256            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_257            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_258            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_259            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_260            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_261            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_262            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_263            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
brmerge_i_i             (or            ) [ 000000000000011111111111111111111111111111111111111111111111111110]
num_tile_1              (load          ) [ 000000000000001110000000000000000000000000000000000000000000111000]
StgValue_266            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_267            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
in_h_iter_prev_load_5   (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
in_h_iter_5             (add           ) [ 000000000000001000000000000000000000000000000000000000000000000000]
tmp_317_i_i             (partselect    ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_354_i_i             (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_318_i_i             (icmp          ) [ 000000000000000000011111111111111111111111111111111111000000000000]
num_iter_prev_load_1    (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_313_i_i             (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
num_iter                (add           ) [ 000000000000000000000000000000000000000000000000000000000000100000]
tmp_321_i_i             (icmp          ) [ 000000111111111111111111111111111111111111111111111111111111111110]
StgValue_278            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
in_w_iter_prev_load_4   (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
in_w_iter_5             (add           ) [ 000000000000000100000000000000000000000000000000000000000000000000]
StgValue_281            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_282            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_283            (br            ) [ 000000111111111111111111111111111111111111111111111111111111111110]
tmp_324_i_i             (icmp          ) [ 000000111111111111111111111111111111111111111111111111111111111110]
StgValue_285            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
num_iter_prev_load_3    (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_328_i_i             (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
num_iter_2              (add           ) [ 000000000000000010000000000000000000000000000000000000000000000000]
StgValue_289            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_290            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_291            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_292            (br            ) [ 000000111111111111111111111111111111111111111111111111111111111110]
tmp_329_i_i             (icmp          ) [ 000000111111111111111111111111111111111111111111111111111111111110]
StgValue_294            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
layer_iter_i_i_load_2   (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
layer_iter_5            (add           ) [ 000000000000000001100000000000000000000000000000000000000000000000]
StgValue_297            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_298            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_299            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_300            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_301            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_302            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_303            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_304            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_305            (br            ) [ 000000111111111111111111111111111111111111111111111111111111111110]
tmp_331_i_i             (icmp          ) [ 000000111111111110111111111111111111111111111111111111111111111110]
p_5_i_i                 (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_308            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_309            (br            ) [ 000000111111111111111111111111111111111111111111111111111111111110]
in_h_iter_prev_load_4   (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
in_h_iter_4             (add           ) [ 000000000000000000001111111111111111111111111111111111100000000000]
tmp_320_i_i             (icmp          ) [ 000000111111111111100111111111111111111111111111111111111111111110]
ind_w_t_prev_load_1     (load          ) [ 000000000000000000000000000000000000000000000000000000100000000000]
num_tile_2              (add           ) [ 000000000000000000000000000000000000000000000000000000100000000000]
ret_V                   (udiv          ) [ 000000000000000000000000000000000000000000000000000000100000000000]
p_1713_v_cast_cast_ca   (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_4_i_i_61              (add           ) [ 000000000000000000000000000000000000000000000000000000100000000000]
ind_w_prev_load_1       (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_316_i_i             (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_319_i_i             (icmp          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
ind_w                   (add           ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_ind_w_i_i             (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
p_i_i_62                (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
num_tile_1_i_i          (select        ) [ 000000000000000000000000000000000000000000000000000000011001000000]
ind_w_2_i_i             (select        ) [ 000000000000000000000000000000000000000000000000000000011001000000]
ind_w_t_3_i_i           (select        ) [ 000000000000000000000000000000000000000000000000000000011001000000]
StgValue_361            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
in_w_iter_prev_load_3   (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
in_w_iter_4             (add           ) [ 000000000000000000000000000000000000000000000000000000010000000000]
StgValue_364            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_323_i_i             (icmp          ) [ 000000111111111111111111111111111111111111111111111111111111111110]
StgValue_366            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
num_iter_prev_load_2    (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_326_i_i             (zext          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
num_iter_1              (add           ) [ 000000000000000000000000000000000000000000000000000000001000000000]
StgValue_370            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_371            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_372            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_373            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_374            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_375            (br            ) [ 000000111111111111111111111111111111111111111111111111111111111110]
tmp_327_i_i             (icmp          ) [ 000000111111111111111111111111111111111111111111111111111111111110]
StgValue_377            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
layer_iter_i_i_load_1   (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
layer_iter_4            (add           ) [ 000000111111111111111111111111111111111111111111111111110111111110]
StgValue_380            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_381            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_382            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_383            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_384            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_385            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_386            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_387            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_388            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_389            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_390            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_391            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_392            (br            ) [ 000000111111111111111111111111111111111111111111111111111111111110]
tmp_330_i_i             (icmp          ) [ 000000111111111111111111111111111111111111111111111111111011111110]
p_6_i_i                 (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_395            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_396            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
layer_start_i_i_be      (phi           ) [ 000001100000000000000000000000000000000000000000000000000110000000]
done_i_i_be             (phi           ) [ 000001100000000000000000000000000000000000000000000000000110000000]
StgValue_399            (br            ) [ 000001111111111111111111111111111111111111111111111111111111111110]
StgValue_400            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_401            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_402            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_403            (br            ) [ 000000111111111111111111111111111111111111111111111111111111111110]
tmp_314_i_i             (icmp          ) [ 000000111111111111111111111111111111111111111111111111111111111110]
StgValue_405            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
in_h_iter_prev_load_3   (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
in_h_iter               (add           ) [ 000000000000000000000000000000000000000000000000000000000000010000]
StgValue_408            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_409            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_410            (br            ) [ 000000111111111111111111111111111111111111111111111111111111111110]
tmp_315_i_i             (icmp          ) [ 000000111111111111111111111111111111111111111111111111111111111110]
StgValue_412            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
in_w_iter_prev_load_2   (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
in_w_iter               (add           ) [ 000000000000000000000000000000000000000000000000000000000000001000]
StgValue_415            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_416            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_417            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_418            (br            ) [ 000000111111111111111111111111111111111111111111111111111111111110]
tmp_322_i_i             (icmp          ) [ 000000111111111111111111111111111111111111111111111111111111111110]
StgValue_420            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
layer_iter_i_i_load     (load          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
layer_iter              (add           ) [ 000000000000000000000000000000000000000000000000000000000000000110]
StgValue_423            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_424            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_425            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_426            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_427            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_428            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_429            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_430            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_431            (br            ) [ 000000111111111111111111111111111111111111111111111111111111111110]
tmp_325_i_i             (icmp          ) [ 000000111111111111111111111111111111111111111111111111111111111010]
p_4_i_i                 (select        ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_434            (store         ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_435            (br            ) [ 000000111111111111111111111111111111111111111111111111111111111110]
StgValue_436            (call          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_437            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_438            (call          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_439            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_440            (br            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_441            (ret           ) [ 000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_cout_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_cout_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_config_in_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_config_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="global_cout_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_cout_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="global_cout_V_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_cout_V_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i58P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i192P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str415"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str516"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cout_write_ddr_write"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i192.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cout_write_fifo_read"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="layer_iter_i_i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer_iter_i_i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="ind_w_t_prev_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ind_w_t_prev/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="ind_w_prev_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ind_w_prev/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="in_w_iter_prev_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_w_iter_prev/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="num_iter_prev_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_iter_prev/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="change_layout_prev_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="change_layout_prev/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="ind_w_prev_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ind_w_prev_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="ind_w_t_prev_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ind_w_t_prev_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="num_tile_prev_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_tile_prev/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="num_tile_prev_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_tile_prev_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="num_tile_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_tile/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="cout_offset_prev_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cout_offset_prev/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="LAYER_OUT_W_HW_prev_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="LAYER_OUT_W_HW_prev/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="LAYER_OUT_H_HW_prev_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="LAYER_OUT_H_HW_prev/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="LAYER_IN_W_T_prev_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="LAYER_IN_W_T_prev/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="LAYER_IN_H_T_prev_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="LAYER_IN_H_T_prev/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="LAYER_OUT_NUM_T_prev_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="LAYER_OUT_NUM_T_prev/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="up_sample_prev_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="up_sample_prev/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="en_prev_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="en_prev/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="in_w_iter_prev_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_w_iter_prev_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="in_h_iter_prev_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_h_iter_prev/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="in_h_iter_prev_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_h_iter_prev_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="num_iter_prev_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_iter_prev_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_V_67_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_67/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_V_68_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="192" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_68/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_V_69_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="192" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_69/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="cout_burst_buf_ping_s_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cout_burst_buf_ping_s/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="cout_burst_buf_pong_s_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cout_burst_buf_pong_s/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="global_cout_V_offset_10_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="58" slack="0"/>
<pin id="228" dir="0" index="1" bw="58" slack="0"/>
<pin id="229" dir="1" index="2" bw="58" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_cout_V_offset_10/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="192" slack="0"/>
<pin id="234" dir="0" index="1" bw="192" slack="0"/>
<pin id="235" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_70/1 tmp_V_71/2 tmp_V_72/3 tmp_V_78/4 empty/5 tmp_V_74/6 tmp_V_75/7 tmp_V_76/8 tmp_V_77/9 tmp_V_154_i_i_0/10 "/>
</bind>
</comp>

<comp id="238" class="1005" name="p_0961_i_i_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_0961_i_i (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_0961_i_i_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0961_i_i/6 "/>
</bind>
</comp>

<comp id="250" class="1005" name="layer_start_i_i_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layer_start_i_i (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="layer_start_i_i_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layer_start_i_i/6 "/>
</bind>
</comp>

<comp id="262" class="1005" name="done_i_i_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done_i_i (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="done_i_i_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="done_i_i/6 "/>
</bind>
</comp>

<comp id="273" class="1005" name="layer_start_1_i_i_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layer_start_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="layer_start_1_i_i_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="5"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="1" slack="42"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layer_start_1_i_i/11 "/>
</bind>
</comp>

<comp id="286" class="1005" name="layer_start_i_i_be_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layer_start_i_i_be (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="layer_start_i_i_be_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="42"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="35"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="4" bw="1" slack="42"/>
<pin id="297" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="6" bw="1" slack="42"/>
<pin id="299" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="8" bw="1" slack="42"/>
<pin id="301" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="10" bw="1" slack="0"/>
<pin id="303" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="12" bw="1" slack="42"/>
<pin id="305" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="14" bw="1" slack="42"/>
<pin id="307" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="16" bw="1" slack="35"/>
<pin id="309" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="18" bw="1" slack="42"/>
<pin id="311" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="20" bw="1" slack="42"/>
<pin id="313" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="22" bw="1" slack="42"/>
<pin id="315" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="24" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layer_start_i_i_be/58 "/>
</bind>
</comp>

<comp id="330" class="1005" name="done_i_i_be_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done_i_i_be (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="done_i_i_be_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="3"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="1" slack="36"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="4" bw="1" slack="37"/>
<pin id="341" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="6" bw="1" slack="38"/>
<pin id="343" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="8" bw="1" slack="39"/>
<pin id="345" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="10" bw="1" slack="1"/>
<pin id="347" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="12" bw="1" slack="2"/>
<pin id="349" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="14" bw="1" slack="3"/>
<pin id="351" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="16" bw="1" slack="36"/>
<pin id="353" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="18" bw="1" slack="37"/>
<pin id="355" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="20" bw="1" slack="38"/>
<pin id="357" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="22" bw="1" slack="39"/>
<pin id="359" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="24" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="done_i_i_be/58 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_cout_write_ddr_write_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="0" slack="0"/>
<pin id="373" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="512" slack="0"/>
<pin id="375" dir="0" index="3" bw="58" slack="5"/>
<pin id="376" dir="0" index="4" bw="1" slack="0"/>
<pin id="377" dir="0" index="5" bw="1" slack="0"/>
<pin id="378" dir="0" index="6" bw="32" slack="0"/>
<pin id="379" dir="0" index="7" bw="32" slack="0"/>
<pin id="380" dir="0" index="8" bw="32" slack="0"/>
<pin id="381" dir="0" index="9" bw="32" slack="0"/>
<pin id="382" dir="0" index="10" bw="32" slack="0"/>
<pin id="383" dir="0" index="11" bw="32" slack="0"/>
<pin id="384" dir="0" index="12" bw="32" slack="0"/>
<pin id="385" dir="0" index="13" bw="32" slack="0"/>
<pin id="386" dir="0" index="14" bw="32" slack="0"/>
<pin id="387" dir="0" index="15" bw="32" slack="0"/>
<pin id="388" dir="0" index="16" bw="32" slack="0"/>
<pin id="389" dir="0" index="17" bw="32" slack="0"/>
<pin id="390" dir="0" index="18" bw="1" slack="0"/>
<pin id="391" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_158/6 StgValue_159/6 StgValue_226/11 StgValue_228/11 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_cout_write_fifo_read_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="0" slack="0"/>
<pin id="396" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="256" slack="0"/>
<pin id="398" dir="0" index="3" bw="1" slack="1"/>
<pin id="399" dir="0" index="4" bw="1" slack="1"/>
<pin id="400" dir="0" index="5" bw="32" slack="0"/>
<pin id="401" dir="0" index="6" bw="32" slack="0"/>
<pin id="402" dir="0" index="7" bw="16" slack="1"/>
<pin id="403" dir="0" index="8" bw="32" slack="1"/>
<pin id="404" dir="0" index="9" bw="32" slack="1"/>
<pin id="405" dir="0" index="10" bw="32" slack="0"/>
<pin id="406" dir="0" index="11" bw="32" slack="0"/>
<pin id="407" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_225/11 StgValue_227/11 StgValue_230/11 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="192" slack="0"/>
<pin id="412" dir="0" index="1" bw="192" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/1 StgValue_140/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_100/1 StgValue_289/15 StgValue_297/16 StgValue_301/16 StgValue_370/55 StgValue_380/56 StgValue_386/56 StgValue_423/62 StgValue_427/62 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_108/1 StgValue_299/16 StgValue_382/56 StgValue_417/61 StgValue_425/62 StgValue_429/62 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_109/1 StgValue_300/16 StgValue_304/16 StgValue_383/56 StgValue_389/56 StgValue_426/62 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="192" slack="0"/>
<pin id="432" dir="0" index="1" bw="192" slack="1"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/2 StgValue_161/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="192" slack="0"/>
<pin id="437" dir="0" index="1" bw="192" slack="2"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_116/3 StgValue_163/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="192" slack="0"/>
<pin id="442" dir="0" index="1" bw="192" slack="3"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_119/4 StgValue_165/9 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="5"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_tile_load/6 num_tile_1/13 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="5"/>
<pin id="450" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="change_layout_prev_l_1/6 change_layout_prev_l/11 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="5"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ind_w_prev_1_load/6 ind_w_prev_1_load_1/11 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="5"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ind_w_t_prev_1_load/6 ind_w_t_prev_1_load_1/11 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="5"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_tile_prev_load/6 num_tile_prev_load_1/11 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="5"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cout_offset_prev_loa_1/6 cout_offset_prev_loa/11 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="5"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LAYER_OUT_W_HW_prev_1/6 LAYER_OUT_W_HW_prev_s/11 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="5"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LAYER_OUT_H_HW_prev_1/6 LAYER_OUT_H_HW_prev_s/11 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="5"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LAYER_IN_W_T_prev_lo_1/6 LAYER_IN_W_T_prev_lo/11 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="5"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LAYER_IN_H_T_prev_lo_1/6 LAYER_IN_H_T_prev_lo/11 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="5"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LAYER_OUT_NUM_T_prev_3/6 LAYER_OUT_NUM_T_prev_2/11 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_load_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="5"/>
<pin id="490" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="up_sample_prev_load/6 up_sample_prev_load_1/11 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="5"/>
<pin id="494" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="en_prev_load/6 en_prev_load_1/11 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="5"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_w_iter_prev_1_loa_1/6 in_w_iter_prev_1_loa/11 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_load_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="5"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_h_iter_prev_1_loa_1/6 in_h_iter_prev_1_loa/11 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_load_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="5"/>
<pin id="506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_iter_prev_1_load/6 num_iter_prev_1_load_1/11 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_load_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="10"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_w_iter_prev_load/11 in_w_iter_prev_load_1/12 in_w_iter_prev_load_4/14 in_w_iter_prev_load_3/54 in_w_iter_prev_load_2/61 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="10"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_h_iter_prev_load_1/11 in_h_iter_prev_load/11 in_h_iter_prev_load_2/12 in_h_iter_prev_load_5/13 in_h_iter_prev_load_4/19 in_h_iter_prev_load_3/60 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_load_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="11"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ind_w_t_prev_load/12 ind_w_t_prev_load_1/53 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_load_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="11"/>
<pin id="521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ind_w_prev_load/12 ind_w_prev_load_1/54 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="11"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_iter_prev_load/12 num_iter_prev_load_1/13 num_iter_prev_load_3/15 num_iter_prev_load_2/55 "/>
</bind>
</comp>

<comp id="525" class="1004" name="grp_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="3"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_h_iter_5/13 in_h_iter_4/19 in_h_iter/60 "/>
</bind>
</comp>

<comp id="530" class="1004" name="grp_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="4"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_w_iter_5/14 in_w_iter_4/54 in_w_iter/61 "/>
</bind>
</comp>

<comp id="535" class="1004" name="grp_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="0" index="1" bw="32" slack="13"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_282/14 StgValue_290/15 StgValue_298/16 StgValue_302/16 StgValue_408/60 StgValue_416/61 StgValue_424/62 StgValue_428/62 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_load_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="15"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_iter_i_i_load_2/16 layer_iter_i_i_load_1/56 layer_iter_i_i_load/62 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="layer_iter_5/16 layer_iter_4/56 layer_iter/62 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="0" index="1" bw="32" slack="49"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_371/55 StgValue_381/56 StgValue_387/56 StgValue_400/59 "/>
</bind>
</comp>

<comp id="552" class="1004" name="grp_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="0" index="1" bw="32" slack="49"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_373/55 StgValue_384/56 StgValue_390/56 StgValue_401/59 "/>
</bind>
</comp>

<comp id="556" class="1004" name="grp_store_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="0" index="1" bw="32" slack="49"/>
<pin id="559" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_374/55 StgValue_385/56 StgValue_391/56 StgValue_402/59 "/>
</bind>
</comp>

<comp id="560" class="1005" name="reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_tile_load num_tile_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ind_w_prev_1_load ind_w_prev_1_load_1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ind_w_t_prev_1_load ind_w_t_prev_1_load_1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_tile_prev_load num_tile_prev_load_1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cout_offset_prev_loa_1 cout_offset_prev_loa "/>
</bind>
</comp>

<comp id="585" class="1005" name="reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_OUT_W_HW_prev_1 LAYER_OUT_W_HW_prev_s "/>
</bind>
</comp>

<comp id="590" class="1005" name="reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_OUT_H_HW_prev_1 LAYER_OUT_H_HW_prev_s "/>
</bind>
</comp>

<comp id="595" class="1005" name="reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_IN_W_T_prev_lo_1 LAYER_IN_W_T_prev_lo "/>
</bind>
</comp>

<comp id="600" class="1005" name="reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_IN_H_T_prev_lo_1 LAYER_IN_H_T_prev_lo "/>
</bind>
</comp>

<comp id="605" class="1005" name="reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_OUT_NUM_T_prev_3 LAYER_OUT_NUM_T_prev_2 "/>
</bind>
</comp>

<comp id="610" class="1005" name="reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_w_iter_prev_1_loa_1 in_w_iter_prev_1_loa "/>
</bind>
</comp>

<comp id="615" class="1005" name="reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_h_iter_prev_1_loa_1 in_h_iter_prev_1_loa "/>
</bind>
</comp>

<comp id="620" class="1005" name="reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_iter_prev_1_load num_iter_prev_1_load_1 "/>
</bind>
</comp>

<comp id="625" class="1005" name="reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_h_iter_prev_load_1 in_h_iter_prev_load "/>
</bind>
</comp>

<comp id="630" class="1005" name="reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_h_iter_5 in_h_iter_4 in_h_iter "/>
</bind>
</comp>

<comp id="634" class="1005" name="reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_w_iter_5 in_w_iter_4 in_w_iter "/>
</bind>
</comp>

<comp id="638" class="1005" name="reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_iter_5 layer_iter "/>
</bind>
</comp>

<comp id="642" class="1004" name="grp_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="0" index="1" bw="32" slack="3"/>
<pin id="645" dir="1" index="2" bw="1" slack="34"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_321_i_i/14 tmp_320_i_i/20 tmp_315_i_i/61 "/>
</bind>
</comp>

<comp id="647" class="1004" name="grp_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="0" index="1" bw="32" slack="13"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_281/14 StgValue_364/54 StgValue_415/61 "/>
</bind>
</comp>

<comp id="652" class="1004" name="grp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="0" index="1" bw="32" slack="4"/>
<pin id="655" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_324_i_i/15 tmp_323_i_i/55 tmp_322_i_i/62 "/>
</bind>
</comp>

<comp id="657" class="1004" name="grp_store_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="0" index="1" bw="32" slack="14"/>
<pin id="660" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_291/15 StgValue_372/55 StgValue_430/62 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="0" index="1" bw="32" slack="13"/>
<pin id="665" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_331_i_i/17 tmp_325_i_i/63 "/>
</bind>
</comp>

<comp id="667" class="1004" name="StgValue_98_store_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="StgValue_99_store_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_99/1 "/>
</bind>
</comp>

<comp id="677" class="1004" name="StgValue_101_store_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_101/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="StgValue_102_store_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/1 "/>
</bind>
</comp>

<comp id="687" class="1004" name="StgValue_103_store_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_103/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="StgValue_104_store_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_104/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="StgValue_105_store_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="StgValue_106_store_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="0"/>
<pin id="705" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_106/1 "/>
</bind>
</comp>

<comp id="707" class="1004" name="StgValue_107_store_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_107/1 "/>
</bind>
</comp>

<comp id="712" class="1004" name="StgValue_110_store_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="32" slack="0"/>
<pin id="715" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_110/1 "/>
</bind>
</comp>

<comp id="717" class="1004" name="StgValue_111_store_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="0"/>
<pin id="720" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_111/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="StgValue_112_store_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="32" slack="0"/>
<pin id="725" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_112/1 "/>
</bind>
</comp>

<comp id="727" class="1004" name="LAYER_BATCH_V_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="192" slack="0"/>
<pin id="730" dir="0" index="2" bw="9" slack="0"/>
<pin id="731" dir="0" index="3" bw="9" slack="0"/>
<pin id="732" dir="1" index="4" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_BATCH_V/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="num_tile_prev_2_load_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="5"/>
<pin id="739" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_tile_prev_2/6 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="744" class="1004" name="p_Val2_16_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="192" slack="9"/>
<pin id="746" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_16/10 "/>
</bind>
</comp>

<comp id="747" class="1004" name="p_Val2_17_load_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="192" slack="9"/>
<pin id="749" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_17/10 "/>
</bind>
</comp>

<comp id="750" class="1004" name="COUT_OFFSET_V_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="0" index="1" bw="192" slack="0"/>
<pin id="753" dir="0" index="2" bw="8" slack="0"/>
<pin id="754" dir="0" index="3" bw="8" slack="0"/>
<pin id="755" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="COUT_OFFSET_V/10 "/>
</bind>
</comp>

<comp id="760" class="1004" name="STRIDE_V_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="0"/>
<pin id="762" dir="0" index="1" bw="192" slack="0"/>
<pin id="763" dir="0" index="2" bw="9" slack="0"/>
<pin id="764" dir="0" index="3" bw="9" slack="0"/>
<pin id="765" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="STRIDE_V/10 "/>
</bind>
</comp>

<comp id="770" class="1004" name="LAYER_IN_NUM_T_V_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="0"/>
<pin id="772" dir="0" index="1" bw="192" slack="0"/>
<pin id="773" dir="0" index="2" bw="8" slack="0"/>
<pin id="774" dir="0" index="3" bw="8" slack="0"/>
<pin id="775" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_IN_NUM_T_V/10 "/>
</bind>
</comp>

<comp id="780" class="1004" name="LAYER_OUT_NUM_T_V_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="0"/>
<pin id="782" dir="0" index="1" bw="192" slack="0"/>
<pin id="783" dir="0" index="2" bw="8" slack="0"/>
<pin id="784" dir="0" index="3" bw="8" slack="0"/>
<pin id="785" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_OUT_NUM_T_V/10 "/>
</bind>
</comp>

<comp id="790" class="1004" name="LAYER_IN_H_T_V_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="0"/>
<pin id="792" dir="0" index="1" bw="192" slack="0"/>
<pin id="793" dir="0" index="2" bw="8" slack="0"/>
<pin id="794" dir="0" index="3" bw="8" slack="0"/>
<pin id="795" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_IN_H_T_V/10 "/>
</bind>
</comp>

<comp id="800" class="1004" name="LAYER_IN_W_T_V_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="192" slack="0"/>
<pin id="803" dir="0" index="2" bw="9" slack="0"/>
<pin id="804" dir="0" index="3" bw="9" slack="0"/>
<pin id="805" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_IN_W_T_V/10 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_540_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="192" slack="0"/>
<pin id="813" dir="0" index="2" bw="5" slack="0"/>
<pin id="814" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_540/10 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_306_i_i_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="0" index="1" bw="32" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_306_i_i/10 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_541_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="192" slack="0"/>
<pin id="827" dir="0" index="2" bw="4" slack="0"/>
<pin id="828" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_541/10 "/>
</bind>
</comp>

<comp id="832" class="1004" name="en_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="en/10 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_542_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="2" slack="0"/>
<pin id="840" dir="0" index="1" bw="192" slack="0"/>
<pin id="841" dir="0" index="2" bw="1" slack="0"/>
<pin id="842" dir="0" index="3" bw="3" slack="0"/>
<pin id="843" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_542/10 "/>
</bind>
</comp>

<comp id="848" class="1004" name="max_pool_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="2" slack="0"/>
<pin id="850" dir="0" index="1" bw="2" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="max_pool/10 "/>
</bind>
</comp>

<comp id="854" class="1004" name="up_sample_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="192" slack="0"/>
<pin id="857" dir="0" index="2" bw="4" slack="0"/>
<pin id="858" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="up_sample/10 "/>
</bind>
</comp>

<comp id="862" class="1004" name="p_Val2_14_load_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="192" slack="10"/>
<pin id="864" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_14/11 "/>
</bind>
</comp>

<comp id="865" class="1004" name="p_Val2_15_load_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="192" slack="10"/>
<pin id="867" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_15/11 "/>
</bind>
</comp>

<comp id="868" class="1004" name="LAYER_OUT_H_HW_V_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="0"/>
<pin id="870" dir="0" index="1" bw="192" slack="0"/>
<pin id="871" dir="0" index="2" bw="9" slack="0"/>
<pin id="872" dir="0" index="3" bw="9" slack="0"/>
<pin id="873" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_OUT_H_HW_V/11 "/>
</bind>
</comp>

<comp id="878" class="1004" name="LAYER_OUT_W_HW_V_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="0" index="1" bw="192" slack="0"/>
<pin id="881" dir="0" index="2" bw="9" slack="0"/>
<pin id="882" dir="0" index="3" bw="9" slack="0"/>
<pin id="883" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_OUT_W_HW_V/11 "/>
</bind>
</comp>

<comp id="888" class="1004" name="LAYER_IN_NUM_V_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="192" slack="0"/>
<pin id="890" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LAYER_IN_NUM_V/11 "/>
</bind>
</comp>

<comp id="892" class="1004" name="LAYER_OUT_NUM_V_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="0"/>
<pin id="894" dir="0" index="1" bw="192" slack="0"/>
<pin id="895" dir="0" index="2" bw="7" slack="0"/>
<pin id="896" dir="0" index="3" bw="7" slack="0"/>
<pin id="897" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_OUT_NUM_V/11 "/>
</bind>
</comp>

<comp id="902" class="1004" name="LAYER_IN_H_V_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="0"/>
<pin id="904" dir="0" index="1" bw="192" slack="0"/>
<pin id="905" dir="0" index="2" bw="8" slack="0"/>
<pin id="906" dir="0" index="3" bw="8" slack="0"/>
<pin id="907" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_IN_H_V/11 "/>
</bind>
</comp>

<comp id="912" class="1004" name="LAYER_IN_W_V_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="0"/>
<pin id="914" dir="0" index="1" bw="192" slack="0"/>
<pin id="915" dir="0" index="2" bw="8" slack="0"/>
<pin id="916" dir="0" index="3" bw="8" slack="0"/>
<pin id="917" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_IN_W_V/11 "/>
</bind>
</comp>

<comp id="922" class="1004" name="LAYER_OUT_H_V_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="0"/>
<pin id="924" dir="0" index="1" bw="192" slack="0"/>
<pin id="925" dir="0" index="2" bw="9" slack="0"/>
<pin id="926" dir="0" index="3" bw="9" slack="0"/>
<pin id="927" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_OUT_H_V/11 "/>
</bind>
</comp>

<comp id="933" class="1004" name="LAYER_OUT_W_V_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="0"/>
<pin id="935" dir="0" index="1" bw="192" slack="0"/>
<pin id="936" dir="0" index="2" bw="9" slack="0"/>
<pin id="937" dir="0" index="3" bw="9" slack="0"/>
<pin id="938" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_OUT_W_V/11 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_i_i_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="10" slack="0"/>
<pin id="946" dir="0" index="1" bw="1" slack="1"/>
<pin id="947" dir="0" index="2" bw="1" slack="0"/>
<pin id="948" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_i/11 "/>
</bind>
</comp>

<comp id="951" class="1004" name="p_Result_s_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="10" slack="0"/>
<pin id="953" dir="0" index="1" bw="10" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_307_i_i_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="0"/>
<pin id="959" dir="0" index="1" bw="32" slack="0"/>
<pin id="960" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_307_i_i/11 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_308_i_i_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="0"/>
<pin id="965" dir="0" index="1" bw="32" slack="1"/>
<pin id="966" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_308_i_i/11 "/>
</bind>
</comp>

<comp id="968" class="1004" name="or_cond_i_i_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond_i_i/11 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_309_i_i_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="0"/>
<pin id="976" dir="0" index="1" bw="32" slack="0"/>
<pin id="977" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_309_i_i/11 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_310_i_i_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="0"/>
<pin id="982" dir="0" index="1" bw="32" slack="1"/>
<pin id="983" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_310_i_i/11 "/>
</bind>
</comp>

<comp id="985" class="1004" name="p_i_i_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="1" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_i_i/11 "/>
</bind>
</comp>

<comp id="991" class="1004" name="change_layout_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="change_layout/11 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_311_i_i_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="10" slack="0"/>
<pin id="999" dir="0" index="1" bw="10" slack="0"/>
<pin id="1000" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_311_i_i/11 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_312_i_i_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="5"/>
<pin id="1005" dir="0" index="1" bw="32" slack="0"/>
<pin id="1006" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_312_i_i/11 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="task_cnt_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="6"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="task_cnt/12 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="LAYER_OUT_NUM_T_prev_1_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="16" slack="2"/>
<pin id="1017" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="LAYER_OUT_NUM_T_prev_1/12 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="StgValue_247_store_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="0"/>
<pin id="1020" dir="0" index="1" bw="32" slack="11"/>
<pin id="1021" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_247/12 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="StgValue_248_store_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="0"/>
<pin id="1025" dir="0" index="1" bw="32" slack="11"/>
<pin id="1026" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_248/12 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="StgValue_249_store_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="0"/>
<pin id="1030" dir="0" index="1" bw="32" slack="11"/>
<pin id="1031" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_249/12 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="StgValue_250_store_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="2"/>
<pin id="1035" dir="0" index="1" bw="1" slack="11"/>
<pin id="1036" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_250/12 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="StgValue_251_store_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="2"/>
<pin id="1039" dir="0" index="1" bw="1" slack="11"/>
<pin id="1040" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_251/12 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="StgValue_252_store_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="16" slack="0"/>
<pin id="1043" dir="0" index="1" bw="32" slack="11"/>
<pin id="1044" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_252/12 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="StgValue_253_store_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="2"/>
<pin id="1048" dir="0" index="1" bw="32" slack="11"/>
<pin id="1049" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_253/12 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="StgValue_254_store_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="2"/>
<pin id="1052" dir="0" index="1" bw="32" slack="11"/>
<pin id="1053" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_254/12 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="StgValue_255_store_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="1"/>
<pin id="1056" dir="0" index="1" bw="32" slack="11"/>
<pin id="1057" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_255/12 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="StgValue_256_store_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="1"/>
<pin id="1060" dir="0" index="1" bw="32" slack="11"/>
<pin id="1061" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_256/12 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="StgValue_257_store_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="2"/>
<pin id="1064" dir="0" index="1" bw="32" slack="11"/>
<pin id="1065" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_257/12 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="StgValue_258_store_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="0"/>
<pin id="1068" dir="0" index="1" bw="32" slack="11"/>
<pin id="1069" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_258/12 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="StgValue_259_store_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="6"/>
<pin id="1073" dir="0" index="1" bw="32" slack="11"/>
<pin id="1074" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_259/12 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="StgValue_260_store_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="0"/>
<pin id="1077" dir="0" index="1" bw="32" slack="11"/>
<pin id="1078" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_260/12 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="StgValue_261_store_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="0"/>
<pin id="1082" dir="0" index="1" bw="32" slack="11"/>
<pin id="1083" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_261/12 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="StgValue_262_store_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="0" index="1" bw="1" slack="11"/>
<pin id="1088" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_262/12 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="brmerge_i_i_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="2"/>
<pin id="1091" dir="0" index="1" bw="1" slack="2"/>
<pin id="1092" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/12 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="grp_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="2"/>
<pin id="1095" dir="0" index="1" bw="32" slack="3"/>
<pin id="1096" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="ret_V/13 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="tmp_317_i_i_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="31" slack="0"/>
<pin id="1099" dir="0" index="1" bw="192" slack="3"/>
<pin id="1100" dir="0" index="2" bw="9" slack="0"/>
<pin id="1101" dir="0" index="3" bw="9" slack="0"/>
<pin id="1102" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_317_i_i/13 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="tmp_354_i_i_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="31" slack="0"/>
<pin id="1108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_354_i_i/13 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="tmp_318_i_i_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="0"/>
<pin id="1112" dir="0" index="1" bw="32" slack="2"/>
<pin id="1113" dir="1" index="2" bw="1" slack="35"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_318_i_i/13 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_313_i_i_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="16" slack="3"/>
<pin id="1117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_313_i_i/13 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="num_iter_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="0"/>
<pin id="1120" dir="0" index="1" bw="32" slack="0"/>
<pin id="1121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_iter/13 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_328_i_i_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="16" slack="5"/>
<pin id="1126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_328_i_i/15 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="num_iter_2_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="16" slack="0"/>
<pin id="1129" dir="0" index="1" bw="32" slack="0"/>
<pin id="1130" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_iter_2/15 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="tmp_329_i_i_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="32" slack="1"/>
<pin id="1135" dir="0" index="1" bw="32" slack="5"/>
<pin id="1136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_329_i_i/16 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="StgValue_303_store_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="0" index="1" bw="32" slack="15"/>
<pin id="1140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_303/16 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="p_5_i_i_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="1"/>
<pin id="1143" dir="0" index="1" bw="32" slack="0"/>
<pin id="1144" dir="0" index="2" bw="32" slack="2"/>
<pin id="1145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_5_i_i/18 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="StgValue_308_store_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="0"/>
<pin id="1150" dir="0" index="1" bw="32" slack="17"/>
<pin id="1151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_308/18 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="num_tile_2_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="32" slack="42"/>
<pin id="1155" dir="0" index="1" bw="1" slack="0"/>
<pin id="1156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_tile_2/53 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="p_1713_v_cast_cast_ca_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="35"/>
<pin id="1160" dir="0" index="1" bw="32" slack="0"/>
<pin id="1161" dir="0" index="2" bw="32" slack="0"/>
<pin id="1162" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1713_v_cast_cast_ca/53 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="p_4_i_i_61_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="3" slack="0"/>
<pin id="1167" dir="0" index="1" bw="32" slack="0"/>
<pin id="1168" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_4_i_i_61/53 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="tmp_316_i_i_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="1"/>
<pin id="1173" dir="0" index="1" bw="32" slack="1"/>
<pin id="1174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_316_i_i/54 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="tmp_319_i_i_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="1"/>
<pin id="1177" dir="0" index="1" bw="32" slack="0"/>
<pin id="1178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_319_i_i/54 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="ind_w_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="1"/>
<pin id="1182" dir="0" index="1" bw="32" slack="0"/>
<pin id="1183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ind_w/54 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="p_ind_w_i_i_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="0"/>
<pin id="1187" dir="0" index="1" bw="32" slack="0"/>
<pin id="1188" dir="0" index="2" bw="32" slack="0"/>
<pin id="1189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_ind_w_i_i/54 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="p_i_i_62_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="0"/>
<pin id="1195" dir="0" index="1" bw="32" slack="0"/>
<pin id="1196" dir="0" index="2" bw="32" slack="1"/>
<pin id="1197" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i_i_62/54 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="num_tile_1_i_i_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="0"/>
<pin id="1202" dir="0" index="1" bw="32" slack="0"/>
<pin id="1203" dir="0" index="2" bw="32" slack="1"/>
<pin id="1204" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_tile_1_i_i/54 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="ind_w_2_i_i_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="32" slack="0"/>
<pin id="1210" dir="0" index="2" bw="32" slack="0"/>
<pin id="1211" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ind_w_2_i_i/54 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="ind_w_t_3_i_i_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="0"/>
<pin id="1217" dir="0" index="1" bw="32" slack="0"/>
<pin id="1218" dir="0" index="2" bw="32" slack="1"/>
<pin id="1219" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ind_w_t_3_i_i/54 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="tmp_326_i_i_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="16" slack="40"/>
<pin id="1224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_326_i_i/55 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="num_iter_1_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="16" slack="0"/>
<pin id="1227" dir="0" index="1" bw="32" slack="0"/>
<pin id="1228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_iter_1/55 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="tmp_327_i_i_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="1"/>
<pin id="1233" dir="0" index="1" bw="32" slack="40"/>
<pin id="1234" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_327_i_i/56 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="StgValue_388_store_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="1"/>
<pin id="1237" dir="0" index="1" bw="32" slack="50"/>
<pin id="1238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_388/56 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="tmp_330_i_i_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="1"/>
<pin id="1241" dir="0" index="1" bw="32" slack="48"/>
<pin id="1242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_330_i_i/57 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="p_6_i_i_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="1"/>
<pin id="1245" dir="0" index="1" bw="32" slack="0"/>
<pin id="1246" dir="0" index="2" bw="32" slack="2"/>
<pin id="1247" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_6_i_i/58 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="StgValue_395_store_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="0"/>
<pin id="1251" dir="0" index="1" bw="32" slack="52"/>
<pin id="1252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_395/58 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="tmp_314_i_i_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="1"/>
<pin id="1256" dir="0" index="1" bw="32" slack="3"/>
<pin id="1257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_314_i_i/60 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="StgValue_409_store_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="32" slack="1"/>
<pin id="1260" dir="0" index="1" bw="32" slack="13"/>
<pin id="1261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_409/60 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="p_4_i_i_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="1"/>
<pin id="1264" dir="0" index="1" bw="32" slack="0"/>
<pin id="1265" dir="0" index="2" bw="32" slack="2"/>
<pin id="1266" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_4_i_i/64 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="StgValue_434_store_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="0"/>
<pin id="1271" dir="0" index="1" bw="32" slack="17"/>
<pin id="1272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_434/64 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="layer_iter_i_i_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="0"/>
<pin id="1276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="layer_iter_i_i "/>
</bind>
</comp>

<comp id="1283" class="1005" name="ind_w_t_prev_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="32" slack="0"/>
<pin id="1285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ind_w_t_prev "/>
</bind>
</comp>

<comp id="1290" class="1005" name="ind_w_prev_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="0"/>
<pin id="1292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ind_w_prev "/>
</bind>
</comp>

<comp id="1297" class="1005" name="in_w_iter_prev_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="0"/>
<pin id="1299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="in_w_iter_prev "/>
</bind>
</comp>

<comp id="1304" class="1005" name="num_iter_prev_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="0"/>
<pin id="1306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_iter_prev "/>
</bind>
</comp>

<comp id="1313" class="1005" name="change_layout_prev_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="0"/>
<pin id="1315" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="change_layout_prev "/>
</bind>
</comp>

<comp id="1320" class="1005" name="ind_w_prev_1_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="32" slack="0"/>
<pin id="1322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ind_w_prev_1 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="ind_w_t_prev_1_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="32" slack="0"/>
<pin id="1329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ind_w_t_prev_1 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="num_tile_prev_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="0"/>
<pin id="1336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_tile_prev "/>
</bind>
</comp>

<comp id="1341" class="1005" name="num_tile_prev_1_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="0"/>
<pin id="1343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_tile_prev_1 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="num_tile_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="32" slack="0"/>
<pin id="1351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_tile "/>
</bind>
</comp>

<comp id="1356" class="1005" name="cout_offset_prev_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="5"/>
<pin id="1358" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="cout_offset_prev "/>
</bind>
</comp>

<comp id="1362" class="1005" name="LAYER_OUT_W_HW_prev_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="32" slack="5"/>
<pin id="1364" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="LAYER_OUT_W_HW_prev "/>
</bind>
</comp>

<comp id="1368" class="1005" name="LAYER_OUT_H_HW_prev_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="32" slack="5"/>
<pin id="1370" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="LAYER_OUT_H_HW_prev "/>
</bind>
</comp>

<comp id="1374" class="1005" name="LAYER_IN_W_T_prev_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="32" slack="5"/>
<pin id="1376" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="LAYER_IN_W_T_prev "/>
</bind>
</comp>

<comp id="1380" class="1005" name="LAYER_IN_H_T_prev_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="5"/>
<pin id="1382" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="LAYER_IN_H_T_prev "/>
</bind>
</comp>

<comp id="1386" class="1005" name="LAYER_OUT_NUM_T_prev_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="32" slack="5"/>
<pin id="1388" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="LAYER_OUT_NUM_T_prev "/>
</bind>
</comp>

<comp id="1392" class="1005" name="up_sample_prev_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="5"/>
<pin id="1394" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="up_sample_prev "/>
</bind>
</comp>

<comp id="1398" class="1005" name="en_prev_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="5"/>
<pin id="1400" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="en_prev "/>
</bind>
</comp>

<comp id="1404" class="1005" name="in_w_iter_prev_1_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="32" slack="0"/>
<pin id="1406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="in_w_iter_prev_1 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="in_h_iter_prev_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="32" slack="0"/>
<pin id="1413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="in_h_iter_prev "/>
</bind>
</comp>

<comp id="1418" class="1005" name="in_h_iter_prev_1_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="0"/>
<pin id="1420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="in_h_iter_prev_1 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="num_iter_prev_1_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="32" slack="0"/>
<pin id="1427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_iter_prev_1 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="tmp_V_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="192" slack="0"/>
<pin id="1434" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1438" class="1005" name="tmp_V_67_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="192" slack="1"/>
<pin id="1440" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_67 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="tmp_V_68_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="192" slack="2"/>
<pin id="1446" dir="1" index="1" bw="192" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_68 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="tmp_V_69_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="192" slack="3"/>
<pin id="1452" dir="1" index="1" bw="192" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_69 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="global_cout_V_offset_10_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="58" slack="5"/>
<pin id="1458" dir="1" index="1" bw="58" slack="5"/>
</pin_list>
<bind>
<opset="global_cout_V_offset_10 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="LAYER_BATCH_V_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="32" slack="13"/>
<pin id="1463" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="LAYER_BATCH_V "/>
</bind>
</comp>

<comp id="1467" class="1005" name="num_tile_prev_2_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="32" slack="6"/>
<pin id="1469" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="num_tile_prev_2 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="tmp_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="1" slack="1"/>
<pin id="1475" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1477" class="1005" name="change_layout_prev_l_1_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="1" slack="1"/>
<pin id="1479" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="change_layout_prev_l_1 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="up_sample_prev_load_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="1" slack="1"/>
<pin id="1484" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="up_sample_prev_load "/>
</bind>
</comp>

<comp id="1487" class="1005" name="en_prev_load_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="1" slack="1"/>
<pin id="1489" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="en_prev_load "/>
</bind>
</comp>

<comp id="1492" class="1005" name="p_Val2_17_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="192" slack="3"/>
<pin id="1494" dir="1" index="1" bw="192" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_17 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="COUT_OFFSET_V_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="32" slack="2"/>
<pin id="1499" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="COUT_OFFSET_V "/>
</bind>
</comp>

<comp id="1502" class="1005" name="LAYER_IN_NUM_T_V_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="16" slack="3"/>
<pin id="1504" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="LAYER_IN_NUM_T_V "/>
</bind>
</comp>

<comp id="1507" class="1005" name="LAYER_OUT_NUM_T_V_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="16" slack="1"/>
<pin id="1509" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_OUT_NUM_T_V "/>
</bind>
</comp>

<comp id="1515" class="1005" name="LAYER_IN_H_T_V_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="32" slack="1"/>
<pin id="1517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_IN_H_T_V "/>
</bind>
</comp>

<comp id="1524" class="1005" name="LAYER_IN_W_T_V_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="32" slack="1"/>
<pin id="1526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_IN_W_T_V "/>
</bind>
</comp>

<comp id="1532" class="1005" name="tmp_540_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="1" slack="1"/>
<pin id="1534" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_540 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="tmp_306_i_i_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="1" slack="3"/>
<pin id="1539" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_306_i_i "/>
</bind>
</comp>

<comp id="1541" class="1005" name="en_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="1" slack="1"/>
<pin id="1543" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="en "/>
</bind>
</comp>

<comp id="1547" class="1005" name="max_pool_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="1" slack="2"/>
<pin id="1549" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="max_pool "/>
</bind>
</comp>

<comp id="1552" class="1005" name="up_sample_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="1" slack="1"/>
<pin id="1554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="up_sample "/>
</bind>
</comp>

<comp id="1559" class="1005" name="LAYER_OUT_H_HW_V_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="32" slack="1"/>
<pin id="1561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_OUT_H_HW_V "/>
</bind>
</comp>

<comp id="1564" class="1005" name="LAYER_OUT_W_HW_V_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="32" slack="1"/>
<pin id="1566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_OUT_W_HW_V "/>
</bind>
</comp>

<comp id="1570" class="1005" name="LAYER_IN_NUM_V_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="32" slack="3"/>
<pin id="1572" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="LAYER_IN_NUM_V "/>
</bind>
</comp>

<comp id="1575" class="1005" name="LAYER_OUT_NUM_V_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="32" slack="5"/>
<pin id="1577" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="LAYER_OUT_NUM_V "/>
</bind>
</comp>

<comp id="1581" class="1005" name="LAYER_IN_H_V_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="32" slack="2"/>
<pin id="1583" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="LAYER_IN_H_V "/>
</bind>
</comp>

<comp id="1587" class="1005" name="LAYER_IN_W_V_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="32" slack="4"/>
<pin id="1589" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="LAYER_IN_W_V "/>
</bind>
</comp>

<comp id="1592" class="1005" name="LAYER_OUT_H_V_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="32" slack="1"/>
<pin id="1594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_OUT_H_V "/>
</bind>
</comp>

<comp id="1597" class="1005" name="LAYER_OUT_W_V_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="32" slack="1"/>
<pin id="1599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_OUT_W_V "/>
</bind>
</comp>

<comp id="1602" class="1005" name="p_Result_s_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="1" slack="1"/>
<pin id="1604" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1607" class="1005" name="change_layout_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="1" slack="1"/>
<pin id="1609" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="change_layout "/>
</bind>
</comp>

<comp id="1612" class="1005" name="tmp_311_i_i_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="1" slack="1"/>
<pin id="1614" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_311_i_i "/>
</bind>
</comp>

<comp id="1616" class="1005" name="tmp_312_i_i_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="1" slack="1"/>
<pin id="1618" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_312_i_i "/>
</bind>
</comp>

<comp id="1620" class="1005" name="in_w_iter_prev_load_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="32" slack="1"/>
<pin id="1622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_w_iter_prev_load "/>
</bind>
</comp>

<comp id="1625" class="1005" name="change_layout_prev_l_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="1" slack="1"/>
<pin id="1627" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="change_layout_prev_l "/>
</bind>
</comp>

<comp id="1630" class="1005" name="up_sample_prev_load_1_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="1" slack="1"/>
<pin id="1632" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="up_sample_prev_load_1 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="en_prev_load_1_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="1" slack="1"/>
<pin id="1637" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="en_prev_load_1 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="brmerge_i_i_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="1" slack="1"/>
<pin id="1642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge_i_i "/>
</bind>
</comp>

<comp id="1644" class="1005" name="tmp_318_i_i_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="1" slack="35"/>
<pin id="1646" dir="1" index="1" bw="1" slack="35"/>
</pin_list>
<bind>
<opset="tmp_318_i_i "/>
</bind>
</comp>

<comp id="1649" class="1005" name="num_iter_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="32" slack="1"/>
<pin id="1651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_iter "/>
</bind>
</comp>

<comp id="1661" class="1005" name="num_iter_2_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="32" slack="1"/>
<pin id="1663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_iter_2 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="tmp_331_i_i_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="1" slack="1"/>
<pin id="1672" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_331_i_i "/>
</bind>
</comp>

<comp id="1676" class="1005" name="tmp_320_i_i_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="1" slack="34"/>
<pin id="1678" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_320_i_i "/>
</bind>
</comp>

<comp id="1680" class="1005" name="ind_w_t_prev_load_1_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="32" slack="1"/>
<pin id="1682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ind_w_t_prev_load_1 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="num_tile_2_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="32" slack="1"/>
<pin id="1687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_tile_2 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="ret_V_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="32" slack="1"/>
<pin id="1694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1697" class="1005" name="p_4_i_i_61_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="32" slack="1"/>
<pin id="1699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_4_i_i_61 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="num_tile_1_i_i_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="32" slack="1"/>
<pin id="1705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_tile_1_i_i "/>
</bind>
</comp>

<comp id="1708" class="1005" name="ind_w_2_i_i_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="32" slack="1"/>
<pin id="1710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ind_w_2_i_i "/>
</bind>
</comp>

<comp id="1713" class="1005" name="ind_w_t_3_i_i_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="32" slack="1"/>
<pin id="1715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ind_w_t_3_i_i "/>
</bind>
</comp>

<comp id="1718" class="1005" name="tmp_323_i_i_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="1" slack="3"/>
<pin id="1720" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_323_i_i "/>
</bind>
</comp>

<comp id="1722" class="1005" name="num_iter_1_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="32" slack="1"/>
<pin id="1724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_iter_1 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="tmp_327_i_i_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="1" slack="2"/>
<pin id="1730" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_327_i_i "/>
</bind>
</comp>

<comp id="1732" class="1005" name="layer_iter_4_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="32" slack="1"/>
<pin id="1734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_iter_4 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="tmp_330_i_i_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="1" slack="1"/>
<pin id="1740" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_330_i_i "/>
</bind>
</comp>

<comp id="1753" class="1005" name="tmp_325_i_i_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="1" slack="1"/>
<pin id="1755" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_325_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="254" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="18" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="250" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="285"><net_src comp="277" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="289"><net_src comp="108" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="317"><net_src comp="273" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="318"><net_src comp="286" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="319"><net_src comp="273" pin="1"/><net_sink comp="291" pin=4"/></net>

<net id="320"><net_src comp="273" pin="1"/><net_sink comp="291" pin=6"/></net>

<net id="321"><net_src comp="273" pin="1"/><net_sink comp="291" pin=8"/></net>

<net id="322"><net_src comp="108" pin="0"/><net_sink comp="291" pin=10"/></net>

<net id="323"><net_src comp="273" pin="1"/><net_sink comp="291" pin=12"/></net>

<net id="324"><net_src comp="273" pin="1"/><net_sink comp="291" pin=14"/></net>

<net id="325"><net_src comp="286" pin="1"/><net_sink comp="291" pin=16"/></net>

<net id="326"><net_src comp="273" pin="1"/><net_sink comp="291" pin=18"/></net>

<net id="327"><net_src comp="273" pin="1"/><net_sink comp="291" pin=20"/></net>

<net id="328"><net_src comp="273" pin="1"/><net_sink comp="291" pin=22"/></net>

<net id="329"><net_src comp="291" pin="24"/><net_sink comp="286" pin=0"/></net>

<net id="333"><net_src comp="18" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="361"><net_src comp="330" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="362"><net_src comp="330" pin="1"/><net_sink comp="335" pin=4"/></net>

<net id="363"><net_src comp="330" pin="1"/><net_sink comp="335" pin=6"/></net>

<net id="364"><net_src comp="330" pin="1"/><net_sink comp="335" pin=8"/></net>

<net id="365"><net_src comp="330" pin="1"/><net_sink comp="335" pin=12"/></net>

<net id="366"><net_src comp="330" pin="1"/><net_sink comp="335" pin=14"/></net>

<net id="367"><net_src comp="330" pin="1"/><net_sink comp="335" pin=18"/></net>

<net id="368"><net_src comp="330" pin="1"/><net_sink comp="335" pin=20"/></net>

<net id="369"><net_src comp="330" pin="1"/><net_sink comp="335" pin=22"/></net>

<net id="370"><net_src comp="335" pin="24"/><net_sink comp="330" pin=0"/></net>

<net id="392"><net_src comp="60" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="393"><net_src comp="4" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="408"><net_src comp="102" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="409"><net_src comp="0" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="414"><net_src comp="232" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="16" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="16" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="16" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="232" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="232" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="232" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="451"><net_src comp="448" pin="1"/><net_sink comp="371" pin=18"/></net>

<net id="455"><net_src comp="452" pin="1"/><net_sink comp="371" pin=16"/></net>

<net id="459"><net_src comp="456" pin="1"/><net_sink comp="371" pin=15"/></net>

<net id="463"><net_src comp="460" pin="1"/><net_sink comp="371" pin=14"/></net>

<net id="467"><net_src comp="464" pin="1"/><net_sink comp="371" pin=17"/></net>

<net id="471"><net_src comp="468" pin="1"/><net_sink comp="371" pin=13"/></net>

<net id="475"><net_src comp="472" pin="1"/><net_sink comp="371" pin=12"/></net>

<net id="479"><net_src comp="476" pin="1"/><net_sink comp="371" pin=11"/></net>

<net id="483"><net_src comp="480" pin="1"/><net_sink comp="371" pin=10"/></net>

<net id="487"><net_src comp="484" pin="1"/><net_sink comp="371" pin=9"/></net>

<net id="491"><net_src comp="488" pin="1"/><net_sink comp="371" pin=5"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="371" pin=4"/></net>

<net id="499"><net_src comp="496" pin="1"/><net_sink comp="371" pin=8"/></net>

<net id="503"><net_src comp="500" pin="1"/><net_sink comp="371" pin=7"/></net>

<net id="507"><net_src comp="504" pin="1"/><net_sink comp="371" pin=6"/></net>

<net id="511"><net_src comp="508" pin="1"/><net_sink comp="394" pin=11"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="394" pin=10"/></net>

<net id="529"><net_src comp="512" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="508" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="546"><net_src comp="539" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="8" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="563"><net_src comp="445" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="568"><net_src comp="452" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="371" pin=16"/></net>

<net id="573"><net_src comp="456" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="371" pin=15"/></net>

<net id="578"><net_src comp="460" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="371" pin=14"/></net>

<net id="583"><net_src comp="464" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="371" pin=17"/></net>

<net id="588"><net_src comp="468" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="371" pin=13"/></net>

<net id="593"><net_src comp="472" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="371" pin=12"/></net>

<net id="598"><net_src comp="476" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="371" pin=11"/></net>

<net id="603"><net_src comp="480" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="371" pin=10"/></net>

<net id="608"><net_src comp="484" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="371" pin=9"/></net>

<net id="613"><net_src comp="496" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="371" pin=8"/></net>

<net id="618"><net_src comp="500" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="371" pin=7"/></net>

<net id="623"><net_src comp="504" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="371" pin=6"/></net>

<net id="628"><net_src comp="512" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="394" pin=10"/></net>

<net id="633"><net_src comp="525" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="530" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="542" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="630" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="630" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="656"><net_src comp="634" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="634" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="638" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="16" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="676"><net_src comp="16" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="16" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="16" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="691"><net_src comp="16" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="696"><net_src comp="16" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="16" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="706"><net_src comp="16" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="711"><net_src comp="18" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="16" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="721"><net_src comp="16" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="16" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="733"><net_src comp="20" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="232" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="22" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="736"><net_src comp="24" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="743"><net_src comp="445" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="756"><net_src comp="20" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="744" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="62" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="759"><net_src comp="64" pin="0"/><net_sink comp="750" pin=3"/></net>

<net id="766"><net_src comp="20" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="744" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="768"><net_src comp="22" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="769"><net_src comp="24" pin="0"/><net_sink comp="760" pin=3"/></net>

<net id="776"><net_src comp="66" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="747" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="778"><net_src comp="68" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="779"><net_src comp="70" pin="0"/><net_sink comp="770" pin=3"/></net>

<net id="786"><net_src comp="66" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="747" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="788"><net_src comp="72" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="789"><net_src comp="74" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="796"><net_src comp="20" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="747" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="798"><net_src comp="62" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="799"><net_src comp="64" pin="0"/><net_sink comp="790" pin=3"/></net>

<net id="806"><net_src comp="20" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="747" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="808"><net_src comp="76" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="809"><net_src comp="78" pin="0"/><net_sink comp="800" pin=3"/></net>

<net id="815"><net_src comp="80" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="747" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="817"><net_src comp="82" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="822"><net_src comp="760" pin="4"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="32" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="829"><net_src comp="80" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="747" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="84" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="836"><net_src comp="818" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="824" pin="3"/><net_sink comp="832" pin=1"/></net>

<net id="844"><net_src comp="86" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="747" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="846"><net_src comp="8" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="847"><net_src comp="32" pin="0"/><net_sink comp="838" pin=3"/></net>

<net id="852"><net_src comp="838" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="88" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="859"><net_src comp="80" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="747" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="861"><net_src comp="90" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="874"><net_src comp="20" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="862" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="876"><net_src comp="76" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="877"><net_src comp="78" pin="0"/><net_sink comp="868" pin=3"/></net>

<net id="884"><net_src comp="20" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="862" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="886"><net_src comp="22" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="887"><net_src comp="24" pin="0"/><net_sink comp="878" pin=3"/></net>

<net id="891"><net_src comp="865" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="898"><net_src comp="20" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="865" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="900"><net_src comp="92" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="901"><net_src comp="94" pin="0"/><net_sink comp="892" pin=3"/></net>

<net id="908"><net_src comp="20" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="865" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="910"><net_src comp="68" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="911"><net_src comp="74" pin="0"/><net_sink comp="902" pin=3"/></net>

<net id="918"><net_src comp="20" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="865" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="920"><net_src comp="62" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="921"><net_src comp="64" pin="0"/><net_sink comp="912" pin=3"/></net>

<net id="928"><net_src comp="20" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="865" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="930"><net_src comp="76" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="931"><net_src comp="78" pin="0"/><net_sink comp="922" pin=3"/></net>

<net id="932"><net_src comp="922" pin="4"/><net_sink comp="394" pin=5"/></net>

<net id="939"><net_src comp="20" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="865" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="941"><net_src comp="22" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="942"><net_src comp="24" pin="0"/><net_sink comp="933" pin=3"/></net>

<net id="943"><net_src comp="933" pin="4"/><net_sink comp="394" pin=6"/></net>

<net id="949"><net_src comp="96" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="98" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="955"><net_src comp="944" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="100" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="878" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="933" pin="4"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="878" pin="4"/><net_sink comp="963" pin=0"/></net>

<net id="972"><net_src comp="957" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="963" pin="2"/><net_sink comp="968" pin=1"/></net>

<net id="978"><net_src comp="868" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="922" pin="4"/><net_sink comp="974" pin=1"/></net>

<net id="984"><net_src comp="868" pin="4"/><net_sink comp="980" pin=0"/></net>

<net id="989"><net_src comp="974" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="980" pin="2"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="968" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="985" pin="2"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="944" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="100" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="560" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="16" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="560" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="8" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1022"><net_src comp="522" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1027"><net_src comp="512" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1032"><net_src comp="508" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1045"><net_src comp="1015" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1070"><net_src comp="1009" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1079"><net_src comp="516" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1084"><net_src comp="519" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1103"><net_src comp="104" pin="0"/><net_sink comp="1097" pin=0"/></net>

<net id="1104"><net_src comp="106" pin="0"/><net_sink comp="1097" pin=2"/></net>

<net id="1105"><net_src comp="78" pin="0"/><net_sink comp="1097" pin=3"/></net>

<net id="1109"><net_src comp="1097" pin="4"/><net_sink comp="1106" pin=0"/></net>

<net id="1114"><net_src comp="1106" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1122"><net_src comp="1115" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="522" pin="1"/><net_sink comp="1118" pin=1"/></net>

<net id="1131"><net_src comp="1124" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="522" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1146"><net_src comp="16" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1147"><net_src comp="638" pin="1"/><net_sink comp="1141" pin=2"/></net>

<net id="1152"><net_src comp="1141" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1157"><net_src comp="8" pin="0"/><net_sink comp="1153" pin=1"/></net>

<net id="1163"><net_src comp="32" pin="0"/><net_sink comp="1158" pin=1"/></net>

<net id="1164"><net_src comp="8" pin="0"/><net_sink comp="1158" pin=2"/></net>

<net id="1169"><net_src comp="1158" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="516" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1179"><net_src comp="32" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1184"><net_src comp="519" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1190"><net_src comp="1175" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1191"><net_src comp="1180" pin="2"/><net_sink comp="1185" pin=1"/></net>

<net id="1192"><net_src comp="519" pin="1"/><net_sink comp="1185" pin=2"/></net>

<net id="1198"><net_src comp="1175" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1199"><net_src comp="16" pin="0"/><net_sink comp="1193" pin=1"/></net>

<net id="1205"><net_src comp="1171" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1206"><net_src comp="16" pin="0"/><net_sink comp="1200" pin=1"/></net>

<net id="1212"><net_src comp="1171" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1213"><net_src comp="1185" pin="3"/><net_sink comp="1207" pin=1"/></net>

<net id="1214"><net_src comp="519" pin="1"/><net_sink comp="1207" pin=2"/></net>

<net id="1220"><net_src comp="1171" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1221"><net_src comp="1193" pin="3"/><net_sink comp="1215" pin=1"/></net>

<net id="1229"><net_src comp="1222" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="522" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1248"><net_src comp="16" pin="0"/><net_sink comp="1243" pin=1"/></net>

<net id="1253"><net_src comp="1243" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1267"><net_src comp="16" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1268"><net_src comp="638" pin="1"/><net_sink comp="1262" pin=2"/></net>

<net id="1273"><net_src comp="1262" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1277"><net_src comp="110" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1279"><net_src comp="1274" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1280"><net_src comp="1274" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1281"><net_src comp="1274" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="1282"><net_src comp="1274" pin="1"/><net_sink comp="1269" pin=1"/></net>

<net id="1286"><net_src comp="114" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="1288"><net_src comp="1283" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1289"><net_src comp="1283" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1293"><net_src comp="118" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1295"><net_src comp="1290" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1296"><net_src comp="1290" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1300"><net_src comp="122" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="1302"><net_src comp="1297" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1303"><net_src comp="1297" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1307"><net_src comp="126" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1310"><net_src comp="1304" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1311"><net_src comp="1304" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1312"><net_src comp="1304" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1316"><net_src comp="130" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1318"><net_src comp="1313" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1319"><net_src comp="1313" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1323"><net_src comp="134" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1326"><net_src comp="1320" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1330"><net_src comp="138" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1332"><net_src comp="1327" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1333"><net_src comp="1327" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1337"><net_src comp="142" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1340"><net_src comp="1334" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1344"><net_src comp="146" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1346"><net_src comp="1341" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1347"><net_src comp="1341" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="1348"><net_src comp="1341" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1352"><net_src comp="150" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1354"><net_src comp="1349" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1355"><net_src comp="1349" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1359"><net_src comp="154" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1361"><net_src comp="1356" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1365"><net_src comp="158" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1367"><net_src comp="1362" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1371"><net_src comp="162" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1373"><net_src comp="1368" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1377"><net_src comp="166" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1379"><net_src comp="1374" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1383"><net_src comp="170" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1385"><net_src comp="1380" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1389"><net_src comp="174" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1391"><net_src comp="1386" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1395"><net_src comp="178" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1397"><net_src comp="1392" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1401"><net_src comp="182" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1403"><net_src comp="1398" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1407"><net_src comp="186" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1410"><net_src comp="1404" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1414"><net_src comp="190" pin="1"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="1416"><net_src comp="1411" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1417"><net_src comp="1411" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="1421"><net_src comp="194" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1423"><net_src comp="1418" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1424"><net_src comp="1418" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1428"><net_src comp="198" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1430"><net_src comp="1425" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1431"><net_src comp="1425" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1435"><net_src comp="202" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1441"><net_src comp="206" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1443"><net_src comp="1438" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1447"><net_src comp="210" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="1449"><net_src comp="1444" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1453"><net_src comp="214" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1455"><net_src comp="1450" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1459"><net_src comp="226" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="371" pin=3"/></net>

<net id="1464"><net_src comp="727" pin="4"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1466"><net_src comp="1461" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1470"><net_src comp="737" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1472"><net_src comp="1467" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1476"><net_src comp="740" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1480"><net_src comp="448" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="371" pin=18"/></net>

<net id="1485"><net_src comp="488" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="371" pin=5"/></net>

<net id="1490"><net_src comp="492" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="371" pin=4"/></net>

<net id="1495"><net_src comp="747" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1500"><net_src comp="750" pin="4"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1505"><net_src comp="770" pin="4"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1510"><net_src comp="780" pin="4"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="394" pin=7"/></net>

<net id="1512"><net_src comp="1507" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1513"><net_src comp="1507" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1514"><net_src comp="1507" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1518"><net_src comp="790" pin="4"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1520"><net_src comp="1515" pin="1"/><net_sink comp="394" pin=8"/></net>

<net id="1521"><net_src comp="1515" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1522"><net_src comp="1515" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1523"><net_src comp="1515" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1527"><net_src comp="800" pin="4"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="1529"><net_src comp="1524" pin="1"/><net_sink comp="394" pin=9"/></net>

<net id="1530"><net_src comp="1524" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1531"><net_src comp="1524" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1535"><net_src comp="810" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1540"><net_src comp="818" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1544"><net_src comp="832" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="394" pin=3"/></net>

<net id="1546"><net_src comp="1541" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1550"><net_src comp="848" pin="2"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1555"><net_src comp="854" pin="3"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="394" pin=4"/></net>

<net id="1557"><net_src comp="1552" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1558"><net_src comp="1552" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1562"><net_src comp="868" pin="4"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1567"><net_src comp="878" pin="4"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1569"><net_src comp="1564" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1573"><net_src comp="888" pin="1"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1578"><net_src comp="892" pin="4"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1580"><net_src comp="1575" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1584"><net_src comp="902" pin="4"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1586"><net_src comp="1581" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1590"><net_src comp="912" pin="4"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1595"><net_src comp="922" pin="4"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="394" pin=5"/></net>

<net id="1600"><net_src comp="933" pin="4"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="394" pin=6"/></net>

<net id="1605"><net_src comp="951" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1610"><net_src comp="991" pin="2"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1615"><net_src comp="997" pin="2"/><net_sink comp="1612" pin=0"/></net>

<net id="1619"><net_src comp="1003" pin="2"/><net_sink comp="1616" pin=0"/></net>

<net id="1623"><net_src comp="508" pin="1"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="394" pin=11"/></net>

<net id="1628"><net_src comp="448" pin="1"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="371" pin=18"/></net>

<net id="1633"><net_src comp="488" pin="1"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="371" pin=5"/></net>

<net id="1638"><net_src comp="492" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="371" pin=4"/></net>

<net id="1643"><net_src comp="1089" pin="2"/><net_sink comp="1640" pin=0"/></net>

<net id="1647"><net_src comp="1110" pin="2"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1652"><net_src comp="1118" pin="2"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1654"><net_src comp="1649" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1664"><net_src comp="1127" pin="2"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1666"><net_src comp="1661" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1673"><net_src comp="662" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1675"><net_src comp="1670" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1679"><net_src comp="642" pin="2"/><net_sink comp="1676" pin=0"/></net>

<net id="1683"><net_src comp="516" pin="1"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="1215" pin=2"/></net>

<net id="1688"><net_src comp="1153" pin="2"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1690"><net_src comp="1685" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1691"><net_src comp="1685" pin="1"/><net_sink comp="1200" pin=2"/></net>

<net id="1695"><net_src comp="1093" pin="2"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1700"><net_src comp="1165" pin="2"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1702"><net_src comp="1697" pin="1"/><net_sink comp="1193" pin=2"/></net>

<net id="1706"><net_src comp="1200" pin="3"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1711"><net_src comp="1207" pin="3"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="1716"><net_src comp="1215" pin="3"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="1721"><net_src comp="652" pin="2"/><net_sink comp="1718" pin=0"/></net>

<net id="1725"><net_src comp="1225" pin="2"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1727"><net_src comp="1722" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1731"><net_src comp="1231" pin="2"/><net_sink comp="1728" pin=0"/></net>

<net id="1735"><net_src comp="542" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1737"><net_src comp="1732" pin="1"/><net_sink comp="1243" pin=2"/></net>

<net id="1741"><net_src comp="1239" pin="2"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1743"><net_src comp="1738" pin="1"/><net_sink comp="335" pin=10"/></net>

<net id="1756"><net_src comp="662" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="335" pin=16"/></net>

<net id="1758"><net_src comp="1753" pin="1"/><net_sink comp="1262" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: global_cout_V | {6 11 12 65 }
 - Input state : 
	Port: cout_write : fifo_cout_V_V | {11 12 }
	Port: cout_write : fifo_config_in_V_V | {1 2 3 4 5 6 7 8 9 10 }
	Port: cout_write : global_cout_V | {}
	Port: cout_write : global_cout_V_offset | {1 }
  - Chain level:
	State 1
		StgValue_98 : 1
		StgValue_99 : 1
		StgValue_100 : 1
		StgValue_101 : 1
		StgValue_102 : 1
		StgValue_103 : 1
		StgValue_104 : 1
		StgValue_105 : 1
		StgValue_106 : 1
		StgValue_107 : 1
		StgValue_108 : 1
		StgValue_109 : 1
		StgValue_110 : 1
		StgValue_111 : 1
		StgValue_112 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
		tmp : 1
		StgValue_137 : 1
		StgValue_138 : 1
		StgValue_141 : 1
		StgValue_157 : 2
		StgValue_158 : 1
		StgValue_159 : 1
	State 7
	State 8
	State 9
	State 10
		COUT_OFFSET_V : 1
		STRIDE_V : 1
		LAYER_IN_NUM_T_V : 1
		LAYER_OUT_NUM_T_V : 1
		LAYER_IN_H_T_V : 1
		LAYER_IN_W_T_V : 1
		tmp_540 : 1
		tmp_306_i_i : 2
		tmp_541 : 1
		en : 3
		tmp_542 : 1
		max_pool : 2
		up_sample : 1
	State 11
		LAYER_OUT_H_HW_V : 1
		LAYER_OUT_W_HW_V : 1
		LAYER_IN_NUM_V : 1
		LAYER_OUT_NUM_V : 1
		LAYER_IN_H_V : 1
		LAYER_IN_W_V : 1
		LAYER_OUT_H_V : 1
		LAYER_OUT_W_V : 1
		p_Result_s : 1
		tmp_307_i_i : 2
		tmp_308_i_i : 2
		or_cond_i_i : 3
		tmp_309_i_i : 2
		tmp_310_i_i : 2
		p_i_i : 3
		change_layout : 3
		tmp_311_i_i : 1
		StgValue_204 : 2
		StgValue_207 : 1
		StgValue_225 : 2
		StgValue_226 : 1
		StgValue_227 : 2
		StgValue_228 : 1
		StgValue_230 : 2
	State 12
		StgValue_247 : 1
		StgValue_248 : 1
		StgValue_249 : 1
		StgValue_252 : 1
		StgValue_258 : 1
		StgValue_260 : 1
		StgValue_261 : 1
	State 13
		in_h_iter_5 : 1
		tmp_354_i_i : 1
		tmp_318_i_i : 2
		num_iter : 1
	State 14
		StgValue_278 : 1
		in_w_iter_5 : 1
	State 15
		StgValue_285 : 1
		num_iter_2 : 1
	State 16
		StgValue_294 : 1
		layer_iter_5 : 1
	State 17
	State 18
		StgValue_308 : 1
	State 19
		in_h_iter_4 : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
		p_4_i_i_61 : 1
	State 54
		ind_w : 1
		p_ind_w_i_i : 2
		p_i_i_62 : 1
		num_tile_1_i_i : 1
		ind_w_2_i_i : 3
		ind_w_t_3_i_i : 2
		in_w_iter_4 : 1
	State 55
		StgValue_366 : 1
		num_iter_1 : 1
	State 56
		StgValue_377 : 1
		layer_iter_4 : 1
	State 57
	State 58
		StgValue_395 : 1
		layer_start_i_i_be : 1
		done_i_i_be : 1
	State 59
	State 60
		StgValue_405 : 1
		in_h_iter : 1
	State 61
		StgValue_412 : 1
		in_w_iter : 1
	State 62
		StgValue_420 : 1
		layer_iter : 1
	State 63
	State 64
		StgValue_434 : 1
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   call   |   grp_cout_write_ddr_write_fu_371   |    63   | 33.0487 |  17514  |   3831  |
|          |   grp_cout_write_fifo_read_fu_394   |    15   | 11.9765 |   4544  |   5403  |
|----------|-------------------------------------|---------|---------|---------|---------|
|   udiv   |             grp_fu_1093             |    0    |    0    |   394   |   238   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |              grp_fu_525             |    0    |    0    |    0    |    39   |
|          |              grp_fu_530             |    0    |    0    |    0    |    39   |
|          |              grp_fu_542             |    0    |    0    |    0    |    39   |
|          |           task_cnt_fu_1009          |    0    |    0    |    0    |    39   |
|    add   |           num_iter_fu_1118          |    0    |    0    |    0    |    39   |
|          |          num_iter_2_fu_1127         |    0    |    0    |    0    |    39   |
|          |          num_tile_2_fu_1153         |    0    |    0    |    0    |    39   |
|          |          p_4_i_i_61_fu_1165         |    0    |    0    |    0    |    39   |
|          |            ind_w_fu_1180            |    0    |    0    |    0    |    39   |
|          |          num_iter_1_fu_1225         |    0    |    0    |    0    |    39   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |              grp_fu_642             |    0    |    0    |    0    |    18   |
|          |              grp_fu_652             |    0    |    0    |    0    |    18   |
|          |              grp_fu_662             |    0    |    0    |    0    |    18   |
|          |          tmp_306_i_i_fu_818         |    0    |    0    |    0    |    18   |
|          |           max_pool_fu_848           |    0    |    0    |    0    |    8    |
|          |          p_Result_s_fu_951          |    0    |    0    |    0    |    13   |
|          |          tmp_307_i_i_fu_957         |    0    |    0    |    0    |    18   |
|          |          tmp_308_i_i_fu_963         |    0    |    0    |    0    |    18   |
|          |          tmp_309_i_i_fu_974         |    0    |    0    |    0    |    18   |
|   icmp   |          tmp_310_i_i_fu_980         |    0    |    0    |    0    |    18   |
|          |          tmp_311_i_i_fu_997         |    0    |    0    |    0    |    13   |
|          |         tmp_312_i_i_fu_1003         |    0    |    0    |    0    |    18   |
|          |         tmp_318_i_i_fu_1110         |    0    |    0    |    0    |    18   |
|          |         tmp_329_i_i_fu_1133         |    0    |    0    |    0    |    18   |
|          |         tmp_316_i_i_fu_1171         |    0    |    0    |    0    |    18   |
|          |         tmp_319_i_i_fu_1175         |    0    |    0    |    0    |    18   |
|          |         tmp_327_i_i_fu_1231         |    0    |    0    |    0    |    18   |
|          |         tmp_330_i_i_fu_1239         |    0    |    0    |    0    |    18   |
|          |         tmp_314_i_i_fu_1254         |    0    |    0    |    0    |    18   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           p_5_i_i_fu_1141           |    0    |    0    |    0    |    32   |
|          |    p_1713_v_cast_cast_ca_fu_1158    |    0    |    0    |    0    |    32   |
|          |         p_ind_w_i_i_fu_1185         |    0    |    0    |    0    |    32   |
|          |           p_i_i_62_fu_1193          |    0    |    0    |    0    |    32   |
|  select  |        num_tile_1_i_i_fu_1200       |    0    |    0    |    0    |    32   |
|          |         ind_w_2_i_i_fu_1207         |    0    |    0    |    0    |    32   |
|          |        ind_w_t_3_i_i_fu_1215        |    0    |    0    |    0    |    32   |
|          |           p_6_i_i_fu_1243           |    0    |    0    |    0    |    32   |
|          |           p_4_i_i_fu_1262           |    0    |    0    |    0    |    32   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |              en_fu_832              |    0    |    0    |    0    |    2    |
|    or    |          or_cond_i_i_fu_968         |    0    |    0    |    0    |    2    |
|          |             p_i_i_fu_985            |    0    |    0    |    0    |    2    |
|          |         brmerge_i_i_fu_1089         |    0    |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|---------|
|    and   |         change_layout_fu_991        |    0    |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   read   | global_cout_V_offset_10_read_fu_226 |    0    |    0    |    0    |    0    |
|          |           grp_read_fu_232           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |         LAYER_BATCH_V_fu_727        |    0    |    0    |    0    |    0    |
|          |         COUT_OFFSET_V_fu_750        |    0    |    0    |    0    |    0    |
|          |           STRIDE_V_fu_760           |    0    |    0    |    0    |    0    |
|          |       LAYER_IN_NUM_T_V_fu_770       |    0    |    0    |    0    |    0    |
|          |       LAYER_OUT_NUM_T_V_fu_780      |    0    |    0    |    0    |    0    |
|          |        LAYER_IN_H_T_V_fu_790        |    0    |    0    |    0    |    0    |
|          |        LAYER_IN_W_T_V_fu_800        |    0    |    0    |    0    |    0    |
|partselect|            tmp_542_fu_838           |    0    |    0    |    0    |    0    |
|          |       LAYER_OUT_H_HW_V_fu_868       |    0    |    0    |    0    |    0    |
|          |       LAYER_OUT_W_HW_V_fu_878       |    0    |    0    |    0    |    0    |
|          |        LAYER_OUT_NUM_V_fu_892       |    0    |    0    |    0    |    0    |
|          |         LAYER_IN_H_V_fu_902         |    0    |    0    |    0    |    0    |
|          |         LAYER_IN_W_V_fu_912         |    0    |    0    |    0    |    0    |
|          |         LAYER_OUT_H_V_fu_922        |    0    |    0    |    0    |    0    |
|          |         LAYER_OUT_W_V_fu_933        |    0    |    0    |    0    |    0    |
|          |         tmp_317_i_i_fu_1097         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   trunc  |              tmp_fu_740             |    0    |    0    |    0    |    0    |
|          |        LAYER_IN_NUM_V_fu_888        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |            tmp_540_fu_810           |    0    |    0    |    0    |    0    |
| bitselect|            tmp_541_fu_824           |    0    |    0    |    0    |    0    |
|          |           up_sample_fu_854          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|bitconcatenate|            tmp_i_i_fu_944           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |    LAYER_OUT_NUM_T_prev_1_fu_1015   |    0    |    0    |    0    |    0    |
|          |         tmp_354_i_i_fu_1106         |    0    |    0    |    0    |    0    |
|   zext   |         tmp_313_i_i_fu_1115         |    0    |    0    |    0    |    0    |
|          |         tmp_328_i_i_fu_1124         |    0    |    0    |    0    |    0    |
|          |         tmp_326_i_i_fu_1222         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |    78   | 45.0252 |  22452  |  10482  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|cout_burst_buf_ping_s|    0   |   512  |    0   |    8   |
|cout_burst_buf_pong_s|    0   |   512  |    0   |    8   |
+---------------------+--------+--------+--------+--------+
|        Total        |    0   |  1024  |    0   |   16   |
+---------------------+--------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|     COUT_OFFSET_V_reg_1497     |   32   |
|     LAYER_BATCH_V_reg_1461     |   32   |
|     LAYER_IN_H_T_V_reg_1515    |   32   |
|   LAYER_IN_H_T_prev_reg_1380   |   32   |
|      LAYER_IN_H_V_reg_1581     |   32   |
|    LAYER_IN_NUM_T_V_reg_1502   |   16   |
|     LAYER_IN_NUM_V_reg_1570    |   32   |
|     LAYER_IN_W_T_V_reg_1524    |   32   |
|   LAYER_IN_W_T_prev_reg_1374   |   32   |
|      LAYER_IN_W_V_reg_1587     |   32   |
|    LAYER_OUT_H_HW_V_reg_1559   |   32   |
|  LAYER_OUT_H_HW_prev_reg_1368  |   32   |
|     LAYER_OUT_H_V_reg_1592     |   32   |
|   LAYER_OUT_NUM_T_V_reg_1507   |   16   |
|  LAYER_OUT_NUM_T_prev_reg_1386 |   32   |
|    LAYER_OUT_NUM_V_reg_1575    |   32   |
|    LAYER_OUT_W_HW_V_reg_1564   |   32   |
|  LAYER_OUT_W_HW_prev_reg_1362  |   32   |
|     LAYER_OUT_W_V_reg_1597     |   32   |
|      brmerge_i_i_reg_1640      |    1   |
| change_layout_prev_l_1_reg_1477|    1   |
|  change_layout_prev_l_reg_1625 |    1   |
|   change_layout_prev_reg_1313  |    1   |
|     change_layout_reg_1607     |    1   |
|    cout_offset_prev_reg_1356   |   32   |
|       done_i_i_be_reg_330      |    1   |
|        done_i_i_reg_262        |    1   |
|     en_prev_load_1_reg_1635    |    1   |
|      en_prev_load_reg_1487     |    1   |
|        en_prev_reg_1398        |    1   |
|           en_reg_1541          |    1   |
|global_cout_V_offset_10_reg_1456|   58   |
|    in_h_iter_prev_1_reg_1418   |   32   |
|     in_h_iter_prev_reg_1411    |   32   |
|    in_w_iter_prev_1_reg_1404   |   32   |
|  in_w_iter_prev_load_reg_1620  |   32   |
|     in_w_iter_prev_reg_1297    |   32   |
|      ind_w_2_i_i_reg_1708      |   32   |
|      ind_w_prev_1_reg_1320     |   32   |
|       ind_w_prev_reg_1290      |   32   |
|     ind_w_t_3_i_i_reg_1713     |   32   |
|     ind_w_t_prev_1_reg_1327    |   32   |
|  ind_w_t_prev_load_1_reg_1680  |   32   |
|      ind_w_t_prev_reg_1283     |   32   |
|      layer_iter_4_reg_1732     |   32   |
|     layer_iter_i_i_reg_1274    |   32   |
|    layer_start_1_i_i_reg_273   |    1   |
|   layer_start_i_i_be_reg_286   |    1   |
|     layer_start_i_i_reg_250    |    1   |
|        max_pool_reg_1547       |    1   |
|       num_iter_1_reg_1722      |   32   |
|       num_iter_2_reg_1661      |   32   |
|    num_iter_prev_1_reg_1425    |   32   |
|     num_iter_prev_reg_1304     |   32   |
|        num_iter_reg_1649       |   32   |
|     num_tile_1_i_i_reg_1703    |   32   |
|       num_tile_2_reg_1685      |   32   |
|    num_tile_prev_1_reg_1341    |   32   |
|    num_tile_prev_2_reg_1467    |   32   |
|     num_tile_prev_reg_1334     |   32   |
|        num_tile_reg_1349       |   32   |
|       p_0961_i_i_reg_238       |    1   |
|       p_4_i_i_61_reg_1697      |   32   |
|       p_Result_s_reg_1602      |    1   |
|       p_Val2_17_reg_1492       |   192  |
|             reg_560            |   32   |
|             reg_565            |   32   |
|             reg_570            |   32   |
|             reg_575            |   32   |
|             reg_580            |   32   |
|             reg_585            |   32   |
|             reg_590            |   32   |
|             reg_595            |   32   |
|             reg_600            |   32   |
|             reg_605            |   32   |
|             reg_610            |   32   |
|             reg_615            |   32   |
|             reg_620            |   32   |
|             reg_625            |   32   |
|             reg_630            |   32   |
|             reg_634            |   32   |
|             reg_638            |   32   |
|         ret_V_reg_1692         |   32   |
|      tmp_306_i_i_reg_1537      |    1   |
|      tmp_311_i_i_reg_1612      |    1   |
|      tmp_312_i_i_reg_1616      |    1   |
|      tmp_318_i_i_reg_1644      |    1   |
|      tmp_320_i_i_reg_1676      |    1   |
|      tmp_323_i_i_reg_1718      |    1   |
|      tmp_325_i_i_reg_1753      |    1   |
|      tmp_327_i_i_reg_1728      |    1   |
|      tmp_330_i_i_reg_1738      |    1   |
|      tmp_331_i_i_reg_1670      |    1   |
|        tmp_540_reg_1532        |    1   |
|        tmp_V_67_reg_1438       |   192  |
|        tmp_V_68_reg_1444       |   192  |
|        tmp_V_69_reg_1450       |   192  |
|         tmp_V_reg_1432         |   192  |
|          tmp_reg_1473          |    1   |
| up_sample_prev_load_1_reg_1630 |    1   |
|  up_sample_prev_load_reg_1482  |    1   |
|     up_sample_prev_reg_1392    |    1   |
|       up_sample_reg_1552       |    1   |
+--------------------------------+--------+
|              Total             |  3067  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        p_0961_i_i_reg_238       |  p0  |   2  |   1  |    2   ||    9    |
|     layer_start_i_i_reg_250     |  p0  |   2  |   1  |    2   ||    9    |
|    layer_start_1_i_i_reg_273    |  p0  |   2  |   1  |    2   ||    9    |
|    layer_start_i_i_be_reg_286   |  p0  |   2  |   1  |    2   ||    9    |
|       done_i_i_be_reg_330       |  p0  |   2  |   1  |    2   ||    9    |
| grp_cout_write_ddr_write_fu_371 |  p4  |   3  |   1  |    3   ||    15   |
| grp_cout_write_ddr_write_fu_371 |  p5  |   3  |   1  |    3   ||    15   |
| grp_cout_write_ddr_write_fu_371 |  p6  |   2  |  32  |   64   ||    9    |
| grp_cout_write_ddr_write_fu_371 |  p7  |   2  |  32  |   64   ||    9    |
| grp_cout_write_ddr_write_fu_371 |  p8  |   2  |  32  |   64   ||    9    |
| grp_cout_write_ddr_write_fu_371 |  p9  |   2  |  32  |   64   ||    9    |
| grp_cout_write_ddr_write_fu_371 |  p10 |   2  |  32  |   64   ||    9    |
| grp_cout_write_ddr_write_fu_371 |  p11 |   2  |  32  |   64   ||    9    |
| grp_cout_write_ddr_write_fu_371 |  p12 |   2  |  32  |   64   ||    9    |
| grp_cout_write_ddr_write_fu_371 |  p13 |   2  |  32  |   64   ||    9    |
| grp_cout_write_ddr_write_fu_371 |  p14 |   2  |  32  |   64   ||    9    |
| grp_cout_write_ddr_write_fu_371 |  p15 |   2  |  32  |   64   ||    9    |
| grp_cout_write_ddr_write_fu_371 |  p16 |   2  |  32  |   64   ||    9    |
| grp_cout_write_ddr_write_fu_371 |  p17 |   2  |  32  |   64   ||    9    |
| grp_cout_write_ddr_write_fu_371 |  p18 |   3  |   1  |    3   ||    15   |
| grp_cout_write_fifo_read_fu_394 |  p5  |   2  |  32  |   64   ||    9    |
| grp_cout_write_fifo_read_fu_394 |  p6  |   2  |  32  |   64   ||    9    |
| grp_cout_write_fifo_read_fu_394 |  p10 |   2  |  32  |   64   ||    9    |
| grp_cout_write_fifo_read_fu_394 |  p11 |   2  |  32  |   64   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |  1043  || 20.6295 ||   234   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   78   |   45   |  22452 |  10482 |    -   |
|   Memory  |    0   |    -   |    -   |  1024  |    0   |   16   |
|Multiplexer|    -   |    -   |   20   |    -   |   234  |    -   |
|  Register |    -   |    -   |    -   |  3067  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   78   |   65   |  26543 |  10716 |   16   |
+-----------+--------+--------+--------+--------+--------+--------+
