


ARM Macro Assembler    Page 1 


    1 00000000         ;/******************************************************
                       ***********************/
    2 00000000         ;/* S3C2440A.S: Startup file for Samsung S3C440A        
                                             */
    3 00000000         ;/******************************************************
                       ***********************/
    4 00000000         ;/* <<< Use Configuration Wizard in Context Menu >>>    
                                             */ 
    5 00000000         ;/******************************************************
                       ***********************/
    6 00000000         ;/* This file is part of the uVision/ARM development too
                       ls.                   */
    7 00000000         ;/* Copyright (c) 2005-2006 Keil Software. All rights re
                       served.               */
    8 00000000         ;/* This software may only be used under the terms of a 
                       valid, current,       */
    9 00000000         ;/* end user licence from KEIL for a compatible version 
                       of KEIL software      */
   10 00000000         ;/* development tools. Nothing else gives you the right 
                       to use this software. */
   11 00000000         ;/******************************************************
                       ***********************/
   12 00000000         
   13 00000000         
   14 00000000         ; *** Startup Code (executed after Reset) ***
   15 00000000         
   16 00000000         
   17 00000000         ; Standard definitions of Mode bits and Interrupt (I & F
                       ) flags in PSRs
   18 00000000         
   19 00000000 00000010 
                       Mode_USR
                               EQU              0x10
   20 00000000 00000011 
                       Mode_FIQ
                               EQU              0x11
   21 00000000 00000012 
                       Mode_IRQ
                               EQU              0x12
   22 00000000 00000013 
                       Mode_SVC
                               EQU              0x13
   23 00000000 00000017 
                       Mode_ABT
                               EQU              0x17
   24 00000000 0000001B 
                       Mode_UND
                               EQU              0x1B
   25 00000000 0000001F 
                       Mode_SYS
                               EQU              0x1F
   26 00000000         
   27 00000000 00000080 
                       I_Bit   EQU              0x80        ; when I bit is set
                                                            , IRQ is disabled
   28 00000000 00000040 
                       F_Bit   EQU              0x40        ; when F bit is set
                                                            , FIQ is disabled
   29 00000000         



ARM Macro Assembler    Page 2 


   30 00000000         
   31 00000000         ;// <h> Stack Configuration (Stack Sizes in Bytes)
   32 00000000         ;//   <o0> Undefined Mode      <0x0-0xFFFFFFFF:8>
   33 00000000         ;//   <o1> Supervisor Mode     <0x0-0xFFFFFFFF:8>
   34 00000000         ;//   <o2> Abort Mode          <0x0-0xFFFFFFFF:8>
   35 00000000         ;//   <o3> Fast Interrupt Mode <0x0-0xFFFFFFFF:8>
   36 00000000         ;//   <o4> Interrupt Mode      <0x0-0xFFFFFFFF:8>
   37 00000000         ;//   <o5> User/System Mode    <0x0-0xFFFFFFFF:8>
   38 00000000         ;// </h>
   39 00000000         
   40 00000000 00000000 
                       UND_Stack_Size
                               EQU              0x00000000
   41 00000000 00000008 
                       SVC_Stack_Size
                               EQU              0x00000008
   42 00000000 00000000 
                       ABT_Stack_Size
                               EQU              0x00000000
   43 00000000 00000000 
                       FIQ_Stack_Size
                               EQU              0x00000000
   44 00000000 00000080 
                       IRQ_Stack_Size
                               EQU              0x00000080
   45 00000000 00000400 
                       USR_Stack_Size
                               EQU              0x00000400
   46 00000000         
   48 00000000 00000488 
                       Stack_Size
                               EQU              (UND_Stack_Size + SVC_Stack_Siz
e + ABT_Stack_Size +                           FIQ_Stack_Size + IRQ_Stack_Size
 + USR_Stack_Size)
   49 00000000         
   50 00000000                 AREA             STACK, NOINIT, READWRITE, ALIGN
=3
   51 00000000         Stack_Mem
                               SPACE            Stack_Size
   52 00000488         
   53 00000488 00000488 
                       Stack_Top
                               EQU              Stack_Mem + Stack_Size
   54 00000488         
   55 00000488         
   56 00000488         ;// <h> Heap Configuration
   57 00000488         ;//   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF>
   58 00000488         ;// </h>
   59 00000488         
   60 00000488 00000000 
                       Heap_Size
                               EQU              0x00000000
   61 00000488         
   62 00000488                 AREA             HEAP, NOINIT, READWRITE, ALIGN=
3
   63 00000000         Heap_Mem
                               SPACE            Heap_Size
   64 00000000         
   65 00000000         



ARM Macro Assembler    Page 3 


   66 00000000         
   67 00000000         
   68 00000000         ; Clock Management definitions
   69 00000000 4C000000 
                       CLK_BASE
                               EQU              0x4C000000  ; Clock Base Addres
                                                            s
   70 00000000 00000000 
                       LOCKTIME_OFS
                               EQU              0x00        ; LOCKTIME Offset
   71 00000000 00000004 
                       MPLLCON_OFS
                               EQU              0x04        ; MPLLCON Offset
   72 00000000 00000008 
                       UPLLCON_OFS
                               EQU              0X08        ; UPLLCON Offset
   73 00000000 0000000C 
                       CLKCON_OFS
                               EQU              0x0C        ; CLKCON Offset
   74 00000000 00000010 
                       CLKSLOW_OFS
                               EQU              0x10        ; CLKSLOW Offset
   75 00000000 00000014 
                       CLKDIVN_OFS
                               EQU              0X14        ; CLDKIVN Offset
   76 00000000 00000018 
                       CAMDIVN_OFS
                               EQU              0X18        ; CAMDIVN Offset
   77 00000000         
   78 00000000         
   79 00000000         
   80 00000000         ;// <e> Clock Management
   81 00000000         ;//   <h> MPLL Settings
   82 00000000         ;//   <i> Mpll = (2* m * Fin) / (p * 2^s), 200MHz <Fclko
                        < 600MHz
   83 00000000         ;//     <o1.12..19> MDIV: Main divider <0x1-0xF8>
   84 00000000         ;//                 <i> m = MDIV + 8
   85 00000000         ;//     <o1.4..9>   PDIV: Pre-divider  <0x1-0x3E>
   86 00000000         ;//                 <i> p = PDIV + 2
   87 00000000         ;//     <o1.0..1>   SDIV: Post Divider <0x0-0x03>
   88 00000000         ;//                 <i> s = SDIV 
   89 00000000         ;//   </h>
   90 00000000         ;//   <h> UPLL Settings
   91 00000000         ;//   <i> Upll = ( m * Fin) / (p * 2^s),Uclk must be 48M
                       HZ to USB device 
   92 00000000         ;//     <o2.12..19> MDIV: Main divider <0x1-0xF8>
   93 00000000         ;//                 <i> m = MDIV + 8,if Fin=12MHZ MDIV c
                       ould be 0x38   
   94 00000000         ;//     <o2.4..9>   PDIV: Pre-divider  <0x1-0x3E>
   95 00000000         ;//                 <i> p = PDIV + 2,if Fin=12MHZ PDIV c
                       ould be 0x2
   96 00000000         ;//     <o2.0..1>   SDIV: Post Divider <0x0-0x03>
   97 00000000         ;//                 <i> s = SDIV ,if Fin=12MHZ SDIV coul
                       d be 0x2
   98 00000000         ;//   </h>
   99 00000000         ;//   <h>LOCK TIME 
  100 00000000         ;//      <o5.0..15>  LTIME CNT: MPLL Lock Time Count  <0
                       x0-0xFFFF>
  101 00000000         ;//      <o5.16..31>  LTIME CNT: UPLL Lock Time Count  <



ARM Macro Assembler    Page 4 


                       0x0-0xFFFF>
  102 00000000         ;//   </h>
  103 00000000         ;//   <h> Master Clock
  104 00000000         ;//   <i> PLL Clock:  FCLK = FMPLL
  105 00000000         ;//   <i> Slow Clock: FCLK = Fin / (2 * SLOW_VAL), SLOW_
                       VAL > 0
  106 00000000         ;//   <i> Slow Clock: FCLK = Fin, SLOW_VAL = 0
  107 00000000         ;//     <o4.7>      UCLK_ON: UCLK ON
  108 00000000         ;//                 <i> 0: UCLK ON(UPLL is also turned o
                       n) 1: UCLK OFF (UPLL is also turned off)   
  109 00000000         ;//     <o4.5>      MPLL_OFF: Turn off PLL
  110 00000000         ;//                 <i> 0: Turn on PLL.After PLL stabili
                       zation time (minimum 300us), SLOW_BIT can be cleared to 
                       0. 1: Turn off PLL. PLL is turned off only when SLOW_BIT
                        is 1.
  111 00000000         ;//     <o4.4>      SLOW_BIT: Slow Clock
  112 00000000         ;//     <o4.0..2>   SLOW_VAL: Slow Clock divider    <0x0
                       -0x7>
  113 00000000         ;//   </h>
  114 00000000         ;//   <h> CLOCK DIVIDER CONTROL
  115 00000000         ;//     <o6.3>      DIVN_UPLL: UCLK select register(UCLK
                        must be 48MHz for USB)   
  116 00000000         ;//                  <i> 0: UCLK = UPLL clock 1: UCLK = 
                       UPLL clock / 2
  117 00000000         ;//     <o6.1..2>   HDIVN                         <0x0-0
                       x3>   
  118 00000000         ;//                  <i> 00: HCLK = FCLK/1, 01 : HCLK = 
                       FCLK/2
  119 00000000         ;//                  <i> 10: HCLK = FCLK/4 when CAMDIVN[
                       9] = 0, HCLK= FCLK/8 when CAMDIVN[9] = 1.
  120 00000000         ;//                  <i> 11: HCLK = FCLK/3 when CAMDIVN[
                       8] = 0, HCLK = FCLK/6 when CAMDIVN[8] = 1.
  121 00000000         ;//     <o6.0>      PDIVN
  122 00000000         ;//                  <i> 0: PCLK has the clock same as t
                       he HCLK/1,1: PCLK has the clock same as the HCLK/2
  123 00000000         ;//    </h>
  124 00000000         ;//   <h>  CAMERA CLOCK DIVIDER CONTROL
  125 00000000         ;//     <o7.12>     DVS_EN 
  126 00000000         ;//                  <i> 0: DVS OFF ARM core will run no
                       rmally with FCLK (MPLLout).
  127 00000000         ;//                  <i> 1: DVS ON  ARM core will run at
                        the same clock as system clock (HCLK).
  128 00000000         ;//     <o7.9>      HCLK4_HALF : HDIVN division rate cha
                       nge bit 
  129 00000000         ;//                  <i> HDIVN division rate change bit,
                        when CLKDIVN[2:1]=10b.                    
  130 00000000         ;//                  <i> 0: HCLK = FCLK/4, 1: HCLK = FCL
                       K/8
  131 00000000         ;//     <o7.8>      HCLK3_HALF : HDIVN division rate cha
                       nge bit 
  132 00000000         ;//                  <i> HDIVN division rate change bit,
                        when CLKDIVN[2:1]=11b.                    
  133 00000000         ;//                  <i> 0: HCLK = FCLK/3, 1: HCLK = FCL
                       K/6
  134 00000000         ;//     <o7.4>      CAMCLK_SEL
  135 00000000         ;//                  <i> 0: Use CAMCLK with UPLL output 
                       (CAMCLK=UPLL output).
  136 00000000         ;//                  <i> 1: CAMCLK is divided by CAMCLK_
                       DIV value.



ARM Macro Assembler    Page 5 


  137 00000000         ;//     <o7.0..3>   CAMCLK_DIV : CAMCLK divide factor se
                       tting                    <0x0-0x0F>
  138 00000000         ;//                  <i> Camera clock = UPLL / [(CAMCLK_
                       DIV +1)x2].
  139 00000000         ;//                  <i>  This bit is valid when CAMCLK_
                       SEL=1.
  140 00000000         ;//    </h>
  141 00000000         ;//  <h> Clock Generation
  142 00000000         ;//     <o3.20>     AC97         <0=> Disable  <1=> Enab
                       le
  143 00000000         ;//     <o3.19>     Camera       <0=> Disable  <1=> Enab
                       le
  144 00000000         ;//     <o3.18>     SPI          <0=> Disable  <1=> Enab
                       le
  145 00000000         ;//     <o3.17>     IIS          <0=> Disable  <1=> Enab
                       le
  146 00000000         ;//     <o3.16>     IIC          <0=> Disable  <1=> Enab
                       le
  147 00000000         ;//     <o3.15>     ADC          <0=> Disable  <1=> Enab
                       le
  148 00000000         ;//     <o3.14>     RTC          <0=> Disable  <1=> Enab
                       le
  149 00000000         ;//     <o3.13>     GPIO         <0=> Disable  <1=> Enab
                       le
  150 00000000         ;//     <o3.12>     UART2        <0=> Disable  <1=> Enab
                       le
  151 00000000         ;//     <o3.11>     UART1        <0=> Disable  <1=> Enab
                       le
  152 00000000         ;//     <o3.10>     UART0        <0=> Disable  <1=> Enab
                       le
  153 00000000         ;//     <o3.9>      SDI          <0=> Disable  <1=> Enab
                       le
  154 00000000         ;//     <o3.8>      PWMTIMER     <0=> Disable  <1=> Enab
                       le
  155 00000000         ;//     <o3.7>      USB device   <0=> Disable  <1=> Enab
                       le
  156 00000000         ;//     <o3.6>      USB host     <0=> Disable  <1=> Enab
                       le
  157 00000000         ;//     <o3.5>      LCDC         <0=> Disable  <1=> Enab
                       le
  158 00000000         ;//     <o3.4>      NAND FLASH Controller       <0=> Dis
                       able  <1=> Enable
  159 00000000         ;//     <o3.3>      SLEEP        <0=> Disable  <1=> Enab
                       le
  160 00000000         ;//     <o3.2>      IDLE BIT     <0=> Disable  <1=> Enab
                       le
  161 00000000         ;//   </h>
  162 00000000         ;// </e>
  163 00000000 00000000 
                       CLK_SETUP
                               EQU              0
  164 00000000 00096030 
                       MPLLCON_Val
                               EQU              0x00096030
  165 00000000 0004D030 
                       UPLLCON_Val
                               EQU              0x0004d030
  166 00000000 00FFFFF0 
                       CLKCON_Val



ARM Macro Assembler    Page 6 


                               EQU              0x00FFFFF0
  167 00000000 00000004 
                       CLKSLOW_Val
                               EQU              0x00000004
  168 00000000 FFFFFFFF 
                       LOCKTIME_Val
                               EQU              0xFFFFFFFF
  169 00000000 00000000 
                       CLKDIVN_Val
                               EQU              0X00000000
  170 00000000 00000000 
                       CAMDIVN_Val
                               EQU              0X00000000
  171 00000000         
  172 00000000         
  173 00000000         ;Interrupt  definitions
  174 00000000 4A000014 
                       INTOFFSET
                               EQU              0X4A000014  ;Address of Interru
                                                            pt offset Register
  175 00000000         
  176 00000000         ;//<e> Interrupt Vector Table
  177 00000000         ;//  <o1.0..31> Interrupt Vector address     <0x20-0x3ff
                       fff78>
  178 00000000         ;//            <i> You could define Interuupt Vctor Tabl
                       e address.  
  179 00000000         ;//            <i> The Interrupt Vector Table address mu
                       st be word aligned adress. 
  180 00000000         ;//</e>  
  181 00000000 00000001 
                       IntVT_SETUP
                               EQU              1
  182 00000000 33FFFF20 
                       IntVTAddress
                               EQU              0x33ffff20
  183 00000000         
  184 00000000         ; Watchdog Timer definitions
  185 00000000 53000000 
                       WT_BASE EQU              0x53000000  ; WT Base Address
  186 00000000 00000000 
                       WTCON_OFS
                               EQU              0x00        ; WTCON Offset
  187 00000000 00000004 
                       WTDAT_OFS
                               EQU              0x04        ; WTDAT Offset
  188 00000000 00000008 
                       WTCNT_OFS
                               EQU              0x08        ; WTCNT Offset
  189 00000000         
  190 00000000         ;// <e> Watchdog Timer
  191 00000000         ;//   <o1.5>      Watchdog Timer Enable/Disable
  192 00000000         ;//   <o1.0>      Reset Enable/Disable
  193 00000000         ;//   <o1.2>      Interrupt Enable/Disable
  194 00000000         ;//   <o1.3..4>   Clock Select  
  195 00000000         ;//               <0=> 1/16  <1=> 1/32  <2=> 1/64  <3=> 
                       1/128
  196 00000000         ;//               <i> Clock Division Factor
  197 00000000         ;//   <o1.8..15>  Prescaler Value <0x0-0xFF>
  198 00000000         ;//   <o2.0..15>  Time-out Value  <0x0-0xFFFF>



ARM Macro Assembler    Page 7 


  199 00000000         ;// </e>
  200 00000000 00000000 
                       WT_SETUP
                               EQU              0
  201 00000000 00008021 
                       WTCON_Val
                               EQU              0x00008021
  202 00000000 00008000 
                       WTDAT_Val
                               EQU              0x00008000
  203 00000000         
  204 00000000         
  205 00000000         ; Memory Controller definitions
  206 00000000 48000000 
                       MC_BASE EQU              0x48000000  ; Memory Controller
                                                             Base Address
  207 00000000         
  208 00000000         ;// <e> Memory Controller
  209 00000000 00000000 
                       MC_SETUP
                               EQU              0
  210 00000000         
  211 00000000         ;//   <h> Bank 0
  212 00000000         ;//     <o0.0..1>   PMC: Page Mode Configuration
  213 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data
  214 00000000         ;//     <o0.2..3>   Tpac: Page Mode Access Cycle
  215 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  216 00000000         ;//     <o0.4..5>   Tcah: Address Holding Time after nGC
                       Sn
  217 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  218 00000000         ;//     <o0.6..7>   Toch: Chip Select Hold on nOE
  219 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  220 00000000         ;//     <o0.8..10>  Tacc: Access Cycle
  221 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks
  222 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks
  223 00000000         ;//     <o0.11..12> Tcos: Chip Select Set-up nOE
  224 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  225 00000000         ;//     <o0.13..14> Tacs: Address Set-up before nGCSn
  226 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  227 00000000         ;//   </h>
  228 00000000         ;//
  229 00000000         ;//   <h> Bank 1
  230 00000000         ;//     <o8.4..5>   DW: Data Bus Width
  231 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  232 00000000         ;//     <o8.6>      WS: WAIT Status
  233 00000000         ;//                 <0=> WAIT Disable
  234 00000000         ;//                 <1=> WAIT Enable
  235 00000000         ;//     <o8.7>      ST: SRAM Type
  236 00000000         ;//                 <0=> Not using UB/LB
  237 00000000         ;//                 <1=> Using UB/LB



ARM Macro Assembler    Page 8 


  238 00000000         ;//     <o1.0..1>   PMC: Page Mode Configuration
  239 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data
  240 00000000         ;//     <o1.2..3>   Tpac: Page Mode Access Cycle
  241 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  242 00000000         ;//     <o1.4..5>   Tcah: Address Holding Time after nGC
                       Sn
  243 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  244 00000000         ;//     <o1.6..7>   Toch: Chip Select Hold on nOE
  245 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  246 00000000         ;//     <o1.8..10>  Tacc: Access Cycle
  247 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks
  248 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks
  249 00000000         ;//     <o1.11..12> Tcos: Chip Select Set-up nOE
  250 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  251 00000000         ;//     <o1.13..14> Tacs: Address Set-up before nGCSn
  252 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  253 00000000         ;//   </h>
  254 00000000         ;//
  255 00000000         ;//   <h> Bank 2
  256 00000000         ;//     <o8.8..9>   DW: Data Bus Width
  257 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  258 00000000         ;//     <o8.10>     WS: WAIT Status
  259 00000000         ;//                 <0=> WAIT Disable
  260 00000000         ;//                 <1=> WAIT Enable
  261 00000000         ;//     <o8.11>     ST: SRAM Type
  262 00000000         ;//                 <0=> Not using UB/LB
  263 00000000         ;//                 <1=> Using UB/LB
  264 00000000         ;//     <o2.0..1>   PMC: Page Mode Configuration
  265 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data
  266 00000000         ;//     <o2.2..3>   Tpac: Page Mode Access Cycle
  267 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  268 00000000         ;//     <o2.4..5>   Tcah: Address Holding Time after nGC
                       Sn
  269 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  270 00000000         ;//     <o2.6..7>   Toch: Chip Select Hold on nOE
  271 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  272 00000000         ;//     <o2.8..10>  Tacc: Access Cycle
  273 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks
  274 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks
  275 00000000         ;//     <o2.11..12> Tcos: Chip Select Set-up nOE
  276 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  277 00000000         ;//     <o2.13..14> Tacs: Address Set-up before nGCSn
  278 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk



ARM Macro Assembler    Page 9 


                       s  <3=> 4 clks
  279 00000000         ;//   </h>
  280 00000000         ;//
  281 00000000         ;//   <h> Bank 3
  282 00000000         ;//     <o8.12..13> DW: Data Bus Width
  283 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  284 00000000         ;//     <o8.14>     WS: WAIT Status
  285 00000000         ;//                 <0=> WAIT Disable
  286 00000000         ;//                 <1=> WAIT Enable
  287 00000000         ;//     <o8.15>     ST: SRAM Type
  288 00000000         ;//                 <0=> Not using UB/LB
  289 00000000         ;//                 <1=> Using UB/LB
  290 00000000         ;//     <o3.0..1>   PMC: Page Mode Configuration
  291 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data
  292 00000000         ;//     <o3.2..3>   Tpac: Page Mode Access Cycle
  293 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  294 00000000         ;//     <o3.4..5>   Tcah: Address Holding Time after nGC
                       Sn
  295 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  296 00000000         ;//     <o3.6..7>   Toch: Chip Select Hold on nOE
  297 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  298 00000000         ;//     <o3.8..10>  Tacc: Access Cycle
  299 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks
  300 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks
  301 00000000         ;//     <o3.11..12> Tcos: Chip Select Set-up nOE
  302 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  303 00000000         ;//     <o3.13..14> Tacs: Address Set-up before nGCSn
  304 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  305 00000000         ;//   </h>
  306 00000000         ;//
  307 00000000         ;//   <h> Bank 4
  308 00000000         ;//     <o8.16..17> DW: Data Bus Width
  309 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  310 00000000         ;//     <o8.18>     WS: WAIT Status
  311 00000000         ;//                 <0=> WAIT Disable
  312 00000000         ;//                 <1=> WAIT Enable
  313 00000000         ;//     <o8.19>     ST: SRAM Type
  314 00000000         ;//                 <0=> Not using UB/LB
  315 00000000         ;//                 <1=> Using UB/LB
  316 00000000         ;//     <o4.0..1>   PMC: Page Mode Configuration
  317 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data
  318 00000000         ;//     <o4.2..3>   Tpac: Page Mode Access Cycle
  319 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  320 00000000         ;//     <o4.4..5>   Tcah: Address Holding Time after nGC
                       Sn
  321 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks



ARM Macro Assembler    Page 10 


  322 00000000         ;//     <o4.6..7>   Toch: Chip Select Hold on nOE
  323 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  324 00000000         ;//     <o4.8..10>  Tacc: Access Cycle
  325 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks
  326 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks
  327 00000000         ;//     <o4.11..12> Tcos: Chip Select Set-up nOE
  328 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  329 00000000         ;//     <o4.13..14> Tacs: Address Set-up before nGCSn
  330 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  331 00000000         ;//   </h>
  332 00000000         ;//
  333 00000000         ;//   <h> Bank 5
  334 00000000         ;//     <o8.20..21> DW: Data Bus Width
  335 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  336 00000000         ;//     <o8.22>     WS: WAIT Status
  337 00000000         ;//                 <0=> WAIT Disable
  338 00000000         ;//                 <1=> WAIT Enable
  339 00000000         ;//     <o8.23>     ST: SRAM Type
  340 00000000         ;//                 <0=> Not using UB/LB
  341 00000000         ;//                 <1=> Using UB/LB
  342 00000000         ;//     <o5.0..1>   PMC: Page Mode Configuration
  343 00000000         ;//                 <0=> 1 Data  <1=> 4 Data  <2=> 8 Dat
                       a  <3=> 16 Data
  344 00000000         ;//     <o5.2..3>   Tpac: Page Mode Access Cycle
  345 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  346 00000000         ;//     <o5.4..5>   Tcah: Address Holding Time after nGC
                       Sn
  347 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  348 00000000         ;//     <o5.6..7>   Toch: Chip Select Hold on nOE
  349 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  350 00000000         ;//     <o5.8..10>  Tacc: Access Cycle
  351 00000000         ;//                 <0=> 1 clk   <1=> 2 clks  <2=> 3 clk
                       s  <3=> 4 clks
  352 00000000         ;//                 <4=> 6 clk   <5=> 8 clks  <6=> 10 cl
                       ks <7=> 14 clks
  353 00000000         ;//     <o5.11..12> Tcos: Chip Select Set-up nOE
  354 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  355 00000000         ;//     <o5.13..14> Tacs: Address Set-up before nGCSn
  356 00000000         ;//                 <0=> 0 clk   <1=> 1 clk   <2=> 2 clk
                       s  <3=> 4 clks
  357 00000000         ;//   </h>
  358 00000000         ;//
  359 00000000         ;//   <h> Bank 6
  360 00000000         ;//     <o10.0..2>  BK76MAP: Bank 6/7 Memory Map
  361 00000000         ;//                 <0=> 32M  <1=> 64M <2=> 128M <4=> 2M
                          <5=> 4M   <6=> 8M   <7=> 16M
  362 00000000         ;//     <o8.24..25> DW: Data Bus Width
  363 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd



ARM Macro Assembler    Page 11 


  364 00000000         ;//     <o8.26>     WS: WAIT Status
  365 00000000         ;//                 <0=> WAIT Disable
  366 00000000         ;//                 <1=> WAIT Enable
  367 00000000         ;//     <o8.27>     ST: SRAM Type
  368 00000000         ;//                 <0=> Not using UB/LB
  369 00000000         ;//                 <1=> Using UB/LB
  370 00000000         ;//     <o6.15..16> MT: Memory Type
  371 00000000         ;//                 <0=> ROM or SRAM
  372 00000000         ;//                 <3=> SDRAM
  373 00000000         ;//     <h> ROM or SRAM
  374 00000000         ;//       <o6.0..1>   PMC: Page Mode Configuration
  375 00000000         ;//                   <0=> 1 Data  <1=> 4 Data  <2=> 8 D
                       ata  <3=> 16 Data
  376 00000000         ;//       <o6.2..3>   Tpac: Page Mode Access Cycle
  377 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  378 00000000         ;//       <o6.4..5>   Tcah: Address Holding Time after n
                       GCSn
  379 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  380 00000000         ;//       <o6.6..7>   Toch: Chip Select Hold on nOE
  381 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  382 00000000         ;//       <o6.8..10>  Tacc: Access Cycle
  383 00000000         ;//                   <0=> 1 clk   <1=> 2 clks  <2=> 3 c
                       lks  <3=> 4 clks
  384 00000000         ;//                   <4=> 6 clk   <5=> 8 clks  <6=> 10 
                       clks <7=> 14 clks
  385 00000000         ;//       <o6.11..12> Tcos: Chip Select Set-up nOE
  386 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  387 00000000         ;//       <o6.13..14> Tacs: Address Set-up before nGCSn
  388 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  389 00000000         ;//     </h>
  390 00000000         ;//     <h> SDRAM
  391 00000000         ;//       <o6.0..1>   SCAN: Columnn Address Number
  392 00000000         ;//                   <0=> 8-bit   <1=> 9-bit   <2=> 10-
                       bit  <3=> Rsrvd
  393 00000000         ;//       <o6.2..3>   Trcd: RAS to CAS Delay
  394 00000000         ;//                   <0=> 2 clks  <1=> 3 clks  <2=> 4 c
                       lks  <3=> Rsrvd
  395 00000000         ;//       <o10.4>     SCKEEN: SCLK Selection (Bank 6/7)
  396 00000000         ;//                   <0=> Normal
  397 00000000         ;//                   <1=> Reduced Power   
  398 00000000         ;//       <o10.5>     SCLKEN: SDRAM power down mode (Ban
                       k 6/7)
  399 00000000         ;//                   <0=> DISABLE
  400 00000000         ;//                   <1=> ENABLE 
  401 00000000         ;//       <o10.7>     BURST_EN: ARM core burst operation
                        (Bank 6/7)
  402 00000000         ;//                   <0=> DISABLE
  403 00000000         ;//                   <1=> ENABLE 
  404 00000000         ;//       <o11.0..2>  BL: Burst Length
  405 00000000         ;//                   <0=> 1
  406 00000000         ;//       <o11.3>     BT: Burst Type
  407 00000000         ;//                   <0=> Sequential
  408 00000000         ;//       <o11.4..6>  CL: CAS Latency
  409 00000000         ;//                   <0=> 1 clk   <1=> 2 clks  <2=> 3 c



ARM Macro Assembler    Page 12 


                       lks
  410 00000000         ;//       <o11.7..8>  TM: Test Mode
  411 00000000         ;//                   <0=> Mode Register Set
  412 00000000         ;//       <o11.9>     WBL: Write Burst Length
  413 00000000         ;//                   <0=> 0
  414 00000000         ;//     </h>
  415 00000000         ;//   </h>
  416 00000000         ;//
  417 00000000         ;//   <h> Bank 7
  418 00000000         ;//     <o10.0..2>  BK76MAP: Bank 6/7 Memory Map
  419 00000000         ;//                 <0=> 32M  <1=> 64M <2=> 128M <4=> 2M
                          <5=> 4M   <6=> 8M   <7=> 16M
  420 00000000         ;//     <o8.28..29> DW: Data Bus Width
  421 00000000         ;//                 <0=> 8-bit   <1=> 16-bit  <2=> 32-bi
                       t  <3=> Rsrvd
  422 00000000         ;//     <o8.30>     WS: WAIT Status
  423 00000000         ;//                 <0=> WAIT Disable
  424 00000000         ;//                 <1=> WAIT Enable
  425 00000000         ;//     <o8.31>     ST: SRAM Type
  426 00000000         ;//                 <0=> Not using UB/LB
  427 00000000         ;//                 <1=> Using UB/LB
  428 00000000         ;//     <o7.15..16> MT: Memory Type
  429 00000000         ;//                 <0=> ROM or SRAM
  430 00000000         ;//                 <3=> SDRAM
  431 00000000         ;//     <h> ROM or SRAM
  432 00000000         ;//       <o7.0..1>   PMC: Page Mode Configuration
  433 00000000         ;//                   <0=> 1 Data  <1=> 4 Data  <2=> 8 D
                       ata  <3=> 16 Data
  434 00000000         ;//       <o7.2..3>   Tpac: Page Mode Access Cycle
  435 00000000         ;//                 <0=> 2 clks  <1=> 3 clks  <2=> 4 clk
                       s  <3=> 6 clks
  436 00000000         ;//       <o7.4..5>   Tcah: Address Holding Time after n
                       GCSn
  437 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  438 00000000         ;//       <o7.6..7>   Toch: Chip Select Hold on nOE
  439 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  440 00000000         ;//       <o7.8..10>  Tacc: Access Cycle
  441 00000000         ;//                   <0=> 1 clk   <1=> 2 clks  <2=> 3 c
                       lks  <3=> 4 clks
  442 00000000         ;//                   <4=> 6 clk   <5=> 8 clks  <6=> 10 
                       clks <7=> 14 clks
  443 00000000         ;//       <o7.11..12> Tcos: Chip Select Set-up nOE
  444 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  445 00000000         ;//       <o7.13..14> Tacs: Address Set-up before nGCSn
  446 00000000         ;//                   <0=> 0 clk   <1=> 1 clk   <2=> 2 c
                       lks  <3=> 4 clks
  447 00000000         ;//     </h>
  448 00000000         ;//     <h> SDRAM
  449 00000000         ;//       <o7.0..1>   SCAN: Columnn Address Number
  450 00000000         ;//                   <0=> 8-bit   <1=> 9-bit   <2=> 10-
                       bit  <3=> Rsrvd
  451 00000000         ;//       <o7.2..3>   Trcd: RAS to CAS Delay
  452 00000000         ;//                   <0=> 2 clks  <1=> 3 clks  <2=> 4 c
                       lks  <3=> Rsrvd
  453 00000000         ;//       <o10.4>     SCLKEN: SCLK Selection (Bank 6/7)
  454 00000000         ;//                   <0=> Normal



ARM Macro Assembler    Page 13 


  455 00000000         ;//                   <1=> Reduced Power 
  456 00000000         ;//       <o10.5>     SCLKEN: SDRAM power down mode (Ban
                       k 6/7)
  457 00000000         ;//                   <0=> DISABLE
  458 00000000         ;//                   <1=> ENABLE 
  459 00000000         ;//       <o10.7>     BURST_EN: ARM core burst operation
                        (Bank 6/7)
  460 00000000         ;//                   <0=> DISABLE
  461 00000000         ;//                   <1=> ENABLE 
  462 00000000         ;//       <o12.0..2>  BL: Burst Length
  463 00000000         ;//                   <0=> 1
  464 00000000         ;//       <o12.3>     BT: Burst Type
  465 00000000         ;//                   <0=> Sequential
  466 00000000         ;//       <o12.4..6>  CL: CAS Latency
  467 00000000         ;//                   <0=> 1 clk   <1=> 2 clks  <2=> 3 c
                       lks
  468 00000000         ;//       <o12.7..8>  TM: Test Mode
  469 00000000         ;//                   <0=> Mode Register Set
  470 00000000         ;//       <o12.9>     WBL: Write Burst Length
  471 00000000         ;//                   <0=> 0
  472 00000000         ;//     </h>
  473 00000000         ;//   </h>
  474 00000000         ;//
  475 00000000         ;//   <h> Refresh
  476 00000000         ;//     <o9.23>     REFEN: SDRAM Refresh
  477 00000000         ;//                 <0=> Disable <1=> Enable
  478 00000000         ;//     <o9.22>     TREFMD: SDRAM Refresh Mode
  479 00000000         ;//                 <0=> CBR/Auto Refresh
  480 00000000         ;//                 <1=> Self Refresh
  481 00000000         ;//     <o9.20..21> Trp: SDRAM RAS Pre-charge Time
  482 00000000         ;//                 <0=> 2 clks 
  483 00000000         ;//                 <1=> 3 clks 
  484 00000000         ;//                 <2=> 4 clks 
  485 00000000         ;//                 <3=> Rsrvd 
  486 00000000         ;//     <o9.18..19> Tsrc: SDRAM Semi Row cycle time
  487 00000000         ;//                <i> SDRAM Row cycle time: Trc=Tsrc+Tr
                       p
  488 00000000         ;//                 <0=> 4 clks  <1=> 5 clks  <2=> 6 clk
                       s  <3=> 7 clks
  489 00000000         ;//     <o9.0..10>  Refresh Counter <0x0-0x07FF>
  490 00000000         ;//                 <i> Refresh Period = (2^11 - Refresh
                        Count + 1) / HCLK
  491 00000000         ;//   </h>
  492 00000000 00000700 
                       BANKCON0_Val
                               EQU              0x00000700
  493 00000000 00000700 
                       BANKCON1_Val
                               EQU              0x00000700
  494 00000000 00000700 
                       BANKCON2_Val
                               EQU              0x00000700
  495 00000000 00000700 
                       BANKCON3_Val
                               EQU              0x00000700
  496 00000000 00000700 
                       BANKCON4_Val
                               EQU              0x00000700
  497 00000000 00000700 



ARM Macro Assembler    Page 14 


                       BANKCON5_Val
                               EQU              0x00000700
  498 00000000 00018008 
                       BANKCON6_Val
                               EQU              0x00018008
  499 00000000 00018008 
                       BANKCON7_Val
                               EQU              0x00018008
  500 00000000 00000000 
                       BWSCON_Val
                               EQU              0x00000000
  501 00000000 00AC0000 
                       REFRESH_Val
                               EQU              0x00AC0000
  502 00000000 00000000 
                       BANKSIZE_Val
                               EQU              0x00000000
  503 00000000 00000000 
                       MRSRB6_Val
                               EQU              0x00000000
  504 00000000 00000000 
                       MRSRB7_Val
                               EQU              0x00000000
  505 00000000         
  506 00000000         ;// </e> End of MC
  507 00000000         
  508 00000000         
  509 00000000         
  510 00000000         ; I/O Ports definitions
  511 00000000 56000000 
                       PIO_BASE
                               EQU              0x56000000  ; PIO Base Address
  512 00000000 00000000 
                       PCONA_OFS
                               EQU              0x00        ; PCONA Offset
  513 00000000 00000010 
                       PCONB_OFS
                               EQU              0x10        ; PCONB Offset
  514 00000000 00000020 
                       PCONC_OFS
                               EQU              0x20        ; PCONC Offset
  515 00000000 00000030 
                       PCOND_OFS
                               EQU              0x30        ; PCOND Offset
  516 00000000 00000040 
                       PCONE_OFS
                               EQU              0x40        ; PCONE Offset
  517 00000000 00000050 
                       PCONF_OFS
                               EQU              0x50        ; PCONF Offset
  518 00000000 00000060 
                       PCONG_OFS
                               EQU              0x60        ; PCONG Offset
  519 00000000 00000070 
                       PCONH_OFS
                               EQU              0x70        ; PCONH Offset
  520 00000000 000000D0 
                       PCONJ_OFS
                               EQU              0xD0        ; PCONJ Offset



ARM Macro Assembler    Page 15 


  521 00000000 00000018 
                       PUPB_OFS
                               EQU              0x18        ; PUPB Offset
  522 00000000 00000028 
                       PUPC_OFS
                               EQU              0x28        ; PUPC Offset
  523 00000000 00000038 
                       PUPD_OFS
                               EQU              0x38        ; PUPD Offset
  524 00000000 00000048 
                       PUPE_OFS
                               EQU              0x48        ; PUPE Offset
  525 00000000 00000058 
                       PUPF_OFS
                               EQU              0x58        ; PUPF Offset
  526 00000000 00000068 
                       PUPG_OFS
                               EQU              0x68        ; PUPG Offset
  527 00000000 00000078 
                       PUPH_OFS
                               EQU              0x78        ; PUPH Offset
  528 00000000 000000D8 
                       PUPJ_OFS
                               EQU              0xD8        ; PUPJ Offset
  529 00000000         
  530 00000000         
  531 00000000         ;// <e> I/O Configuration
  532 00000000 00000000 
                       PIO_SETUP
                               EQU              0
  533 00000000         
  534 00000000         ;//   <e> Port A
  535 00000000         ;//     <o1.0>      PA0  <0=> Output   <1=> ADDR0
  536 00000000         ;//     <o1.1>      PA1  <0=> Output   <1=> ADDR16
  537 00000000         ;//     <o1.2>      PA2  <0=> Output   <1=> ADDR17
  538 00000000         ;//     <o1.3>      PA3  <0=> Output   <1=> ADDR18
  539 00000000         ;//     <o1.4>      PA4  <0=> Output   <1=> ADDR19
  540 00000000         ;//     <o1.5>      PA5  <0=> Output   <1=> ADDR20
  541 00000000         ;//     <o1.6>      PA6  <0=> Output   <1=> ADDR21
  542 00000000         ;//     <o1.7>      PA7  <0=> Output   <1=> ADDR22
  543 00000000         ;//     <o1.8>      PA8  <0=> Output   <1=> ADDR23
  544 00000000         ;//     <o1.9>      PA9  <0=> Output   <1=> ADDR24
  545 00000000         ;//     <o1.10>      PA0  <0=> Output   <1=> ADDR25
  546 00000000         ;//     <o1.11>      PA1  <0=> Output   <1=> ADDR26
  547 00000000         ;//     <o1.12>      PA2  <0=> Output   <1=> nGCS[1]
  548 00000000         ;//     <o1.13>      PA3  <0=> Output   <1=> nGCS[2]
  549 00000000         ;//     <o1.14>      PA4  <0=> Output   <1=> nGCS[3]
  550 00000000         ;//     <o1.15>      PA5  <0=> Output   <1=> nGCS[4]
  551 00000000         ;//     <o1.16>      PA6  <0=> Output   <1=> nGCS[5]
  552 00000000         ;//     <o1.17>      PA7  <0=> Output   <1=> CLE
  553 00000000         ;//     <o1.18>      PA8  <0=> Output   <1=> ALE
  554 00000000         ;//     <o1.19>      PA9  <0=> Output   <1=> nFWE
  555 00000000         ;//     <o1.20>      PA0  <0=> Output   <1=> nFRE
  556 00000000         ;//     <o1.21>      PA1  <0=> Output   <1=> nRSTOUT
  557 00000000         ;//     <o1.22>      PA2  <0=> Output   <1=> nFCE
  558 00000000         ;//   </e>
  559 00000000 00000001 
                       PIOA_SETUP
                               EQU              1



ARM Macro Assembler    Page 16 


  560 00000000 000003FF 
                       PCONA_Val
                               EQU              0x000003FF
  561 00000000         
  562 00000000         ;//   <e> Port B
  563 00000000         ;//     <o1.0..1>        PB0  <0=> Input   <1=> Output  
                       <2=> TOUT0    <3=> Reserved 
  564 00000000         ;//     <o1.2..3>        PB1  <0=> Input   <1=> Output  
                       <2=> TOUT1    <3=> Reserved 
  565 00000000         ;//     <o1.4..5>        PB2  <0=> Input   <1=> Output  
                       <2=> TOUT2    <3=> Reserved 
  566 00000000         ;//     <o1.6..7>        PB3  <0=> Input   <1=> Output  
                       <2=> TOUT3    <3=> Reserved 
  567 00000000         ;//     <o1.8..9>        PB4  <0=> Input   <1=> Output  
                       <2=> TCLK[0]  <3=> Reserved 
  568 00000000         ;//     <o1.10..11>      PB5  <0=> Input   <1=> Output  
                       <2=> nXBACK   <3=> Reserved 
  569 00000000         ;//     <o1.12..13>      PB6  <0=> Input   <1=> Output  
                       <2=> nXBREQ   <3=> Reserved 
  570 00000000         ;//     <o1.14..15>      PB7  <0=> Input   <1=> Output  
                       <2=> nXDACK1  <3=> Reserved 
  571 00000000         ;//     <o1.16..17>      PB8  <0=> Input   <1=> Output  
                       <2=> nXDREQ1  <3=> Reserved 
  572 00000000         ;//     <o1.18..19>      PB9  <0=> Input   <1=> Output  
                       <2=> nXDACK0  <3=> Reserved 
  573 00000000         ;//     <o1.20..21>      PB10 <0=> Input   <1=> Output  
                       <2=> nXDREQ0  <3=> Reserved 
  574 00000000         ;//     <h> Pull-up Resistors                           
                                    
  575 00000000         ;//       <o2.0>    PB0 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  576 00000000         ;//       <o2.1>    PB1 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  577 00000000         ;//       <o2.2>    PB2 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  578 00000000         ;//       <o2.3>    PB3 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  579 00000000         ;//       <o2.4>    PB4 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  580 00000000         ;//       <o2.5>    PB5 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  581 00000000         ;//       <o2.6>    PB6 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  582 00000000         ;//       <o2.7>    PB7 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  583 00000000         ;//       <o2.8>    PB8 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  584 00000000         ;//       <o2.9>    PB9 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  585 00000000         ;//       <o2.10>   PB10 Pull-up       <0=> Enabled  <1=
                       > Disabled   
  586 00000000         ;//     </h>                                            
                                    
  587 00000000         ;//   </e>
  588 00000000 00000001 
                       PIOB_SETUP
                               EQU              1
  589 00000000 000007FF 
                       PCONB_Val



ARM Macro Assembler    Page 17 


                               EQU              0x000007FF
  590 00000000 00000000 
                       PUPB_Val
                               EQU              0x00000000
  591 00000000         
  592 00000000         ;//   <e> Port C
  593 00000000         ;//     <o1.0..1>          PC0  <0=> Input    <1=> Outpu
                       t  <2=> LEND          <3=> Reserved 
  594 00000000         ;//     <o1.2..3>          PC1  <0=> Input    <1=> Outpu
                       t  <2=> VCLK          <3=> Reserved 
  595 00000000         ;//     <o1.4..5>          PC2  <0=> Input    <1=> Outpu
                       t  <2=> VLINE         <3=> Reserved 
  596 00000000         ;//     <o1.6..7>          PC3  <0=> Input    <1=> Outpu
                       t  <2=> VFRAME        <3=> Reserved 
  597 00000000         ;//     <o1.8..9>          PC4  <0=> Input    <1=> Outpu
                       t  <2=> VM            <3=> Reserved 
  598 00000000         ;//     <o1.10..11>        PC5  <0=> Input    <1=> Outpu
                       t  <2=> LCD_LPCOE     <3=> Reserved 
  599 00000000         ;//     <o1.12..13>        PC6  <0=> Input    <1=> Outpu
                       t  <2=> LCD_LPCREV    <3=> Reserved 
  600 00000000         ;//     <o1.14..15>        PC7  <0=> Input    <1=> Outpu
                       t  <2=> LCD_LPCREVB   <3=> Reserved 
  601 00000000         ;//     <o1.16..17>        PC8  <0=> Input    <1=> Outpu
                       t  <2=> VD[0]         <3=> Reserved 
  602 00000000         ;//     <o1.18..19>        PC9  <0=> Input    <1=> Outpu
                       t  <2=> VD[1]         <3=> Reserved 
  603 00000000         ;//     <o1.20..21>        PC10 <0=> Input    <1=> Outpu
                       t  <2=> VD[2]         <3=> Reserved 
  604 00000000         ;//     <o1.22..23>        PC11  <0=> Input   <1=> Outpu
                       t  <2=> VD[3]         <3=> Reserved 
  605 00000000         ;//     <o1.24..25>        PC12  <0=> Input   <1=> Outpu
                       t  <2=> VD[4]         <3=> Reserved 
  606 00000000         ;//     <o1.26..27>        PC13  <0=> Input   <1=> Outpu
                       t  <2=> VD[5]         <3=> Reserved 
  607 00000000         ;//     <o1.28..29>        PC14  <0=> Input   <1=> Outpu
                       t  <2=> VD[6]         <3=> Reserved 
  608 00000000         ;//     <o1.30..31>        PC15  <0=> Input   <1=> Outpu
                       t  <2=> VD[7]         <3=> Reserved 
  609 00000000         ;//     <h> Pull-up Resistors                           
                                    
  610 00000000         ;//       <o2.0>     PC0 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  611 00000000         ;//       <o2.1>     PC1 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  612 00000000         ;//       <o2.2>     PC2 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  613 00000000         ;//       <o2.3>     PC3 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  614 00000000         ;//       <o2.4>     PC4 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  615 00000000         ;//       <o2.5>     PC5 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  616 00000000         ;//       <o2.6>     PC6 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  617 00000000         ;//       <o2.7>     PC7 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  618 00000000         ;//       <o2.8>     PC8 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  619 00000000         ;//       <o2.9>     PC9 Pull-up         <0=> Enabled  <



ARM Macro Assembler    Page 18 


                       1=> Disabled   
  620 00000000         ;//       <o2.10>    PC10 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  621 00000000         ;//       <o2.11>    PC11 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  622 00000000         ;//       <o2.12>    PC12 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  623 00000000         ;//       <o2.13>    PC13 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  624 00000000         ;//       <o2.14>    PC14 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  625 00000000         ;//       <o2.15>    PC15 Pull-up        <0=> Enabled  <
                       1=> Disabled  
  626 00000000         ;//     </h>                                            
                                    
  627 00000000         ;//   </e>
  628 00000000 00000001 
                       PIOC_SETUP
                               EQU              1
  629 00000000 AAAAAAAA 
                       PCONC_Val
                               EQU              0xAAAAAAAA
  630 00000000 00000000 
                       PUPC_Val
                               EQU              0x00000000
  631 00000000         
  632 00000000         ;//   <e> Port D
  633 00000000         ;//     <o1.0..1>          PD0  <0=> Input    <1=> Outpu
                       t  <2=> VD[8]         <3=> Reserved 
  634 00000000         ;//     <o1.2..3>          PD1  <0=> Input    <1=> Outpu
                       t  <2=> VD[9]         <3=> Reserved 
  635 00000000         ;//     <o1.4..5>          PD2  <0=> Input    <1=> Outpu
                       t  <2=> VD[10]         <3=> Reserved 
  636 00000000         ;//     <o1.6..7>          PD3  <0=> Input    <1=> Outpu
                       t  <2=> VD[11]         <3=> Reserved 
  637 00000000         ;//     <o1.8..9>          PD4  <0=> Input    <1=> Outpu
                       t  <2=> VD[12]         <3=> Reserved 
  638 00000000         ;//     <o1.10..11>        PD5  <0=> Input    <1=> Outpu
                       t  <2=> VD[13]         <3=> Reserved 
  639 00000000         ;//     <o1.12..13>        PD6  <0=> Input    <1=> Outpu
                       t  <2=> VD[14]         <3=> Reserved 
  640 00000000         ;//     <o1.14..15>        PD7  <0=> Input    <1=> Outpu
                       t  <2=> VD[15]         <3=> Reserved 
  641 00000000         ;//     <o1.16..17>        PD8  <0=> Input    <1=> Outpu
                       t  <2=> VD[16]         <3=> SPIMISO1 
  642 00000000         ;//     <o1.18..19>        PD9  <0=> Input    <1=> Outpu
                       t  <2=> VD[17]         <3=> SPIMOSI1
  643 00000000         ;//     <o1.20..21>        PD10 <0=> Input    <1=> Outpu
                       t  <2=> VD[18]         <3=> SPICLK1
  644 00000000         ;//     <o1.22..23>        PD11  <0=> Input   <1=> Outpu
                       t  <2=> VD[19]         <3=> Reserved 
  645 00000000         ;//     <o1.24..25>        PD12  <0=> Input   <1=> Outpu
                       t  <2=> VD[20]         <3=> Reserved 
  646 00000000         ;//     <o1.26..27>        PD13  <0=> Input   <1=> Outpu
                       t  <2=> VD[21]         <3=> Reserved 
  647 00000000         ;//     <o1.28..29>        PD14  <0=> Input   <1=> Outpu
                       t  <2=> VD[22]          <3=> nSS1
  648 00000000         ;//     <o1.30..31>        PD15  <0=> Input   <1=> Outpu
                       t  <2=> VD[23]          <3=> nSS0 



ARM Macro Assembler    Page 19 


  649 00000000         ;//     <h> Pull-up Resistors                           
                                    
  650 00000000         ;//       <o2.0>     PD0 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  651 00000000         ;//       <o2.1>     PD1 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  652 00000000         ;//       <o2.2>     PD2 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  653 00000000         ;//       <o2.3>     PD3 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  654 00000000         ;//       <o2.4>     PD4 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  655 00000000         ;//       <o2.5>     PD5 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  656 00000000         ;//       <o2.6>     PD6 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  657 00000000         ;//       <o2.7>     PD7 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  658 00000000         ;//       <o2.8>     PD8 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  659 00000000         ;//       <o2.9>     PD9 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  660 00000000         ;//       <o2.10>    PD10 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  661 00000000         ;//       <o2.11>    PD11 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  662 00000000         ;//       <o2.12>    PD12 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  663 00000000         ;//       <o2.13>    PD13 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  664 00000000         ;//       <o2.14>    PD14 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  665 00000000         ;//       <o2.15>    PD15 Pull-up        <0=> Enabled  <
                       1=> Disabled  
  666 00000000         ;//     </h>         
  667 00000000         ;//   </e>
  668 00000000 00000001 
                       PIOD_SETUP
                               EQU              1
  669 00000000 00000000 
                       PCOND_Val
                               EQU              0x00000000
  670 00000000 00000000 
                       PUPD_Val
                               EQU              0x00000000
  671 00000000         
  672 00000000         ;//   <e> Port E
  673 00000000         ;//     <o1.0..1>          PE0  <0=> Input    <1=> Outpu
                       t  <2=> I2SLRCK       <3=> AC_SYNC 
  674 00000000         ;//     <o1.2..3>          PE1  <0=> Input    <1=> Outpu
                       t  <2=> I2SSCLK       <3=> AC_BIT_CLK 
  675 00000000         ;//     <o1.4..5>          PE2  <0=> Input    <1=> Outpu
                       t  <2=> CDCLK         <3=> AC_nRESET 
  676 00000000         ;//     <o1.6..7>          PE3  <0=> Input    <1=> Outpu
                       t  <2=> I2SDI         <3=> AC_SDATA_IN 
  677 00000000         ;//     <o1.8..9>          PE4  <0=> Input    <1=> Outpu
                       t  <2=> I2SDO         <3=> AC_SDATA_OUT 
  678 00000000         ;//     <o1.10..11>        PE5  <0=> Input    <1=> Outpu
                       t  <2=> SDCLK         <3=> Reserved 



ARM Macro Assembler    Page 20 


  679 00000000         ;//     <o1.12..13>        PE6  <0=> Input    <1=> Outpu
                       t  <2=> SDCMD         <3=> Reserved 
  680 00000000         ;//     <o1.14..15>        PE7  <0=> Input    <1=> Outpu
                       t  <2=> SDDAT0        <3=> Reserved 
  681 00000000         ;//     <o1.16..17>        PE8  <0=> Input    <1=> Outpu
                       t  <2=> SDDAT1        <3=> Reserved
  682 00000000         ;//     <o1.18..19>        PE9  <0=> Input    <1=> Outpu
                       t  <2=> SDDAT2        <3=> Reserved
  683 00000000         ;//     <o1.20..21>        PE10 <0=> Input    <1=> Outpu
                       t  <2=> SDDAT3        <3=> Reserved
  684 00000000         ;//     <o1.22..23>        PE11  <0=> Input   <1=> Outpu
                       t  <2=> SPIMISO0      <3=> Reserved 
  685 00000000         ;//     <o1.24..25>        PE12  <0=> Input   <1=> Outpu
                       t  <2=> SPIMOSI0      <3=> Reserved 
  686 00000000         ;//     <o1.26..27>        PE13  <0=> Input   <1=> Outpu
                       t  <2=> SPICLK0       <3=> Reserved 
  687 00000000         ;//     <o1.28..29>        PE14  <0=> Input   <1=> Outpu
                       t  <2=> IICSCL        <3=> Reserved
  688 00000000         ;//     <o1.30..31>        PE15  <0=> Input   <1=> Outpu
                       t  <2=> IICSDA        <3=> Reserved
  689 00000000         ;//     <h> Pull-up Resistors                           
                                                  
  690 00000000         ;//       <o2.0>     PE0 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  691 00000000         ;//       <o2.1>     PE1 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  692 00000000         ;//       <o2.2>     PE2 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  693 00000000         ;//       <o2.3>     PE3 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  694 00000000         ;//       <o2.4>     PE4 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  695 00000000         ;//       <o2.5>     PE5 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  696 00000000         ;//       <o2.6>     PE6 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  697 00000000         ;//       <o2.7>     PE7 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  698 00000000         ;//       <o2.8>     PE8 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  699 00000000         ;//       <o2.9>     PE9 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  700 00000000         ;//       <o2.10>    PE10 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  701 00000000         ;//       <o2.11>    PE11 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  702 00000000         ;//       <o2.12>    PE12 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  703 00000000         ;//       <o2.13>    PE13 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  704 00000000         ;//       <o2.14>    PE14 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  705 00000000         ;//       <o2.15>    PE15 Pull-up        <0=> Enabled  <
                       1=> Disabled  
  706 00000000         ;//     </h>         
  707 00000000         ;//   </e>
  708 00000000 00000001 
                       PIOE_SETUP
                               EQU              1



ARM Macro Assembler    Page 21 


  709 00000000 00000000 
                       PCONE_Val
                               EQU              0x00000000
  710 00000000 00000000 
                       PUPE_Val
                               EQU              0x00000000
  711 00000000         
  712 00000000         ;//   <e> Port F
  713 00000000         ;//     <o1.0..1>        PF0  <0=> Input   <1=> Output  
                       <2=> EINT[0]  <3=> Reserved 
  714 00000000         ;//     <o1.2..3>        PF1  <0=> Input   <1=> Output  
                       <2=> EINT[1]  <3=> Reserved 
  715 00000000         ;//     <o1.4..5>        PF2  <0=> Input   <1=> Output  
                       <2=> EINT[2]  <3=> Reserved 
  716 00000000         ;//     <o1.6..7>        PF3  <0=> Input   <1=> Output  
                       <2=> EINT[3]  <3=> Reserved 
  717 00000000         ;//     <o1.8..9>        PF4  <0=> Input   <1=> Output  
                       <2=> EINT[4]  <3=> Reserved 
  718 00000000         ;//     <o1.10..11>      PF5  <0=> Input   <1=> Output  
                       <2=> EINT[5]  <3=> Reserved 
  719 00000000         ;//     <o1.12..13>      PF6  <0=> Input   <1=> Output  
                       <2=> EINT[6]  <3=> Reserved 
  720 00000000         ;//     <o1.14..15>      PF7  <0=> Input   <1=> Output  
                       <2=> EINT[7]  <3=> Reserved 
  721 00000000         ;//     <h> Pull-up Resistors                           
                                    
  722 00000000         ;//       <o2.0>    PF0 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  723 00000000         ;//       <o2.1>    PF1 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  724 00000000         ;//       <o2.2>    PF2 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  725 00000000         ;//       <o2.3>    PF3 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  726 00000000         ;//       <o2.4>    PF4 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  727 00000000         ;//       <o2.5>    PF5 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  728 00000000         ;//       <o2.6>    PF6 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  729 00000000         ;//       <o2.7>    PF7 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  730 00000000         ;//     </h> 
  731 00000000         ;//   </e>
  732 00000000 00000001 
                       PIOF_SETUP
                               EQU              1
  733 00000000 00000000 
                       PCONF_Val
                               EQU              0x00000000
  734 00000000 00000000 
                       PUPF_Val
                               EQU              0x00000000
  735 00000000         
  736 00000000         ;//   <e> Port G
  737 00000000         ;//     <o1.0..1>          PG0  <0=> Input    <1=> Outpu
                       t  <2=> EINT[8]   <3=> Reserved 
  738 00000000         ;//     <o1.2..3>          PG1  <0=> Input    <1=> Outpu
                       t  <2=> EINT[9]   <3=> Reserved 



ARM Macro Assembler    Page 22 


  739 00000000         ;//     <o1.4..5>          PG2  <0=> Input    <1=> Outpu
                       t  <2=> EINT[10]   <3=> nSS0 
  740 00000000         ;//     <o1.6..7>          PG3  <0=> Input    <1=> Outpu
                       t  <2=> EINT[11]   <3=> nSS1 
  741 00000000         ;//     <o1.8..9>          PG4  <0=> Input    <1=> Outpu
                       t  <2=> EINT[12]   <3=> LCD_PWRDN 
  742 00000000         ;//     <o1.10..11>        PG5  <0=> Input    <1=> Outpu
                       t  <2=> EINT[13]   <3=> SPIMISO1 
  743 00000000         ;//     <o1.12..13>        PG6  <0=> Input    <1=> Outpu
                       t  <2=> EINT[14]   <3=> SPIMOSI1
  744 00000000         ;//     <o1.14..15>        PG7  <0=> Input    <1=> Outpu
                       t  <2=> EINT[15]   <3=> SPICLK1 
  745 00000000         ;//     <o1.16..17>        PG8  <0=> Input    <1=> Outpu
                       t  <2=> EINT[16]   <3=> Reserved 
  746 00000000         ;//     <o1.18..19>        PG9  <0=> Input    <1=> Outpu
                       t  <2=> EINT[17]   <3=> nRTS1
  747 00000000         ;//     <o1.20..21>        PG10 <0=> Input    <1=> Outpu
                       t  <2=> EINT[18]   <3=> nCTS1 
  748 00000000         ;//     <o1.22..23>        PG11  <0=> Input   <1=> Outpu
                       t  <2=> EINT[19]   <3=> TCLK[1] 
  749 00000000         ;//     <o1.24..25>        PG12  <0=> Input   <1=> Outpu
                       t  <2=> EINT[20]   <3=> Reserved 
  750 00000000         ;//     <o1.26..27>        PG13  <0=> Input   <1=> Outpu
                       t  <2=> EINT[21]   <3=> Reserved 
  751 00000000         ;//     <o1.28..29>        PG14  <0=> Input   <1=> Outpu
                       t  <2=> EINT[22]   <3=> Reserved 
  752 00000000         ;//     <o1.30..31>        PG15  <0=> Input   <1=> Outpu
                       t  <2=> EINT[23]   <3=> Reserved 
  753 00000000         ;//     <h> Pull-up Resistors                           
                                    
  754 00000000         ;//       <o2.0>     PG0 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  755 00000000         ;//       <o2.1>     PG1 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  756 00000000         ;//       <o2.2>     PG2 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  757 00000000         ;//       <o2.3>     PG3 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  758 00000000         ;//       <o2.4>     PG4 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  759 00000000         ;//       <o2.5>     PG5 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  760 00000000         ;//       <o2.6>     PG6 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  761 00000000         ;//       <o2.7>     PG7 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  762 00000000         ;//       <o2.8>     PG8 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  763 00000000         ;//       <o2.9>     PG9 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  764 00000000         ;//       <o2.10>    PG10 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  765 00000000         ;//       <o2.11>    PG11 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  766 00000000         ;//       <o2.12>    PG12 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  767 00000000         ;//       <o2.13>    PG13 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  768 00000000         ;//       <o2.14>    PG14 Pull-up        <0=> Enabled  <



ARM Macro Assembler    Page 23 


                       1=> Disabled   
  769 00000000         ;//       <o2.15>    PG15 Pull-up        <0=> Enabled  <
                       1=> Disabled  
  770 00000000         ;//     </h>                                            
                               
  771 00000000         ;//   </e>
  772 00000000 00000001 
                       PIOG_SETUP
                               EQU              1
  773 00000000 00000000 
                       PCONG_Val
                               EQU              0x00000000
  774 00000000 00000000 
                       PUPG_Val
                               EQU              0x00000000
  775 00000000         
  776 00000000         ;//   <e> Port H
  777 00000000         ;//     <o1.0..1>        PH0  <0=> Input   <1=> Output  
                       <2=> nCTS0    <3=> Reserved 
  778 00000000         ;//     <o1.2..3>        PH1  <0=> Input   <1=> Output  
                       <2=> nRTS0    <3=> Reserved 
  779 00000000         ;//     <o1.4..5>        PH2  <0=> Input   <1=> Output  
                       <2=> TXD[0]    <3=> Reserved 
  780 00000000         ;//     <o1.6..7>        PH3  <0=> Input   <1=> Output  
                       <2=> RXD[0]    <3=> Reserved 
  781 00000000         ;//     <o1.8..9>        PH4  <0=> Input   <1=> Output  
                       <2=> TXD[1]  <3=> Reserved 
  782 00000000         ;//     <o1.10..11>      PH5  <0=> Input   <1=> Output  
                       <2=> RXD[1]   <3=> Reserved 
  783 00000000         ;//     <o1.12..13>      PH6  <0=> Input   <1=> Output  
                       <2=> TXD[2]   <3=> nRTS1
  784 00000000         ;//     <o1.14..15>      PH7  <0=> Input   <1=> Output  
                       <2=> RXD[2]  <3=> nCTS1 
  785 00000000         ;//     <o1.16..17>      PH8  <0=> Input   <1=> Output  
                       <2=> UEXTCLK  <3=> Reserved 
  786 00000000         ;//     <o1.18..19>      PH9  <0=> Input   <1=> Output  
                       <2=> CLKOUT0  <3=> Reserved 
  787 00000000         ;//     <o1.20..21>      PH10 <0=> Input   <1=> Output  
                       <2=> CLKOUT1  <3=> Reserved 
  788 00000000         ;//     <h> Pull-up Resistors                           
                                    
  789 00000000         ;//       <o2.0>    PH0 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  790 00000000         ;//       <o2.1>    PH1 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  791 00000000         ;//       <o2.2>    PH2 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  792 00000000         ;//       <o2.3>    PH3 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  793 00000000         ;//       <o2.4>    PH4 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  794 00000000         ;//       <o2.5>    PH5 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  795 00000000         ;//       <o2.6>    PH6 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  796 00000000         ;//       <o2.7>    PH7 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  797 00000000         ;//       <o2.8>    PH8 Pull-up        <0=> Enabled  <1=
                       > Disabled   



ARM Macro Assembler    Page 24 


  798 00000000         ;//       <o2.9>    PH9 Pull-up        <0=> Enabled  <1=
                       > Disabled   
  799 00000000         ;//       <o2.10>   PH10 Pull-up       <0=> Enabled  <1=
                       > Disabled   
  800 00000000         ;//     </h>                                            
                                    
  801 00000000         ;//   </e>
  802 00000000 00000001 
                       PIOH_SETUP
                               EQU              1
  803 00000000 000007FF 
                       PCONH_Val
                               EQU              0x000007FF
  804 00000000 00000000 
                       PUPH_Val
                               EQU              0x00000000
  805 00000000         
  806 00000000         
  807 00000000         ;//   <e> Port J
  808 00000000         ;//     <o1.0..1>          PJ0  <0=> Input    <1=> Outpu
                       t  <2=> CAMDATA[0]   <3=> Reserved
  809 00000000         ;//     <o1.2..3>          PJ1  <0=> Input    <1=> Outpu
                       t  <2=> CAMDATA[1]   <3=> Reserved
  810 00000000         ;//     <o1.4..5>          PJ2  <0=> Input    <1=> Outpu
                       t  <2=> CAMDATA[2]   <3=> Reserved
  811 00000000         ;//     <o1.6..7>          PJ3  <0=> Input    <1=> Outpu
                       t  <2=> CAMDATA[3]   <3=> Reserved
  812 00000000         ;//     <o1.8..9>          PJ4  <0=> Input    <1=> Outpu
                       t  <2=> CAMDATA[4]   <3=> Reserved 
  813 00000000         ;//     <o1.10..11>        PJ5  <0=> Input    <1=> Outpu
                       t  <2=> CAMDATA[5]   <3=> Reserved
  814 00000000         ;//     <o1.12..13>        PJ6  <0=> Input    <1=> Outpu
                       t  <2=> CAMDATA[6]   <3=> Reserved
  815 00000000         ;//     <o1.14..15>        PJ7  <0=> Input    <1=> Outpu
                       t  <2=> CAMDATA[7]   <3=> Reserved
  816 00000000         ;//     <o1.16..17>        PJ8  <0=> Input    <1=> Outpu
                       t  <2=> CAMPCLK      <3=> Reserved
  817 00000000         ;//     <o1.18..19>        PJ9  <0=> Input    <1=> Outpu
                       t  <2=> CAMVSYNC     <3=> Reserved
  818 00000000         ;//     <o1.20..21>        PJ10 <0=> Input    <1=> Outpu
                       t  <2=> CAMHREF      <3=> Reserved
  819 00000000         ;//     <o1.22..23>        PJ11  <0=> Input   <1=> Outpu
                       t  <2=> CAMCLKOUT    <3=> Reserved
  820 00000000         ;//     <o1.24..25>        PJ12  <0=> Input   <1=> Outpu
                       t  <2=> CAMRESET     <3=> Reserved
  821 00000000         ;//     <h> Pull-up Resistors                           
                                    
  822 00000000         ;//       <o2.0>     PJ0 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  823 00000000         ;//       <o2.1>     PJ1 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  824 00000000         ;//       <o2.2>     PJ2 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  825 00000000         ;//       <o2.3>     PJ3 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  826 00000000         ;//       <o2.4>     PJ4 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  827 00000000         ;//       <o2.5>     PJ5 Pull-up         <0=> Enabled  <
                       1=> Disabled   



ARM Macro Assembler    Page 25 


  828 00000000         ;//       <o2.6>     PJ6 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  829 00000000         ;//       <o2.7>     PJ7 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  830 00000000         ;//       <o2.8>     PJ8 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  831 00000000         ;//       <o2.9>     PJ9 Pull-up         <0=> Enabled  <
                       1=> Disabled   
  832 00000000         ;//       <o2.10>    PJ10 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  833 00000000         ;//       <o2.11>    PJ11 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  834 00000000         ;//       <o2.12>    PJ12 Pull-up        <0=> Enabled  <
                       1=> Disabled   
  835 00000000         ;//     </h>                                            
                               
  836 00000000         ;//   </e>
  837 00000000 00000001 
                       PIOJ_SETUP
                               EQU              1
  838 00000000 00000000 
                       PCONJ_Val
                               EQU              0x00000000
  839 00000000 00000000 
                       PUPJ_Val
                               EQU              0x00000000
  840 00000000         
  841 00000000         
  842 00000000         
  843 00000000                 PRESERVE8
  844 00000000         
  845 00000000         
  846 00000000         ; Area Definition and Entry Point
  847 00000000         ;  Startup Code must be linked first at Address at which
                        it expects to run.
  848 00000000         
  849 00000000                 AREA             RESET, CODE, READONLY
  850 00000000                 ARM
  851 00000000         
  852 00000000         
  853 00000000         ; Exception Vectors
  854 00000000         ;  Mapped to Address 0.
  855 00000000         ;  Absolute addressing mode must be used.
  856 00000000         ;  Dummy Handlers are implemented as infinite loops whic
                       h can be modified.
  857 00000000         
  858 00000000 E59FF03C 
                       Vectors LDR              PC, Reset_Addr
  859 00000004 E59FF03C        LDR              PC, Undef_Addr
  860 00000008 E59FF03C        LDR              PC, SWI_Addr
  861 0000000C E59FF03C        LDR              PC, PAbt_Addr
  862 00000010 E59FF03C        LDR              PC, DAbt_Addr
  863 00000014 E1A00000        NOP                          ; Reserved Vector 
  864 00000018 E59FF03C        LDR              PC, IRQ_Addr
  865 0000001C E59FF03C        LDR              PC, FIQ_Addr
  866 00000020         
  867 00000020         
  868 00000020                 IF               IntVT_SETUP <> 0
  869 00000020         



ARM Macro Assembler    Page 26 


  870 00000020         ;Interrupt Vector Table Address                
  871 00000020 33FFFF20 
                       HandleEINT0
                               EQU              IntVTAddress
  872 00000020 33FFFF24 
                       HandleEINT1
                               EQU              IntVTAddress +4
  873 00000020 33FFFF28 
                       HandleEINT2
                               EQU              IntVTAddress +4*2
  874 00000020 33FFFF2C 
                       HandleEINT3
                               EQU              IntVTAddress +4*3
  875 00000020 33FFFF30 
                       HandleEINT4_7
                               EQU              IntVTAddress +4*4
  876 00000020 33FFFF34 
                       HandleEINT8_23
                               EQU              IntVTAddress +4*5
  877 00000020 33FFFF38 
                       HandleCAM
                               EQU              IntVTAddress +4*6
  878 00000020 33FFFF3C 
                       HandleBATFLT
                               EQU              IntVTAddress +4*7
  879 00000020 33FFFF40 
                       HandleTICK
                               EQU              IntVTAddress +4*8
  880 00000020 33FFFF44 
                       HandleWDT
                               EQU              IntVTAddress +4*9
  881 00000020 33FFFF48 
                       HandleTIMER0
                               EQU              IntVTAddress +4*10
  882 00000020 33FFFF4C 
                       HandleTIMER1
                               EQU              IntVTAddress +4*11
  883 00000020 33FFFF50 
                       HandleTIMER2
                               EQU              IntVTAddress +4*12
  884 00000020 33FFFF54 
                       HandleTIMER3
                               EQU              IntVTAddress +4*13
  885 00000020 33FFFF58 
                       HandleTIMER4
                               EQU              IntVTAddress +4*14
  886 00000020 33FFFF5C 
                       HandleUART2
                               EQU              IntVTAddress +4*15
  887 00000020 33FFFF60 
                       HandleLCD
                               EQU              IntVTAddress +4*16
  888 00000020 33FFFF64 
                       HandleDMA0
                               EQU              IntVTAddress +4*17
  889 00000020 33FFFF68 
                       HandleDMA1
                               EQU              IntVTAddress +4*18
  890 00000020 33FFFF6C 



ARM Macro Assembler    Page 27 


                       HandleDMA2
                               EQU              IntVTAddress +4*19
  891 00000020 33FFFF70 
                       HandleDMA3
                               EQU              IntVTAddress +4*20
  892 00000020 33FFFF74 
                       HandleMMC
                               EQU              IntVTAddress +4*21
  893 00000020 33FFFF78 
                       HandleSPI0
                               EQU              IntVTAddress +4*22
  894 00000020 33FFFF7C 
                       HandleUART1
                               EQU              IntVTAddress +4*23
  895 00000020 33FFFF80 
                       HandleNFCON
                               EQU              IntVTAddress +4*24
  896 00000020 33FFFF84 
                       HandleUSBD
                               EQU              IntVTAddress +4*25
  897 00000020 33FFFF88 
                       HandleUSBH
                               EQU              IntVTAddress +4*26
  898 00000020 33FFFF8C 
                       HandleIIC
                               EQU              IntVTAddress +4*27
  899 00000020 33FFFF90 
                       HandleUART0
                               EQU              IntVTAddress +4*28
  900 00000020 33FFFFBC 
                       HandleSPI1
                               EQU              IntVTAddress +4*39
  901 00000020 33FFFF98 
                       HandleRTC
                               EQU              IntVTAddress +4*30
  902 00000020 33FFFF9C 
                       HandleADC
                               EQU              IntVTAddress +4*31
  903 00000020         
  904 00000020         IRQ_Entry
  905 00000020 E24DD004        sub              sp,sp,#4    ;reserved for PC
  906 00000024 E92D0300        stmfd            sp!,{r8-r9}
  907 00000028         
  908 00000028 E59F90A0        ldr              r9,=INTOFFSET
  909 0000002C E5999000        ldr              r9,[r9]
  910 00000030 E59F809C        ldr              r8,=HandleEINT0
  911 00000034 E0888109        add              r8,r8,r9,lsl #2
  912 00000038 E5988000        ldr              r8,[r8]
  913 0000003C E58D8008        str              r8,[sp,#8]
  914 00000040 E8BD8300        ldmfd            sp!,{r8-r9,pc}
  915 00000044         
  916 00000044                 ENDIF
  917 00000044         
  918 00000044 00000000 
                       Reset_Addr
                               DCD              Reset_Handler
  919 00000048 00000000 
                       Undef_Addr
                               DCD              Undef_Handler



ARM Macro Assembler    Page 28 


  920 0000004C 00000000 
                       SWI_Addr
                               DCD              SWI_Handler
  921 00000050 00000000 
                       PAbt_Addr
                               DCD              PAbt_Handler
  922 00000054 00000000 
                       DAbt_Addr
                               DCD              DAbt_Handler
  923 00000058 00000000        DCD              0           ; Reserved Address 
                                                            
  924 0000005C 00000000 
                       IRQ_Addr
                               DCD              IRQ_Handler
  925 00000060 00000000 
                       FIQ_Addr
                               DCD              FIQ_Handler
  926 00000064         
  927 00000064 EAFFFFFE 
                       Undef_Handler
                               B                Undef_Handler
  928 00000068 EAFFFFFE 
                       SWI_Handler
                               B                SWI_Handler
  929 0000006C EAFFFFFE 
                       PAbt_Handler
                               B                PAbt_Handler
  930 00000070 EAFFFFFE 
                       DAbt_Handler
                               B                DAbt_Handler
  931 00000074         
  932 00000074                 IF               IntVT_SETUP <> 1
  934                          ENDIF
  935 00000074         
  936 00000074                 IF               IntVT_SETUP <> 0
  937 00000074 EAFFFFE9 
                       IRQ_Handler
                               B                IRQ_Entry
  938 00000078                 ENDIF
  939 00000078         
  940 00000078 EAFFFFFE 
                       FIQ_Handler
                               B                FIQ_Handler
  941 0000007C         
  942 0000007C         
  943 0000007C         
  944 0000007C         ; Memory Controller Configuration
  945 0000007C                 IF               MC_SETUP <> 0
  960                          ENDIF
  961 0000007C         
  962 0000007C         
  963 0000007C         ; Clock Management Configuration
  964 0000007C                 IF               CLK_SETUP <> 0
  973                          ENDIF
  974 0000007C         
  975 0000007C         
  976 0000007C         
  977 0000007C         ; I/O Configuration
  978 0000007C                 IF               PIO_SETUP <> 0



ARM Macro Assembler    Page 29 


  997                          ENDIF
  998 0000007C         
  999 0000007C         ; Reset Handler
 1000 0000007C         
 1001 0000007C                 EXPORT           Reset_Handler
 1002 0000007C         Reset_Handler
 1003 0000007C         
 1004 0000007C                 IF               WT_SETUP <> 0
 1011                          ENDIF
 1012 0000007C         
 1013 0000007C         
 1014 0000007C                 IF               CLK_SETUP <> 0
 1032                          ENDIF
 1033 0000007C         
 1034 0000007C         
 1035 0000007C                 IF               MC_SETUP <> 0
 1040                          ENDIF
 1041 0000007C         
 1042 0000007C         
 1043 0000007C                 IF               PIO_SETUP <> 0
 1107                          ENDIF
 1108 0000007C         
 1109 0000007C         
 1110 0000007C         ; Setup Stack for each mode
 1111 0000007C         
 1112 0000007C E59F0054        LDR              R0, =Stack_Top
 1113 00000080         
 1114 00000080         ;  Enter Undefined Instruction Mode and set its Stack Po
                       inter
 1115 00000080 E321F0DB        MSR              CPSR_c, #Mode_UND:OR:I_Bit:OR:F
_Bit
 1116 00000084 E1A0D000        MOV              SP, R0
 1117 00000088 E2400000        SUB              R0, R0, #UND_Stack_Size
 1118 0000008C         
 1119 0000008C         ;  Enter Abort Mode and set its Stack Pointer
 1120 0000008C E321F0D7        MSR              CPSR_c, #Mode_ABT:OR:I_Bit:OR:F
_Bit
 1121 00000090 E1A0D000        MOV              SP, R0
 1122 00000094 E2400000        SUB              R0, R0, #ABT_Stack_Size
 1123 00000098         
 1124 00000098         ;  Enter FIQ Mode and set its Stack Pointer
 1125 00000098 E321F0D1        MSR              CPSR_c, #Mode_FIQ:OR:I_Bit:OR:F
_Bit
 1126 0000009C E1A0D000        MOV              SP, R0
 1127 000000A0 E2400000        SUB              R0, R0, #FIQ_Stack_Size
 1128 000000A4         
 1129 000000A4         ;  Enter IRQ Mode and set its Stack Pointer
 1130 000000A4 E321F0D2        MSR              CPSR_c, #Mode_IRQ:OR:I_Bit:OR:F
_Bit
 1131 000000A8 E1A0D000        MOV              SP, R0
 1132 000000AC E2400080        SUB              R0, R0, #IRQ_Stack_Size
 1133 000000B0         
 1134 000000B0         ;  Enter Supervisor Mode and set its Stack Pointer
 1135 000000B0 E321F0D3        MSR              CPSR_c, #Mode_SVC:OR:I_Bit:OR:F
_Bit
 1136 000000B4 E1A0D000        MOV              SP, R0
 1137 000000B8 E2400008        SUB              R0, R0, #SVC_Stack_Size
 1138 000000BC         ;    IMPORT MMU_Init
 1139 000000BC         ;    bl     MMU_Init



ARM Macro Assembler    Page 30 


 1140 000000BC         
 1141 000000BC         
 1142 000000BC         ;  Enter User Mode and set its Stack Pointer
 1143 000000BC E321F010        MSR              CPSR_c, #Mode_USR
 1144 000000C0 E1A0D000        MOV              SP, R0
 1145 000000C4 E24DAB01        SUB              SL, SP, #USR_Stack_Size
 1146 000000C8                 EXPORT           StartPointAfterSleepWakeUp
 1147 000000C8         StartPointAfterSleepWakeUp
 1148 000000C8         
 1149 000000C8         ; Enter the C code
 1150 000000C8         ;
 1151 000000C8                 IMPORT           Main
 1152 000000C8 E59F000C        LDR              R0, =Main
 1153 000000CC E12FFF10        BX               R0
 1154 000000D0         
 1155 000000D0         
 1156 000000D0         ; User Initial Stack & Heap
 1157 000000D0 4A000014 
              33FFFF20 
              00000000 
              00000000         AREA             |.text|, CODE, READONLY
 1158 00000000         
 1159 00000000                 IMPORT           __use_two_region_memory
 1160 00000000                 EXPORT           __user_initial_stackheap
 1161 00000000         __user_initial_stackheap
 1162 00000000         
 1163 00000000 E59F000C        LDR              R0, =  Heap_Mem
 1164 00000004 E59F100C        LDR              R1, =(Stack_Mem + USR_Stack_Siz
e)
 1165 00000008 E59F2004        LDR              R2, = (Heap_Mem +      Heap_Siz
e)
 1166 0000000C E59F3008        LDR              R3, = Stack_Mem
 1167 00000010 E12FFF1E        BX               LR
 1168 00000014         
 1169 00000014         
 1170 00000014                 END
              00000000 
              00000400 
              00000000 
Command Line: --debug --xref --device=DARMSS9 --apcs=interwork -o.\obj\S3C2440A
.o -Id:\Keil\ARM\INC\Samsung --list=S3C2440A.lst S3C2440A.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

STACK 00000000

Symbol: STACK
   Definitions
      At line 50 in file S3C2440A.s
   Uses
      None
Comment: STACK unused
Stack_Mem 00000000

Symbol: Stack_Mem
   Definitions
      At line 51 in file S3C2440A.s
   Uses
      At line 53 in file S3C2440A.s
      At line 1164 in file S3C2440A.s
      At line 1166 in file S3C2440A.s

Stack_Top 00000488

Symbol: Stack_Top
   Definitions
      At line 53 in file S3C2440A.s
   Uses
      At line 1112 in file S3C2440A.s
Comment: Stack_Top used once
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

HEAP 00000000

Symbol: HEAP
   Definitions
      At line 62 in file S3C2440A.s
   Uses
      None
Comment: HEAP unused
Heap_Mem 00000000

Symbol: Heap_Mem
   Definitions
      At line 63 in file S3C2440A.s
   Uses
      At line 1163 in file S3C2440A.s
      At line 1165 in file S3C2440A.s

2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

DAbt_Addr 00000054

Symbol: DAbt_Addr
   Definitions
      At line 922 in file S3C2440A.s
   Uses
      At line 862 in file S3C2440A.s
Comment: DAbt_Addr used once
DAbt_Handler 00000070

Symbol: DAbt_Handler
   Definitions
      At line 930 in file S3C2440A.s
   Uses
      At line 922 in file S3C2440A.s
      At line 930 in file S3C2440A.s

FIQ_Addr 00000060

Symbol: FIQ_Addr
   Definitions
      At line 925 in file S3C2440A.s
   Uses
      At line 865 in file S3C2440A.s
Comment: FIQ_Addr used once
FIQ_Handler 00000078

Symbol: FIQ_Handler
   Definitions
      At line 940 in file S3C2440A.s
   Uses
      At line 925 in file S3C2440A.s
      At line 940 in file S3C2440A.s

IRQ_Addr 0000005C

Symbol: IRQ_Addr
   Definitions
      At line 924 in file S3C2440A.s
   Uses
      At line 864 in file S3C2440A.s
Comment: IRQ_Addr used once
IRQ_Entry 00000020

Symbol: IRQ_Entry
   Definitions
      At line 904 in file S3C2440A.s
   Uses
      At line 937 in file S3C2440A.s
Comment: IRQ_Entry used once
IRQ_Handler 00000074

Symbol: IRQ_Handler
   Definitions
      At line 937 in file S3C2440A.s
   Uses
      At line 924 in file S3C2440A.s
Comment: IRQ_Handler used once
PAbt_Addr 00000050



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols


Symbol: PAbt_Addr
   Definitions
      At line 921 in file S3C2440A.s
   Uses
      At line 861 in file S3C2440A.s
Comment: PAbt_Addr used once
PAbt_Handler 0000006C

Symbol: PAbt_Handler
   Definitions
      At line 929 in file S3C2440A.s
   Uses
      At line 921 in file S3C2440A.s
      At line 929 in file S3C2440A.s

RESET 00000000

Symbol: RESET
   Definitions
      At line 849 in file S3C2440A.s
   Uses
      None
Comment: RESET unused
Reset_Addr 00000044

Symbol: Reset_Addr
   Definitions
      At line 918 in file S3C2440A.s
   Uses
      At line 858 in file S3C2440A.s
Comment: Reset_Addr used once
Reset_Handler 0000007C

Symbol: Reset_Handler
   Definitions
      At line 1002 in file S3C2440A.s
   Uses
      At line 918 in file S3C2440A.s
      At line 1001 in file S3C2440A.s

SWI_Addr 0000004C

Symbol: SWI_Addr
   Definitions
      At line 920 in file S3C2440A.s
   Uses
      At line 860 in file S3C2440A.s
Comment: SWI_Addr used once
SWI_Handler 00000068

Symbol: SWI_Handler
   Definitions
      At line 928 in file S3C2440A.s
   Uses
      At line 920 in file S3C2440A.s
      At line 928 in file S3C2440A.s

StartPointAfterSleepWakeUp 000000C8



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols


Symbol: StartPointAfterSleepWakeUp
   Definitions
      At line 1147 in file S3C2440A.s
   Uses
      At line 1146 in file S3C2440A.s
Comment: StartPointAfterSleepWakeUp used once
Undef_Addr 00000048

Symbol: Undef_Addr
   Definitions
      At line 919 in file S3C2440A.s
   Uses
      At line 859 in file S3C2440A.s
Comment: Undef_Addr used once
Undef_Handler 00000064

Symbol: Undef_Handler
   Definitions
      At line 927 in file S3C2440A.s
   Uses
      At line 919 in file S3C2440A.s
      At line 927 in file S3C2440A.s

Vectors 00000000

Symbol: Vectors
   Definitions
      At line 858 in file S3C2440A.s
   Uses
      None
Comment: Vectors unused
18 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 1157 in file S3C2440A.s
   Uses
      None
Comment: .text unused
__user_initial_stackheap 00000000

Symbol: __user_initial_stackheap
   Definitions
      At line 1161 in file S3C2440A.s
   Uses
      At line 1160 in file S3C2440A.s
Comment: __user_initial_stackheap used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.debug_info$$$RESET 00000000

Symbol: .debug_info$$$RESET
   Definitions
      None
   Uses
      None
Warning: .debug_info$$$RESET undefinedComment: .debug_info$$$RESET unused
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.debug_line$$$RESET 00000000

Symbol: .debug_line$$$RESET
   Definitions
      None
   Uses
      None
Warning: .debug_line$$$RESET undefinedComment: .debug_line$$$RESET unused
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.debug_info$$$.text 00000000

Symbol: .debug_info$$$.text
   Definitions
      None
   Uses
      None
Warning: .debug_info$$$.text undefinedComment: .debug_info$$$.text unused
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.debug_line$$$.text 00000000

Symbol: .debug_line$$$.text
   Definitions
      None
   Uses
      None
Warning: .debug_line$$$.text undefinedComment: .debug_line$$$.text unused
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.debug_abbrev 00000000

Symbol: .debug_abbrev
   Definitions
      None
   Uses
      None
Warning: .debug_abbrev undefinedComment: .debug_abbrev unused
__ARM_asm.debug_abbrev 00000000

Symbol: __ARM_asm.debug_abbrev
   Definitions
      None
   Uses
      None
Warning: __ARM_asm.debug_abbrev undefinedComment: __ARM_asm.debug_abbrev unused
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ABT_Stack_Size 00000000

Symbol: ABT_Stack_Size
   Definitions
      At line 42 in file S3C2440A.s
   Uses
      At line 48 in file S3C2440A.s
      At line 1122 in file S3C2440A.s

BANKCON0_Val 00000700

Symbol: BANKCON0_Val
   Definitions
      At line 492 in file S3C2440A.s
   Uses
      None
Comment: BANKCON0_Val unused
BANKCON1_Val 00000700

Symbol: BANKCON1_Val
   Definitions
      At line 493 in file S3C2440A.s
   Uses
      None
Comment: BANKCON1_Val unused
BANKCON2_Val 00000700

Symbol: BANKCON2_Val
   Definitions
      At line 494 in file S3C2440A.s
   Uses
      None
Comment: BANKCON2_Val unused
BANKCON3_Val 00000700

Symbol: BANKCON3_Val
   Definitions
      At line 495 in file S3C2440A.s
   Uses
      None
Comment: BANKCON3_Val unused
BANKCON4_Val 00000700

Symbol: BANKCON4_Val
   Definitions
      At line 496 in file S3C2440A.s
   Uses
      None
Comment: BANKCON4_Val unused
BANKCON5_Val 00000700

Symbol: BANKCON5_Val
   Definitions
      At line 497 in file S3C2440A.s
   Uses
      None
Comment: BANKCON5_Val unused
BANKCON6_Val 00018008




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: BANKCON6_Val
   Definitions
      At line 498 in file S3C2440A.s
   Uses
      None
Comment: BANKCON6_Val unused
BANKCON7_Val 00018008

Symbol: BANKCON7_Val
   Definitions
      At line 499 in file S3C2440A.s
   Uses
      None
Comment: BANKCON7_Val unused
BANKSIZE_Val 00000000

Symbol: BANKSIZE_Val
   Definitions
      At line 502 in file S3C2440A.s
   Uses
      None
Comment: BANKSIZE_Val unused
BWSCON_Val 00000000

Symbol: BWSCON_Val
   Definitions
      At line 500 in file S3C2440A.s
   Uses
      None
Comment: BWSCON_Val unused
CAMDIVN_OFS 00000018

Symbol: CAMDIVN_OFS
   Definitions
      At line 76 in file S3C2440A.s
   Uses
      None
Comment: CAMDIVN_OFS unused
CAMDIVN_Val 00000000

Symbol: CAMDIVN_Val
   Definitions
      At line 170 in file S3C2440A.s
   Uses
      None
Comment: CAMDIVN_Val unused
CLKCON_OFS 0000000C

Symbol: CLKCON_OFS
   Definitions
      At line 73 in file S3C2440A.s
   Uses
      None
Comment: CLKCON_OFS unused
CLKCON_Val 00FFFFF0

Symbol: CLKCON_Val
   Definitions
      At line 166 in file S3C2440A.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: CLKCON_Val unused
CLKDIVN_OFS 00000014

Symbol: CLKDIVN_OFS
   Definitions
      At line 75 in file S3C2440A.s
   Uses
      None
Comment: CLKDIVN_OFS unused
CLKDIVN_Val 00000000

Symbol: CLKDIVN_Val
   Definitions
      At line 169 in file S3C2440A.s
   Uses
      None
Comment: CLKDIVN_Val unused
CLKSLOW_OFS 00000010

Symbol: CLKSLOW_OFS
   Definitions
      At line 74 in file S3C2440A.s
   Uses
      None
Comment: CLKSLOW_OFS unused
CLKSLOW_Val 00000004

Symbol: CLKSLOW_Val
   Definitions
      At line 167 in file S3C2440A.s
   Uses
      None
Comment: CLKSLOW_Val unused
CLK_BASE 4C000000

Symbol: CLK_BASE
   Definitions
      At line 69 in file S3C2440A.s
   Uses
      None
Comment: CLK_BASE unused
CLK_SETUP 00000000

Symbol: CLK_SETUP
   Definitions
      At line 163 in file S3C2440A.s
   Uses
      At line 964 in file S3C2440A.s
      At line 1014 in file S3C2440A.s

FIQ_Stack_Size 00000000

Symbol: FIQ_Stack_Size
   Definitions
      At line 43 in file S3C2440A.s
   Uses
      At line 48 in file S3C2440A.s



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

      At line 1127 in file S3C2440A.s

F_Bit 00000040

Symbol: F_Bit
   Definitions
      At line 28 in file S3C2440A.s
   Uses
      At line 1115 in file S3C2440A.s
      At line 1120 in file S3C2440A.s
      At line 1125 in file S3C2440A.s
      At line 1130 in file S3C2440A.s
      At line 1135 in file S3C2440A.s

HandleADC 33FFFF9C

Symbol: HandleADC
   Definitions
      At line 902 in file S3C2440A.s
   Uses
      None
Comment: HandleADC unused
HandleBATFLT 33FFFF3C

Symbol: HandleBATFLT
   Definitions
      At line 878 in file S3C2440A.s
   Uses
      None
Comment: HandleBATFLT unused
HandleCAM 33FFFF38

Symbol: HandleCAM
   Definitions
      At line 877 in file S3C2440A.s
   Uses
      None
Comment: HandleCAM unused
HandleDMA0 33FFFF64

Symbol: HandleDMA0
   Definitions
      At line 888 in file S3C2440A.s
   Uses
      None
Comment: HandleDMA0 unused
HandleDMA1 33FFFF68

Symbol: HandleDMA1
   Definitions
      At line 889 in file S3C2440A.s
   Uses
      None
Comment: HandleDMA1 unused
HandleDMA2 33FFFF6C

Symbol: HandleDMA2
   Definitions
      At line 890 in file S3C2440A.s



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: HandleDMA2 unused
HandleDMA3 33FFFF70

Symbol: HandleDMA3
   Definitions
      At line 891 in file S3C2440A.s
   Uses
      None
Comment: HandleDMA3 unused
HandleEINT0 33FFFF20

Symbol: HandleEINT0
   Definitions
      At line 871 in file S3C2440A.s
   Uses
      At line 910 in file S3C2440A.s
Comment: HandleEINT0 used once
HandleEINT1 33FFFF24

Symbol: HandleEINT1
   Definitions
      At line 872 in file S3C2440A.s
   Uses
      None
Comment: HandleEINT1 unused
HandleEINT2 33FFFF28

Symbol: HandleEINT2
   Definitions
      At line 873 in file S3C2440A.s
   Uses
      None
Comment: HandleEINT2 unused
HandleEINT3 33FFFF2C

Symbol: HandleEINT3
   Definitions
      At line 874 in file S3C2440A.s
   Uses
      None
Comment: HandleEINT3 unused
HandleEINT4_7 33FFFF30

Symbol: HandleEINT4_7
   Definitions
      At line 875 in file S3C2440A.s
   Uses
      None
Comment: HandleEINT4_7 unused
HandleEINT8_23 33FFFF34

Symbol: HandleEINT8_23
   Definitions
      At line 876 in file S3C2440A.s
   Uses
      None
Comment: HandleEINT8_23 unused



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

HandleIIC 33FFFF8C

Symbol: HandleIIC
   Definitions
      At line 898 in file S3C2440A.s
   Uses
      None
Comment: HandleIIC unused
HandleLCD 33FFFF60

Symbol: HandleLCD
   Definitions
      At line 887 in file S3C2440A.s
   Uses
      None
Comment: HandleLCD unused
HandleMMC 33FFFF74

Symbol: HandleMMC
   Definitions
      At line 892 in file S3C2440A.s
   Uses
      None
Comment: HandleMMC unused
HandleNFCON 33FFFF80

Symbol: HandleNFCON
   Definitions
      At line 895 in file S3C2440A.s
   Uses
      None
Comment: HandleNFCON unused
HandleRTC 33FFFF98

Symbol: HandleRTC
   Definitions
      At line 901 in file S3C2440A.s
   Uses
      None
Comment: HandleRTC unused
HandleSPI0 33FFFF78

Symbol: HandleSPI0
   Definitions
      At line 893 in file S3C2440A.s
   Uses
      None
Comment: HandleSPI0 unused
HandleSPI1 33FFFFBC

Symbol: HandleSPI1
   Definitions
      At line 900 in file S3C2440A.s
   Uses
      None
Comment: HandleSPI1 unused
HandleTICK 33FFFF40

Symbol: HandleTICK



ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 879 in file S3C2440A.s
   Uses
      None
Comment: HandleTICK unused
HandleTIMER0 33FFFF48

Symbol: HandleTIMER0
   Definitions
      At line 881 in file S3C2440A.s
   Uses
      None
Comment: HandleTIMER0 unused
HandleTIMER1 33FFFF4C

Symbol: HandleTIMER1
   Definitions
      At line 882 in file S3C2440A.s
   Uses
      None
Comment: HandleTIMER1 unused
HandleTIMER2 33FFFF50

Symbol: HandleTIMER2
   Definitions
      At line 883 in file S3C2440A.s
   Uses
      None
Comment: HandleTIMER2 unused
HandleTIMER3 33FFFF54

Symbol: HandleTIMER3
   Definitions
      At line 884 in file S3C2440A.s
   Uses
      None
Comment: HandleTIMER3 unused
HandleTIMER4 33FFFF58

Symbol: HandleTIMER4
   Definitions
      At line 885 in file S3C2440A.s
   Uses
      None
Comment: HandleTIMER4 unused
HandleUART0 33FFFF90

Symbol: HandleUART0
   Definitions
      At line 899 in file S3C2440A.s
   Uses
      None
Comment: HandleUART0 unused
HandleUART1 33FFFF7C

Symbol: HandleUART1
   Definitions
      At line 894 in file S3C2440A.s
   Uses



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

      None
Comment: HandleUART1 unused
HandleUART2 33FFFF5C

Symbol: HandleUART2
   Definitions
      At line 886 in file S3C2440A.s
   Uses
      None
Comment: HandleUART2 unused
HandleUSBD 33FFFF84

Symbol: HandleUSBD
   Definitions
      At line 896 in file S3C2440A.s
   Uses
      None
Comment: HandleUSBD unused
HandleUSBH 33FFFF88

Symbol: HandleUSBH
   Definitions
      At line 897 in file S3C2440A.s
   Uses
      None
Comment: HandleUSBH unused
HandleWDT 33FFFF44

Symbol: HandleWDT
   Definitions
      At line 880 in file S3C2440A.s
   Uses
      None
Comment: HandleWDT unused
Heap_Size 00000000

Symbol: Heap_Size
   Definitions
      At line 60 in file S3C2440A.s
   Uses
      At line 63 in file S3C2440A.s
      At line 1165 in file S3C2440A.s

INTOFFSET 4A000014

Symbol: INTOFFSET
   Definitions
      At line 174 in file S3C2440A.s
   Uses
      At line 908 in file S3C2440A.s
Comment: INTOFFSET used once
IRQ_Stack_Size 00000080

Symbol: IRQ_Stack_Size
   Definitions
      At line 44 in file S3C2440A.s
   Uses
      At line 48 in file S3C2440A.s
      At line 1132 in file S3C2440A.s



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols


I_Bit 00000080

Symbol: I_Bit
   Definitions
      At line 27 in file S3C2440A.s
   Uses
      At line 1115 in file S3C2440A.s
      At line 1120 in file S3C2440A.s
      At line 1125 in file S3C2440A.s
      At line 1130 in file S3C2440A.s
      At line 1135 in file S3C2440A.s

IntVTAddress 33FFFF20

Symbol: IntVTAddress
   Definitions
      At line 182 in file S3C2440A.s
   Uses
      At line 871 in file S3C2440A.s
      At line 872 in file S3C2440A.s
      At line 873 in file S3C2440A.s
      At line 874 in file S3C2440A.s
      At line 875 in file S3C2440A.s
      At line 876 in file S3C2440A.s
      At line 877 in file S3C2440A.s
      At line 878 in file S3C2440A.s
      At line 879 in file S3C2440A.s
      At line 880 in file S3C2440A.s
      At line 881 in file S3C2440A.s
      At line 882 in file S3C2440A.s
      At line 883 in file S3C2440A.s
      At line 884 in file S3C2440A.s
      At line 885 in file S3C2440A.s
      At line 886 in file S3C2440A.s
      At line 887 in file S3C2440A.s
      At line 888 in file S3C2440A.s
      At line 889 in file S3C2440A.s
      At line 890 in file S3C2440A.s
      At line 891 in file S3C2440A.s
      At line 892 in file S3C2440A.s
      At line 893 in file S3C2440A.s
      At line 894 in file S3C2440A.s
      At line 895 in file S3C2440A.s
      At line 896 in file S3C2440A.s
      At line 897 in file S3C2440A.s
      At line 898 in file S3C2440A.s
      At line 899 in file S3C2440A.s
      At line 900 in file S3C2440A.s
      At line 901 in file S3C2440A.s
      At line 902 in file S3C2440A.s

IntVT_SETUP 00000001

Symbol: IntVT_SETUP
   Definitions
      At line 181 in file S3C2440A.s
   Uses
      At line 868 in file S3C2440A.s



ARM Macro Assembler    Page 10 Alphabetic symbol ordering
Absolute symbols

      At line 932 in file S3C2440A.s
      At line 936 in file S3C2440A.s

LOCKTIME_OFS 00000000

Symbol: LOCKTIME_OFS
   Definitions
      At line 70 in file S3C2440A.s
   Uses
      None
Comment: LOCKTIME_OFS unused
LOCKTIME_Val FFFFFFFF

Symbol: LOCKTIME_Val
   Definitions
      At line 168 in file S3C2440A.s
   Uses
      None
Comment: LOCKTIME_Val unused
MC_BASE 48000000

Symbol: MC_BASE
   Definitions
      At line 206 in file S3C2440A.s
   Uses
      None
Comment: MC_BASE unused
MC_SETUP 00000000

Symbol: MC_SETUP
   Definitions
      At line 209 in file S3C2440A.s
   Uses
      At line 945 in file S3C2440A.s
      At line 1035 in file S3C2440A.s

MPLLCON_OFS 00000004

Symbol: MPLLCON_OFS
   Definitions
      At line 71 in file S3C2440A.s
   Uses
      None
Comment: MPLLCON_OFS unused
MPLLCON_Val 00096030

Symbol: MPLLCON_Val
   Definitions
      At line 164 in file S3C2440A.s
   Uses
      None
Comment: MPLLCON_Val unused
MRSRB6_Val 00000000

Symbol: MRSRB6_Val
   Definitions
      At line 503 in file S3C2440A.s
   Uses
      None



ARM Macro Assembler    Page 11 Alphabetic symbol ordering
Absolute symbols

Comment: MRSRB6_Val unused
MRSRB7_Val 00000000

Symbol: MRSRB7_Val
   Definitions
      At line 504 in file S3C2440A.s
   Uses
      None
Comment: MRSRB7_Val unused
Mode_ABT 00000017

Symbol: Mode_ABT
   Definitions
      At line 23 in file S3C2440A.s
   Uses
      At line 1120 in file S3C2440A.s
Comment: Mode_ABT used once
Mode_FIQ 00000011

Symbol: Mode_FIQ
   Definitions
      At line 20 in file S3C2440A.s
   Uses
      At line 1125 in file S3C2440A.s
Comment: Mode_FIQ used once
Mode_IRQ 00000012

Symbol: Mode_IRQ
   Definitions
      At line 21 in file S3C2440A.s
   Uses
      At line 1130 in file S3C2440A.s
Comment: Mode_IRQ used once
Mode_SVC 00000013

Symbol: Mode_SVC
   Definitions
      At line 22 in file S3C2440A.s
   Uses
      At line 1135 in file S3C2440A.s
Comment: Mode_SVC used once
Mode_SYS 0000001F

Symbol: Mode_SYS
   Definitions
      At line 25 in file S3C2440A.s
   Uses
      None
Comment: Mode_SYS unused
Mode_UND 0000001B

Symbol: Mode_UND
   Definitions
      At line 24 in file S3C2440A.s
   Uses
      At line 1115 in file S3C2440A.s
Comment: Mode_UND used once
Mode_USR 00000010




ARM Macro Assembler    Page 12 Alphabetic symbol ordering
Absolute symbols

Symbol: Mode_USR
   Definitions
      At line 19 in file S3C2440A.s
   Uses
      At line 1143 in file S3C2440A.s
Comment: Mode_USR used once
PCONA_OFS 00000000

Symbol: PCONA_OFS
   Definitions
      At line 512 in file S3C2440A.s
   Uses
      None
Comment: PCONA_OFS unused
PCONA_Val 000003FF

Symbol: PCONA_Val
   Definitions
      At line 560 in file S3C2440A.s
   Uses
      None
Comment: PCONA_Val unused
PCONB_OFS 00000010

Symbol: PCONB_OFS
   Definitions
      At line 513 in file S3C2440A.s
   Uses
      None
Comment: PCONB_OFS unused
PCONB_Val 000007FF

Symbol: PCONB_Val
   Definitions
      At line 589 in file S3C2440A.s
   Uses
      None
Comment: PCONB_Val unused
PCONC_OFS 00000020

Symbol: PCONC_OFS
   Definitions
      At line 514 in file S3C2440A.s
   Uses
      None
Comment: PCONC_OFS unused
PCONC_Val AAAAAAAA

Symbol: PCONC_Val
   Definitions
      At line 629 in file S3C2440A.s
   Uses
      None
Comment: PCONC_Val unused
PCOND_OFS 00000030

Symbol: PCOND_OFS
   Definitions
      At line 515 in file S3C2440A.s



ARM Macro Assembler    Page 13 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: PCOND_OFS unused
PCOND_Val 00000000

Symbol: PCOND_Val
   Definitions
      At line 669 in file S3C2440A.s
   Uses
      None
Comment: PCOND_Val unused
PCONE_OFS 00000040

Symbol: PCONE_OFS
   Definitions
      At line 516 in file S3C2440A.s
   Uses
      None
Comment: PCONE_OFS unused
PCONE_Val 00000000

Symbol: PCONE_Val
   Definitions
      At line 709 in file S3C2440A.s
   Uses
      None
Comment: PCONE_Val unused
PCONF_OFS 00000050

Symbol: PCONF_OFS
   Definitions
      At line 517 in file S3C2440A.s
   Uses
      None
Comment: PCONF_OFS unused
PCONF_Val 00000000

Symbol: PCONF_Val
   Definitions
      At line 733 in file S3C2440A.s
   Uses
      None
Comment: PCONF_Val unused
PCONG_OFS 00000060

Symbol: PCONG_OFS
   Definitions
      At line 518 in file S3C2440A.s
   Uses
      None
Comment: PCONG_OFS unused
PCONG_Val 00000000

Symbol: PCONG_Val
   Definitions
      At line 773 in file S3C2440A.s
   Uses
      None
Comment: PCONG_Val unused



ARM Macro Assembler    Page 14 Alphabetic symbol ordering
Absolute symbols

PCONH_OFS 00000070

Symbol: PCONH_OFS
   Definitions
      At line 519 in file S3C2440A.s
   Uses
      None
Comment: PCONH_OFS unused
PCONH_Val 000007FF

Symbol: PCONH_Val
   Definitions
      At line 803 in file S3C2440A.s
   Uses
      None
Comment: PCONH_Val unused
PCONJ_OFS 000000D0

Symbol: PCONJ_OFS
   Definitions
      At line 520 in file S3C2440A.s
   Uses
      None
Comment: PCONJ_OFS unused
PCONJ_Val 00000000

Symbol: PCONJ_Val
   Definitions
      At line 838 in file S3C2440A.s
   Uses
      None
Comment: PCONJ_Val unused
PIOA_SETUP 00000001

Symbol: PIOA_SETUP
   Definitions
      At line 559 in file S3C2440A.s
   Uses
      None
Comment: PIOA_SETUP unused
PIOB_SETUP 00000001

Symbol: PIOB_SETUP
   Definitions
      At line 588 in file S3C2440A.s
   Uses
      None
Comment: PIOB_SETUP unused
PIOC_SETUP 00000001

Symbol: PIOC_SETUP
   Definitions
      At line 628 in file S3C2440A.s
   Uses
      None
Comment: PIOC_SETUP unused
PIOD_SETUP 00000001

Symbol: PIOD_SETUP



ARM Macro Assembler    Page 15 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 668 in file S3C2440A.s
   Uses
      None
Comment: PIOD_SETUP unused
PIOE_SETUP 00000001

Symbol: PIOE_SETUP
   Definitions
      At line 708 in file S3C2440A.s
   Uses
      None
Comment: PIOE_SETUP unused
PIOF_SETUP 00000001

Symbol: PIOF_SETUP
   Definitions
      At line 732 in file S3C2440A.s
   Uses
      None
Comment: PIOF_SETUP unused
PIOG_SETUP 00000001

Symbol: PIOG_SETUP
   Definitions
      At line 772 in file S3C2440A.s
   Uses
      None
Comment: PIOG_SETUP unused
PIOH_SETUP 00000001

Symbol: PIOH_SETUP
   Definitions
      At line 802 in file S3C2440A.s
   Uses
      None
Comment: PIOH_SETUP unused
PIOJ_SETUP 00000001

Symbol: PIOJ_SETUP
   Definitions
      At line 837 in file S3C2440A.s
   Uses
      None
Comment: PIOJ_SETUP unused
PIO_BASE 56000000

Symbol: PIO_BASE
   Definitions
      At line 511 in file S3C2440A.s
   Uses
      None
Comment: PIO_BASE unused
PIO_SETUP 00000000

Symbol: PIO_SETUP
   Definitions
      At line 532 in file S3C2440A.s
   Uses



ARM Macro Assembler    Page 16 Alphabetic symbol ordering
Absolute symbols

      At line 978 in file S3C2440A.s
      At line 1043 in file S3C2440A.s

PUPB_OFS 00000018

Symbol: PUPB_OFS
   Definitions
      At line 521 in file S3C2440A.s
   Uses
      None
Comment: PUPB_OFS unused
PUPB_Val 00000000

Symbol: PUPB_Val
   Definitions
      At line 590 in file S3C2440A.s
   Uses
      None
Comment: PUPB_Val unused
PUPC_OFS 00000028

Symbol: PUPC_OFS
   Definitions
      At line 522 in file S3C2440A.s
   Uses
      None
Comment: PUPC_OFS unused
PUPC_Val 00000000

Symbol: PUPC_Val
   Definitions
      At line 630 in file S3C2440A.s
   Uses
      None
Comment: PUPC_Val unused
PUPD_OFS 00000038

Symbol: PUPD_OFS
   Definitions
      At line 523 in file S3C2440A.s
   Uses
      None
Comment: PUPD_OFS unused
PUPD_Val 00000000

Symbol: PUPD_Val
   Definitions
      At line 670 in file S3C2440A.s
   Uses
      None
Comment: PUPD_Val unused
PUPE_OFS 00000048

Symbol: PUPE_OFS
   Definitions
      At line 524 in file S3C2440A.s
   Uses
      None
Comment: PUPE_OFS unused



ARM Macro Assembler    Page 17 Alphabetic symbol ordering
Absolute symbols

PUPE_Val 00000000

Symbol: PUPE_Val
   Definitions
      At line 710 in file S3C2440A.s
   Uses
      None
Comment: PUPE_Val unused
PUPF_OFS 00000058

Symbol: PUPF_OFS
   Definitions
      At line 525 in file S3C2440A.s
   Uses
      None
Comment: PUPF_OFS unused
PUPF_Val 00000000

Symbol: PUPF_Val
   Definitions
      At line 734 in file S3C2440A.s
   Uses
      None
Comment: PUPF_Val unused
PUPG_OFS 00000068

Symbol: PUPG_OFS
   Definitions
      At line 526 in file S3C2440A.s
   Uses
      None
Comment: PUPG_OFS unused
PUPG_Val 00000000

Symbol: PUPG_Val
   Definitions
      At line 774 in file S3C2440A.s
   Uses
      None
Comment: PUPG_Val unused
PUPH_OFS 00000078

Symbol: PUPH_OFS
   Definitions
      At line 527 in file S3C2440A.s
   Uses
      None
Comment: PUPH_OFS unused
PUPH_Val 00000000

Symbol: PUPH_Val
   Definitions
      At line 804 in file S3C2440A.s
   Uses
      None
Comment: PUPH_Val unused
PUPJ_OFS 000000D8

Symbol: PUPJ_OFS



ARM Macro Assembler    Page 18 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 528 in file S3C2440A.s
   Uses
      None
Comment: PUPJ_OFS unused
PUPJ_Val 00000000

Symbol: PUPJ_Val
   Definitions
      At line 839 in file S3C2440A.s
   Uses
      None
Comment: PUPJ_Val unused
REFRESH_Val 00AC0000

Symbol: REFRESH_Val
   Definitions
      At line 501 in file S3C2440A.s
   Uses
      None
Comment: REFRESH_Val unused
SVC_Stack_Size 00000008

Symbol: SVC_Stack_Size
   Definitions
      At line 41 in file S3C2440A.s
   Uses
      At line 48 in file S3C2440A.s
      At line 1137 in file S3C2440A.s

Stack_Size 00000488

Symbol: Stack_Size
   Definitions
      At line 48 in file S3C2440A.s
   Uses
      At line 51 in file S3C2440A.s
      At line 53 in file S3C2440A.s

UND_Stack_Size 00000000

Symbol: UND_Stack_Size
   Definitions
      At line 40 in file S3C2440A.s
   Uses
      At line 48 in file S3C2440A.s
      At line 1117 in file S3C2440A.s

UPLLCON_OFS 00000008

Symbol: UPLLCON_OFS
   Definitions
      At line 72 in file S3C2440A.s
   Uses
      None
Comment: UPLLCON_OFS unused
UPLLCON_Val 0004D030

Symbol: UPLLCON_Val



ARM Macro Assembler    Page 19 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 165 in file S3C2440A.s
   Uses
      None
Comment: UPLLCON_Val unused
USR_Stack_Size 00000400

Symbol: USR_Stack_Size
   Definitions
      At line 45 in file S3C2440A.s
   Uses
      At line 48 in file S3C2440A.s
      At line 1145 in file S3C2440A.s
      At line 1164 in file S3C2440A.s

WTCNT_OFS 00000008

Symbol: WTCNT_OFS
   Definitions
      At line 188 in file S3C2440A.s
   Uses
      None
Comment: WTCNT_OFS unused
WTCON_OFS 00000000

Symbol: WTCON_OFS
   Definitions
      At line 186 in file S3C2440A.s
   Uses
      None
Comment: WTCON_OFS unused
WTCON_Val 00008021

Symbol: WTCON_Val
   Definitions
      At line 201 in file S3C2440A.s
   Uses
      None
Comment: WTCON_Val unused
WTDAT_OFS 00000004

Symbol: WTDAT_OFS
   Definitions
      At line 187 in file S3C2440A.s
   Uses
      None
Comment: WTDAT_OFS unused
WTDAT_Val 00008000

Symbol: WTDAT_Val
   Definitions
      At line 202 in file S3C2440A.s
   Uses
      None
Comment: WTDAT_Val unused
WT_BASE 53000000

Symbol: WT_BASE
   Definitions



ARM Macro Assembler    Page 20 Alphabetic symbol ordering
Absolute symbols

      At line 185 in file S3C2440A.s
   Uses
      None
Comment: WT_BASE unused
WT_SETUP 00000000

Symbol: WT_SETUP
   Definitions
      At line 200 in file S3C2440A.s
   Uses
      At line 1004 in file S3C2440A.s
Comment: WT_SETUP used once
135 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

Main 00000000

Symbol: Main
   Definitions
      At line 1151 in file S3C2440A.s
   Uses
      At line 1152 in file S3C2440A.s
Comment: Main used once
__use_two_region_memory 00000000

Symbol: __use_two_region_memory
   Definitions
      At line 1159 in file S3C2440A.s
   Uses
      None
Comment: __use_two_region_memory unused
2 symbols
491 symbols in table
