Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Fri Jan 24 17:03:03 2025
| Host              : apra-XPS-8950 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file vitis_design_wrapper_timing_summary_routed.rpt -pb vitis_design_wrapper_timing_summary_routed.pb -rpx vitis_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : vitis_design_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.490        0.000                      0               558419        0.004        0.000                      0               558419        0.167        0.000                       0                192274  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
clk_pl_0                               {0.000 5.000}        10.000          100.000         
vitis_design_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_vitis_design_clk_wiz_0_0    {0.000 3.333}        6.667           150.000         
  clk_out2_vitis_design_clk_wiz_0_0    {0.000 1.667}        3.333           300.000         
  clk_out3_vitis_design_clk_wiz_0_0    {0.000 6.667}        13.333          75.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vitis_design_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_vitis_design_clk_wiz_0_0          0.490        0.000                      0               555267        0.004        0.000                      0               555267        1.833        0.000                       0                190799  
  clk_out2_vitis_design_clk_wiz_0_0          0.578        0.000                      0                  193        0.026        0.000                      0                  193        0.167        0.000                       0                   101  
  clk_out3_vitis_design_clk_wiz_0_0          9.796        0.000                      0                 2527        0.015        0.000                      0                 2527        5.167        0.000                       0                  1373  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_vitis_design_clk_wiz_0_0  clk_out1_vitis_design_clk_wiz_0_0        3.421        0.000                      0                   60        0.039        0.000                      0                   60  
clk_out1_vitis_design_clk_wiz_0_0  clk_out3_vitis_design_clk_wiz_0_0        4.197        0.000                      0                   99        0.076        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_out1_vitis_design_clk_wiz_0_0  clk_out1_vitis_design_clk_wiz_0_0        4.778        0.000                      0                  348        0.080        0.000                      0                  348  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vitis_design_i/clk_wiz_0/inst/clk_in1
  To Clock:  vitis_design_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vitis_design_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vitis_design_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X1Y2  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y2  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y2  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y2  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y2  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y2  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vitis_design_clk_wiz_0_0
  To Clock:  clk_out1_vitis_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST/A[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 3.132ns (54.860%)  route 2.577ns (45.140%))
  Logic Levels:           19  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 10.404 - 6.667 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.171ns, distribution 1.438ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.155ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.609     3.419    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/CLK
    DSP48E2_X1Y106       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y106       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     3.631 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     3.631    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y106       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     3.704 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     3.704    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y106       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[19])
                                                      0.609     4.313 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     4.313    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER.V<19>
    DSP48E2_X1Y106       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     4.359 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     4.359    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA.V_DATA<19>
    DSP48E2_X1Y106       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     4.930 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.930    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y106       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     5.039 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.345     5.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product_n_130
    SLICE_X37Y266        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091     5.475 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0/O
                         net (fo=2, routed)           0.065     5.539    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0_n_44
    SLICE_X37Y266        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.687 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0/O
                         net (fo=2, routed)           0.099     5.786    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0_n_44
    SLICE_X38Y266        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     5.951 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0/O
                         net (fo=3, routed)           0.116     6.067    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0_n_44
    SLICE_X38Y267        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.117 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_28__0/O
                         net (fo=2, routed)           0.198     6.316    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/mul_ln108_2_fu_102_p2__0[22]
    SLICE_X35Y267        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     6.368 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0/O
                         net (fo=1, routed)           0.016     6.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0_n_44
    SLICE_X35Y267        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     6.501 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0/CO[7]
                         net (fo=1, routed)           0.026     6.527    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0_n_44
    SLICE_X35Y268        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.583 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_26__0/O[0]
                         net (fo=5, routed)           0.287     6.870    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/rem_8_fu_523_p2[24]
    SLICE_X34Y266        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     6.980 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0/O
                         net (fo=1, routed)           0.161     7.141    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0_n_44
    SLICE_X33Y266        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     7.240 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0/O
                         net (fo=1, routed)           0.037     7.277    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0_n_44
    SLICE_X33Y266        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     7.366 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_4__0/O
                         net (fo=64, routed)          0.170     7.535    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/icmp_ln109_2_fu_529_p2
    SLICE_X31Y265        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.135     7.670 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0/O
                         net (fo=3, routed)           0.205     7.876    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0_n_44
    SLICE_X30Y266        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.026 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0/O
                         net (fo=1, routed)           0.197     8.223    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0_n_44
    SLICE_X31Y265        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     8.323 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0/O
                         net (fo=24, routed)          0.222     8.545    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0_n_44
    SLICE_X32Y269        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     8.695 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[10]_i_1__0/O
                         net (fo=3, routed)           0.433     9.128    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/A[10]
    DSP48E2_X1Y109       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.379    10.404    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/CLK
    DSP48E2_X1Y109       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.441     9.962    
                         clock uncertainty           -0.064     9.898    
    DSP48E2_X1Y109       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[10])
                                                     -0.280     9.618    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST/B[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 3.033ns (53.074%)  route 2.682ns (46.926%))
  Logic Levels:           19  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 10.408 - 6.667 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.171ns, distribution 1.438ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.155ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.609     3.419    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/CLK
    DSP48E2_X1Y106       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y106       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     3.631 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     3.631    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y106       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     3.704 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     3.704    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y106       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[19])
                                                      0.609     4.313 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     4.313    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER.V<19>
    DSP48E2_X1Y106       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     4.359 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     4.359    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA.V_DATA<19>
    DSP48E2_X1Y106       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     4.930 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.930    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y106       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     5.039 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.345     5.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product_n_130
    SLICE_X37Y266        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091     5.475 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0/O
                         net (fo=2, routed)           0.065     5.539    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0_n_44
    SLICE_X37Y266        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.687 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0/O
                         net (fo=2, routed)           0.099     5.786    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0_n_44
    SLICE_X38Y266        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     5.951 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0/O
                         net (fo=3, routed)           0.116     6.067    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0_n_44
    SLICE_X38Y267        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.117 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_28__0/O
                         net (fo=2, routed)           0.198     6.316    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/mul_ln108_2_fu_102_p2__0[22]
    SLICE_X35Y267        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     6.368 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0/O
                         net (fo=1, routed)           0.016     6.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0_n_44
    SLICE_X35Y267        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     6.501 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0/CO[7]
                         net (fo=1, routed)           0.026     6.527    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0_n_44
    SLICE_X35Y268        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.583 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_26__0/O[0]
                         net (fo=5, routed)           0.287     6.870    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/rem_8_fu_523_p2[24]
    SLICE_X34Y266        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     6.980 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0/O
                         net (fo=1, routed)           0.161     7.141    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0_n_44
    SLICE_X33Y266        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     7.240 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0/O
                         net (fo=1, routed)           0.037     7.277    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0_n_44
    SLICE_X33Y266        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     7.366 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_4__0/O
                         net (fo=64, routed)          0.170     7.535    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/icmp_ln109_2_fu_529_p2
    SLICE_X31Y265        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.135     7.670 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0/O
                         net (fo=3, routed)           0.205     7.876    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0_n_44
    SLICE_X30Y266        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.026 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0/O
                         net (fo=1, routed)           0.197     8.223    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0_n_44
    SLICE_X31Y265        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     8.323 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0/O
                         net (fo=24, routed)          0.270     8.593    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0_n_44
    SLICE_X33Y267        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     8.644 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[3]_i_1__0/O
                         net (fo=3, routed)           0.490     9.134    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/B[3]
    DSP48E2_X1Y110       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.383    10.408    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/CLK
    DSP48E2_X1Y110       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.441     9.966    
                         clock uncertainty           -0.064     9.902    
    DSP48E2_X1Y110       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[3])
                                                     -0.273     9.629    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST/A[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 3.105ns (54.436%)  route 2.599ns (45.564%))
  Logic Levels:           19  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 10.404 - 6.667 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.171ns, distribution 1.438ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.155ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.609     3.419    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/CLK
    DSP48E2_X1Y106       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y106       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     3.631 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     3.631    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y106       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     3.704 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     3.704    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y106       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[19])
                                                      0.609     4.313 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     4.313    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER.V<19>
    DSP48E2_X1Y106       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     4.359 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     4.359    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA.V_DATA<19>
    DSP48E2_X1Y106       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     4.930 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.930    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y106       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     5.039 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.345     5.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product_n_130
    SLICE_X37Y266        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091     5.475 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0/O
                         net (fo=2, routed)           0.065     5.539    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0_n_44
    SLICE_X37Y266        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.687 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0/O
                         net (fo=2, routed)           0.099     5.786    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0_n_44
    SLICE_X38Y266        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     5.951 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0/O
                         net (fo=3, routed)           0.116     6.067    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0_n_44
    SLICE_X38Y267        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.117 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_28__0/O
                         net (fo=2, routed)           0.198     6.316    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/mul_ln108_2_fu_102_p2__0[22]
    SLICE_X35Y267        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     6.368 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0/O
                         net (fo=1, routed)           0.016     6.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0_n_44
    SLICE_X35Y267        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     6.501 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0/CO[7]
                         net (fo=1, routed)           0.026     6.527    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0_n_44
    SLICE_X35Y268        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.583 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_26__0/O[0]
                         net (fo=5, routed)           0.287     6.870    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/rem_8_fu_523_p2[24]
    SLICE_X34Y266        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     6.980 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0/O
                         net (fo=1, routed)           0.161     7.141    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0_n_44
    SLICE_X33Y266        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     7.240 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0/O
                         net (fo=1, routed)           0.037     7.277    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0_n_44
    SLICE_X33Y266        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     7.366 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_4__0/O
                         net (fo=64, routed)          0.170     7.535    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/icmp_ln109_2_fu_529_p2
    SLICE_X31Y265        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.135     7.670 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0/O
                         net (fo=3, routed)           0.205     7.876    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0_n_44
    SLICE_X30Y266        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.026 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0/O
                         net (fo=1, routed)           0.197     8.223    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0_n_44
    SLICE_X31Y265        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     8.323 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0/O
                         net (fo=24, routed)          0.222     8.545    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0_n_44
    SLICE_X33Y267        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     8.668 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[6]_i_1__0/O
                         net (fo=3, routed)           0.455     9.123    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/A[6]
    DSP48E2_X1Y109       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.379    10.404    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/CLK
    DSP48E2_X1Y109       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.441     9.962    
                         clock uncertainty           -0.064     9.898    
    DSP48E2_X1Y109       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[6])
                                                     -0.272     9.626    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.626    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST/A[18]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 3.107ns (54.373%)  route 2.607ns (45.627%))
  Logic Levels:           19  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 10.404 - 6.667 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.171ns, distribution 1.438ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.155ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.609     3.419    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/CLK
    DSP48E2_X1Y106       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y106       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     3.631 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     3.631    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y106       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     3.704 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     3.704    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y106       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[19])
                                                      0.609     4.313 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     4.313    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER.V<19>
    DSP48E2_X1Y106       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     4.359 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     4.359    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA.V_DATA<19>
    DSP48E2_X1Y106       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     4.930 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.930    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y106       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     5.039 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.345     5.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product_n_130
    SLICE_X37Y266        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091     5.475 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0/O
                         net (fo=2, routed)           0.065     5.539    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0_n_44
    SLICE_X37Y266        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.687 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0/O
                         net (fo=2, routed)           0.099     5.786    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0_n_44
    SLICE_X38Y266        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     5.951 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0/O
                         net (fo=3, routed)           0.116     6.067    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0_n_44
    SLICE_X38Y267        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.117 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_28__0/O
                         net (fo=2, routed)           0.198     6.316    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/mul_ln108_2_fu_102_p2__0[22]
    SLICE_X35Y267        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     6.368 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0/O
                         net (fo=1, routed)           0.016     6.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0_n_44
    SLICE_X35Y267        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     6.501 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0/CO[7]
                         net (fo=1, routed)           0.026     6.527    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0_n_44
    SLICE_X35Y268        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.583 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_26__0/O[0]
                         net (fo=5, routed)           0.287     6.870    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/rem_8_fu_523_p2[24]
    SLICE_X34Y266        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     6.980 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0/O
                         net (fo=1, routed)           0.161     7.141    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0_n_44
    SLICE_X33Y266        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     7.240 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0/O
                         net (fo=1, routed)           0.037     7.277    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0_n_44
    SLICE_X33Y266        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     7.366 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_4__0/O
                         net (fo=64, routed)          0.170     7.535    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/icmp_ln109_2_fu_529_p2
    SLICE_X31Y265        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.135     7.670 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0/O
                         net (fo=3, routed)           0.205     7.876    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0_n_44
    SLICE_X30Y266        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.026 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0/O
                         net (fo=1, routed)           0.197     8.223    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0_n_44
    SLICE_X31Y265        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     8.323 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0/O
                         net (fo=24, routed)          0.180     8.503    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0_n_44
    SLICE_X31Y266        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     8.628 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[18]_i_1__0/O
                         net (fo=3, routed)           0.506     9.133    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/A[18]
    DSP48E2_X1Y109       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.379    10.404    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/CLK
    DSP48E2_X1Y109       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.441     9.962    
                         clock uncertainty           -0.064     9.898    
    DSP48E2_X1Y109       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[18])
                                                     -0.261     9.637    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.637    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST/B[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 3.104ns (54.246%)  route 2.618ns (45.754%))
  Logic Levels:           19  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 10.408 - 6.667 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.171ns, distribution 1.438ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.155ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.609     3.419    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/CLK
    DSP48E2_X1Y106       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y106       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     3.631 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     3.631    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y106       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     3.704 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     3.704    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y106       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[19])
                                                      0.609     4.313 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     4.313    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER.V<19>
    DSP48E2_X1Y106       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     4.359 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     4.359    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA.V_DATA<19>
    DSP48E2_X1Y106       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     4.930 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.930    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y106       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     5.039 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.345     5.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product_n_130
    SLICE_X37Y266        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091     5.475 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0/O
                         net (fo=2, routed)           0.065     5.539    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0_n_44
    SLICE_X37Y266        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.687 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0/O
                         net (fo=2, routed)           0.099     5.786    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0_n_44
    SLICE_X38Y266        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     5.951 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0/O
                         net (fo=3, routed)           0.116     6.067    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0_n_44
    SLICE_X38Y267        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.117 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_28__0/O
                         net (fo=2, routed)           0.198     6.316    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/mul_ln108_2_fu_102_p2__0[22]
    SLICE_X35Y267        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     6.368 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0/O
                         net (fo=1, routed)           0.016     6.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0_n_44
    SLICE_X35Y267        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     6.501 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0/CO[7]
                         net (fo=1, routed)           0.026     6.527    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0_n_44
    SLICE_X35Y268        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.583 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_26__0/O[0]
                         net (fo=5, routed)           0.287     6.870    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/rem_8_fu_523_p2[24]
    SLICE_X34Y266        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     6.980 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0/O
                         net (fo=1, routed)           0.161     7.141    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0_n_44
    SLICE_X33Y266        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     7.240 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0/O
                         net (fo=1, routed)           0.037     7.277    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0_n_44
    SLICE_X33Y266        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     7.366 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_4__0/O
                         net (fo=64, routed)          0.170     7.535    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/icmp_ln109_2_fu_529_p2
    SLICE_X31Y265        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.135     7.670 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0/O
                         net (fo=3, routed)           0.205     7.876    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0_n_44
    SLICE_X30Y266        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.026 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0/O
                         net (fo=1, routed)           0.197     8.223    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0_n_44
    SLICE_X31Y265        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     8.323 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0/O
                         net (fo=24, routed)          0.236     8.559    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0_n_44
    SLICE_X31Y270        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     8.681 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[15]_i_1__0/O
                         net (fo=3, routed)           0.460     9.141    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/B[15]
    DSP48E2_X1Y110       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.383    10.408    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/CLK
    DSP48E2_X1Y110       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.441     9.966    
                         clock uncertainty           -0.064     9.902    
    DSP48E2_X1Y110       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[15])
                                                     -0.249     9.653    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.653    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST/A[17]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 3.105ns (54.515%)  route 2.591ns (45.485%))
  Logic Levels:           19  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 10.404 - 6.667 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.171ns, distribution 1.438ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.155ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.609     3.419    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/CLK
    DSP48E2_X1Y106       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y106       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     3.631 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     3.631    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y106       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     3.704 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     3.704    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y106       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[19])
                                                      0.609     4.313 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     4.313    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER.V<19>
    DSP48E2_X1Y106       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     4.359 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     4.359    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA.V_DATA<19>
    DSP48E2_X1Y106       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     4.930 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.930    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y106       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     5.039 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.345     5.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product_n_130
    SLICE_X37Y266        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091     5.475 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0/O
                         net (fo=2, routed)           0.065     5.539    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0_n_44
    SLICE_X37Y266        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.687 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0/O
                         net (fo=2, routed)           0.099     5.786    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0_n_44
    SLICE_X38Y266        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     5.951 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0/O
                         net (fo=3, routed)           0.116     6.067    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0_n_44
    SLICE_X38Y267        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.117 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_28__0/O
                         net (fo=2, routed)           0.198     6.316    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/mul_ln108_2_fu_102_p2__0[22]
    SLICE_X35Y267        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     6.368 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0/O
                         net (fo=1, routed)           0.016     6.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0_n_44
    SLICE_X35Y267        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     6.501 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0/CO[7]
                         net (fo=1, routed)           0.026     6.527    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0_n_44
    SLICE_X35Y268        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.583 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_26__0/O[0]
                         net (fo=5, routed)           0.287     6.870    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/rem_8_fu_523_p2[24]
    SLICE_X34Y266        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     6.980 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0/O
                         net (fo=1, routed)           0.161     7.141    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0_n_44
    SLICE_X33Y266        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     7.240 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0/O
                         net (fo=1, routed)           0.037     7.277    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0_n_44
    SLICE_X33Y266        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     7.366 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_4__0/O
                         net (fo=64, routed)          0.170     7.535    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/icmp_ln109_2_fu_529_p2
    SLICE_X31Y265        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.135     7.670 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0/O
                         net (fo=3, routed)           0.205     7.876    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0_n_44
    SLICE_X30Y266        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.026 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0/O
                         net (fo=1, routed)           0.197     8.223    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0_n_44
    SLICE_X31Y265        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     8.323 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0/O
                         net (fo=24, routed)          0.270     8.593    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0_n_44
    SLICE_X33Y269        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     8.716 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[17]_i_1__0/O
                         net (fo=3, routed)           0.399     9.115    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/A[17]
    DSP48E2_X1Y109       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.379    10.404    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/CLK
    DSP48E2_X1Y109       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.441     9.962    
                         clock uncertainty           -0.064     9.898    
    DSP48E2_X1Y109       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[17])
                                                     -0.269     9.629    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 3.071ns (53.873%)  route 2.629ns (46.127%))
  Logic Levels:           19  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 10.408 - 6.667 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.171ns, distribution 1.438ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.155ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.609     3.419    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/CLK
    DSP48E2_X1Y106       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y106       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     3.631 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     3.631    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y106       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     3.704 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     3.704    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y106       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[19])
                                                      0.609     4.313 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     4.313    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER.V<19>
    DSP48E2_X1Y106       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     4.359 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     4.359    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA.V_DATA<19>
    DSP48E2_X1Y106       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     4.930 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.930    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y106       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     5.039 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.345     5.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product_n_130
    SLICE_X37Y266        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091     5.475 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0/O
                         net (fo=2, routed)           0.065     5.539    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0_n_44
    SLICE_X37Y266        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.687 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0/O
                         net (fo=2, routed)           0.099     5.786    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0_n_44
    SLICE_X38Y266        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     5.951 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0/O
                         net (fo=3, routed)           0.116     6.067    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0_n_44
    SLICE_X38Y267        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.117 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_28__0/O
                         net (fo=2, routed)           0.198     6.316    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/mul_ln108_2_fu_102_p2__0[22]
    SLICE_X35Y267        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     6.368 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0/O
                         net (fo=1, routed)           0.016     6.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0_n_44
    SLICE_X35Y267        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     6.501 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0/CO[7]
                         net (fo=1, routed)           0.026     6.527    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0_n_44
    SLICE_X35Y268        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.583 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_26__0/O[0]
                         net (fo=5, routed)           0.287     6.870    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/rem_8_fu_523_p2[24]
    SLICE_X34Y266        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     6.980 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0/O
                         net (fo=1, routed)           0.161     7.141    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0_n_44
    SLICE_X33Y266        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     7.240 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0/O
                         net (fo=1, routed)           0.037     7.277    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0_n_44
    SLICE_X33Y266        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     7.366 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_4__0/O
                         net (fo=64, routed)          0.170     7.535    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/icmp_ln109_2_fu_529_p2
    SLICE_X31Y265        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.135     7.670 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0/O
                         net (fo=3, routed)           0.205     7.876    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0_n_44
    SLICE_X30Y266        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.026 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0/O
                         net (fo=1, routed)           0.197     8.223    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0_n_44
    SLICE_X31Y265        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     8.323 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0/O
                         net (fo=24, routed)          0.291     8.614    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0_n_44
    SLICE_X32Y269        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     8.703 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[11]_i_1__0/O
                         net (fo=3, routed)           0.416     9.119    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/B[11]
    DSP48E2_X1Y110       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.383    10.408    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/CLK
    DSP48E2_X1Y110       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.441     9.966    
                         clock uncertainty           -0.064     9.902    
    DSP48E2_X1Y110       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[11])
                                                     -0.265     9.637    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.637    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 3.132ns (55.227%)  route 2.539ns (44.773%))
  Logic Levels:           19  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 10.408 - 6.667 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.171ns, distribution 1.438ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.155ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.609     3.419    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/CLK
    DSP48E2_X1Y106       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y106       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     3.631 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     3.631    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y106       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     3.704 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     3.704    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y106       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[19])
                                                      0.609     4.313 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     4.313    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER.V<19>
    DSP48E2_X1Y106       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     4.359 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     4.359    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA.V_DATA<19>
    DSP48E2_X1Y106       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     4.930 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.930    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y106       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     5.039 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.345     5.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product_n_130
    SLICE_X37Y266        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091     5.475 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0/O
                         net (fo=2, routed)           0.065     5.539    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0_n_44
    SLICE_X37Y266        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.687 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0/O
                         net (fo=2, routed)           0.099     5.786    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0_n_44
    SLICE_X38Y266        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     5.951 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0/O
                         net (fo=3, routed)           0.116     6.067    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0_n_44
    SLICE_X38Y267        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.117 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_28__0/O
                         net (fo=2, routed)           0.198     6.316    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/mul_ln108_2_fu_102_p2__0[22]
    SLICE_X35Y267        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     6.368 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0/O
                         net (fo=1, routed)           0.016     6.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0_n_44
    SLICE_X35Y267        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     6.501 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0/CO[7]
                         net (fo=1, routed)           0.026     6.527    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0_n_44
    SLICE_X35Y268        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.583 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_26__0/O[0]
                         net (fo=5, routed)           0.287     6.870    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/rem_8_fu_523_p2[24]
    SLICE_X34Y266        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     6.980 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0/O
                         net (fo=1, routed)           0.161     7.141    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0_n_44
    SLICE_X33Y266        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     7.240 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0/O
                         net (fo=1, routed)           0.037     7.277    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0_n_44
    SLICE_X33Y266        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     7.366 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_4__0/O
                         net (fo=64, routed)          0.170     7.535    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/icmp_ln109_2_fu_529_p2
    SLICE_X31Y265        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.135     7.670 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0/O
                         net (fo=3, routed)           0.205     7.876    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0_n_44
    SLICE_X30Y266        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.026 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0/O
                         net (fo=1, routed)           0.197     8.223    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0_n_44
    SLICE_X31Y265        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     8.323 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0/O
                         net (fo=24, routed)          0.222     8.545    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0_n_44
    SLICE_X32Y269        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     8.695 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[10]_i_1__0/O
                         net (fo=3, routed)           0.395     9.090    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/B[10]
    DSP48E2_X1Y110       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.383    10.408    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/CLK
    DSP48E2_X1Y110       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.441     9.966    
                         clock uncertainty           -0.064     9.902    
    DSP48E2_X1Y110       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[10])
                                                     -0.288     9.614    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 3.033ns (53.241%)  route 2.664ns (46.759%))
  Logic Levels:           19  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 10.408 - 6.667 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.171ns, distribution 1.438ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.155ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.609     3.419    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/CLK
    DSP48E2_X1Y106       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y106       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     3.631 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     3.631    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y106       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     3.704 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     3.704    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y106       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[19])
                                                      0.609     4.313 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     4.313    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER.V<19>
    DSP48E2_X1Y106       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     4.359 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     4.359    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA.V_DATA<19>
    DSP48E2_X1Y106       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     4.930 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.930    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y106       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     5.039 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.345     5.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product_n_130
    SLICE_X37Y266        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091     5.475 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0/O
                         net (fo=2, routed)           0.065     5.539    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0_n_44
    SLICE_X37Y266        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.687 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0/O
                         net (fo=2, routed)           0.099     5.786    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0_n_44
    SLICE_X38Y266        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     5.951 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0/O
                         net (fo=3, routed)           0.116     6.067    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0_n_44
    SLICE_X38Y267        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.117 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_28__0/O
                         net (fo=2, routed)           0.198     6.316    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/mul_ln108_2_fu_102_p2__0[22]
    SLICE_X35Y267        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     6.368 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0/O
                         net (fo=1, routed)           0.016     6.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0_n_44
    SLICE_X35Y267        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     6.501 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0/CO[7]
                         net (fo=1, routed)           0.026     6.527    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0_n_44
    SLICE_X35Y268        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.583 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_26__0/O[0]
                         net (fo=5, routed)           0.287     6.870    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/rem_8_fu_523_p2[24]
    SLICE_X34Y266        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     6.980 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0/O
                         net (fo=1, routed)           0.161     7.141    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0_n_44
    SLICE_X33Y266        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     7.240 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0/O
                         net (fo=1, routed)           0.037     7.277    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0_n_44
    SLICE_X33Y266        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     7.366 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_4__0/O
                         net (fo=64, routed)          0.170     7.535    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/icmp_ln109_2_fu_529_p2
    SLICE_X31Y265        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.135     7.670 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0/O
                         net (fo=3, routed)           0.205     7.876    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0_n_44
    SLICE_X30Y266        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.026 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0/O
                         net (fo=1, routed)           0.197     8.223    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0_n_44
    SLICE_X31Y265        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     8.323 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0/O
                         net (fo=24, routed)          0.315     8.638    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0_n_44
    SLICE_X33Y269        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     8.689 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[12]_i_1__0/O
                         net (fo=3, routed)           0.427     9.116    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/B[12]
    DSP48E2_X1Y110       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.383    10.408    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/CLK
    DSP48E2_X1Y110       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.441     9.966    
                         clock uncertainty           -0.064     9.902    
    DSP48E2_X1Y110       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[12])
                                                     -0.260     9.642    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__1/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 3.071ns (53.963%)  route 2.620ns (46.037%))
  Logic Levels:           19  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 10.404 - 6.667 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.171ns, distribution 1.438ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.155ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.609     3.419    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/CLK
    DSP48E2_X1Y106       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y106       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     3.631 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     3.631    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y106       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     3.704 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     3.704    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y106       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[19])
                                                      0.609     4.313 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     4.313    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_MULTIPLIER.V<19>
    DSP48E2_X1Y106       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     4.359 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     4.359    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_M_DATA.V_DATA<19>
    DSP48E2_X1Y106       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     4.930 f  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.930    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X1Y106       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     5.039 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.345     5.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/tmp_product_n_130
    SLICE_X37Y266        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091     5.475 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0/O
                         net (fo=2, routed)           0.065     5.539    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_52__0_n_44
    SLICE_X37Y266        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.687 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0/O
                         net (fo=2, routed)           0.099     5.786    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_51__0_n_44
    SLICE_X38Y266        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     5.951 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0/O
                         net (fo=3, routed)           0.116     6.067    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_50__0_n_44
    SLICE_X38Y267        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.117 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_28__0/O
                         net (fo=2, routed)           0.198     6.316    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/mul_ln108_2_fu_102_p2__0[22]
    SLICE_X35Y267        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     6.368 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0/O
                         net (fo=1, routed)           0.016     6.384    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_35__0_n_44
    SLICE_X35Y267        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     6.501 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0/CO[7]
                         net (fo=1, routed)           0.026     6.527    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_19__0_n_44
    SLICE_X35Y268        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.583 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466_reg[23]_i_26__0/O[0]
                         net (fo=5, routed)           0.287     6.870    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/rem_8_fu_523_p2[24]
    SLICE_X34Y266        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     6.980 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0/O
                         net (fo=1, routed)           0.161     7.141    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_9__0_n_44
    SLICE_X33Y266        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     7.240 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0/O
                         net (fo=1, routed)           0.037     7.277    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_7__0_n_44
    SLICE_X33Y266        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     7.366 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[0]_i_4__0/O
                         net (fo=64, routed)          0.170     7.535    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/icmp_ln109_2_fu_529_p2
    SLICE_X31Y265        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.135     7.670 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0/O
                         net (fo=3, routed)           0.205     7.876    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_42__0_n_44
    SLICE_X30Y266        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.026 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0/O
                         net (fo=1, routed)           0.197     8.223    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_20__0_n_44
    SLICE_X31Y265        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     8.323 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0/O
                         net (fo=24, routed)          0.291     8.614    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[23]_i_4__0_n_44
    SLICE_X32Y269        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     8.703 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_25s_25s_25_1_1_U215/r_shN_5_reg_1466[11]_i_1__0/O
                         net (fo=3, routed)           0.407     9.110    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/A[11]
    DSP48E2_X1Y109       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.379    10.404    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/CLK
    DSP48E2_X1Y109       DSP_A_B_DATA                                 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism             -0.441     9.962    
                         clock uncertainty           -0.064     9.898    
    DSP48E2_X1Y109       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.261     9.637    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_compute_tf_phase_element_fu_627/grp_generic_fmod_mult_float_s_fu_78/grp_mod_rcp_mult_24_36_8_s_fu_91/mul_24ns_38ns_61_1_1_U208/tmp_product__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.637    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  0.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/sect_total_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.087ns (37.662%)  route 0.144ns (62.338%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      1.136ns (routing 0.155ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.319ns (routing 0.171ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.136     3.494    vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X67Y121        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y121        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.552 r  vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[93]/Q
                         net (fo=1, routed)           0.134     3.686    vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_1_in[29]
    SLICE_X67Y119        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.029     3.715 r  vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/rs_req/sect_total_reg[17]_i_1/O[7]
                         net (fo=1, routed)           0.010     3.725    vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/sect_total1[29]
    SLICE_X67Y119        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/sect_total_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.319     3.129    vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X67Y119        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/sect_total_reg[17]/C
                         clock pessimism              0.532     3.661    
    SLICE_X67Y119        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.721    vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/sect_total_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.721    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_operator_mul_assign_float_fu_660/mul_ad_reg_302_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_operator_mul_assign_float_fu_660/fadd_32ns_32ns_32_4_full_dsp_1_U266/din0_buf1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.059ns (35.976%)  route 0.105ns (64.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Net Delay (Source):      1.284ns (routing 0.155ns, distribution 1.129ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.171ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.284     3.642    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_operator_mul_assign_float_fu_660/ap_clk
    SLICE_X58Y230        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_operator_mul_assign_float_fu_660/mul_ad_reg_302_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y230        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.701 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_operator_mul_assign_float_fu_660/mul_ad_reg_302_reg[0]/Q
                         net (fo=1, routed)           0.105     3.806    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_operator_mul_assign_float_fu_660/fadd_32ns_32ns_32_4_full_dsp_1_U266/Q[0]
    SLICE_X59Y229        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_operator_mul_assign_float_fu_660/fadd_32ns_32ns_32_4_full_dsp_1_U266/din0_buf1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.464     3.274    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_operator_mul_assign_float_fu_660/fadd_32ns_32ns_32_4_full_dsp_1_U266/ap_clk
    SLICE_X59Y229        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_operator_mul_assign_float_fu_660/fadd_32ns_32ns_32_4_full_dsp_1_U266/din0_buf1_reg[0]/C
                         clock pessimism              0.460     3.734    
    SLICE_X59Y229        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.796    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/propagate_wave_U0/grp_operator_mul_assign_float_fu_660/fadd_32ns_32ns_32_4_full_dsp_1_U266/din0_buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.796    
                         arrival time                           3.806    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_U0/fft_apra_2dfft_config_row_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_45_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_U0/fft_apra_2dfft_config_row_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_45_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.080ns (47.651%)  route 0.088ns (52.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    -0.466ns
  Clock Net Delay (Source):      1.152ns (routing 0.155ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.171ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.152     3.510    vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_U0/fft_apra_2dfft_config_row_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_45_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X73Y109        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_U0/fft_apra_2dfft_config_row_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_45_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y109        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.568 r  vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_U0/fft_apra_2dfft_config_row_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_45_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=4, routed)           0.065     3.633    vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_U0/fft_apra_2dfft_config_row_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_45_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT_n_50
    SLICE_X72Y109        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     3.655 r  vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_U0/fft_apra_2dfft_config_row_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_45_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/opt_has_pipe.first_q[9]_i_1__0/O
                         net (fo=1, routed)           0.023     3.678    vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_U0/fft_apra_2dfft_config_row_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_45_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[9]
    SLICE_X72Y109        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_U0/fft_apra_2dfft_config_row_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_45_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.332     3.142    vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_U0/fft_apra_2dfft_config_row_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_45_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X72Y109        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_U0/fft_apra_2dfft_config_row_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_45_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.466     3.608    
    SLICE_X72Y109        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.668    vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_U0/fft_apra_2dfft_config_row_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_45_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.668    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_9_U0/fft_apra_2dfft_config_col_22_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_42_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_9_U0/fft_apra_2dfft_config_col_22_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_42_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.061ns (48.413%)  route 0.065ns (51.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Net Delay (Source):      1.250ns (routing 0.155ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.171ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.250     3.608    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_9_U0/fft_apra_2dfft_config_col_22_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_42_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X55Y101        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_9_U0/fft_apra_2dfft_config_col_22_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_42_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.669 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_9_U0/fft_apra_2dfft_config_col_22_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_42_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[1]/Q
                         net (fo=1, routed)           0.065     3.734    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_9_U0/fft_apra_2dfft_config_col_22_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_42_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[1]
    SLICE_X55Y100        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_9_U0/fft_apra_2dfft_config_col_22_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_42_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.447     3.257    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_9_U0/fft_apra_2dfft_config_col_22_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_42_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X55Y100        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_9_U0/fft_apra_2dfft_config_col_22_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_42_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[1]/C
                         clock pessimism              0.406     3.663    
    SLICE_X55Y100        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.725    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_9_U0/fft_apra_2dfft_config_col_22_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_42_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.725    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.060ns (36.810%)  route 0.103ns (63.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Net Delay (Source):      1.233ns (routing 0.155ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.171ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.233     3.591    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/aclk
    SLICE_X91Y7          FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y7          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     3.651 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_B/use_lut6_2.latency1.Q_reg[29]/Q
                         net (fo=1, routed)           0.103     3.754    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[16]_0[12]
    SLICE_X90Y6          FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.417     3.227    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/aclk
    SLICE_X90Y6          FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[12]/C
                         clock pessimism              0.456     3.683    
    SLICE_X90Y6          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.745    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.745    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/second_input_matrix_col_major_strm_U/U_angular_spectrum_fifo_w256_d2_S_ShiftReg/SRL_SIG_reg[0][99]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/second_input_matrix_col_major_strm_U/U_angular_spectrum_fifo_w256_d2_S_ShiftReg/SRL_SIG_reg[1][99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.059ns (34.302%)  route 0.113ns (65.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.133ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Net Delay (Source):      1.145ns (routing 0.155ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.171ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.145     3.503    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/second_input_matrix_col_major_strm_U/U_angular_spectrum_fifo_w256_d2_S_ShiftReg/ap_clk
    SLICE_X73Y174        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/second_input_matrix_col_major_strm_U/U_angular_spectrum_fifo_w256_d2_S_ShiftReg/SRL_SIG_reg[0][99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y174        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     3.562 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/second_input_matrix_col_major_strm_U/U_angular_spectrum_fifo_w256_d2_S_ShiftReg/SRL_SIG_reg[0][99]/Q
                         net (fo=2, routed)           0.113     3.675    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/second_input_matrix_col_major_strm_U/U_angular_spectrum_fifo_w256_d2_S_ShiftReg/SRL_SIG_reg_n_44_[0][99]
    SLICE_X72Y176        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/second_input_matrix_col_major_strm_U/U_angular_spectrum_fifo_w256_d2_S_ShiftReg/SRL_SIG_reg[1][99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.323     3.133    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/second_input_matrix_col_major_strm_U/U_angular_spectrum_fifo_w256_d2_S_ShiftReg/ap_clk
    SLICE_X72Y176        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/second_input_matrix_col_major_strm_U/U_angular_spectrum_fifo_w256_d2_S_ShiftReg/SRL_SIG_reg[1][99]/C
                         clock pessimism              0.470     3.603    
    SLICE_X72Y176        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.665    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/second_input_matrix_col_major_strm_U/U_angular_spectrum_fifo_w256_d2_S_ShiftReg/SRL_SIG_reg[1][99]
  -------------------------------------------------------------------
                         required time                         -3.665    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice/inst/r.r_pipe/m_payload_i_reg[390]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[390]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.058ns (49.307%)  route 0.060ns (50.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    3.551ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Net Delay (Source):      1.193ns (routing 0.155ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.171ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.193     3.551    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice/inst/r.r_pipe/aclk
    SLICE_X81Y223        FDRE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice/inst/r.r_pipe/m_payload_i_reg[390]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y223        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.609 r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice/inst/r.r_pipe/m_payload_i_reg[390]/Q
                         net (fo=2, routed)           0.060     3.668    vitis_design_i/angular_spectrum_1/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[512]_0[390]
    SLICE_X81Y222        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[390]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.371     3.181    vitis_design_i/angular_spectrum_1/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X81Y222        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[390]/C
                         clock pessimism              0.416     3.597    
    SLICE_X81Y222        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.659    vitis_design_i/angular_spectrum_1/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p2_reg[390]
  -------------------------------------------------------------------
                         required time                         -3.659    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_25_U0/fft_apra_2dfft_config_row_28_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_46_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_25_U0/fft_apra_2dfft_config_row_28_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_46_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.058ns (39.726%)  route 0.088ns (60.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Net Delay (Source):      1.276ns (routing 0.155ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.171ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.276     3.634    vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_25_U0/fft_apra_2dfft_config_row_28_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_46_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X107Y99        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_25_U0/fft_apra_2dfft_config_row_28_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_46_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.692 r  vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_25_U0/fft_apra_2dfft_config_row_28_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_46_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[12]/Q
                         net (fo=1, routed)           0.088     3.780    vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_25_U0/fft_apra_2dfft_config_row_28_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_46_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[12]
    SLICE_X105Y99        SRL16E                                       r  vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_25_U0/fft_apra_2dfft_config_row_28_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_46_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.474     3.284    vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_25_U0/fft_apra_2dfft_config_row_28_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_46_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X105Y99        SRL16E                                       r  vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_25_U0/fft_apra_2dfft_config_row_28_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_46_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CLK
                         clock pessimism              0.457     3.741    
    SLICE_X105Y99        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     3.770    vitis_design_i/angular_spectrum_1/inst/grp_f3_fu_215/fft_row_top_U0/dataflow_in_loop_LOOP_FFT_ROWS_459_U0/fft_row_unit_25_U0/fft_apra_2dfft_config_row_28_U0/fft_syn_apra_2dfft_config_row_32_32_1024_1_1_46_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -3.770    
                         arrival time                           3.780    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.060ns (23.422%)  route 0.196ns (76.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    3.594ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      1.236ns (routing 0.155ns, distribution 1.081ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.171ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.236     3.594    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/aclk
    SLICE_X98Y127        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y127        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.654 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/MANT_P0_REG/i_pipe/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=4, routed)           0.196     3.850    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[25]_1[7]
    SLICE_X98Y118        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.436     3.246    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X98Y118        FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.532     3.778    
    SLICE_X98Y118        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     3.840    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_10_U0/fft_apra_2dfft_config_col_24_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_43_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.840    
                         arrival time                           3.850    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_U0/fft_apra_2dfft_config_col_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_44_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/has_output_regs.DOUT_RE_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_U0/fft_apra_2dfft_config_col_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_44_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.059ns (34.376%)  route 0.113ns (65.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      1.250ns (routing 0.155ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.171ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.250     3.608    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_U0/fft_apra_2dfft_config_col_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_44_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/aclk
    SLICE_X59Y37         FDRE                                         r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_U0/fft_apra_2dfft_config_col_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_44_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/has_output_regs.DOUT_RE_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.667 r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_U0/fft_apra_2dfft_config_col_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_44_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/has_output_regs.DOUT_RE_reg[21]/Q
                         net (fo=2, routed)           0.113     3.780    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_U0/fft_apra_2dfft_config_col_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_44_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.REG_lower_re/D[21]
    SLICE_X61Y35         SRL16E                                       r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_U0/fft_apra_2dfft_config_col_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_44_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.447     3.257    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_U0/fft_apra_2dfft_config_col_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_44_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.REG_lower_re/aclk
    SLICE_X61Y35         SRL16E                                       r  vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_U0/fft_apra_2dfft_config_col_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_44_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e1/CLK
                         clock pessimism              0.459     3.716    
    SLICE_X61Y35         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.054     3.770    vitis_design_i/angular_spectrum_1/inst/grp_f2_fu_193/fft_col_top_U0/dataflow_in_loop_LOOP_FFT_COLS_458_U0/fft_col_unit_U0/fft_apra_2dfft_config_col_U0/fft_syn_apra_2dfft_config_col_32_32_1024_1_1_44_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -3.770    
                         arrival time                           3.780    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_vitis_design_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.667       3.667      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.667       3.667      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     URAM288/CLK         n/a            2.000         6.667       4.667      URAM288_X0Y80  vitis_design_i/angular_spectrum_1/inst/kxy_uram_U/ram_reg_uram_0/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB36_X3Y38   vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         6.667       5.098      RAMB36_X3Y38   vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB36_X3Y37   vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         6.667       5.098      RAMB36_X3Y37   vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB36_X4Y37   vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         6.667       5.098      RAMB36_X4Y37   vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB36_X3Y36   vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_3/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    URAM288/CLK         n/a            0.700         3.333       2.633      URAM288_X0Y80  vitis_design_i/angular_spectrum_1/inst/kxy_uram_U/ram_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.700         3.333       2.633      URAM288_X0Y80  vitis_design_i/angular_spectrum_1/inst/kxy_uram_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB36_X3Y38   vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB36_X3Y38   vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB36_X3Y38   vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB36_X3Y38   vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    URAM288/CLK         n/a            0.700         3.333       2.633      URAM288_X0Y80  vitis_design_i/angular_spectrum_1/inst/kxy_uram_U/ram_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.700         3.333       2.633      URAM288_X0Y80  vitis_design_i/angular_spectrum_1/inst/kxy_uram_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB36_X3Y38   vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB36_X3Y38   vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB36_X3Y38   vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB36_X3Y38   vitis_design_i/angular_spectrum_1/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_vitis_design_clk_wiz_0_0
  To Clock:  clk_out2_vitis_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@3.333ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.277ns (11.939%)  route 2.043ns (88.061%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 7.009 - 3.333 ) 
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.460ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.419ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.788    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.816 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.756     3.572    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y245        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.650 r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          1.815     5.465    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X49Y174        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.109     5.574 r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_i_2__0/O
                         net (fo=1, routed)           0.170     5.744    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_ready_i_reg_0
    SLICE_X49Y173        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     5.834 r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_ready_i_i_1__1/O
                         net (fo=1, routed)           0.058     5.892    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_ready_i_i_1__1_n_0
    SLICE_X49Y173        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     3.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     4.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.671    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.695 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.314     7.009    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[61]_1
    SLICE_X49Y173        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_ready_i_reg/C
                         clock pessimism             -0.505     6.504    
                         clock uncertainty           -0.059     6.445    
    SLICE_X49Y173        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.470    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@3.333ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.078ns (3.702%)  route 2.029ns (96.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 7.006 - 3.333 ) 
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.460ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.419ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.788    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.816 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.756     3.572    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y245        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.650 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          2.029     5.679    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     3.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     4.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.671    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.695 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.311     7.006    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]/C
                         clock pessimism             -0.505     6.501    
                         clock uncertainty           -0.059     6.442    
    SLICE_X48Y174        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     6.368    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]
  -------------------------------------------------------------------
                         required time                          6.368    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@3.333ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.078ns (3.702%)  route 2.029ns (96.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 7.006 - 3.333 ) 
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.460ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.419ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.788    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.816 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.756     3.572    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y245        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.650 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          2.029     5.679    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     3.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     4.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.671    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.695 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.311     7.006    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]/C
                         clock pessimism             -0.505     6.501    
                         clock uncertainty           -0.059     6.442    
    SLICE_X48Y174        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074     6.368    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]
  -------------------------------------------------------------------
                         required time                          6.368    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@3.333ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.078ns (3.702%)  route 2.029ns (96.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 7.006 - 3.333 ) 
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.460ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.419ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.788    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.816 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.756     3.572    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y245        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.650 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          2.029     5.679    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     3.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     4.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.671    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.695 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.311     7.006    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]/C
                         clock pessimism             -0.505     6.501    
                         clock uncertainty           -0.059     6.442    
    SLICE_X48Y174        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074     6.368    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]
  -------------------------------------------------------------------
                         required time                          6.368    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@3.333ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.078ns (3.702%)  route 2.029ns (96.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 7.006 - 3.333 ) 
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.460ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.419ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.788    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.816 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.756     3.572    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y245        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.650 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          2.029     5.679    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     3.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     4.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.671    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.695 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.311     7.006    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/C
                         clock pessimism             -0.505     6.501    
                         clock uncertainty           -0.059     6.442    
    SLICE_X48Y174        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.074     6.368    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]
  -------------------------------------------------------------------
                         required time                          6.368    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@3.333ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.078ns (3.702%)  route 2.029ns (96.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 7.006 - 3.333 ) 
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.460ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.419ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.788    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.816 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.756     3.572    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y245        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.650 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          2.029     5.679    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     3.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     4.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.671    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.695 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.311     7.006    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/C
                         clock pessimism             -0.505     6.501    
                         clock uncertainty           -0.059     6.442    
    SLICE_X48Y174        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.074     6.368    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]
  -------------------------------------------------------------------
                         required time                          6.368    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@3.333ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.078ns (3.702%)  route 2.029ns (96.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 7.006 - 3.333 ) 
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.460ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.419ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.788    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.816 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.756     3.572    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y245        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.650 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          2.029     5.679    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     3.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     4.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.671    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.695 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.311     7.006    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/C
                         clock pessimism             -0.505     6.501    
                         clock uncertainty           -0.059     6.442    
    SLICE_X48Y174        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.074     6.368    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]
  -------------------------------------------------------------------
                         required time                          6.368    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@3.333ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.214ns (9.873%)  route 1.954ns (90.127%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.680ns = ( 7.013 - 3.333 ) 
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.460ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.419ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.788    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.816 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.756     3.572    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y245        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.650 r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          1.702     5.352    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X50Y172        LUT4 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.099     5.451 r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_i_3/O
                         net (fo=1, routed)           0.185     5.636    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg_1
    SLICE_X50Y172        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     5.673 r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_i_2__1/O
                         net (fo=1, routed)           0.067     5.740    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_i_2__1_n_0
    SLICE_X50Y172        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     3.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     4.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.671    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.695 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.318     7.013    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X50Y172        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg/C
                         clock pessimism             -0.505     6.508    
                         clock uncertainty           -0.059     6.449    
    SLICE_X50Y172        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     6.474    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                          6.474    
                         arrival time                          -5.740    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push_block_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@3.333ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.078ns (3.793%)  route 1.979ns (96.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 7.016 - 3.333 ) 
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.460ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.419ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.788    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.816 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.756     3.572    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y245        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.650 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          1.979     5.629    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg
    SLICE_X49Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push_block_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     3.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     4.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.671    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.695 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.321     7.016    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/USE_RTL_ADDR.addr_q_reg[4]
    SLICE_X49Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push_block_reg/C
                         clock pessimism             -0.505     6.511    
                         clock uncertainty           -0.059     6.452    
    SLICE_X49Y174        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074     6.378    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push_block_reg
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@3.333ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.078ns (3.911%)  route 1.916ns (96.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 7.007 - 3.333 ) 
    Source Clock Delay      (SCD):    3.572ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.756ns (routing 0.460ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.419ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.788    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.816 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.756     3.572    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y245        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y245        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.650 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=40, routed)          1.916     5.566    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]
    SLICE_X50Y168        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     3.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     4.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     5.671    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.695 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.312     7.007    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X50Y168        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
                         clock pessimism             -0.505     6.502    
                         clock uncertainty           -0.059     6.443    
    SLICE_X50Y168        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074     6.369    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.369    
                         arrival time                          -5.566    
  -------------------------------------------------------------------
                         slack                                  0.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.093ns (50.568%)  route 0.091ns (49.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Net Delay (Source):      1.557ns (routing 0.419ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.460ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     2.338    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.362 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.557     3.919    vitis_design_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X14Y250        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y250        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.977 r  vitis_design_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=4, routed)           0.062     4.039    vitis_design_i/proc_sys_reset_1/U0/SEQ/seq_cnt[5]
    SLICE_X15Y250        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.035     4.074 r  vitis_design_i/proc_sys_reset_1/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.029     4.103    vitis_design_i/proc_sys_reset_1/U0/SEQ/p_3_out[0]
    SLICE_X15Y250        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.788    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.816 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.765     3.581    vitis_design_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X15Y250        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.436     4.017    
    SLICE_X15Y250        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     4.077    vitis_design_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.077    
                         arrival time                           4.103    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.337%)  route 0.042ns (51.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      0.943ns (routing 0.256ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.282ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.287    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.304 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          0.943     2.247    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X22Y240        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y240        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.286 r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[13]/Q
                         net (fo=2, routed)           0.042     2.328    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wstrb[13]
    SLICE_X22Y240        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.895    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.914 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.060     1.974    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X22Y240        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[13]/C
                         clock pessimism              0.279     2.253    
    SLICE_X22Y240        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.299    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.086ns  (logic 0.039ns (45.517%)  route 0.047ns (54.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Net Delay (Source):      0.822ns (routing 0.256ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.282ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.287    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.304 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          0.822     2.126    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.165 r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]/Q
                         net (fo=2, routed)           0.047     2.212    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wstrb[8]
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.895    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.914 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          0.925     1.839    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]/C
                         clock pessimism              0.293     2.132    
    SLICE_X48Y174        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.178    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    2.282ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Net Delay (Source):      0.978ns (routing 0.256ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.282ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.287    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.304 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          0.978     2.282    vitis_design_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X15Y250        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y250        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.320 r  vitis_design_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[0]/Q
                         net (fo=1, routed)           0.028     2.348    vitis_design_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg_n_0_[0]
    SLICE_X15Y250        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.021     2.369 r  vitis_design_i/proc_sys_reset_1/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.007     2.376    vitis_design_i/proc_sys_reset_1/U0/SEQ/p_3_out[2]
    SLICE_X15Y250        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.895    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.914 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.097     2.011    vitis_design_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X15Y250        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism              0.276     2.288    
    SLICE_X15Y250        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.335    vitis_design_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Net Delay (Source):      0.983ns (routing 0.256ns, distribution 0.727ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.282ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.287    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.304 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          0.983     2.287    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y246        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y246        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.326 r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.058     2.384    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/p_2_in
    SLICE_X16Y246        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.895    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.914 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.103     2.017    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X16Y246        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism              0.276     2.293    
    SLICE_X16Y246        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.340    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.172%)  route 0.060ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      0.943ns (routing 0.256ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.282ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.287    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.304 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          0.943     2.247    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X22Y240        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y240        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.287 r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/Q
                         net (fo=2, routed)           0.060     2.347    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wstrb[6]
    SLICE_X22Y240        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.895    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.914 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.060     1.974    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X22Y240        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/C
                         clock pessimism              0.279     2.253    
    SLICE_X22Y240        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.300    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.040ns (39.338%)  route 0.062ns (60.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      0.943ns (routing 0.256ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.282ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.287    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.304 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          0.943     2.247    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X22Y240        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y240        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.287 r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/Q
                         net (fo=2, routed)           0.062     2.349    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wstrb[1]
    SLICE_X22Y240        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.895    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.914 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.060     1.974    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X22Y240        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/C
                         clock pessimism              0.279     2.253    
    SLICE_X22Y240        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.300    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.040ns (39.338%)  route 0.062ns (60.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Net Delay (Source):      0.822ns (routing 0.256ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.282ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.287    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.304 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          0.822     2.126    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.166 r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/Q
                         net (fo=2, routed)           0.062     2.228    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wstrb[9]
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.895    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.914 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          0.925     1.839    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X48Y174        FDRE                                         r  vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/C
                         clock pessimism              0.293     2.132    
    SLICE_X48Y174        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.179    vitis_design_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (70.006%)  route 0.031ns (29.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Net Delay (Source):      0.974ns (routing 0.256ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.282ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.287    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.304 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          0.974     2.278    vitis_design_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X14Y250        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y250        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.317 r  vitis_design_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.025     2.341    vitis_design_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X14Y250        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     2.374 r  vitis_design_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.006     2.380    vitis_design_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X14Y250        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.895    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.914 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.091     2.005    vitis_design_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X14Y250        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.278     2.284    
    SLICE_X14Y250        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.331    vitis_design_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out2_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.574%)  route 0.066ns (63.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    2.281ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Net Delay (Source):      0.977ns (routing 0.256ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.282ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.287    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.304 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          0.977     2.281    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y251        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.319 r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.066     2.384    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/p_2_in3_in
    SLICE_X15Y251        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.895    vitis_design_i/clk_wiz_0/inst/clk_out2_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.914 r  vitis_design_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=99, routed)          1.096     2.010    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X15Y251        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                         clock pessimism              0.276     2.287    
    SLICE_X15Y251        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.334    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_vitis_design_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         3.333       0.333      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     PS8/SAXIGP5RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP5RCLK
Min Period        n/a     PS8/SAXIGP5WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP5WCLK
Min Period        n/a     PS8/SAXIGP6RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP6RCLK
Min Period        n/a     PS8/SAXIGP6WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP6WCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.333       2.043      BUFGCE_X1Y70   vitis_design_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         3.333       2.262      MMCM_X1Y2      vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     SRL16E/CLK          n/a            1.064         3.333       2.269      SLICE_X15Y246  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP5RCLK
Low Pulse Width   Fast    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP5RCLK
Low Pulse Width   Slow    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP5WCLK
Low Pulse Width   Fast    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP5WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP5RCLK
High Pulse Width  Fast    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP5RCLK
High Pulse Width  Slow    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP5WCLK
High Pulse Width  Fast    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/SAXIGP5WCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_vitis_design_clk_wiz_0_0
  To Clock:  clk_out3_vitis_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.796ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/ps_e/inst/PS8_i/MAXIGP2AWREADY
                            (rising edge-triggered cell PS8 clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.079ns (3.662%)  route 2.078ns (96.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 16.991 - 13.333 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.686ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.624ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.764     3.576    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X16Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y244        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.655 r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=133, routed)         2.078     5.733    vitis_design_i/ps_e/inst/maxigp2_awready
    PS8_X0Y0             PS8                                          r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2AWREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.300    16.991    vitis_design_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism             -0.484    16.507    
                         clock uncertainty           -0.071    16.436    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2AWREADY)
                                                     -0.907    15.529    vitis_design_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                          -5.733    
  -------------------------------------------------------------------
                         slack                                  9.796    

Slack (MET) :             9.873ns  (required time - arrival time)
  Source:                 vitis_design_i/axi_intc_0/U0/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/ps_e/inst/PS8_i/MAXIGP2WREADY
                            (rising edge-triggered cell PS8 clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.349ns (16.626%)  route 1.750ns (83.374%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 16.991 - 13.333 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.704ns (routing 0.686ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.624ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.704     3.516    vitis_design_i/axi_intc_0/U0/s_axi_aclk
    SLICE_X18Y252        FDRE                                         r  vitis_design_i/axi_intc_0/U0/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y252        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.596 r  vitis_design_i/axi_intc_0/U0/ip2bus_wrack_reg/Q
                         net (fo=1, routed)           0.287     3.883    vitis_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack
    SLICE_X22Y244        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.980 r  vitis_design_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.396     4.376    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X22Y249        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.499 r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.204     4.703    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X22Y249        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.752 r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.863     5.615    vitis_design_i/ps_e/inst/maxigp2_wready
    PS8_X0Y0             PS8                                          r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.300    16.991    vitis_design_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism             -0.484    16.507    
                         clock uncertainty           -0.071    16.436    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2WREADY)
                                                     -0.948    15.488    vitis_design_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         15.488    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  9.873    

Slack (MET) :             9.912ns  (required time - arrival time)
  Source:                 vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.678ns (20.858%)  route 2.573ns (79.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 17.020 - 13.333 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.466ns (routing 0.686ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.624ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.466     3.278    vitis_design_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     3.917 r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           1.043     4.960    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X17Y244        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.999 r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=51, routed)          1.530     6.529    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X50Y193        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.329    17.020    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X50Y193        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/C
                         clock pessimism             -0.447    16.573    
                         clock uncertainty           -0.071    16.502    
    SLICE_X50Y193        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    16.441    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]
  -------------------------------------------------------------------
                         required time                         16.441    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                  9.912    

Slack (MET) :             9.912ns  (required time - arrival time)
  Source:                 vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.678ns (20.858%)  route 2.573ns (79.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 17.020 - 13.333 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.466ns (routing 0.686ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.624ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.466     3.278    vitis_design_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     3.917 r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           1.043     4.960    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X17Y244        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.999 r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=51, routed)          1.530     6.529    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X50Y193        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.329    17.020    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X50Y193        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[50]/C
                         clock pessimism             -0.447    16.573    
                         clock uncertainty           -0.071    16.502    
    SLICE_X50Y193        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061    16.441    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         16.441    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                  9.912    

Slack (MET) :             9.914ns  (required time - arrival time)
  Source:                 vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.678ns (20.871%)  route 2.571ns (79.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 17.020 - 13.333 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.466ns (routing 0.686ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.624ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.466     3.278    vitis_design_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     3.917 r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           1.043     4.960    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X17Y244        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.999 r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=51, routed)          1.528     6.527    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X50Y193        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.329    17.020    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X50Y193        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/C
                         clock pessimism             -0.447    16.573    
                         clock uncertainty           -0.071    16.502    
    SLICE_X50Y193        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    16.441    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                         16.441    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  9.914    

Slack (MET) :             9.914ns  (required time - arrival time)
  Source:                 vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.678ns (20.871%)  route 2.571ns (79.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns = ( 17.020 - 13.333 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.466ns (routing 0.686ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.624ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.466     3.278    vitis_design_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     3.917 r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           1.043     4.960    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X17Y244        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.999 r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=51, routed)          1.528     6.527    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X50Y193        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.329    17.020    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X50Y193        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[49]/C
                         clock pessimism             -0.447    16.573    
                         clock uncertainty           -0.071    16.502    
    SLICE_X50Y193        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    16.441    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[49]
  -------------------------------------------------------------------
                         required time                         16.441    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  9.914    

Slack (MET) :             10.162ns  (required time - arrival time)
  Source:                 vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 0.678ns (22.778%)  route 2.299ns (77.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 16.995 - 13.333 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.466ns (routing 0.686ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.624ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.466     3.278    vitis_design_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     3.917 r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           1.043     4.960    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X17Y244        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.999 r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=51, routed)          1.256     6.255    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X48Y211        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.304    16.995    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X48Y211        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[47]/C
                         clock pessimism             -0.447    16.548    
                         clock uncertainty           -0.071    16.477    
    SLICE_X48Y211        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    16.417    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[47]
  -------------------------------------------------------------------
                         required time                         16.417    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                 10.162    

Slack (MET) :             10.162ns  (required time - arrival time)
  Source:                 vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.678ns (22.771%)  route 2.300ns (77.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 16.995 - 13.333 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.466ns (routing 0.686ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.624ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.466     3.278    vitis_design_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     3.917 r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           1.043     4.960    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X17Y244        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.999 r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=51, routed)          1.257     6.256    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X48Y211        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.304    16.995    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X48Y211        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[48]/C
                         clock pessimism             -0.447    16.548    
                         clock uncertainty           -0.071    16.477    
    SLICE_X48Y211        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    16.418    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[48]
  -------------------------------------------------------------------
                         required time                         16.418    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                 10.162    

Slack (MET) :             10.409ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/ps_e/inst/PS8_i/MAXIGP2RID[1]
                            (rising edge-triggered cell PS8 clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.081ns (5.117%)  route 1.502ns (94.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 16.991 - 13.333 ) 
    Source Clock Delay      (SCD):    3.536ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.724ns (routing 0.686ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.624ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.724     3.536    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X20Y245        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y245        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.617 r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]/Q
                         net (fo=1, routed)           1.502     5.119    vitis_design_i/ps_e/inst/maxigp2_rid[1]
    PS8_X0Y0             PS8                                          r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2RID[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.300    16.991    vitis_design_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism             -0.484    16.507    
                         clock uncertainty           -0.071    16.436    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RID[1])
                                                     -0.908    15.528    vitis_design_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                          -5.119    
  -------------------------------------------------------------------
                         slack                                 10.409    

Slack (MET) :             10.440ns  (required time - arrival time)
  Source:                 vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.821ns (28.019%)  route 2.109ns (71.981%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 17.178 - 13.333 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.466ns (routing 0.686ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.624ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.466     3.278    vitis_design_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.666     3.944 r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2WVALID
                         net (fo=5, routed)           0.998     4.942    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X23Y249        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     4.993 r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.429     5.421    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/s_axi_wvalid
    SLICE_X26Y249        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     5.525 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=2, routed)           0.683     6.208    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/s_axi_wvalid_0
    SLICE_X26Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.487    17.178    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X26Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/C
                         clock pessimism             -0.484    16.694    
                         clock uncertainty           -0.071    16.623    
    SLICE_X26Y249        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    16.648    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.648    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                 10.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.058ns (29.592%)  route 0.138ns (70.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.610ns
    Source Clock Delay      (SCD):    3.922ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Net Delay (Source):      1.564ns (routing 0.624ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.686ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.564     3.922    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y245         FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y245         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.980 r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.138     4.118    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[18]
    SLICE_X11Y244        SRL16E                                       r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.798     3.610    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X11Y244        SRL16E                                       r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism              0.439     4.048    
    SLICE_X11Y244        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.055     4.103    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -4.103    
                         arrival time                           4.118    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.058ns (38.158%)  route 0.094ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Net Delay (Source):      1.484ns (routing 0.624ns, distribution 0.860ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.686ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.484     3.842    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y242        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y242        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.900 r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.094     3.994    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X29Y242        SRLC32E                                      r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.711     3.523    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X29Y242        SRLC32E                                      r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism              0.376     3.899    
    SLICE_X29Y242        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.079     3.978    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -3.978    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Net Delay (Source):      0.961ns (routing 0.378ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.419ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        0.961     2.262    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X16Y241        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y241        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.301 r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.033     2.334    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X16Y241        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.083     1.993    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X16Y241        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism              0.274     2.268    
    SLICE_X16Y241        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.315    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 vitis_design_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[13].ASYNC_GEN.intr_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[13].EDGE_DETECT_GEN.intr_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.060ns (45.764%)  route 0.071ns (54.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      1.495ns (routing 0.624ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.686ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.495     3.853    vitis_design_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X22Y262        FDRE                                         r  vitis_design_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[13].ASYNC_GEN.intr_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y262        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     3.913 r  vitis_design_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[13].ASYNC_GEN.intr_ff_reg[1]/Q
                         net (fo=2, routed)           0.071     3.984    vitis_design_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[13].ASYNC_GEN.intr_ff[1]
    SLICE_X22Y261        FDRE                                         r  vitis_design_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[13].EDGE_DETECT_GEN.intr_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.706     3.518    vitis_design_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X22Y261        FDRE                                         r  vitis_design_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[13].EDGE_DETECT_GEN.intr_d1_reg/C
                         clock pessimism              0.385     3.903    
    SLICE_X22Y261        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.965    vitis_design_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[13].EDGE_DETECT_GEN.intr_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.965    
                         arrival time                           3.984    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.060ns (28.037%)  route 0.154ns (71.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Net Delay (Source):      1.502ns (routing 0.624ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.686ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.502     3.860    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X21Y252        FDRE                                         r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y252        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     3.920 r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.154     4.074    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X19Y246        SRLC32E                                      r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.750     3.562    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X19Y246        SRLC32E                                      r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism              0.438     4.000    
    SLICE_X19Y246        SRLC32E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.055     4.055    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -4.055    
                         arrival time                           4.074    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Net Delay (Source):      0.961ns (routing 0.378ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.419ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        0.961     2.262    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X16Y241        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y241        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.301 r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]/Q
                         net (fo=1, routed)           0.034     2.335    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[15]
    SLICE_X16Y241        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.083     1.993    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X16Y241        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[15]/C
                         clock pessimism              0.274     2.268    
    SLICE_X16Y241        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.315    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.084ns (46.409%)  route 0.097ns (53.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Net Delay (Source):      1.556ns (routing 0.624ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.686ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.556     3.914    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X13Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y244        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.975 r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.067     4.042    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[16]
    SLICE_X15Y244        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     4.065 r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[17]_i_1/O
                         net (fo=1, routed)           0.030     4.095    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[17]
    SLICE_X15Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.764     3.576    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X15Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
                         clock pessimism              0.439     4.015    
    SLICE_X15Y244        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     4.075    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.075    
                         arrival time                           4.095    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 vitis_design_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[23].ASYNC_GEN.intr_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[23].EDGE_DETECT_GEN.intr_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.060ns (45.801%)  route 0.071ns (54.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.524ns
    Source Clock Delay      (SCD):    3.859ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Net Delay (Source):      1.501ns (routing 0.624ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.686ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.501     3.859    vitis_design_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X20Y261        FDRE                                         r  vitis_design_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[23].ASYNC_GEN.intr_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y261        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.919 r  vitis_design_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[23].ASYNC_GEN.intr_ff_reg[1]/Q
                         net (fo=2, routed)           0.071     3.990    vitis_design_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[23].ASYNC_GEN.intr_ff[1]
    SLICE_X20Y262        FDRE                                         r  vitis_design_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[23].EDGE_DETECT_GEN.intr_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.712     3.524    vitis_design_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X20Y262        FDRE                                         r  vitis_design_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[23].EDGE_DETECT_GEN.intr_d1_reg/C
                         clock pessimism              0.384     3.908    
    SLICE_X20Y262        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.970    vitis_design_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[23].EDGE_DETECT_GEN.intr_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.970    
                         arrival time                           3.990    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.059ns (38.562%)  route 0.094ns (61.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    3.857ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      1.499ns (routing 0.624ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.686ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.499     3.857    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X24Y247        FDRE                                         r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y247        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.916 r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.094     4.010    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X23Y246        SRLC32E                                      r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.739     3.551    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X23Y246        SRLC32E                                      r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism              0.385     3.936    
    SLICE_X23Y246        SRLC32E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.052     3.988    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -3.988    
                         arrival time                           4.010    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.093ns (49.468%)  route 0.095ns (50.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Net Delay (Source):      1.556ns (routing 0.624ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.686ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.556     3.914    vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X13Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y244        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.972 r  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.066     4.038    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[15]
    SLICE_X15Y244        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.035     4.073 r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[16]_i_1/O
                         net (fo=1, routed)           0.029     4.102    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[16]
    SLICE_X15Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.766     3.578    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X15Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]/C
                         clock pessimism              0.439     4.017    
    SLICE_X15Y244        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     4.077    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.077    
                         arrival time                           4.102    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_vitis_design_clk_wiz_0_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         13.333      10.333     PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     BUFGCE/I            n/a            1.290         13.333      12.043     BUFGCE_X1Y62   vitis_design_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         13.333      12.262     MMCM_X1Y2      vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X19Y246  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X23Y246  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X21Y248  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X21Y247  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X23Y246  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X23Y246  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X21Y247  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X19Y246  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X19Y246  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X23Y246  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X23Y246  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X21Y248  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X21Y248  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X21Y247  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X21Y247  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X19Y246  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X19Y246  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X23Y246  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X23Y246  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X21Y248  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X21Y248  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X21Y247  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X21Y247  vitis_design_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_vitis_design_clk_wiz_0_0
  To Clock:  clk_out1_vitis_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.945ns (31.509%)  route 2.054ns (68.491%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 10.445 - 6.667 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.466ns (routing 0.686ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.155ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.466     3.278    vitis_design_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.666     3.944 r  vitis_design_i/ps_e/inst/PS8_i/MAXIGP2WVALID
                         net (fo=5, routed)           0.998     4.942    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X23Y249        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     4.993 r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.429     5.421    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/s_axi_wvalid
    SLICE_X26Y249        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     5.525 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=2, routed)           0.579     6.104    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X27Y249        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.228 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0/O
                         net (fo=1, routed)           0.049     6.277    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X27Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.420    10.445    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X27Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.581     9.864    
                         clock uncertainty           -0.191     9.673    
    SLICE_X27Y249        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     9.698    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          9.698    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.433ns (19.725%)  route 1.762ns (80.275%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.769ns = ( 10.436 - 6.667 ) 
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.695ns (routing 0.686ns, distribution 1.009ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.155ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.695     3.507    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X23Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y249        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.585 r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/Q
                         net (fo=29, routed)          0.340     3.925    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X24Y248        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     4.014 r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[1]_INST_0/O
                         net (fo=3, routed)           0.694     4.708    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/s_axi_arvalid
    SLICE_X26Y249        LUT5 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.143     4.851 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1__0/O
                         net (fo=2, routed)           0.678     5.529    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_1
    SLICE_X26Y248        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     5.652 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__1/O
                         net (fo=1, routed)           0.050     5.702    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X26Y248        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.411    10.436    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X26Y248        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.581     9.855    
                         clock uncertainty           -0.191     9.664    
    SLICE_X26Y248        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     9.689    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          9.689    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.428ns (21.964%)  route 1.521ns (78.036%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 10.445 - 6.667 ) 
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.695ns (routing 0.686ns, distribution 1.009ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.155ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.695     3.507    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X23Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y249        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.585 r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/Q
                         net (fo=29, routed)          0.340     3.925    vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLICE_X24Y248        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     4.021 r  vitis_design_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]_INST_0/O
                         net (fo=3, routed)           0.606     4.627    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/s_axi_awvalid
    SLICE_X26Y247        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.785 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2/O
                         net (fo=2, routed)           0.525     5.310    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2_n_0
    SLICE_X27Y249        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     5.406 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1/O
                         net (fo=1, routed)           0.050     5.456    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1_n_0
    SLICE_X27Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.420    10.445    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X27Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.581     9.864    
                         clock uncertainty           -0.191     9.673    
    SLICE_X27Y249        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     9.698    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          9.698    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.185ns (11.368%)  route 1.442ns (88.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 10.437 - 6.667 ) 
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.744ns (routing 0.686ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.155ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.744     3.556    vitis_design_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X16Y258        FDRE                                         r  vitis_design_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y258        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.635 r  vitis_design_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=213, routed)         1.036     4.671    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_2
    SLICE_X27Y248        LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.106     4.777 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_i_1/O
                         net (fo=2, routed)           0.406     5.183    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_i_1_n_0
    SLICE_X27Y248        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.413    10.437    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/out
    SLICE_X27Y248        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/C
                         clock pessimism             -0.581     9.856    
                         clock uncertainty           -0.191     9.666    
    SLICE_X27Y248        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     9.691    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                          9.691    
                         arrival time                          -5.183    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.168ns (11.138%)  route 1.340ns (88.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 10.437 - 6.667 ) 
    Source Clock Delay      (SCD):    3.556ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.744ns (routing 0.686ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.155ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.744     3.556    vitis_design_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X16Y258        FDRE                                         r  vitis_design_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y258        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.635 r  vitis_design_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=213, routed)         1.036     4.671    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg_2
    SLICE_X27Y248        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.760 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_i_1/O
                         net (fo=2, routed)           0.304     5.064    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_i_1_n_0
    SLICE_X27Y248        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.413    10.437    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X27Y248        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/C
                         clock pessimism             -0.581     9.856    
                         clock uncertainty           -0.191     9.666    
    SLICE_X27Y248        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     9.691    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                          9.691    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_second_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.178ns (12.033%)  route 1.301ns (87.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 10.432 - 6.667 ) 
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.668ns (routing 0.686ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.155ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.668     3.480    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/out
    SLICE_X27Y246        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y246        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.559 f  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/Q
                         net (fo=5, routed)           0.629     4.188    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/slow_aclk_div2
    SLICE_X27Y246        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.287 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_i_1/O
                         net (fo=2, routed)           0.672     4.959    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/slow_aclk_div20
    SLICE_X27Y246        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_second_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.407    10.432    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_second_reg_0
    SLICE_X27Y246        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_second_reg/C
                         clock pessimism             -0.581     9.851    
                         clock uncertainty           -0.191     9.660    
    SLICE_X27Y246        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     9.685    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_second_reg
  -------------------------------------------------------------------
                         required time                          9.685    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.081ns (7.168%)  route 1.049ns (92.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 10.432 - 6.667 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.679ns (routing 0.686ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.155ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.679     3.491    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X28Y247        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y247        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.572 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/Q
                         net (fo=1, routed)           1.049     4.621    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/D[5]
    SLICE_X28Y247        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.407    10.432    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/aclk
    SLICE_X28Y247        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.581     9.851    
                         clock uncertainty           -0.191     9.660    
    SLICE_X28Y247        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     9.685    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                          9.685    
                         arrival time                          -4.621    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.079ns (7.162%)  route 1.024ns (92.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.762ns = ( 10.428 - 6.667 ) 
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.678ns (routing 0.686ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.155ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.678     3.490    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X28Y248        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y248        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.569 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/Q
                         net (fo=1, routed)           1.024     4.593    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/ar.ar_pipe/D[3]
    SLICE_X31Y247        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.404    10.428    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/ar.ar_pipe/aclk
    SLICE_X31Y247        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.581     9.847    
                         clock uncertainty           -0.191     9.657    
    SLICE_X31Y247        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     9.682    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.079ns (7.201%)  route 1.018ns (92.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns = ( 10.437 - 6.667 ) 
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.673ns (routing 0.686ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.412ns (routing 0.155ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.673     3.485    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X26Y245        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y245        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.564 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/Q
                         net (fo=1, routed)           1.018     4.582    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[18]
    SLICE_X26Y245        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.412    10.437    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X26Y245        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[18]/C
                         clock pessimism             -0.581     9.856    
                         clock uncertainty           -0.191     9.665    
    SLICE_X26Y245        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     9.690    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                          9.690    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.079ns (7.662%)  route 0.952ns (92.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.761ns = ( 10.427 - 6.667 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.679ns (routing 0.686ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.155ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.784    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.812 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.679     3.491    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X27Y247        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y247        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.570 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/Q
                         net (fo=1, routed)           0.952     4.522    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[25]
    SLICE_X32Y247        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.403    10.427    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X32Y247        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.581     9.846    
                         clock uncertainty           -0.191     9.656    
    SLICE_X32Y247        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     9.681    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                          9.681    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  5.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.089ns (22.534%)  route 0.306ns (77.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.925ns (routing 0.378ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.108ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        0.925     2.226    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X27Y250        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y250        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.265 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/Q
                         net (fo=6, routed)           0.290     2.555    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/Q[1]
    SLICE_X27Y249        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     2.605 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sync_clock_converter.s_tready_r_i_1__0/O
                         net (fo=1, routed)           0.016     2.621    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X27Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.023     1.933    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/out
    SLICE_X27Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism              0.413     2.346    
                         clock uncertainty            0.191     2.536    
    SLICE_X27Y249        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.582    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.039ns (9.559%)  route 0.369ns (90.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.929ns (routing 0.378ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.108ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        0.929     2.230    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X27Y251        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y251        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.269 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/Q
                         net (fo=1, routed)           0.369     2.638    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[4]
    SLICE_X27Y251        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.013     1.923    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X27Y251        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[4]/C
                         clock pessimism              0.413     2.336    
                         clock uncertainty            0.191     2.527    
    SLICE_X27Y251        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.573    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.040ns (9.685%)  route 0.373ns (90.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.926ns (routing 0.378ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.108ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        0.926     2.227    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X27Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y244        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.267 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/Q
                         net (fo=1, routed)           0.373     2.640    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[34]
    SLICE_X27Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.011     1.921    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X27Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[34]/C
                         clock pessimism              0.413     2.334    
                         clock uncertainty            0.191     2.525    
    SLICE_X27Y244        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.571    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.039ns (9.398%)  route 0.376ns (90.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.928ns (routing 0.378ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.108ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        0.928     2.229    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X26Y245        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y245        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.268 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/Q
                         net (fo=1, routed)           0.376     2.644    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[24]
    SLICE_X26Y245        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.014     1.924    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X26Y245        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[24]/C
                         clock pessimism              0.413     2.337    
                         clock uncertainty            0.191     2.528    
    SLICE_X26Y245        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.574    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.040ns (9.615%)  route 0.376ns (90.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.926ns (routing 0.378ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.108ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        0.926     2.227    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X27Y246        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y246        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.267 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/Q
                         net (fo=1, routed)           0.376     2.643    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[16]
    SLICE_X27Y246        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.010     1.920    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X27Y246        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[16]/C
                         clock pessimism              0.413     2.333    
                         clock uncertainty            0.191     2.524    
    SLICE_X27Y246        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.571    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.039ns (9.353%)  route 0.378ns (90.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.929ns (routing 0.378ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.108ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        0.929     2.230    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X27Y251        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y251        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.269 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/Q
                         net (fo=1, routed)           0.378     2.647    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[7]
    SLICE_X27Y251        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.013     1.923    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X27Y251        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[7]/C
                         clock pessimism              0.413     2.336    
                         clock uncertainty            0.191     2.527    
    SLICE_X27Y251        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.574    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.039ns (9.420%)  route 0.375ns (90.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.930ns (routing 0.378ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.108ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        0.930     2.231    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X28Y245        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y245        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.270 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/Q
                         net (fo=1, routed)           0.375     2.645    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[17]
    SLICE_X28Y245        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.010     1.920    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X28Y245        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[17]/C
                         clock pessimism              0.413     2.333    
                         clock uncertainty            0.191     2.524    
    SLICE_X28Y245        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.571    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_first_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.039ns (8.997%)  route 0.394ns (91.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.926ns (routing 0.378ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.108ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        0.926     2.227    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/out
    SLICE_X27Y246        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y246        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.266 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/Q
                         net (fo=5, routed)           0.394     2.660    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/slow_aclk_div2
    SLICE_X27Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.027     1.937    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_second_reg_0
    SLICE_X27Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_first_reg/C
                         clock pessimism              0.413     2.350    
                         clock uncertainty            0.191     2.540    
    SLICE_X27Y249        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.586    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_first_reg
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.039ns (9.112%)  route 0.389ns (90.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.928ns (routing 0.378ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.108ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        0.928     2.229    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X26Y245        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y245        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.268 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/Q
                         net (fo=1, routed)           0.389     2.657    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[22]
    SLICE_X26Y245        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.014     1.924    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X26Y245        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[22]/C
                         clock pessimism              0.413     2.337    
                         clock uncertainty            0.191     2.528    
    SLICE_X26Y245        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.574    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.039ns (9.198%)  route 0.385ns (90.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.930ns (routing 0.378ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.108ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        0.930     2.231    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X28Y247        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y247        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.270 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/Q
                         net (fo=1, routed)           0.385     2.655    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/D[0]
    SLICE_X28Y247        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.010     1.920    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/aclk
    SLICE_X28Y247        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.413     2.333    
                         clock uncertainty            0.191     2.524    
    SLICE_X28Y247        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.571    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_vitis_design_clk_wiz_0_0
  To Clock:  clk_out3_vitis_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        2.038ns  (logic 0.227ns (11.137%)  route 1.811ns (88.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 17.170 - 13.333 ) 
    Source Clock Delay      (SCD):    3.437ns = ( 10.104 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.627ns (routing 0.171ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.624ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     8.331    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     8.204 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     8.449    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.477 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.627    10.104    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X28Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y249        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    10.183 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.895    11.078    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X26Y249        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    11.226 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.916    12.142    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X27Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.479    17.170    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X27Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/C
                         clock pessimism             -0.581    16.589    
                         clock uncertainty           -0.191    16.399    
    SLICE_X27Y244        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    16.339    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]
  -------------------------------------------------------------------
                         required time                         16.339    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        2.038ns  (logic 0.227ns (11.137%)  route 1.811ns (88.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 17.170 - 13.333 ) 
    Source Clock Delay      (SCD):    3.437ns = ( 10.104 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.627ns (routing 0.171ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.624ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     8.331    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     8.204 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     8.449    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.477 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.627    10.104    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X28Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y249        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    10.183 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.895    11.078    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X26Y249        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    11.226 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.916    12.142    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X27Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.479    17.170    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X27Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/C
                         clock pessimism             -0.581    16.589    
                         clock uncertainty           -0.191    16.399    
    SLICE_X27Y244        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    16.339    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]
  -------------------------------------------------------------------
                         required time                         16.339    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        2.038ns  (logic 0.227ns (11.137%)  route 1.811ns (88.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 17.170 - 13.333 ) 
    Source Clock Delay      (SCD):    3.437ns = ( 10.104 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.627ns (routing 0.171ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.624ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     8.331    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     8.204 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     8.449    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.477 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.627    10.104    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X28Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y249        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    10.183 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.895    11.078    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X26Y249        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    11.226 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.916    12.142    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X27Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.479    17.170    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X27Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]/C
                         clock pessimism             -0.581    16.589    
                         clock uncertainty           -0.191    16.399    
    SLICE_X27Y244        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    16.339    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[2]
  -------------------------------------------------------------------
                         required time                         16.339    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        2.038ns  (logic 0.227ns (11.137%)  route 1.811ns (88.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 17.170 - 13.333 ) 
    Source Clock Delay      (SCD):    3.437ns = ( 10.104 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.627ns (routing 0.171ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.624ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     8.331    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     8.204 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     8.449    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.477 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.627    10.104    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X28Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y249        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    10.183 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.895    11.078    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X26Y249        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    11.226 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.916    12.142    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X27Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.479    17.170    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X27Y244        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/C
                         clock pessimism             -0.581    16.589    
                         clock uncertainty           -0.191    16.399    
    SLICE_X27Y244        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    16.339    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]
  -------------------------------------------------------------------
                         required time                         16.339    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.985ns  (logic 0.227ns (11.434%)  route 1.758ns (88.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 17.169 - 13.333 ) 
    Source Clock Delay      (SCD):    3.437ns = ( 10.104 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.627ns (routing 0.171ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.478ns (routing 0.624ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     8.331    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     8.204 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     8.449    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.477 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.627    10.104    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X28Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y249        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    10.183 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.895    11.078    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X26Y249        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    11.226 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.863    12.089    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X27Y246        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.478    17.169    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X27Y246        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/C
                         clock pessimism             -0.581    16.588    
                         clock uncertainty           -0.191    16.398    
    SLICE_X27Y246        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    16.338    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]
  -------------------------------------------------------------------
                         required time                         16.338    
                         arrival time                         -12.089    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.985ns  (logic 0.227ns (11.434%)  route 1.758ns (88.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 17.169 - 13.333 ) 
    Source Clock Delay      (SCD):    3.437ns = ( 10.104 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.627ns (routing 0.171ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.478ns (routing 0.624ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     8.331    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     8.204 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     8.449    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.477 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.627    10.104    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X28Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y249        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    10.183 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.895    11.078    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X26Y249        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    11.226 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.863    12.089    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X27Y246        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.478    17.169    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X27Y246        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/C
                         clock pessimism             -0.581    16.588    
                         clock uncertainty           -0.191    16.398    
    SLICE_X27Y246        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    16.338    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]
  -------------------------------------------------------------------
                         required time                         16.338    
                         arrival time                         -12.089    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.985ns  (logic 0.227ns (11.434%)  route 1.758ns (88.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 17.169 - 13.333 ) 
    Source Clock Delay      (SCD):    3.437ns = ( 10.104 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.627ns (routing 0.171ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.478ns (routing 0.624ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     8.331    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     8.204 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     8.449    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.477 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.627    10.104    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X28Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y249        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    10.183 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.895    11.078    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X26Y249        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    11.226 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.863    12.089    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X27Y246        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.478    17.169    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X27Y246        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/C
                         clock pessimism             -0.581    16.588    
                         clock uncertainty           -0.191    16.398    
    SLICE_X27Y246        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    16.338    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]
  -------------------------------------------------------------------
                         required time                         16.338    
                         arrival time                         -12.089    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.985ns  (logic 0.227ns (11.434%)  route 1.758ns (88.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 17.169 - 13.333 ) 
    Source Clock Delay      (SCD):    3.437ns = ( 10.104 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.627ns (routing 0.171ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.478ns (routing 0.624ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     8.331    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     8.204 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     8.449    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.477 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.627    10.104    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X28Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y249        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    10.183 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.895    11.078    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X26Y249        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    11.226 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.863    12.089    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X27Y246        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.478    17.169    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X27Y246        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/C
                         clock pessimism             -0.581    16.588    
                         clock uncertainty           -0.191    16.398    
    SLICE_X27Y246        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    16.338    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]
  -------------------------------------------------------------------
                         required time                         16.338    
                         arrival time                         -12.089    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.971ns  (logic 0.227ns (11.518%)  route 1.744ns (88.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 17.174 - 13.333 ) 
    Source Clock Delay      (SCD):    3.437ns = ( 10.104 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.627ns (routing 0.171ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.624ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     8.331    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     8.204 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     8.449    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.477 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.627    10.104    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X28Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y249        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    10.183 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.895    11.078    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X26Y249        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    11.226 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.849    12.075    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X26Y245        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.483    17.174    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X26Y245        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/C
                         clock pessimism             -0.581    16.593    
                         clock uncertainty           -0.191    16.403    
    SLICE_X26Y245        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    16.343    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]
  -------------------------------------------------------------------
                         required time                         16.343    
                         arrival time                         -12.075    
  -------------------------------------------------------------------
                         slack                                  4.268    

Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@13.333ns - clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.971ns  (logic 0.227ns (11.518%)  route 1.744ns (88.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 17.174 - 13.333 ) 
    Source Clock Delay      (SCD):    3.437ns = ( 10.104 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.627ns (routing 0.171ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.624ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     8.331    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     8.204 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     8.449    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.477 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.627    10.104    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X28Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y249        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    10.183 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.895    11.078    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X26Y249        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    11.226 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.849    12.075    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X26Y245        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000    13.333 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488    14.821    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.451 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.667    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.691 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.483    17.174    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X26Y245        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/C
                         clock pessimism             -0.581    16.593    
                         clock uncertainty           -0.191    16.403    
    SLICE_X26Y245        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    16.343    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]
  -------------------------------------------------------------------
                         required time                         16.343    
                         arrival time                         -12.075    
  -------------------------------------------------------------------
                         slack                                  4.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.039ns (7.632%)  route 0.472ns (92.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.889ns (routing 0.096ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.419ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.889     2.190    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X29Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y249        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.229 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.472     2.701    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[28]
    SLICE_X23Y250        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.064     1.974    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X23Y250        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/C
                         clock pessimism              0.413     2.387    
                         clock uncertainty            0.191     2.578    
    SLICE_X23Y250        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.625    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.040ns (8.048%)  route 0.457ns (91.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.892ns (routing 0.096ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.419ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.892     2.193    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X26Y253        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y253        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.233 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.457     2.690    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[5]
    SLICE_X26Y253        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.051     1.961    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X26Y253        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
                         clock pessimism              0.413     2.374    
                         clock uncertainty            0.191     2.565    
    SLICE_X26Y253        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.611    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.040ns (8.016%)  route 0.459ns (91.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.893ns (routing 0.096ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.419ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.893     2.194    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X26Y250        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y250        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.234 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.459     2.693    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[18]
    SLICE_X26Y250        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.048     1.958    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X26Y250        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/C
                         clock pessimism              0.413     2.371    
                         clock uncertainty            0.191     2.562    
    SLICE_X26Y250        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.608    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.039ns (7.588%)  route 0.475ns (92.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.892ns (routing 0.096ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.419ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.892     2.193    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X26Y252        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y252        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.232 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.475     2.707    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[33]
    SLICE_X24Y252        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.060     1.970    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X24Y252        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/C
                         clock pessimism              0.413     2.383    
                         clock uncertainty            0.191     2.574    
    SLICE_X24Y252        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.621    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.039ns (7.602%)  route 0.474ns (92.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.899ns (routing 0.096ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.419ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.899     2.200    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X29Y254        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y254        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.239 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.474     2.713    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[11]
    SLICE_X23Y252        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.064     1.974    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X23Y252        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
                         clock pessimism              0.413     2.387    
                         clock uncertainty            0.191     2.578    
    SLICE_X23Y252        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.624    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.039ns (7.529%)  route 0.479ns (92.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.896ns (routing 0.096ns, distribution 0.800ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.419ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.896     2.197    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X24Y252        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y252        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.236 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.479     2.715    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[27]
    SLICE_X23Y252        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.063     1.973    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X23Y252        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]/C
                         clock pessimism              0.413     2.386    
                         clock uncertainty            0.191     2.577    
    SLICE_X23Y252        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     2.623    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.079ns (15.679%)  route 0.425ns (84.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.901ns (routing 0.096ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.419ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.901     2.202    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X27Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y249        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.241 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.409     2.649    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X26Y249        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     2.689 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1__0/O
                         net (fo=1, routed)           0.016     2.705    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1__0_n_0
    SLICE_X26Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.053     1.963    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X26Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/C
                         clock pessimism              0.413     2.376    
                         clock uncertainty            0.191     2.567    
    SLICE_X26Y249        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.613    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/b.b_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.054ns (10.819%)  route 0.445ns (89.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.901ns (routing 0.096ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.419ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.901     2.202    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/b.b_pipe/aclk
    SLICE_X28Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/b.b_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y249        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.241 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/b.b_pipe/m_valid_i_reg/Q
                         net (fo=4, routed)           0.430     2.671    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/m_axi_bvalid
    SLICE_X27Y248        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.686 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[2]_i_1/O
                         net (fo=1, routed)           0.015     2.701    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[2]_i_1_n_0
    SLICE_X27Y248        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.046     1.956    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X27Y248        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/C
                         clock pessimism              0.413     2.369    
                         clock uncertainty            0.191     2.560    
    SLICE_X27Y248        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.606    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.039ns (7.647%)  route 0.471ns (92.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.893ns (routing 0.096ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.419ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.893     2.194    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X26Y250        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y250        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.233 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.471     2.704    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[21]
    SLICE_X26Y250        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.048     1.958    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X26Y250        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/C
                         clock pessimism              0.413     2.371    
                         clock uncertainty            0.191     2.562    
    SLICE_X26Y250        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.609    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/b.b_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_vitis_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.053ns (10.597%)  route 0.447ns (89.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.901ns (routing 0.096ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.419ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.901     2.202    vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/b.b_pipe/aclk
    SLICE_X28Y249        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/b.b_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y249        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.241 r  vitis_design_i/interconnect_axilite/m01_couplers/m01_regslice/inst/b.b_pipe/m_valid_i_reg/Q
                         net (fo=4, routed)           0.431     2.672    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/m_axi_bvalid
    SLICE_X27Y248        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     2.686 r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__2/O
                         net (fo=1, routed)           0.016     2.702    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__2_n_0
    SLICE_X27Y248        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out3_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1371, routed)        1.046     1.956    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X27Y248        FDRE                                         r  vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism              0.413     2.369    
                         clock uncertainty            0.191     2.560    
    SLICE_X27Y248        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.606    vitis_design_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.096    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_vitis_design_clk_wiz_0_0
  To Clock:  clk_out1_vitis_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.226ns (12.910%)  route 1.525ns (87.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 10.265 - 6.667 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.171ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.155ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.333     3.143    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X67Y216        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y216        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.223 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.258     3.481    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X66Y217        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.627 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2__1/O
                         net (fo=31, routed)          1.267     4.894    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X63Y215        FDPE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.241    10.265    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X63Y215        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.464     9.802    
                         clock uncertainty           -0.064     9.737    
    SLICE_X63Y215        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066     9.671    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.671    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.226ns (12.910%)  route 1.525ns (87.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 10.265 - 6.667 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.171ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.155ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.333     3.143    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X67Y216        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y216        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.223 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.258     3.481    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X66Y217        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     3.627 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2__1/O
                         net (fo=31, routed)          1.267     4.894    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X63Y215        FDPE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.241    10.265    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X63Y215        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.464     9.802    
                         clock uncertainty           -0.064     9.737    
    SLICE_X63Y215        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066     9.671    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          9.671    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.204ns (13.298%)  route 1.330ns (86.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.617ns = ( 10.284 - 6.667 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.451ns (routing 0.171ns, distribution 1.280ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.155ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.451     3.261    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X59Y117        FDRE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.342 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.638     3.980    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X59Y117        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.103 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          0.693     4.795    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y121        FDPE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.259    10.284    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y121        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.532     9.752    
                         clock uncertainty           -0.064     9.687    
    SLICE_X55Y121        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     9.621    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.621    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.204ns (13.298%)  route 1.330ns (86.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.617ns = ( 10.284 - 6.667 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.451ns (routing 0.171ns, distribution 1.280ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.155ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.451     3.261    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X59Y117        FDRE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.342 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.638     3.980    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X59Y117        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.103 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          0.693     4.795    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y121        FDCE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.259    10.284    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y121        FDCE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.532     9.752    
                         clock uncertainty           -0.064     9.687    
    SLICE_X55Y121        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     9.621    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.621    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.204ns (13.298%)  route 1.330ns (86.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.617ns = ( 10.284 - 6.667 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.451ns (routing 0.171ns, distribution 1.280ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.155ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.451     3.261    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X59Y117        FDRE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.342 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.638     3.980    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X59Y117        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.103 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          0.693     4.795    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y121        FDCE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.259    10.284    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y121        FDCE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.532     9.752    
                         clock uncertainty           -0.064     9.687    
    SLICE_X55Y121        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     9.621    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.621    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.204ns (13.298%)  route 1.330ns (86.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.617ns = ( 10.284 - 6.667 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.451ns (routing 0.171ns, distribution 1.280ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.155ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.451     3.261    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X59Y117        FDRE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.342 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.638     3.980    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X59Y117        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.103 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          0.693     4.795    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y121        FDCE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.259    10.284    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y121        FDCE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.532     9.752    
                         clock uncertainty           -0.064     9.687    
    SLICE_X55Y121        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     9.621    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.621    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.204ns (13.306%)  route 1.329ns (86.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 10.286 - 6.667 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.451ns (routing 0.171ns, distribution 1.280ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.155ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.451     3.261    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X59Y117        FDRE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.342 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.638     3.980    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X59Y117        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.103 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          0.692     4.794    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y121        FDCE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.261    10.286    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y121        FDCE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.532     9.754    
                         clock uncertainty           -0.064     9.689    
    SLICE_X55Y121        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     9.623    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.623    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.204ns (13.306%)  route 1.329ns (86.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 10.286 - 6.667 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.451ns (routing 0.171ns, distribution 1.280ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.155ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.451     3.261    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X59Y117        FDRE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.342 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.638     3.980    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X59Y117        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.103 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          0.692     4.794    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y121        FDCE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.261    10.286    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y121        FDCE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.532     9.754    
                         clock uncertainty           -0.064     9.689    
    SLICE_X55Y121        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     9.623    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.623    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.204ns (15.189%)  route 1.139ns (84.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.616ns = ( 10.283 - 6.667 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.451ns (routing 0.171ns, distribution 1.280ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.155ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.451     3.261    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X59Y117        FDRE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.342 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.638     3.980    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X59Y117        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.103 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          0.501     4.604    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X57Y122        FDPE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.258    10.283    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X57Y122        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.532     9.751    
                         clock uncertainty           -0.064     9.686    
    SLICE_X57Y122        FDPE (Recov_HFF2_SLICEM_C_PRE)
                                                     -0.066     9.620    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.620    
                         arrival time                          -4.604    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@6.667ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.204ns (15.189%)  route 1.139ns (84.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.616ns = ( 10.283 - 6.667 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.451ns (routing 0.171ns, distribution 1.280ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.155ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.451     3.261    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X59Y117        FDRE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y117        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.342 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=5, routed)           0.638     3.980    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[1]
    SLICE_X59Y117        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.103 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=30, routed)          0.501     4.604    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X57Y122        FDPE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     6.667 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     8.155    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.785 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     9.001    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.025 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.258    10.283    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X57Y122        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.532     9.751    
                         clock uncertainty           -0.064     9.686    
    SLICE_X57Y122        FDPE (Recov_GFF2_SLICEM_C_PRE)
                                                     -0.066     9.620    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          9.620    
                         arrival time                          -4.604    
  -------------------------------------------------------------------
                         slack                                  5.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.040ns (23.998%)  route 0.127ns (76.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Net Delay (Source):      0.785ns (routing 0.096ns, distribution 0.689ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.108ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.785     2.086    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X65Y116        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y116        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.126 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.127     2.253    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X65Y121        FDPE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.904     1.814    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X65Y121        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.379     2.193    
    SLICE_X65Y121        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.173    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.040ns (23.998%)  route 0.127ns (76.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Net Delay (Source):      0.785ns (routing 0.096ns, distribution 0.689ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.108ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.785     2.086    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X65Y116        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y116        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.126 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.127     2.253    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X65Y121        FDPE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.904     1.814    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X65Y121        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.379     2.193    
    SLICE_X65Y121        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.173    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.060ns (24.343%)  route 0.186ns (75.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.214ns
    Source Clock Delay      (SCD):    3.583ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      1.225ns (routing 0.155ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.171ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.225     3.583    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X65Y120        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y120        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.643 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.186     3.829    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X65Y116        FDPE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.404     3.214    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X65Y116        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.532     3.746    
    SLICE_X65Y116        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.032     3.714    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.714    
                         arrival time                           3.829    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.060ns (24.343%)  route 0.186ns (75.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.214ns
    Source Clock Delay      (SCD):    3.583ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      1.225ns (routing 0.155ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.171ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.225     3.583    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X65Y120        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y120        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.643 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.186     3.829    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X65Y116        FDPE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.404     3.214    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X65Y116        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.532     3.746    
    SLICE_X65Y116        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.032     3.714    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -3.714    
                         arrival time                           3.829    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.060ns (24.343%)  route 0.186ns (75.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.214ns
    Source Clock Delay      (SCD):    3.583ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      1.225ns (routing 0.155ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.171ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.488     1.488    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.118 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.334    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.358 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.225     3.583    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X65Y120        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y120        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.643 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.186     3.829    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X65Y116        FDPE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.664     1.664    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.537 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.782    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.810 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      1.404     3.214    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X65Y116        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.532     3.746    
    SLICE_X65Y116        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.032     3.714    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -3.714    
                         arrival time                           3.829    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.393%)  route 0.092ns (69.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    -0.305ns
  Clock Net Delay (Source):      0.765ns (routing 0.096ns, distribution 0.669ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.108ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.765     2.066    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X72Y201        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y201        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.106 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.092     2.197    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X72Y202        FDPE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.870     1.780    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X72Y202        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.305     2.085    
    SLICE_X72Y202        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.065    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.393%)  route 0.092ns (69.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    -0.305ns
  Clock Net Delay (Source):      0.765ns (routing 0.096ns, distribution 0.669ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.108ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.765     2.066    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X72Y201        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y201        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.106 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.092     2.197    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X72Y202        FDPE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.870     1.780    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X72Y202        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.305     2.085    
    SLICE_X72Y202        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.065    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.393%)  route 0.092ns (69.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    -0.305ns
  Clock Net Delay (Source):      0.765ns (routing 0.096ns, distribution 0.669ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.108ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.765     2.066    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X72Y201        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y201        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.106 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.092     2.197    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X72Y202        FDPE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.870     1.780    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X72Y202        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.305     2.085    
    SLICE_X72Y202        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     2.065    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.039ns (24.049%)  route 0.123ns (75.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Net Delay (Source):      0.754ns (routing 0.096ns, distribution 0.658ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.754     2.055    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X67Y216        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y216        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.094 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.123     2.217    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X66Y217        FDPE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.844     1.754    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X66Y217        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.337     2.091    
    SLICE_X66Y217        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     2.071    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_vitis_design_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns - clk_out1_vitis_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.039ns (24.049%)  route 0.123ns (75.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.337ns
  Clock Net Delay (Source):      0.754ns (routing 0.096ns, distribution 0.658ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.908     0.908    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.138 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.284    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.301 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.754     2.055    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X67Y216        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y216        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.094 f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.123     2.217    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X66Y217        FDPE                                         f  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_vitis_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y85        BUFG_PS                      0.000     0.000 r  vitis_design_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.020     1.020    vitis_design_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.725 r  vitis_design_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.891    vitis_design_i/clk_wiz_0/inst/clk_out1_vitis_design_clk_wiz_0_0
    BUFGCE_X1Y59         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.910 r  vitis_design_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=196592, routed)      0.844     1.754    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X66Y217        FDPE                                         r  vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.337     2.091    
    SLICE_X66Y217        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.071    vitis_design_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.146    





