// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="correlateTop,hls_ip_2017_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=8.209375,HLS_SYN_LAT=6,HLS_SYN_TPT=4,HLS_SYN_MEM=0,HLS_SYN_DSP=1,HLS_SYN_FF=4341,HLS_SYN_LUT=7070}" *)

module correlateTop (
        ap_clk,
        ap_rst_n,
        i_data_TDATA,
        i_data_TVALID,
        i_data_TREADY,
        i_data_TLAST,
        o_data_TDATA,
        o_data_TVALID,
        o_data_TREADY,
        o_data_TLAST,
        start_V,
        phaseClass_V
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst_n;
input  [31:0] i_data_TDATA;
input   i_data_TVALID;
output   i_data_TREADY;
input  [0:0] i_data_TLAST;
output  [31:0] o_data_TDATA;
output   o_data_TVALID;
input   o_data_TREADY;
output  [0:0] o_data_TLAST;
input  [0:0] start_V;
input  [3:0] phaseClass_V;

reg    ap_rst_n_inv;
reg   [31:0] i_data_data_V_0_data_out;
wire    i_data_data_V_0_vld_in;
wire    i_data_data_V_0_vld_out;
wire    i_data_data_V_0_ack_in;
reg    i_data_data_V_0_ack_out;
reg   [31:0] i_data_data_V_0_payload_A;
reg   [31:0] i_data_data_V_0_payload_B;
reg    i_data_data_V_0_sel_rd;
reg    i_data_data_V_0_sel_wr;
wire    i_data_data_V_0_sel;
wire    i_data_data_V_0_load_A;
wire    i_data_data_V_0_load_B;
reg   [1:0] i_data_data_V_0_state;
wire    i_data_data_V_0_state_cmp_full;
reg   [0:0] i_data_last_V_0_data_out;
wire    i_data_last_V_0_vld_in;
wire    i_data_last_V_0_vld_out;
wire    i_data_last_V_0_ack_in;
reg    i_data_last_V_0_ack_out;
reg   [0:0] i_data_last_V_0_payload_A;
reg   [0:0] i_data_last_V_0_payload_B;
reg    i_data_last_V_0_sel_rd;
reg    i_data_last_V_0_sel_wr;
wire    i_data_last_V_0_sel;
wire    i_data_last_V_0_load_A;
wire    i_data_last_V_0_load_B;
reg   [1:0] i_data_last_V_0_state;
wire    i_data_last_V_0_state_cmp_full;
reg   [31:0] o_data_data_V_1_data_out;
reg    o_data_data_V_1_vld_in;
wire    o_data_data_V_1_vld_out;
wire    o_data_data_V_1_ack_in;
wire    o_data_data_V_1_ack_out;
reg   [31:0] o_data_data_V_1_payload_A;
reg   [31:0] o_data_data_V_1_payload_B;
reg    o_data_data_V_1_sel_rd;
reg    o_data_data_V_1_sel_wr;
wire    o_data_data_V_1_sel;
wire    o_data_data_V_1_load_A;
wire    o_data_data_V_1_load_B;
reg   [1:0] o_data_data_V_1_state;
wire    o_data_data_V_1_state_cmp_full;
reg   [0:0] o_data_last_V_1_data_out;
reg    o_data_last_V_1_vld_in;
wire    o_data_last_V_1_vld_out;
wire    o_data_last_V_1_ack_in;
wire    o_data_last_V_1_ack_out;
reg   [0:0] o_data_last_V_1_payload_A;
reg   [0:0] o_data_last_V_1_payload_B;
reg    o_data_last_V_1_sel_rd;
reg    o_data_last_V_1_sel_wr;
wire    o_data_last_V_1_sel;
wire    o_data_last_V_1_load_A;
wire    o_data_last_V_1_load_B;
reg   [1:0] o_data_last_V_1_state;
wire    o_data_last_V_1_state_cmp_full;
reg   [0:0] currentState;
reg   [31:0] loadCount_V;
reg   [15:0] cor_phaseClass0_V_14;
reg   [15:0] cor_phaseClass0_V_15;
reg   [15:0] cor_phaseClass0_V_13;
reg   [15:0] cor_phaseClass0_V_12;
reg   [15:0] cor_phaseClass0_V_11;
reg   [15:0] cor_phaseClass0_V_10;
reg   [15:0] cor_phaseClass0_V_9;
reg   [15:0] cor_phaseClass0_V_8;
reg   [15:0] cor_phaseClass0_V_7;
reg   [15:0] cor_phaseClass0_V_6;
reg   [15:0] cor_phaseClass0_V_5;
reg   [15:0] cor_phaseClass0_V_4;
reg   [15:0] cor_phaseClass0_V_3;
reg   [15:0] cor_phaseClass0_V_2;
reg   [15:0] cor_phaseClass0_V_1;
reg   [15:0] cor_phaseClass0_V_0;
reg   [15:0] cor_phaseClass1_V_14;
reg   [15:0] cor_phaseClass1_V_15;
reg   [15:0] cor_phaseClass1_V_13;
reg   [15:0] cor_phaseClass1_V_12;
reg   [15:0] cor_phaseClass1_V_11;
reg   [15:0] cor_phaseClass1_V_10;
reg   [15:0] cor_phaseClass1_V_9;
reg   [15:0] cor_phaseClass1_V_8;
reg   [15:0] cor_phaseClass1_V_7;
reg   [15:0] cor_phaseClass1_V_6;
reg   [15:0] cor_phaseClass1_V_5;
reg   [15:0] cor_phaseClass1_V_4;
reg   [15:0] cor_phaseClass1_V_3;
reg   [15:0] cor_phaseClass1_V_2;
reg   [15:0] cor_phaseClass1_V_1;
reg   [15:0] cor_phaseClass1_V_0;
reg   [15:0] cor_phaseClass2_V_14;
reg   [15:0] cor_phaseClass2_V_15;
reg   [15:0] cor_phaseClass2_V_13;
reg   [15:0] cor_phaseClass2_V_12;
reg   [15:0] cor_phaseClass2_V_11;
reg   [15:0] cor_phaseClass2_V_10;
reg   [15:0] cor_phaseClass2_V_9;
reg   [15:0] cor_phaseClass2_V_8;
reg   [15:0] cor_phaseClass2_V_7;
reg   [15:0] cor_phaseClass2_V_6;
reg   [15:0] cor_phaseClass2_V_5;
reg   [15:0] cor_phaseClass2_V_4;
reg   [15:0] cor_phaseClass2_V_3;
reg   [15:0] cor_phaseClass2_V_2;
reg   [15:0] cor_phaseClass2_V_1;
reg   [15:0] cor_phaseClass2_V_0;
reg   [15:0] cor_phaseClass3_V_14;
reg   [15:0] cor_phaseClass3_V_15;
reg   [15:0] cor_phaseClass3_V_13;
reg   [15:0] cor_phaseClass3_V_12;
reg   [15:0] cor_phaseClass3_V_11;
reg   [15:0] cor_phaseClass3_V_10;
reg   [15:0] cor_phaseClass3_V_9;
reg   [15:0] cor_phaseClass3_V_8;
reg   [15:0] cor_phaseClass3_V_7;
reg   [15:0] cor_phaseClass3_V_6;
reg   [15:0] cor_phaseClass3_V_5;
reg   [15:0] cor_phaseClass3_V_4;
reg   [15:0] cor_phaseClass3_V_3;
reg   [15:0] cor_phaseClass3_V_2;
reg   [15:0] cor_phaseClass3_V_1;
reg   [15:0] cor_phaseClass3_V_0;
reg   [15:0] cor_phaseClass4_V_14;
reg   [15:0] cor_phaseClass4_V_15;
reg   [15:0] cor_phaseClass4_V_13;
reg   [15:0] cor_phaseClass4_V_12;
reg   [15:0] cor_phaseClass4_V_11;
reg   [15:0] cor_phaseClass4_V_10;
reg   [15:0] cor_phaseClass4_V_9;
reg   [15:0] cor_phaseClass4_V_8;
reg   [15:0] cor_phaseClass4_V_7;
reg   [15:0] cor_phaseClass4_V_6;
reg   [15:0] cor_phaseClass4_V_5;
reg   [15:0] cor_phaseClass4_V_4;
reg   [15:0] cor_phaseClass4_V_3;
reg   [15:0] cor_phaseClass4_V_2;
reg   [15:0] cor_phaseClass4_V_1;
reg   [15:0] cor_phaseClass4_V_0;
reg   [15:0] cor_phaseClass5_V_14;
reg   [15:0] cor_phaseClass5_V_15;
reg   [15:0] cor_phaseClass5_V_13;
reg   [15:0] cor_phaseClass5_V_12;
reg   [15:0] cor_phaseClass5_V_11;
reg   [15:0] cor_phaseClass5_V_10;
reg   [15:0] cor_phaseClass5_V_9;
reg   [15:0] cor_phaseClass5_V_8;
reg   [15:0] cor_phaseClass5_V_7;
reg   [15:0] cor_phaseClass5_V_6;
reg   [15:0] cor_phaseClass5_V_5;
reg   [15:0] cor_phaseClass5_V_4;
reg   [15:0] cor_phaseClass5_V_3;
reg   [15:0] cor_phaseClass5_V_2;
reg   [15:0] cor_phaseClass5_V_1;
reg   [15:0] cor_phaseClass5_V_0;
reg   [15:0] cor_phaseClass6_V_14;
reg   [15:0] cor_phaseClass6_V_15;
reg   [15:0] cor_phaseClass6_V_13;
reg   [15:0] cor_phaseClass6_V_12;
reg   [15:0] cor_phaseClass6_V_11;
reg   [15:0] cor_phaseClass6_V_10;
reg   [15:0] cor_phaseClass6_V_9;
reg   [15:0] cor_phaseClass6_V_8;
reg   [15:0] cor_phaseClass6_V_7;
reg   [15:0] cor_phaseClass6_V_6;
reg   [15:0] cor_phaseClass6_V_5;
reg   [15:0] cor_phaseClass6_V_4;
reg   [15:0] cor_phaseClass6_V_3;
reg   [15:0] cor_phaseClass6_V_2;
reg   [15:0] cor_phaseClass6_V_1;
reg   [15:0] cor_phaseClass6_V_0;
reg   [15:0] cor_phaseClass7_V_14;
reg   [15:0] cor_phaseClass7_V_15;
reg   [15:0] cor_phaseClass7_V_13;
reg   [15:0] cor_phaseClass7_V_12;
reg   [15:0] cor_phaseClass7_V_11;
reg   [15:0] cor_phaseClass7_V_10;
reg   [15:0] cor_phaseClass7_V_9;
reg   [15:0] cor_phaseClass7_V_8;
reg   [15:0] cor_phaseClass7_V_7;
reg   [15:0] cor_phaseClass7_V_6;
reg   [15:0] cor_phaseClass7_V_5;
reg   [15:0] cor_phaseClass7_V_4;
reg   [15:0] cor_phaseClass7_V_3;
reg   [15:0] cor_phaseClass7_V_2;
reg   [15:0] cor_phaseClass7_V_1;
reg   [15:0] cor_phaseClass7_V_0;
reg   [15:0] cor_phaseClass8_V_14;
reg   [15:0] cor_phaseClass8_V_15;
reg   [15:0] cor_phaseClass8_V_13;
reg   [15:0] cor_phaseClass8_V_12;
reg   [15:0] cor_phaseClass8_V_11;
reg   [15:0] cor_phaseClass8_V_10;
reg   [15:0] cor_phaseClass8_V_9;
reg   [15:0] cor_phaseClass8_V_8;
reg   [15:0] cor_phaseClass8_V_7;
reg   [15:0] cor_phaseClass8_V_6;
reg   [15:0] cor_phaseClass8_V_5;
reg   [15:0] cor_phaseClass8_V_4;
reg   [15:0] cor_phaseClass8_V_3;
reg   [15:0] cor_phaseClass8_V_2;
reg   [15:0] cor_phaseClass8_V_1;
reg   [15:0] cor_phaseClass8_V_0;
reg   [15:0] cor_phaseClass9_V_14;
reg   [15:0] cor_phaseClass9_V_15;
reg   [15:0] cor_phaseClass9_V_13;
reg   [15:0] cor_phaseClass9_V_12;
reg   [15:0] cor_phaseClass9_V_11;
reg   [15:0] cor_phaseClass9_V_10;
reg   [15:0] cor_phaseClass9_V_9;
reg   [15:0] cor_phaseClass9_V_8;
reg   [15:0] cor_phaseClass9_V_7;
reg   [15:0] cor_phaseClass9_V_6;
reg   [15:0] cor_phaseClass9_V_5;
reg   [15:0] cor_phaseClass9_V_4;
reg   [15:0] cor_phaseClass9_V_3;
reg   [15:0] cor_phaseClass9_V_2;
reg   [15:0] cor_phaseClass9_V_1;
reg   [15:0] cor_phaseClass9_V_0;
reg   [15:0] cor_phaseClass10_V_14;
reg   [15:0] cor_phaseClass10_V_15;
reg   [15:0] cor_phaseClass10_V_13;
reg   [15:0] cor_phaseClass10_V_12;
reg   [15:0] cor_phaseClass10_V_11;
reg   [15:0] cor_phaseClass10_V_10;
reg   [15:0] cor_phaseClass10_V_9;
reg   [15:0] cor_phaseClass10_V_8;
reg   [15:0] cor_phaseClass10_V_7;
reg   [15:0] cor_phaseClass10_V_6;
reg   [15:0] cor_phaseClass10_V_5;
reg   [15:0] cor_phaseClass10_V_4;
reg   [15:0] cor_phaseClass10_V_3;
reg   [15:0] cor_phaseClass10_V_2;
reg   [15:0] cor_phaseClass10_V_1;
reg   [15:0] cor_phaseClass10_V_0;
reg   [15:0] cor_phaseClass11_V_14;
reg   [15:0] cor_phaseClass11_V_15;
reg   [15:0] cor_phaseClass11_V_13;
reg   [15:0] cor_phaseClass11_V_12;
reg   [15:0] cor_phaseClass11_V_11;
reg   [15:0] cor_phaseClass11_V_10;
reg   [15:0] cor_phaseClass11_V_9;
reg   [15:0] cor_phaseClass11_V_8;
reg   [15:0] cor_phaseClass11_V_7;
reg   [15:0] cor_phaseClass11_V_6;
reg   [15:0] cor_phaseClass11_V_5;
reg   [15:0] cor_phaseClass11_V_4;
reg   [15:0] cor_phaseClass11_V_3;
reg   [15:0] cor_phaseClass11_V_2;
reg   [15:0] cor_phaseClass11_V_1;
reg   [15:0] cor_phaseClass11_V_0;
reg   [15:0] cor_phaseClass12_V_14;
reg   [15:0] cor_phaseClass12_V_15;
reg   [15:0] cor_phaseClass12_V_13;
reg   [15:0] cor_phaseClass12_V_12;
reg   [15:0] cor_phaseClass12_V_11;
reg   [15:0] cor_phaseClass12_V_10;
reg   [15:0] cor_phaseClass12_V_9;
reg   [15:0] cor_phaseClass12_V_8;
reg   [15:0] cor_phaseClass12_V_7;
reg   [15:0] cor_phaseClass12_V_6;
reg   [15:0] cor_phaseClass12_V_5;
reg   [15:0] cor_phaseClass12_V_4;
reg   [15:0] cor_phaseClass12_V_3;
reg   [15:0] cor_phaseClass12_V_2;
reg   [15:0] cor_phaseClass12_V_1;
reg   [15:0] cor_phaseClass12_V_0;
reg   [15:0] cor_phaseClass13_V_14;
reg   [15:0] cor_phaseClass13_V_15;
reg   [15:0] cor_phaseClass13_V_13;
reg   [15:0] cor_phaseClass13_V_12;
reg   [15:0] cor_phaseClass13_V_11;
reg   [15:0] cor_phaseClass13_V_10;
reg   [15:0] cor_phaseClass13_V_9;
reg   [15:0] cor_phaseClass13_V_8;
reg   [15:0] cor_phaseClass13_V_7;
reg   [15:0] cor_phaseClass13_V_6;
reg   [15:0] cor_phaseClass13_V_5;
reg   [15:0] cor_phaseClass13_V_4;
reg   [15:0] cor_phaseClass13_V_3;
reg   [15:0] cor_phaseClass13_V_2;
reg   [15:0] cor_phaseClass13_V_1;
reg   [15:0] cor_phaseClass13_V_0;
reg   [15:0] cor_phaseClass14_V_14;
reg   [15:0] cor_phaseClass14_V_15;
reg   [15:0] cor_phaseClass14_V_13;
reg   [15:0] cor_phaseClass14_V_12;
reg   [15:0] cor_phaseClass14_V_11;
reg   [15:0] cor_phaseClass14_V_10;
reg   [15:0] cor_phaseClass14_V_9;
reg   [15:0] cor_phaseClass14_V_8;
reg   [15:0] cor_phaseClass14_V_7;
reg   [15:0] cor_phaseClass14_V_6;
reg   [15:0] cor_phaseClass14_V_5;
reg   [15:0] cor_phaseClass14_V_4;
reg   [15:0] cor_phaseClass14_V_3;
reg   [15:0] cor_phaseClass14_V_2;
reg   [15:0] cor_phaseClass14_V_1;
reg   [15:0] cor_phaseClass14_V_0;
reg   [15:0] cor_phaseClass15_V_14;
reg   [15:0] cor_phaseClass15_V_15;
reg   [15:0] cor_phaseClass15_V_13;
reg   [15:0] cor_phaseClass15_V_12;
reg   [15:0] cor_phaseClass15_V_11;
reg   [15:0] cor_phaseClass15_V_10;
reg   [15:0] cor_phaseClass15_V_9;
reg   [15:0] cor_phaseClass15_V_8;
reg   [15:0] cor_phaseClass15_V_7;
reg   [15:0] cor_phaseClass15_V_6;
reg   [15:0] cor_phaseClass15_V_5;
reg   [15:0] cor_phaseClass15_V_4;
reg   [15:0] cor_phaseClass15_V_3;
reg   [15:0] cor_phaseClass15_V_2;
reg   [15:0] cor_phaseClass15_V_1;
reg   [15:0] cor_phaseClass15_V_0;
reg    i_data_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] currentState_load_reg_1705;
reg    o_data_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage1;
reg   [0:0] ap_reg_pp0_iter1_currentState_load_reg_1705;
wire   [0:0] currentState_load_load_fu_1646_p1;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [3:0] phaseClass_V_read_reg_1709;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_state7_pp0_stage2_iter1;
reg    ap_block_state7_io;
reg    ap_block_pp0_stage2_11001;
reg   [0:0] i_data_last_V_tmp_reg_1714;
wire   [0:0] start_V_read_read_fu_588_p2;
reg   [0:0] start_V_read_reg_1719;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire   [15:0] grp_correlator_fu_604_ap_return;
reg   [15:0] op_V_assign_reg_1723;
wire   [31:0] o_data_data_V_tmp_fu_1696_p3;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
reg    ap_block_state6_io;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    grp_correlator_fu_604_ap_start;
wire    grp_correlator_fu_604_ap_done;
wire    grp_correlator_fu_604_ap_idle;
wire    grp_correlator_fu_604_ap_ready;
reg    grp_correlator_fu_604_ap_ce;
wire    StgValue_18_shiftPhaseClass_fu_1121_ap_ready;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_newValue_V;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_14_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_14_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_15;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_15_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_13_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_13_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_12_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_12_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_11_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_11_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_10_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_10_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_9_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_9_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_8_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_8_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_7_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_7_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_6_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_6_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_5_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_5_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_4_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_4_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_3_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_3_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_2_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_2_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_1_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_1_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_0_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_0_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_14_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_14_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_15;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_15_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_13_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_13_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_12_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_12_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_11_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_11_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_10_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_10_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_9_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_9_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_8_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_8_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_7_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_7_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_6_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_6_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_5_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_5_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_4_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_4_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_3_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_3_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_2_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_2_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_1_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_1_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_0_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_0_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_14_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_14_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_15;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_15_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_13_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_13_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_12_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_12_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_11_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_11_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_10_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_10_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_9_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_9_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_8_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_8_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_7_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_7_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_6_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_6_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_5_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_5_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_4_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_4_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_3_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_3_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_2_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_2_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_1_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_1_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_0_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_0_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_14_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_14_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_15;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_15_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_13_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_13_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_12_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_12_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_11_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_11_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_10_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_10_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_9_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_9_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_8_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_8_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_7_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_7_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_6_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_6_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_5_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_5_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_4_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_4_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_3_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_3_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_2_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_2_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_1_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_1_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_0_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_0_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_14_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_14_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_15;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_15_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_13_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_13_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_12_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_12_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_11_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_11_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_10_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_10_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_9_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_9_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_8_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_8_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_7_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_7_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_6_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_6_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_5_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_5_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_4_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_4_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_3_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_3_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_2_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_2_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_1_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_1_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_0_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_0_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_14_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_14_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_15;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_15_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_13_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_13_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_12_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_12_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_11_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_11_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_10_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_10_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_9_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_9_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_8_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_8_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_7_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_7_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_6_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_6_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_5_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_5_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_4_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_4_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_3_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_3_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_2_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_2_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_1_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_1_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_0_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_0_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_14_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_14_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_15;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_15_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_13_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_13_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_12_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_12_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_11_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_11_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_10_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_10_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_9_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_9_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_8_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_8_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_7_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_7_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_6_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_6_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_5_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_5_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_4_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_4_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_3_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_3_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_2_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_2_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_1_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_1_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_0_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_0_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_14_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_14_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_15;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_15_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_13_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_13_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_12_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_12_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_11_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_11_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_10_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_10_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_9_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_9_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_8_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_8_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_7_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_7_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_6_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_6_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_5_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_5_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_4_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_4_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_3_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_3_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_2_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_2_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_1_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_1_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_0_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_0_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_14_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_14_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_15;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_15_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_13_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_13_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_12_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_12_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_11_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_11_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_10_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_10_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_9_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_9_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_8_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_8_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_7_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_7_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_6_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_6_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_5_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_5_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_4_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_4_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_3_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_3_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_2_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_2_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_1_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_1_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_0_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_0_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_14_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_14_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_15;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_15_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_13_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_13_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_12_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_12_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_11_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_11_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_10_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_10_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_9_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_9_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_8_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_8_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_7_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_7_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_6_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_6_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_5_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_5_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_4_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_4_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_3_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_3_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_2_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_2_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_1_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_1_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_0_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_0_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_14_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_14_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_15;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_15_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_13_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_13_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_12_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_12_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_11_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_11_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_10_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_10_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_9_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_9_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_8_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_8_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_7_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_7_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_6_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_6_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_5_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_5_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_4_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_4_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_3_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_3_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_2_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_2_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_1_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_1_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_0_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_0_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_14_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_14_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_15;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_15_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_13_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_13_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_12_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_12_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_11_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_11_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_10_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_10_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_9_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_9_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_8_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_8_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_7_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_7_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_6_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_6_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_5_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_5_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_4_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_4_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_3_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_3_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_2_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_2_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_1_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_1_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_0_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_0_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_14_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_14_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_15;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_15_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_13_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_13_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_12_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_12_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_11_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_11_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_10_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_10_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_9_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_9_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_8_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_8_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_7_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_7_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_6_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_6_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_5_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_5_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_4_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_4_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_3_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_3_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_2_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_2_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_1_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_1_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_0_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_0_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_14_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_14_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_15;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_15_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_13_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_13_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_12_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_12_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_11_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_11_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_10_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_10_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_9_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_9_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_8_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_8_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_7_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_7_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_6_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_6_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_5_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_5_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_4_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_4_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_3_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_3_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_2_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_2_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_1_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_1_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_0_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_0_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_14_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_14_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_15;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_15_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_13_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_13_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_12_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_12_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_11_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_11_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_10_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_10_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_9_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_9_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_8_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_8_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_7_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_7_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_6_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_6_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_5_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_5_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_4_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_4_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_3_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_3_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_2_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_2_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_1_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_1_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_0_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_0_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_14_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_14_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_15;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_15_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_13_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_13_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_12_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_12_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_11_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_11_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_10_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_10_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_9_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_9_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_8_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_8_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_7_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_7_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_6_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_6_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_5_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_5_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_4_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_4_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_3_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_3_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_2_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_2_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_1_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_1_o_ap_vld;
wire   [15:0] StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_0_o;
wire    StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_0_o_ap_vld;
reg    ap_reg_grp_correlator_fu_604_ap_start;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage0;
wire   [31:0] tmp_2_fu_1679_p2;
wire    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage2_01001;
wire   [0:0] tmp_3_fu_1691_p2;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_subdone;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_2184;

// power-on initialization
initial begin
#0 i_data_data_V_0_sel_rd = 1'b0;
#0 i_data_data_V_0_sel_wr = 1'b0;
#0 i_data_data_V_0_state = 2'd0;
#0 i_data_last_V_0_sel_rd = 1'b0;
#0 i_data_last_V_0_sel_wr = 1'b0;
#0 i_data_last_V_0_state = 2'd0;
#0 o_data_data_V_1_sel_rd = 1'b0;
#0 o_data_data_V_1_sel_wr = 1'b0;
#0 o_data_data_V_1_state = 2'd0;
#0 o_data_last_V_1_sel_rd = 1'b0;
#0 o_data_last_V_1_sel_wr = 1'b0;
#0 o_data_last_V_1_state = 2'd0;
#0 currentState = 1'd0;
#0 loadCount_V = 32'd0;
#0 cor_phaseClass0_V_14 = 16'd0;
#0 cor_phaseClass0_V_15 = 16'd0;
#0 cor_phaseClass0_V_13 = 16'd0;
#0 cor_phaseClass0_V_12 = 16'd0;
#0 cor_phaseClass0_V_11 = 16'd0;
#0 cor_phaseClass0_V_10 = 16'd0;
#0 cor_phaseClass0_V_9 = 16'd0;
#0 cor_phaseClass0_V_8 = 16'd0;
#0 cor_phaseClass0_V_7 = 16'd0;
#0 cor_phaseClass0_V_6 = 16'd0;
#0 cor_phaseClass0_V_5 = 16'd0;
#0 cor_phaseClass0_V_4 = 16'd0;
#0 cor_phaseClass0_V_3 = 16'd0;
#0 cor_phaseClass0_V_2 = 16'd0;
#0 cor_phaseClass0_V_1 = 16'd0;
#0 cor_phaseClass0_V_0 = 16'd0;
#0 cor_phaseClass1_V_14 = 16'd0;
#0 cor_phaseClass1_V_15 = 16'd0;
#0 cor_phaseClass1_V_13 = 16'd0;
#0 cor_phaseClass1_V_12 = 16'd0;
#0 cor_phaseClass1_V_11 = 16'd0;
#0 cor_phaseClass1_V_10 = 16'd0;
#0 cor_phaseClass1_V_9 = 16'd0;
#0 cor_phaseClass1_V_8 = 16'd0;
#0 cor_phaseClass1_V_7 = 16'd0;
#0 cor_phaseClass1_V_6 = 16'd0;
#0 cor_phaseClass1_V_5 = 16'd0;
#0 cor_phaseClass1_V_4 = 16'd0;
#0 cor_phaseClass1_V_3 = 16'd0;
#0 cor_phaseClass1_V_2 = 16'd0;
#0 cor_phaseClass1_V_1 = 16'd0;
#0 cor_phaseClass1_V_0 = 16'd0;
#0 cor_phaseClass2_V_14 = 16'd0;
#0 cor_phaseClass2_V_15 = 16'd0;
#0 cor_phaseClass2_V_13 = 16'd0;
#0 cor_phaseClass2_V_12 = 16'd0;
#0 cor_phaseClass2_V_11 = 16'd0;
#0 cor_phaseClass2_V_10 = 16'd0;
#0 cor_phaseClass2_V_9 = 16'd0;
#0 cor_phaseClass2_V_8 = 16'd0;
#0 cor_phaseClass2_V_7 = 16'd0;
#0 cor_phaseClass2_V_6 = 16'd0;
#0 cor_phaseClass2_V_5 = 16'd0;
#0 cor_phaseClass2_V_4 = 16'd0;
#0 cor_phaseClass2_V_3 = 16'd0;
#0 cor_phaseClass2_V_2 = 16'd0;
#0 cor_phaseClass2_V_1 = 16'd0;
#0 cor_phaseClass2_V_0 = 16'd0;
#0 cor_phaseClass3_V_14 = 16'd0;
#0 cor_phaseClass3_V_15 = 16'd0;
#0 cor_phaseClass3_V_13 = 16'd0;
#0 cor_phaseClass3_V_12 = 16'd0;
#0 cor_phaseClass3_V_11 = 16'd0;
#0 cor_phaseClass3_V_10 = 16'd0;
#0 cor_phaseClass3_V_9 = 16'd0;
#0 cor_phaseClass3_V_8 = 16'd0;
#0 cor_phaseClass3_V_7 = 16'd0;
#0 cor_phaseClass3_V_6 = 16'd0;
#0 cor_phaseClass3_V_5 = 16'd0;
#0 cor_phaseClass3_V_4 = 16'd0;
#0 cor_phaseClass3_V_3 = 16'd0;
#0 cor_phaseClass3_V_2 = 16'd0;
#0 cor_phaseClass3_V_1 = 16'd0;
#0 cor_phaseClass3_V_0 = 16'd0;
#0 cor_phaseClass4_V_14 = 16'd0;
#0 cor_phaseClass4_V_15 = 16'd0;
#0 cor_phaseClass4_V_13 = 16'd0;
#0 cor_phaseClass4_V_12 = 16'd0;
#0 cor_phaseClass4_V_11 = 16'd0;
#0 cor_phaseClass4_V_10 = 16'd0;
#0 cor_phaseClass4_V_9 = 16'd0;
#0 cor_phaseClass4_V_8 = 16'd0;
#0 cor_phaseClass4_V_7 = 16'd0;
#0 cor_phaseClass4_V_6 = 16'd0;
#0 cor_phaseClass4_V_5 = 16'd0;
#0 cor_phaseClass4_V_4 = 16'd0;
#0 cor_phaseClass4_V_3 = 16'd0;
#0 cor_phaseClass4_V_2 = 16'd0;
#0 cor_phaseClass4_V_1 = 16'd0;
#0 cor_phaseClass4_V_0 = 16'd0;
#0 cor_phaseClass5_V_14 = 16'd0;
#0 cor_phaseClass5_V_15 = 16'd0;
#0 cor_phaseClass5_V_13 = 16'd0;
#0 cor_phaseClass5_V_12 = 16'd0;
#0 cor_phaseClass5_V_11 = 16'd0;
#0 cor_phaseClass5_V_10 = 16'd0;
#0 cor_phaseClass5_V_9 = 16'd0;
#0 cor_phaseClass5_V_8 = 16'd0;
#0 cor_phaseClass5_V_7 = 16'd0;
#0 cor_phaseClass5_V_6 = 16'd0;
#0 cor_phaseClass5_V_5 = 16'd0;
#0 cor_phaseClass5_V_4 = 16'd0;
#0 cor_phaseClass5_V_3 = 16'd0;
#0 cor_phaseClass5_V_2 = 16'd0;
#0 cor_phaseClass5_V_1 = 16'd0;
#0 cor_phaseClass5_V_0 = 16'd0;
#0 cor_phaseClass6_V_14 = 16'd0;
#0 cor_phaseClass6_V_15 = 16'd0;
#0 cor_phaseClass6_V_13 = 16'd0;
#0 cor_phaseClass6_V_12 = 16'd0;
#0 cor_phaseClass6_V_11 = 16'd0;
#0 cor_phaseClass6_V_10 = 16'd0;
#0 cor_phaseClass6_V_9 = 16'd0;
#0 cor_phaseClass6_V_8 = 16'd0;
#0 cor_phaseClass6_V_7 = 16'd0;
#0 cor_phaseClass6_V_6 = 16'd0;
#0 cor_phaseClass6_V_5 = 16'd0;
#0 cor_phaseClass6_V_4 = 16'd0;
#0 cor_phaseClass6_V_3 = 16'd0;
#0 cor_phaseClass6_V_2 = 16'd0;
#0 cor_phaseClass6_V_1 = 16'd0;
#0 cor_phaseClass6_V_0 = 16'd0;
#0 cor_phaseClass7_V_14 = 16'd0;
#0 cor_phaseClass7_V_15 = 16'd0;
#0 cor_phaseClass7_V_13 = 16'd0;
#0 cor_phaseClass7_V_12 = 16'd0;
#0 cor_phaseClass7_V_11 = 16'd0;
#0 cor_phaseClass7_V_10 = 16'd0;
#0 cor_phaseClass7_V_9 = 16'd0;
#0 cor_phaseClass7_V_8 = 16'd0;
#0 cor_phaseClass7_V_7 = 16'd0;
#0 cor_phaseClass7_V_6 = 16'd0;
#0 cor_phaseClass7_V_5 = 16'd0;
#0 cor_phaseClass7_V_4 = 16'd0;
#0 cor_phaseClass7_V_3 = 16'd0;
#0 cor_phaseClass7_V_2 = 16'd0;
#0 cor_phaseClass7_V_1 = 16'd0;
#0 cor_phaseClass7_V_0 = 16'd0;
#0 cor_phaseClass8_V_14 = 16'd0;
#0 cor_phaseClass8_V_15 = 16'd0;
#0 cor_phaseClass8_V_13 = 16'd0;
#0 cor_phaseClass8_V_12 = 16'd0;
#0 cor_phaseClass8_V_11 = 16'd0;
#0 cor_phaseClass8_V_10 = 16'd0;
#0 cor_phaseClass8_V_9 = 16'd0;
#0 cor_phaseClass8_V_8 = 16'd0;
#0 cor_phaseClass8_V_7 = 16'd0;
#0 cor_phaseClass8_V_6 = 16'd0;
#0 cor_phaseClass8_V_5 = 16'd0;
#0 cor_phaseClass8_V_4 = 16'd0;
#0 cor_phaseClass8_V_3 = 16'd0;
#0 cor_phaseClass8_V_2 = 16'd0;
#0 cor_phaseClass8_V_1 = 16'd0;
#0 cor_phaseClass8_V_0 = 16'd0;
#0 cor_phaseClass9_V_14 = 16'd0;
#0 cor_phaseClass9_V_15 = 16'd0;
#0 cor_phaseClass9_V_13 = 16'd0;
#0 cor_phaseClass9_V_12 = 16'd0;
#0 cor_phaseClass9_V_11 = 16'd0;
#0 cor_phaseClass9_V_10 = 16'd0;
#0 cor_phaseClass9_V_9 = 16'd0;
#0 cor_phaseClass9_V_8 = 16'd0;
#0 cor_phaseClass9_V_7 = 16'd0;
#0 cor_phaseClass9_V_6 = 16'd0;
#0 cor_phaseClass9_V_5 = 16'd0;
#0 cor_phaseClass9_V_4 = 16'd0;
#0 cor_phaseClass9_V_3 = 16'd0;
#0 cor_phaseClass9_V_2 = 16'd0;
#0 cor_phaseClass9_V_1 = 16'd0;
#0 cor_phaseClass9_V_0 = 16'd0;
#0 cor_phaseClass10_V_14 = 16'd0;
#0 cor_phaseClass10_V_15 = 16'd0;
#0 cor_phaseClass10_V_13 = 16'd0;
#0 cor_phaseClass10_V_12 = 16'd0;
#0 cor_phaseClass10_V_11 = 16'd0;
#0 cor_phaseClass10_V_10 = 16'd0;
#0 cor_phaseClass10_V_9 = 16'd0;
#0 cor_phaseClass10_V_8 = 16'd0;
#0 cor_phaseClass10_V_7 = 16'd0;
#0 cor_phaseClass10_V_6 = 16'd0;
#0 cor_phaseClass10_V_5 = 16'd0;
#0 cor_phaseClass10_V_4 = 16'd0;
#0 cor_phaseClass10_V_3 = 16'd0;
#0 cor_phaseClass10_V_2 = 16'd0;
#0 cor_phaseClass10_V_1 = 16'd0;
#0 cor_phaseClass10_V_0 = 16'd0;
#0 cor_phaseClass11_V_14 = 16'd0;
#0 cor_phaseClass11_V_15 = 16'd0;
#0 cor_phaseClass11_V_13 = 16'd0;
#0 cor_phaseClass11_V_12 = 16'd0;
#0 cor_phaseClass11_V_11 = 16'd0;
#0 cor_phaseClass11_V_10 = 16'd0;
#0 cor_phaseClass11_V_9 = 16'd0;
#0 cor_phaseClass11_V_8 = 16'd0;
#0 cor_phaseClass11_V_7 = 16'd0;
#0 cor_phaseClass11_V_6 = 16'd0;
#0 cor_phaseClass11_V_5 = 16'd0;
#0 cor_phaseClass11_V_4 = 16'd0;
#0 cor_phaseClass11_V_3 = 16'd0;
#0 cor_phaseClass11_V_2 = 16'd0;
#0 cor_phaseClass11_V_1 = 16'd0;
#0 cor_phaseClass11_V_0 = 16'd0;
#0 cor_phaseClass12_V_14 = 16'd0;
#0 cor_phaseClass12_V_15 = 16'd0;
#0 cor_phaseClass12_V_13 = 16'd0;
#0 cor_phaseClass12_V_12 = 16'd0;
#0 cor_phaseClass12_V_11 = 16'd0;
#0 cor_phaseClass12_V_10 = 16'd0;
#0 cor_phaseClass12_V_9 = 16'd0;
#0 cor_phaseClass12_V_8 = 16'd0;
#0 cor_phaseClass12_V_7 = 16'd0;
#0 cor_phaseClass12_V_6 = 16'd0;
#0 cor_phaseClass12_V_5 = 16'd0;
#0 cor_phaseClass12_V_4 = 16'd0;
#0 cor_phaseClass12_V_3 = 16'd0;
#0 cor_phaseClass12_V_2 = 16'd0;
#0 cor_phaseClass12_V_1 = 16'd0;
#0 cor_phaseClass12_V_0 = 16'd0;
#0 cor_phaseClass13_V_14 = 16'd0;
#0 cor_phaseClass13_V_15 = 16'd0;
#0 cor_phaseClass13_V_13 = 16'd0;
#0 cor_phaseClass13_V_12 = 16'd0;
#0 cor_phaseClass13_V_11 = 16'd0;
#0 cor_phaseClass13_V_10 = 16'd0;
#0 cor_phaseClass13_V_9 = 16'd0;
#0 cor_phaseClass13_V_8 = 16'd0;
#0 cor_phaseClass13_V_7 = 16'd0;
#0 cor_phaseClass13_V_6 = 16'd0;
#0 cor_phaseClass13_V_5 = 16'd0;
#0 cor_phaseClass13_V_4 = 16'd0;
#0 cor_phaseClass13_V_3 = 16'd0;
#0 cor_phaseClass13_V_2 = 16'd0;
#0 cor_phaseClass13_V_1 = 16'd0;
#0 cor_phaseClass13_V_0 = 16'd0;
#0 cor_phaseClass14_V_14 = 16'd0;
#0 cor_phaseClass14_V_15 = 16'd0;
#0 cor_phaseClass14_V_13 = 16'd0;
#0 cor_phaseClass14_V_12 = 16'd0;
#0 cor_phaseClass14_V_11 = 16'd0;
#0 cor_phaseClass14_V_10 = 16'd0;
#0 cor_phaseClass14_V_9 = 16'd0;
#0 cor_phaseClass14_V_8 = 16'd0;
#0 cor_phaseClass14_V_7 = 16'd0;
#0 cor_phaseClass14_V_6 = 16'd0;
#0 cor_phaseClass14_V_5 = 16'd0;
#0 cor_phaseClass14_V_4 = 16'd0;
#0 cor_phaseClass14_V_3 = 16'd0;
#0 cor_phaseClass14_V_2 = 16'd0;
#0 cor_phaseClass14_V_1 = 16'd0;
#0 cor_phaseClass14_V_0 = 16'd0;
#0 cor_phaseClass15_V_14 = 16'd0;
#0 cor_phaseClass15_V_15 = 16'd0;
#0 cor_phaseClass15_V_13 = 16'd0;
#0 cor_phaseClass15_V_12 = 16'd0;
#0 cor_phaseClass15_V_11 = 16'd0;
#0 cor_phaseClass15_V_10 = 16'd0;
#0 cor_phaseClass15_V_9 = 16'd0;
#0 cor_phaseClass15_V_8 = 16'd0;
#0 cor_phaseClass15_V_7 = 16'd0;
#0 cor_phaseClass15_V_6 = 16'd0;
#0 cor_phaseClass15_V_5 = 16'd0;
#0 cor_phaseClass15_V_4 = 16'd0;
#0 cor_phaseClass15_V_3 = 16'd0;
#0 cor_phaseClass15_V_2 = 16'd0;
#0 cor_phaseClass15_V_1 = 16'd0;
#0 cor_phaseClass15_V_0 = 16'd0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_reg_grp_correlator_fu_604_ap_start = 1'b0;
end

correlator grp_correlator_fu_604(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_correlator_fu_604_ap_start),
    .ap_done(grp_correlator_fu_604_ap_done),
    .ap_idle(grp_correlator_fu_604_ap_idle),
    .ap_ready(grp_correlator_fu_604_ap_ready),
    .phaseClass_V(phaseClass_V_read_reg_1709),
    .cor_phaseClass15_V_15(cor_phaseClass15_V_15),
    .cor_phaseClass15_V_14(cor_phaseClass15_V_14),
    .cor_phaseClass15_V_13(cor_phaseClass15_V_13),
    .cor_phaseClass15_V_12(cor_phaseClass15_V_12),
    .cor_phaseClass15_V_11(cor_phaseClass15_V_11),
    .cor_phaseClass15_V_10(cor_phaseClass15_V_10),
    .cor_phaseClass15_V_9(cor_phaseClass15_V_9),
    .cor_phaseClass15_V_8(cor_phaseClass15_V_8),
    .cor_phaseClass15_V_7(cor_phaseClass15_V_7),
    .cor_phaseClass15_V_6(cor_phaseClass15_V_6),
    .cor_phaseClass15_V_5(cor_phaseClass15_V_5),
    .cor_phaseClass15_V_4(cor_phaseClass15_V_4),
    .cor_phaseClass15_V_3(cor_phaseClass15_V_3),
    .cor_phaseClass15_V_2(cor_phaseClass15_V_2),
    .cor_phaseClass15_V_1(cor_phaseClass15_V_1),
    .cor_phaseClass15_V_0(cor_phaseClass15_V_0),
    .cor_phaseClass14_V_15(cor_phaseClass14_V_15),
    .cor_phaseClass14_V_14(cor_phaseClass14_V_14),
    .cor_phaseClass14_V_13(cor_phaseClass14_V_13),
    .cor_phaseClass14_V_12(cor_phaseClass14_V_12),
    .cor_phaseClass14_V_11(cor_phaseClass14_V_11),
    .cor_phaseClass14_V_10(cor_phaseClass14_V_10),
    .cor_phaseClass14_V_9(cor_phaseClass14_V_9),
    .cor_phaseClass14_V_8(cor_phaseClass14_V_8),
    .cor_phaseClass14_V_7(cor_phaseClass14_V_7),
    .cor_phaseClass14_V_6(cor_phaseClass14_V_6),
    .cor_phaseClass14_V_5(cor_phaseClass14_V_5),
    .cor_phaseClass14_V_4(cor_phaseClass14_V_4),
    .cor_phaseClass14_V_3(cor_phaseClass14_V_3),
    .cor_phaseClass14_V_2(cor_phaseClass14_V_2),
    .cor_phaseClass14_V_1(cor_phaseClass14_V_1),
    .cor_phaseClass14_V_0(cor_phaseClass14_V_0),
    .cor_phaseClass13_V_15(cor_phaseClass13_V_15),
    .cor_phaseClass13_V_14(cor_phaseClass13_V_14),
    .cor_phaseClass13_V_13(cor_phaseClass13_V_13),
    .cor_phaseClass13_V_12(cor_phaseClass13_V_12),
    .cor_phaseClass13_V_11(cor_phaseClass13_V_11),
    .cor_phaseClass13_V_10(cor_phaseClass13_V_10),
    .cor_phaseClass13_V_9(cor_phaseClass13_V_9),
    .cor_phaseClass13_V_8(cor_phaseClass13_V_8),
    .cor_phaseClass13_V_7(cor_phaseClass13_V_7),
    .cor_phaseClass13_V_6(cor_phaseClass13_V_6),
    .cor_phaseClass13_V_5(cor_phaseClass13_V_5),
    .cor_phaseClass13_V_4(cor_phaseClass13_V_4),
    .cor_phaseClass13_V_3(cor_phaseClass13_V_3),
    .cor_phaseClass13_V_2(cor_phaseClass13_V_2),
    .cor_phaseClass13_V_1(cor_phaseClass13_V_1),
    .cor_phaseClass13_V_0(cor_phaseClass13_V_0),
    .cor_phaseClass12_V_15(cor_phaseClass12_V_15),
    .cor_phaseClass12_V_14(cor_phaseClass12_V_14),
    .cor_phaseClass12_V_13(cor_phaseClass12_V_13),
    .cor_phaseClass12_V_12(cor_phaseClass12_V_12),
    .cor_phaseClass12_V_11(cor_phaseClass12_V_11),
    .cor_phaseClass12_V_10(cor_phaseClass12_V_10),
    .cor_phaseClass12_V_9(cor_phaseClass12_V_9),
    .cor_phaseClass12_V_8(cor_phaseClass12_V_8),
    .cor_phaseClass12_V_7(cor_phaseClass12_V_7),
    .cor_phaseClass12_V_6(cor_phaseClass12_V_6),
    .cor_phaseClass12_V_5(cor_phaseClass12_V_5),
    .cor_phaseClass12_V_4(cor_phaseClass12_V_4),
    .cor_phaseClass12_V_3(cor_phaseClass12_V_3),
    .cor_phaseClass12_V_2(cor_phaseClass12_V_2),
    .cor_phaseClass12_V_1(cor_phaseClass12_V_1),
    .cor_phaseClass12_V_0(cor_phaseClass12_V_0),
    .cor_phaseClass11_V_15(cor_phaseClass11_V_15),
    .cor_phaseClass11_V_14(cor_phaseClass11_V_14),
    .cor_phaseClass11_V_13(cor_phaseClass11_V_13),
    .cor_phaseClass11_V_12(cor_phaseClass11_V_12),
    .cor_phaseClass11_V_11(cor_phaseClass11_V_11),
    .cor_phaseClass11_V_10(cor_phaseClass11_V_10),
    .cor_phaseClass11_V_9(cor_phaseClass11_V_9),
    .cor_phaseClass11_V_8(cor_phaseClass11_V_8),
    .cor_phaseClass11_V_7(cor_phaseClass11_V_7),
    .cor_phaseClass11_V_6(cor_phaseClass11_V_6),
    .cor_phaseClass11_V_5(cor_phaseClass11_V_5),
    .cor_phaseClass11_V_4(cor_phaseClass11_V_4),
    .cor_phaseClass11_V_3(cor_phaseClass11_V_3),
    .cor_phaseClass11_V_2(cor_phaseClass11_V_2),
    .cor_phaseClass11_V_1(cor_phaseClass11_V_1),
    .cor_phaseClass11_V_0(cor_phaseClass11_V_0),
    .cor_phaseClass10_V_15(cor_phaseClass10_V_15),
    .cor_phaseClass10_V_14(cor_phaseClass10_V_14),
    .cor_phaseClass10_V_13(cor_phaseClass10_V_13),
    .cor_phaseClass10_V_12(cor_phaseClass10_V_12),
    .cor_phaseClass10_V_11(cor_phaseClass10_V_11),
    .cor_phaseClass10_V_10(cor_phaseClass10_V_10),
    .cor_phaseClass10_V_9(cor_phaseClass10_V_9),
    .cor_phaseClass10_V_8(cor_phaseClass10_V_8),
    .cor_phaseClass10_V_7(cor_phaseClass10_V_7),
    .cor_phaseClass10_V_6(cor_phaseClass10_V_6),
    .cor_phaseClass10_V_5(cor_phaseClass10_V_5),
    .cor_phaseClass10_V_4(cor_phaseClass10_V_4),
    .cor_phaseClass10_V_3(cor_phaseClass10_V_3),
    .cor_phaseClass10_V_2(cor_phaseClass10_V_2),
    .cor_phaseClass10_V_1(cor_phaseClass10_V_1),
    .cor_phaseClass10_V_0(cor_phaseClass10_V_0),
    .cor_phaseClass9_V_15(cor_phaseClass9_V_15),
    .cor_phaseClass9_V_14(cor_phaseClass9_V_14),
    .cor_phaseClass9_V_13(cor_phaseClass9_V_13),
    .cor_phaseClass9_V_12(cor_phaseClass9_V_12),
    .cor_phaseClass9_V_11(cor_phaseClass9_V_11),
    .cor_phaseClass9_V_10(cor_phaseClass9_V_10),
    .cor_phaseClass9_V_9(cor_phaseClass9_V_9),
    .cor_phaseClass9_V_8(cor_phaseClass9_V_8),
    .cor_phaseClass9_V_7(cor_phaseClass9_V_7),
    .cor_phaseClass9_V_6(cor_phaseClass9_V_6),
    .cor_phaseClass9_V_5(cor_phaseClass9_V_5),
    .cor_phaseClass9_V_4(cor_phaseClass9_V_4),
    .cor_phaseClass9_V_3(cor_phaseClass9_V_3),
    .cor_phaseClass9_V_2(cor_phaseClass9_V_2),
    .cor_phaseClass9_V_1(cor_phaseClass9_V_1),
    .cor_phaseClass9_V_0(cor_phaseClass9_V_0),
    .cor_phaseClass8_V_15(cor_phaseClass8_V_15),
    .cor_phaseClass8_V_14(cor_phaseClass8_V_14),
    .cor_phaseClass8_V_13(cor_phaseClass8_V_13),
    .cor_phaseClass8_V_12(cor_phaseClass8_V_12),
    .cor_phaseClass8_V_11(cor_phaseClass8_V_11),
    .cor_phaseClass8_V_10(cor_phaseClass8_V_10),
    .cor_phaseClass8_V_9(cor_phaseClass8_V_9),
    .cor_phaseClass8_V_8(cor_phaseClass8_V_8),
    .cor_phaseClass8_V_7(cor_phaseClass8_V_7),
    .cor_phaseClass8_V_6(cor_phaseClass8_V_6),
    .cor_phaseClass8_V_5(cor_phaseClass8_V_5),
    .cor_phaseClass8_V_4(cor_phaseClass8_V_4),
    .cor_phaseClass8_V_3(cor_phaseClass8_V_3),
    .cor_phaseClass8_V_2(cor_phaseClass8_V_2),
    .cor_phaseClass8_V_1(cor_phaseClass8_V_1),
    .cor_phaseClass8_V_0(cor_phaseClass8_V_0),
    .cor_phaseClass7_V_15(cor_phaseClass7_V_15),
    .cor_phaseClass7_V_14(cor_phaseClass7_V_14),
    .cor_phaseClass7_V_13(cor_phaseClass7_V_13),
    .cor_phaseClass7_V_12(cor_phaseClass7_V_12),
    .cor_phaseClass7_V_11(cor_phaseClass7_V_11),
    .cor_phaseClass7_V_10(cor_phaseClass7_V_10),
    .cor_phaseClass7_V_9(cor_phaseClass7_V_9),
    .cor_phaseClass7_V_8(cor_phaseClass7_V_8),
    .cor_phaseClass7_V_7(cor_phaseClass7_V_7),
    .cor_phaseClass7_V_6(cor_phaseClass7_V_6),
    .cor_phaseClass7_V_5(cor_phaseClass7_V_5),
    .cor_phaseClass7_V_4(cor_phaseClass7_V_4),
    .cor_phaseClass7_V_3(cor_phaseClass7_V_3),
    .cor_phaseClass7_V_2(cor_phaseClass7_V_2),
    .cor_phaseClass7_V_1(cor_phaseClass7_V_1),
    .cor_phaseClass7_V_0(cor_phaseClass7_V_0),
    .cor_phaseClass6_V_15(cor_phaseClass6_V_15),
    .cor_phaseClass6_V_14(cor_phaseClass6_V_14),
    .cor_phaseClass6_V_13(cor_phaseClass6_V_13),
    .cor_phaseClass6_V_12(cor_phaseClass6_V_12),
    .cor_phaseClass6_V_11(cor_phaseClass6_V_11),
    .cor_phaseClass6_V_10(cor_phaseClass6_V_10),
    .cor_phaseClass6_V_9(cor_phaseClass6_V_9),
    .cor_phaseClass6_V_8(cor_phaseClass6_V_8),
    .cor_phaseClass6_V_7(cor_phaseClass6_V_7),
    .cor_phaseClass6_V_6(cor_phaseClass6_V_6),
    .cor_phaseClass6_V_5(cor_phaseClass6_V_5),
    .cor_phaseClass6_V_4(cor_phaseClass6_V_4),
    .cor_phaseClass6_V_3(cor_phaseClass6_V_3),
    .cor_phaseClass6_V_2(cor_phaseClass6_V_2),
    .cor_phaseClass6_V_1(cor_phaseClass6_V_1),
    .cor_phaseClass6_V_0(cor_phaseClass6_V_0),
    .cor_phaseClass5_V_15(cor_phaseClass5_V_15),
    .cor_phaseClass5_V_14(cor_phaseClass5_V_14),
    .cor_phaseClass5_V_13(cor_phaseClass5_V_13),
    .cor_phaseClass5_V_12(cor_phaseClass5_V_12),
    .cor_phaseClass5_V_11(cor_phaseClass5_V_11),
    .cor_phaseClass5_V_10(cor_phaseClass5_V_10),
    .cor_phaseClass5_V_9(cor_phaseClass5_V_9),
    .cor_phaseClass5_V_8(cor_phaseClass5_V_8),
    .cor_phaseClass5_V_7(cor_phaseClass5_V_7),
    .cor_phaseClass5_V_6(cor_phaseClass5_V_6),
    .cor_phaseClass5_V_5(cor_phaseClass5_V_5),
    .cor_phaseClass5_V_4(cor_phaseClass5_V_4),
    .cor_phaseClass5_V_3(cor_phaseClass5_V_3),
    .cor_phaseClass5_V_2(cor_phaseClass5_V_2),
    .cor_phaseClass5_V_1(cor_phaseClass5_V_1),
    .cor_phaseClass5_V_0(cor_phaseClass5_V_0),
    .cor_phaseClass4_V_15(cor_phaseClass4_V_15),
    .cor_phaseClass4_V_14(cor_phaseClass4_V_14),
    .cor_phaseClass4_V_13(cor_phaseClass4_V_13),
    .cor_phaseClass4_V_12(cor_phaseClass4_V_12),
    .cor_phaseClass4_V_11(cor_phaseClass4_V_11),
    .cor_phaseClass4_V_10(cor_phaseClass4_V_10),
    .cor_phaseClass4_V_9(cor_phaseClass4_V_9),
    .cor_phaseClass4_V_8(cor_phaseClass4_V_8),
    .cor_phaseClass4_V_7(cor_phaseClass4_V_7),
    .cor_phaseClass4_V_6(cor_phaseClass4_V_6),
    .cor_phaseClass4_V_5(cor_phaseClass4_V_5),
    .cor_phaseClass4_V_4(cor_phaseClass4_V_4),
    .cor_phaseClass4_V_3(cor_phaseClass4_V_3),
    .cor_phaseClass4_V_2(cor_phaseClass4_V_2),
    .cor_phaseClass4_V_1(cor_phaseClass4_V_1),
    .cor_phaseClass4_V_0(cor_phaseClass4_V_0),
    .cor_phaseClass3_V_15(cor_phaseClass3_V_15),
    .cor_phaseClass3_V_14(cor_phaseClass3_V_14),
    .cor_phaseClass3_V_13(cor_phaseClass3_V_13),
    .cor_phaseClass3_V_12(cor_phaseClass3_V_12),
    .cor_phaseClass3_V_11(cor_phaseClass3_V_11),
    .cor_phaseClass3_V_10(cor_phaseClass3_V_10),
    .cor_phaseClass3_V_9(cor_phaseClass3_V_9),
    .cor_phaseClass3_V_8(cor_phaseClass3_V_8),
    .cor_phaseClass3_V_7(cor_phaseClass3_V_7),
    .cor_phaseClass3_V_6(cor_phaseClass3_V_6),
    .cor_phaseClass3_V_5(cor_phaseClass3_V_5),
    .cor_phaseClass3_V_4(cor_phaseClass3_V_4),
    .cor_phaseClass3_V_3(cor_phaseClass3_V_3),
    .cor_phaseClass3_V_2(cor_phaseClass3_V_2),
    .cor_phaseClass3_V_1(cor_phaseClass3_V_1),
    .cor_phaseClass3_V_0(cor_phaseClass3_V_0),
    .cor_phaseClass2_V_15(cor_phaseClass2_V_15),
    .cor_phaseClass2_V_14(cor_phaseClass2_V_14),
    .cor_phaseClass2_V_13(cor_phaseClass2_V_13),
    .cor_phaseClass2_V_12(cor_phaseClass2_V_12),
    .cor_phaseClass2_V_11(cor_phaseClass2_V_11),
    .cor_phaseClass2_V_10(cor_phaseClass2_V_10),
    .cor_phaseClass2_V_9(cor_phaseClass2_V_9),
    .cor_phaseClass2_V_8(cor_phaseClass2_V_8),
    .cor_phaseClass2_V_7(cor_phaseClass2_V_7),
    .cor_phaseClass2_V_6(cor_phaseClass2_V_6),
    .cor_phaseClass2_V_5(cor_phaseClass2_V_5),
    .cor_phaseClass2_V_4(cor_phaseClass2_V_4),
    .cor_phaseClass2_V_3(cor_phaseClass2_V_3),
    .cor_phaseClass2_V_2(cor_phaseClass2_V_2),
    .cor_phaseClass2_V_1(cor_phaseClass2_V_1),
    .cor_phaseClass2_V_0(cor_phaseClass2_V_0),
    .cor_phaseClass1_V_15(cor_phaseClass1_V_15),
    .cor_phaseClass1_V_14(cor_phaseClass1_V_14),
    .cor_phaseClass1_V_13(cor_phaseClass1_V_13),
    .cor_phaseClass1_V_12(cor_phaseClass1_V_12),
    .cor_phaseClass1_V_11(cor_phaseClass1_V_11),
    .cor_phaseClass1_V_10(cor_phaseClass1_V_10),
    .cor_phaseClass1_V_9(cor_phaseClass1_V_9),
    .cor_phaseClass1_V_8(cor_phaseClass1_V_8),
    .cor_phaseClass1_V_7(cor_phaseClass1_V_7),
    .cor_phaseClass1_V_6(cor_phaseClass1_V_6),
    .cor_phaseClass1_V_5(cor_phaseClass1_V_5),
    .cor_phaseClass1_V_4(cor_phaseClass1_V_4),
    .cor_phaseClass1_V_3(cor_phaseClass1_V_3),
    .cor_phaseClass1_V_2(cor_phaseClass1_V_2),
    .cor_phaseClass1_V_1(cor_phaseClass1_V_1),
    .cor_phaseClass1_V_0(cor_phaseClass1_V_0),
    .cor_phaseClass0_V_15(cor_phaseClass0_V_15),
    .cor_phaseClass0_V_14(cor_phaseClass0_V_14),
    .cor_phaseClass0_V_13(cor_phaseClass0_V_13),
    .cor_phaseClass0_V_12(cor_phaseClass0_V_12),
    .cor_phaseClass0_V_11(cor_phaseClass0_V_11),
    .cor_phaseClass0_V_10(cor_phaseClass0_V_10),
    .cor_phaseClass0_V_9(cor_phaseClass0_V_9),
    .cor_phaseClass0_V_8(cor_phaseClass0_V_8),
    .cor_phaseClass0_V_7(cor_phaseClass0_V_7),
    .cor_phaseClass0_V_6(cor_phaseClass0_V_6),
    .cor_phaseClass0_V_5(cor_phaseClass0_V_5),
    .cor_phaseClass0_V_4(cor_phaseClass0_V_4),
    .cor_phaseClass0_V_3(cor_phaseClass0_V_3),
    .cor_phaseClass0_V_2(cor_phaseClass0_V_2),
    .cor_phaseClass0_V_1(cor_phaseClass0_V_1),
    .cor_phaseClass0_V_0(cor_phaseClass0_V_0),
    .ap_return(grp_correlator_fu_604_ap_return),
    .ap_ce(grp_correlator_fu_604_ap_ce)
);

shiftPhaseClass StgValue_18_shiftPhaseClass_fu_1121(
    .ap_ready(StgValue_18_shiftPhaseClass_fu_1121_ap_ready),
    .newValue_V(StgValue_18_shiftPhaseClass_fu_1121_newValue_V),
    .phaseClass_V(phaseClass_V),
    .cor_phaseClass0_V_14_i(cor_phaseClass0_V_14),
    .cor_phaseClass0_V_14_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_14_o),
    .cor_phaseClass0_V_14_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_14_o_ap_vld),
    .cor_phaseClass0_V_15(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_15),
    .cor_phaseClass0_V_15_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_15_ap_vld),
    .cor_phaseClass0_V_13_i(cor_phaseClass0_V_13),
    .cor_phaseClass0_V_13_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_13_o),
    .cor_phaseClass0_V_13_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_13_o_ap_vld),
    .cor_phaseClass0_V_12_i(cor_phaseClass0_V_12),
    .cor_phaseClass0_V_12_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_12_o),
    .cor_phaseClass0_V_12_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_12_o_ap_vld),
    .cor_phaseClass0_V_11_i(cor_phaseClass0_V_11),
    .cor_phaseClass0_V_11_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_11_o),
    .cor_phaseClass0_V_11_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_11_o_ap_vld),
    .cor_phaseClass0_V_10_i(cor_phaseClass0_V_10),
    .cor_phaseClass0_V_10_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_10_o),
    .cor_phaseClass0_V_10_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_10_o_ap_vld),
    .cor_phaseClass0_V_9_i(cor_phaseClass0_V_9),
    .cor_phaseClass0_V_9_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_9_o),
    .cor_phaseClass0_V_9_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_9_o_ap_vld),
    .cor_phaseClass0_V_8_i(cor_phaseClass0_V_8),
    .cor_phaseClass0_V_8_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_8_o),
    .cor_phaseClass0_V_8_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_8_o_ap_vld),
    .cor_phaseClass0_V_7_i(cor_phaseClass0_V_7),
    .cor_phaseClass0_V_7_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_7_o),
    .cor_phaseClass0_V_7_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_7_o_ap_vld),
    .cor_phaseClass0_V_6_i(cor_phaseClass0_V_6),
    .cor_phaseClass0_V_6_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_6_o),
    .cor_phaseClass0_V_6_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_6_o_ap_vld),
    .cor_phaseClass0_V_5_i(cor_phaseClass0_V_5),
    .cor_phaseClass0_V_5_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_5_o),
    .cor_phaseClass0_V_5_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_5_o_ap_vld),
    .cor_phaseClass0_V_4_i(cor_phaseClass0_V_4),
    .cor_phaseClass0_V_4_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_4_o),
    .cor_phaseClass0_V_4_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_4_o_ap_vld),
    .cor_phaseClass0_V_3_i(cor_phaseClass0_V_3),
    .cor_phaseClass0_V_3_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_3_o),
    .cor_phaseClass0_V_3_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_3_o_ap_vld),
    .cor_phaseClass0_V_2_i(cor_phaseClass0_V_2),
    .cor_phaseClass0_V_2_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_2_o),
    .cor_phaseClass0_V_2_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_2_o_ap_vld),
    .cor_phaseClass0_V_1_i(cor_phaseClass0_V_1),
    .cor_phaseClass0_V_1_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_1_o),
    .cor_phaseClass0_V_1_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_1_o_ap_vld),
    .cor_phaseClass0_V_0_i(cor_phaseClass0_V_0),
    .cor_phaseClass0_V_0_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_0_o),
    .cor_phaseClass0_V_0_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_0_o_ap_vld),
    .cor_phaseClass1_V_14_i(cor_phaseClass1_V_14),
    .cor_phaseClass1_V_14_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_14_o),
    .cor_phaseClass1_V_14_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_14_o_ap_vld),
    .cor_phaseClass1_V_15(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_15),
    .cor_phaseClass1_V_15_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_15_ap_vld),
    .cor_phaseClass1_V_13_i(cor_phaseClass1_V_13),
    .cor_phaseClass1_V_13_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_13_o),
    .cor_phaseClass1_V_13_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_13_o_ap_vld),
    .cor_phaseClass1_V_12_i(cor_phaseClass1_V_12),
    .cor_phaseClass1_V_12_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_12_o),
    .cor_phaseClass1_V_12_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_12_o_ap_vld),
    .cor_phaseClass1_V_11_i(cor_phaseClass1_V_11),
    .cor_phaseClass1_V_11_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_11_o),
    .cor_phaseClass1_V_11_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_11_o_ap_vld),
    .cor_phaseClass1_V_10_i(cor_phaseClass1_V_10),
    .cor_phaseClass1_V_10_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_10_o),
    .cor_phaseClass1_V_10_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_10_o_ap_vld),
    .cor_phaseClass1_V_9_i(cor_phaseClass1_V_9),
    .cor_phaseClass1_V_9_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_9_o),
    .cor_phaseClass1_V_9_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_9_o_ap_vld),
    .cor_phaseClass1_V_8_i(cor_phaseClass1_V_8),
    .cor_phaseClass1_V_8_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_8_o),
    .cor_phaseClass1_V_8_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_8_o_ap_vld),
    .cor_phaseClass1_V_7_i(cor_phaseClass1_V_7),
    .cor_phaseClass1_V_7_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_7_o),
    .cor_phaseClass1_V_7_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_7_o_ap_vld),
    .cor_phaseClass1_V_6_i(cor_phaseClass1_V_6),
    .cor_phaseClass1_V_6_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_6_o),
    .cor_phaseClass1_V_6_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_6_o_ap_vld),
    .cor_phaseClass1_V_5_i(cor_phaseClass1_V_5),
    .cor_phaseClass1_V_5_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_5_o),
    .cor_phaseClass1_V_5_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_5_o_ap_vld),
    .cor_phaseClass1_V_4_i(cor_phaseClass1_V_4),
    .cor_phaseClass1_V_4_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_4_o),
    .cor_phaseClass1_V_4_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_4_o_ap_vld),
    .cor_phaseClass1_V_3_i(cor_phaseClass1_V_3),
    .cor_phaseClass1_V_3_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_3_o),
    .cor_phaseClass1_V_3_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_3_o_ap_vld),
    .cor_phaseClass1_V_2_i(cor_phaseClass1_V_2),
    .cor_phaseClass1_V_2_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_2_o),
    .cor_phaseClass1_V_2_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_2_o_ap_vld),
    .cor_phaseClass1_V_1_i(cor_phaseClass1_V_1),
    .cor_phaseClass1_V_1_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_1_o),
    .cor_phaseClass1_V_1_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_1_o_ap_vld),
    .cor_phaseClass1_V_0_i(cor_phaseClass1_V_0),
    .cor_phaseClass1_V_0_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_0_o),
    .cor_phaseClass1_V_0_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_0_o_ap_vld),
    .cor_phaseClass2_V_14_i(cor_phaseClass2_V_14),
    .cor_phaseClass2_V_14_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_14_o),
    .cor_phaseClass2_V_14_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_14_o_ap_vld),
    .cor_phaseClass2_V_15(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_15),
    .cor_phaseClass2_V_15_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_15_ap_vld),
    .cor_phaseClass2_V_13_i(cor_phaseClass2_V_13),
    .cor_phaseClass2_V_13_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_13_o),
    .cor_phaseClass2_V_13_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_13_o_ap_vld),
    .cor_phaseClass2_V_12_i(cor_phaseClass2_V_12),
    .cor_phaseClass2_V_12_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_12_o),
    .cor_phaseClass2_V_12_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_12_o_ap_vld),
    .cor_phaseClass2_V_11_i(cor_phaseClass2_V_11),
    .cor_phaseClass2_V_11_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_11_o),
    .cor_phaseClass2_V_11_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_11_o_ap_vld),
    .cor_phaseClass2_V_10_i(cor_phaseClass2_V_10),
    .cor_phaseClass2_V_10_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_10_o),
    .cor_phaseClass2_V_10_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_10_o_ap_vld),
    .cor_phaseClass2_V_9_i(cor_phaseClass2_V_9),
    .cor_phaseClass2_V_9_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_9_o),
    .cor_phaseClass2_V_9_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_9_o_ap_vld),
    .cor_phaseClass2_V_8_i(cor_phaseClass2_V_8),
    .cor_phaseClass2_V_8_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_8_o),
    .cor_phaseClass2_V_8_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_8_o_ap_vld),
    .cor_phaseClass2_V_7_i(cor_phaseClass2_V_7),
    .cor_phaseClass2_V_7_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_7_o),
    .cor_phaseClass2_V_7_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_7_o_ap_vld),
    .cor_phaseClass2_V_6_i(cor_phaseClass2_V_6),
    .cor_phaseClass2_V_6_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_6_o),
    .cor_phaseClass2_V_6_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_6_o_ap_vld),
    .cor_phaseClass2_V_5_i(cor_phaseClass2_V_5),
    .cor_phaseClass2_V_5_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_5_o),
    .cor_phaseClass2_V_5_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_5_o_ap_vld),
    .cor_phaseClass2_V_4_i(cor_phaseClass2_V_4),
    .cor_phaseClass2_V_4_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_4_o),
    .cor_phaseClass2_V_4_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_4_o_ap_vld),
    .cor_phaseClass2_V_3_i(cor_phaseClass2_V_3),
    .cor_phaseClass2_V_3_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_3_o),
    .cor_phaseClass2_V_3_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_3_o_ap_vld),
    .cor_phaseClass2_V_2_i(cor_phaseClass2_V_2),
    .cor_phaseClass2_V_2_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_2_o),
    .cor_phaseClass2_V_2_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_2_o_ap_vld),
    .cor_phaseClass2_V_1_i(cor_phaseClass2_V_1),
    .cor_phaseClass2_V_1_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_1_o),
    .cor_phaseClass2_V_1_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_1_o_ap_vld),
    .cor_phaseClass2_V_0_i(cor_phaseClass2_V_0),
    .cor_phaseClass2_V_0_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_0_o),
    .cor_phaseClass2_V_0_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_0_o_ap_vld),
    .cor_phaseClass3_V_14_i(cor_phaseClass3_V_14),
    .cor_phaseClass3_V_14_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_14_o),
    .cor_phaseClass3_V_14_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_14_o_ap_vld),
    .cor_phaseClass3_V_15(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_15),
    .cor_phaseClass3_V_15_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_15_ap_vld),
    .cor_phaseClass3_V_13_i(cor_phaseClass3_V_13),
    .cor_phaseClass3_V_13_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_13_o),
    .cor_phaseClass3_V_13_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_13_o_ap_vld),
    .cor_phaseClass3_V_12_i(cor_phaseClass3_V_12),
    .cor_phaseClass3_V_12_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_12_o),
    .cor_phaseClass3_V_12_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_12_o_ap_vld),
    .cor_phaseClass3_V_11_i(cor_phaseClass3_V_11),
    .cor_phaseClass3_V_11_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_11_o),
    .cor_phaseClass3_V_11_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_11_o_ap_vld),
    .cor_phaseClass3_V_10_i(cor_phaseClass3_V_10),
    .cor_phaseClass3_V_10_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_10_o),
    .cor_phaseClass3_V_10_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_10_o_ap_vld),
    .cor_phaseClass3_V_9_i(cor_phaseClass3_V_9),
    .cor_phaseClass3_V_9_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_9_o),
    .cor_phaseClass3_V_9_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_9_o_ap_vld),
    .cor_phaseClass3_V_8_i(cor_phaseClass3_V_8),
    .cor_phaseClass3_V_8_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_8_o),
    .cor_phaseClass3_V_8_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_8_o_ap_vld),
    .cor_phaseClass3_V_7_i(cor_phaseClass3_V_7),
    .cor_phaseClass3_V_7_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_7_o),
    .cor_phaseClass3_V_7_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_7_o_ap_vld),
    .cor_phaseClass3_V_6_i(cor_phaseClass3_V_6),
    .cor_phaseClass3_V_6_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_6_o),
    .cor_phaseClass3_V_6_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_6_o_ap_vld),
    .cor_phaseClass3_V_5_i(cor_phaseClass3_V_5),
    .cor_phaseClass3_V_5_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_5_o),
    .cor_phaseClass3_V_5_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_5_o_ap_vld),
    .cor_phaseClass3_V_4_i(cor_phaseClass3_V_4),
    .cor_phaseClass3_V_4_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_4_o),
    .cor_phaseClass3_V_4_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_4_o_ap_vld),
    .cor_phaseClass3_V_3_i(cor_phaseClass3_V_3),
    .cor_phaseClass3_V_3_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_3_o),
    .cor_phaseClass3_V_3_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_3_o_ap_vld),
    .cor_phaseClass3_V_2_i(cor_phaseClass3_V_2),
    .cor_phaseClass3_V_2_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_2_o),
    .cor_phaseClass3_V_2_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_2_o_ap_vld),
    .cor_phaseClass3_V_1_i(cor_phaseClass3_V_1),
    .cor_phaseClass3_V_1_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_1_o),
    .cor_phaseClass3_V_1_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_1_o_ap_vld),
    .cor_phaseClass3_V_0_i(cor_phaseClass3_V_0),
    .cor_phaseClass3_V_0_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_0_o),
    .cor_phaseClass3_V_0_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_0_o_ap_vld),
    .cor_phaseClass4_V_14_i(cor_phaseClass4_V_14),
    .cor_phaseClass4_V_14_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_14_o),
    .cor_phaseClass4_V_14_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_14_o_ap_vld),
    .cor_phaseClass4_V_15(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_15),
    .cor_phaseClass4_V_15_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_15_ap_vld),
    .cor_phaseClass4_V_13_i(cor_phaseClass4_V_13),
    .cor_phaseClass4_V_13_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_13_o),
    .cor_phaseClass4_V_13_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_13_o_ap_vld),
    .cor_phaseClass4_V_12_i(cor_phaseClass4_V_12),
    .cor_phaseClass4_V_12_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_12_o),
    .cor_phaseClass4_V_12_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_12_o_ap_vld),
    .cor_phaseClass4_V_11_i(cor_phaseClass4_V_11),
    .cor_phaseClass4_V_11_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_11_o),
    .cor_phaseClass4_V_11_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_11_o_ap_vld),
    .cor_phaseClass4_V_10_i(cor_phaseClass4_V_10),
    .cor_phaseClass4_V_10_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_10_o),
    .cor_phaseClass4_V_10_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_10_o_ap_vld),
    .cor_phaseClass4_V_9_i(cor_phaseClass4_V_9),
    .cor_phaseClass4_V_9_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_9_o),
    .cor_phaseClass4_V_9_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_9_o_ap_vld),
    .cor_phaseClass4_V_8_i(cor_phaseClass4_V_8),
    .cor_phaseClass4_V_8_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_8_o),
    .cor_phaseClass4_V_8_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_8_o_ap_vld),
    .cor_phaseClass4_V_7_i(cor_phaseClass4_V_7),
    .cor_phaseClass4_V_7_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_7_o),
    .cor_phaseClass4_V_7_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_7_o_ap_vld),
    .cor_phaseClass4_V_6_i(cor_phaseClass4_V_6),
    .cor_phaseClass4_V_6_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_6_o),
    .cor_phaseClass4_V_6_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_6_o_ap_vld),
    .cor_phaseClass4_V_5_i(cor_phaseClass4_V_5),
    .cor_phaseClass4_V_5_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_5_o),
    .cor_phaseClass4_V_5_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_5_o_ap_vld),
    .cor_phaseClass4_V_4_i(cor_phaseClass4_V_4),
    .cor_phaseClass4_V_4_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_4_o),
    .cor_phaseClass4_V_4_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_4_o_ap_vld),
    .cor_phaseClass4_V_3_i(cor_phaseClass4_V_3),
    .cor_phaseClass4_V_3_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_3_o),
    .cor_phaseClass4_V_3_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_3_o_ap_vld),
    .cor_phaseClass4_V_2_i(cor_phaseClass4_V_2),
    .cor_phaseClass4_V_2_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_2_o),
    .cor_phaseClass4_V_2_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_2_o_ap_vld),
    .cor_phaseClass4_V_1_i(cor_phaseClass4_V_1),
    .cor_phaseClass4_V_1_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_1_o),
    .cor_phaseClass4_V_1_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_1_o_ap_vld),
    .cor_phaseClass4_V_0_i(cor_phaseClass4_V_0),
    .cor_phaseClass4_V_0_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_0_o),
    .cor_phaseClass4_V_0_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_0_o_ap_vld),
    .cor_phaseClass5_V_14_i(cor_phaseClass5_V_14),
    .cor_phaseClass5_V_14_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_14_o),
    .cor_phaseClass5_V_14_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_14_o_ap_vld),
    .cor_phaseClass5_V_15(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_15),
    .cor_phaseClass5_V_15_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_15_ap_vld),
    .cor_phaseClass5_V_13_i(cor_phaseClass5_V_13),
    .cor_phaseClass5_V_13_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_13_o),
    .cor_phaseClass5_V_13_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_13_o_ap_vld),
    .cor_phaseClass5_V_12_i(cor_phaseClass5_V_12),
    .cor_phaseClass5_V_12_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_12_o),
    .cor_phaseClass5_V_12_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_12_o_ap_vld),
    .cor_phaseClass5_V_11_i(cor_phaseClass5_V_11),
    .cor_phaseClass5_V_11_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_11_o),
    .cor_phaseClass5_V_11_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_11_o_ap_vld),
    .cor_phaseClass5_V_10_i(cor_phaseClass5_V_10),
    .cor_phaseClass5_V_10_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_10_o),
    .cor_phaseClass5_V_10_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_10_o_ap_vld),
    .cor_phaseClass5_V_9_i(cor_phaseClass5_V_9),
    .cor_phaseClass5_V_9_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_9_o),
    .cor_phaseClass5_V_9_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_9_o_ap_vld),
    .cor_phaseClass5_V_8_i(cor_phaseClass5_V_8),
    .cor_phaseClass5_V_8_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_8_o),
    .cor_phaseClass5_V_8_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_8_o_ap_vld),
    .cor_phaseClass5_V_7_i(cor_phaseClass5_V_7),
    .cor_phaseClass5_V_7_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_7_o),
    .cor_phaseClass5_V_7_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_7_o_ap_vld),
    .cor_phaseClass5_V_6_i(cor_phaseClass5_V_6),
    .cor_phaseClass5_V_6_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_6_o),
    .cor_phaseClass5_V_6_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_6_o_ap_vld),
    .cor_phaseClass5_V_5_i(cor_phaseClass5_V_5),
    .cor_phaseClass5_V_5_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_5_o),
    .cor_phaseClass5_V_5_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_5_o_ap_vld),
    .cor_phaseClass5_V_4_i(cor_phaseClass5_V_4),
    .cor_phaseClass5_V_4_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_4_o),
    .cor_phaseClass5_V_4_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_4_o_ap_vld),
    .cor_phaseClass5_V_3_i(cor_phaseClass5_V_3),
    .cor_phaseClass5_V_3_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_3_o),
    .cor_phaseClass5_V_3_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_3_o_ap_vld),
    .cor_phaseClass5_V_2_i(cor_phaseClass5_V_2),
    .cor_phaseClass5_V_2_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_2_o),
    .cor_phaseClass5_V_2_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_2_o_ap_vld),
    .cor_phaseClass5_V_1_i(cor_phaseClass5_V_1),
    .cor_phaseClass5_V_1_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_1_o),
    .cor_phaseClass5_V_1_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_1_o_ap_vld),
    .cor_phaseClass5_V_0_i(cor_phaseClass5_V_0),
    .cor_phaseClass5_V_0_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_0_o),
    .cor_phaseClass5_V_0_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_0_o_ap_vld),
    .cor_phaseClass6_V_14_i(cor_phaseClass6_V_14),
    .cor_phaseClass6_V_14_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_14_o),
    .cor_phaseClass6_V_14_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_14_o_ap_vld),
    .cor_phaseClass6_V_15(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_15),
    .cor_phaseClass6_V_15_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_15_ap_vld),
    .cor_phaseClass6_V_13_i(cor_phaseClass6_V_13),
    .cor_phaseClass6_V_13_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_13_o),
    .cor_phaseClass6_V_13_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_13_o_ap_vld),
    .cor_phaseClass6_V_12_i(cor_phaseClass6_V_12),
    .cor_phaseClass6_V_12_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_12_o),
    .cor_phaseClass6_V_12_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_12_o_ap_vld),
    .cor_phaseClass6_V_11_i(cor_phaseClass6_V_11),
    .cor_phaseClass6_V_11_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_11_o),
    .cor_phaseClass6_V_11_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_11_o_ap_vld),
    .cor_phaseClass6_V_10_i(cor_phaseClass6_V_10),
    .cor_phaseClass6_V_10_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_10_o),
    .cor_phaseClass6_V_10_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_10_o_ap_vld),
    .cor_phaseClass6_V_9_i(cor_phaseClass6_V_9),
    .cor_phaseClass6_V_9_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_9_o),
    .cor_phaseClass6_V_9_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_9_o_ap_vld),
    .cor_phaseClass6_V_8_i(cor_phaseClass6_V_8),
    .cor_phaseClass6_V_8_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_8_o),
    .cor_phaseClass6_V_8_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_8_o_ap_vld),
    .cor_phaseClass6_V_7_i(cor_phaseClass6_V_7),
    .cor_phaseClass6_V_7_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_7_o),
    .cor_phaseClass6_V_7_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_7_o_ap_vld),
    .cor_phaseClass6_V_6_i(cor_phaseClass6_V_6),
    .cor_phaseClass6_V_6_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_6_o),
    .cor_phaseClass6_V_6_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_6_o_ap_vld),
    .cor_phaseClass6_V_5_i(cor_phaseClass6_V_5),
    .cor_phaseClass6_V_5_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_5_o),
    .cor_phaseClass6_V_5_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_5_o_ap_vld),
    .cor_phaseClass6_V_4_i(cor_phaseClass6_V_4),
    .cor_phaseClass6_V_4_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_4_o),
    .cor_phaseClass6_V_4_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_4_o_ap_vld),
    .cor_phaseClass6_V_3_i(cor_phaseClass6_V_3),
    .cor_phaseClass6_V_3_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_3_o),
    .cor_phaseClass6_V_3_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_3_o_ap_vld),
    .cor_phaseClass6_V_2_i(cor_phaseClass6_V_2),
    .cor_phaseClass6_V_2_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_2_o),
    .cor_phaseClass6_V_2_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_2_o_ap_vld),
    .cor_phaseClass6_V_1_i(cor_phaseClass6_V_1),
    .cor_phaseClass6_V_1_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_1_o),
    .cor_phaseClass6_V_1_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_1_o_ap_vld),
    .cor_phaseClass6_V_0_i(cor_phaseClass6_V_0),
    .cor_phaseClass6_V_0_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_0_o),
    .cor_phaseClass6_V_0_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_0_o_ap_vld),
    .cor_phaseClass7_V_14_i(cor_phaseClass7_V_14),
    .cor_phaseClass7_V_14_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_14_o),
    .cor_phaseClass7_V_14_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_14_o_ap_vld),
    .cor_phaseClass7_V_15(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_15),
    .cor_phaseClass7_V_15_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_15_ap_vld),
    .cor_phaseClass7_V_13_i(cor_phaseClass7_V_13),
    .cor_phaseClass7_V_13_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_13_o),
    .cor_phaseClass7_V_13_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_13_o_ap_vld),
    .cor_phaseClass7_V_12_i(cor_phaseClass7_V_12),
    .cor_phaseClass7_V_12_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_12_o),
    .cor_phaseClass7_V_12_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_12_o_ap_vld),
    .cor_phaseClass7_V_11_i(cor_phaseClass7_V_11),
    .cor_phaseClass7_V_11_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_11_o),
    .cor_phaseClass7_V_11_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_11_o_ap_vld),
    .cor_phaseClass7_V_10_i(cor_phaseClass7_V_10),
    .cor_phaseClass7_V_10_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_10_o),
    .cor_phaseClass7_V_10_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_10_o_ap_vld),
    .cor_phaseClass7_V_9_i(cor_phaseClass7_V_9),
    .cor_phaseClass7_V_9_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_9_o),
    .cor_phaseClass7_V_9_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_9_o_ap_vld),
    .cor_phaseClass7_V_8_i(cor_phaseClass7_V_8),
    .cor_phaseClass7_V_8_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_8_o),
    .cor_phaseClass7_V_8_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_8_o_ap_vld),
    .cor_phaseClass7_V_7_i(cor_phaseClass7_V_7),
    .cor_phaseClass7_V_7_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_7_o),
    .cor_phaseClass7_V_7_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_7_o_ap_vld),
    .cor_phaseClass7_V_6_i(cor_phaseClass7_V_6),
    .cor_phaseClass7_V_6_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_6_o),
    .cor_phaseClass7_V_6_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_6_o_ap_vld),
    .cor_phaseClass7_V_5_i(cor_phaseClass7_V_5),
    .cor_phaseClass7_V_5_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_5_o),
    .cor_phaseClass7_V_5_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_5_o_ap_vld),
    .cor_phaseClass7_V_4_i(cor_phaseClass7_V_4),
    .cor_phaseClass7_V_4_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_4_o),
    .cor_phaseClass7_V_4_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_4_o_ap_vld),
    .cor_phaseClass7_V_3_i(cor_phaseClass7_V_3),
    .cor_phaseClass7_V_3_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_3_o),
    .cor_phaseClass7_V_3_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_3_o_ap_vld),
    .cor_phaseClass7_V_2_i(cor_phaseClass7_V_2),
    .cor_phaseClass7_V_2_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_2_o),
    .cor_phaseClass7_V_2_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_2_o_ap_vld),
    .cor_phaseClass7_V_1_i(cor_phaseClass7_V_1),
    .cor_phaseClass7_V_1_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_1_o),
    .cor_phaseClass7_V_1_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_1_o_ap_vld),
    .cor_phaseClass7_V_0_i(cor_phaseClass7_V_0),
    .cor_phaseClass7_V_0_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_0_o),
    .cor_phaseClass7_V_0_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_0_o_ap_vld),
    .cor_phaseClass8_V_14_i(cor_phaseClass8_V_14),
    .cor_phaseClass8_V_14_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_14_o),
    .cor_phaseClass8_V_14_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_14_o_ap_vld),
    .cor_phaseClass8_V_15(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_15),
    .cor_phaseClass8_V_15_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_15_ap_vld),
    .cor_phaseClass8_V_13_i(cor_phaseClass8_V_13),
    .cor_phaseClass8_V_13_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_13_o),
    .cor_phaseClass8_V_13_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_13_o_ap_vld),
    .cor_phaseClass8_V_12_i(cor_phaseClass8_V_12),
    .cor_phaseClass8_V_12_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_12_o),
    .cor_phaseClass8_V_12_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_12_o_ap_vld),
    .cor_phaseClass8_V_11_i(cor_phaseClass8_V_11),
    .cor_phaseClass8_V_11_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_11_o),
    .cor_phaseClass8_V_11_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_11_o_ap_vld),
    .cor_phaseClass8_V_10_i(cor_phaseClass8_V_10),
    .cor_phaseClass8_V_10_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_10_o),
    .cor_phaseClass8_V_10_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_10_o_ap_vld),
    .cor_phaseClass8_V_9_i(cor_phaseClass8_V_9),
    .cor_phaseClass8_V_9_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_9_o),
    .cor_phaseClass8_V_9_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_9_o_ap_vld),
    .cor_phaseClass8_V_8_i(cor_phaseClass8_V_8),
    .cor_phaseClass8_V_8_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_8_o),
    .cor_phaseClass8_V_8_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_8_o_ap_vld),
    .cor_phaseClass8_V_7_i(cor_phaseClass8_V_7),
    .cor_phaseClass8_V_7_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_7_o),
    .cor_phaseClass8_V_7_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_7_o_ap_vld),
    .cor_phaseClass8_V_6_i(cor_phaseClass8_V_6),
    .cor_phaseClass8_V_6_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_6_o),
    .cor_phaseClass8_V_6_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_6_o_ap_vld),
    .cor_phaseClass8_V_5_i(cor_phaseClass8_V_5),
    .cor_phaseClass8_V_5_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_5_o),
    .cor_phaseClass8_V_5_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_5_o_ap_vld),
    .cor_phaseClass8_V_4_i(cor_phaseClass8_V_4),
    .cor_phaseClass8_V_4_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_4_o),
    .cor_phaseClass8_V_4_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_4_o_ap_vld),
    .cor_phaseClass8_V_3_i(cor_phaseClass8_V_3),
    .cor_phaseClass8_V_3_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_3_o),
    .cor_phaseClass8_V_3_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_3_o_ap_vld),
    .cor_phaseClass8_V_2_i(cor_phaseClass8_V_2),
    .cor_phaseClass8_V_2_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_2_o),
    .cor_phaseClass8_V_2_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_2_o_ap_vld),
    .cor_phaseClass8_V_1_i(cor_phaseClass8_V_1),
    .cor_phaseClass8_V_1_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_1_o),
    .cor_phaseClass8_V_1_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_1_o_ap_vld),
    .cor_phaseClass8_V_0_i(cor_phaseClass8_V_0),
    .cor_phaseClass8_V_0_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_0_o),
    .cor_phaseClass8_V_0_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_0_o_ap_vld),
    .cor_phaseClass9_V_14_i(cor_phaseClass9_V_14),
    .cor_phaseClass9_V_14_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_14_o),
    .cor_phaseClass9_V_14_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_14_o_ap_vld),
    .cor_phaseClass9_V_15(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_15),
    .cor_phaseClass9_V_15_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_15_ap_vld),
    .cor_phaseClass9_V_13_i(cor_phaseClass9_V_13),
    .cor_phaseClass9_V_13_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_13_o),
    .cor_phaseClass9_V_13_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_13_o_ap_vld),
    .cor_phaseClass9_V_12_i(cor_phaseClass9_V_12),
    .cor_phaseClass9_V_12_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_12_o),
    .cor_phaseClass9_V_12_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_12_o_ap_vld),
    .cor_phaseClass9_V_11_i(cor_phaseClass9_V_11),
    .cor_phaseClass9_V_11_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_11_o),
    .cor_phaseClass9_V_11_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_11_o_ap_vld),
    .cor_phaseClass9_V_10_i(cor_phaseClass9_V_10),
    .cor_phaseClass9_V_10_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_10_o),
    .cor_phaseClass9_V_10_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_10_o_ap_vld),
    .cor_phaseClass9_V_9_i(cor_phaseClass9_V_9),
    .cor_phaseClass9_V_9_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_9_o),
    .cor_phaseClass9_V_9_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_9_o_ap_vld),
    .cor_phaseClass9_V_8_i(cor_phaseClass9_V_8),
    .cor_phaseClass9_V_8_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_8_o),
    .cor_phaseClass9_V_8_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_8_o_ap_vld),
    .cor_phaseClass9_V_7_i(cor_phaseClass9_V_7),
    .cor_phaseClass9_V_7_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_7_o),
    .cor_phaseClass9_V_7_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_7_o_ap_vld),
    .cor_phaseClass9_V_6_i(cor_phaseClass9_V_6),
    .cor_phaseClass9_V_6_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_6_o),
    .cor_phaseClass9_V_6_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_6_o_ap_vld),
    .cor_phaseClass9_V_5_i(cor_phaseClass9_V_5),
    .cor_phaseClass9_V_5_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_5_o),
    .cor_phaseClass9_V_5_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_5_o_ap_vld),
    .cor_phaseClass9_V_4_i(cor_phaseClass9_V_4),
    .cor_phaseClass9_V_4_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_4_o),
    .cor_phaseClass9_V_4_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_4_o_ap_vld),
    .cor_phaseClass9_V_3_i(cor_phaseClass9_V_3),
    .cor_phaseClass9_V_3_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_3_o),
    .cor_phaseClass9_V_3_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_3_o_ap_vld),
    .cor_phaseClass9_V_2_i(cor_phaseClass9_V_2),
    .cor_phaseClass9_V_2_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_2_o),
    .cor_phaseClass9_V_2_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_2_o_ap_vld),
    .cor_phaseClass9_V_1_i(cor_phaseClass9_V_1),
    .cor_phaseClass9_V_1_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_1_o),
    .cor_phaseClass9_V_1_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_1_o_ap_vld),
    .cor_phaseClass9_V_0_i(cor_phaseClass9_V_0),
    .cor_phaseClass9_V_0_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_0_o),
    .cor_phaseClass9_V_0_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_0_o_ap_vld),
    .cor_phaseClass10_V_14_i(cor_phaseClass10_V_14),
    .cor_phaseClass10_V_14_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_14_o),
    .cor_phaseClass10_V_14_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_14_o_ap_vld),
    .cor_phaseClass10_V_15(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_15),
    .cor_phaseClass10_V_15_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_15_ap_vld),
    .cor_phaseClass10_V_13_i(cor_phaseClass10_V_13),
    .cor_phaseClass10_V_13_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_13_o),
    .cor_phaseClass10_V_13_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_13_o_ap_vld),
    .cor_phaseClass10_V_12_i(cor_phaseClass10_V_12),
    .cor_phaseClass10_V_12_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_12_o),
    .cor_phaseClass10_V_12_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_12_o_ap_vld),
    .cor_phaseClass10_V_11_i(cor_phaseClass10_V_11),
    .cor_phaseClass10_V_11_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_11_o),
    .cor_phaseClass10_V_11_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_11_o_ap_vld),
    .cor_phaseClass10_V_10_i(cor_phaseClass10_V_10),
    .cor_phaseClass10_V_10_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_10_o),
    .cor_phaseClass10_V_10_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_10_o_ap_vld),
    .cor_phaseClass10_V_9_i(cor_phaseClass10_V_9),
    .cor_phaseClass10_V_9_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_9_o),
    .cor_phaseClass10_V_9_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_9_o_ap_vld),
    .cor_phaseClass10_V_8_i(cor_phaseClass10_V_8),
    .cor_phaseClass10_V_8_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_8_o),
    .cor_phaseClass10_V_8_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_8_o_ap_vld),
    .cor_phaseClass10_V_7_i(cor_phaseClass10_V_7),
    .cor_phaseClass10_V_7_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_7_o),
    .cor_phaseClass10_V_7_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_7_o_ap_vld),
    .cor_phaseClass10_V_6_i(cor_phaseClass10_V_6),
    .cor_phaseClass10_V_6_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_6_o),
    .cor_phaseClass10_V_6_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_6_o_ap_vld),
    .cor_phaseClass10_V_5_i(cor_phaseClass10_V_5),
    .cor_phaseClass10_V_5_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_5_o),
    .cor_phaseClass10_V_5_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_5_o_ap_vld),
    .cor_phaseClass10_V_4_i(cor_phaseClass10_V_4),
    .cor_phaseClass10_V_4_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_4_o),
    .cor_phaseClass10_V_4_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_4_o_ap_vld),
    .cor_phaseClass10_V_3_i(cor_phaseClass10_V_3),
    .cor_phaseClass10_V_3_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_3_o),
    .cor_phaseClass10_V_3_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_3_o_ap_vld),
    .cor_phaseClass10_V_2_i(cor_phaseClass10_V_2),
    .cor_phaseClass10_V_2_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_2_o),
    .cor_phaseClass10_V_2_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_2_o_ap_vld),
    .cor_phaseClass10_V_1_i(cor_phaseClass10_V_1),
    .cor_phaseClass10_V_1_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_1_o),
    .cor_phaseClass10_V_1_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_1_o_ap_vld),
    .cor_phaseClass10_V_0_i(cor_phaseClass10_V_0),
    .cor_phaseClass10_V_0_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_0_o),
    .cor_phaseClass10_V_0_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_0_o_ap_vld),
    .cor_phaseClass11_V_14_i(cor_phaseClass11_V_14),
    .cor_phaseClass11_V_14_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_14_o),
    .cor_phaseClass11_V_14_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_14_o_ap_vld),
    .cor_phaseClass11_V_15(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_15),
    .cor_phaseClass11_V_15_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_15_ap_vld),
    .cor_phaseClass11_V_13_i(cor_phaseClass11_V_13),
    .cor_phaseClass11_V_13_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_13_o),
    .cor_phaseClass11_V_13_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_13_o_ap_vld),
    .cor_phaseClass11_V_12_i(cor_phaseClass11_V_12),
    .cor_phaseClass11_V_12_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_12_o),
    .cor_phaseClass11_V_12_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_12_o_ap_vld),
    .cor_phaseClass11_V_11_i(cor_phaseClass11_V_11),
    .cor_phaseClass11_V_11_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_11_o),
    .cor_phaseClass11_V_11_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_11_o_ap_vld),
    .cor_phaseClass11_V_10_i(cor_phaseClass11_V_10),
    .cor_phaseClass11_V_10_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_10_o),
    .cor_phaseClass11_V_10_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_10_o_ap_vld),
    .cor_phaseClass11_V_9_i(cor_phaseClass11_V_9),
    .cor_phaseClass11_V_9_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_9_o),
    .cor_phaseClass11_V_9_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_9_o_ap_vld),
    .cor_phaseClass11_V_8_i(cor_phaseClass11_V_8),
    .cor_phaseClass11_V_8_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_8_o),
    .cor_phaseClass11_V_8_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_8_o_ap_vld),
    .cor_phaseClass11_V_7_i(cor_phaseClass11_V_7),
    .cor_phaseClass11_V_7_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_7_o),
    .cor_phaseClass11_V_7_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_7_o_ap_vld),
    .cor_phaseClass11_V_6_i(cor_phaseClass11_V_6),
    .cor_phaseClass11_V_6_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_6_o),
    .cor_phaseClass11_V_6_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_6_o_ap_vld),
    .cor_phaseClass11_V_5_i(cor_phaseClass11_V_5),
    .cor_phaseClass11_V_5_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_5_o),
    .cor_phaseClass11_V_5_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_5_o_ap_vld),
    .cor_phaseClass11_V_4_i(cor_phaseClass11_V_4),
    .cor_phaseClass11_V_4_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_4_o),
    .cor_phaseClass11_V_4_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_4_o_ap_vld),
    .cor_phaseClass11_V_3_i(cor_phaseClass11_V_3),
    .cor_phaseClass11_V_3_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_3_o),
    .cor_phaseClass11_V_3_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_3_o_ap_vld),
    .cor_phaseClass11_V_2_i(cor_phaseClass11_V_2),
    .cor_phaseClass11_V_2_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_2_o),
    .cor_phaseClass11_V_2_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_2_o_ap_vld),
    .cor_phaseClass11_V_1_i(cor_phaseClass11_V_1),
    .cor_phaseClass11_V_1_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_1_o),
    .cor_phaseClass11_V_1_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_1_o_ap_vld),
    .cor_phaseClass11_V_0_i(cor_phaseClass11_V_0),
    .cor_phaseClass11_V_0_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_0_o),
    .cor_phaseClass11_V_0_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_0_o_ap_vld),
    .cor_phaseClass12_V_14_i(cor_phaseClass12_V_14),
    .cor_phaseClass12_V_14_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_14_o),
    .cor_phaseClass12_V_14_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_14_o_ap_vld),
    .cor_phaseClass12_V_15(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_15),
    .cor_phaseClass12_V_15_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_15_ap_vld),
    .cor_phaseClass12_V_13_i(cor_phaseClass12_V_13),
    .cor_phaseClass12_V_13_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_13_o),
    .cor_phaseClass12_V_13_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_13_o_ap_vld),
    .cor_phaseClass12_V_12_i(cor_phaseClass12_V_12),
    .cor_phaseClass12_V_12_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_12_o),
    .cor_phaseClass12_V_12_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_12_o_ap_vld),
    .cor_phaseClass12_V_11_i(cor_phaseClass12_V_11),
    .cor_phaseClass12_V_11_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_11_o),
    .cor_phaseClass12_V_11_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_11_o_ap_vld),
    .cor_phaseClass12_V_10_i(cor_phaseClass12_V_10),
    .cor_phaseClass12_V_10_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_10_o),
    .cor_phaseClass12_V_10_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_10_o_ap_vld),
    .cor_phaseClass12_V_9_i(cor_phaseClass12_V_9),
    .cor_phaseClass12_V_9_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_9_o),
    .cor_phaseClass12_V_9_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_9_o_ap_vld),
    .cor_phaseClass12_V_8_i(cor_phaseClass12_V_8),
    .cor_phaseClass12_V_8_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_8_o),
    .cor_phaseClass12_V_8_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_8_o_ap_vld),
    .cor_phaseClass12_V_7_i(cor_phaseClass12_V_7),
    .cor_phaseClass12_V_7_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_7_o),
    .cor_phaseClass12_V_7_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_7_o_ap_vld),
    .cor_phaseClass12_V_6_i(cor_phaseClass12_V_6),
    .cor_phaseClass12_V_6_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_6_o),
    .cor_phaseClass12_V_6_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_6_o_ap_vld),
    .cor_phaseClass12_V_5_i(cor_phaseClass12_V_5),
    .cor_phaseClass12_V_5_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_5_o),
    .cor_phaseClass12_V_5_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_5_o_ap_vld),
    .cor_phaseClass12_V_4_i(cor_phaseClass12_V_4),
    .cor_phaseClass12_V_4_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_4_o),
    .cor_phaseClass12_V_4_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_4_o_ap_vld),
    .cor_phaseClass12_V_3_i(cor_phaseClass12_V_3),
    .cor_phaseClass12_V_3_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_3_o),
    .cor_phaseClass12_V_3_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_3_o_ap_vld),
    .cor_phaseClass12_V_2_i(cor_phaseClass12_V_2),
    .cor_phaseClass12_V_2_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_2_o),
    .cor_phaseClass12_V_2_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_2_o_ap_vld),
    .cor_phaseClass12_V_1_i(cor_phaseClass12_V_1),
    .cor_phaseClass12_V_1_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_1_o),
    .cor_phaseClass12_V_1_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_1_o_ap_vld),
    .cor_phaseClass12_V_0_i(cor_phaseClass12_V_0),
    .cor_phaseClass12_V_0_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_0_o),
    .cor_phaseClass12_V_0_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_0_o_ap_vld),
    .cor_phaseClass13_V_14_i(cor_phaseClass13_V_14),
    .cor_phaseClass13_V_14_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_14_o),
    .cor_phaseClass13_V_14_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_14_o_ap_vld),
    .cor_phaseClass13_V_15(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_15),
    .cor_phaseClass13_V_15_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_15_ap_vld),
    .cor_phaseClass13_V_13_i(cor_phaseClass13_V_13),
    .cor_phaseClass13_V_13_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_13_o),
    .cor_phaseClass13_V_13_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_13_o_ap_vld),
    .cor_phaseClass13_V_12_i(cor_phaseClass13_V_12),
    .cor_phaseClass13_V_12_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_12_o),
    .cor_phaseClass13_V_12_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_12_o_ap_vld),
    .cor_phaseClass13_V_11_i(cor_phaseClass13_V_11),
    .cor_phaseClass13_V_11_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_11_o),
    .cor_phaseClass13_V_11_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_11_o_ap_vld),
    .cor_phaseClass13_V_10_i(cor_phaseClass13_V_10),
    .cor_phaseClass13_V_10_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_10_o),
    .cor_phaseClass13_V_10_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_10_o_ap_vld),
    .cor_phaseClass13_V_9_i(cor_phaseClass13_V_9),
    .cor_phaseClass13_V_9_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_9_o),
    .cor_phaseClass13_V_9_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_9_o_ap_vld),
    .cor_phaseClass13_V_8_i(cor_phaseClass13_V_8),
    .cor_phaseClass13_V_8_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_8_o),
    .cor_phaseClass13_V_8_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_8_o_ap_vld),
    .cor_phaseClass13_V_7_i(cor_phaseClass13_V_7),
    .cor_phaseClass13_V_7_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_7_o),
    .cor_phaseClass13_V_7_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_7_o_ap_vld),
    .cor_phaseClass13_V_6_i(cor_phaseClass13_V_6),
    .cor_phaseClass13_V_6_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_6_o),
    .cor_phaseClass13_V_6_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_6_o_ap_vld),
    .cor_phaseClass13_V_5_i(cor_phaseClass13_V_5),
    .cor_phaseClass13_V_5_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_5_o),
    .cor_phaseClass13_V_5_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_5_o_ap_vld),
    .cor_phaseClass13_V_4_i(cor_phaseClass13_V_4),
    .cor_phaseClass13_V_4_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_4_o),
    .cor_phaseClass13_V_4_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_4_o_ap_vld),
    .cor_phaseClass13_V_3_i(cor_phaseClass13_V_3),
    .cor_phaseClass13_V_3_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_3_o),
    .cor_phaseClass13_V_3_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_3_o_ap_vld),
    .cor_phaseClass13_V_2_i(cor_phaseClass13_V_2),
    .cor_phaseClass13_V_2_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_2_o),
    .cor_phaseClass13_V_2_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_2_o_ap_vld),
    .cor_phaseClass13_V_1_i(cor_phaseClass13_V_1),
    .cor_phaseClass13_V_1_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_1_o),
    .cor_phaseClass13_V_1_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_1_o_ap_vld),
    .cor_phaseClass13_V_0_i(cor_phaseClass13_V_0),
    .cor_phaseClass13_V_0_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_0_o),
    .cor_phaseClass13_V_0_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_0_o_ap_vld),
    .cor_phaseClass14_V_14_i(cor_phaseClass14_V_14),
    .cor_phaseClass14_V_14_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_14_o),
    .cor_phaseClass14_V_14_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_14_o_ap_vld),
    .cor_phaseClass14_V_15(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_15),
    .cor_phaseClass14_V_15_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_15_ap_vld),
    .cor_phaseClass14_V_13_i(cor_phaseClass14_V_13),
    .cor_phaseClass14_V_13_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_13_o),
    .cor_phaseClass14_V_13_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_13_o_ap_vld),
    .cor_phaseClass14_V_12_i(cor_phaseClass14_V_12),
    .cor_phaseClass14_V_12_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_12_o),
    .cor_phaseClass14_V_12_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_12_o_ap_vld),
    .cor_phaseClass14_V_11_i(cor_phaseClass14_V_11),
    .cor_phaseClass14_V_11_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_11_o),
    .cor_phaseClass14_V_11_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_11_o_ap_vld),
    .cor_phaseClass14_V_10_i(cor_phaseClass14_V_10),
    .cor_phaseClass14_V_10_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_10_o),
    .cor_phaseClass14_V_10_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_10_o_ap_vld),
    .cor_phaseClass14_V_9_i(cor_phaseClass14_V_9),
    .cor_phaseClass14_V_9_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_9_o),
    .cor_phaseClass14_V_9_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_9_o_ap_vld),
    .cor_phaseClass14_V_8_i(cor_phaseClass14_V_8),
    .cor_phaseClass14_V_8_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_8_o),
    .cor_phaseClass14_V_8_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_8_o_ap_vld),
    .cor_phaseClass14_V_7_i(cor_phaseClass14_V_7),
    .cor_phaseClass14_V_7_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_7_o),
    .cor_phaseClass14_V_7_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_7_o_ap_vld),
    .cor_phaseClass14_V_6_i(cor_phaseClass14_V_6),
    .cor_phaseClass14_V_6_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_6_o),
    .cor_phaseClass14_V_6_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_6_o_ap_vld),
    .cor_phaseClass14_V_5_i(cor_phaseClass14_V_5),
    .cor_phaseClass14_V_5_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_5_o),
    .cor_phaseClass14_V_5_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_5_o_ap_vld),
    .cor_phaseClass14_V_4_i(cor_phaseClass14_V_4),
    .cor_phaseClass14_V_4_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_4_o),
    .cor_phaseClass14_V_4_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_4_o_ap_vld),
    .cor_phaseClass14_V_3_i(cor_phaseClass14_V_3),
    .cor_phaseClass14_V_3_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_3_o),
    .cor_phaseClass14_V_3_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_3_o_ap_vld),
    .cor_phaseClass14_V_2_i(cor_phaseClass14_V_2),
    .cor_phaseClass14_V_2_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_2_o),
    .cor_phaseClass14_V_2_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_2_o_ap_vld),
    .cor_phaseClass14_V_1_i(cor_phaseClass14_V_1),
    .cor_phaseClass14_V_1_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_1_o),
    .cor_phaseClass14_V_1_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_1_o_ap_vld),
    .cor_phaseClass14_V_0_i(cor_phaseClass14_V_0),
    .cor_phaseClass14_V_0_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_0_o),
    .cor_phaseClass14_V_0_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_0_o_ap_vld),
    .cor_phaseClass15_V_14_i(cor_phaseClass15_V_14),
    .cor_phaseClass15_V_14_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_14_o),
    .cor_phaseClass15_V_14_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_14_o_ap_vld),
    .cor_phaseClass15_V_15(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_15),
    .cor_phaseClass15_V_15_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_15_ap_vld),
    .cor_phaseClass15_V_13_i(cor_phaseClass15_V_13),
    .cor_phaseClass15_V_13_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_13_o),
    .cor_phaseClass15_V_13_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_13_o_ap_vld),
    .cor_phaseClass15_V_12_i(cor_phaseClass15_V_12),
    .cor_phaseClass15_V_12_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_12_o),
    .cor_phaseClass15_V_12_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_12_o_ap_vld),
    .cor_phaseClass15_V_11_i(cor_phaseClass15_V_11),
    .cor_phaseClass15_V_11_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_11_o),
    .cor_phaseClass15_V_11_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_11_o_ap_vld),
    .cor_phaseClass15_V_10_i(cor_phaseClass15_V_10),
    .cor_phaseClass15_V_10_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_10_o),
    .cor_phaseClass15_V_10_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_10_o_ap_vld),
    .cor_phaseClass15_V_9_i(cor_phaseClass15_V_9),
    .cor_phaseClass15_V_9_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_9_o),
    .cor_phaseClass15_V_9_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_9_o_ap_vld),
    .cor_phaseClass15_V_8_i(cor_phaseClass15_V_8),
    .cor_phaseClass15_V_8_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_8_o),
    .cor_phaseClass15_V_8_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_8_o_ap_vld),
    .cor_phaseClass15_V_7_i(cor_phaseClass15_V_7),
    .cor_phaseClass15_V_7_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_7_o),
    .cor_phaseClass15_V_7_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_7_o_ap_vld),
    .cor_phaseClass15_V_6_i(cor_phaseClass15_V_6),
    .cor_phaseClass15_V_6_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_6_o),
    .cor_phaseClass15_V_6_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_6_o_ap_vld),
    .cor_phaseClass15_V_5_i(cor_phaseClass15_V_5),
    .cor_phaseClass15_V_5_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_5_o),
    .cor_phaseClass15_V_5_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_5_o_ap_vld),
    .cor_phaseClass15_V_4_i(cor_phaseClass15_V_4),
    .cor_phaseClass15_V_4_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_4_o),
    .cor_phaseClass15_V_4_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_4_o_ap_vld),
    .cor_phaseClass15_V_3_i(cor_phaseClass15_V_3),
    .cor_phaseClass15_V_3_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_3_o),
    .cor_phaseClass15_V_3_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_3_o_ap_vld),
    .cor_phaseClass15_V_2_i(cor_phaseClass15_V_2),
    .cor_phaseClass15_V_2_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_2_o),
    .cor_phaseClass15_V_2_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_2_o_ap_vld),
    .cor_phaseClass15_V_1_i(cor_phaseClass15_V_1),
    .cor_phaseClass15_V_1_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_1_o),
    .cor_phaseClass15_V_1_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_1_o_ap_vld),
    .cor_phaseClass15_V_0_i(cor_phaseClass15_V_0),
    .cor_phaseClass15_V_0_o(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_0_o),
    .cor_phaseClass15_V_0_o_ap_vld(StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_0_o_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_grp_correlator_fu_604_ap_start <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_reg_grp_correlator_fu_604_ap_start <= 1'b1;
        end else if ((grp_correlator_fu_604_ap_ready == 1'b1)) begin
            ap_reg_grp_correlator_fu_604_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0_V_0 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_0_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass0_V_0 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0_V_1 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_1_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass0_V_1 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0_V_10 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_10_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass0_V_10 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0_V_11 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_11_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass0_V_11 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0_V_12 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_12_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass0_V_12 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0_V_13 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_13_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass0_V_13 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0_V_14 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_14_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass0_V_14 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0_V_15 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_15_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass0_V_15 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0_V_2 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_2_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass0_V_2 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0_V_3 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_3_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass0_V_3 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0_V_4 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_4_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass0_V_4 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0_V_5 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_5_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass0_V_5 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0_V_6 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_6_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass0_V_6 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0_V_7 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_7_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass0_V_7 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0_V_8 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_8_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass0_V_8 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass0_V_9 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_9_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass0_V_9 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass0_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10_V_0 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_0_o_ap_vld))) begin
            cor_phaseClass10_V_0 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10_V_1 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_1_o_ap_vld))) begin
            cor_phaseClass10_V_1 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10_V_10 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_10_o_ap_vld))) begin
            cor_phaseClass10_V_10 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10_V_11 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_11_o_ap_vld))) begin
            cor_phaseClass10_V_11 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10_V_12 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_12_o_ap_vld))) begin
            cor_phaseClass10_V_12 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10_V_13 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_13_o_ap_vld))) begin
            cor_phaseClass10_V_13 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10_V_14 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_14_o_ap_vld))) begin
            cor_phaseClass10_V_14 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10_V_15 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_15_ap_vld))) begin
            cor_phaseClass10_V_15 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10_V_2 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_2_o_ap_vld))) begin
            cor_phaseClass10_V_2 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10_V_3 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_3_o_ap_vld))) begin
            cor_phaseClass10_V_3 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10_V_4 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_4_o_ap_vld))) begin
            cor_phaseClass10_V_4 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10_V_5 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_5_o_ap_vld))) begin
            cor_phaseClass10_V_5 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10_V_6 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_6_o_ap_vld))) begin
            cor_phaseClass10_V_6 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10_V_7 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_7_o_ap_vld))) begin
            cor_phaseClass10_V_7 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10_V_8 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_8_o_ap_vld))) begin
            cor_phaseClass10_V_8 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass10_V_9 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_9_o_ap_vld))) begin
            cor_phaseClass10_V_9 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass10_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11_V_0 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_0_o_ap_vld))) begin
            cor_phaseClass11_V_0 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11_V_1 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_1_o_ap_vld))) begin
            cor_phaseClass11_V_1 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11_V_10 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_10_o_ap_vld))) begin
            cor_phaseClass11_V_10 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11_V_11 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_11_o_ap_vld))) begin
            cor_phaseClass11_V_11 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11_V_12 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_12_o_ap_vld))) begin
            cor_phaseClass11_V_12 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11_V_13 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_13_o_ap_vld))) begin
            cor_phaseClass11_V_13 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11_V_14 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_14_o_ap_vld))) begin
            cor_phaseClass11_V_14 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11_V_15 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_15_ap_vld))) begin
            cor_phaseClass11_V_15 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11_V_2 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_2_o_ap_vld))) begin
            cor_phaseClass11_V_2 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11_V_3 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_3_o_ap_vld))) begin
            cor_phaseClass11_V_3 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11_V_4 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_4_o_ap_vld))) begin
            cor_phaseClass11_V_4 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11_V_5 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_5_o_ap_vld))) begin
            cor_phaseClass11_V_5 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11_V_6 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_6_o_ap_vld))) begin
            cor_phaseClass11_V_6 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11_V_7 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_7_o_ap_vld))) begin
            cor_phaseClass11_V_7 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11_V_8 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_8_o_ap_vld))) begin
            cor_phaseClass11_V_8 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass11_V_9 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_9_o_ap_vld))) begin
            cor_phaseClass11_V_9 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass11_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12_V_0 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_0_o_ap_vld))) begin
            cor_phaseClass12_V_0 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12_V_1 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_1_o_ap_vld))) begin
            cor_phaseClass12_V_1 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12_V_10 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_10_o_ap_vld))) begin
            cor_phaseClass12_V_10 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12_V_11 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_11_o_ap_vld))) begin
            cor_phaseClass12_V_11 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12_V_12 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_12_o_ap_vld))) begin
            cor_phaseClass12_V_12 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12_V_13 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_13_o_ap_vld))) begin
            cor_phaseClass12_V_13 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12_V_14 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_14_o_ap_vld))) begin
            cor_phaseClass12_V_14 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12_V_15 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_15_ap_vld))) begin
            cor_phaseClass12_V_15 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12_V_2 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_2_o_ap_vld))) begin
            cor_phaseClass12_V_2 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12_V_3 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_3_o_ap_vld))) begin
            cor_phaseClass12_V_3 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12_V_4 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_4_o_ap_vld))) begin
            cor_phaseClass12_V_4 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12_V_5 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_5_o_ap_vld))) begin
            cor_phaseClass12_V_5 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12_V_6 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_6_o_ap_vld))) begin
            cor_phaseClass12_V_6 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12_V_7 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_7_o_ap_vld))) begin
            cor_phaseClass12_V_7 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12_V_8 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_8_o_ap_vld))) begin
            cor_phaseClass12_V_8 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass12_V_9 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_9_o_ap_vld))) begin
            cor_phaseClass12_V_9 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass12_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13_V_0 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_0_o_ap_vld))) begin
            cor_phaseClass13_V_0 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13_V_1 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_1_o_ap_vld))) begin
            cor_phaseClass13_V_1 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13_V_10 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_10_o_ap_vld))) begin
            cor_phaseClass13_V_10 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13_V_11 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_11_o_ap_vld))) begin
            cor_phaseClass13_V_11 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13_V_12 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_12_o_ap_vld))) begin
            cor_phaseClass13_V_12 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13_V_13 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_13_o_ap_vld))) begin
            cor_phaseClass13_V_13 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13_V_14 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_14_o_ap_vld))) begin
            cor_phaseClass13_V_14 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13_V_15 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_15_ap_vld))) begin
            cor_phaseClass13_V_15 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13_V_2 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_2_o_ap_vld))) begin
            cor_phaseClass13_V_2 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13_V_3 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_3_o_ap_vld))) begin
            cor_phaseClass13_V_3 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13_V_4 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_4_o_ap_vld))) begin
            cor_phaseClass13_V_4 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13_V_5 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_5_o_ap_vld))) begin
            cor_phaseClass13_V_5 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13_V_6 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_6_o_ap_vld))) begin
            cor_phaseClass13_V_6 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13_V_7 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_7_o_ap_vld))) begin
            cor_phaseClass13_V_7 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13_V_8 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_8_o_ap_vld))) begin
            cor_phaseClass13_V_8 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass13_V_9 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_9_o_ap_vld))) begin
            cor_phaseClass13_V_9 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass13_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14_V_0 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_0_o_ap_vld))) begin
            cor_phaseClass14_V_0 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14_V_1 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_1_o_ap_vld))) begin
            cor_phaseClass14_V_1 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14_V_10 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_10_o_ap_vld))) begin
            cor_phaseClass14_V_10 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14_V_11 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_11_o_ap_vld))) begin
            cor_phaseClass14_V_11 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14_V_12 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_12_o_ap_vld))) begin
            cor_phaseClass14_V_12 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14_V_13 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_13_o_ap_vld))) begin
            cor_phaseClass14_V_13 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14_V_14 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_14_o_ap_vld))) begin
            cor_phaseClass14_V_14 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14_V_15 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_15_ap_vld))) begin
            cor_phaseClass14_V_15 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14_V_2 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_2_o_ap_vld))) begin
            cor_phaseClass14_V_2 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14_V_3 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_3_o_ap_vld))) begin
            cor_phaseClass14_V_3 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14_V_4 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_4_o_ap_vld))) begin
            cor_phaseClass14_V_4 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14_V_5 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_5_o_ap_vld))) begin
            cor_phaseClass14_V_5 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14_V_6 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_6_o_ap_vld))) begin
            cor_phaseClass14_V_6 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14_V_7 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_7_o_ap_vld))) begin
            cor_phaseClass14_V_7 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14_V_8 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_8_o_ap_vld))) begin
            cor_phaseClass14_V_8 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass14_V_9 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_9_o_ap_vld))) begin
            cor_phaseClass14_V_9 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass14_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15_V_0 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_0_o_ap_vld))) begin
            cor_phaseClass15_V_0 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15_V_1 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_1_o_ap_vld))) begin
            cor_phaseClass15_V_1 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15_V_10 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_10_o_ap_vld))) begin
            cor_phaseClass15_V_10 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15_V_11 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_11_o_ap_vld))) begin
            cor_phaseClass15_V_11 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15_V_12 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_12_o_ap_vld))) begin
            cor_phaseClass15_V_12 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15_V_13 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_13_o_ap_vld))) begin
            cor_phaseClass15_V_13 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15_V_14 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_14_o_ap_vld))) begin
            cor_phaseClass15_V_14 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15_V_15 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_15_ap_vld))) begin
            cor_phaseClass15_V_15 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15_V_2 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_2_o_ap_vld))) begin
            cor_phaseClass15_V_2 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15_V_3 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_3_o_ap_vld))) begin
            cor_phaseClass15_V_3 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15_V_4 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_4_o_ap_vld))) begin
            cor_phaseClass15_V_4 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15_V_5 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_5_o_ap_vld))) begin
            cor_phaseClass15_V_5 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15_V_6 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_6_o_ap_vld))) begin
            cor_phaseClass15_V_6 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15_V_7 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_7_o_ap_vld))) begin
            cor_phaseClass15_V_7 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15_V_8 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_8_o_ap_vld))) begin
            cor_phaseClass15_V_8 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass15_V_9 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_9_o_ap_vld))) begin
            cor_phaseClass15_V_9 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass15_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1_V_0 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_0_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass1_V_0 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1_V_1 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_1_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass1_V_1 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1_V_10 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_10_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass1_V_10 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1_V_11 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_11_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass1_V_11 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1_V_12 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_12_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass1_V_12 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1_V_13 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_13_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass1_V_13 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1_V_14 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_14_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass1_V_14 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1_V_15 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_15_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass1_V_15 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1_V_2 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_2_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass1_V_2 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1_V_3 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_3_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass1_V_3 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1_V_4 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_4_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass1_V_4 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1_V_5 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_5_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass1_V_5 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1_V_6 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_6_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass1_V_6 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1_V_7 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_7_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass1_V_7 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1_V_8 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_8_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass1_V_8 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass1_V_9 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_9_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass1_V_9 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass1_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2_V_0 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_0_o_ap_vld))) begin
            cor_phaseClass2_V_0 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2_V_1 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_1_o_ap_vld))) begin
            cor_phaseClass2_V_1 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2_V_10 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_10_o_ap_vld))) begin
            cor_phaseClass2_V_10 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2_V_11 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_11_o_ap_vld))) begin
            cor_phaseClass2_V_11 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2_V_12 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_12_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass2_V_12 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2_V_13 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_13_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass2_V_13 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2_V_14 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_14_o_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass2_V_14 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2_V_15 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_15_ap_vld) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            cor_phaseClass2_V_15 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2_V_2 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_2_o_ap_vld))) begin
            cor_phaseClass2_V_2 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2_V_3 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_3_o_ap_vld))) begin
            cor_phaseClass2_V_3 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2_V_4 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_4_o_ap_vld))) begin
            cor_phaseClass2_V_4 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2_V_5 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_5_o_ap_vld))) begin
            cor_phaseClass2_V_5 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2_V_6 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_6_o_ap_vld))) begin
            cor_phaseClass2_V_6 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2_V_7 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_7_o_ap_vld))) begin
            cor_phaseClass2_V_7 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2_V_8 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_8_o_ap_vld))) begin
            cor_phaseClass2_V_8 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass2_V_9 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_9_o_ap_vld))) begin
            cor_phaseClass2_V_9 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass2_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3_V_0 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_0_o_ap_vld))) begin
            cor_phaseClass3_V_0 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3_V_1 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_1_o_ap_vld))) begin
            cor_phaseClass3_V_1 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3_V_10 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_10_o_ap_vld))) begin
            cor_phaseClass3_V_10 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3_V_11 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_11_o_ap_vld))) begin
            cor_phaseClass3_V_11 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3_V_12 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_12_o_ap_vld))) begin
            cor_phaseClass3_V_12 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3_V_13 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_13_o_ap_vld))) begin
            cor_phaseClass3_V_13 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3_V_14 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_14_o_ap_vld))) begin
            cor_phaseClass3_V_14 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3_V_15 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_15_ap_vld))) begin
            cor_phaseClass3_V_15 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3_V_2 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_2_o_ap_vld))) begin
            cor_phaseClass3_V_2 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3_V_3 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_3_o_ap_vld))) begin
            cor_phaseClass3_V_3 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3_V_4 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_4_o_ap_vld))) begin
            cor_phaseClass3_V_4 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3_V_5 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_5_o_ap_vld))) begin
            cor_phaseClass3_V_5 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3_V_6 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_6_o_ap_vld))) begin
            cor_phaseClass3_V_6 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3_V_7 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_7_o_ap_vld))) begin
            cor_phaseClass3_V_7 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3_V_8 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_8_o_ap_vld))) begin
            cor_phaseClass3_V_8 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass3_V_9 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_9_o_ap_vld))) begin
            cor_phaseClass3_V_9 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass3_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4_V_0 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_0_o_ap_vld))) begin
            cor_phaseClass4_V_0 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4_V_1 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_1_o_ap_vld))) begin
            cor_phaseClass4_V_1 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4_V_10 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_10_o_ap_vld))) begin
            cor_phaseClass4_V_10 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4_V_11 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_11_o_ap_vld))) begin
            cor_phaseClass4_V_11 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4_V_12 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_12_o_ap_vld))) begin
            cor_phaseClass4_V_12 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4_V_13 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_13_o_ap_vld))) begin
            cor_phaseClass4_V_13 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4_V_14 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_14_o_ap_vld))) begin
            cor_phaseClass4_V_14 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4_V_15 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_15_ap_vld))) begin
            cor_phaseClass4_V_15 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4_V_2 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_2_o_ap_vld))) begin
            cor_phaseClass4_V_2 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4_V_3 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_3_o_ap_vld))) begin
            cor_phaseClass4_V_3 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4_V_4 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_4_o_ap_vld))) begin
            cor_phaseClass4_V_4 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4_V_5 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_5_o_ap_vld))) begin
            cor_phaseClass4_V_5 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4_V_6 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_6_o_ap_vld))) begin
            cor_phaseClass4_V_6 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4_V_7 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_7_o_ap_vld))) begin
            cor_phaseClass4_V_7 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4_V_8 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_8_o_ap_vld))) begin
            cor_phaseClass4_V_8 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass4_V_9 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_9_o_ap_vld))) begin
            cor_phaseClass4_V_9 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass4_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5_V_0 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_0_o_ap_vld))) begin
            cor_phaseClass5_V_0 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5_V_1 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_1_o_ap_vld))) begin
            cor_phaseClass5_V_1 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5_V_10 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_10_o_ap_vld))) begin
            cor_phaseClass5_V_10 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5_V_11 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_11_o_ap_vld))) begin
            cor_phaseClass5_V_11 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5_V_12 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_12_o_ap_vld))) begin
            cor_phaseClass5_V_12 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5_V_13 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_13_o_ap_vld))) begin
            cor_phaseClass5_V_13 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5_V_14 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_14_o_ap_vld))) begin
            cor_phaseClass5_V_14 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5_V_15 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_15_ap_vld))) begin
            cor_phaseClass5_V_15 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5_V_2 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_2_o_ap_vld))) begin
            cor_phaseClass5_V_2 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5_V_3 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_3_o_ap_vld))) begin
            cor_phaseClass5_V_3 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5_V_4 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_4_o_ap_vld))) begin
            cor_phaseClass5_V_4 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5_V_5 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_5_o_ap_vld))) begin
            cor_phaseClass5_V_5 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5_V_6 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_6_o_ap_vld))) begin
            cor_phaseClass5_V_6 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5_V_7 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_7_o_ap_vld))) begin
            cor_phaseClass5_V_7 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5_V_8 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_8_o_ap_vld))) begin
            cor_phaseClass5_V_8 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass5_V_9 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_9_o_ap_vld))) begin
            cor_phaseClass5_V_9 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass5_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6_V_0 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_0_o_ap_vld))) begin
            cor_phaseClass6_V_0 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6_V_1 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_1_o_ap_vld))) begin
            cor_phaseClass6_V_1 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6_V_10 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_10_o_ap_vld))) begin
            cor_phaseClass6_V_10 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6_V_11 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_11_o_ap_vld))) begin
            cor_phaseClass6_V_11 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6_V_12 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_12_o_ap_vld))) begin
            cor_phaseClass6_V_12 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6_V_13 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_13_o_ap_vld))) begin
            cor_phaseClass6_V_13 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6_V_14 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_14_o_ap_vld))) begin
            cor_phaseClass6_V_14 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6_V_15 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_15_ap_vld))) begin
            cor_phaseClass6_V_15 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6_V_2 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_2_o_ap_vld))) begin
            cor_phaseClass6_V_2 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6_V_3 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_3_o_ap_vld))) begin
            cor_phaseClass6_V_3 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6_V_4 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_4_o_ap_vld))) begin
            cor_phaseClass6_V_4 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6_V_5 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_5_o_ap_vld))) begin
            cor_phaseClass6_V_5 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6_V_6 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_6_o_ap_vld))) begin
            cor_phaseClass6_V_6 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6_V_7 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_7_o_ap_vld))) begin
            cor_phaseClass6_V_7 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6_V_8 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_8_o_ap_vld))) begin
            cor_phaseClass6_V_8 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass6_V_9 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_9_o_ap_vld))) begin
            cor_phaseClass6_V_9 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass6_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7_V_0 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_0_o_ap_vld))) begin
            cor_phaseClass7_V_0 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7_V_1 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_1_o_ap_vld))) begin
            cor_phaseClass7_V_1 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7_V_10 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_10_o_ap_vld))) begin
            cor_phaseClass7_V_10 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7_V_11 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_11_o_ap_vld))) begin
            cor_phaseClass7_V_11 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7_V_12 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_12_o_ap_vld))) begin
            cor_phaseClass7_V_12 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7_V_13 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_13_o_ap_vld))) begin
            cor_phaseClass7_V_13 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7_V_14 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_14_o_ap_vld))) begin
            cor_phaseClass7_V_14 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7_V_15 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_15_ap_vld))) begin
            cor_phaseClass7_V_15 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7_V_2 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_2_o_ap_vld))) begin
            cor_phaseClass7_V_2 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7_V_3 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_3_o_ap_vld))) begin
            cor_phaseClass7_V_3 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7_V_4 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_4_o_ap_vld))) begin
            cor_phaseClass7_V_4 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7_V_5 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_5_o_ap_vld))) begin
            cor_phaseClass7_V_5 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7_V_6 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_6_o_ap_vld))) begin
            cor_phaseClass7_V_6 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7_V_7 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_7_o_ap_vld))) begin
            cor_phaseClass7_V_7 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7_V_8 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_8_o_ap_vld))) begin
            cor_phaseClass7_V_8 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass7_V_9 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_9_o_ap_vld))) begin
            cor_phaseClass7_V_9 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass7_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8_V_0 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_0_o_ap_vld))) begin
            cor_phaseClass8_V_0 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8_V_1 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_1_o_ap_vld))) begin
            cor_phaseClass8_V_1 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8_V_10 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_10_o_ap_vld))) begin
            cor_phaseClass8_V_10 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8_V_11 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_11_o_ap_vld))) begin
            cor_phaseClass8_V_11 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8_V_12 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_12_o_ap_vld))) begin
            cor_phaseClass8_V_12 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8_V_13 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_13_o_ap_vld))) begin
            cor_phaseClass8_V_13 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8_V_14 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_14_o_ap_vld))) begin
            cor_phaseClass8_V_14 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8_V_15 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_15_ap_vld))) begin
            cor_phaseClass8_V_15 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8_V_2 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_2_o_ap_vld))) begin
            cor_phaseClass8_V_2 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8_V_3 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_3_o_ap_vld))) begin
            cor_phaseClass8_V_3 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8_V_4 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_4_o_ap_vld))) begin
            cor_phaseClass8_V_4 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8_V_5 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_5_o_ap_vld))) begin
            cor_phaseClass8_V_5 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8_V_6 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_6_o_ap_vld))) begin
            cor_phaseClass8_V_6 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8_V_7 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_7_o_ap_vld))) begin
            cor_phaseClass8_V_7 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8_V_8 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_8_o_ap_vld))) begin
            cor_phaseClass8_V_8 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass8_V_9 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_9_o_ap_vld))) begin
            cor_phaseClass8_V_9 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass8_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9_V_0 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_0_o_ap_vld))) begin
            cor_phaseClass9_V_0 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_0_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9_V_1 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_1_o_ap_vld))) begin
            cor_phaseClass9_V_1 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_1_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9_V_10 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_10_o_ap_vld))) begin
            cor_phaseClass9_V_10 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_10_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9_V_11 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_11_o_ap_vld))) begin
            cor_phaseClass9_V_11 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_11_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9_V_12 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_12_o_ap_vld))) begin
            cor_phaseClass9_V_12 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_12_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9_V_13 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_13_o_ap_vld))) begin
            cor_phaseClass9_V_13 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_13_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9_V_14 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_14_o_ap_vld))) begin
            cor_phaseClass9_V_14 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_14_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9_V_15 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_15_ap_vld))) begin
            cor_phaseClass9_V_15 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9_V_2 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_2_o_ap_vld))) begin
            cor_phaseClass9_V_2 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_2_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9_V_3 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_3_o_ap_vld))) begin
            cor_phaseClass9_V_3 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_3_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9_V_4 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_4_o_ap_vld))) begin
            cor_phaseClass9_V_4 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_4_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9_V_5 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_5_o_ap_vld))) begin
            cor_phaseClass9_V_5 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_5_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9_V_6 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_6_o_ap_vld))) begin
            cor_phaseClass9_V_6 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_6_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9_V_7 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_7_o_ap_vld))) begin
            cor_phaseClass9_V_7 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_7_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9_V_8 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_8_o_ap_vld))) begin
            cor_phaseClass9_V_8 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_8_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        cor_phaseClass9_V_9 <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_9_o_ap_vld))) begin
            cor_phaseClass9_V_9 <= StgValue_18_shiftPhaseClass_fu_1121_cor_phaseClass9_V_9_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        currentState <= 1'd0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage3_11001) & (start_V_read_read_fu_588_p2 == 1'd1) & (currentState_load_reg_1705 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (currentState_load_load_fu_1646_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1)))) begin
            currentState <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        i_data_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((i_data_data_V_0_ack_out == 1'b1) & (i_data_data_V_0_vld_out == 1'b1))) begin
            i_data_data_V_0_sel_rd <= ~i_data_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        i_data_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((i_data_data_V_0_ack_in == 1'b1) & (i_data_data_V_0_vld_in == 1'b1))) begin
            i_data_data_V_0_sel_wr <= ~i_data_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        i_data_data_V_0_state <= 2'd0;
    end else begin
        if ((((i_data_data_V_0_vld_in == 1'b0) & (i_data_data_V_0_state == 2'd2)) | ((i_data_data_V_0_vld_in == 1'b0) & (i_data_data_V_0_state == 2'd3) & (i_data_data_V_0_ack_out == 1'b1)))) begin
            i_data_data_V_0_state <= 2'd2;
        end else if ((((i_data_data_V_0_ack_out == 1'b0) & (i_data_data_V_0_state == 2'd1)) | ((i_data_data_V_0_ack_out == 1'b0) & (i_data_data_V_0_state == 2'd3) & (i_data_data_V_0_vld_in == 1'b1)))) begin
            i_data_data_V_0_state <= 2'd1;
        end else if (((~((i_data_data_V_0_vld_in == 1'b0) & (i_data_data_V_0_ack_out == 1'b1)) & ~((i_data_data_V_0_ack_out == 1'b0) & (i_data_data_V_0_vld_in == 1'b1)) & (i_data_data_V_0_state == 2'd3)) | ((i_data_data_V_0_state == 2'd1) & (i_data_data_V_0_ack_out == 1'b1)) | ((i_data_data_V_0_state == 2'd2) & (i_data_data_V_0_vld_in == 1'b1)))) begin
            i_data_data_V_0_state <= 2'd3;
        end else begin
            i_data_data_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        i_data_last_V_0_sel_rd <= 1'b0;
    end else begin
        if (((i_data_last_V_0_ack_out == 1'b1) & (i_data_last_V_0_vld_out == 1'b1))) begin
            i_data_last_V_0_sel_rd <= ~i_data_last_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        i_data_last_V_0_sel_wr <= 1'b0;
    end else begin
        if (((i_data_last_V_0_ack_in == 1'b1) & (i_data_last_V_0_vld_in == 1'b1))) begin
            i_data_last_V_0_sel_wr <= ~i_data_last_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        i_data_last_V_0_state <= 2'd0;
    end else begin
        if ((((i_data_last_V_0_state == 2'd2) & (i_data_last_V_0_vld_in == 1'b0)) | ((i_data_last_V_0_state == 2'd3) & (i_data_last_V_0_vld_in == 1'b0) & (i_data_last_V_0_ack_out == 1'b1)))) begin
            i_data_last_V_0_state <= 2'd2;
        end else if ((((i_data_last_V_0_state == 2'd3) & (i_data_last_V_0_ack_out == 1'b0) & (i_data_last_V_0_vld_in == 1'b1)) | ((i_data_last_V_0_state == 2'd1) & (i_data_last_V_0_ack_out == 1'b0)))) begin
            i_data_last_V_0_state <= 2'd1;
        end else if ((((i_data_last_V_0_state == 2'd2) & (i_data_last_V_0_vld_in == 1'b1)) | (~((i_data_last_V_0_vld_in == 1'b0) & (i_data_last_V_0_ack_out == 1'b1)) & ~((i_data_last_V_0_ack_out == 1'b0) & (i_data_last_V_0_vld_in == 1'b1)) & (i_data_last_V_0_state == 2'd3)) | ((i_data_last_V_0_state == 2'd1) & (i_data_last_V_0_ack_out == 1'b1)))) begin
            i_data_last_V_0_state <= 2'd3;
        end else begin
            i_data_last_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        loadCount_V <= 32'd0;
    end else begin
        if ((1'b1 == ap_condition_2184)) begin
            if ((ap_reg_pp0_iter1_currentState_load_reg_1705 == 1'd1)) begin
                loadCount_V <= tmp_2_fu_1679_p2;
            end else if (((start_V_read_reg_1719 == 1'd1) & (ap_reg_pp0_iter1_currentState_load_reg_1705 == 1'd0))) begin
                loadCount_V <= 32'd0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        o_data_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((o_data_data_V_1_ack_out == 1'b1) & (o_data_data_V_1_vld_out == 1'b1))) begin
            o_data_data_V_1_sel_rd <= ~o_data_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        o_data_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((o_data_data_V_1_ack_in == 1'b1) & (o_data_data_V_1_vld_in == 1'b1))) begin
            o_data_data_V_1_sel_wr <= ~o_data_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        o_data_data_V_1_state <= 2'd0;
    end else begin
        if ((((o_data_data_V_1_state == 2'd2) & (o_data_data_V_1_vld_in == 1'b0)) | ((o_data_data_V_1_state == 2'd3) & (o_data_data_V_1_vld_in == 1'b0) & (o_data_data_V_1_ack_out == 1'b1)))) begin
            o_data_data_V_1_state <= 2'd2;
        end else if ((((o_data_data_V_1_state == 2'd1) & (o_data_data_V_1_ack_out == 1'b0)) | ((o_data_data_V_1_state == 2'd3) & (o_data_data_V_1_ack_out == 1'b0) & (o_data_data_V_1_vld_in == 1'b1)))) begin
            o_data_data_V_1_state <= 2'd1;
        end else if (((~((o_data_data_V_1_vld_in == 1'b0) & (o_data_data_V_1_ack_out == 1'b1)) & ~((o_data_data_V_1_ack_out == 1'b0) & (o_data_data_V_1_vld_in == 1'b1)) & (o_data_data_V_1_state == 2'd3)) | ((o_data_data_V_1_state == 2'd1) & (o_data_data_V_1_ack_out == 1'b1)) | ((o_data_data_V_1_state == 2'd2) & (o_data_data_V_1_vld_in == 1'b1)))) begin
            o_data_data_V_1_state <= 2'd3;
        end else begin
            o_data_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        o_data_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((o_data_last_V_1_ack_out == 1'b1) & (o_data_last_V_1_vld_out == 1'b1))) begin
            o_data_last_V_1_sel_rd <= ~o_data_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        o_data_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((o_data_last_V_1_ack_in == 1'b1) & (o_data_last_V_1_vld_in == 1'b1))) begin
            o_data_last_V_1_sel_wr <= ~o_data_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        o_data_last_V_1_state <= 2'd0;
    end else begin
        if ((((o_data_last_V_1_state == 2'd2) & (o_data_last_V_1_vld_in == 1'b0)) | ((o_data_last_V_1_state == 2'd3) & (o_data_last_V_1_vld_in == 1'b0) & (o_data_last_V_1_ack_out == 1'b1)))) begin
            o_data_last_V_1_state <= 2'd2;
        end else if ((((o_data_last_V_1_state == 2'd1) & (o_data_last_V_1_ack_out == 1'b0)) | ((o_data_last_V_1_state == 2'd3) & (o_data_last_V_1_ack_out == 1'b0) & (o_data_last_V_1_vld_in == 1'b1)))) begin
            o_data_last_V_1_state <= 2'd1;
        end else if (((~((o_data_last_V_1_vld_in == 1'b0) & (o_data_last_V_1_ack_out == 1'b1)) & ~((o_data_last_V_1_ack_out == 1'b0) & (o_data_last_V_1_vld_in == 1'b1)) & (o_data_last_V_1_state == 2'd3)) | ((o_data_last_V_1_state == 2'd1) & (o_data_last_V_1_ack_out == 1'b1)) | ((o_data_last_V_1_state == 2'd2) & (o_data_last_V_1_vld_in == 1'b1)))) begin
            o_data_last_V_1_state <= 2'd3;
        end else begin
            o_data_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_currentState_load_reg_1705 <= currentState_load_reg_1705;
        currentState_load_reg_1705 <= currentState;
    end
end

always @ (posedge ap_clk) begin
    if ((i_data_data_V_0_load_A == 1'b1)) begin
        i_data_data_V_0_payload_A <= i_data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((i_data_data_V_0_load_B == 1'b1)) begin
        i_data_data_V_0_payload_B <= i_data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((i_data_last_V_0_load_A == 1'b1)) begin
        i_data_last_V_0_payload_A <= i_data_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((i_data_last_V_0_load_B == 1'b1)) begin
        i_data_last_V_0_payload_B <= i_data_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        i_data_last_V_tmp_reg_1714 <= i_data_last_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if ((o_data_data_V_1_load_A == 1'b1)) begin
        o_data_data_V_1_payload_A <= o_data_data_V_tmp_fu_1696_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((o_data_data_V_1_load_B == 1'b1)) begin
        o_data_data_V_1_payload_B <= o_data_data_V_tmp_fu_1696_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((o_data_last_V_1_load_A == 1'b1)) begin
        o_data_last_V_1_payload_A <= i_data_last_V_tmp_reg_1714;
    end
end

always @ (posedge ap_clk) begin
    if ((o_data_last_V_1_load_B == 1'b1)) begin
        o_data_last_V_1_payload_B <= i_data_last_V_tmp_reg_1714;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        op_V_assign_reg_1723 <= grp_correlator_fu_604_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        phaseClass_V_read_reg_1709 <= phaseClass_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        start_V_read_reg_1719 <= start_V;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_correlator_fu_604_ap_ce = 1'b1;
    end else begin
        grp_correlator_fu_604_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        i_data_TDATA_blk_n = i_data_data_V_0_state[1'd0];
    end else begin
        i_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        i_data_data_V_0_ack_out = 1'b1;
    end else begin
        i_data_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((i_data_data_V_0_sel == 1'b1)) begin
        i_data_data_V_0_data_out = i_data_data_V_0_payload_B;
    end else begin
        i_data_data_V_0_data_out = i_data_data_V_0_payload_A;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (currentState_load_reg_1705 == 1'd1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        i_data_last_V_0_ack_out = 1'b1;
    end else begin
        i_data_last_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((i_data_last_V_0_sel == 1'b1)) begin
        i_data_last_V_0_data_out = i_data_last_V_0_payload_B;
    end else begin
        i_data_last_V_0_data_out = i_data_last_V_0_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_reg_pp0_iter1_currentState_load_reg_1705 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2) & (ap_reg_pp0_iter1_currentState_load_reg_1705 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        o_data_TDATA_blk_n = o_data_data_V_1_state[1'd1];
    end else begin
        o_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((o_data_data_V_1_sel == 1'b1)) begin
        o_data_data_V_1_data_out = o_data_data_V_1_payload_B;
    end else begin
        o_data_data_V_1_data_out = o_data_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_reg_pp0_iter1_currentState_load_reg_1705 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        o_data_data_V_1_vld_in = 1'b1;
    end else begin
        o_data_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((o_data_last_V_1_sel == 1'b1)) begin
        o_data_last_V_1_data_out = o_data_last_V_1_payload_B;
    end else begin
        o_data_last_V_1_data_out = o_data_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_reg_pp0_iter1_currentState_load_reg_1705 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        o_data_last_V_1_vld_in = 1'b1;
    end else begin
        o_data_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign StgValue_18_shiftPhaseClass_fu_1121_newValue_V = i_data_data_V_0_data_out[15:0];

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((1'b1 == ap_block_state6_io) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b1 == ap_block_state6_io) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((o_data_last_V_1_ack_in == 1'b0) | (o_data_data_V_1_ack_in == 1'b0))) | ((currentState_load_reg_1705 == 1'd1) & (i_data_data_V_0_vld_out == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state7_io) | (o_data_last_V_1_ack_in == 1'b0) | (o_data_data_V_1_ack_in == 1'b0))) | ((currentState_load_reg_1705 == 1'd1) & (i_data_data_V_0_vld_out == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state7_io) | (o_data_last_V_1_ack_in == 1'b0) | (o_data_data_V_1_ack_in == 1'b0))) | ((currentState_load_reg_1705 == 1'd1) & (i_data_data_V_0_vld_out == 1'b0) & (1'b1 == 1'b1)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((currentState_load_reg_1705 == 1'd1) & (i_data_data_V_0_vld_out == 1'b0));
end

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_io = ((ap_reg_pp0_iter1_currentState_load_reg_1705 == 1'd1) & (o_data_data_V_1_ack_in == 1'b0));
end

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_io = ((ap_reg_pp0_iter1_currentState_load_reg_1705 == 1'd1) & (o_data_data_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage2_iter1 = ((o_data_last_V_1_ack_in == 1'b0) | (o_data_data_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_condition_2184 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign currentState_load_load_fu_1646_p1 = currentState;

assign grp_correlator_fu_604_ap_start = ap_reg_grp_correlator_fu_604_ap_start;

assign i_data_TREADY = i_data_last_V_0_state[1'd1];

assign i_data_data_V_0_ack_in = i_data_data_V_0_state[1'd1];

assign i_data_data_V_0_load_A = (i_data_data_V_0_state_cmp_full & ~i_data_data_V_0_sel_wr);

assign i_data_data_V_0_load_B = (i_data_data_V_0_state_cmp_full & i_data_data_V_0_sel_wr);

assign i_data_data_V_0_sel = i_data_data_V_0_sel_rd;

assign i_data_data_V_0_state_cmp_full = ((i_data_data_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign i_data_data_V_0_vld_in = i_data_TVALID;

assign i_data_data_V_0_vld_out = i_data_data_V_0_state[1'd0];

assign i_data_last_V_0_ack_in = i_data_last_V_0_state[1'd1];

assign i_data_last_V_0_load_A = (i_data_last_V_0_state_cmp_full & ~i_data_last_V_0_sel_wr);

assign i_data_last_V_0_load_B = (i_data_last_V_0_state_cmp_full & i_data_last_V_0_sel_wr);

assign i_data_last_V_0_sel = i_data_last_V_0_sel_rd;

assign i_data_last_V_0_state_cmp_full = ((i_data_last_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign i_data_last_V_0_vld_in = i_data_TVALID;

assign i_data_last_V_0_vld_out = i_data_last_V_0_state[1'd0];

assign o_data_TDATA = o_data_data_V_1_data_out;

assign o_data_TLAST = o_data_last_V_1_data_out;

assign o_data_TVALID = o_data_last_V_1_state[1'd0];

assign o_data_data_V_1_ack_in = o_data_data_V_1_state[1'd1];

assign o_data_data_V_1_ack_out = o_data_TREADY;

assign o_data_data_V_1_load_A = (o_data_data_V_1_state_cmp_full & ~o_data_data_V_1_sel_wr);

assign o_data_data_V_1_load_B = (o_data_data_V_1_state_cmp_full & o_data_data_V_1_sel_wr);

assign o_data_data_V_1_sel = o_data_data_V_1_sel_rd;

assign o_data_data_V_1_state_cmp_full = ((o_data_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign o_data_data_V_1_vld_out = o_data_data_V_1_state[1'd0];

assign o_data_data_V_tmp_fu_1696_p3 = ((tmp_3_fu_1691_p2[0:0] === 1'b1) ? tmp_2_fu_1679_p2 : 32'd0);

assign o_data_last_V_1_ack_in = o_data_last_V_1_state[1'd1];

assign o_data_last_V_1_ack_out = o_data_TREADY;

assign o_data_last_V_1_load_A = (o_data_last_V_1_state_cmp_full & ~o_data_last_V_1_sel_wr);

assign o_data_last_V_1_load_B = (o_data_last_V_1_state_cmp_full & o_data_last_V_1_sel_wr);

assign o_data_last_V_1_sel = o_data_last_V_1_sel_rd;

assign o_data_last_V_1_state_cmp_full = ((o_data_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign o_data_last_V_1_vld_out = o_data_last_V_1_state[1'd0];

assign start_V_read_read_fu_588_p2 = start_V;

assign tmp_2_fu_1679_p2 = (32'd32 + loadCount_V);

assign tmp_3_fu_1691_p2 = (($signed(op_V_assign_reg_1723) > $signed(16'd6400)) ? 1'b1 : 1'b0);

endmodule //correlateTop
