{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1380862894234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1380862894234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 13:01:33 2013 " "Processing started: Fri Oct 04 13:01:33 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1380862894234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1380862894234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off savemod_demo -c savemod_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off savemod_demo -c savemod_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1380862894234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1380862894718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pushshift_savemod/pushshift_savemod.v 1 1 " "Found 1 design units, including 1 entities, in source file pushshift_savemod/pushshift_savemod.v" { { "Info" "ISGN_ENTITY_NAME" "1 pushshift_savemod " "Found entity 1: pushshift_savemod" {  } { { "pushshift_savemod/pushshift_savemod.v" "" { Text "C:/FPGA_Story_Drive/Experiment/Experiment15/pushshift_savemod/pushshift_savemod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380862895328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380862895328 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "smg_encode_immdmod.v(32) " "Verilog HDL warning at smg_encode_immdmod.v(32): extended using \"x\" or \"z\"" {  } { { "smg_basemod/smg_encode_immdmod.v" "" { Text "C:/FPGA_Story_Drive/Experiment/Experiment15/smg_basemod/smg_encode_immdmod.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1380862895343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_basemod/smg_encode_immdmod.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_basemod/smg_encode_immdmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_encode_immdmod " "Found entity 1: smg_encode_immdmod" {  } { { "smg_basemod/smg_encode_immdmod.v" "" { Text "C:/FPGA_Story_Drive/Experiment/Experiment15/smg_basemod/smg_encode_immdmod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380862895343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380862895343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_basemod/smg_funcmod.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_basemod/smg_funcmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_funcmod " "Found entity 1: smg_funcmod" {  } { { "smg_basemod/smg_funcmod.v" "" { Text "C:/FPGA_Story_Drive/Experiment/Experiment15/smg_basemod/smg_funcmod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380862895359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380862895359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_basemod/smg_basemod.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_basemod/smg_basemod.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_basemod " "Found entity 1: smg_basemod" {  } { { "smg_basemod/smg_basemod.v" "" { Text "C:/FPGA_Story_Drive/Experiment/Experiment15/smg_basemod/smg_basemod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380862895359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380862895359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "savemod_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file savemod_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 savemod_demo " "Found entity 1: savemod_demo" {  } { { "savemod_demo.v" "" { Text "C:/FPGA_Story_Drive/Experiment/Experiment15/savemod_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380862895359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380862895359 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D1 pushshift_savemod.v(15) " "Verilog HDL error at pushshift_savemod.v(15): object \"D1\" is not declared" {  } { { "pushshift_savemod/pushshift_savemod.v" "" { Text "C:/FPGA_Story_Drive/Experiment/Experiment15/pushshift_savemod/pushshift_savemod.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1380862895359 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D2 pushshift_savemod.v(15) " "Verilog HDL error at pushshift_savemod.v(15): object \"D2\" is not declared" {  } { { "pushshift_savemod/pushshift_savemod.v" "" { Text "C:/FPGA_Story_Drive/Experiment/Experiment15/pushshift_savemod/pushshift_savemod.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1380862895359 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D3 pushshift_savemod.v(15) " "Verilog HDL error at pushshift_savemod.v(15): object \"D3\" is not declared" {  } { { "pushshift_savemod/pushshift_savemod.v" "" { Text "C:/FPGA_Story_Drive/Experiment/Experiment15/pushshift_savemod/pushshift_savemod.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1 1380862895359 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA_Story_Drive/Experiment/Experiment15/output_files/savemod_demo.map.smsg " "Generated suppressed messages file C:/FPGA_Story_Drive/Experiment/Experiment15/output_files/savemod_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1380862895515 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1380862895671 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 04 13:01:35 2013 " "Processing ended: Fri Oct 04 13:01:35 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1380862895671 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1380862895671 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1380862895671 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1380862895671 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1380862896437 ""}
