// Seed: 3997081524
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2
);
  reg id_4;
  assign id_4 = id_0;
  always_latch @(id_1 or negedge -1) id_4 = -1'b0;
endmodule
module module_1 #(
    parameter id_1  = 32'd17,
    parameter id_18 = 32'd97,
    parameter id_3  = 32'd71
) (
    output tri1 id_0,
    input supply0 _id_1,
    input tri1 id_2,
    input wire _id_3,
    input wand id_4,
    input supply1 id_5,
    output wor id_6,
    input supply1 id_7,
    output supply0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    output tri0 id_11,
    output tri id_12,
    output tri1 id_13,
    output tri0 id_14,
    output tri1 id_15
);
  wire id_17;
  parameter id_18 = -1;
  logic id_19 = "";
  module_0 modCall_1 (
      id_4,
      id_5,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire [id_3 : 1 'b0 -  id_1] id_20;
  wire id_21;
  assign id_11 = id_3;
  defparam id_18.id_18 = id_18;
endmodule
