
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../PARSEC/parsec_2.1.raytrace.simlarge.prebuilt.drop_250M.length_250M.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000003 cycles: 2878882 heartbeat IPC: 3.47357 cumulative IPC: 3.47357 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5756971 heartbeat IPC: 3.47453 cumulative IPC: 3.47405 (Simulation time: 0 hr 0 min 26 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 8635732 heartbeat IPC: 3.47372 cumulative IPC: 3.47394 (Simulation time: 0 hr 0 min 38 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 11515522 heartbeat IPC: 3.47248 cumulative IPC: 3.47357 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 14395676 heartbeat IPC: 3.47204 cumulative IPC: 3.47327 (Simulation time: 0 hr 1 min 3 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 14395677 (Simulation time: 0 hr 1 min 3 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 35286557 heartbeat IPC: 0.478678 cumulative IPC: 0.478678 (Simulation time: 0 hr 1 min 20 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 56223028 heartbeat IPC: 0.477635 cumulative IPC: 0.478156 (Simulation time: 0 hr 1 min 38 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 77147811 heartbeat IPC: 0.477902 cumulative IPC: 0.478071 (Simulation time: 0 hr 1 min 56 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 98077038 heartbeat IPC: 0.477801 cumulative IPC: 0.478004 (Simulation time: 0 hr 2 min 14 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 118987916 heartbeat IPC: 0.47822 cumulative IPC: 0.478047 (Simulation time: 0 hr 2 min 31 sec) 
Finished CPU 0 instructions: 50000000 cycles: 104592241 cumulative IPC: 0.478047 (Simulation time: 0 hr 2 min 31 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.478047 instructions: 50000000 cycles: 104592241
ITLB TOTAL     ACCESS:    8041205  HIT:    8040773  MISS:        432  HIT %:    99.9946  MISS %: 0.00537233   MPKI: 0.00864
ITLB LOAD TRANSLATION ACCESS:    8041205  HIT:    8040773  MISS:        432  HIT %:    99.9946  MISS %: 0.00537233   MPKI: 0.00864
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 9 cycles
ITLB RQ	ACCESS:    9596524	FORWARD:          0	MERGED:    1555209	TO_CACHE:    8041315

DTLB TOTAL     ACCESS:   11310557  HIT:   11307803  MISS:       2754  HIT %:    99.9757  MISS %:  0.0243489   MPKI: 0.05508
DTLB LOAD TRANSLATION ACCESS:   11310557  HIT:   11307803  MISS:       2754  HIT %:    99.9757  MISS %:  0.0243489   MPKI: 0.05508
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.95134 cycles
DTLB RQ	ACCESS:   14679972	FORWARD:          0	MERGED:    3369415	TO_CACHE:   11310557

STLB TOTAL     ACCESS:       3186  HIT:       3166  MISS:         20  HIT %:    99.3723  MISS %:   0.627746   MPKI: 0.0004
STLB LOAD TRANSLATION ACCESS:       3186  HIT:       3166  MISS:         20  HIT %:    99.3723  MISS %:   0.627746   MPKI: 0.0004
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 131 cycles
STLB RQ	ACCESS:       3186	FORWARD:          0	MERGED:          0	TO_CACHE:       3186

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   14679539  HIT:   14678239  MISS:       1300  HIT %:    99.9911  MISS %: 0.00885586   MPKI: 0.026
L1D LOAD      ACCESS:    7720085  HIT:    7720085  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1D RFO       ACCESS:    6959454  HIT:    6958154  MISS:       1300  HIT %:    99.9813  MISS %:  0.0186796   MPKI: 0.026
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 117 cycles
L1D RQ	ACCESS:   10883700	FORWARD:          0	MERGED:    2811742	TO_CACHE:    7720085
L1D WQ	ACCESS:    7032955	FORWARD:     351873	MERGED:      73068	TO_CACHE:    6959887

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    9596525  HIT:    9596525  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:    9596525  HIT:    9596525  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:   14270884	FORWARD:          0	MERGED:    4674360	TO_CACHE:    9596524

BTB TOTAL     ACCESS:    6762668  HIT:    6517919  MISS:     244749  HIT %:    96.3809  MISS %:    3.61912   MPKI: 4.89498
BTB BRANCH_DIRECT_JUMP	ACCESS:    1157343  HIT:    1157292  MISS:         51
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    3710801  HIT:    3710689  MISS:        112
BTB BRANCH_DIRECT_CALL	ACCESS:     919488  HIT:     919433  MISS:         55
BTB BRANCH_INDIRECT_CALL	ACCESS:      27774  HIT:      27768  MISS:          6
BTB BRANCH_RETURN	ACCESS:     947262  HIT:     702737  MISS:     244525
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:       2620  HIT:       1318  MISS:       1302  HIT %:    50.3053  MISS %:    49.6947   MPKI: 0.02604
L2C RFO       ACCESS:       1300  HIT:          0  MISS:       1300  HIT %:          0  MISS %:        100   MPKI: 0.026
L2C WRITEBACK ACCESS:       1300  HIT:       1300  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C LOAD TRANSLATION ACCESS:         20  HIT:         18  MISS:          2  HIT %:         90  MISS %:         10   MPKI: 4e-05
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 102.151 cycles
L2C RQ	ACCESS:       1320	FORWARD:          0	MERGED:          0	TO_CACHE:       1320
L2C WQ	ACCESS:       1300	FORWARD:          0	MERGED:          0	TO_CACHE:       1300

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 0
L2C Data Evicting Data 0
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 0
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 LOAD TRANSLATION ACCESS:         20  HIT:         20  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:       1302  HIT:          0  MISS:       1302  HIT %:          0  MISS %:        100   MPKI: 0.02604
LLC RFO       ACCESS:       1300  HIT:          0  MISS:       1300  HIT %:          0  MISS %:        100   MPKI: 0.026
LLC LOAD TRANSLATION ACCESS:          2  HIT:          0  MISS:          2  HIT %:          0  MISS %:        100   MPKI: 4e-05
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 72.1505 cycles
LLC RQ	ACCESS:       1302	FORWARD:          0	MERGED:          0	TO_CACHE:       1302

LLC Dense regions hint to LLC: 0

RAW hits: 1088628
Loads Generated: 11972328
Loads sent to L1D: 10883700
Stores Generated: 7032947
Stores sent to L1D: 7032955
Major fault: 0 Minor fault: 126
Allocated PAGES: 126

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1274  ROW_BUFFER_MISS:         28
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 104524342
0banks busy for write cycles: 0
1banks busy for read cycles: 67900
1banks busy for write cycles: 0
2banks busy for read cycles: 0
2banks busy for write cycles: 0
3banks busy for read cycles: 0
3banks busy for write cycles: 0
4banks busy for read cycles: 0
4banks busy for write cycles: 0
5banks busy for read cycles: 0
5banks busy for write cycles: 0
6banks busy for read cycles: 0
6banks busy for write cycles: 0
7banks busy for read cycles: 0
7banks busy for write cycles: 0
8banks busy for read cycles: 0
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 96.5145% MPKI: 7.69654 Average ROB Occupancy at Mispredict: 46.4137
Branch types
NOT_BRANCH: 38958949 77.9179%
BRANCH_DIRECT_JUMP: 1157343 2.31469%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 7988824 15.9776%
BRANCH_DIRECT_CALL: 919488 1.83898%
BRANCH_INDIRECT_CALL: 27774 0.055548%
BRANCH_RETURN: 947262 1.89452%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 126
