# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do CntUpDown4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/LSD/aula7/parte2/CntUpDown4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:48:54 on Apr 10,2018
# vcom -reportprogress 300 -93 -work work C:/LSD/aula7/parte2/CntUpDown4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CntUpDown4
# -- Compiling architecture Behavioral of CntUpDown4
# End time: 10:48:54 on Apr 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/LSD/aula7/parte2/CntUpDown4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:13 on Apr 10,2018
# vcom -reportprogress 300 -work work C:/LSD/aula7/parte2/CntUpDown4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CntUpDown4
# -- Compiling architecture Behavioral of CntUpDown4
# End time: 10:49:13 on Apr 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/LSD/aula7/parte2/CntUpDown4_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:49:13 on Apr 10,2018
# vcom -reportprogress 300 -work work C:/LSD/aula7/parte2/CntUpDown4_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CntUpDown4_Tb
# -- Compiling architecture Stimulus of CntUpDown4_Tb
# ** Error: (vcom-11) Could not find work.binudcntenrst4.
# ** Error (suppressible): C:/LSD/aula7/parte2/CntUpDown4_Tb.vhd(18): (vcom-1195) Cannot find expanded name "work.BinUDCntEnRst4".
# ** Error: C:/LSD/aula7/parte2/CntUpDown4_Tb.vhd(18): Unknown expanded name.
# ** Error: C:/LSD/aula7/parte2/CntUpDown4_Tb.vhd(57): VHDL Compiler exiting
# End time: 10:49:13 on Apr 10,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work C:/LSD/aula7/parte2/CntUpDown4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:01 on Apr 10,2018
# vcom -reportprogress 300 -work work C:/LSD/aula7/parte2/CntUpDown4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CntUpDown4
# -- Compiling architecture Behavioral of CntUpDown4
# End time: 10:54:01 on Apr 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/LSD/aula7/parte2/CntUpDown4_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:01 on Apr 10,2018
# vcom -reportprogress 300 -work work C:/LSD/aula7/parte2/CntUpDown4_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CntUpDown4_Tb
# -- Compiling architecture Stimulus of CntUpDown4_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity CntUpDown4
# End time: 10:54:01 on Apr 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/LSD/aula7/parte2/CntUpDown4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:04 on Apr 10,2018
# vcom -reportprogress 300 -work work C:/LSD/aula7/parte2/CntUpDown4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CntUpDown4
# -- Compiling architecture Behavioral of CntUpDown4
# End time: 10:54:04 on Apr 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/LSD/aula7/parte2/CntUpDown4_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:04 on Apr 10,2018
# vcom -reportprogress 300 -work work C:/LSD/aula7/parte2/CntUpDown4_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CntUpDown4_Tb
# -- Compiling architecture Stimulus of CntUpDown4_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity CntUpDown4
# End time: 10:54:04 on Apr 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cntupdown4_tb(stimulus)
# vsim work.cntupdown4_tb(stimulus) 
# Start time: 10:54:11 on Apr 10,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cntupdown4_tb(stimulus)
# Loading work.cntupdown4(behavioral)
run
run
run
run
add wave -position end  sim:/cntupdown4_tb/s_reset
add wave -position end  sim:/cntupdown4_tb/s_clk
add wave -position end  sim:/cntupdown4_tb/s_enable
add wave -position end  sim:/cntupdown4_tb/s_upDown_n
add wave -position end  sim:/cntupdown4_tb/s_cntOut
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 10:58:35 on Apr 10,2018, Elapsed time: 0:04:24
# Errors: 0, Warnings: 0
