// Seed: 3770802963
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  ;
  wire id_6;
  parameter real id_7 = 1;
endmodule
module module_1 (
    input tri id_0
);
  wire id_2, id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_7 = 0.0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7(-1 * -1),
        .id_8(1),
        .id_9(1'b0)
    ),
    id_10
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout reg id_3;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_9
  );
  output wire id_2;
  input wire id_1;
  always id_3 <= id_9 == 1;
endmodule
