
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000045                       # Number of seconds simulated
sim_ticks                                    44949000                       # Number of ticks simulated
final_tick                                   44949000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 215514                       # Simulator instruction rate (inst/s)
host_op_rate                                   224147                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14308556                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733968                       # Number of bytes of host memory used
host_seconds                                     3.14                       # Real time elapsed on the host
sim_insts                                      677009                       # Number of instructions simulated
sim_ops                                        704134                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         38080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         28352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             133376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        38080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            25                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 25                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        847182362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        630759305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         74039467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         25629046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         74039467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         25629046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst         72615631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         24205210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         74039467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         25629046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst         72615631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         25629046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst         74039467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         25629046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst         72615631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         24205210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst         74039467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         25629046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst         72615631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         24205210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst         72615631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         25629046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst         75463303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         24205210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst         78310975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         27052882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst         72615631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         24205210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst         79734811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         25629046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst         71191795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         25629046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2967274022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    847182362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     74039467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     74039467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst     72615631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     74039467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst     72615631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst     74039467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst     72615631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst     74039467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst     72615631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst     72615631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst     75463303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst     78310975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst     72615631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst     79734811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst     71191795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1957774367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        35595898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35595898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        35595898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       847182362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       630759305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        74039467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        25629046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        74039467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        25629046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst        72615631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        24205210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        74039467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        25629046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst        72615631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        25629046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst        74039467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        25629046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst        72615631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        24205210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst        74039467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        25629046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst        72615631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        24205210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst        72615631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        25629046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst        75463303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        24205210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst        78310975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        27052882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst        72615631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        24205210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst        79734811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        25629046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst        71191795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        25629046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3002869919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2085                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         25                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2085                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       25                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 131072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  133440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1600                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           22                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         7                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      44941500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2085                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   25                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     12                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    322.572864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   172.008319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   361.573240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          191     47.99%     47.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           57     14.32%     62.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31      7.79%     70.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      4.77%     74.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      3.02%     77.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      2.51%     80.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      2.26%     82.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.51%     84.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           63     15.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          398                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     85943000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               124343000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   10240000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     41964.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60714.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2916.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2968.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.06                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1638                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      21299.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2419200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1320000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11216400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26683695                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               129000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               44311095                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1129.628629                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        37000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37902250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   204120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   111375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1318200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24299955                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2199000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30675450                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            782.711702                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      3821750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34378750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 11717                       # Number of BP lookups
system.cpu00.branchPred.condPredicted            9372                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             977                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups               8232                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                  5031                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           61.115160                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   960                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                728                       # Number of system calls
system.cpu00.numCycles                          89899                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            19554                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                        62653                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     11717                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches             5991                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                       33429                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2141                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    6590                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 599                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples            54055                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.336380                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.749284                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  41917     77.55%     77.55% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                    867      1.60%     79.15% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   1163      2.15%     81.30% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                    710      1.31%     82.61% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                    866      1.60%     84.22% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                    579      1.07%     85.29% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                    948      1.75%     87.04% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                   1172      2.17%     89.21% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                   5833     10.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total              54055                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.130335                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.696927                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  15780                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles               27092                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                    9450                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                 965                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  768                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                987                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 314                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts                63985                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1142                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  768                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  16631                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  3054                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        13855                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                    9505                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles               10242                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts                61804                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                  10                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                  217                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                   92                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                 9569                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands             75386                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups              295097                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups          80912                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps               56038                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  19348                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              160                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          160                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    4854                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads               8737                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores              8584                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             669                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            602                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                    58339                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               310                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                   52881                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued              70                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         13486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        34263                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           75                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples        54055                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.978281                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.906064                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             38548     71.31%     71.31% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              3894      7.20%     78.52% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2              2447      4.53%     83.04% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3              2324      4.30%     87.34% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4              2476      4.58%     91.92% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5              1278      2.36%     94.29% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6              1237      2.29%     96.58% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7              1403      2.60%     99.17% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8               448      0.83%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total         54055                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                   910     58.04%     58.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                  176     11.22%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     69.26% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                  209     13.33%     82.59% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                 273     17.41%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu               35430     67.00%     67.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult               1376      2.60%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.60% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.01%     69.61% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     69.61% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.61% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.61% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead               8282     15.66%     85.27% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite              7790     14.73%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total                52881                       # Type of FU issued
system.cpu00.iq.rate                         0.588227                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                      1568                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.029651                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           161394                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes           72168                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses        50751                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                61                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses                54416                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    33                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads            129                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         2765                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1374                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          145                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked           51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  768                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  1831                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                1108                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts             58657                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             261                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts                8737                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts               8584                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              155                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                1081                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          203                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          554                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                757                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts               51913                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts                7953                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             968                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           8                       # number of nop insts executed
system.cpu00.iew.exec_refs                      15550                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                   7983                       # Number of branches executed
system.cpu00.iew.exec_stores                     7597                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.577459                       # Inst execution rate
system.cpu00.iew.wb_sent                        51091                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                       50779                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                   29508                       # num instructions producing a value
system.cpu00.iew.wb_consumers                   62659                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.564845                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.470930                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         13506                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           235                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             675                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples        51921                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.869841                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.019600                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        39665     76.39%     76.39% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1         3735      7.19%     83.59% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         2150      4.14%     87.73% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3          714      1.38%     89.10% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         1421      2.74%     91.84% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         1005      1.94%     93.78% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          607      1.17%     94.95% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          357      0.69%     95.63% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8         2267      4.37%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total        51921                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts              39035                       # Number of instructions committed
system.cpu00.commit.committedOps                45163                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                        13182                       # Number of memory references committed
system.cpu00.commit.loads                        5972                       # Number of loads committed
system.cpu00.commit.membars                       124                       # Number of memory barriers committed
system.cpu00.commit.branches                     6905                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                   38914                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                372                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu          30657     67.88%     67.88% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult          1321      2.92%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.01%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.81% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead          5972     13.22%     84.04% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite         7210     15.96%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total           45163                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                2267                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     107607                       # The number of ROB reads
system.cpu00.rob.rob_writes                    119486                       # The number of ROB writes
system.cpu00.timesIdled                           402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         35844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                     39035                       # Number of Instructions Simulated
system.cpu00.committedOps                       45163                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             2.303036                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       2.303036                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.434210                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.434210                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                  65990                       # number of integer regfile reads
system.cpu00.int_regfile_writes                 28944                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                  177216                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                  33940                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 16744                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              40                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         221.014175                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             11149                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             394                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           28.296954                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   221.014175                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.215834                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.215834                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.345703                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           29813                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          29813                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data         7236                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total          7236                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         3796                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         3796                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            5                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data        11032                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          11032                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data        11037                       # number of overall hits
system.cpu00.dcache.overall_hits::total         11037                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          274                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          274                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         3262                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         3262                       # number of WriteReq misses
system.cpu00.dcache.SoftPFReq_misses::cpu00.data            1                       # number of SoftPFReq misses
system.cpu00.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         3536                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         3536                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         3537                       # number of overall misses
system.cpu00.dcache.overall_misses::total         3537                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     16254247                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     16254247                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    198092708                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    198092708                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       166750                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       166750                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        38499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        38499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    214346955                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    214346955                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    214346955                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    214346955                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data         7510                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total         7510                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data         7058                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         7058                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data        14568                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        14568                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data        14574                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        14574                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.036485                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.036485                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.462171                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.462171                       # miss rate for WriteReq accesses
system.cpu00.dcache.SoftPFReq_miss_rate::cpu00.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu00.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.242724                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.242724                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.242692                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.242692                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 59322.069343                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 59322.069343                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 60727.378296                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 60727.378296                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 41687.500000                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 41687.500000                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        12833                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        12833                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 60618.482749                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 60618.482749                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 60601.344360                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 60601.344360                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          463                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            7                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    30.866667                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets            7                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu00.dcache.writebacks::total              25                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data          114                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         2962                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         2962                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         3076                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         3076                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         3076                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         3076                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          160                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          160                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          300                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          300                       # number of WriteReq MSHR misses
system.cpu00.dcache.SoftPFReq_mshr_misses::cpu00.data            1                       # number of SoftPFReq MSHR misses
system.cpu00.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          460                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          461                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          461                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     10310750                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     10310750                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     19211513                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     19211513                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.SoftPFReq_mshr_miss_latency::cpu00.data        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu00.dcache.SoftPFReq_mshr_miss_latency::total        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       153750                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       153750                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     29522263                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     29522263                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     29574513                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     29574513                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.021305                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.021305                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.042505                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.042505                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.SoftPFReq_mshr_miss_rate::cpu00.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu00.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.031576                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.031576                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.031632                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.031632                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 64442.187500                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 64442.187500                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 64038.376667                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 64038.376667                       # average WriteReq mshr miss latency
system.cpu00.dcache.SoftPFReq_avg_mshr_miss_latency::cpu00.data        52250                       # average SoftPFReq mshr miss latency
system.cpu00.dcache.SoftPFReq_avg_mshr_miss_latency::total        52250                       # average SoftPFReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 38437.500000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38437.500000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  9333.666667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.666667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 64178.832609                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 64178.832609                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 64152.956616                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 64152.956616                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             219                       # number of replacements
system.cpu00.icache.tags.tagsinuse         260.273307                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              5800                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             595                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs            9.747899                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   260.273307                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.508346                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.508346                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           13775                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          13775                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         5800                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          5800                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         5800                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           5800                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         5800                       # number of overall hits
system.cpu00.icache.overall_hits::total          5800                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          790                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          790                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          790                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          790                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          790                       # number of overall misses
system.cpu00.icache.overall_misses::total          790                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     44839749                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     44839749                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     44839749                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     44839749                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     44839749                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     44839749                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         6590                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         6590                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         6590                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         6590                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         6590                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         6590                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.119879                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.119879                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.119879                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.119879                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.119879                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.119879                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 56759.175949                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 56759.175949                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 56759.175949                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 56759.175949                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 56759.175949                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 56759.175949                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          194                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          194                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          194                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          194                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          194                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          194                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          596                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          596                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          596                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          596                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          596                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          596                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     34741751                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     34741751                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     34741751                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     34741751                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     34741751                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     34741751                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.090440                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.090440                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.090440                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.090440                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.090440                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.090440                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 58291.528523                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 58291.528523                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 58291.528523                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 58291.528523                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 58291.528523                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 58291.528523                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 17337                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           16518                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             181                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              13354                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  8894                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           66.601767                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   382                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          24306                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             3635                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                        74372                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     17337                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             9276                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       14677                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   511                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                    2068                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  68                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            18590                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            4.185853                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.831901                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                   7905     42.52%     42.52% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    306      1.65%     44.17% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    108      0.58%     44.75% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                    383      2.06%     46.81% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                    301      1.62%     48.43% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    323      1.74%     50.17% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    253      1.36%     51.53% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                    281      1.51%     53.04% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   8730     46.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              18590                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.713281                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      3.059821                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   2979                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles                5754                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    8542                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                1087                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  228                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                374                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                72533                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  228                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                   3657                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  1520                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         2919                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                    8874                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                1392                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                71156                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  761                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                   92                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands            124014                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              345573                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups          97050                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps              110918                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  13096                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               87                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    5522                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              10235                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1643                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             800                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            855                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    69582                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               154                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   67273                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued              61                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          6562                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        16456                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        18590                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       3.618774                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      3.123881                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              6380     34.32%     34.32% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              1078      5.80%     40.12% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2               829      4.46%     44.58% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3               917      4.93%     49.51% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4               303      1.63%     51.14% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5               409      2.20%     53.34% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              2469     13.28%     66.62% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              5925     31.87%     98.49% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               280      1.51%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         18590                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  4488     89.30%     89.30% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                  178      3.54%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     92.84% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  277      5.51%     98.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                  83      1.65%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               54388     80.85%     80.85% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                772      1.15%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.99% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              10629     15.80%     97.79% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              1484      2.21%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                67273                       # Type of FU issued
system.cpu01.iq.rate                         2.767753                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      5026                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.074711                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           158221                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           76311                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        66273                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                72299                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads          977                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          323                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          415                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  228                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                   749                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 534                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             69739                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              24                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               10235                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1643                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               74                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    8                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 525                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           92                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                158                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               67075                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               10529                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             196                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                      11979                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  14913                       # Number of branches executed
system.cpu01.iew.exec_stores                     1450                       # Number of stores executed
system.cpu01.iew.exec_rate                   2.759607                       # Inst execution rate
system.cpu01.iew.wb_sent                        66423                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       66273                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   47649                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   93875                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     2.726611                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.507579                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          6539                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           145                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             154                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        17671                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     3.575010                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     3.678417                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0         6771     38.32%     38.32% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         2595     14.69%     53.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2          300      1.70%     54.70% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3          295      1.67%     56.37% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          169      0.96%     57.33% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5          272      1.54%     58.86% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6           88      0.50%     59.36% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          918      5.19%     64.56% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         6263     35.44%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        17671                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              61150                       # Number of instructions committed
system.cpu01.commit.committedOps                63174                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        10578                       # Number of memory references committed
system.cpu01.commit.loads                        9258                       # Number of loads committed
system.cpu01.commit.membars                        75                       # Number of memory barriers committed
system.cpu01.commit.branches                    14334                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   49189                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                212                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          51825     82.04%     82.04% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           771      1.22%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.26% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead          9258     14.65%     97.91% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         1320      2.09%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           63174                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                6263                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                      80263                       # The number of ROB reads
system.cpu01.rob.rob_writes                    140371                       # The number of ROB writes
system.cpu01.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          5716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      65592                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     61150                       # Number of Instructions Simulated
system.cpu01.committedOps                       63174                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.397482                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.397482                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             2.515840                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       2.515840                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                  90855                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 29888                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                  230847                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                  86388                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                 12462                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements               0                       # number of replacements
system.cpu01.dcache.tags.tagsinuse           9.662807                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             11135                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          168.712121                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     9.662807                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.009436                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.009436                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           22749                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          22749                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         9853                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          9853                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         1286                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         1286                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            1                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu01.dcache.demand_hits::cpu01.data        11139                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          11139                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        11141                       # number of overall hits
system.cpu01.dcache.overall_hits::total         11141                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data          156                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          156                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           25                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            4                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            4                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            3                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data          181                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          181                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data          185                       # number of overall misses
system.cpu01.dcache.overall_misses::total          185                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data      8438621                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total      8438621                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      3869240                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      3869240                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        65499                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        65499                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        37000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data     12307861                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total     12307861                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data     12307861                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total     12307861                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        10009                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        10009                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         1311                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         1311                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        11320                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        11320                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        11326                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        11326                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.015586                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.015586                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.019069                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.019069                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.015989                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.015989                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.016334                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.016334                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 54093.724359                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 54093.724359                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 154769.600000                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 154769.600000                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 16374.750000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 16374.750000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 12333.333333                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 67999.232044                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 67999.232044                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 66528.978378                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 66528.978378                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs          424                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          198                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs              31                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    13.677419                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          198                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data           91                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           15                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data          106                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data          106                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data           65                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            3                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            4                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data           75                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data           78                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      2957047                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      2957047                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data      1199505                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total      1199505                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data       126000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total       126000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        52001                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        52001                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data      4156552                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total      4156552                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data      4282552                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total      4282552                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.006494                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.006494                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.007628                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.007628                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.006625                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.006625                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.006887                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.006887                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 45493.030769                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 45493.030769                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 119950.500000                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 119950.500000                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data        42000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total        42000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 13000.250000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13000.250000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 55420.693333                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 55420.693333                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 54904.512821                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 54904.512821                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          10.258833                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs              1989                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           38.250000                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    10.258833                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.020037                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.020037                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            4188                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           4188                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst         1989                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          1989                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst         1989                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           1989                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst         1989                       # number of overall hits
system.cpu01.icache.overall_hits::total          1989                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           79                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           79                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           79                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           79                       # number of overall misses
system.cpu01.icache.overall_misses::total           79                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      7433500                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      7433500                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      7433500                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      7433500                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      7433500                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      7433500                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst         2068                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         2068                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst         2068                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         2068                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst         2068                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         2068                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.038201                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.038201                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.038201                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.038201                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.038201                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.038201                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 94094.936709                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 94094.936709                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 94094.936709                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 94094.936709                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 94094.936709                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 94094.936709                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs          155                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs    77.500000                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           27                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           27                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           27                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           52                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           52                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      5482250                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      5482250                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      5482250                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      5482250                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      5482250                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      5482250                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.025145                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.025145                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.025145                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.025145                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.025145                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.025145                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 105427.884615                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 105427.884615                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 105427.884615                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 105427.884615                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 105427.884615                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 105427.884615                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 16686                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           15875                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             182                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              12650                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  8568                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           67.731225                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   376                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          23780                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             3449                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        71786                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     16686                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             8944                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       14409                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   509                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                    2053                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            18133                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            4.145701                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.830710                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                   7781     42.91%     42.91% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    306      1.69%     44.60% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    118      0.65%     45.25% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    374      2.06%     47.31% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                    294      1.62%     48.93% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    322      1.78%     50.71% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    247      1.36%     52.07% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                    286      1.58%     53.65% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   8405     46.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              18133                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.701682                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      3.018755                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   2947                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles                5642                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    8268                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1049                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  227                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                373                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                70018                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  227                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   3602                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  1366                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         3023                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                    8589                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                1326                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                68671                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  741                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                   62                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands            119380                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              333484                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          93634                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps              106381                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  12984                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               89                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    5285                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               9915                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1611                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             779                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            827                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    67078                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               158                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   64816                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued              67                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          6538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        16180                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        18133                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       3.574477                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      3.124227                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              6306     34.78%     34.78% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              1077      5.94%     40.72% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2               831      4.58%     45.30% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3               886      4.89%     50.18% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4               308      1.70%     51.88% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5               408      2.25%     54.13% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              2355     12.99%     67.12% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              5679     31.32%     98.44% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               283      1.56%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         18133                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  4315     89.19%     89.19% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                  177      3.66%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     92.85% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  264      5.46%     98.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                  82      1.69%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               52299     80.69%     80.69% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                772      1.19%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.88% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              10300     15.89%     97.77% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              1445      2.23%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                64816                       # Type of FU issued
system.cpu02.iq.rate                         2.725652                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      4838                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.074642                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           152663                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           73787                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        63820                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                69654                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads          982                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          325                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          408                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  227                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                   724                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                 315                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             67239                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              36                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                9915                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1611                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               75                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                 308                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           91                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                161                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               64610                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               10206                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             199                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                      11612                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  14333                       # Number of branches executed
system.cpu02.iew.exec_stores                     1406                       # Number of stores executed
system.cpu02.iew.exec_rate                   2.716989                       # Inst execution rate
system.cpu02.iew.wb_sent                        63969                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       63820                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   45881                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   90235                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     2.683768                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.508461                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          6444                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           145                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             155                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        17226                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     3.523627                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     3.670388                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0         6689     38.83%     38.83% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         2546     14.78%     53.61% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2          303      1.76%     55.37% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3          286      1.66%     57.03% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          165      0.96%     57.99% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5          273      1.58%     59.57% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6           85      0.49%     60.07% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          879      5.10%     65.17% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         6000     34.83%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        17226                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              58733                       # Number of instructions committed
system.cpu02.commit.committedOps                60698                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        10219                       # Number of memory references committed
system.cpu02.commit.loads                        8933                       # Number of loads committed
system.cpu02.commit.membars                        74                       # Number of memory barriers committed
system.cpu02.commit.branches                    13732                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   47304                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                206                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          49708     81.89%     81.89% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           771      1.27%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.16% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          8933     14.72%     97.88% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         1286      2.12%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           60698                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                6000                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      77536                       # The number of ROB reads
system.cpu02.rob.rob_writes                    135296                       # The number of ROB writes
system.cpu02.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          5647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      66118                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     58733                       # Number of Instructions Simulated
system.cpu02.committedOps                       60698                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.404883                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.404883                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             2.469849                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       2.469849                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  87467                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 28919                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                  222525                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                  82868                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                 12119                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements               0                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          10.003098                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             10769                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs              67                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          160.731343                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    10.003098                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.009769                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.009769                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           22051                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          22051                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         9522                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          9522                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         1248                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         1248                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.demand_hits::cpu02.data        10770                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          10770                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        10772                       # number of overall hits
system.cpu02.dcache.overall_hits::total         10772                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data          168                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          168                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           28                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            4                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            8                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data          196                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          196                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data          200                       # number of overall misses
system.cpu02.dcache.overall_misses::total          200                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data      8642768                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total      8642768                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      4029988                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      4029988                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       103500                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       103500                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        37500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     12672756                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     12672756                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     12672756                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     12672756                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         9690                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         9690                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         1276                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         1276                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        10966                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        10966                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        10972                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        10972                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.017337                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.017337                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.021944                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.021944                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.017873                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.017873                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.018228                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.018228                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 51445.047619                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 51445.047619                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 143928.142857                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 143928.142857                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 12937.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 12937.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data        12500                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 64656.918367                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 64656.918367                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 63363.780000                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 63363.780000                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs          392                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          301                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs              30                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    13.066667                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets   150.500000                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          103                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           18                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data          121                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total          121                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data          121                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total          121                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data           65                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data           10                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            3                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            8                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data           75                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data           78                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      2563540                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      2563540                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      1220506                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      1220506                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data       120750                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total       120750                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        79500                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        79500                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data      3784046                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total      3784046                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data      3904796                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total      3904796                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.006708                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.006708                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.007837                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.007837                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.006839                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.006839                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.007109                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.007109                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 39439.076923                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 39439.076923                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 122050.600000                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 122050.600000                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data        40250                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total        40250                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  9937.500000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9937.500000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         9500                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 50453.946667                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 50453.946667                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 50061.487179                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 50061.487179                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          10.144576                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              1978                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           38.038462                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    10.144576                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.019814                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.019814                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses            4158                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses           4158                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         1978                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          1978                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         1978                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           1978                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         1978                       # number of overall hits
system.cpu02.icache.overall_hits::total          1978                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           75                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           75                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           75                       # number of overall misses
system.cpu02.icache.overall_misses::total           75                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      7224500                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      7224500                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      7224500                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      7224500                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      7224500                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      7224500                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         2053                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         2053                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         2053                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         2053                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         2053                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         2053                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.036532                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.036532                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.036532                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.036532                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.036532                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.036532                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 96326.666667                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 96326.666667                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 96326.666667                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 96326.666667                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 96326.666667                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 96326.666667                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs           78                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           23                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           23                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           23                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           52                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           52                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      5496500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      5496500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      5496500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      5496500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      5496500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      5496500                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.025329                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.025329                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.025329                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.025329                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.025329                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.025329                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 105701.923077                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 105701.923077                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 105701.923077                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 105701.923077                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 105701.923077                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 105701.923077                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 15597                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           14826                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             173                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              12462                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  8005                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           64.235275                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   354                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          23481                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             3530                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        67363                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     15597                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             8359                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       14014                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   485                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    1965                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            17818                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            3.958525                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.839576                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                   8099     45.45%     45.45% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    292      1.64%     47.09% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    112      0.63%     47.72% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    345      1.94%     49.66% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                    277      1.55%     51.21% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    304      1.71%     52.92% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    234      1.31%     54.23% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    290      1.63%     55.86% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   7865     44.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              17818                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.664239                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      2.868830                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   2852                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles                6026                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    7742                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                 983                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  215                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                347                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                65601                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  215                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   3469                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                   955                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         3901                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    8043                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                1235                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                64313                       # Number of instructions processed by rename
system.cpu03.rename.IQFullEvents                  686                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                   58                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands            111649                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              312290                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          87764                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps               99495                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  12148                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               88                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    4946                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               9330                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1506                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             718                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            760                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    62811                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               156                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   60715                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued              51                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          6101                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        15132                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        17818                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       3.407509                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      3.139871                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              6691     37.55%     37.55% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              1068      5.99%     43.55% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2               769      4.32%     47.86% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3               845      4.74%     52.60% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4               282      1.58%     54.19% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5               390      2.19%     56.38% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              2189     12.29%     68.66% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              5310     29.80%     98.46% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               274      1.54%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         17818                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  4043     89.05%     89.05% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                  175      3.85%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     92.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  243      5.35%     98.26% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                  79      1.74%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               48888     80.52%     80.52% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                772      1.27%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.79% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               9690     15.96%     97.75% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              1365      2.25%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                60715                       # Type of FU issued
system.cpu03.iq.rate                         2.585708                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      4540                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.074776                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           143832                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           69082                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        59760                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                65255                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads          926                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          287                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          386                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  215                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                   668                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                 184                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             62970                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts              36                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                9330                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1506                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               81                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    5                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                 177                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           84                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                150                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               60512                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                9601                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             196                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                      10928                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  13369                       # Number of branches executed
system.cpu03.iew.exec_stores                     1327                       # Number of stores executed
system.cpu03.iew.exec_rate                   2.577062                       # Inst execution rate
system.cpu03.iew.wb_sent                        59902                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       59760                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   42965                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   84430                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     2.545036                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.508883                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          5990                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           146                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             146                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        16971                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     3.350775                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     3.654131                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0         7034     41.45%     41.45% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         2454     14.46%     55.91% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2          290      1.71%     57.62% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          265      1.56%     59.18% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          149      0.88%     60.06% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5          267      1.57%     61.63% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6           82      0.48%     62.11% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          826      4.87%     66.98% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         5604     33.02%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        16971                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              55026                       # Number of instructions committed
system.cpu03.commit.committedOps                56866                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         9623                       # Number of memory references committed
system.cpu03.commit.loads                        8404                       # Number of loads committed
system.cpu03.commit.membars                        69                       # Number of memory barriers committed
system.cpu03.commit.branches                    12816                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   44367                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                193                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          46472     81.72%     81.72% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           771      1.36%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.08% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          8404     14.78%     97.86% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         1219      2.14%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           56866                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                5604                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      73443                       # The number of ROB reads
system.cpu03.rob.rob_writes                    126682                       # The number of ROB writes
system.cpu03.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          5663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      66417                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     55026                       # Number of Instructions Simulated
system.cpu03.committedOps                       56866                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.426726                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.426726                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             2.343427                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       2.343427                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  81985                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 27243                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                  208539                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                  77268                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                 11463                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   73                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements               0                       # number of replacements
system.cpu03.dcache.tags.tagsinuse           9.678386                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             10136                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          153.575758                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     9.678386                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.009452                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.009452                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           20762                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          20762                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         8959                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          8959                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         1171                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         1171                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            2                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu03.dcache.demand_hits::cpu03.data        10130                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          10130                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        10132                       # number of overall hits
system.cpu03.dcache.overall_hits::total         10132                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data          146                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          146                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           28                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            4                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           16                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            6                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data          174                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          174                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data          178                       # number of overall misses
system.cpu03.dcache.overall_misses::total          178                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data      6456602                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total      6456602                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      3696496                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      3696496                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       244487                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       244487                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        37499                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        84000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        84000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data     10153098                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total     10153098                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data     10153098                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total     10153098                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         9105                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         9105                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         1199                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         1199                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        10304                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        10304                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        10310                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        10310                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.016035                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.016035                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.023353                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.023353                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.016887                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.016887                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.017265                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.017265                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 44223.301370                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 44223.301370                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 132017.714286                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 132017.714286                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 15280.437500                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 15280.437500                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  6249.833333                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  6249.833333                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 58351.137931                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 58351.137931                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 57039.876404                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 57039.876404                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs          369                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets           82                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs              30                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    12.300000                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets           82                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data           83                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data           18                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data          101                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data          101                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data           63                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data           10                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            3                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           16                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            6                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data           73                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data           76                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      2495530                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      2495530                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data      1154002                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total      1154002                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data       106250                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total       106250                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       186513                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       186513                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        75000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        75000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data      3649532                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total      3649532                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data      3755782                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total      3755782                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.006919                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.006919                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.008340                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.008340                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.007085                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.007085                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.007371                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.007371                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 39611.587302                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 39611.587302                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 115400.200000                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 115400.200000                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data 35416.666667                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total 35416.666667                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 11657.062500                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11657.062500                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  4500.166667                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  4500.166667                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 49993.589041                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 49993.589041                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 49418.184211                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 49418.184211                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse           9.871439                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              1894                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           37.137255                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     9.871439                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.019280                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.019280                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses            3981                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses           3981                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         1894                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          1894                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         1894                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           1894                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         1894                       # number of overall hits
system.cpu03.icache.overall_hits::total          1894                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           71                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           71                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           71                       # number of overall misses
system.cpu03.icache.overall_misses::total           71                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      7678500                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      7678500                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      7678500                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      7678500                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      7678500                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      7678500                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         1965                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         1965                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         1965                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         1965                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         1965                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         1965                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.036132                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.036132                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.036132                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.036132                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.036132                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.036132                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 108147.887324                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 108147.887324                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 108147.887324                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 108147.887324                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 108147.887324                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 108147.887324                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs          148                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           74                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           20                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           20                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           20                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           51                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           51                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      5458250                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      5458250                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      5458250                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      5458250                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      5458250                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      5458250                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.025954                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.025954                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.025954                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.025954                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.025954                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.025954                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 107024.509804                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 107024.509804                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 107024.509804                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 107024.509804                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 107024.509804                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 107024.509804                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 14545                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           13812                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             170                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              10863                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  7470                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           68.765534                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   328                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          22897                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             3488                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        63079                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     14545                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             7798                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       13369                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   467                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    1891                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  68                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            17111                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            3.865174                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.840447                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                   7998     46.74%     46.74% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    268      1.57%     48.31% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    102      0.60%     48.90% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    335      1.96%     50.86% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                    257      1.50%     52.36% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    287      1.68%     54.04% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    219      1.28%     55.32% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    277      1.62%     56.94% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   7368     43.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              17111                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.635236                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      2.754902                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   2742                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles                5970                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    7271                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                 922                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  206                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                339                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                61597                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  206                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   3311                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  1168                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         3682                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    7562                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                1182                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                60419                       # Number of instructions processed by rename
system.cpu04.rename.IQFullEvents                  656                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                   74                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands            104462                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              293415                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          82521                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps               93259                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  11199                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               88                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    4633                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               8788                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1521                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             666                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            719                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    59001                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               146                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   57033                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued              43                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          5784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        14524                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        17111                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       3.333119                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      3.138804                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              6605     38.60%     38.60% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1039      6.07%     44.67% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2               725      4.24%     48.91% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3               821      4.80%     53.71% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4               283      1.65%     55.36% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5               363      2.12%     57.48% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              2063     12.06%     69.54% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7              4940     28.87%     98.41% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               272      1.59%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         17111                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  3729     88.57%     88.57% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                  170      4.04%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     92.61% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  239      5.68%     98.29% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                  72      1.71%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               45772     80.26%     80.26% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                772      1.35%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.61% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               9154     16.05%     97.66% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              1335      2.34%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                57033                       # Type of FU issued
system.cpu04.iq.rate                         2.490850                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      4210                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.073817                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           135430                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           64944                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        56089                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                61243                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads          877                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          381                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          392                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  206                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                   659                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                 371                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             59150                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              28                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                8788                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1521                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               75                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 361                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           81                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                147                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               56835                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                9071                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             198                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                      10356                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  12496                       # Number of branches executed
system.cpu04.iew.exec_stores                     1285                       # Number of stores executed
system.cpu04.iew.exec_rate                   2.482203                       # Inst execution rate
system.cpu04.iew.wb_sent                        56219                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       56089                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   40302                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   79006                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     2.449622                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.510113                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          5786                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           134                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             143                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        16297                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     3.274406                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     3.641495                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0         6939     42.58%     42.58% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         2323     14.25%     56.83% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2          279      1.71%     58.54% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          250      1.53%     60.08% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          147      0.90%     60.98% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5          262      1.61%     62.59% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6           78      0.48%     63.07% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          786      4.82%     67.89% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         5233     32.11%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        16297                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              51651                       # Number of instructions committed
system.cpu04.commit.committedOps                53363                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         9051                       # Number of memory references committed
system.cpu04.commit.loads                        7911                       # Number of loads committed
system.cpu04.commit.membars                        64                       # Number of memory barriers committed
system.cpu04.commit.branches                    11986                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   41672                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                180                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          43541     81.59%     81.59% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           771      1.44%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.04% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          7911     14.82%     97.86% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         1140      2.14%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           53363                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                5233                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      69498                       # The number of ROB reads
system.cpu04.rob.rob_writes                    119113                       # The number of ROB writes
system.cpu04.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          5786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      67001                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     51651                       # Number of Instructions Simulated
system.cpu04.committedOps                       53363                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.443302                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.443302                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             2.255798                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       2.255798                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  77048                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 25719                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                  195894                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  72100                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                 10838                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   66                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements               0                       # number of replacements
system.cpu04.dcache.tags.tagsinuse           9.550007                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              9512                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs              67                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          141.970149                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data     9.550007                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.009326                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.009326                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           19544                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          19544                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         8419                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          8419                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         1094                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         1094                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            1                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data         9513                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           9513                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         9515                       # number of overall hits
system.cpu04.dcache.overall_hits::total          9515                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data          157                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          157                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data           28                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            4                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           15                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            5                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data          185                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          185                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data          189                       # number of overall misses
system.cpu04.dcache.overall_misses::total          189                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data      7074920                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total      7074920                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      3787494                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      3787494                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       240490                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       240490                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        37500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data        48500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total        48500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     10862414                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     10862414                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     10862414                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     10862414                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         8576                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         8576                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         1122                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         1122                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         9698                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         9698                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         9704                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         9704                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.018307                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.018307                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.024955                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.024955                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.019076                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.019076                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.019477                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.019477                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 45063.184713                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 45063.184713                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 135267.642857                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 135267.642857                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 16032.666667                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 16032.666667                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         7500                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 58715.751351                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 58715.751351                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 57473.089947                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 57473.089947                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs          448                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs              31                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    14.451613                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets    16.500000                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data           92                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data           18                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data          110                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data          110                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data           65                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data           10                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            3                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           15                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            5                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data           75                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data           78                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      2976288                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      2976288                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      1197503                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      1197503                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data       116500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total       116500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       190010                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       190010                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        42500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        42500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data      4173791                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total      4173791                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data      4290291                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total      4290291                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.007579                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.007579                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.008913                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.008913                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.007734                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.007734                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.008038                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.008038                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 45789.046154                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 45789.046154                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 119750.300000                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 119750.300000                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data 38833.333333                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total 38833.333333                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 12667.333333                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12667.333333                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         5700                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         5700                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 55650.546667                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 55650.546667                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 55003.730769                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 55003.730769                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse           9.573634                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              1816                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           34.923077                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     9.573634                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.018699                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.018699                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses            3834                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses           3834                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         1816                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          1816                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         1816                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           1816                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         1816                       # number of overall hits
system.cpu04.icache.overall_hits::total          1816                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           75                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           75                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           75                       # number of overall misses
system.cpu04.icache.overall_misses::total           75                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      7175000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      7175000                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      7175000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      7175000                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      7175000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      7175000                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         1891                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         1891                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         1891                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         1891                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         1891                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         1891                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.039662                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.039662                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.039662                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.039662                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.039662                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.039662                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 95666.666667                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 95666.666667                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 95666.666667                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 95666.666667                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 95666.666667                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 95666.666667                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs          157                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          157                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           23                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           23                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           23                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           52                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           52                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      5543250                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      5543250                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      5543250                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      5543250                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      5543250                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      5543250                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.027499                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.027499                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.027499                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.027499                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.027499                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.027499                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 106600.961538                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 106600.961538                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 106600.961538                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 106600.961538                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 106600.961538                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 106600.961538                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 14934                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           14190                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             171                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              11598                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  7661                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           66.054492                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   341                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          22308                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             3278                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        64642                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     14934                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             8002                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       12818                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   473                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    1919                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            16353                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            4.140464                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.830020                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                   7024     42.95%     42.95% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    280      1.71%     44.66% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    109      0.67%     45.33% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    332      2.03%     47.36% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                    265      1.62%     48.98% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    285      1.74%     50.72% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    222      1.36%     52.08% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    290      1.77%     53.86% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   7546     46.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              16353                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.669446                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      2.897705                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   2783                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles                4976                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    7456                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                 929                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  209                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                340                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                63040                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  209                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   3369                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                   860                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         3021                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    7733                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                1161                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                61826                       # Number of instructions processed by rename
system.cpu05.rename.IQFullEvents                  628                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                   72                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands            107163                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              300212                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          84414                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps               95885                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  11278                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               86                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    4716                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               8980                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              1487                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             674                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            726                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    60418                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               144                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   58381                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued              51                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          5766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        14657                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        16353                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       3.570048                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      3.126140                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              5684     34.76%     34.76% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1005      6.15%     40.90% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2               721      4.41%     45.31% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3               830      5.08%     50.39% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4               257      1.57%     51.96% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5               375      2.29%     54.25% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              2101     12.85%     67.10% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              5105     31.22%     98.32% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               275      1.68%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         16353                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  3873     88.95%     88.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                  183      4.20%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     93.16% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  224      5.14%     98.30% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                  74      1.70%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               46981     80.47%     80.47% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                772      1.32%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.80% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               9312     15.95%     97.75% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              1316      2.25%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                58381                       # Type of FU issued
system.cpu05.iq.rate                         2.617043                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      4354                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.074579                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           137520                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           66341                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        57476                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                62735                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads          881                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          333                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads           70                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          354                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  209                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                   648                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                 126                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             60565                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              35                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                8980                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               1487                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               73                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 116                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           82                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                148                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               58192                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                9227                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             189                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                      10503                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  12832                       # Number of branches executed
system.cpu05.iew.exec_stores                     1276                       # Number of stores executed
system.cpu05.iew.exec_rate                   2.608571                       # Inst execution rate
system.cpu05.iew.wb_sent                        57606                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       57476                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   41343                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   81103                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     2.576475                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.509759                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          5768                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           133                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             144                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        15533                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     3.527715                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     3.664684                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0         5972     38.45%     38.45% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         2342     15.08%     53.52% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2          283      1.82%     55.35% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          251      1.62%     56.96% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          146      0.94%     57.90% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          265      1.71%     59.61% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6           79      0.51%     60.12% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          808      5.20%     65.32% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         5387     34.68%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        15533                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              53055                       # Number of instructions committed
system.cpu05.commit.committedOps                54796                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         9253                       # Number of memory references committed
system.cpu05.commit.loads                        8099                       # Number of loads committed
system.cpu05.commit.membars                        65                       # Number of memory barriers committed
system.cpu05.commit.branches                    12335                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   42761                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                183                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          44772     81.71%     81.71% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           771      1.41%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.11% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          8099     14.78%     97.89% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         1154      2.11%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           54796                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                5387                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      69982                       # The number of ROB reads
system.cpu05.rob.rob_writes                    121950                       # The number of ROB writes
system.cpu05.timesIdled                            39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          5955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      67590                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     53055                       # Number of Instructions Simulated
system.cpu05.committedOps                       54796                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.420469                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.420469                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             2.378295                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       2.378295                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  78897                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 26269                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                  200511                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  74142                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                 11020                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements               0                       # number of replacements
system.cpu05.dcache.tags.tagsinuse           9.606321                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              9723                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          147.318182                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data     9.606321                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.009381                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.009381                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           19947                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          19947                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         8612                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          8612                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         1112                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         1112                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            2                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu05.dcache.demand_hits::cpu05.data         9724                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           9724                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         9726                       # number of overall hits
system.cpu05.dcache.overall_hits::total          9726                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data          156                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          156                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           28                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            4                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           10                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            4                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data          184                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data          188                       # number of overall misses
system.cpu05.dcache.overall_misses::total          188                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data      6325371                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total      6325371                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      3157244                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      3157244                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       146989                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       146989                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        37499                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        44000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        44000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data      9482615                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total      9482615                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data      9482615                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total      9482615                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         8768                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         8768                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         1140                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         1140                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         9908                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         9908                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         9914                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         9914                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.017792                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.017792                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.024561                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.024561                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.018571                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.018571                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.018963                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.018963                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 40547.250000                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 40547.250000                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 112758.714286                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 112758.714286                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 14698.900000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 14698.900000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  9374.750000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  9374.750000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 51535.951087                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 51535.951087                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 50439.441489                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 50439.441489                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs          343                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs              30                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    11.433333                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data           92                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data           18                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data          110                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data          110                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data           64                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data           10                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            3                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           10                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data           74                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data           77                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      2393535                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      2393535                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      1030003                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      1030003                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data       117500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total       117500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       113511                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       113511                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        41000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        41000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data      3423538                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total      3423538                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data      3541038                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total      3541038                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.007299                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.007299                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.008772                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.008772                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.007469                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.007469                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.007767                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.007767                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 37398.984375                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 37398.984375                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 103000.300000                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 103000.300000                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data 39166.666667                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total 39166.666667                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 11351.100000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11351.100000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 46264.027027                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 46264.027027                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 45987.506494                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 45987.506494                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse           9.399014                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              1846                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           36.196078                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     9.399014                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.018357                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.018357                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            3889                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           3889                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         1846                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          1846                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         1846                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           1846                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         1846                       # number of overall hits
system.cpu05.icache.overall_hits::total          1846                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           73                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           73                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           73                       # number of overall misses
system.cpu05.icache.overall_misses::total           73                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      7261249                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      7261249                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      7261249                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      7261249                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      7261249                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      7261249                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         1919                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         1919                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         1919                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         1919                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         1919                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         1919                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.038041                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.038041                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.038041                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.038041                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.038041                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.038041                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 99469.164384                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 99469.164384                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 99469.164384                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 99469.164384                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 99469.164384                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 99469.164384                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs          161                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          161                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           22                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           22                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           22                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           51                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           51                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           51                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      5597751                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      5597751                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      5597751                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      5597751                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      5597751                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      5597751                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.026576                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.026576                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.026576                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.026576                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.026576                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.026576                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 109759.823529                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 109759.823529                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 109759.823529                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 109759.823529                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 109759.823529                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 109759.823529                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 13773                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           13073                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             170                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               9693                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  7077                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           73.011452                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   315                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          21593                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             3302                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        59913                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     13773                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             7392                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       12044                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   459                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                    1848                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  73                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            15614                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            4.021647                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.833319                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                   6946     44.49%     44.49% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    260      1.67%     46.15% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    109      0.70%     46.85% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    313      2.00%     48.85% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                    247      1.58%     50.44% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    270      1.73%     52.16% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    211      1.35%     53.52% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                    291      1.86%     55.38% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   6967     44.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              15614                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.637846                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      2.774649                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   2745                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles                4867                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    6925                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                 875                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  202                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                317                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                58522                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  202                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   3295                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                   840                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         2991                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    7191                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                1095                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                57332                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  601                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                   70                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands             99053                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              278424                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          78346                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps               88374                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  10664                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               77                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           76                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    4411                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               8382                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              1375                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             618                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            678                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    55950                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               137                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   54157                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued              44                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          5488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        13351                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        15614                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       3.468490                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      3.124214                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              5634     36.08%     36.08% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1               970      6.21%     42.30% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2               675      4.32%     46.62% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3               814      5.21%     51.83% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4               291      1.86%     53.70% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5               353      2.26%     55.96% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              1941     12.43%     68.39% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              4668     29.90%     98.28% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               268      1.72%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         15614                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  3541     88.15%     88.15% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                  185      4.61%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     92.76% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  219      5.45%     98.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                  72      1.79%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               43437     80.21%     80.21% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                772      1.43%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.63% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               8718     16.10%     97.73% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              1230      2.27%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                54157                       # Type of FU issued
system.cpu06.iq.rate                         2.508081                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      4017                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.074173                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           127983                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           61588                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        53255                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                58174                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads          858                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          317                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          370                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  202                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                   593                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                   6                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             56090                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              36                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                8382                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               1375                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               68                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           79                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                149                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               53966                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                8639                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             185                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                       9828                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  11846                       # Number of branches executed
system.cpu06.iew.exec_stores                     1189                       # Number of stores executed
system.cpu06.iew.exec_rate                   2.499236                       # Inst execution rate
system.cpu06.iew.wb_sent                        53382                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       53255                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   38330                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   74958                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     2.466309                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.511353                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          5426                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           125                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             143                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        14841                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     3.409406                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     3.653751                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0         5971     40.23%     40.23% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         2194     14.78%     55.02% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2          276      1.86%     56.88% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          230      1.55%     58.43% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          137      0.92%     59.35% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5          258      1.74%     61.09% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6           70      0.47%     61.56% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          735      4.95%     66.51% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         4970     33.49%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        14841                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              49011                       # Number of instructions committed
system.cpu06.commit.committedOps                50599                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         8582                       # Number of memory references committed
system.cpu06.commit.loads                        7524                       # Number of loads committed
system.cpu06.commit.membars                        61                       # Number of memory barriers committed
system.cpu06.commit.branches                    11339                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   39533                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                167                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          41246     81.52%     81.52% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           771      1.52%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          7524     14.87%     97.91% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         1058      2.09%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           50599                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                4970                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      65233                       # The number of ROB reads
system.cpu06.rob.rob_writes                    112896                       # The number of ROB writes
system.cpu06.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          5979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      68305                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     49011                       # Number of Instructions Simulated
system.cpu06.committedOps                       50599                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.440575                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.440575                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             2.269763                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       2.269763                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  73212                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 24500                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                  186081                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                  68341                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                 10330                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements               0                       # number of replacements
system.cpu06.dcache.tags.tagsinuse           9.521608                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              9012                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              67                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          134.507463                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data     9.521608                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.009298                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.009298                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           18559                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          18559                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         7999                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          7999                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         1014                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         1014                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.demand_hits::cpu06.data         9013                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           9013                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         9015                       # number of overall hits
system.cpu06.dcache.overall_hits::total          9015                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data          168                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          168                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           28                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            4                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           14                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            4                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data          196                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          196                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data          200                       # number of overall misses
system.cpu06.dcache.overall_misses::total          200                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data      7698409                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total      7698409                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      3537244                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      3537244                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       244996                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       244996                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        37500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        20500                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        20500                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     11235653                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     11235653                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     11235653                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     11235653                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         8167                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         8167                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         1042                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         1042                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         9209                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         9209                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         9215                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         9215                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.020571                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.020571                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.026871                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.026871                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.021284                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.021284                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.021704                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.021704                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 45823.863095                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 45823.863095                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 126330.142857                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 126330.142857                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 17499.714286                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 17499.714286                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         9375                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 57324.760204                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 57324.760204                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 56178.265000                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 56178.265000                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs          311                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          259                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs              30                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    10.366667                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          259                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data          102                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data           18                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data          120                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data          120                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data           66                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            3                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           14                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            4                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data           76                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data           79                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data      2346777                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total      2346777                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      1070503                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      1070503                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data       137500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total       137500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       200004                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       200004                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data      3417280                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total      3417280                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data      3554780                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total      3554780                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.008081                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.008081                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.009597                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.009597                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.008253                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.008253                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.008573                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.008573                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 35557.227273                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 35557.227273                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 107050.300000                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 107050.300000                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data 45833.333333                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total 45833.333333                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data        14286                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total        14286                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         7125                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 44964.210526                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 44964.210526                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 44997.215190                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 44997.215190                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse           9.095187                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              1772                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           34.076923                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst     9.095187                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.017764                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.017764                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            3748                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           3748                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         1772                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          1772                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         1772                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           1772                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         1772                       # number of overall hits
system.cpu06.icache.overall_hits::total          1772                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           76                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           76                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           76                       # number of overall misses
system.cpu06.icache.overall_misses::total           76                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      7289250                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      7289250                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      7289250                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      7289250                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      7289250                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      7289250                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         1848                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         1848                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         1848                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         1848                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         1848                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         1848                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.041126                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.041126                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.041126                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.041126                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.041126                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.041126                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 95911.184211                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 95911.184211                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 95911.184211                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 95911.184211                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 95911.184211                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 95911.184211                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs          186                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           93                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           24                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           24                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           24                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           52                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           52                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           52                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      5508500                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      5508500                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      5508500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      5508500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      5508500                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      5508500                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.028139                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.028139                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.028139                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.028139                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.028139                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.028139                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 105932.692308                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 105932.692308                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 105932.692308                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 105932.692308                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 105932.692308                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 105932.692308                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 12830                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           12148                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             171                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               9653                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  6604                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           68.413965                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   298                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          20854                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             3389                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        56087                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     12830                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             6902                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       11301                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   457                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                    1802                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  68                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            14939                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            3.937211                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.832351                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                   6800     45.52%     45.52% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    262      1.75%     47.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                     95      0.64%     47.91% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    289      1.93%     49.84% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                    234      1.57%     51.41% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    279      1.87%     53.28% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    185      1.24%     54.52% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                    302      2.02%     56.54% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   6493     43.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              14939                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.615230                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      2.689508                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   2700                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles                4727                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    6503                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                 808                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  201                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                320                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                54779                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  201                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   3216                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                   774                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         3025                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                    6740                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                 983                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                53642                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  546                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                   49                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands             92375                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              260447                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          73335                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps               82226                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  10149                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               82                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    4029                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               7844                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              1318                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             569                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            623                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    52234                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               141                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   50524                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued              66                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          5167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        12725                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        14939                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       3.382020                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      3.127354                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              5558     37.20%     37.20% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1               975      6.53%     43.73% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2               650      4.35%     48.08% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3               756      5.06%     53.14% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4               268      1.79%     54.94% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5               344      2.30%     57.24% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              1799     12.04%     69.28% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              4317     28.90%     98.18% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8               272      1.82%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         14939                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  3285     88.33%     88.33% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                  176      4.73%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     93.06% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  194      5.22%     98.28% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                  64      1.72%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               40424     80.01%     80.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                772      1.53%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.54% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               8173     16.18%     97.71% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              1155      2.29%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                50524                       # Type of FU issued
system.cpu07.iq.rate                         2.422749                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      3719                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.073609                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           119772                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           57556                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        49667                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                54243                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads          784                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          304                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads           60                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          367                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  201                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                   552                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                   6                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             52378                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts              97                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                7844                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               1318                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               69                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                   1                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           74                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                148                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               50338                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                8098                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             186                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                       9215                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  10993                       # Number of branches executed
system.cpu07.iew.exec_stores                     1117                       # Number of stores executed
system.cpu07.iew.exec_rate                   2.413829                       # Inst execution rate
system.cpu07.iew.wb_sent                        49776                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       49667                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   35754                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   69849                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     2.381653                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.511876                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          5169                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           121                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             144                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        14204                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     3.323571                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     3.639234                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0         5878     41.38%     41.38% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         2077     14.62%     56.01% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2          278      1.96%     57.96% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3          216      1.52%     59.48% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          128      0.90%     60.38% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5          261      1.84%     62.22% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6           72      0.51%     62.73% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          674      4.75%     67.47% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         4620     32.53%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        14204                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              45699                       # Number of instructions committed
system.cpu07.commit.committedOps                47208                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         8074                       # Number of memory references committed
system.cpu07.commit.loads                        7060                       # Number of loads committed
system.cpu07.commit.membars                        57                       # Number of memory barriers committed
system.cpu07.commit.branches                    10519                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   36949                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                159                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          38363     81.26%     81.26% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           771      1.63%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          7060     14.96%     97.85% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         1014      2.15%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           47208                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                4620                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      61337                       # The number of ROB reads
system.cpu07.rob.rob_writes                    105491                       # The number of ROB writes
system.cpu07.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          5915                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      69044                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     45699                       # Number of Instructions Simulated
system.cpu07.committedOps                       47208                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.456334                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.456334                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             2.191378                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       2.191378                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  68359                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 23006                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                  173652                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                  63398                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                  9711                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   62                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse           9.322255                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              8448                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 128                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data     9.322255                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.009104                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.009104                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           17413                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          17413                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         7480                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          7480                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          969                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          969                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.demand_hits::cpu07.data         8449                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           8449                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         8451                       # number of overall hits
system.cpu07.dcache.overall_hits::total          8451                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data          155                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          155                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           27                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            4                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           14                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            4                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data          182                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          182                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data          186                       # number of overall misses
system.cpu07.dcache.overall_misses::total          186                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data      7069425                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total      7069425                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      3006992                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      3006992                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       209499                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       209499                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        43498                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        43498                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        43500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        43500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data     10076417                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total     10076417                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data     10076417                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total     10076417                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         7635                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         7635                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          996                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          996                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         8631                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         8631                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         8637                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         8637                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.020301                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.020301                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.027108                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.027108                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.823529                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.823529                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.021087                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.021087                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.021535                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.021535                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 45609.193548                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 45609.193548                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 111370.074074                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 111370.074074                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 14964.214286                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 14964.214286                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 10874.500000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 10874.500000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 55364.928571                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 55364.928571                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 54174.284946                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 54174.284946                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs          270                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          255                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs              30                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets   127.500000                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data           86                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data           16                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data          102                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data          102                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data           69                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data           11                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            3                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           14                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data           80                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data           83                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total           83                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data      2358778                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total      2358778                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data       888254                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total       888254                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data       127000                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total       127000                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       166001                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       166001                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        31502                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        31502                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        40500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        40500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data      3247032                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total      3247032                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data      3374032                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total      3374032                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.009037                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.009037                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.011044                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.011044                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.823529                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.009269                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.009269                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.009610                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.009610                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 34185.188406                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 34185.188406                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 80750.363636                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 80750.363636                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data 42333.333333                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total 42333.333333                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 11857.214286                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11857.214286                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  7875.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  7875.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 40587.900000                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 40587.900000                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 40650.987952                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 40650.987952                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse           8.670211                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs              1721                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           33.745098                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     8.670211                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.016934                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.016934                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            3655                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           3655                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst         1721                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          1721                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst         1721                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           1721                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst         1721                       # number of overall hits
system.cpu07.icache.overall_hits::total          1721                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           81                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           81                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           81                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           81                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           81                       # number of overall misses
system.cpu07.icache.overall_misses::total           81                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      8551750                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      8551750                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      8551750                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      8551750                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      8551750                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      8551750                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst         1802                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         1802                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst         1802                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         1802                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst         1802                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         1802                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.044950                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.044950                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.044950                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.044950                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.044950                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.044950                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 105577.160494                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 105577.160494                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 105577.160494                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 105577.160494                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 105577.160494                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 105577.160494                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs          139                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          139                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           30                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           30                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           30                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           51                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           51                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           51                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      5696750                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      5696750                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      5696750                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      5696750                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      5696750                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      5696750                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.028302                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.028302                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.028302                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.028302                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.028302                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.028302                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 111700.980392                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 111700.980392                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 111700.980392                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 111700.980392                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 111700.980392                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 111700.980392                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 11502                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           10897                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             155                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               7582                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  5901                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           77.829069                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   264                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          20045                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             3375                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        50610                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     11502                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             6165                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       10040                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   413                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                    1665                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            13642                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            3.890925                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.837546                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                   6322     46.34%     46.34% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    219      1.61%     47.95% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                     84      0.62%     48.56% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    263      1.93%     50.49% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                    209      1.53%     52.02% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    215      1.58%     53.60% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    181      1.33%     54.93% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                    285      2.09%     57.02% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   5864     42.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              13642                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.573809                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.524819                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   2561                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles                4309                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    5858                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                 735                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  179                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                277                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                49464                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  179                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   3026                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  1146                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         2228                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                    6077                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                 986                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                48436                       # Number of instructions processed by rename
system.cpu08.rename.IQFullEvents                  558                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                   86                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands             83218                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              235260                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          66395                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps               73982                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   9233                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               59                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           58                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    3723                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               7189                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              1204                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             530                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            577                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    47301                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               104                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   45764                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued              57                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          4841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        11856                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        13642                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       3.354640                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      3.116536                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              5075     37.20%     37.20% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1               900      6.60%     43.80% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2               611      4.48%     48.28% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3               751      5.51%     53.78% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4               257      1.88%     55.67% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5               307      2.25%     57.92% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              1615     11.84%     69.76% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              3872     28.38%     98.14% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               254      1.86%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         13642                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  2945     86.82%     86.82% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                  177      5.22%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     92.04% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  209      6.16%     98.20% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                  61      1.80%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               36397     79.53%     79.53% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                772      1.69%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.22% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               7543     16.48%     97.70% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              1052      2.30%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                45764                       # Type of FU issued
system.cpu08.iq.rate                         2.283063                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      3392                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.074119                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           108612                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           52259                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        44900                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                49156                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads          770                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          305                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads           54                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          388                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  179                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                   556                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                 447                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             47408                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                7189                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               1204                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               48                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 440                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           67                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           65                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                132                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               45585                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                7465                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             172                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                       8481                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   9859                       # Number of branches executed
system.cpu08.iew.exec_stores                     1016                       # Number of stores executed
system.cpu08.iew.exec_rate                   2.274133                       # Inst execution rate
system.cpu08.iew.wb_sent                        45005                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       44900                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   32356                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   62977                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     2.239960                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.513775                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          4763                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            98                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             128                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        12965                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     3.282993                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     3.629568                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0         5442     41.97%     41.97% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         1874     14.45%     56.43% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2          251      1.94%     58.36% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3          200      1.54%     59.91% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          124      0.96%     60.86% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5          249      1.92%     62.78% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6           65      0.50%     63.29% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          623      4.81%     68.09% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         4137     31.91%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        12965                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              41217                       # Number of instructions committed
system.cpu08.commit.committedOps                42564                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         7318                       # Number of memory references committed
system.cpu08.commit.loads                        6419                       # Number of loads committed
system.cpu08.commit.membars                        52                       # Number of memory barriers committed
system.cpu08.commit.branches                     9418                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   33378                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                142                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          34475     81.00%     81.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           771      1.81%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.81% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          6419     15.08%     97.89% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          899      2.11%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           42564                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                4137                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      55596                       # The number of ROB reads
system.cpu08.rob.rob_writes                     95419                       # The number of ROB writes
system.cpu08.timesIdled                            43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          6403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      69853                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     41217                       # Number of Instructions Simulated
system.cpu08.committedOps                       42564                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.486328                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.486328                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             2.056223                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       2.056223                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  62006                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 21044                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                  157398                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                  56835                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                  8886                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements               0                       # number of replacements
system.cpu08.dcache.tags.tagsinuse           8.502909                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              7709                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          116.803030                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data     8.502909                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.008304                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.008304                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           15885                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          15885                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         6845                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          6845                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          865                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          865                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data         7710                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           7710                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         7712                       # number of overall hits
system.cpu08.dcache.overall_hits::total          7712                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data          153                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          153                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           28                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            4                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            3                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data          181                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          181                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data          185                       # number of overall misses
system.cpu08.dcache.overall_misses::total          185                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data      7202583                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total      7202583                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      3864998                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      3864998                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        37000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        41500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        41500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data     11067581                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total     11067581                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data     11067581                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total     11067581                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         6998                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         6998                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          893                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          893                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         7891                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         7891                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         7897                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         7897                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.021863                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.021863                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.031355                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.031355                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.022938                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022938                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.023427                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.023427                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 47075.705882                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 47075.705882                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 138035.642857                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 138035.642857                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 13833.333333                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 13833.333333                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 61146.856354                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 61146.856354                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 59824.762162                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 59824.762162                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs          427                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets           41                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs              30                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    14.233333                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets           41                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data           89                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data           18                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data          107                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data          107                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data           64                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data           10                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            3                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            3                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data           74                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data           77                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      2994799                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      2994799                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data      1241251                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total      1241251                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data       109250                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total       109250                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        32500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        32500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data      4236050                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total      4236050                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data      4345300                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total      4345300                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.009145                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.009145                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.011198                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.011198                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.009378                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.009378                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.009751                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.009751                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 46793.734375                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 46793.734375                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 124125.100000                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 124125.100000                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data 36416.666667                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total 36416.666667                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data 10833.333333                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total 10833.333333                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 57243.918919                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 57243.918919                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 56432.467532                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 56432.467532                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse           8.302828                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs              1587                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           30.519231                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     8.302828                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.016216                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.016216                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses            3382                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses           3382                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst         1587                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          1587                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst         1587                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           1587                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst         1587                       # number of overall hits
system.cpu08.icache.overall_hits::total          1587                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           78                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           78                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           78                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           78                       # number of overall misses
system.cpu08.icache.overall_misses::total           78                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      8124250                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      8124250                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      8124250                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      8124250                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      8124250                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      8124250                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst         1665                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         1665                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst         1665                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         1665                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst         1665                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         1665                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.046847                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.046847                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.046847                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.046847                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.046847                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.046847                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 104157.051282                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 104157.051282                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 104157.051282                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 104157.051282                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 104157.051282                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 104157.051282                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs          194                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          194                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           26                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           26                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           26                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           52                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           52                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           52                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      5884750                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      5884750                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      5884750                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      5884750                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      5884750                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      5884750                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.031231                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.031231                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.031231                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.031231                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.031231                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.031231                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 113168.269231                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 113168.269231                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 113168.269231                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 113168.269231                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 113168.269231                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 113168.269231                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 11952                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           11334                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             157                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               8636                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  6151                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           71.225104                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   269                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          19373                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             3304                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        52362                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     11952                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             6420                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       10409                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   421                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    1673                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            13944                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            3.937536                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.836961                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                   6369     45.68%     45.68% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    230      1.65%     47.33% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                     90      0.65%     47.97% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    271      1.94%     49.91% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                    215      1.54%     51.46% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    230      1.65%     53.11% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    174      1.25%     54.35% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    292      2.09%     56.45% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   6073     43.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              13944                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.616941                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      2.702834                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   2602                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                4321                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    6079                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                 759                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  183                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                294                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                51254                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  183                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   3079                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                   589                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         2820                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    6313                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                 960                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                50262                       # Number of instructions processed by rename
system.cpu09.rename.IQFullEvents                  500                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  103                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands             86434                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              244069                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          68800                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps               77004                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   9415                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               71                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           70                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    3769                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               7393                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              1293                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             527                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            580                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    49066                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               116                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   47455                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued              56                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          4901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        12016                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        13944                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       3.403256                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      3.126026                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              5138     36.85%     36.85% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1               907      6.50%     43.35% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2               610      4.37%     47.73% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3               711      5.10%     52.83% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4               260      1.86%     54.69% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5               329      2.36%     57.05% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              1678     12.03%     69.08% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              4046     29.02%     98.10% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               265      1.90%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         13944                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  3074     87.98%     87.98% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                  176      5.04%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     93.02% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  184      5.27%     98.28% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                  60      1.72%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               37876     79.81%     79.81% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                772      1.63%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.44% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               7692     16.21%     97.65% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              1115      2.35%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                47455                       # Type of FU issued
system.cpu09.iq.rate                         2.449543                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      3494                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.073628                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           112397                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           54096                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        46633                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                50949                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads          737                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          351                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads           57                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          335                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  183                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                   526                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                  10                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             49185                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              35                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                7393                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               1293                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               58                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                   3                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           69                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           65                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                134                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               47261                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                7623                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             187                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                       8688                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  10277                       # Number of branches executed
system.cpu09.iew.exec_stores                     1065                       # Number of stores executed
system.cpu09.iew.exec_rate                   2.439529                       # Inst execution rate
system.cpu09.iew.wb_sent                        46733                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       46633                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   33587                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   65525                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     2.407113                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.512583                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          4839                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           109                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             130                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        13258                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     3.339946                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     3.640362                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0         5447     41.08%     41.08% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         1951     14.72%     55.80% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2          259      1.95%     57.75% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          201      1.52%     59.27% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          123      0.93%     60.20% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5          240      1.81%     62.01% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6           67      0.51%     62.51% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          645      4.86%     67.38% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         4325     32.62%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        13258                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              42876                       # Number of instructions committed
system.cpu09.commit.committedOps                44281                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         7598                       # Number of memory references committed
system.cpu09.commit.loads                        6656                       # Number of loads committed
system.cpu09.commit.membars                        54                       # Number of memory barriers committed
system.cpu09.commit.branches                     9825                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   34698                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                148                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          35912     81.10%     81.10% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           771      1.74%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          6656     15.03%     97.87% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          942      2.13%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           44281                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                4325                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      57468                       # The number of ROB reads
system.cpu09.rob.rob_writes                     99000                       # The number of ROB writes
system.cpu09.timesIdled                            39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          5429                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      70525                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     42876                       # Number of Instructions Simulated
system.cpu09.committedOps                       44281                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.451838                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.451838                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             2.213183                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       2.213183                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  64246                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 21733                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                  163089                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                  59226                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                  9181                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   44                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements               0                       # number of replacements
system.cpu09.dcache.tags.tagsinuse           8.819935                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              7950                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          124.218750                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     8.819935                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.008613                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.008613                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           16411                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          16411                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         7050                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          7050                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          901                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          901                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data         7951                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           7951                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         7953                       # number of overall hits
system.cpu09.dcache.overall_hits::total          7953                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data          158                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          158                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           28                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            4                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           11                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            3                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data          186                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          186                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data          190                       # number of overall misses
system.cpu09.dcache.overall_misses::total          190                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data      5458437                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total      5458437                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      2095496                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      2095496                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       205496                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       205496                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        54499                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        54499                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data      7553933                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total      7553933                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data      7553933                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total      7553933                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         7208                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         7208                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          929                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          929                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         8137                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         8137                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         8143                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         8143                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.021920                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.021920                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.030140                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.030140                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.022859                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022859                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.023333                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.023333                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 34547.069620                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 34547.069620                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 74839.142857                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 74839.142857                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 18681.454545                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 18681.454545                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 18166.333333                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 18166.333333                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 40612.543011                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 40612.543011                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 39757.542105                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 39757.542105                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs          294                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs              29                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    10.137931                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets    16.500000                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data           85                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data           18                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data          103                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data          103                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data           73                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data           10                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            3                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           11                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data           83                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total           83                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data           86                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total           86                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      2535283                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      2535283                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data       648002                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total       648002                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data       123500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total       123500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       170004                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       170004                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        44001                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        44001                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data      3183285                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total      3183285                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data      3306785                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total      3306785                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.010128                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.010128                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.010764                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.010764                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.010200                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.010200                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.010561                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.010561                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 34729.904110                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 34729.904110                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 64800.200000                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 64800.200000                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data 41166.666667                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total 41166.666667                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 15454.909091                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15454.909091                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data        14667                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total        14667                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 38352.831325                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 38352.831325                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 38450.988372                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 38450.988372                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse           8.173509                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              1592                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           31.215686                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     8.173509                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.015964                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.015964                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses            3397                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses           3397                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         1592                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          1592                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         1592                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           1592                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         1592                       # number of overall hits
system.cpu09.icache.overall_hits::total          1592                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           81                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           81                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           81                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           81                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           81                       # number of overall misses
system.cpu09.icache.overall_misses::total           81                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      7946250                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      7946250                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      7946250                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      7946250                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      7946250                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      7946250                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         1673                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         1673                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         1673                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         1673                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         1673                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         1673                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.048416                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.048416                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.048416                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.048416                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.048416                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.048416                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 98101.851852                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 98101.851852                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 98101.851852                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 98101.851852                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 98101.851852                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 98101.851852                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          144                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           30                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           30                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           30                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           51                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           51                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           51                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      5453000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      5453000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      5453000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      5453000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      5453000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      5453000                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.030484                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.030484                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.030484                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.030484                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.030484                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.030484                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 106921.568627                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 106921.568627                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 106921.568627                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 106921.568627                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 106921.568627                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 106921.568627                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 11256                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           10655                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             156                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               6799                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  5776                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           84.953670                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   261                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          18718                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             3418                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        49536                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     11256                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             6037                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                        9799                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   415                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    1641                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            13455                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            3.862728                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.835373                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                   6274     46.63%     46.63% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    226      1.68%     48.31% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                     85      0.63%     48.94% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    254      1.89%     50.83% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                    199      1.48%     52.31% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    226      1.68%     53.99% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    171      1.27%     55.26% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    297      2.21%     57.47% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   5723     42.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              13455                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.601346                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      2.646437                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   2573                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                4235                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    5754                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                 713                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  180                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                274                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                48455                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  180                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   3029                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                   614                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         2723                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    5964                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                 945                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                47471                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  483                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  134                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands             81479                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              230559                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          65068                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps               72463                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   9012                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               58                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           57                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    3593                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               7045                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              1177                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             515                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            567                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    46320                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               107                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   44850                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued              48                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          4668                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        11454                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        13455                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       3.333333                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      3.121588                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              5093     37.85%     37.85% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1               860      6.39%     44.24% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2               585      4.35%     48.59% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3               714      5.31%     53.90% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4               258      1.92%     55.82% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5               323      2.40%     58.22% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              1569     11.66%     69.88% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              3807     28.29%     98.17% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               246      1.83%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         13455                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  2915     87.17%     87.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                  172      5.14%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     92.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  194      5.80%     98.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                  63      1.88%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               35654     79.50%     79.50% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                772      1.72%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.22% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               7383     16.46%     97.68% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              1041      2.32%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                44850                       # Type of FU issued
system.cpu10.iq.rate                         2.396089                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      3344                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.074560                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           106545                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           51108                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        43991                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                48194                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads          734                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          277                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads           55                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          382                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  180                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                   493                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                   9                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             46430                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              33                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                7045                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               1177                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               51                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                   3                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           66                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           67                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                133                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               44669                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                7314                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             179                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                       8314                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   9646                       # Number of branches executed
system.cpu10.iew.exec_stores                     1000                       # Number of stores executed
system.cpu10.iew.exec_rate                   2.386419                       # Inst execution rate
system.cpu10.iew.wb_sent                        44095                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       43991                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   31701                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   61710                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     2.350198                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.513709                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          4593                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            99                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             129                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        12796                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     3.263442                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     3.630716                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0         5430     42.44%     42.44% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         1830     14.30%     56.74% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2          244      1.91%     58.64% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          197      1.54%     60.18% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          114      0.89%     61.07% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5          239      1.87%     62.94% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6           66      0.52%     63.46% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          605      4.73%     68.19% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         4071     31.81%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        12796                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              40412                       # Number of instructions committed
system.cpu10.commit.committedOps                41759                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         7211                       # Number of memory references committed
system.cpu10.commit.loads                        6311                       # Number of loads committed
system.cpu10.commit.membars                        52                       # Number of memory barriers committed
system.cpu10.commit.branches                     9219                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   32772                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                142                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          33777     80.89%     80.89% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           771      1.85%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.73% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          6311     15.11%     97.84% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          900      2.16%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           41759                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                4071                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      54518                       # The number of ROB reads
system.cpu10.rob.rob_writes                     93447                       # The number of ROB writes
system.cpu10.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          5263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      71180                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     40412                       # Number of Instructions Simulated
system.cpu10.committedOps                       41759                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.463179                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.463179                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             2.158991                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       2.158991                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  60768                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 20666                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                  154221                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                  55574                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                  8733                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements               0                       # number of replacements
system.cpu10.dcache.tags.tagsinuse           8.680494                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              7548                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          117.937500                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     8.680494                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.008477                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.008477                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           15604                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          15604                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         6700                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          6700                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          863                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          863                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            1                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu10.dcache.demand_hits::cpu10.data         7563                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           7563                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         7565                       # number of overall hits
system.cpu10.dcache.overall_hits::total          7565                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data          156                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          156                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           25                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            4                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            4                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data          181                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          181                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data          185                       # number of overall misses
system.cpu10.dcache.overall_misses::total          185                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data      6269615                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total      6269615                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      2909494                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      2909494                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        72997                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        72997                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        37000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data      9179109                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total      9179109                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data      9179109                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total      9179109                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         6856                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         6856                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          888                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          888                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         7744                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         7744                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         7750                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         7750                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.022754                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.022754                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.028153                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.028153                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.023373                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.023373                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.023871                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.023871                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 40189.839744                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 40189.839744                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 116379.760000                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 116379.760000                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 18249.250000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 18249.250000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 12333.333333                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 50713.309392                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 50713.309392                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 49616.805405                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 49616.805405                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs          296                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          141                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs              29                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    10.206897                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          141                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data           84                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data           15                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data           99                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data           99                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data           72                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total           72                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data           10                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            3                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            4                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data           82                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total           82                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data           85                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data      2465282                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total      2465282                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data       884253                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total       884253                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data       122000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total       122000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        58003                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        58003                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data      3349535                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total      3349535                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data      3471535                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total      3471535                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.010502                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.010502                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.011261                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.011261                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.010589                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.010589                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.010968                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.010968                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 34240.027778                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 34240.027778                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 88425.300000                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 88425.300000                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data 40666.666667                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total 40666.666667                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 14500.750000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14500.750000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 40847.987805                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 40847.987805                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 40841.588235                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 40841.588235                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse           7.831171                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              1562                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           30.627451                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     7.831171                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.015295                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.015295                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            3333                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           3333                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         1562                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          1562                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         1562                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           1562                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         1562                       # number of overall hits
system.cpu10.icache.overall_hits::total          1562                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           79                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           79                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           79                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           79                       # number of overall misses
system.cpu10.icache.overall_misses::total           79                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      7131748                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      7131748                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      7131748                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      7131748                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      7131748                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      7131748                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         1641                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         1641                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         1641                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         1641                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         1641                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         1641                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.048141                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.048141                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.048141                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.048141                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.048141                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.048141                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 90275.291139                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 90275.291139                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 90275.291139                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 90275.291139                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 90275.291139                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 90275.291139                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           72                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           28                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           28                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           28                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           51                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           51                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           51                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      5252251                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      5252251                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      5252251                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      5252251                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      5252251                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      5252251                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.031079                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.031079                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.031079                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.031079                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.031079                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.031079                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 102985.313725                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 102985.313725                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 102985.313725                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 102985.313725                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 102985.313725                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 102985.313725                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  8743                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            8211                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             147                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               5438                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  4468                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           82.162560                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   228                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          17829                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             3009                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        39323                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      8743                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             4696                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                        8577                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   377                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                    1503                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            11795                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            3.509453                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.809364                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                   6038     51.19%     51.19% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    195      1.65%     52.84% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                     73      0.62%     53.46% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    205      1.74%     55.20% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                    162      1.37%     56.57% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    193      1.64%     58.21% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    158      1.34%     59.55% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                    291      2.47%     62.02% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   4480     37.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              11795                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.490381                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      2.205564                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   2378                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                4098                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    4588                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                 570                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  161                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                242                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                38462                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                  96                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  161                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   2743                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  1261                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         2092                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    4753                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                 785                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                37614                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  447                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                   93                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands             63715                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              182604                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          51694                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps               56035                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   7665                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               58                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           57                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    2881                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               5758                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              1006                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             416                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            403                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    36625                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                92                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   35400                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued              70                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          4138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        10061                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        11795                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       3.001272                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      3.090613                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              4974     42.17%     42.17% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1               810      6.87%     49.04% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2               521      4.42%     53.45% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3               668      5.66%     59.12% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4               234      1.98%     61.10% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5               277      2.35%     63.45% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              1198     10.16%     73.61% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              2869     24.32%     97.93% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8               244      2.07%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         11795                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  2196     84.69%     84.69% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                  175      6.75%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     91.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  175      6.75%     98.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                  47      1.81%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               27700     78.25%     78.25% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                772      2.18%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.43% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               6082     17.18%     97.61% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               846      2.39%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                35400                       # Type of FU issued
system.cpu11.iq.rate                         1.985529                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      2593                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.073249                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads            85251                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           40869                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        34570                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                37993                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads          710                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          299                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads           43                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          414                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  161                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                   465                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 529                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             36720                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              34                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                5758                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               1006                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               45                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 519                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           57                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                125                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               35228                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                6018                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             165                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                       6826                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   7407                       # Number of branches executed
system.cpu11.iew.exec_stores                      808                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.975882                       # Inst execution rate
system.cpu11.iew.wb_sent                        34652                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       34570                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   24936                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   47988                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     1.938976                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.519630                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          4079                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            82                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             120                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        11207                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.907022                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     3.546699                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0         5303     47.32%     47.32% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         1544     13.78%     61.10% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2          229      2.04%     63.14% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          158      1.41%     64.55% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4           99      0.88%     65.43% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5          239      2.13%     67.56% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6           54      0.48%     68.05% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          460      4.10%     72.15% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         3121     27.85%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        11207                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              31551                       # Number of instructions committed
system.cpu11.commit.committedOps                32579                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         5755                       # Number of memory references committed
system.cpu11.commit.loads                        5048                       # Number of loads committed
system.cpu11.commit.membars                        41                       # Number of memory barriers committed
system.cpu11.commit.branches                     7033                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   25723                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                109                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          26053     79.97%     79.97% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           771      2.37%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.34% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          5048     15.49%     97.83% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          707      2.17%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           32579                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                3121                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      44328                       # The number of ROB reads
system.cpu11.rob.rob_writes                     73979                       # The number of ROB writes
system.cpu11.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6034                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      72069                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     31551                       # Number of Instructions Simulated
system.cpu11.committedOps                       32579                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.565085                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.565085                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.769645                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.769645                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  48072                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 16799                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                  122016                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  42495                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                  7177                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   40                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements               0                       # number of replacements
system.cpu11.dcache.tags.tagsinuse           8.386460                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              6043                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs              69                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           87.579710                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     8.386460                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.008190                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.008190                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           69                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.067383                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           12571                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          12571                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         5375                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          5375                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          667                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          667                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data            1                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu11.dcache.demand_hits::cpu11.data         6042                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           6042                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         6044                       # number of overall hits
system.cpu11.dcache.overall_hits::total          6044                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data          154                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          154                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           28                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            4                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            9                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            3                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data          182                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          182                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data          186                       # number of overall misses
system.cpu11.dcache.overall_misses::total          186                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data      8019778                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total      8019778                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      4064996                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      4064996                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       130500                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       130500                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        37500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data     12084774                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total     12084774                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data     12084774                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total     12084774                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         5529                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         5529                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          695                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          695                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         6224                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         6224                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         6230                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         6230                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.027853                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.027853                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.040288                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.040288                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.029242                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.029242                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.029856                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.029856                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 52076.480519                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 52076.480519                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 145178.428571                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 145178.428571                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data        14500                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total        14500                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data        12500                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 66399.857143                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 66399.857143                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 64971.903226                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 64971.903226                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs          412                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          244                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              30                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    13.733333                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          122                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data           90                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data           18                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data          108                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total          108                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data          108                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total          108                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data           64                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data           10                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            3                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            9                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data           74                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data           77                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data      2243798                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total      2243798                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      1248752                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      1248752                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data       107000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total       107000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data      3492550                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total      3492550                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data      3599550                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total      3599550                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.011575                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.011575                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.014388                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.014388                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.011889                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.011889                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.012360                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.012360                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 35059.343750                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 35059.343750                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 124875.200000                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 124875.200000                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data 35666.666667                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total 35666.666667                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 11444.444444                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11444.444444                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         9500                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 47196.621622                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 47196.621622                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 46747.402597                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 46747.402597                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse           7.518539                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              1427                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           26.924528                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     7.518539                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.014685                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.014685                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            3059                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           3059                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         1427                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          1427                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         1427                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           1427                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         1427                       # number of overall hits
system.cpu11.icache.overall_hits::total          1427                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           76                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           76                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           76                       # number of overall misses
system.cpu11.icache.overall_misses::total           76                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      7244000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      7244000                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      7244000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      7244000                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      7244000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      7244000                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         1503                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         1503                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         1503                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         1503                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         1503                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         1503                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.050566                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.050566                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.050566                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.050566                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.050566                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.050566                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 95315.789474                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 95315.789474                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 95315.789474                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 95315.789474                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 95315.789474                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 95315.789474                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs          110                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          110                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           23                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           23                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           23                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           53                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           53                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           53                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      5660750                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      5660750                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      5660750                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      5660750                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      5660750                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      5660750                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.035263                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.035263                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.035263                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.035263                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.035263                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.035263                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 106806.603774                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 106806.603774                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 106806.603774                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 106806.603774                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 106806.603774                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 106806.603774                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  7758                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            7281                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             175                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               4342                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  3966                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           91.340396                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   196                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          16967                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             2903                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        36103                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      7758                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             4162                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                        7732                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   419                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                    1465                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  65                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            10865                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            3.494432                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.805516                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                   5584     51.39%     51.39% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    174      1.60%     53.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                     62      0.57%     53.57% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    183      1.68%     55.25% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                    171      1.57%     56.82% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    178      1.64%     58.46% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    144      1.33%     59.79% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    270      2.49%     62.27% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   4099     37.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              10865                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.457241                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      2.127836                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   2310                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                3638                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    4219                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                 518                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  180                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                214                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                35249                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 104                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  180                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   2651                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  1017                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         2034                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    4339                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                 644                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                34264                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  384                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                   16                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands             57180                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              166471                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          47361                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps               49406                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   7771                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               49                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           47                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    2648                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               5366                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores               984                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             346                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            135                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    33047                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                83                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   31676                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued              77                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          4268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        10842                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        10865                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       2.915416                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      3.085837                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              4685     43.12%     43.12% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1               797      7.34%     50.46% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2               502      4.62%     55.08% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3               615      5.66%     60.74% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4               187      1.72%     62.46% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5               274      2.52%     64.98% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              1009      9.29%     74.27% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              2510     23.10%     97.37% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               286      2.63%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         10865                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1952     82.40%     82.40% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                  177      7.47%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     89.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  169      7.13%     97.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                  71      3.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               24532     77.45%     77.45% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                772      2.44%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.88% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               5562     17.56%     97.44% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               810      2.56%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                31676                       # Type of FU issued
system.cpu12.iq.rate                         1.866918                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      2369                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.074788                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads            76656                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           37410                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        30823                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                34045                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads             22                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads          830                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          359                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads           63                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          343                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  180                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                   479                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 435                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             33133                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              38                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                5366                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts                984                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               41                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 432                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           54                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          100                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                154                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               31447                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                5484                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             222                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                       6236                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   6511                       # Number of branches executed
system.cpu12.iew.exec_stores                      752                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.853421                       # Inst execution rate
system.cpu12.iew.wb_sent                        30903                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       30823                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   22283                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   42545                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     1.816644                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.523751                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          4190                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             146                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        10244                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.817454                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     3.509414                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0         4957     48.39%     48.39% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         1387     13.54%     61.93% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2          213      2.08%     64.01% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          159      1.55%     65.56% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4           91      0.89%     66.45% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5          263      2.57%     69.02% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6           59      0.58%     69.59% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          381      3.72%     73.31% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         2734     26.69%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        10244                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              27970                       # Number of instructions committed
system.cpu12.commit.committedOps                28862                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         5161                       # Number of memory references committed
system.cpu12.commit.loads                        4536                       # Number of loads committed
system.cpu12.commit.membars                        37                       # Number of memory barriers committed
system.cpu12.commit.branches                     6151                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   22864                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 95                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          22930     79.45%     79.45% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           771      2.67%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.12% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          4536     15.72%     97.83% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          625      2.17%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           28862                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                2734                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      40211                       # The number of ROB reads
system.cpu12.rob.rob_writes                     66816                       # The number of ROB writes
system.cpu12.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          6102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      72931                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     27970                       # Number of Instructions Simulated
system.cpu12.committedOps                       28862                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.606614                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.606614                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.648494                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.648494                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  43030                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 15226                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                  109176                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  37297                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                  6614                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   56                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements               0                       # number of replacements
system.cpu12.dcache.tags.tagsinuse           7.893129                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              5446                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs              67                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           81.283582                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     7.893129                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.007708                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.007708                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           11421                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          11421                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         4863                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          4863                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          582                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          582                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            1                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data         5445                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           5445                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         5447                       # number of overall hits
system.cpu12.dcache.overall_hits::total          5447                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data          171                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          171                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           28                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            4                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           12                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            3                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data          199                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          199                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data          203                       # number of overall misses
system.cpu12.dcache.overall_misses::total          203                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data      6494070                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total      6494070                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      3443242                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      3443242                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       206999                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       206999                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        37500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data      9937312                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total      9937312                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data      9937312                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total      9937312                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         5034                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         5034                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          610                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          610                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         5644                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         5644                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         5650                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         5650                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.033969                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.033969                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.045902                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.045902                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.035259                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.035259                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.035929                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.035929                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 37977.017544                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 37977.017544                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 122972.928571                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 122972.928571                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 17249.916667                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 17249.916667                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data        12500                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 49936.241206                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 49936.241206                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 48952.275862                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 48952.275862                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs          401                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           42                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              30                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    13.366667                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          106                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data           18                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data          124                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data          124                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data           65                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data           10                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            3                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           12                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data           75                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data           78                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data      2260785                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total      2260785                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      1244004                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      1244004                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data       182000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total       182000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       169001                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       169001                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data      3504789                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total      3504789                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data      3686789                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total      3686789                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.012912                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.012912                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.013288                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.013288                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.013805                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.013805                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 34781.307692                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 34781.307692                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 124400.400000                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 124400.400000                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data 60666.666667                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total 60666.666667                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 14083.416667                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14083.416667                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         9500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 46730.520000                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 46730.520000                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 47266.525641                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 47266.525641                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse           7.188075                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              1390                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           25.272727                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     7.188075                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.014039                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.014039                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            2985                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           2985                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         1390                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          1390                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         1390                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           1390                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         1390                       # number of overall hits
system.cpu12.icache.overall_hits::total          1390                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           75                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           75                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           75                       # number of overall misses
system.cpu12.icache.overall_misses::total           75                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      7387000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      7387000                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      7387000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      7387000                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      7387000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      7387000                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         1465                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         1465                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         1465                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         1465                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         1465                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         1465                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.051195                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.051195                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.051195                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.051195                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.051195                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.051195                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 98493.333333                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 98493.333333                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 98493.333333                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 98493.333333                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 98493.333333                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 98493.333333                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           72                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           20                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           20                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           20                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           55                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           55                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      5871250                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      5871250                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      5871250                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      5871250                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      5871250                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      5871250                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.037543                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.037543                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.037543                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.037543                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.037543                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.037543                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst       106750                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total       106750                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst       106750                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total       106750                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst       106750                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total       106750                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  7873                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            7478                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             154                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               7579                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  4043                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           53.344768                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   181                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          16295                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             2806                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        36691                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      7873                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             4224                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                        7343                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   381                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                    1378                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            10379                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            3.691878                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.836746                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                   5107     49.21%     49.21% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    161      1.55%     50.76% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                     56      0.54%     51.30% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    154      1.48%     52.78% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                    171      1.65%     54.43% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    147      1.42%     55.84% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    121      1.17%     57.01% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                    258      2.49%     59.50% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   4204     40.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              10379                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.483154                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      2.251672                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   2231                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                3218                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    4249                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                 518                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  163                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                172                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                35668                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  163                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   2569                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                   908                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         1752                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    4362                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                 625                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                34758                       # Number of instructions processed by rename
system.cpu13.rename.IQFullEvents                  351                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                   11                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands             58543                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              169048                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          48245                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps               51485                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   7055                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           36                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    2686                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               5424                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores               891                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             370                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            128                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    33550                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                74                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   32119                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued              24                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          3620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        10503                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        10379                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       3.094614                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      3.106094                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              4207     40.53%     40.53% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1               726      6.99%     47.53% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2               513      4.94%     52.47% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3               603      5.81%     58.28% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4               151      1.45%     59.74% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5               246      2.37%     62.11% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              1069     10.30%     72.41% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              2602     25.07%     97.48% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8               262      2.52%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         10379                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1996     83.51%     83.51% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                  168      7.03%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     90.54% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  165      6.90%     97.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                  61      2.55%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               25085     78.10%     78.10% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                772      2.40%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.50% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               5542     17.25%     97.76% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               720      2.24%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                32119                       # Type of FU issued
system.cpu13.iq.rate                         1.971095                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      2390                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.074411                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads            77025                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           37256                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        31423                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                34509                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads             19                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads          740                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          246                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads           56                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          260                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  163                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                   380                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 444                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             33627                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts              20                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                5424                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts                891                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               36                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    8                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 435                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           48                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                130                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               31963                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                5476                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             150                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                       6177                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   6667                       # Number of branches executed
system.cpu13.iew.exec_stores                      701                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.961522                       # Inst execution rate
system.cpu13.iew.wb_sent                        31502                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       31423                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   22782                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   43689                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     1.928383                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.521458                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          3561                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            72                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             127                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples         9844                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     3.047948                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     3.567571                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0         4433     45.03%     45.03% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         1369     13.91%     58.94% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2          202      2.05%     60.99% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          168      1.71%     62.70% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4           91      0.92%     63.62% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5          257      2.61%     66.23% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6           66      0.67%     66.90% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          382      3.88%     70.78% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         2876     29.22%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total         9844                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              29072                       # Number of instructions committed
system.cpu13.commit.committedOps                30004                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         5329                       # Number of memory references committed
system.cpu13.commit.loads                        4684                       # Number of loads committed
system.cpu13.commit.membars                        37                       # Number of memory barriers committed
system.cpu13.commit.branches                     6424                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   23741                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 99                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          23904     79.67%     79.67% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           771      2.57%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.24% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          4684     15.61%     97.85% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          645      2.15%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           30004                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                2876                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      40156                       # The number of ROB reads
system.cpu13.rob.rob_writes                     67739                       # The number of ROB writes
system.cpu13.timesIdled                            43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          5916                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      73603                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     29072                       # Number of Instructions Simulated
system.cpu13.committedOps                       30004                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.560505                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.560505                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.784106                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.784106                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  43858                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 15379                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                  110931                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  38479                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                  6591                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   27                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements               0                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           7.485123                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              5600                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           84.848485                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     7.485123                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.007310                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.007310                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           11634                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          11634                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         4991                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          4991                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          608                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          608                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data            1                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu13.dcache.demand_hits::cpu13.data         5599                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           5599                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         5601                       # number of overall hits
system.cpu13.dcache.overall_hits::total          5601                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data          133                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          133                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           28                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            4                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            6                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data          161                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          161                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data          165                       # number of overall misses
system.cpu13.dcache.overall_misses::total          165                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data      5574714                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total      5574714                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      3451994                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      3451994                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        75500                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        75500                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        37500                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data      9026708                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total      9026708                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data      9026708                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total      9026708                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         5124                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         5124                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          636                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          636                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         5760                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         5760                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         5766                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         5766                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.025956                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.025956                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.044025                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.044025                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.027951                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.027951                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.028616                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.028616                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 41915.142857                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 41915.142857                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 123285.500000                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 123285.500000                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 12583.333333                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 12583.333333                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data        12500                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 56066.509317                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 56066.509317                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 54707.321212                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 54707.321212                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs          283                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs              22                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    12.863636                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data           69                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data           18                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data           87                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data           87                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data           64                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data           10                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            3                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            6                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data           74                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data           77                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data      2083515                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total      2083515                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      1086753                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      1086753                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data       112000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total       112000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        57500                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        57500                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data      3170268                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total      3170268                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data      3282268                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total      3282268                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.012490                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.012490                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.015723                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.015723                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.012847                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.012847                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.013354                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.013354                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 32554.921875                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 32554.921875                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 108675.300000                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 108675.300000                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data 37333.333333                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total 37333.333333                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  9583.333333                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9583.333333                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         9500                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 42841.459459                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 42841.459459                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 42626.857143                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 42626.857143                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse           6.546748                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              1308                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           25.647059                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     6.546748                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.012787                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.012787                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            2807                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           2807                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         1308                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          1308                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         1308                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           1308                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         1308                       # number of overall hits
system.cpu13.icache.overall_hits::total          1308                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           70                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           70                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           70                       # number of overall misses
system.cpu13.icache.overall_misses::total           70                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      8058748                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      8058748                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      8058748                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      8058748                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      8058748                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      8058748                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         1378                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         1378                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         1378                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         1378                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         1378                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         1378                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.050798                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.050798                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.050798                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.050798                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.050798                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.050798                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 115124.971429                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 115124.971429                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 115124.971429                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 115124.971429                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 115124.971429                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 115124.971429                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs          998                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs   332.666667                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           19                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           19                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           19                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           51                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           51                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           51                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      6533000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      6533000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      6533000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      6533000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      6533000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      6533000                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.037010                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.037010                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.037010                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.037010                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.037010                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.037010                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 128098.039216                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 128098.039216                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 128098.039216                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 128098.039216                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 128098.039216                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 128098.039216                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  6964                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            6567                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             165                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               3780                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  3570                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           94.444444                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   172                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          15565                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             3069                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        33109                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      6964                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             3742                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                        6938                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   395                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                    1381                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  68                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            10211                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            3.398100                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.802014                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                   5403     52.91%     52.91% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    156      1.53%     54.44% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                     56      0.55%     54.99% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    145      1.42%     56.41% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                    168      1.65%     58.06% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    146      1.43%     59.48% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    125      1.22%     60.71% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    253      2.48%     63.19% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   3759     36.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              10211                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.447414                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      2.127144                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   2156                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                3561                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    3864                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                 461                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  169                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                169                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                32181                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  169                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   2474                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                   905                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         2154                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    3944                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                 565                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                31224                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  315                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                   10                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands             51860                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              151890                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          43429                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps               44821                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   7024                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               38                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           38                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    2447                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               4974                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores               869                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             352                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            135                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    30019                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                79                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   28552                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued              38                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          3771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        10723                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        10211                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       2.796200                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      3.060617                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              4554     44.60%     44.60% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1               767      7.51%     52.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2               503      4.93%     57.04% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3               574      5.62%     62.66% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4               163      1.60%     64.25% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5               229      2.24%     66.50% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6               938      9.19%     75.68% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              2232     21.86%     97.54% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               251      2.46%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         10211                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1702     81.83%     81.83% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                  169      8.12%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     89.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  152      7.31%     97.26% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                  57      2.74%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               22039     77.19%     77.19% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                772      2.70%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.89% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               5064     17.74%     97.63% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               677      2.37%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                28552                       # Type of FU issued
system.cpu14.iq.rate                         1.834372                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      2080                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.072850                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads            69426                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           33880                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        27839                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                30632                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads             20                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads          785                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          285                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads           52                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          262                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  169                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                   404                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 433                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             30101                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                4974                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts                869                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               38                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 426                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           51                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                142                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               28374                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                4987                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             171                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                       5642                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   5804                       # Number of branches executed
system.cpu14.iew.exec_stores                      655                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.822936                       # Inst execution rate
system.cpu14.iew.wb_sent                        27920                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       27839                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   20157                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   38334                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     1.788564                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.525826                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          3704                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            71                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             137                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples         9654                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.727056                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     3.474281                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0         4764     49.35%     49.35% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         1316     13.63%     62.98% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2          205      2.12%     65.10% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          158      1.64%     66.74% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4           88      0.91%     67.65% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          247      2.56%     70.21% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6           64      0.66%     70.87% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          340      3.52%     74.39% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         2472     25.61%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total         9654                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              25502                       # Number of instructions committed
system.cpu14.commit.committedOps                26327                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         4773                       # Number of memory references committed
system.cpu14.commit.loads                        4189                       # Number of loads committed
system.cpu14.commit.membars                        34                       # Number of memory barriers committed
system.cpu14.commit.branches                     5541                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   20928                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 88                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          20783     78.94%     78.94% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           771      2.93%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.87% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          4189     15.91%     97.78% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          584      2.22%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           26327                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                2472                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      36888                       # The number of ROB reads
system.cpu14.rob.rob_writes                     60693                       # The number of ROB writes
system.cpu14.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          5354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      74333                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     25502                       # Number of Instructions Simulated
system.cpu14.committedOps                       26327                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.610344                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.610344                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.638420                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.638420                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  38985                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 13952                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                   98736                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  33366                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                  6056                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements               0                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           7.199938                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              5029                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs              66                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           76.196970                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     7.199938                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.007031                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.007031                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           10534                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          10534                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         4484                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          4484                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          544                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          544                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.demand_hits::cpu14.data         5028                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           5028                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         5030                       # number of overall hits
system.cpu14.dcache.overall_hits::total          5030                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data          146                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          146                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           25                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            4                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           13                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            4                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data          171                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          171                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data          175                       # number of overall misses
system.cpu14.dcache.overall_misses::total          175                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data      5902839                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total      5902839                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      3191492                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      3191492                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       212998                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       212998                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        37500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        36000                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        36000                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data      9094331                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total      9094331                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data      9094331                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total      9094331                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         4630                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         4630                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          569                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          569                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         5199                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         5199                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         5205                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         5205                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.031533                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.031533                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.043937                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.043937                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.032891                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.032891                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.033622                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.033622                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 40430.404110                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 40430.404110                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 127659.680000                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 127659.680000                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 16384.461538                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 16384.461538                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         9375                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 53183.222222                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 53183.222222                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 51967.605714                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 51967.605714                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs          280                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs              26                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    10.769231                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data           82                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data           15                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data           97                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data           97                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data           64                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data           10                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            3                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           13                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            4                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data           74                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data           77                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data      2311529                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total      2311529                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      1004504                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      1004504                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data        99000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total        99000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       171002                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       171002                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data      3316033                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total      3316033                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data      3415033                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total      3415033                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.013823                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.013823                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.017575                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.017575                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.014234                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.014234                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.014793                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.014793                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 36117.640625                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 36117.640625                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 100450.400000                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 100450.400000                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data        33000                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total        33000                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data        13154                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13154                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         7125                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 44811.256757                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 44811.256757                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 44351.077922                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 44351.077922                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse           6.707414                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              1304                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           23.285714                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     6.707414                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.013100                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.013100                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            2818                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           2818                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         1304                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          1304                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         1304                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           1304                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         1304                       # number of overall hits
system.cpu14.icache.overall_hits::total          1304                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           77                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           77                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           77                       # number of overall misses
system.cpu14.icache.overall_misses::total           77                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      6639750                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      6639750                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      6639750                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      6639750                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      6639750                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      6639750                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         1381                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         1381                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         1381                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         1381                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         1381                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         1381                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.055757                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.055757                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.055757                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.055757                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.055757                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.055757                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 86230.519481                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 86230.519481                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 86230.519481                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 86230.519481                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 86230.519481                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 86230.519481                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           56                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           56                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           21                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           21                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           21                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           56                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           56                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           56                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      5294500                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      5294500                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      5294500                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      5294500                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      5294500                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      5294500                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.040550                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.040550                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.040550                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.040550                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.040550                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.040550                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 94544.642857                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 94544.642857                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 94544.642857                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 94544.642857                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 94544.642857                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 94544.642857                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  6751                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            6328                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             139                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               6462                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  3428                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           53.048592                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   201                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          15112                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             2878                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        31342                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      6751                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             3629                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                        6359                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   347                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                    1329                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  51                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples             9417                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            3.505575                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.807802                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                   4802     50.99%     50.99% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    171      1.82%     52.81% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    104      1.10%     53.91% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    132      1.40%     55.31% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                    122      1.30%     56.61% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    139      1.48%     58.09% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    136      1.44%     59.53% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    250      2.65%     62.19% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   3561     37.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total               9417                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.446731                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      2.073981                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   2297                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                2826                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    3729                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                 421                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  144                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                177                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                30556                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 103                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  144                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   2607                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                   341                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         2013                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    3814                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                 498                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                29883                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                  293                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands             50035                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              145350                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          41482                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps               43970                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   6050                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               38                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           38                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    2020                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               4772                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores               801                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             279                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            121                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    28979                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                78                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   27753                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued              28                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          3166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         9113                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples         9417                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       2.947117                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      3.086161                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              3983     42.30%     42.30% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1               707      7.51%     49.80% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2               451      4.79%     54.59% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3               566      6.01%     60.60% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4               162      1.72%     62.32% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5               199      2.11%     64.44% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6               900      9.56%     73.99% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              2189     23.25%     97.24% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8               260      2.76%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total          9417                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1675     82.03%     82.03% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                  165      8.08%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     90.11% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  146      7.15%     97.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                  56      2.74%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               21433     77.23%     77.23% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                772      2.78%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.01% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               4921     17.73%     97.74% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               627      2.26%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                27753                       # Type of FU issued
system.cpu15.iq.rate                         1.836488                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      2042                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.073578                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads            66986                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           32233                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        27105                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                29795                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads          635                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          207                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads           49                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          184                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  144                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                   311                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             29060                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts              14                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                4772                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts                801                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               37                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           43                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                115                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               27570                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                4827                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             176                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                       5448                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   5625                       # Number of branches executed
system.cpu15.iew.exec_stores                      621                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.824378                       # Inst execution rate
system.cpu15.iew.wb_sent                        27204                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       27105                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   19642                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   37386                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     1.793608                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.525384                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          3072                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            69                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             110                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples         8962                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.888976                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     3.516831                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0         4198     46.84%     46.84% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         1249     13.94%     60.78% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2          197      2.20%     62.98% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          151      1.68%     64.66% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4           85      0.95%     65.61% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5          252      2.81%     68.42% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6           64      0.71%     69.14% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          317      3.54%     72.67% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         2449     27.33%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total         8962                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              25049                       # Number of instructions committed
system.cpu15.commit.committedOps                25891                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         4731                       # Number of memory references committed
system.cpu15.commit.loads                        4137                       # Number of loads committed
system.cpu15.commit.membars                        35                       # Number of memory barriers committed
system.cpu15.commit.branches                     5421                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   20613                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 89                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          20389     78.75%     78.75% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           771      2.98%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.73% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          4137     15.98%     97.71% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          594      2.29%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           25891                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                2449                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      35125                       # The number of ROB reads
system.cpu15.rob.rob_writes                     58486                       # The number of ROB writes
system.cpu15.timesIdled                            49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          5695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      74786                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     25049                       # Number of Instructions Simulated
system.cpu15.committedOps                       25891                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.603298                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.603298                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.657557                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.657557                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  37983                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 13669                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                   96096                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  32435                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                  6017                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   28                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements               0                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           7.317616                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              5012                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs              69                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           72.637681                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     7.317616                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.007146                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.007146                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           69                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.067383                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           10422                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          10422                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         4451                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          4451                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          558                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          558                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            2                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data         5009                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           5009                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         5011                       # number of overall hits
system.cpu15.dcache.overall_hits::total          5011                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data          117                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          117                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data           26                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            4                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            6                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data          143                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          143                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data          147                       # number of overall misses
system.cpu15.dcache.overall_misses::total          147                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data      4651184                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total      4651184                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      2373996                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      2373996                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        85001                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        85001                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        41499                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        41499                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        20500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        20500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data      7025180                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total      7025180                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data      7025180                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total      7025180                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         4568                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         4568                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          584                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          584                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         5152                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         5152                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         5158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         5158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.025613                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.025613                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.044521                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.044521                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.027756                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.027756                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.028499                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.028499                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 39753.709402                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 39753.709402                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 91307.538462                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 91307.538462                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 14166.833333                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 14166.833333                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 10374.750000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 10374.750000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 49127.132867                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 49127.132867                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 47790.340136                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 47790.340136                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs          208                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs              18                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    11.555556                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data           54                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data           14                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data           68                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data           68                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data           63                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data           12                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            3                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            6                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            4                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data           75                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data           78                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data      2373275                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total      2373275                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data       781002                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total       781002                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data       160250                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total       160250                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        65999                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        65999                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        31001                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        31001                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data      3154277                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total      3154277                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data      3314527                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total      3314527                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.013792                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.013792                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.020548                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.020548                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.014557                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.014557                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.015122                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.015122                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 37671.031746                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 37671.031746                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 65083.500000                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 65083.500000                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data 53416.666667                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total 53416.666667                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 10999.833333                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10999.833333                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  7750.250000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  7750.250000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 42057.026667                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 42057.026667                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 42493.935897                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 42493.935897                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse           5.925811                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              1267                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              50                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           25.340000                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     5.925811                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.011574                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.011574                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            2708                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           2708                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         1267                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          1267                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         1267                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           1267                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         1267                       # number of overall hits
system.cpu15.icache.overall_hits::total          1267                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           62                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           62                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           62                       # number of overall misses
system.cpu15.icache.overall_misses::total           62                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      5943250                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      5943250                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      5943250                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      5943250                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      5943250                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      5943250                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         1329                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         1329                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         1329                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         1329                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         1329                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         1329                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.046652                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.046652                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.046652                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.046652                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.046652                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.046652                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 95858.870968                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 95858.870968                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 95858.870968                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 95858.870968                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 95858.870968                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 95858.870968                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          209                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          209                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           12                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           12                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           12                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           50                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           50                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           50                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      4946250                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      4946250                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      4946250                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      4946250                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      4946250                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      4946250                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.037622                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.037622                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.037622                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.037622                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.037622                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.037622                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst        98925                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total        98925                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst        98925                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total        98925                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst        98925                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total        98925                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2718                       # Transaction distribution
system.membus.trans_dist::ReadResp               2717                       # Transaction distribution
system.membus.trans_dist::Writeback                25                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               34                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             48                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              82                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           10                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           10                       # Transaction distribution
system.membus.trans_dist::ReadExReq               420                       # Transaction distribution
system.membus.trans_dist::ReadExResp              420                       # Transaction distribution
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port         1191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port          955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port          103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port          107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port          115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port          119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port          101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port          103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port          107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port        38080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port        29952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  134976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1123                       # Total snoops (count)
system.membus.snoop_fanout::samples              3262                       # Request fanout histogram
system.membus.snoop_fanout::mean                   31                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                   3262    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              31                       # Request fanout histogram
system.membus.snoop_fanout::max_value              31                       # Request fanout histogram
system.membus.snoop_fanout::total                3262                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3889482                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3157749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2438731                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy             277250                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer6.occupancy             440447                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy             277500                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer10.occupancy            460204                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer13.occupancy            271250                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer14.occupancy            504704                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer17.occupancy            278250                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer18.occupancy            506199                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer21.occupancy            270249                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer22.occupancy            470950                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer25.occupancy            277500                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer26.occupancy            496216                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer29.occupancy            271250                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer30.occupancy            512965                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer33.occupancy            276750                       # Layer occupancy (ticks)
system.membus.respLayer33.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer34.occupancy            428200                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer37.occupancy            273000                       # Layer occupancy (ticks)
system.membus.respLayer37.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer38.occupancy            521210                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             1.2                       # Layer utilization (%)
system.membus.respLayer41.occupancy            273249                       # Layer occupancy (ticks)
system.membus.respLayer41.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer42.occupancy            474962                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer45.occupancy            283750                       # Layer occupancy (ticks)
system.membus.respLayer45.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer46.occupancy            457450                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer49.occupancy            293750                       # Layer occupancy (ticks)
system.membus.respLayer49.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer50.occupancy            477210                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer53.occupancy            273749                       # Layer occupancy (ticks)
system.membus.respLayer53.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer54.occupancy            434732                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer57.occupancy            296500                       # Layer occupancy (ticks)
system.membus.respLayer57.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer58.occupancy            477465                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer61.occupancy            269250                       # Layer occupancy (ticks)
system.membus.respLayer61.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer62.occupancy            440473                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
