{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1568305636536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1568305636537 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "problema3 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"problema3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1568305636589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1568305636640 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1568305636640 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1568305636784 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1568305636800 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1568305637042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1568305637042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1568305637042 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1568305637042 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 10798 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1568305637042 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 10800 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1568305637042 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 10802 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1568305637042 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 10804 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1568305637042 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1568305637042 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1568305637057 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1568305637113 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 14 " "No exact pin location assignment(s) for 1 pins of 14 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1568305637402 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1568305637851 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1568305637851 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1568305637851 ""}
{ "Info" "ISTA_SDC_FOUND" "arqt/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'arqt/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1568305637896 ""}
{ "Info" "ISTA_SDC_FOUND" "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1568305637902 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[7\] clock " "Register arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[7\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568305637949 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1568305637949 "|problema3|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arqt:inst\|top2:vga_0\|pix_stb " "Node: arqt:inst\|top2:vga_0\|pix_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt:inst\|top2:vga_0\|printBall:ball\|pointPlayers\[3\] arqt:inst\|top2:vga_0\|pix_stb " "Register arqt:inst\|top2:vga_0\|printBall:ball\|pointPlayers\[3\] is being clocked by arqt:inst\|top2:vga_0\|pix_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568305637949 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1568305637949 "|problema3|arqt:inst|top2:vga_0|pix_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Node: arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register arqt:inst\|top2:vga_0\|yBar1\[7\] arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " "Register arqt:inst\|top2:vga_0\|yBar1\[7\] is being clocked by arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568305637949 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1568305637949 "|problema3|arqt:inst|arqt_nios2_gen2_0:nios2_gen2_0|arqt_nios2_gen2_0_cpu:cpu|E_ci_multi_clk_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "arqt:inst\|top2:vga_0\|enableGame " "Node: arqt:inst\|top2:vga_0\|enableGame was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch arqt:inst\|top2:vga_0\|printBall:ball\|cor arqt:inst\|top2:vga_0\|enableGame " "Latch arqt:inst\|top2:vga_0\|printBall:ball\|cor is being clocked by arqt:inst\|top2:vga_0\|enableGame" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1568305637949 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1568305637949 "|problema3|arqt:inst|top2:vga_0|enableGame"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1568305637980 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1568305637980 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1568305637980 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1568305637980 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1568305637980 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1568305637980 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1568305637980 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1568305637980 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1568305637980 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568305638246 ""}  } { { "problema3.bdf" "" { Schematic "D:/victo/Documents/GitHub/SD-Prob3/problema3.bdf" { { 136 232 400 152 "clock" "" } } } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 10783 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568305638246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568305638246 ""}  } { { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 10329 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568305638246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arqt:inst\|top2:vga_0\|pix_stb  " "Automatically promoted node arqt:inst\|top2:vga_0\|pix_stb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[3\]~26 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[3\]~26" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3965 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[3\]~27 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[3\]~27" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3966 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~6 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~6" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3984 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~7 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~7" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3985 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~9 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~9" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3987 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~16 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~16" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3996 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~28 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~28" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 4008 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~30 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~30" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 4010 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~32 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~32" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 4012 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~34 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~34" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 4014 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1568305638246 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1568305638246 ""}  } { { "arqt/synthesis/submodules/top2.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/top2.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2476 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568305638246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en  " "Automatically promoted node arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|printBar:printBar_2\|y_barra\[8\]~0 " "Destination node arqt:inst\|top2:vga_0\|printBar:printBar_2\|y_barra\[8\]~0" {  } { { "arqt/synthesis/submodules/printBar.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBar.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 4762 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|printBar:printBar_1\|y_barra\[8\]~0 " "Destination node arqt:inst\|top2:vga_0\|printBar:printBar_1\|y_barra\[8\]~0" {  } { { "arqt/synthesis/submodules/printBar.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBar.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 5198 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|printBar:printBar_2\|y_barraAux\[8\]~7 " "Destination node arqt:inst\|top2:vga_0\|printBar:printBar_2\|y_barraAux\[8\]~7" {  } { { "arqt/synthesis/submodules/printBar.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBar.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 5415 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|printBar:printBar_2\|startDelay~0 " "Destination node arqt:inst\|top2:vga_0\|printBar:printBar_2\|startDelay~0" {  } { { "arqt/synthesis/submodules/printBar.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBar.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 5416 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|printBar:printBar_2\|startDelay~1 " "Destination node arqt:inst\|top2:vga_0\|printBar:printBar_2\|startDelay~1" {  } { { "arqt/synthesis/submodules/printBar.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBar.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 5417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\|count\[-1\] " "Destination node arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\|count\[-1\]" {  } { { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 128 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 482 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\|count\[0\] " "Destination node arqt:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\|count\[0\]" {  } { { "arqt/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_customins_slave_translator.sv" 128 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 481 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en~0 " "Destination node arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en~0" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2894 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 5422 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en~1 " "Destination node arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|E_ci_multi_clk_en~1" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2894 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 5423 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|printBar:printBar_1\|y_barraAux\[8\]~0 " "Destination node arqt:inst\|top2:vga_0\|printBar:printBar_1\|y_barraAux\[8\]~0" {  } { { "arqt/synthesis/submodules/printBar.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBar.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 5473 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1568305638246 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1568305638246 ""}  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 2894 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 1800 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568305638246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arqt:inst\|top2:vga_0\|printBar:printBar_1\|always2~2  " "Automatically promoted node arqt:inst\|top2:vga_0\|printBar:printBar_1\|always2~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568305638246 ""}  } { { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 7284 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568305638246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[3\]~27 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|h_count\[3\]~27" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3966 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~7 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~7" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3985 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~9 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~9" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 3987 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~28 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~28" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 4008 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~30 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~30" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 4010 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~32 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~32" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 4012 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~34 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~34" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 4014 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~36 " "Destination node arqt:inst\|top2:vga_0\|vga640x480:display\|Add1~36" {  } { { "arqt/synthesis/submodules/vga640x480.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/vga640x480.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 4016 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|enableGame~1 " "Destination node arqt:inst\|top2:vga_0\|enableGame~1" {  } { { "arqt/synthesis/submodules/top2.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/top2.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 4490 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|top2:vga_0\|printBall:ball\|x_bola~0 " "Destination node arqt:inst\|top2:vga_0\|printBall:ball\|x_bola~0" {  } { { "arqt/synthesis/submodules/printBall.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/printBall.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 4772 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1568305638246 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1568305638246 ""}  } { { "problema3.bdf" "" { Schematic "D:/victo/Documents/GitHub/SD-Prob3/problema3.bdf" { { 216 232 400 232 "reset" "" } } } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 10784 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568305638246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset2~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node reset2~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " "Destination node arqt:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0" {  } { { "arqt/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 4475 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1568305638246 ""}  } { { "problema3.bdf" "" { Schematic "D:/victo/Documents/GitHub/SD-Prob3/problema3.bdf" { { 176 232 400 192 "reset2" "" } } } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 10785 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568305638246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arqt:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node arqt:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node arqt:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "arqt/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 5369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/arqt_nios2_gen2_0_cpu.v" 3505 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 1793 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arqt:inst\|arqt_nios2_gen2_0:nios2_gen2_0\|arqt_nios2_gen2_0_cpu:cpu\|arqt_nios2_gen2_0_cpu_nios2_oci:the_arqt_nios2_gen2_0_cpu_nios2_oci\|arqt_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 1028 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1568305638246 ""}  } { { "arqt/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 349 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568305638246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arqt:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node arqt:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2670 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2671 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2672 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2673 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2674 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2675 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2676 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\]" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2693 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\]" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2694 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] " "Destination node arqt:inst\|arqt_rs232_0:rs232_2\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\]" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2695 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1568305638246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1568305638246 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1568305638246 ""}  } { { "arqt/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 2480 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568305638246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "arqt:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node arqt:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1568305638246 ""}  } { { "arqt/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/victo/Documents/GitHub/SD-Prob3/arqt/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 0 { 0 ""} 0 4475 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1568305638246 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1568305638822 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1568305638822 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1568305638822 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1568305638838 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1568305638846 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1568305638846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1568305638846 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1568305638846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1568305638940 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1568305638940 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1568305638940 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buttons\[0\] " "Node \"buttons\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buttons\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568305639075 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buttons\[1\] " "Node \"buttons\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buttons\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568305639075 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buttons\[2\] " "Node \"buttons\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buttons\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568305639075 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buttons\[3\] " "Node \"buttons\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buttons\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568305639075 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1568305639075 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568305639075 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1568305639091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1568305640982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568305641620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1568305641667 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1568305642542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568305642542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1568305643278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/victo/Documents/GitHub/SD-Prob3/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1568305644476 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1568305644476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1568305644710 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1568305644710 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1568305644710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568305644710 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1568305644938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1568305644981 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1568305645441 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1568305645441 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1568305646050 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568305646838 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1568305647123 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/victo/Documents/GitHub/SD-Prob3/output_files/problema3.fit.smsg " "Generated suppressed messages file D:/victo/Documents/GitHub/SD-Prob3/output_files/problema3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1568305647447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5549 " "Peak virtual memory: 5549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568305648834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 13:27:28 2019 " "Processing ended: Thu Sep 12 13:27:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568305648834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568305648834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568305648834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1568305648834 ""}
