<profile>

<section name = "Vivado HLS Report for 'dummyPCIeJoint'" level="0">
<item name = "Date">Wed Oct 14 13:17:35 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">dummyPCIeJoint_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku040-ffva1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40, 5.929, 0.80</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 3, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 72</column>
<column name="FIFO">4, -, 100, 112</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 140</column>
<column name="Register">-, -, 58, -</column>
<specialColumn name="Available">1200, 1920, 484800, 242400</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="dummyPCIeJoint_mac_muladd_6ns_14ns_14ns_18_1_1_U1">dummyPCIeJoint_mac_muladd_6ns_14ns_14ns_18_1_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="freeAddressArrayDram_1_fifo_U">2, 51, 61, 64, 32, 2048</column>
<column name="freeAddressArrayFlas_1_fifo_U">2, 49, 51, 32, 32, 1024</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_6_fu_450_p2">+, 0, 0, 15, 6, 1</column>
<column name="tmp_7_fu_511_p2">+, 0, 0, 15, 1, 6</column>
<column name="ap_condition_235">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_335">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_353">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_523">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op25_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op29_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op61_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op77_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_fu_416_p2">icmp, 0, 0, 20, 20, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_phi_mux_storemerge_phi_fu_324_p4">15, 3, 4, 12</column>
<column name="elementCounterDram_V">9, 2, 6, 12</column>
<column name="elementCounterFlash_s">9, 2, 6, 12</column>
<column name="freeAddressArrayDram_1_din">15, 3, 32, 96</column>
<column name="freeAddressArrayFlas_1_din">15, 3, 32, 96</column>
<column name="inData_V_V_blk_n">9, 2, 1, 2</column>
<column name="outDataDram_V_V_blk_n">9, 2, 1, 2</column>
<column name="outDataFlash_V_V_blk_n">9, 2, 1, 2</column>
<column name="pcieState">50, 11, 4, 44</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="elementCounterDram_V">6, 0, 6, 0</column>
<column name="elementCounterFlash_s">6, 0, 6, 0</column>
<column name="flushAck_V_1_data_reg">1, 0, 1, 0</column>
<column name="flushAck_V_1_vld_reg">0, 0, 1, 1</column>
<column name="flushDone_V_0_data_reg">1, 0, 1, 0</column>
<column name="flushDone_V_0_vld_reg">0, 0, 1, 1</column>
<column name="flushFlag">1, 0, 1, 0</column>
<column name="flushReq_V_0_data_reg">1, 0, 1, 0</column>
<column name="flushReq_V_0_vld_reg">0, 0, 1, 1</column>
<column name="inputAddress_V">32, 0, 32, 0</column>
<column name="pcieState">4, 0, 4, 0</column>
<column name="pcie_flushAck_V">1, 0, 1, 0</column>
<column name="streamInitializedFla">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, dummyPCIeJoint, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, dummyPCIeJoint, return value</column>
<column name="inData_V_V_dout">in, 32, ap_fifo, inData_V_V, pointer</column>
<column name="inData_V_V_empty_n">in, 1, ap_fifo, inData_V_V, pointer</column>
<column name="inData_V_V_read">out, 1, ap_fifo, inData_V_V, pointer</column>
<column name="outDataFlash_V_V_din">out, 32, ap_fifo, outDataFlash_V_V, pointer</column>
<column name="outDataFlash_V_V_full_n">in, 1, ap_fifo, outDataFlash_V_V, pointer</column>
<column name="outDataFlash_V_V_write">out, 1, ap_fifo, outDataFlash_V_V, pointer</column>
<column name="outDataDram_V_V_din">out, 32, ap_fifo, outDataDram_V_V, pointer</column>
<column name="outDataDram_V_V_full_n">in, 1, ap_fifo, outDataDram_V_V, pointer</column>
<column name="outDataDram_V_V_write">out, 1, ap_fifo, outDataDram_V_V, pointer</column>
<column name="flushReq_V">in, 1, ap_none, flushReq_V, scalar</column>
<column name="flushAck_V">out, 1, ap_none, flushAck_V, pointer</column>
<column name="flushDone_V">in, 1, ap_none, flushDone_V, scalar</column>
</table>
</item>
</section>
</profile>
