width: 25

height: 25 

width_2d: 35

height_2d: 35

channel_width: 100

percent_connectivity: [1]

place_algorithm: ["cube_bb"]

connection_type: ["subset"]

linked_params:
  type_sb_arch_mapping:
    - type_sb: "3d_cb"
      arch_file: "{lazagna_root}/arch_files/templates/dsp_bram/vtr_3d_cb_arch_dsp_bram.xml"

num_seeds: 1

random_seed: False

non_random_seed: 1

additional_vpr_options: "--inner_num 0.5"

cur_loop_identifier: ""

is_verilog_benchmarks: False

benchmarks_dir: "{lazagna_root}/benchmarks/MCNC_benchmarks"

vertical_connectivity: 1 

sb_switch_name: "3D_SB_switch"

sb_segment_name: "3D_SB_connection"

sb_input_pattern: []

sb_output_pattern: []

sb_location_pattern: ["repeated_interval"]

sb_grid_csv_path: ""

vertical_delay_ratio: [1]

base_delay_switch: "L4_driver"

switch_interlayer_pairs:
  L4_driver: "L4_inter_layer_driver"
  L16_driver: "L16_inter_layer_driver"
  ipin_cblock: "ipin_inter_layer_cblock"

update_arch_delay: True
