#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_003DB9F8 .scope module, "Exemplo0041" "Exemplo0041" 2 23;
 .timescale 0 0;
v003D37A0_0 .net "clk", 0 0, v003D3748_0; 1 drivers
S_003DB750 .scope module, "CLK1" "clock" 2 26, 2 7, S_003DB9F8;
 .timescale 0 0;
v003D3748_0 .var "clk", 0 0;
S_003DB970 .scope module, "Exercicio04" "Exercicio04" 3 28;
 .timescale 0 0;
v005AD418_0 .net "clk", 0 0, v005AD3C0_0; 1 drivers
v005AD470_0 .var "clr", 0 0;
v005AD4C8_0 .var "data", 0 0;
RS_005B62A4/0/0 .resolv tri, L_005E0FD8, L_005E10E0, L_005E11E8, L_005E12F0;
RS_005B62A4/0/4 .resolv tri, L_005E13F8, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005B62A4 .resolv tri, RS_005B62A4/0/0, RS_005B62A4/0/4, C4<zzzzz>, C4<zzzzz>;
v005AD520_0 .net8 "s", 4 0, RS_005B62A4; 5 drivers
S_005DEC10 .scope module, "Clock1" "clock" 3 33, 2 7, S_003DB970;
 .timescale 0 0;
v005AD3C0_0 .var "clk", 0 0;
S_003DB6C8 .scope module, "DECAD" "decadico" 3 35, 3 10, S_003DB970;
 .timescale 0 0;
L_005AFD88/0/0 .functor AND 1, L_005AFE30, L_005E0E78, L_005AFDF8, L_005E0F28;
L_005AFD88/0/4 .functor AND 1, L_005AFFB8, C4<1>, C4<1>, C4<1>;
L_005AFD88 .functor NAND 1, L_005AFD88/0/0, L_005AFD88/0/4, C4<1>, C4<1>;
L_005AFE30 .functor NOT 1, L_005E0E20, C4<0>, C4<0>, C4<0>;
L_005AFDF8 .functor NOT 1, L_005E0ED0, C4<0>, C4<0>, C4<0>;
L_005AFFB8 .functor NOT 1, L_005E0F80, C4<0>, C4<0>, C4<0>;
L_005B0060 .functor NAND 1, L_005AFD88, v005AD470_0, C4<1>, C4<1>;
v005ACE98_0 .net *"_s1", 0 0, L_005E0E20; 1 drivers
v005ACEF0_0 .net *"_s11", 0 0, L_005E0F28; 1 drivers
v005ACF48_0 .net *"_s13", 0 0, L_005E0F80; 1 drivers
v005ACFA0_0 .net *"_s14", 0 0, L_005AFFB8; 1 drivers
v005ACFF8_0 .net *"_s2", 0 0, L_005AFE30; 1 drivers
v005AD050_0 .net *"_s5", 0 0, L_005E0E78; 1 drivers
v005AD0A8_0 .net *"_s7", 0 0, L_005E0ED0; 1 drivers
v005AD100_0 .net *"_s8", 0 0, L_005AFDF8; 1 drivers
v005AD158_0 .net "a", 0 0, L_005AFD88; 1 drivers
v005AD1B0_0 .net "b", 0 0, L_005B0060; 1 drivers
v005AD208_0 .alias "clk", 0 0, v005AD418_0;
v005AD260_0 .net "clr", 0 0, v005AD470_0; 1 drivers
v005AD2B8_0 .net "data", 0 0, v005AD4C8_0; 1 drivers
RS_005B628C/0/0 .resolv tri, L_005E1030, L_005E1138, L_005E1240, L_005E1348;
RS_005B628C/0/4 .resolv tri, L_005E1450, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005B628C .resolv tri, RS_005B628C/0/0, RS_005B628C/0/4, C4<zzzzz>, C4<zzzzz>;
v005AD310_0 .net8 "qnot", 4 0, RS_005B628C; 5 drivers
v005AD368_0 .alias "s", 4 0, v005AD520_0;
L_005E0E20 .part RS_005B62A4, 4, 1;
L_005E0E78 .part RS_005B62A4, 3, 1;
L_005E0ED0 .part RS_005B62A4, 2, 1;
L_005E0F28 .part RS_005B62A4, 1, 1;
L_005E0F80 .part RS_005B62A4, 0, 1;
L_005E0FD8 .part/pv v005ACDE8_0, 4, 1, 5;
L_005E1030 .part/pv v005ACE40_0, 0, 1, 5;
L_005E1088 .part RS_005B628C, 1, 1;
L_005E10E0 .part/pv v005ACC30_0, 3, 1, 5;
L_005E1138 .part/pv v005ACC88_0, 1, 1, 5;
L_005E1190 .part RS_005B628C, 2, 1;
L_005E11E8 .part/pv v005ACA78_0, 2, 1, 5;
L_005E1240 .part/pv v005ACAD0_0, 2, 1, 5;
L_005E1298 .part RS_005B628C, 3, 1;
L_005E12F0 .part/pv v005AC8C0_0, 1, 1, 5;
L_005E1348 .part/pv v005AC918_0, 3, 1, 5;
L_005E13A0 .part RS_005B628C, 4, 1;
L_005E13F8 .part/pv v003DEAD0_0, 0, 1, 5;
L_005E1450 .part/pv v003D2BE0_0, 4, 1, 5;
S_003DB420 .scope module, "JK0" "jkff" 3 19, 4 78, S_003DB6C8;
 .timescale 0 0;
v005ACCE0_0 .net "clk", 0 0, L_005E1088; 1 drivers
v005ACD38_0 .alias "j", 0 0, v005AD2B8_0;
v005ACD90_0 .alias "k", 0 0, v005AD2B8_0;
v005ACDE8_0 .var "q", 0 0;
v005ACE40_0 .var "qnot", 0 0;
E_005A2178 .event posedge, v005ACCE0_0;
S_003DB4A8 .scope module, "JK1" "jkff" 3 20, 4 78, S_003DB6C8;
 .timescale 0 0;
v005ACB28_0 .net "clk", 0 0, L_005E1190; 1 drivers
v005ACB80_0 .alias "j", 0 0, v005AD2B8_0;
v005ACBD8_0 .alias "k", 0 0, v005AD2B8_0;
v005ACC30_0 .var "q", 0 0;
v005ACC88_0 .var "qnot", 0 0;
E_005A19D8 .event posedge, v005ACB28_0;
S_003DB530 .scope module, "JK2" "jkff" 3 21, 4 78, S_003DB6C8;
 .timescale 0 0;
v005AC970_0 .net "clk", 0 0, L_005E1298; 1 drivers
v005AC9C8_0 .alias "j", 0 0, v005AD2B8_0;
v005ACA20_0 .alias "k", 0 0, v005AD2B8_0;
v005ACA78_0 .var "q", 0 0;
v005ACAD0_0 .var "qnot", 0 0;
E_005A1A38 .event posedge, v005AC970_0;
S_003DB5B8 .scope module, "JK3" "jkff" 3 22, 4 78, S_003DB6C8;
 .timescale 0 0;
v003D2C38_0 .net "clk", 0 0, L_005E13A0; 1 drivers
v003D2C90_0 .alias "j", 0 0, v005AD2B8_0;
v005B0B88_0 .alias "k", 0 0, v005AD2B8_0;
v005AC8C0_0 .var "q", 0 0;
v005AC918_0 .var "qnot", 0 0;
E_005A1AB8 .event posedge, v003D2C38_0;
S_003DB640 .scope module, "JK4" "jkff" 3 23, 4 78, S_003DB6C8;
 .timescale 0 0;
v003D37F8_0 .alias "clk", 0 0, v005AD418_0;
v003DEA20_0 .alias "j", 0 0, v005AD2B8_0;
v003DEA78_0 .alias "k", 0 0, v005AD2B8_0;
v003DEAD0_0 .var "q", 0 0;
v003D2BE0_0 .var "qnot", 0 0;
E_005A1C38 .event posedge, v003D37F8_0;
S_003DB8E8 .scope module, "dff" "dff" 4 9;
 .timescale 0 0;
v005AD578_0 .net "clk", 0 0, C4<z>; 0 drivers
v005AD5D0_0 .net "d", 0 0, C4<z>; 0 drivers
v005AD628_0 .var "q", 0 0;
v005AD680_0 .var "qnot", 0 0;
E_0059F538 .event posedge, v005AD578_0;
S_003DB860 .scope module, "srff" "srff" 4 51;
 .timescale 0 0;
v005AD6D8_0 .net "clk", 0 0, C4<z>; 0 drivers
v005AD730_0 .var "q", 0 0;
v005AD788_0 .var "qnot", 0 0;
v005AD7E0_0 .net "r", 0 0, C4<z>; 0 drivers
v005AD838_0 .net "s", 0 0, C4<z>; 0 drivers
E_0059F4B8 .event posedge, v005AD6D8_0;
S_003DB7D8 .scope module, "tff" "tff" 4 22;
 .timescale 0 0;
v005E0C10_0 .net "clear", 0 0, C4<z>; 0 drivers
v005E0C68_0 .net "clk", 0 0, C4<z>; 0 drivers
v005E0CC0_0 .net "preset", 0 0, C4<z>; 0 drivers
v005E0D18_0 .var "q", 0 0;
v005E0D70_0 .var "qnot", 0 0;
v005E0DC8_0 .net "t", 0 0, C4<z>; 0 drivers
E_0059F318 .event posedge, v005E0C68_0;
    .scope S_003DB750;
T_0 ;
    %set/v v003D3748_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_003DB750;
T_1 ;
    %delay 12, 0;
    %load/v 8, v003D3748_0, 1;
    %inv 8, 1;
    %set/v v003D3748_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_003DB9F8;
T_2 ;
    %vpi_call 2 29 "$dumpfile", "clock.vcd";
    %vpi_call 2 30 "$dumpvars";
    %delay 120, 0;
    %vpi_call 2 32 "$finish";
    %end;
    .thread T_2;
    .scope S_005DEC10;
T_3 ;
    %set/v v005AD3C0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_005DEC10;
T_4 ;
    %delay 12, 0;
    %load/v 8, v005AD3C0_0, 1;
    %inv 8, 1;
    %set/v v005AD3C0_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_003DB420;
T_5 ;
    %wait E_005A2178;
    %load/v 8, v005ACD38_0, 1;
    %load/v 9, v005ACD90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACDE8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACE40_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005ACD38_0, 1;
    %inv 8, 1;
    %load/v 9, v005ACD90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACDE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACE40_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005ACD38_0, 1;
    %load/v 9, v005ACD90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v005ACDE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACDE8_0, 0, 8;
    %load/v 8, v005ACE40_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACE40_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_003DB4A8;
T_6 ;
    %wait E_005A19D8;
    %load/v 8, v005ACB80_0, 1;
    %load/v 9, v005ACBD8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACC30_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACC88_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005ACB80_0, 1;
    %inv 8, 1;
    %load/v 9, v005ACBD8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACC30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACC88_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005ACB80_0, 1;
    %load/v 9, v005ACBD8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v005ACC30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACC30_0, 0, 8;
    %load/v 8, v005ACC88_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACC88_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_003DB530;
T_7 ;
    %wait E_005A1A38;
    %load/v 8, v005AC9C8_0, 1;
    %load/v 9, v005ACA20_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACA78_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACAD0_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005AC9C8_0, 1;
    %inv 8, 1;
    %load/v 9, v005ACA20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACA78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACAD0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005AC9C8_0, 1;
    %load/v 9, v005ACA20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v005ACA78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACA78_0, 0, 8;
    %load/v 8, v005ACAD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACAD0_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_003DB5B8;
T_8 ;
    %wait E_005A1AB8;
    %load/v 8, v003D2C90_0, 1;
    %load/v 9, v005B0B88_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005AC8C0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AC918_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v003D2C90_0, 1;
    %inv 8, 1;
    %load/v 9, v005B0B88_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005AC8C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005AC918_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v003D2C90_0, 1;
    %load/v 9, v005B0B88_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v005AC8C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AC8C0_0, 0, 8;
    %load/v 8, v005AC918_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AC918_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_003DB640;
T_9 ;
    %wait E_005A1C38;
    %load/v 8, v003DEA20_0, 1;
    %load/v 9, v003DEA78_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003DEAD0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003D2BE0_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v003DEA20_0, 1;
    %inv 8, 1;
    %load/v 9, v003DEA78_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003DEAD0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003D2BE0_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v003DEA20_0, 1;
    %load/v 9, v003DEA78_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v003DEAD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003DEAD0_0, 0, 8;
    %load/v 8, v003D2BE0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003D2BE0_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_003DB970;
T_10 ;
    %delay 1, 0;
    %set/v v005AD4C8_0, 1, 1;
    %set/v v005AD470_0, 1, 1;
    %vpi_call 3 40 "$display", "Exercicio04 - Roger Rubens Machado - 430533\012";
    %vpi_call 3 41 "$display", "Data Clear Clock Saida";
    %vpi_call 3 42 "$monitor", "%1b  %1b  %1b   %4b", v005AD4C8_0, v005AD470_0, v005AD418_0, v005AD520_0;
    %delay 100, 0;
    %vpi_call 3 44 "$finish";
    %end;
    .thread T_10;
    .scope S_003DB8E8;
T_11 ;
    %wait E_0059F538;
    %load/v 8, v005AD5D0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD628_0, 0, 8;
    %load/v 8, v005AD628_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD680_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_003DB860;
T_12 ;
    %wait E_0059F4B8;
    %load/v 8, v005AD838_0, 1;
    %load/v 9, v005AD7E0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD730_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD788_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v005AD838_0, 1;
    %inv 8, 1;
    %load/v 9, v005AD7E0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD788_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v005AD838_0, 1;
    %load/v 9, v005AD7E0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD788_0, 0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_003DB7D8;
T_13 ;
    %wait E_0059F318;
    %load/v 8, v005E0C10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E0D18_0, 0, 0;
    %load/v 8, v005E0D18_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E0D70_0, 0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v005E0CC0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E0D18_0, 0, 1;
    %load/v 8, v005E0D18_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E0D70_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v005E0DC8_0, 1;
    %jmp/0xz  T_13.4, 8;
    %load/v 8, v005E0D18_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E0D18_0, 0, 8;
    %load/v 8, v005E0D18_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E0D70_0, 0, 8;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./clock.v";
    "C:\Users\Roger Rubens\Documents\Ciência da Computação\Arquitetura de Computadores I\2° semestre\Guia 09\Exercicio04.v";
    "./flipflops.v";
