/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [5:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire [27:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [7:0] celloutsig_0_35z;
  wire [20:0] celloutsig_0_36z;
  wire [15:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  reg [4:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire [10:0] celloutsig_0_45z;
  wire [28:0] celloutsig_0_48z;
  wire [4:0] celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_60z;
  wire [5:0] celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_82z;
  wire [34:0] celloutsig_0_83z;
  wire [7:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_30z[2] ? celloutsig_0_30z[3] : celloutsig_0_0z;
  assign celloutsig_0_38z = celloutsig_0_32z ? celloutsig_0_34z : celloutsig_0_29z[1];
  assign celloutsig_0_76z = celloutsig_0_16z[5] ? celloutsig_0_20z : celloutsig_0_34z;
  assign celloutsig_1_15z = ~(celloutsig_1_5z & celloutsig_1_5z);
  assign celloutsig_0_12z = ~(celloutsig_0_7z & celloutsig_0_10z);
  assign celloutsig_0_15z = ~(celloutsig_0_9z[2] & celloutsig_0_6z[0]);
  assign celloutsig_0_21z = ~(celloutsig_0_7z & celloutsig_0_8z[0]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[1] | 1'h1);
  assign celloutsig_1_6z = ~(celloutsig_1_5z | celloutsig_1_5z);
  assign celloutsig_0_18z = ~(celloutsig_0_4z[4] | celloutsig_0_3z[3]);
  assign celloutsig_0_5z = celloutsig_0_2z[22] | ~(celloutsig_0_2z[20]);
  assign celloutsig_1_18z = celloutsig_1_14z[3] | ~(celloutsig_1_12z[0]);
  assign celloutsig_0_63z = celloutsig_0_21z | celloutsig_0_5z;
  assign celloutsig_0_33z = ~(celloutsig_0_4z[3] ^ celloutsig_0_23z);
  assign celloutsig_0_7z = ~(celloutsig_0_1z ^ in_data[39]);
  assign celloutsig_0_11z = ~(celloutsig_0_0z ^ celloutsig_0_8z[0]);
  assign celloutsig_0_1z = ~(in_data[86] ^ celloutsig_0_0z);
  assign celloutsig_0_30z = celloutsig_0_8z[7:4] & { celloutsig_0_9z[0], celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_12z };
  assign celloutsig_0_36z = { in_data[25:22], celloutsig_0_35z, celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_3z } & { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_32z, celloutsig_0_35z, celloutsig_0_31z };
  assign celloutsig_0_37z = { celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_3z } & { celloutsig_0_8z[6:0], celloutsig_0_30z, celloutsig_0_33z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_34z };
  assign celloutsig_0_48z = { celloutsig_0_9z, celloutsig_0_42z, celloutsig_0_7z, celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_6z } & { celloutsig_0_2z[27:2], celloutsig_0_28z, celloutsig_0_38z, celloutsig_0_7z };
  assign celloutsig_1_19z = { celloutsig_1_0z[3:2], celloutsig_1_7z[11], celloutsig_1_7z[11], celloutsig_1_15z } & { celloutsig_1_12z[1], celloutsig_1_14z };
  assign celloutsig_0_29z = { celloutsig_0_2z[8:2], celloutsig_0_18z } / { 1'h1, celloutsig_0_27z[4:0], celloutsig_0_20z, celloutsig_0_12z };
  assign celloutsig_0_35z = { celloutsig_0_29z[7:5], celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_34z, celloutsig_0_7z, celloutsig_0_18z } / { 1'h1, celloutsig_0_4z[5:4], celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, 1'h1 } == { celloutsig_1_7z[9:0], celloutsig_1_8z };
  assign celloutsig_1_1z = in_data[115:106] === { in_data[160:155], celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_3z === celloutsig_1_1z;
  assign celloutsig_1_11z = in_data[138:133] === { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_17z = { in_data[49:34], celloutsig_0_4z, celloutsig_0_5z } === in_data[71:48];
  assign celloutsig_0_19z = { celloutsig_0_16z[10], celloutsig_0_3z, celloutsig_0_9z } === { celloutsig_0_2z[15], celloutsig_0_8z };
  assign celloutsig_0_25z = { celloutsig_0_6z[3], celloutsig_0_22z } === { celloutsig_0_24z, celloutsig_0_19z };
  assign celloutsig_0_20z = { celloutsig_0_4z[3:2], celloutsig_0_5z } >= { celloutsig_0_3z[4], celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_0_22z = { celloutsig_0_2z[17:16], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_9z } >= celloutsig_0_2z[14:5];
  assign celloutsig_0_24z = { celloutsig_0_2z[12:7], celloutsig_0_7z } >= celloutsig_0_4z;
  assign celloutsig_1_5z = { celloutsig_1_0z[3:1], celloutsig_1_3z, 1'h1, celloutsig_1_3z } < { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_14z = { in_data[48:32], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_1z } < { in_data[62:54], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_31z = { celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_15z } % { 1'h1, celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_0_4z = { celloutsig_0_2z[22:17], celloutsig_0_0z } % { 1'h1, celloutsig_0_2z[9:4] };
  assign celloutsig_0_6z = celloutsig_0_2z[5:2] % { 1'h1, in_data[14:13], celloutsig_0_0z };
  assign celloutsig_0_8z = celloutsig_0_2z[9:2] % { 1'h1, celloutsig_0_6z[2], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_82z = celloutsig_0_61z[4:1] * { celloutsig_0_48z[9:7], celloutsig_0_22z };
  assign celloutsig_0_83z = { celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_37z, celloutsig_0_21z, celloutsig_0_26z } * { celloutsig_0_36z[12:0], celloutsig_0_7z, celloutsig_0_63z, celloutsig_0_60z, celloutsig_0_27z, celloutsig_0_76z };
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z } * celloutsig_0_4z[3:1];
  assign celloutsig_1_12z = { celloutsig_1_7z[11], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_4z } * { in_data[189:188], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z[11], celloutsig_1_7z[11] };
  assign celloutsig_0_60z = ~ { celloutsig_0_45z[5:2], celloutsig_0_33z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_61z = { celloutsig_0_19z, celloutsig_0_49z } | { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_30z };
  assign celloutsig_1_14z = celloutsig_1_13z[5:2] | { celloutsig_1_12z[5:3], celloutsig_1_8z };
  assign celloutsig_0_27z = { celloutsig_0_25z, celloutsig_0_3z } | { celloutsig_0_8z[5:1], celloutsig_0_11z };
  assign celloutsig_0_34z = | { celloutsig_0_33z, celloutsig_0_29z[3:2] };
  assign celloutsig_0_42z = | { celloutsig_0_5z, celloutsig_0_3z[2:1] };
  assign celloutsig_0_45z = { celloutsig_0_36z[10:7], celloutsig_0_43z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_38z, celloutsig_0_5z } >> { celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[125:122] >> in_data[105:102];
  assign celloutsig_0_43z = { celloutsig_0_16z[7:6], celloutsig_0_28z } << celloutsig_0_37z[8:6];
  assign celloutsig_0_49z = { celloutsig_0_48z[21:19], celloutsig_0_7z, celloutsig_0_20z } >> { celloutsig_0_36z[16:13], celloutsig_0_22z };
  assign celloutsig_1_7z = { in_data[168], 1'h1, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, 1'h1, celloutsig_1_0z, celloutsig_1_0z } >>> { in_data[171:157], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_12z[2], celloutsig_1_0z, celloutsig_1_9z } >>> { celloutsig_1_12z[5:4], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_2z = { in_data[91:66], celloutsig_0_1z, celloutsig_0_0z } >>> { in_data[91:66], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_2z[8], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_8z } ~^ { celloutsig_0_8z[6:2], celloutsig_0_4z };
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_3z = { celloutsig_0_2z[12:9], celloutsig_0_0z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_26z = 6'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_26z = { celloutsig_0_4z[5:2], celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_0z = ~((in_data[5] & in_data[62]) | (in_data[14] & in_data[40]));
  assign celloutsig_1_4z = ~((in_data[152] & 1'h1) | (in_data[191] & celloutsig_1_1z));
  assign celloutsig_0_10z = ~((celloutsig_0_1z & celloutsig_0_7z) | (celloutsig_0_0z & celloutsig_0_9z[1]));
  assign celloutsig_0_13z = ~((celloutsig_0_9z[1] & celloutsig_0_6z[2]) | (celloutsig_0_7z & in_data[94]));
  assign celloutsig_0_23z = ~((celloutsig_0_14z & in_data[32]) | (celloutsig_0_3z[4] & celloutsig_0_6z[2]));
  assign celloutsig_0_28z = ~((celloutsig_0_3z[4] & celloutsig_0_26z[3]) | (celloutsig_0_22z & in_data[73]));
  assign { out_data[128], out_data[100:96], out_data[35:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z[32:1] };
endmodule
