INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/Clocks_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Clocks_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/replay_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/replay_lib_wrap_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/VGA_control_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/pacman_core_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/t80/t80_github_24122023/T80_Pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/t80/t80_github_24122023/T80_MCode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'T80_MCode'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/t80/t80_github_24122023/GBse.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'GBse'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/t80/t80_github_24122023/T80_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'T80_Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/t80/t80_github_24122023/T80_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'T80_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/t80/t80_github_24122023/T80.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'T80'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/t80/t80_github_24122023/T80se.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'T80se'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/pacman_vram_addr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pacman_VRAM_Addr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/pacman_rams.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pacman_RAMs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/pacman_video.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pacman_Video'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/pacman_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pacman_Audio'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/pacman_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pacman_Top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/vga_control_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_control_top'
WARNING: [VRFC 10-3093] actual for formal port 'clkb' is neither a static name nor a globally static expression [C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/vga_control_top.vhd:311]
WARNING: [VRFC 10-3093] actual for formal port 'rst_i' is neither a static name nor a globally static expression [C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/vga_control_top.vhd:386]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/pacman_core_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core_Top'
WARNING: [VRFC 10-3093] actual for formal port 'i_rst' is neither a static name nor a globally static expression [C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/pacman_core_top.vhd:171]
WARNING: [VRFC 10-3093] actual for formal port 'i_reset' is neither a static name nor a globally static expression [C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/pacman_core_top.vhd:273]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/PacMan_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PacMan_sim'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/ff.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jkff'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2_AIO/vhdl/pacman_mul4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pacman_Mul_Partial'
INFO: [VRFC 10-3107] analyzing entity 'Pacman_Mul4'
