{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643952331952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643952331960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 04 10:55:31 2022 " "Processing started: Fri Feb 04 10:55:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643952331960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643952331960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vendingmachine -c vendingmachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off vendingmachine -c vendingmachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643952331960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643952332714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643952332714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vendingmachine.v 1 1 " "Found 1 design units, including 1 entities, in source file vendingmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 vendingmachine " "Found entity 1: vendingmachine" {  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643952346314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643952346314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vendingmachine " "Elaborating entity \"vendingmachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643952346355 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "STATE00 vendingmachine.v(5) " "Verilog HDL warning at vendingmachine.v(5): object STATE00 used but never assigned" {  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1643952346357 "|vendingmachine"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "STATE25 vendingmachine.v(5) " "Verilog HDL warning at vendingmachine.v(5): object STATE25 used but never assigned" {  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1643952346357 "|vendingmachine"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "STATE50 vendingmachine.v(5) " "Verilog HDL warning at vendingmachine.v(5): object STATE50 used but never assigned" {  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1643952346357 "|vendingmachine"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "STATE100 vendingmachine.v(5) " "Verilog HDL warning at vendingmachine.v(5): object STATE100 used but never assigned" {  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1643952346357 "|vendingmachine"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "STATE75 vendingmachine.v(5) " "Verilog HDL warning at vendingmachine.v(5): object STATE75 used but never assigned" {  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1643952346357 "|vendingmachine"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "present_state vendingmachine.v(5) " "Verilog HDL or VHDL warning at vendingmachine.v(5): object \"present_state\" assigned a value but never read" {  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643952346357 "|vendingmachine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state vendingmachine.v(27) " "Verilog HDL Always Construct warning at vendingmachine.v(27): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1643952346358 "|vendingmachine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pr_en vendingmachine.v(27) " "Verilog HDL Always Construct warning at vendingmachine.v(27): inferring latch(es) for variable \"pr_en\", which holds its previous value in one or more paths through the always construct" {  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1643952346358 "|vendingmachine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count vendingmachine.v(27) " "Verilog HDL Always Construct warning at vendingmachine.v(27): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1643952346358 "|vendingmachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] vendingmachine.v(27) " "Inferred latch for \"count\[0\]\" at vendingmachine.v(27)" {  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643952346359 "|vendingmachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] vendingmachine.v(27) " "Inferred latch for \"count\[1\]\" at vendingmachine.v(27)" {  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643952346359 "|vendingmachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] vendingmachine.v(27) " "Inferred latch for \"count\[2\]\" at vendingmachine.v(27)" {  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643952346359 "|vendingmachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pr_en vendingmachine.v(27) " "Inferred latch for \"pr_en\" at vendingmachine.v(27)" {  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643952346359 "|vendingmachine"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pr_en\$latch " "Latch pr_en\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE coin\[1\] " "Ports ENA and PRE on the latch are fed by the same signal coin\[1\]" {  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643952346588 ""}  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643952346588 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643952346610 "|vendingmachine|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "vendingmachine.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/Advanced_Verilog/vending_machine/Vendinggg/vendingmachine.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643952346610 "|vendingmachine|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1643952346610 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643952346610 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643952346610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643952346610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643952346610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643952346664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 04 10:55:46 2022 " "Processing ended: Fri Feb 04 10:55:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643952346664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643952346664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643952346664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643952346664 ""}
