module Register_WriteEnable #(parameter W=32)(clk,reset,data,out,enable);
input clk,reset,enable;
input [W-1:0] data;
//initialize register output as 0
output reg [W-1:0] out=0;
always @ (posedge clk) begin
	if(reset)
		out<=0;
	else begin
		if(enable==1)
			out<=data;
	end
end
endmodule
	