SB_RAM40_4K  #(
               .WRITE_MODE(1),
               .READ_MODE(1),
               .INIT_0(256'h0000000000000000000000000000000000000000000000000000000000000000),
               .INIT_1(256'h0000000000000000000000000000000000000000000000000000000000000000),
               .INIT_2(256'h0000000000000000000000000000000000000000000000000000000000000000),
               .INIT_3(256'h0000000000000000000000000000000000000000000000000000000000000000),
               .INIT_4(256'h0000000000000000000000000000000000000000000000000000000000000000),
               .INIT_5(256'h0000000000000000000000000000000000000000000000000000000000000000),
               .INIT_6(256'h0000000000000000000000000000000000000000000000000000000000000000),
               .INIT_7(256'h0000000000000000000000000000000000000000000000000000000000000000),
               .INIT_8(256'h0000000000000000000000000000000000000000000000000000000000000000),
               .INIT_9(256'h0000000000000000000000000000000000000000000000000000000000000000),
               .INIT_A(256'h0000000000000000000000000000000000000000000000000000000000000000),
               .INIT_B(256'h0000000000000000000000000000000000000000000000000000000000000000),
               .INIT_C(256'h0000000000000000000000000000000000000000000000000000000000000000),
               .INIT_D(256'h0000000000000000000000000000000000000000000000000000000000000000),
               .INIT_E(256'h0000000000000000000000000000000000000000000000000000000000000000),
               .INIT_F(256'h0000000000000000000000000000000000000000000000000000000000000000)
              )
ram512x8_ULPI (
               // READ signals
               .RDATA(mem_ULPI_r_DATA_w), // [Output]
               .RADDR(mem_ULPI_r_ADDR_w), // [Input]
               .RE(mem_r_selector_w[15]), // [Input]
               .RCLK(clk_ctrl),           // [Input]
               .RCLKE(mem_r_clk_en_w),    // [Input]
 
               // WRITE signals
               .WDATA(mem_ULPI_w_DATA_w), // [Input]
               .WADDR(mem_ULPI_w_ADDR_w), // [Input]
               .WE(mem_w_selector_w[15]), // [Input]
               .WCLK(clk_ctrl),           // [Input]
               .WCLKE(mem_w_clk_en_w)     // [Input]
              );