// Seed: 164247426
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    output supply0 id_4,
    output tri id_5,
    input uwire id_6,
    input tri1 id_7,
    input uwire id_8,
    output supply0 id_9,
    input uwire id_10,
    output wand id_11,
    input supply1 id_12,
    output tri0 id_13,
    output uwire id_14,
    input wire id_15,
    input wor id_16,
    input uwire id_17,
    input wand id_18,
    input tri1 id_19,
    input wand id_20
    , id_25,
    input wire id_21,
    output wand id_22
    , id_26,
    input supply0 id_23
);
endmodule
module module_1 #(
    parameter id_6 = 32'd17
) (
    output tri1 id_0,
    input wire id_1,
    output wor id_2,
    input wire id_3,
    output uwire id_4,
    input tri id_5,
    input supply1 _id_6,
    output wor id_7
);
  wire id_9, id_10, id_11;
  wire  id_12;
  wire  id_13;
  logic id_14;
  ;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_1,
      id_3,
      id_7,
      id_7,
      id_5,
      id_5,
      id_1,
      id_7,
      id_1,
      id_0,
      id_1,
      id_7,
      id_7,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_20 = 0;
  logic [id_6 : -1] id_15 = -1'b0;
  assign id_0 = -1'b0;
endmodule
