

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Fri Mar 13 21:01:30 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3959|  3959|  3960|  3960|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+------+------+------+------+---------+
        |                   |        |   Latency   |   Interval  | Pipeline|
        |      Instance     | Module |  min |  max |  min |  max |   Type  |
        +-------------------+--------+------+------+------+------+---------+
        |grp_dct_2d_fu_152  |dct_2d  |  3668|  3668|  3668|  3668|   none  |
        +-------------------+--------+------+------+------+------+---------+

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + RD_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        |- WR_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + WR_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     64|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      1|     135|    263|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     28|
|Register         |        -|      -|      48|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|      1|     183|    355|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_dct_2d_fu_152  |dct_2d  |        4|      1|  135|  263|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |        4|      1|  135|  263|
    +-------------------+--------+---------+-------+-----+-----+

    * Memory: 
    +--------------+-------------------+---------+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_row_outbuf  |        1|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|    64|   16|     1|         1024|
    +--------------+-------------------+---------+------+-----+------+-------------+
    |Total         |                   |        2|   128|   32|     2|         2048|
    +--------------+-------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_271_p2           |     +    |      0|  0|   4|           4|           1|
    |c_fu_194_p2             |     +    |      0|  0|   4|           4|           1|
    |p_addr1_fu_226_p2       |     +    |      0|  0|   8|           8|           8|
    |p_addr3_fu_293_p2       |     +    |      0|  0|   8|           8|           8|
    |r_1_fu_243_p2           |     +    |      0|  0|   4|           4|           1|
    |r_fu_166_p2             |     +    |      0|  0|   4|           4|           1|
    |tmp_5_i_fu_200_p2       |     +    |      0|  0|   6|           6|           6|
    |tmp_9_i_fu_304_p2       |     +    |      0|  0|   6|           6|           6|
    |exitcond1_i3_fu_237_p2  |   icmp   |      0|  0|   5|           4|           5|
    |exitcond1_i_fu_160_p2   |   icmp   |      0|  0|   5|           4|           5|
    |exitcond_i7_fu_265_p2   |   icmp   |      0|  0|   5|           4|           5|
    |exitcond_i_fu_188_p2    |   icmp   |      0|  0|   5|           4|           5|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  64|          60|          52|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |buf_2d_in_address0   |   6|          3|    6|         18|
    |buf_2d_out_address0  |   6|          3|    6|         18|
    |c_i6_reg_140         |   4|          2|    4|          8|
    |c_i_reg_116          |   4|          2|    4|          8|
    |r_i2_reg_128         |   4|          2|    4|          8|
    |r_i_reg_104          |   4|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  28|         14|   28|         68|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+-----+-----------+
    |                   Name                  | FF| Bits| Const Bits|
    +-----------------------------------------+---+-----+-----------+
    |ap_CS_fsm                                |  3|    3|          0|
    |c_1_reg_355                              |  4|    4|          0|
    |c_i6_reg_140                             |  4|    4|          0|
    |c_i_reg_116                              |  4|    4|          0|
    |c_reg_329                                |  4|    4|          0|
    |grp_dct_2d_fu_152_ap_start_ap_start_reg  |  1|    1|          0|
    |r_1_reg_342                              |  4|    4|          0|
    |r_i2_reg_128                             |  4|    4|          0|
    |r_i_reg_104                              |  4|    4|          0|
    |r_reg_316                                |  4|    4|          0|
    |tmp_9_i_reg_365                          |  6|    6|          0|
    |tmp_i5_reg_347                           |  3|    6|          3|
    |tmp_i_reg_321                            |  3|    6|          3|
    +-----------------------------------------+---+-----+-----------+
    |Total                                    | 48|   54|          6|
    +-----------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

