Timing Analyzer report for XTEA_Project
Tue Dec 12 07:29:09 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; XTEA_Project                                           ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.37        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.0%      ;
;     Processors 3-16        ;   1.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 89.21 MHz ; 89.21 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk   ; -10.210 ; -3059.729         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.452 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -872.895                         ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                             ;
+---------+--------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.210 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.081     ; 11.130     ;
; -10.170 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.081     ; 11.090     ;
; -10.142 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.067     ; 11.076     ;
; -10.142 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.067     ; 11.076     ;
; -10.112 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.076     ; 11.037     ;
; -10.072 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.076     ; 10.997     ;
; -10.044 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.062     ; 10.983     ;
; -10.044 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.062     ; 10.983     ;
; -10.043 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.063     ; 10.981     ;
; -10.016 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.067     ; 10.950     ;
; -10.014 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.067     ; 10.948     ;
; -9.945  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 10.888     ;
; -9.918  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.062     ; 10.857     ;
; -9.916  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.062     ; 10.855     ;
; -9.889  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.379      ; 11.269     ;
; -9.852  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.419      ; 11.272     ;
; -9.846  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.076     ; 10.771     ;
; -9.807  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.076     ; 10.732     ;
; -9.791  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.384      ; 11.176     ;
; -9.779  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.062     ; 10.718     ;
; -9.779  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.062     ; 10.718     ;
; -9.754  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.424      ; 11.179     ;
; -9.735  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.076     ; 10.660     ;
; -9.732  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; clk          ; clk         ; 1.000        ; 0.397      ; 11.130     ;
; -9.695  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.076     ; 10.620     ;
; -9.679  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 10.622     ;
; -9.667  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.062     ; 10.606     ;
; -9.667  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.062     ; 10.606     ;
; -9.652  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.062     ; 10.591     ;
; -9.650  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.062     ; 10.589     ;
; -9.637  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[18] ; clk          ; clk         ; 1.000        ; -0.063     ; 10.575     ;
; -9.634  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; clk          ; clk         ; 1.000        ; 0.402      ; 11.037     ;
; -9.615  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; clk          ; clk         ; 1.000        ; -0.067     ; 10.549     ;
; -9.613  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; clk          ; clk         ; 1.000        ; -0.081     ; 10.533     ;
; -9.612  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; clk          ; clk         ; 1.000        ; -0.067     ; 10.546     ;
; -9.596  ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.587     ; 10.010     ;
; -9.595  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; clk          ; clk         ; 1.000        ; 0.366      ; 10.962     ;
; -9.569  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[27] ; clk          ; clk         ; 1.000        ; 0.411      ; 10.981     ;
; -9.568  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 10.511     ;
; -9.555  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; clk          ; clk         ; 1.000        ; 0.405      ; 10.961     ;
; -9.541  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.062     ; 10.480     ;
; -9.539  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.062     ; 10.478     ;
; -9.539  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[18] ; clk          ; clk         ; 1.000        ; -0.058     ; 10.482     ;
; -9.525  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.384      ; 10.910     ;
; -9.522  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 10.442     ;
; -9.521  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 10.441     ;
; -9.517  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; clk          ; clk         ; 1.000        ; -0.062     ; 10.456     ;
; -9.515  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; clk          ; clk         ; 1.000        ; -0.076     ; 10.440     ;
; -9.514  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; clk          ; clk         ; 1.000        ; -0.062     ; 10.453     ;
; -9.497  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; clk          ; clk         ; 1.000        ; 0.371      ; 10.869     ;
; -9.488  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.424      ; 10.913     ;
; -9.472  ; xtea_engine:xtea_engine1|register32:v1_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.601     ; 9.872      ;
; -9.471  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[27] ; clk          ; clk         ; 1.000        ; 0.416      ; 10.888     ;
; -9.464  ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.587     ; 9.878      ;
; -9.458  ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.076     ; 10.383     ;
; -9.457  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; clk          ; clk         ; 1.000        ; 0.410      ; 10.868     ;
; -9.455  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; clk          ; clk         ; 1.000        ; 0.365      ; 10.821     ;
; -9.436  ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.573     ; 9.864      ;
; -9.436  ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.573     ; 9.864      ;
; -9.435  ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.093     ; 10.343     ;
; -9.429  ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.569     ; 9.861      ;
; -9.424  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[19] ; clk          ; clk         ; 1.000        ; -0.076     ; 10.349     ;
; -9.423  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[19] ; clk          ; clk         ; 1.000        ; -0.076     ; 10.348     ;
; -9.419  ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.076     ; 10.344     ;
; -9.414  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; clk          ; clk         ; 1.000        ; 0.405      ; 10.820     ;
; -9.414  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.384      ; 10.799     ;
; -9.402  ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.573     ; 9.830      ;
; -9.400  ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.573     ; 9.828      ;
; -9.395  ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.093     ; 10.303     ;
; -9.391  ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.062     ; 10.330     ;
; -9.391  ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.062     ; 10.330     ;
; -9.377  ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.424      ; 10.802     ;
; -9.368  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; clk          ; clk         ; 1.000        ; 0.402      ; 10.771     ;
; -9.367  ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.079     ; 10.289     ;
; -9.367  ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.079     ; 10.289     ;
; -9.357  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; clk          ; clk         ; 1.000        ; 0.370      ; 10.728     ;
; -9.352  ; xtea_engine:xtea_engine1|register32:v0_reg|output[0]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.587     ; 9.766      ;
; -9.346  ; reg_key[37]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.093     ; 10.254     ;
; -9.340  ; xtea_engine:xtea_engine1|register32:v1_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.601     ; 9.740      ;
; -9.338  ; reg_key[35]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.093     ; 10.246     ;
; -9.333  ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[28] ; clk          ; clk         ; 1.000        ; 0.421      ; 10.755     ;
; -9.316  ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; clk          ; clk         ; 1.000        ; 0.410      ; 10.727     ;
; -9.312  ; xtea_engine:xtea_engine1|register32:v1_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.587     ; 9.726      ;
; -9.312  ; xtea_engine:xtea_engine1|register32:v1_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.587     ; 9.726      ;
; -9.307  ; reg_key[37]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.093     ; 10.215     ;
; -9.305  ; xtea_engine:xtea_engine1|register32:v1_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.583     ; 9.723      ;
; -9.293  ; reg_key[35]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.093     ; 10.201     ;
; -9.291  ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 10.234     ;
; -9.290  ; reg_key[32]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.093     ; 10.198     ;
; -9.279  ; reg_key[37]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.079     ; 10.201     ;
; -9.279  ; reg_key[37]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.079     ; 10.201     ;
; -9.278  ; xtea_engine:xtea_engine1|register32:v1_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.587     ; 9.692      ;
; -9.276  ; xtea_engine:xtea_engine1|register32:v1_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.587     ; 9.690      ;
; -9.276  ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; clk          ; clk         ; 1.000        ; -0.127     ; 10.150     ;
; -9.274  ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[18] ; clk          ; clk         ; 1.000        ; -0.058     ; 10.217     ;
; -9.271  ; xtea_engine:xtea_engine1|register32:v1_reg|output[2]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.095     ; 10.177     ;
; -9.268  ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.075     ; 10.194     ;
; -9.265  ; reg_key[35]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.079     ; 10.187     ;
; -9.265  ; reg_key[35]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.079     ; 10.187     ;
; -9.264  ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.062     ; 10.203     ;
+---------+--------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                         ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; send                                                         ; send                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_tx:transmitter|rs232_tx_r           ; my_uart_top:UART|my_uart_tx:transmitter|rs232_tx_r           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_tx:transmitter|bps_start_r          ; my_uart_top:UART|my_uart_tx:transmitter|bps_start_r          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_tx:transmitter|num[3]               ; my_uart_top:UART|my_uart_tx:transmitter|num[3]               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_tx:transmitter|num[0]               ; my_uart_top:UART|my_uart_tx:transmitter|num[0]               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_tx:transmitter|tx_en                ; my_uart_top:UART|my_uart_tx:transmitter|tx_en                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_tx:transmitter|num[1]               ; my_uart_top:UART|my_uart_tx:transmitter|num[1]               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_tx:transmitter|num[2]               ; my_uart_top:UART|my_uart_tx:transmitter|num[2]               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|done            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|done            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_sum         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_sum         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation       ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|state.s_waiting ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|state.s_waiting ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; reg_ende                                                     ; reg_ende                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[7]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[7]         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[5]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[5]         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[2]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[2]         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[6]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[6]         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[1]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[1]         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[3]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[3]         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[0]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[0]         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[4]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[4]         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_rx:receiver|num[3]                  ; my_uart_top:UART|my_uart_rx:receiver|num[3]                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_rx:receiver|bps_start_r             ; my_uart_top:UART|my_uart_rx:receiver|bps_start_r             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_rx:receiver|rx_int_i                ; my_uart_top:UART|my_uart_rx:receiver|rx_int_i                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_rx:receiver|num[1]                  ; my_uart_top:UART|my_uart_rx:receiver|num[1]                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_rx:receiver|num[2]                  ; my_uart_top:UART|my_uart_rx:receiver|num[2]                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; my_uart_top:UART|my_uart_rx:receiver|num[0]                  ; my_uart_top:UART|my_uart_rx:receiver|num[0]                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; o_proceed                                                    ; o_proceed                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; rxState.s_waiting                                            ; rxState.s_waiting                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.758      ;
; 0.506 ; my_uart_top:UART|my_uart_tx:transmitter|tx_int1              ; my_uart_top:UART|my_uart_tx:transmitter|bps_start_r          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.799      ;
; 0.507 ; my_uart_top:UART|speed_select:speed_rx|cnt[12]               ; my_uart_top:UART|speed_select:speed_rx|cnt[12]               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.801      ;
; 0.510 ; my_uart_top:UART|speed_select:speed_tx|cnt[12]               ; my_uart_top:UART|speed_select:speed_tx|cnt[12]               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; my_uart_top:UART|my_uart_rx:receiver|rs232_rx0               ; my_uart_top:UART|my_uart_rx:receiver|rs232_rx1               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.803      ;
; 0.512 ; my_uart_top:UART|my_uart_tx:transmitter|tx_int1              ; my_uart_top:UART|my_uart_tx:transmitter|tx_en                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.805      ;
; 0.520 ; rxState.s_waiting                                            ; rxState.s_command                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.812      ;
; 0.528 ; my_uart_top:UART|my_uart_tx:transmitter|tx_int1              ; my_uart_top:UART|my_uart_tx:transmitter|tx_int2              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.821      ;
; 0.535 ; my_uart_top:UART|my_uart_tx:transmitter|num[0]               ; my_uart_top:UART|my_uart_tx:transmitter|num[1]               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.828      ;
; 0.542 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|state.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.835      ;
; 0.543 ; my_uart_top:UART|my_uart_rx:receiver|rx_data_r[2]            ; reg_key[74]                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.836      ;
; 0.543 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|state.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_sum         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.836      ;
; 0.554 ; my_uart_top:UART|my_uart_rx:receiver|rx_data_r[4]            ; reg_key[76]                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.847      ;
; 0.569 ; rxState.s_command                                            ; rxState.s_ende                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.861      ;
; 0.570 ; rxState.s_command                                            ; rxState.s_msg                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.862      ;
; 0.571 ; rxState.s_command                                            ; rxState.s_waiting                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.863      ;
; 0.661 ; reg_msg[25]                                                  ; xtea_engine:xtea_engine1|register32:v0_reg|output[25]        ; clk          ; clk         ; 0.000        ; 0.588      ; 1.461      ;
; 0.726 ; my_uart_top:UART|my_uart_rx:receiver|rx_data_r[3]            ; reg_key[75]                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.019      ;
; 0.733 ; my_uart_top:UART|my_uart_rx:receiver|rx_data_r[7]            ; reg_key[79]                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.026      ;
; 0.735 ; cnt_tx[3]                                                    ; cnt_tx[3]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.028      ;
; 0.736 ; cnt_tx[1]                                                    ; cnt_tx[1]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.029      ;
; 0.738 ; cnt_tx[2]                                                    ; cnt_tx[2]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; cnt_tx[4]                                                    ; cnt_tx[4]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; xtea_engine:xtea_engine1|register32:v0_reg|output[19]        ; xtea_engine:xtea_engine1|register32:out0_reg|output[19]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.743 ; xtea_engine:xtea_engine1|register32:v0_reg|output[1]         ; xtea_engine:xtea_engine1|register32:out0_reg|output[1]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; my_uart_top:UART|speed_select:speed_tx|cnt[1]                ; my_uart_top:UART|speed_select:speed_tx|cnt[1]                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; my_uart_top:UART|speed_select:speed_rx|cnt[1]                ; my_uart_top:UART|speed_select:speed_rx|cnt[1]                ; clk          ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.746 ; my_uart_top:UART|speed_select:speed_rx|cnt[7]                ; my_uart_top:UART|speed_select:speed_rx|cnt[7]                ; clk          ; clk         ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; my_uart_top:UART|speed_select:speed_rx|cnt[8]                ; my_uart_top:UART|speed_select:speed_rx|cnt[8]                ; clk          ; clk         ; 0.000        ; 0.082      ; 1.041      ;
; 0.748 ; my_uart_top:UART|speed_select:speed_tx|cnt[7]                ; my_uart_top:UART|speed_select:speed_tx|cnt[7]                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.040      ;
; 0.752 ; reg_msg[50]                                                  ; xtea_engine:xtea_engine1|register32:v1_reg|output[18]        ; clk          ; clk         ; 0.000        ; 0.595      ; 1.559      ;
; 0.752 ; my_uart_top:UART|speed_select:speed_rx|cnt[9]                ; my_uart_top:UART|speed_select:speed_rx|cnt[9]                ; clk          ; clk         ; 0.000        ; 0.082      ; 1.046      ;
; 0.754 ; my_uart_top:UART|my_uart_tx:transmitter|tx_en                ; my_uart_top:UART|my_uart_tx:transmitter|num[0]               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.047      ;
; 0.756 ; my_uart_top:UART|speed_select:speed_tx|cnt[6]                ; my_uart_top:UART|speed_select:speed_tx|cnt[6]                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.048      ;
; 0.756 ; my_uart_top:UART|speed_select:speed_rx|cnt[6]                ; my_uart_top:UART|speed_select:speed_rx|cnt[6]                ; clk          ; clk         ; 0.000        ; 0.082      ; 1.050      ;
; 0.757 ; my_uart_top:UART|speed_select:speed_tx|cnt[9]                ; my_uart_top:UART|speed_select:speed_tx|cnt[9]                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.049      ;
; 0.758 ; rxState.s_proceed                                            ; o_proceed                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.050      ;
; 0.759 ; cnt[15]                                                      ; cnt[15]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; cnt[3]                                                       ; cnt[3]                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; cnt_tx[15]                                                   ; cnt_tx[15]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; xtea_engine:xtea_engine1|register32:sum_reg|output[15]       ; xtea_engine:xtea_engine1|register32:sum_reg|output[15]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; cnt[19]                                                      ; cnt[19]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; cnt[13]                                                      ; cnt[13]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; cnt[11]                                                      ; cnt[11]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; cnt[5]                                                       ; cnt[5]                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; cnt[1]                                                       ; cnt[1]                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; idx_tx[15]                                                   ; idx_tx[15]                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; idx_tx[3]                                                    ; idx_tx[3]                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; cnt_tx[0]                                                    ; cnt_tx[0]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; cnt_tx[5]                                                    ; cnt_tx[5]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; cnt_tx[11]                                                   ; cnt_tx[11]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; cnt_tx[13]                                                   ; cnt_tx[13]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; cnt_tx[19]                                                   ; cnt_tx[19]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; xtea_engine:xtea_engine1|register32:sum_reg|output[19]       ; xtea_engine:xtea_engine1|register32:sum_reg|output[19]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; xtea_engine:xtea_engine1|register32:sum_reg|output[16]       ; xtea_engine:xtea_engine1|register32:sum_reg|output[16]       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; cnt[29]                                                      ; cnt[29]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; cnt[27]                                                      ; cnt[27]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; cnt[21]                                                      ; cnt[21]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; cnt[17]                                                      ; cnt[17]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]        ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; my_uart_top:UART|speed_select:speed_rx|cnt[3]                ; my_uart_top:UART|speed_select:speed_rx|cnt[3]                ; clk          ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; my_uart_top:UART|speed_select:speed_rx|cnt[11]               ; my_uart_top:UART|speed_select:speed_rx|cnt[11]               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; idx_tx[19]                                                   ; idx_tx[19]                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; idx_tx[13]                                                   ; idx_tx[13]                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; idx_tx[11]                                                   ; idx_tx[11]                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; idx_tx[5]                                                    ; idx_tx[5]                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; idx_tx[1]                                                    ; idx_tx[1]                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; cnt_tx[17]                                                   ; cnt_tx[17]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; cnt_tx[21]                                                   ; cnt_tx[21]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 96.16 MHz ; 96.16 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -9.399 ; -2839.836         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.401 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -872.895                        ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                             ;
+--------+--------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.399 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.072     ; 10.329     ;
; -9.276 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.072     ; 10.206     ;
; -9.265 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.059     ; 10.208     ;
; -9.263 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.059     ; 10.206     ;
; -9.258 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.058     ; 10.202     ;
; -9.243 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.068     ; 10.177     ;
; -9.232 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.059     ; 10.175     ;
; -9.232 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.059     ; 10.175     ;
; -9.120 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.068     ; 10.054     ;
; -9.109 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.055     ; 10.056     ;
; -9.107 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.055     ; 10.054     ;
; -9.102 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.054     ; 10.050     ;
; -9.096 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.353      ; 10.451     ;
; -9.076 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.055     ; 10.023     ;
; -9.076 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.055     ; 10.023     ;
; -9.057 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.394      ; 10.453     ;
; -9.029 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.068     ; 9.963      ;
; -8.949 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; clk          ; clk         ; 1.000        ; 0.378      ; 10.329     ;
; -8.940 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.357      ; 10.299     ;
; -8.923 ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.545     ; 9.380      ;
; -8.918 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.068     ; 9.852      ;
; -8.906 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.068     ; 9.840      ;
; -8.901 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.398      ; 10.301     ;
; -8.895 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.842      ;
; -8.893 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.840      ;
; -8.888 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.054     ; 9.836      ;
; -8.887 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; clk          ; clk         ; 1.000        ; -0.059     ; 9.830      ;
; -8.885 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; clk          ; clk         ; 1.000        ; -0.059     ; 9.828      ;
; -8.862 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.809      ;
; -8.862 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.809      ;
; -8.831 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[18] ; clk          ; clk         ; 1.000        ; -0.058     ; 9.775      ;
; -8.815 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[19] ; clk          ; clk         ; 1.000        ; -0.072     ; 9.745      ;
; -8.815 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[19] ; clk          ; clk         ; 1.000        ; -0.072     ; 9.745      ;
; -8.813 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[27] ; clk          ; clk         ; 1.000        ; 0.387      ; 10.202     ;
; -8.795 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; clk          ; clk         ; 1.000        ; -0.072     ; 9.725      ;
; -8.795 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.068     ; 9.729      ;
; -8.793 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; clk          ; clk         ; 1.000        ; 0.382      ; 10.177     ;
; -8.789 ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.532     ; 9.259      ;
; -8.787 ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.532     ; 9.257      ;
; -8.784 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.731      ;
; -8.782 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.729      ;
; -8.782 ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.531     ; 9.253      ;
; -8.777 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.054     ; 9.725      ;
; -8.751 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; clk          ; clk         ; 1.000        ; 0.341      ; 10.094     ;
; -8.751 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.698      ;
; -8.751 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.698      ;
; -8.739 ; xtea_engine:xtea_engine1|register32:v1_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.558     ; 9.183      ;
; -8.731 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.678      ;
; -8.731 ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.545     ; 9.188      ;
; -8.729 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.676      ;
; -8.726 ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.083     ; 9.645      ;
; -8.726 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.357      ; 10.085     ;
; -8.709 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; clk          ; clk         ; 1.000        ; 0.382      ; 10.093     ;
; -8.694 ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.068     ; 9.628      ;
; -8.687 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.398      ; 10.087     ;
; -8.687 ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.532     ; 9.157      ;
; -8.687 ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.532     ; 9.157      ;
; -8.675 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[18] ; clk          ; clk         ; 1.000        ; -0.054     ; 9.623      ;
; -8.674 ; reg_key[37]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.083     ; 9.593      ;
; -8.659 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[19] ; clk          ; clk         ; 1.000        ; -0.068     ; 9.593      ;
; -8.659 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[19] ; clk          ; clk         ; 1.000        ; -0.068     ; 9.593      ;
; -8.657 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[27] ; clk          ; clk         ; 1.000        ; 0.391      ; 10.050     ;
; -8.645 ; xtea_engine:xtea_engine1|register32:v0_reg|output[0]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.546     ; 9.101      ;
; -8.639 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; clk          ; clk         ; 1.000        ; -0.068     ; 9.573      ;
; -8.637 ; reg_key[35]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.083     ; 9.556      ;
; -8.630 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; clk          ; clk         ; 1.000        ; 0.341      ; 9.973      ;
; -8.630 ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; clk          ; clk         ; 1.000        ; -0.120     ; 9.512      ;
; -8.615 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.357      ; 9.974      ;
; -8.605 ; xtea_engine:xtea_engine1|register32:v1_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.545     ; 9.062      ;
; -8.603 ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.083     ; 9.522      ;
; -8.603 ; xtea_engine:xtea_engine1|register32:v1_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.545     ; 9.060      ;
; -8.600 ; xtea_engine:xtea_engine1|register32:v1_reg|output[2]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.085     ; 9.517      ;
; -8.598 ; xtea_engine:xtea_engine1|register32:v1_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.544     ; 9.056      ;
; -8.595 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; clk          ; clk         ; 1.000        ; 0.345      ; 9.942      ;
; -8.592 ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.524      ;
; -8.591 ; xtea_engine:xtea_engine1|register32:v0_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; clk          ; clk         ; 1.000        ; -0.079     ; 9.514      ;
; -8.590 ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.522      ;
; -8.588 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; clk          ; clk         ; 1.000        ; 0.382      ; 9.972      ;
; -8.585 ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.518      ;
; -8.579 ; reg_key[32]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.083     ; 9.498      ;
; -8.579 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; clk          ; clk         ; 1.000        ; 0.382      ; 9.963      ;
; -8.576 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.398      ; 9.976      ;
; -8.571 ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.068     ; 9.505      ;
; -8.560 ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.507      ;
; -8.559 ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.491      ;
; -8.559 ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.491      ;
; -8.558 ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.505      ;
; -8.553 ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.054     ; 9.501      ;
; -8.553 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; clk          ; clk         ; 1.000        ; 0.386      ; 9.941      ;
; -8.551 ; reg_key[37]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.083     ; 9.470      ;
; -8.547 ; xtea_engine:xtea_engine1|register32:v1_reg|output[4]   ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.558     ; 8.991      ;
; -8.540 ; reg_key[37]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.472      ;
; -8.538 ; reg_key[37]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.470      ;
; -8.533 ; reg_key[37]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.466      ;
; -8.527 ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.474      ;
; -8.527 ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.474      ;
; -8.521 ; xtea_engine:xtea_engine1|register32:v0_reg|output[0]   ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.543     ; 8.980      ;
; -8.519 ; xtea_engine:xtea_engine1|register32:v0_reg|output[0]   ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.543     ; 8.978      ;
; -8.517 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.464      ;
; -8.515 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.462      ;
+--------+--------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                          ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; send                                                         ; send                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[7]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[7]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[5]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[5]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[2]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[2]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[6]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[6]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[1]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[1]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[3]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[3]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[0]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[0]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[4]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[4]         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; my_uart_top:UART|my_uart_rx:receiver|bps_start_r             ; my_uart_top:UART|my_uart_rx:receiver|bps_start_r             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; my_uart_top:UART|my_uart_tx:transmitter|rs232_tx_r           ; my_uart_top:UART|my_uart_tx:transmitter|rs232_tx_r           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; my_uart_top:UART|my_uart_tx:transmitter|bps_start_r          ; my_uart_top:UART|my_uart_tx:transmitter|bps_start_r          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; my_uart_top:UART|my_uart_tx:transmitter|num[3]               ; my_uart_top:UART|my_uart_tx:transmitter|num[3]               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; my_uart_top:UART|my_uart_tx:transmitter|num[0]               ; my_uart_top:UART|my_uart_tx:transmitter|num[0]               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; my_uart_top:UART|my_uart_tx:transmitter|tx_en                ; my_uart_top:UART|my_uart_tx:transmitter|tx_en                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; my_uart_top:UART|my_uart_tx:transmitter|num[1]               ; my_uart_top:UART|my_uart_tx:transmitter|num[1]               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; my_uart_top:UART|my_uart_tx:transmitter|num[2]               ; my_uart_top:UART|my_uart_tx:transmitter|num[2]               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|done            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|done            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_sum         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_sum         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation       ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|state.s_waiting ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|state.s_waiting ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; reg_ende                                                     ; reg_ende                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; o_proceed                                                    ; o_proceed                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; my_uart_top:UART|my_uart_rx:receiver|num[3]                  ; my_uart_top:UART|my_uart_rx:receiver|num[3]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; my_uart_top:UART|my_uart_rx:receiver|rx_int_i                ; my_uart_top:UART|my_uart_rx:receiver|rx_int_i                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; my_uart_top:UART|my_uart_rx:receiver|num[1]                  ; my_uart_top:UART|my_uart_rx:receiver|num[1]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; my_uart_top:UART|my_uart_rx:receiver|num[2]                  ; my_uart_top:UART|my_uart_rx:receiver|num[2]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; my_uart_top:UART|my_uart_rx:receiver|num[0]                  ; my_uart_top:UART|my_uart_rx:receiver|num[0]                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; rxState.s_waiting                                            ; rxState.s_waiting                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.467 ; my_uart_top:UART|my_uart_tx:transmitter|tx_int1              ; my_uart_top:UART|my_uart_tx:transmitter|bps_start_r          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.734      ;
; 0.468 ; my_uart_top:UART|speed_select:speed_rx|cnt[12]               ; my_uart_top:UART|speed_select:speed_rx|cnt[12]               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.736      ;
; 0.470 ; my_uart_top:UART|speed_select:speed_tx|cnt[12]               ; my_uart_top:UART|speed_select:speed_tx|cnt[12]               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.737      ;
; 0.472 ; my_uart_top:UART|my_uart_tx:transmitter|tx_int1              ; my_uart_top:UART|my_uart_tx:transmitter|tx_en                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.739      ;
; 0.479 ; rxState.s_waiting                                            ; rxState.s_command                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; my_uart_top:UART|my_uart_rx:receiver|rs232_rx0               ; my_uart_top:UART|my_uart_rx:receiver|rs232_rx1               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.748      ;
; 0.493 ; my_uart_top:UART|my_uart_tx:transmitter|tx_int1              ; my_uart_top:UART|my_uart_tx:transmitter|tx_int2              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.760      ;
; 0.497 ; my_uart_top:UART|my_uart_tx:transmitter|num[0]               ; my_uart_top:UART|my_uart_tx:transmitter|num[1]               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.764      ;
; 0.507 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|state.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.774      ;
; 0.508 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|state.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_sum         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.775      ;
; 0.511 ; my_uart_top:UART|my_uart_rx:receiver|rx_data_r[2]            ; reg_key[74]                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.778      ;
; 0.516 ; my_uart_top:UART|my_uart_rx:receiver|rx_data_r[4]            ; reg_key[76]                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.783      ;
; 0.530 ; rxState.s_command                                            ; rxState.s_ende                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.797      ;
; 0.531 ; rxState.s_command                                            ; rxState.s_msg                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.798      ;
; 0.533 ; rxState.s_command                                            ; rxState.s_waiting                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.800      ;
; 0.564 ; reg_msg[25]                                                  ; xtea_engine:xtea_engine1|register32:v0_reg|output[25]        ; clk          ; clk         ; 0.000        ; 0.546      ; 1.305      ;
; 0.647 ; reg_msg[50]                                                  ; xtea_engine:xtea_engine1|register32:v1_reg|output[18]        ; clk          ; clk         ; 0.000        ; 0.552      ; 1.394      ;
; 0.653 ; xtea_engine:xtea_engine1|register32:v0_reg|output[19]        ; xtea_engine:xtea_engine1|register32:out0_reg|output[19]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.920      ;
; 0.658 ; xtea_engine:xtea_engine1|register32:v0_reg|output[1]         ; xtea_engine:xtea_engine1|register32:out0_reg|output[1]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.925      ;
; 0.670 ; my_uart_top:UART|my_uart_rx:receiver|rx_data_r[3]            ; reg_key[75]                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.937      ;
; 0.677 ; my_uart_top:UART|my_uart_rx:receiver|rx_data_r[7]            ; reg_key[79]                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.944      ;
; 0.683 ; cnt_tx[3]                                                    ; cnt_tx[3]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; cnt_tx[1]                                                    ; cnt_tx[1]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_sum         ; xtea_engine:xtea_engine1|register32:v1_reg|output[15]        ; clk          ; clk         ; 0.000        ; 0.502      ; 1.381      ;
; 0.684 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_sum         ; xtea_engine:xtea_engine1|register32:v1_reg|output[24]        ; clk          ; clk         ; 0.000        ; 0.502      ; 1.381      ;
; 0.688 ; cnt_tx[2]                                                    ; cnt_tx[2]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; cnt_tx[4]                                                    ; cnt_tx[4]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.957      ;
; 0.693 ; my_uart_top:UART|speed_select:speed_tx|cnt[1]                ; my_uart_top:UART|speed_select:speed_tx|cnt[1]                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; my_uart_top:UART|speed_select:speed_rx|cnt[1]                ; my_uart_top:UART|speed_select:speed_rx|cnt[1]                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; my_uart_top:UART|speed_select:speed_rx|cnt[7]                ; my_uart_top:UART|speed_select:speed_rx|cnt[7]                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.696 ; my_uart_top:UART|speed_select:speed_tx|cnt[7]                ; my_uart_top:UART|speed_select:speed_tx|cnt[7]                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.698 ; my_uart_top:UART|speed_select:speed_rx|cnt[8]                ; my_uart_top:UART|speed_select:speed_rx|cnt[8]                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.966      ;
; 0.701 ; my_uart_top:UART|speed_select:speed_rx|cnt[9]                ; my_uart_top:UART|speed_select:speed_rx|cnt[9]                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.969      ;
; 0.703 ; my_uart_top:UART|speed_select:speed_tx|cnt[6]                ; my_uart_top:UART|speed_select:speed_tx|cnt[6]                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.970      ;
; 0.704 ; cnt_tx[5]                                                    ; cnt_tx[5]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; cnt_tx[13]                                                   ; cnt_tx[13]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; cnt_tx[15]                                                   ; cnt_tx[15]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; my_uart_top:UART|my_uart_tx:transmitter|tx_en                ; my_uart_top:UART|my_uart_tx:transmitter|num[0]               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.971      ;
; 0.704 ; my_uart_top:UART|speed_select:speed_tx|cnt[9]                ; my_uart_top:UART|speed_select:speed_tx|cnt[9]                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.971      ;
; 0.704 ; cnt[15]                                                      ; cnt[15]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; cnt[13]                                                      ; cnt[13]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; cnt[5]                                                       ; cnt[5]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; cnt[3]                                                       ; cnt[3]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; idx_tx[15]                                                   ; idx_tx[15]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; idx_tx[13]                                                   ; idx_tx[13]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; idx_tx[5]                                                    ; idx_tx[5]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; idx_tx[3]                                                    ; idx_tx[3]                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; cnt_tx[11]                                                   ; cnt_tx[11]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; cnt_tx[19]                                                   ; cnt_tx[19]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; cnt_tx[21]                                                   ; cnt_tx[21]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; cnt_tx[29]                                                   ; cnt_tx[29]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; xtea_engine:xtea_engine1|register32:sum_reg|output[15]       ; xtea_engine:xtea_engine1|register32:sum_reg|output[15]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; cnt[29]                                                      ; cnt[29]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; cnt[21]                                                      ; cnt[21]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; cnt[19]                                                      ; cnt[19]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; cnt[11]                                                      ; cnt[11]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; my_uart_top:UART|speed_select:speed_rx|cnt[3]                ; my_uart_top:UART|speed_select:speed_rx|cnt[3]                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; idx_tx[29]                                                   ; idx_tx[29]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; idx_tx[21]                                                   ; idx_tx[21]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; idx_tx[19]                                                   ; idx_tx[19]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; idx_tx[11]                                                   ; idx_tx[11]                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; cnt_tx[17]                                                   ; cnt_tx[17]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; cnt_tx[27]                                                   ; cnt_tx[27]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; my_uart_top:UART|speed_select:speed_tx|cnt[3]                ; my_uart_top:UART|speed_select:speed_tx|cnt[3]                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; xtea_engine:xtea_engine1|register32:sum_reg|output[29]       ; xtea_engine:xtea_engine1|register32:sum_reg|output[29]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; xtea_engine:xtea_engine1|register32:sum_reg|output[19]       ; xtea_engine:xtea_engine1|register32:sum_reg|output[19]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; cnt[27]                                                      ; cnt[27]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; cnt[17]                                                      ; cnt[17]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -4.074 ; -1040.284         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.187 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -626.927                        ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                             ;
+--------+--------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.074 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.035     ; 5.026      ;
; -4.052 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.036     ; 5.003      ;
; -4.027 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.028     ; 4.986      ;
; -4.027 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.028     ; 4.986      ;
; -4.011 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.969      ;
; -3.989 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.030     ; 4.946      ;
; -3.982 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.942      ;
; -3.964 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.929      ;
; -3.964 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.929      ;
; -3.952 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.028     ; 4.911      ;
; -3.950 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.028     ; 4.909      ;
; -3.935 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.154      ; 5.076      ;
; -3.922 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.169      ; 5.078      ;
; -3.919 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.021     ; 4.885      ;
; -3.907 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.865      ;
; -3.889 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.854      ;
; -3.887 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.852      ;
; -3.885 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.030     ; 4.842      ;
; -3.882 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; clk          ; clk         ; 1.000        ; 0.157      ; 5.026      ;
; -3.872 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.160      ; 5.019      ;
; -3.860 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.825      ;
; -3.860 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.825      ;
; -3.859 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.175      ; 5.021      ;
; -3.843 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.801      ;
; -3.821 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.030     ; 4.778      ;
; -3.819 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; clk          ; clk         ; 1.000        ; 0.163      ; 4.969      ;
; -3.815 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.021     ; 4.781      ;
; -3.809 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; clk          ; clk         ; 1.000        ; 0.148      ; 4.944      ;
; -3.803 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[18] ; clk          ; clk         ; 1.000        ; -0.027     ; 4.763      ;
; -3.797 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; clk          ; clk         ; 1.000        ; -0.035     ; 4.749      ;
; -3.796 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.761      ;
; -3.796 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.761      ;
; -3.793 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; clk          ; clk         ; 1.000        ; 0.162      ; 4.942      ;
; -3.791 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[27] ; clk          ; clk         ; 1.000        ; 0.164      ; 4.942      ;
; -3.785 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.750      ;
; -3.784 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; clk          ; clk         ; 1.000        ; -0.028     ; 4.743      ;
; -3.783 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.748      ;
; -3.781 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; clk          ; clk         ; 1.000        ; -0.028     ; 4.740      ;
; -3.768 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.160      ; 4.915      ;
; -3.755 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.175      ; 4.917      ;
; -3.751 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.021     ; 4.717      ;
; -3.746 ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.694      ;
; -3.746 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; clk          ; clk         ; 1.000        ; 0.154      ; 4.887      ;
; -3.740 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[19] ; clk          ; clk         ; 1.000        ; -0.036     ; 4.691      ;
; -3.740 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[19] ; clk          ; clk         ; 1.000        ; -0.036     ; 4.691      ;
; -3.740 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[18] ; clk          ; clk         ; 1.000        ; -0.021     ; 4.706      ;
; -3.737 ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.695      ;
; -3.734 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; clk          ; clk         ; 1.000        ; 0.147      ; 4.868      ;
; -3.734 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.692      ;
; -3.730 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; clk          ; clk         ; 1.000        ; 0.168      ; 4.885      ;
; -3.728 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[27] ; clk          ; clk         ; 1.000        ; 0.170      ; 4.885      ;
; -3.724 ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.671      ;
; -3.721 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.686      ;
; -3.721 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.686      ;
; -3.719 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.684      ;
; -3.718 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; clk          ; clk         ; 1.000        ; 0.162      ; 4.867      ;
; -3.718 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.683      ;
; -3.715 ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.030     ; 4.672      ;
; -3.715 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; clk          ; clk         ; 1.000        ; 0.163      ; 4.865      ;
; -3.704 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.160      ; 4.851      ;
; -3.699 ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.654      ;
; -3.699 ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.654      ;
; -3.695 ; reg_key[35]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.643      ;
; -3.691 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.175      ; 4.853      ;
; -3.690 ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.655      ;
; -3.690 ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.655      ;
; -3.686 ; reg_key[37]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.634      ;
; -3.677 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[28] ; clk          ; clk         ; 1.000        ; 0.169      ; 4.833      ;
; -3.677 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[19] ; clk          ; clk         ; 1.000        ; -0.030     ; 4.634      ;
; -3.677 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[19] ; clk          ; clk         ; 1.000        ; -0.030     ; 4.634      ;
; -3.673 ; reg_key[35]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.620      ;
; -3.671 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[24] ; clk          ; clk         ; 1.000        ; 0.153      ; 4.811      ;
; -3.664 ; reg_key[37]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[28] ; clk          ; clk         ; 1.000        ; -0.040     ; 4.611      ;
; -3.655 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[24] ; clk          ; clk         ; 1.000        ; 0.168      ; 4.810      ;
; -3.654 ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.031     ; 4.610      ;
; -3.651 ; xtea_engine:xtea_engine1|register32:sum_reg|output[12] ; xtea_engine:xtea_engine1|register32:v1_reg|output[29] ; clk          ; clk         ; 1.000        ; 0.163      ; 4.801      ;
; -3.648 ; reg_key[35]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.603      ;
; -3.648 ; reg_key[35]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.603      ;
; -3.645 ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.021     ; 4.611      ;
; -3.642 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[26] ; clk          ; clk         ; 1.000        ; 0.154      ; 4.783      ;
; -3.639 ; reg_key[37]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.594      ;
; -3.639 ; reg_key[37]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[30] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.594      ;
; -3.636 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[18] ; clk          ; clk         ; 1.000        ; -0.021     ; 4.602      ;
; -3.630 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[20] ; clk          ; clk         ; 1.000        ; -0.029     ; 4.588      ;
; -3.626 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[26] ; clk          ; clk         ; 1.000        ; 0.168      ; 4.781      ;
; -3.624 ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.579      ;
; -3.624 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[27] ; clk          ; clk         ; 1.000        ; 0.170      ; 4.781      ;
; -3.622 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[25] ; clk          ; clk         ; 1.000        ; 0.155      ; 4.764      ;
; -3.622 ; reg_key[39]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[29] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.570      ;
; -3.622 ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.577      ;
; -3.617 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v1_reg|output[21] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.582      ;
; -3.615 ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v0_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.580      ;
; -3.614 ; xtea_engine:xtea_engine1|register32:sum_reg|output[1]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[28] ; clk          ; clk         ; 1.000        ; 0.175      ; 4.776      ;
; -3.614 ; xtea_engine:xtea_engine1|register32:sum_reg|output[0]  ; xtea_engine:xtea_engine1|register32:v0_reg|output[21] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.579      ;
; -3.613 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[18] ; clk          ; clk         ; 1.000        ; 0.164      ; 4.764      ;
; -3.613 ; xtea_engine:xtea_engine1|register32:sum_reg|output[11] ; xtea_engine:xtea_engine1|register32:v1_reg|output[23] ; clk          ; clk         ; 1.000        ; -0.022     ; 4.578      ;
; -3.610 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v0_reg|output[25] ; clk          ; clk         ; 1.000        ; 0.169      ; 4.766      ;
; -3.607 ; reg_key[33]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[31] ; clk          ; clk         ; 1.000        ; 0.150      ; 4.744      ;
; -3.603 ; reg_key[35]                                            ; xtea_engine:xtea_engine1|register32:v0_reg|output[27] ; clk          ; clk         ; 1.000        ; -0.031     ; 4.559      ;
; -3.602 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation ; xtea_engine:xtea_engine1|register32:v1_reg|output[20] ; clk          ; clk         ; 1.000        ; 0.157      ; 4.746      ;
+--------+--------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                          ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; my_uart_top:UART|my_uart_tx:transmitter|rs232_tx_r           ; my_uart_top:UART|my_uart_tx:transmitter|rs232_tx_r           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_tx:transmitter|bps_start_r          ; my_uart_top:UART|my_uart_tx:transmitter|bps_start_r          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_tx:transmitter|num[3]               ; my_uart_top:UART|my_uart_tx:transmitter|num[3]               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_tx:transmitter|num[0]               ; my_uart_top:UART|my_uart_tx:transmitter|num[0]               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_tx:transmitter|tx_en                ; my_uart_top:UART|my_uart_tx:transmitter|tx_en                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_tx:transmitter|num[1]               ; my_uart_top:UART|my_uart_tx:transmitter|num[1]               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_tx:transmitter|num[2]               ; my_uart_top:UART|my_uart_tx:transmitter|num[2]               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; send                                                         ; send                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|done            ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|done            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v0           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_sum         ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_sum         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum          ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1           ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_v1           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation       ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|operation       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|state.s_waiting ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|state.s_waiting ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reg_ende                                                     ; reg_ende                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; o_proceed                                                    ; o_proceed                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[7]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[7]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[5]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[5]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[2]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[2]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[6]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[6]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[1]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[1]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[3]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[3]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[0]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[0]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[4]         ; my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[4]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_rx:receiver|num[3]                  ; my_uart_top:UART|my_uart_rx:receiver|num[3]                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_rx:receiver|bps_start_r             ; my_uart_top:UART|my_uart_rx:receiver|bps_start_r             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_rx:receiver|rx_int_i                ; my_uart_top:UART|my_uart_rx:receiver|rx_int_i                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_rx:receiver|num[1]                  ; my_uart_top:UART|my_uart_rx:receiver|num[1]                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_rx:receiver|num[2]                  ; my_uart_top:UART|my_uart_rx:receiver|num[2]                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; my_uart_top:UART|my_uart_rx:receiver|num[0]                  ; my_uart_top:UART|my_uart_rx:receiver|num[0]                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; rxState.s_waiting                                            ; rxState.s_waiting                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.200 ; my_uart_top:UART|my_uart_rx:receiver|rs232_rx0               ; my_uart_top:UART|my_uart_rx:receiver|rs232_rx1               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.320      ;
; 0.203 ; my_uart_top:UART|speed_select:speed_rx|cnt[12]               ; my_uart_top:UART|speed_select:speed_rx|cnt[12]               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; my_uart_top:UART|speed_select:speed_tx|cnt[12]               ; my_uart_top:UART|speed_select:speed_tx|cnt[12]               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; my_uart_top:UART|my_uart_tx:transmitter|tx_int1              ; my_uart_top:UART|my_uart_tx:transmitter|bps_start_r          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; my_uart_top:UART|my_uart_tx:transmitter|tx_int1              ; my_uart_top:UART|my_uart_tx:transmitter|tx_int2              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.328      ;
; 0.212 ; my_uart_top:UART|my_uart_tx:transmitter|tx_int1              ; my_uart_top:UART|my_uart_tx:transmitter|tx_en                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|state.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|en_sum          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.333      ;
; 0.215 ; rxState.s_waiting                                            ; rxState.s_command                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.335      ;
; 0.215 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|state.s_load    ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_sum         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.335      ;
; 0.216 ; my_uart_top:UART|my_uart_rx:receiver|rx_data_r[2]            ; reg_key[74]                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.336      ;
; 0.220 ; my_uart_top:UART|my_uart_rx:receiver|rx_data_r[4]            ; reg_key[76]                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.340      ;
; 0.221 ; my_uart_top:UART|my_uart_tx:transmitter|num[0]               ; my_uart_top:UART|my_uart_tx:transmitter|num[1]               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.341      ;
; 0.227 ; rxState.s_command                                            ; rxState.s_ende                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.347      ;
; 0.228 ; rxState.s_command                                            ; rxState.s_msg                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.348      ;
; 0.229 ; rxState.s_command                                            ; rxState.s_waiting                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.349      ;
; 0.255 ; reg_msg[25]                                                  ; xtea_engine:xtea_engine1|register32:v0_reg|output[25]        ; clk          ; clk         ; 0.000        ; 0.243      ; 0.582      ;
; 0.280 ; xtea_engine:xtea_engine1|register32:v0_reg|output[19]        ; xtea_engine:xtea_engine1|register32:out0_reg|output[19]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; my_uart_top:UART|my_uart_rx:receiver|rx_data_r[3]            ; reg_key[75]                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.401      ;
; 0.283 ; xtea_engine:xtea_engine1|register32:v0_reg|output[1]         ; xtea_engine:xtea_engine1|register32:out0_reg|output[1]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.404      ;
; 0.285 ; my_uart_top:UART|my_uart_rx:receiver|rx_data_r[7]            ; reg_key[79]                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.405      ;
; 0.293 ; cnt_tx[1]                                                    ; cnt_tx[1]                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; cnt_tx[3]                                                    ; cnt_tx[3]                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.413      ;
; 0.295 ; cnt_tx[2]                                                    ; cnt_tx[2]                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; cnt_tx[4]                                                    ; cnt_tx[4]                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_sum         ; xtea_engine:xtea_engine1|register32:v1_reg|output[15]        ; clk          ; clk         ; 0.000        ; 0.227      ; 0.608      ;
; 0.297 ; xtea_engine:xtea_engine1|xtea_engine_fsm:fsm|sel_sum         ; xtea_engine:xtea_engine1|register32:v1_reg|output[24]        ; clk          ; clk         ; 0.000        ; 0.227      ; 0.608      ;
; 0.298 ; my_uart_top:UART|speed_select:speed_tx|cnt[1]                ; my_uart_top:UART|speed_select:speed_tx|cnt[1]                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; my_uart_top:UART|speed_select:speed_rx|cnt[1]                ; my_uart_top:UART|speed_select:speed_rx|cnt[1]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; my_uart_top:UART|speed_select:speed_rx|cnt[7]                ; my_uart_top:UART|speed_select:speed_rx|cnt[7]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; my_uart_top:UART|speed_select:speed_tx|cnt[7]                ; my_uart_top:UART|speed_select:speed_tx|cnt[7]                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; my_uart_top:UART|speed_select:speed_rx|cnt[8]                ; my_uart_top:UART|speed_select:speed_rx|cnt[8]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.421      ;
; 0.303 ; idx_tx[15]                                                   ; idx_tx[15]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; cnt_tx[15]                                                   ; cnt_tx[15]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; xtea_engine:xtea_engine1|register32:sum_reg|output[15]       ; xtea_engine:xtea_engine1|register32:sum_reg|output[15]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; cnt[15]                                                      ; cnt[15]                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; my_uart_top:UART|speed_select:speed_rx|cnt[6]                ; my_uart_top:UART|speed_select:speed_rx|cnt[6]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; my_uart_top:UART|speed_select:speed_rx|cnt[9]                ; my_uart_top:UART|speed_select:speed_rx|cnt[9]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; idx_tx[31]                                                   ; idx_tx[31]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; idx_tx[13]                                                   ; idx_tx[13]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; idx_tx[5]                                                    ; idx_tx[5]                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; idx_tx[3]                                                    ; idx_tx[3]                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cnt_tx[31]                                                   ; cnt_tx[31]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cnt_tx[5]                                                    ; cnt_tx[5]                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cnt_tx[13]                                                   ; cnt_tx[13]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; my_uart_top:UART|my_uart_tx:transmitter|tx_en                ; my_uart_top:UART|my_uart_tx:transmitter|num[0]               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; my_uart_top:UART|speed_select:speed_tx|cnt[9]                ; my_uart_top:UART|speed_select:speed_tx|cnt[9]                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; my_uart_top:UART|speed_select:speed_tx|cnt[6]                ; my_uart_top:UART|speed_select:speed_tx|cnt[6]                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cnt[31]                                                      ; cnt[31]                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cnt[13]                                                      ; cnt[13]                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cnt[5]                                                       ; cnt[5]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cnt[3]                                                       ; cnt[3]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; my_uart_top:UART|speed_select:speed_rx|cnt[3]                ; my_uart_top:UART|speed_select:speed_rx|cnt[3]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; my_uart_top:UART|speed_select:speed_rx|cnt[11]               ; my_uart_top:UART|speed_select:speed_rx|cnt[11]               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; idx_tx[29]                                                   ; idx_tx[29]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; idx_tx[27]                                                   ; idx_tx[27]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; idx_tx[21]                                                   ; idx_tx[21]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; idx_tx[19]                                                   ; idx_tx[19]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; idx_tx[17]                                                   ; idx_tx[17]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; idx_tx[11]                                                   ; idx_tx[11]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; idx_tx[7]                                                    ; idx_tx[7]                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; idx_tx[6]                                                    ; idx_tx[6]                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; idx_tx[1]                                                    ; idx_tx[1]                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt_tx[0]                                                    ; cnt_tx[0]                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt_tx[6]                                                    ; cnt_tx[6]                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt_tx[7]                                                    ; cnt_tx[7]                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt_tx[11]                                                   ; cnt_tx[11]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt_tx[17]                                                   ; cnt_tx[17]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cnt_tx[19]                                                   ; cnt_tx[19]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -10.210   ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -10.210   ; 0.187 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -3059.729 ; 0.0   ; 0.0      ; 0.0     ; -872.895            ;
;  clk             ; -3059.729 ; 0.000 ; N/A      ; N/A     ; -872.895            ;
+------------------+-----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Seven_Segment[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Seven_Segment[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Seven_Segment[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Seven_Segment[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Seven_Segment[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Seven_Segment[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Seven_Segment[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Seven_Segment[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Digit_SS[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Digit_SS[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Digit_SS[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Digit_SS[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rs232_tx         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; button                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rs232_rx                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Seven_Segment[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Digit_SS[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Digit_SS[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Digit_SS[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; Digit_SS[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rs232_tx         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led1             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Seven_Segment[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Digit_SS[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Digit_SS[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Digit_SS[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; Digit_SS[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rs232_tx         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led1             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Seven_Segment[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Seven_Segment[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Digit_SS[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Digit_SS[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Digit_SS[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Digit_SS[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rs232_tx         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led1             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 284573   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 284573   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 239   ; 239  ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rs232_rx   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Seven_Segment[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Seven_Segment[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Seven_Segment[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Seven_Segment[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Seven_Segment[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Seven_Segment[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Seven_Segment[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Seven_Segment[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rs232_tx         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rs232_rx   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Seven_Segment[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Seven_Segment[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Seven_Segment[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Seven_Segment[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Seven_Segment[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Seven_Segment[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Seven_Segment[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Seven_Segment[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rs232_tx         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue Dec 12 07:29:07 2023
Info: Command: quartus_sta XTEA_Project -c XTEA_Project
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'XTEA_Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.210           -3059.729 clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -872.895 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.399           -2839.836 clk 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -872.895 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.074
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.074           -1040.284 clk 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -626.927 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4919 megabytes
    Info: Processing ended: Tue Dec 12 07:29:09 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


