/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT2_PC1
#define LED__0__PORT 2u
#define LED__0__SHIFT 1u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 1u
#define LED__SLW CYREG_PRT2_SLW

/* SDO */
#define SDO__0__INTTYPE CYREG_PICU15_INTTYPE5
#define SDO__0__MASK 0x20u
#define SDO__0__PC CYREG_IO_PC_PRT15_PC5
#define SDO__0__PORT 15u
#define SDO__0__SHIFT 5u
#define SDO__AG CYREG_PRT15_AG
#define SDO__AMUX CYREG_PRT15_AMUX
#define SDO__BIE CYREG_PRT15_BIE
#define SDO__BIT_MASK CYREG_PRT15_BIT_MASK
#define SDO__BYP CYREG_PRT15_BYP
#define SDO__CTL CYREG_PRT15_CTL
#define SDO__DM0 CYREG_PRT15_DM0
#define SDO__DM1 CYREG_PRT15_DM1
#define SDO__DM2 CYREG_PRT15_DM2
#define SDO__DR CYREG_PRT15_DR
#define SDO__INP_DIS CYREG_PRT15_INP_DIS
#define SDO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SDO__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SDO__LCD_EN CYREG_PRT15_LCD_EN
#define SDO__MASK 0x20u
#define SDO__PORT 15u
#define SDO__PRT CYREG_PRT15_PRT
#define SDO__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SDO__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SDO__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SDO__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SDO__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SDO__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SDO__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SDO__PS CYREG_PRT15_PS
#define SDO__SHIFT 5u
#define SDO__SLW CYREG_PRT15_SLW

/* Button */
#define Button__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Button__0__MASK 0x04u
#define Button__0__PC CYREG_PRT2_PC2
#define Button__0__PORT 2u
#define Button__0__SHIFT 2u
#define Button__AG CYREG_PRT2_AG
#define Button__AMUX CYREG_PRT2_AMUX
#define Button__BIE CYREG_PRT2_BIE
#define Button__BIT_MASK CYREG_PRT2_BIT_MASK
#define Button__BYP CYREG_PRT2_BYP
#define Button__CTL CYREG_PRT2_CTL
#define Button__DM0 CYREG_PRT2_DM0
#define Button__DM1 CYREG_PRT2_DM1
#define Button__DM2 CYREG_PRT2_DM2
#define Button__DR CYREG_PRT2_DR
#define Button__INP_DIS CYREG_PRT2_INP_DIS
#define Button__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Button__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Button__LCD_EN CYREG_PRT2_LCD_EN
#define Button__MASK 0x04u
#define Button__PORT 2u
#define Button__PRT CYREG_PRT2_PRT
#define Button__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Button__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Button__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Button__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Button__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Button__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Button__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Button__PS CYREG_PRT2_PS
#define Button__SHIFT 2u
#define Button__SLW CYREG_PRT2_SLW

/* Rx_GPS */
#define Rx_GPS__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Rx_GPS__0__MASK 0x80u
#define Rx_GPS__0__PC CYREG_PRT0_PC7
#define Rx_GPS__0__PORT 0u
#define Rx_GPS__0__SHIFT 7u
#define Rx_GPS__AG CYREG_PRT0_AG
#define Rx_GPS__AMUX CYREG_PRT0_AMUX
#define Rx_GPS__BIE CYREG_PRT0_BIE
#define Rx_GPS__BIT_MASK CYREG_PRT0_BIT_MASK
#define Rx_GPS__BYP CYREG_PRT0_BYP
#define Rx_GPS__CTL CYREG_PRT0_CTL
#define Rx_GPS__DM0 CYREG_PRT0_DM0
#define Rx_GPS__DM1 CYREG_PRT0_DM1
#define Rx_GPS__DM2 CYREG_PRT0_DM2
#define Rx_GPS__DR CYREG_PRT0_DR
#define Rx_GPS__INP_DIS CYREG_PRT0_INP_DIS
#define Rx_GPS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Rx_GPS__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Rx_GPS__LCD_EN CYREG_PRT0_LCD_EN
#define Rx_GPS__MASK 0x80u
#define Rx_GPS__PORT 0u
#define Rx_GPS__PRT CYREG_PRT0_PRT
#define Rx_GPS__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Rx_GPS__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Rx_GPS__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Rx_GPS__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Rx_GPS__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Rx_GPS__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Rx_GPS__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Rx_GPS__PS CYREG_PRT0_PS
#define Rx_GPS__SHIFT 7u
#define Rx_GPS__SLW CYREG_PRT0_SLW

/* Tx_GPS */
#define Tx_GPS__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Tx_GPS__0__MASK 0x40u
#define Tx_GPS__0__PC CYREG_PRT0_PC6
#define Tx_GPS__0__PORT 0u
#define Tx_GPS__0__SHIFT 6u
#define Tx_GPS__AG CYREG_PRT0_AG
#define Tx_GPS__AMUX CYREG_PRT0_AMUX
#define Tx_GPS__BIE CYREG_PRT0_BIE
#define Tx_GPS__BIT_MASK CYREG_PRT0_BIT_MASK
#define Tx_GPS__BYP CYREG_PRT0_BYP
#define Tx_GPS__CTL CYREG_PRT0_CTL
#define Tx_GPS__DM0 CYREG_PRT0_DM0
#define Tx_GPS__DM1 CYREG_PRT0_DM1
#define Tx_GPS__DM2 CYREG_PRT0_DM2
#define Tx_GPS__DR CYREG_PRT0_DR
#define Tx_GPS__INP_DIS CYREG_PRT0_INP_DIS
#define Tx_GPS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Tx_GPS__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Tx_GPS__LCD_EN CYREG_PRT0_LCD_EN
#define Tx_GPS__MASK 0x40u
#define Tx_GPS__PORT 0u
#define Tx_GPS__PRT CYREG_PRT0_PRT
#define Tx_GPS__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Tx_GPS__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Tx_GPS__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Tx_GPS__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Tx_GPS__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Tx_GPS__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Tx_GPS__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Tx_GPS__PS CYREG_PRT0_PS
#define Tx_GPS__SHIFT 6u
#define Tx_GPS__SLW CYREG_PRT0_SLW

/* Aileron */
#define Aileron_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Aileron_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Aileron_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Aileron_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Aileron_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Aileron_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define Aileron_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Aileron_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define Aileron_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Aileron_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Aileron_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Aileron_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Aileron_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB08_CTL
#define Aileron_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define Aileron_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB08_CTL
#define Aileron_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define Aileron_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Aileron_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Aileron_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Aileron_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB08_MSK
#define Aileron_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Aileron_PWMUDB_genblk8_stsreg__0__POS 0
#define Aileron_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define Aileron_PWMUDB_genblk8_stsreg__1__POS 1
#define Aileron_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Aileron_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define Aileron_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Aileron_PWMUDB_genblk8_stsreg__2__POS 2
#define Aileron_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Aileron_PWMUDB_genblk8_stsreg__3__POS 3
#define Aileron_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define Aileron_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define Aileron_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Aileron_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Aileron_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Aileron_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define Aileron_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define Aileron_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB06_ST
#define Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Aileron_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Aileron_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Aileron_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Aileron_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Aileron_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Aileron_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Aileron_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Aileron_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Aileron_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Aileron_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Aileron_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Aileron_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Aileron_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Aileron_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Aileron_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Aileron_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Aileron_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Aileron_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Aileron_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Aileron_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Aileron_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Aileron_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x03u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x08u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x08u

/* Int_AGM */
#define Int_AGM__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Int_AGM__0__MASK 0x10u
#define Int_AGM__0__PC CYREG_PRT2_PC4
#define Int_AGM__0__PORT 2u
#define Int_AGM__0__SHIFT 4u
#define Int_AGM__AG CYREG_PRT2_AG
#define Int_AGM__AMUX CYREG_PRT2_AMUX
#define Int_AGM__BIE CYREG_PRT2_BIE
#define Int_AGM__BIT_MASK CYREG_PRT2_BIT_MASK
#define Int_AGM__BYP CYREG_PRT2_BYP
#define Int_AGM__CTL CYREG_PRT2_CTL
#define Int_AGM__DM0 CYREG_PRT2_DM0
#define Int_AGM__DM1 CYREG_PRT2_DM1
#define Int_AGM__DM2 CYREG_PRT2_DM2
#define Int_AGM__DR CYREG_PRT2_DR
#define Int_AGM__INP_DIS CYREG_PRT2_INP_DIS
#define Int_AGM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Int_AGM__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Int_AGM__LCD_EN CYREG_PRT2_LCD_EN
#define Int_AGM__MASK 0x10u
#define Int_AGM__PORT 2u
#define Int_AGM__PRT CYREG_PRT2_PRT
#define Int_AGM__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Int_AGM__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Int_AGM__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Int_AGM__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Int_AGM__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Int_AGM__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Int_AGM__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Int_AGM__PS CYREG_PRT2_PS
#define Int_AGM__SHIFT 4u
#define Int_AGM__SLW CYREG_PRT2_SLW

/* PPS_GPS */
#define PPS_GPS__0__INTTYPE CYREG_PICU0_INTTYPE5
#define PPS_GPS__0__MASK 0x20u
#define PPS_GPS__0__PC CYREG_PRT0_PC5
#define PPS_GPS__0__PORT 0u
#define PPS_GPS__0__SHIFT 5u
#define PPS_GPS__AG CYREG_PRT0_AG
#define PPS_GPS__AMUX CYREG_PRT0_AMUX
#define PPS_GPS__BIE CYREG_PRT0_BIE
#define PPS_GPS__BIT_MASK CYREG_PRT0_BIT_MASK
#define PPS_GPS__BYP CYREG_PRT0_BYP
#define PPS_GPS__CTL CYREG_PRT0_CTL
#define PPS_GPS__DM0 CYREG_PRT0_DM0
#define PPS_GPS__DM1 CYREG_PRT0_DM1
#define PPS_GPS__DM2 CYREG_PRT0_DM2
#define PPS_GPS__DR CYREG_PRT0_DR
#define PPS_GPS__INP_DIS CYREG_PRT0_INP_DIS
#define PPS_GPS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PPS_GPS__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PPS_GPS__LCD_EN CYREG_PRT0_LCD_EN
#define PPS_GPS__MASK 0x20u
#define PPS_GPS__PORT 0u
#define PPS_GPS__PRT CYREG_PRT0_PRT
#define PPS_GPS__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PPS_GPS__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PPS_GPS__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PPS_GPS__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PPS_GPS__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PPS_GPS__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PPS_GPS__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PPS_GPS__PS CYREG_PRT0_PS
#define PPS_GPS__SHIFT 5u
#define PPS_GPS__SLW CYREG_PRT0_SLW

/* Rx_HC12 */
#define Rx_HC12__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_HC12__0__MASK 0x40u
#define Rx_HC12__0__PC CYREG_PRT12_PC6
#define Rx_HC12__0__PORT 12u
#define Rx_HC12__0__SHIFT 6u
#define Rx_HC12__AG CYREG_PRT12_AG
#define Rx_HC12__BIE CYREG_PRT12_BIE
#define Rx_HC12__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_HC12__BYP CYREG_PRT12_BYP
#define Rx_HC12__DM0 CYREG_PRT12_DM0
#define Rx_HC12__DM1 CYREG_PRT12_DM1
#define Rx_HC12__DM2 CYREG_PRT12_DM2
#define Rx_HC12__DR CYREG_PRT12_DR
#define Rx_HC12__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_HC12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_HC12__MASK 0x40u
#define Rx_HC12__PORT 12u
#define Rx_HC12__PRT CYREG_PRT12_PRT
#define Rx_HC12__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_HC12__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_HC12__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_HC12__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_HC12__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_HC12__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_HC12__PS CYREG_PRT12_PS
#define Rx_HC12__SHIFT 6u
#define Rx_HC12__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_HC12__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_HC12__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_HC12__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_HC12__SLW CYREG_PRT12_SLW

/* Timer_1 */
#define Timer_1_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR1_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR1_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x02u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x02u
#define Timer_1_TimerHW__RT0 CYREG_TMR1_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR1_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR1_SR0

/* Tx_HC12 */
#define Tx_HC12__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_HC12__0__MASK 0x80u
#define Tx_HC12__0__PC CYREG_PRT12_PC7
#define Tx_HC12__0__PORT 12u
#define Tx_HC12__0__SHIFT 7u
#define Tx_HC12__AG CYREG_PRT12_AG
#define Tx_HC12__BIE CYREG_PRT12_BIE
#define Tx_HC12__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_HC12__BYP CYREG_PRT12_BYP
#define Tx_HC12__DM0 CYREG_PRT12_DM0
#define Tx_HC12__DM1 CYREG_PRT12_DM1
#define Tx_HC12__DM2 CYREG_PRT12_DM2
#define Tx_HC12__DR CYREG_PRT12_DR
#define Tx_HC12__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_HC12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_HC12__MASK 0x80u
#define Tx_HC12__PORT 12u
#define Tx_HC12__PRT CYREG_PRT12_PRT
#define Tx_HC12__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_HC12__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_HC12__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_HC12__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_HC12__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_HC12__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_HC12__PS CYREG_PRT12_PS
#define Tx_HC12__SHIFT 7u
#define Tx_HC12__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_HC12__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_HC12__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_HC12__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_HC12__SLW CYREG_PRT12_SLW

/* VDAC8_1 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC0_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC0_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC0_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x01u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x01u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC0_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC0_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC0_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC0_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC0_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC0_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC0_TST

/* UART_GPS */
#define UART_GPS_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_GPS_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define UART_GPS_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define UART_GPS_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define UART_GPS_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define UART_GPS_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define UART_GPS_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define UART_GPS_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define UART_GPS_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define UART_GPS_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_GPS_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define UART_GPS_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define UART_GPS_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define UART_GPS_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define UART_GPS_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_GPS_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_GPS_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define UART_GPS_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_GPS_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define UART_GPS_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define UART_GPS_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_GPS_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_GPS_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_GPS_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define UART_GPS_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define UART_GPS_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define UART_GPS_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define UART_GPS_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define UART_GPS_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define UART_GPS_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define UART_GPS_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_GPS_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define UART_GPS_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define UART_GPS_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define UART_GPS_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB00_A0
#define UART_GPS_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB00_A1
#define UART_GPS_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define UART_GPS_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB00_D0
#define UART_GPS_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB00_D1
#define UART_GPS_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_GPS_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define UART_GPS_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB00_F0
#define UART_GPS_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB00_F1
#define UART_GPS_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_GPS_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define UART_GPS_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_GPS_BUART_sRX_RxSts__3__POS 3
#define UART_GPS_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_GPS_BUART_sRX_RxSts__4__POS 4
#define UART_GPS_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_GPS_BUART_sRX_RxSts__5__POS 5
#define UART_GPS_BUART_sRX_RxSts__MASK 0x38u
#define UART_GPS_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB11_MSK
#define UART_GPS_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_GPS_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB11_ST
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_GPS_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define UART_GPS_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define UART_GPS_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define UART_GPS_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define UART_GPS_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_GPS_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define UART_GPS_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define UART_GPS_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define UART_GPS_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB10_A0
#define UART_GPS_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB10_A1
#define UART_GPS_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define UART_GPS_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB10_D0
#define UART_GPS_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB10_D1
#define UART_GPS_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_GPS_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define UART_GPS_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB10_F0
#define UART_GPS_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB10_F1
#define UART_GPS_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_GPS_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_GPS_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_GPS_BUART_sTX_TxSts__0__POS 0
#define UART_GPS_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_GPS_BUART_sTX_TxSts__1__POS 1
#define UART_GPS_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_GPS_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_GPS_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_GPS_BUART_sTX_TxSts__2__POS 2
#define UART_GPS_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_GPS_BUART_sTX_TxSts__3__POS 3
#define UART_GPS_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_GPS_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_GPS_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_GPS_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_GPS_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_GPS_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_GPS_RXInternalInterrupt__INTC_MASK 0x04u
#define UART_GPS_RXInternalInterrupt__INTC_NUMBER 2u
#define UART_GPS_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_GPS_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define UART_GPS_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_GPS_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_GPS_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_GPS_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_GPS_TXInternalInterrupt__INTC_MASK 0x08u
#define UART_GPS_TXInternalInterrupt__INTC_NUMBER 3u
#define UART_GPS_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_GPS_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define UART_GPS_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_GPS_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* emFile_1 */
#define emFile_1_Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define emFile_1_Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define emFile_1_Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define emFile_1_Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define emFile_1_Clock_1__INDEX 0x01u
#define emFile_1_Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define emFile_1_Clock_1__PM_ACT_MSK 0x02u
#define emFile_1_Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define emFile_1_Clock_1__PM_STBY_MSK 0x02u
#define emFile_1_miso0__0__INTTYPE CYREG_PICU3_INTTYPE6
#define emFile_1_miso0__0__MASK 0x40u
#define emFile_1_miso0__0__PC CYREG_PRT3_PC6
#define emFile_1_miso0__0__PORT 3u
#define emFile_1_miso0__0__SHIFT 6u
#define emFile_1_miso0__AG CYREG_PRT3_AG
#define emFile_1_miso0__AMUX CYREG_PRT3_AMUX
#define emFile_1_miso0__BIE CYREG_PRT3_BIE
#define emFile_1_miso0__BIT_MASK CYREG_PRT3_BIT_MASK
#define emFile_1_miso0__BYP CYREG_PRT3_BYP
#define emFile_1_miso0__CTL CYREG_PRT3_CTL
#define emFile_1_miso0__DM0 CYREG_PRT3_DM0
#define emFile_1_miso0__DM1 CYREG_PRT3_DM1
#define emFile_1_miso0__DM2 CYREG_PRT3_DM2
#define emFile_1_miso0__DR CYREG_PRT3_DR
#define emFile_1_miso0__INP_DIS CYREG_PRT3_INP_DIS
#define emFile_1_miso0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define emFile_1_miso0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define emFile_1_miso0__LCD_EN CYREG_PRT3_LCD_EN
#define emFile_1_miso0__MASK 0x40u
#define emFile_1_miso0__PORT 3u
#define emFile_1_miso0__PRT CYREG_PRT3_PRT
#define emFile_1_miso0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define emFile_1_miso0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define emFile_1_miso0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define emFile_1_miso0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define emFile_1_miso0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define emFile_1_miso0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define emFile_1_miso0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define emFile_1_miso0__PS CYREG_PRT3_PS
#define emFile_1_miso0__SHIFT 6u
#define emFile_1_miso0__SLW CYREG_PRT3_SLW
#define emFile_1_mosi0__0__INTTYPE CYREG_PICU3_INTTYPE4
#define emFile_1_mosi0__0__MASK 0x10u
#define emFile_1_mosi0__0__PC CYREG_PRT3_PC4
#define emFile_1_mosi0__0__PORT 3u
#define emFile_1_mosi0__0__SHIFT 4u
#define emFile_1_mosi0__AG CYREG_PRT3_AG
#define emFile_1_mosi0__AMUX CYREG_PRT3_AMUX
#define emFile_1_mosi0__BIE CYREG_PRT3_BIE
#define emFile_1_mosi0__BIT_MASK CYREG_PRT3_BIT_MASK
#define emFile_1_mosi0__BYP CYREG_PRT3_BYP
#define emFile_1_mosi0__CTL CYREG_PRT3_CTL
#define emFile_1_mosi0__DM0 CYREG_PRT3_DM0
#define emFile_1_mosi0__DM1 CYREG_PRT3_DM1
#define emFile_1_mosi0__DM2 CYREG_PRT3_DM2
#define emFile_1_mosi0__DR CYREG_PRT3_DR
#define emFile_1_mosi0__INP_DIS CYREG_PRT3_INP_DIS
#define emFile_1_mosi0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define emFile_1_mosi0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define emFile_1_mosi0__LCD_EN CYREG_PRT3_LCD_EN
#define emFile_1_mosi0__MASK 0x10u
#define emFile_1_mosi0__PORT 3u
#define emFile_1_mosi0__PRT CYREG_PRT3_PRT
#define emFile_1_mosi0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define emFile_1_mosi0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define emFile_1_mosi0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define emFile_1_mosi0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define emFile_1_mosi0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define emFile_1_mosi0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define emFile_1_mosi0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define emFile_1_mosi0__PS CYREG_PRT3_PS
#define emFile_1_mosi0__SHIFT 4u
#define emFile_1_mosi0__SLW CYREG_PRT3_SLW
#define emFile_1_sclk0__0__INTTYPE CYREG_PICU3_INTTYPE5
#define emFile_1_sclk0__0__MASK 0x20u
#define emFile_1_sclk0__0__PC CYREG_PRT3_PC5
#define emFile_1_sclk0__0__PORT 3u
#define emFile_1_sclk0__0__SHIFT 5u
#define emFile_1_sclk0__AG CYREG_PRT3_AG
#define emFile_1_sclk0__AMUX CYREG_PRT3_AMUX
#define emFile_1_sclk0__BIE CYREG_PRT3_BIE
#define emFile_1_sclk0__BIT_MASK CYREG_PRT3_BIT_MASK
#define emFile_1_sclk0__BYP CYREG_PRT3_BYP
#define emFile_1_sclk0__CTL CYREG_PRT3_CTL
#define emFile_1_sclk0__DM0 CYREG_PRT3_DM0
#define emFile_1_sclk0__DM1 CYREG_PRT3_DM1
#define emFile_1_sclk0__DM2 CYREG_PRT3_DM2
#define emFile_1_sclk0__DR CYREG_PRT3_DR
#define emFile_1_sclk0__INP_DIS CYREG_PRT3_INP_DIS
#define emFile_1_sclk0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define emFile_1_sclk0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define emFile_1_sclk0__LCD_EN CYREG_PRT3_LCD_EN
#define emFile_1_sclk0__MASK 0x20u
#define emFile_1_sclk0__PORT 3u
#define emFile_1_sclk0__PRT CYREG_PRT3_PRT
#define emFile_1_sclk0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define emFile_1_sclk0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define emFile_1_sclk0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define emFile_1_sclk0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define emFile_1_sclk0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define emFile_1_sclk0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define emFile_1_sclk0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define emFile_1_sclk0__PS CYREG_PRT3_PS
#define emFile_1_sclk0__SHIFT 5u
#define emFile_1_sclk0__SLW CYREG_PRT3_SLW
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB01_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB01_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB01_MSK
#define emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB01_MSK
#define emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB01_ST
#define emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define emFile_1_SPI0_BSPIM_RxStsReg__4__MASK 0x10u
#define emFile_1_SPI0_BSPIM_RxStsReg__4__POS 4
#define emFile_1_SPI0_BSPIM_RxStsReg__5__MASK 0x20u
#define emFile_1_SPI0_BSPIM_RxStsReg__5__POS 5
#define emFile_1_SPI0_BSPIM_RxStsReg__6__MASK 0x40u
#define emFile_1_SPI0_BSPIM_RxStsReg__6__POS 6
#define emFile_1_SPI0_BSPIM_RxStsReg__MASK 0x70u
#define emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB06_MSK
#define emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB06_ST
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB02_A0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB02_A1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB02_D0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB02_D1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB02_F0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB02_F1
#define emFile_1_SPI0_BSPIM_TxStsReg__0__MASK 0x01u
#define emFile_1_SPI0_BSPIM_TxStsReg__0__POS 0
#define emFile_1_SPI0_BSPIM_TxStsReg__1__MASK 0x02u
#define emFile_1_SPI0_BSPIM_TxStsReg__1__POS 1
#define emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define emFile_1_SPI0_BSPIM_TxStsReg__2__MASK 0x04u
#define emFile_1_SPI0_BSPIM_TxStsReg__2__POS 2
#define emFile_1_SPI0_BSPIM_TxStsReg__3__MASK 0x08u
#define emFile_1_SPI0_BSPIM_TxStsReg__3__POS 3
#define emFile_1_SPI0_BSPIM_TxStsReg__4__MASK 0x10u
#define emFile_1_SPI0_BSPIM_TxStsReg__4__POS 4
#define emFile_1_SPI0_BSPIM_TxStsReg__MASK 0x1Fu
#define emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB00_MSK
#define emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB00_ST
#define emFile_1_SPI0_CS__0__INTTYPE CYREG_PICU3_INTTYPE3
#define emFile_1_SPI0_CS__0__MASK 0x08u
#define emFile_1_SPI0_CS__0__PC CYREG_PRT3_PC3
#define emFile_1_SPI0_CS__0__PORT 3u
#define emFile_1_SPI0_CS__0__SHIFT 3u
#define emFile_1_SPI0_CS__AG CYREG_PRT3_AG
#define emFile_1_SPI0_CS__AMUX CYREG_PRT3_AMUX
#define emFile_1_SPI0_CS__BIE CYREG_PRT3_BIE
#define emFile_1_SPI0_CS__BIT_MASK CYREG_PRT3_BIT_MASK
#define emFile_1_SPI0_CS__BYP CYREG_PRT3_BYP
#define emFile_1_SPI0_CS__CTL CYREG_PRT3_CTL
#define emFile_1_SPI0_CS__DM0 CYREG_PRT3_DM0
#define emFile_1_SPI0_CS__DM1 CYREG_PRT3_DM1
#define emFile_1_SPI0_CS__DM2 CYREG_PRT3_DM2
#define emFile_1_SPI0_CS__DR CYREG_PRT3_DR
#define emFile_1_SPI0_CS__INP_DIS CYREG_PRT3_INP_DIS
#define emFile_1_SPI0_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define emFile_1_SPI0_CS__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define emFile_1_SPI0_CS__LCD_EN CYREG_PRT3_LCD_EN
#define emFile_1_SPI0_CS__MASK 0x08u
#define emFile_1_SPI0_CS__PORT 3u
#define emFile_1_SPI0_CS__PRT CYREG_PRT3_PRT
#define emFile_1_SPI0_CS__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define emFile_1_SPI0_CS__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define emFile_1_SPI0_CS__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define emFile_1_SPI0_CS__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define emFile_1_SPI0_CS__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define emFile_1_SPI0_CS__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define emFile_1_SPI0_CS__PS CYREG_PRT3_PS
#define emFile_1_SPI0_CS__SHIFT 3u
#define emFile_1_SPI0_CS__SLW CYREG_PRT3_SLW

/* Reset_AGM */
#define Reset_AGM__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Reset_AGM__0__MASK 0x08u
#define Reset_AGM__0__PC CYREG_PRT2_PC3
#define Reset_AGM__0__PORT 2u
#define Reset_AGM__0__SHIFT 3u
#define Reset_AGM__AG CYREG_PRT2_AG
#define Reset_AGM__AMUX CYREG_PRT2_AMUX
#define Reset_AGM__BIE CYREG_PRT2_BIE
#define Reset_AGM__BIT_MASK CYREG_PRT2_BIT_MASK
#define Reset_AGM__BYP CYREG_PRT2_BYP
#define Reset_AGM__CTL CYREG_PRT2_CTL
#define Reset_AGM__DM0 CYREG_PRT2_DM0
#define Reset_AGM__DM1 CYREG_PRT2_DM1
#define Reset_AGM__DM2 CYREG_PRT2_DM2
#define Reset_AGM__DR CYREG_PRT2_DR
#define Reset_AGM__INP_DIS CYREG_PRT2_INP_DIS
#define Reset_AGM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Reset_AGM__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Reset_AGM__LCD_EN CYREG_PRT2_LCD_EN
#define Reset_AGM__MASK 0x08u
#define Reset_AGM__PORT 2u
#define Reset_AGM__PRT CYREG_PRT2_PRT
#define Reset_AGM__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Reset_AGM__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Reset_AGM__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Reset_AGM__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Reset_AGM__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Reset_AGM__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Reset_AGM__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Reset_AGM__PS CYREG_PRT2_PS
#define Reset_AGM__SHIFT 3u
#define Reset_AGM__SLW CYREG_PRT2_SLW

/* UART_HC12 */
#define UART_HC12_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_HC12_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define UART_HC12_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define UART_HC12_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define UART_HC12_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define UART_HC12_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define UART_HC12_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define UART_HC12_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define UART_HC12_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define UART_HC12_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_HC12_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB10_CTL
#define UART_HC12_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define UART_HC12_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB10_CTL
#define UART_HC12_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define UART_HC12_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_HC12_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_HC12_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB10_MSK
#define UART_HC12_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_HC12_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_HC12_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB10_MSK
#define UART_HC12_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_HC12_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_HC12_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_HC12_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define UART_HC12_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define UART_HC12_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB10_ST
#define UART_HC12_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_HC12_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define UART_HC12_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define UART_HC12_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_HC12_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define UART_HC12_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define UART_HC12_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_HC12_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_HC12_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define UART_HC12_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define UART_HC12_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_HC12_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define UART_HC12_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_HC12_BUART_sRX_RxSts__3__POS 3
#define UART_HC12_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_HC12_BUART_sRX_RxSts__4__POS 4
#define UART_HC12_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_HC12_BUART_sRX_RxSts__5__POS 5
#define UART_HC12_BUART_sRX_RxSts__MASK 0x38u
#define UART_HC12_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB04_MSK
#define UART_HC12_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_HC12_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB04_ST
#define UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB07_A0
#define UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB07_A1
#define UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB07_D0
#define UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB07_D1
#define UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB07_F0
#define UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB07_F1
#define UART_HC12_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_HC12_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_HC12_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_HC12_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_HC12_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_HC12_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_HC12_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_HC12_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_HC12_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define UART_HC12_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define UART_HC12_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_HC12_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define UART_HC12_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define UART_HC12_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_HC12_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_HC12_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define UART_HC12_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define UART_HC12_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_HC12_BUART_sTX_TxSts__0__POS 0
#define UART_HC12_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_HC12_BUART_sTX_TxSts__1__POS 1
#define UART_HC12_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_HC12_BUART_sTX_TxSts__2__POS 2
#define UART_HC12_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_HC12_BUART_sTX_TxSts__3__POS 3
#define UART_HC12_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_HC12_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB11_MSK
#define UART_HC12_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_HC12_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB11_ST
#define UART_HC12_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define UART_HC12_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define UART_HC12_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define UART_HC12_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_HC12_IntClock__INDEX 0x04u
#define UART_HC12_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_HC12_IntClock__PM_ACT_MSK 0x10u
#define UART_HC12_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_HC12_IntClock__PM_STBY_MSK 0x10u

/* BMP280_CSB */
#define BMP280_CSB__0__INTTYPE CYREG_PICU12_INTTYPE3
#define BMP280_CSB__0__MASK 0x08u
#define BMP280_CSB__0__PC CYREG_PRT12_PC3
#define BMP280_CSB__0__PORT 12u
#define BMP280_CSB__0__SHIFT 3u
#define BMP280_CSB__AG CYREG_PRT12_AG
#define BMP280_CSB__BIE CYREG_PRT12_BIE
#define BMP280_CSB__BIT_MASK CYREG_PRT12_BIT_MASK
#define BMP280_CSB__BYP CYREG_PRT12_BYP
#define BMP280_CSB__DM0 CYREG_PRT12_DM0
#define BMP280_CSB__DM1 CYREG_PRT12_DM1
#define BMP280_CSB__DM2 CYREG_PRT12_DM2
#define BMP280_CSB__DR CYREG_PRT12_DR
#define BMP280_CSB__INP_DIS CYREG_PRT12_INP_DIS
#define BMP280_CSB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define BMP280_CSB__MASK 0x08u
#define BMP280_CSB__PORT 12u
#define BMP280_CSB__PRT CYREG_PRT12_PRT
#define BMP280_CSB__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define BMP280_CSB__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define BMP280_CSB__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define BMP280_CSB__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define BMP280_CSB__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define BMP280_CSB__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define BMP280_CSB__PS CYREG_PRT12_PS
#define BMP280_CSB__SHIFT 3u
#define BMP280_CSB__SIO_CFG CYREG_PRT12_SIO_CFG
#define BMP280_CSB__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define BMP280_CSB__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define BMP280_CSB__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define BMP280_CSB__SLW CYREG_PRT12_SLW

/* BMP280_SCL */
#define BMP280_SCL__0__INTTYPE CYREG_PICU12_INTTYPE2
#define BMP280_SCL__0__MASK 0x04u
#define BMP280_SCL__0__PC CYREG_PRT12_PC2
#define BMP280_SCL__0__PORT 12u
#define BMP280_SCL__0__SHIFT 2u
#define BMP280_SCL__AG CYREG_PRT12_AG
#define BMP280_SCL__BIE CYREG_PRT12_BIE
#define BMP280_SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define BMP280_SCL__BYP CYREG_PRT12_BYP
#define BMP280_SCL__DM0 CYREG_PRT12_DM0
#define BMP280_SCL__DM1 CYREG_PRT12_DM1
#define BMP280_SCL__DM2 CYREG_PRT12_DM2
#define BMP280_SCL__DR CYREG_PRT12_DR
#define BMP280_SCL__INP_DIS CYREG_PRT12_INP_DIS
#define BMP280_SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define BMP280_SCL__MASK 0x04u
#define BMP280_SCL__PORT 12u
#define BMP280_SCL__PRT CYREG_PRT12_PRT
#define BMP280_SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define BMP280_SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define BMP280_SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define BMP280_SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define BMP280_SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define BMP280_SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define BMP280_SCL__PS CYREG_PRT12_PS
#define BMP280_SCL__SHIFT 2u
#define BMP280_SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define BMP280_SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define BMP280_SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define BMP280_SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define BMP280_SCL__SLW CYREG_PRT12_SLW

/* BMP280_SDI */
#define BMP280_SDI__0__INTTYPE CYREG_PICU12_INTTYPE5
#define BMP280_SDI__0__MASK 0x20u
#define BMP280_SDI__0__PC CYREG_PRT12_PC5
#define BMP280_SDI__0__PORT 12u
#define BMP280_SDI__0__SHIFT 5u
#define BMP280_SDI__AG CYREG_PRT12_AG
#define BMP280_SDI__BIE CYREG_PRT12_BIE
#define BMP280_SDI__BIT_MASK CYREG_PRT12_BIT_MASK
#define BMP280_SDI__BYP CYREG_PRT12_BYP
#define BMP280_SDI__DM0 CYREG_PRT12_DM0
#define BMP280_SDI__DM1 CYREG_PRT12_DM1
#define BMP280_SDI__DM2 CYREG_PRT12_DM2
#define BMP280_SDI__DR CYREG_PRT12_DR
#define BMP280_SDI__INP_DIS CYREG_PRT12_INP_DIS
#define BMP280_SDI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define BMP280_SDI__MASK 0x20u
#define BMP280_SDI__PORT 12u
#define BMP280_SDI__PRT CYREG_PRT12_PRT
#define BMP280_SDI__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define BMP280_SDI__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define BMP280_SDI__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define BMP280_SDI__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define BMP280_SDI__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define BMP280_SDI__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define BMP280_SDI__PS CYREG_PRT12_PS
#define BMP280_SDI__SHIFT 5u
#define BMP280_SDI__SIO_CFG CYREG_PRT12_SIO_CFG
#define BMP280_SDI__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define BMP280_SDI__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define BMP280_SDI__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define BMP280_SDI__SLW CYREG_PRT12_SLW

/* BNO055_scl */
#define BNO055_scl__0__INTTYPE CYREG_PICU12_INTTYPE0
#define BNO055_scl__0__MASK 0x01u
#define BNO055_scl__0__PC CYREG_PRT12_PC0
#define BNO055_scl__0__PORT 12u
#define BNO055_scl__0__SHIFT 0u
#define BNO055_scl__AG CYREG_PRT12_AG
#define BNO055_scl__BIE CYREG_PRT12_BIE
#define BNO055_scl__BIT_MASK CYREG_PRT12_BIT_MASK
#define BNO055_scl__BYP CYREG_PRT12_BYP
#define BNO055_scl__DM0 CYREG_PRT12_DM0
#define BNO055_scl__DM1 CYREG_PRT12_DM1
#define BNO055_scl__DM2 CYREG_PRT12_DM2
#define BNO055_scl__DR CYREG_PRT12_DR
#define BNO055_scl__INP_DIS CYREG_PRT12_INP_DIS
#define BNO055_scl__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define BNO055_scl__MASK 0x01u
#define BNO055_scl__PORT 12u
#define BNO055_scl__PRT CYREG_PRT12_PRT
#define BNO055_scl__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define BNO055_scl__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define BNO055_scl__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define BNO055_scl__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define BNO055_scl__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define BNO055_scl__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define BNO055_scl__PS CYREG_PRT12_PS
#define BNO055_scl__SHIFT 0u
#define BNO055_scl__SIO_CFG CYREG_PRT12_SIO_CFG
#define BNO055_scl__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define BNO055_scl__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define BNO055_scl__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define BNO055_scl__SLW CYREG_PRT12_SLW

/* BNO055_sda */
#define BNO055_sda__0__INTTYPE CYREG_PICU12_INTTYPE1
#define BNO055_sda__0__MASK 0x02u
#define BNO055_sda__0__PC CYREG_PRT12_PC1
#define BNO055_sda__0__PORT 12u
#define BNO055_sda__0__SHIFT 1u
#define BNO055_sda__AG CYREG_PRT12_AG
#define BNO055_sda__BIE CYREG_PRT12_BIE
#define BNO055_sda__BIT_MASK CYREG_PRT12_BIT_MASK
#define BNO055_sda__BYP CYREG_PRT12_BYP
#define BNO055_sda__DM0 CYREG_PRT12_DM0
#define BNO055_sda__DM1 CYREG_PRT12_DM1
#define BNO055_sda__DM2 CYREG_PRT12_DM2
#define BNO055_sda__DR CYREG_PRT12_DR
#define BNO055_sda__INP_DIS CYREG_PRT12_INP_DIS
#define BNO055_sda__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define BNO055_sda__MASK 0x02u
#define BNO055_sda__PORT 12u
#define BNO055_sda__PRT CYREG_PRT12_PRT
#define BNO055_sda__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define BNO055_sda__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define BNO055_sda__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define BNO055_sda__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define BNO055_sda__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define BNO055_sda__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define BNO055_sda__PS CYREG_PRT12_PS
#define BNO055_sda__SHIFT 1u
#define BNO055_sda__SIO_CFG CYREG_PRT12_SIO_CFG
#define BNO055_sda__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define BNO055_sda__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define BNO055_sda__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define BNO055_sda__SLW CYREG_PRT12_SLW

/* Stabilizer */
#define Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Stabilizer_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Stabilizer_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Stabilizer_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Stabilizer_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define Stabilizer_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define Stabilizer_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define Stabilizer_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define Stabilizer_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Stabilizer_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Stabilizer_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Stabilizer_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define Stabilizer_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Stabilizer_PWMUDB_genblk8_stsreg__0__POS 0
#define Stabilizer_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define Stabilizer_PWMUDB_genblk8_stsreg__1__POS 1
#define Stabilizer_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Stabilizer_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define Stabilizer_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Stabilizer_PWMUDB_genblk8_stsreg__2__POS 2
#define Stabilizer_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Stabilizer_PWMUDB_genblk8_stsreg__3__POS 3
#define Stabilizer_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define Stabilizer_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define Stabilizer_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Stabilizer_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Stabilizer_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Stabilizer_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define Stabilizer_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define Stabilizer_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Stabilizer_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define Stabilizer_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define Stabilizer_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Stabilizer_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Stabilizer_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define Stabilizer_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Stabilizer_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Stabilizer_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define Stabilizer_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define Stabilizer_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Stabilizer_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define Stabilizer_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define Stabilizer_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Stabilizer_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Stabilizer_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define Stabilizer_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1

/* Motor_Speed */
#define Motor_Speed_Output__0__INTTYPE CYREG_PICU15_INTTYPE3
#define Motor_Speed_Output__0__MASK 0x08u
#define Motor_Speed_Output__0__PC CYREG_IO_PC_PRT15_PC3
#define Motor_Speed_Output__0__PORT 15u
#define Motor_Speed_Output__0__SHIFT 3u
#define Motor_Speed_Output__AG CYREG_PRT15_AG
#define Motor_Speed_Output__AMUX CYREG_PRT15_AMUX
#define Motor_Speed_Output__BIE CYREG_PRT15_BIE
#define Motor_Speed_Output__BIT_MASK CYREG_PRT15_BIT_MASK
#define Motor_Speed_Output__BYP CYREG_PRT15_BYP
#define Motor_Speed_Output__CTL CYREG_PRT15_CTL
#define Motor_Speed_Output__DM0 CYREG_PRT15_DM0
#define Motor_Speed_Output__DM1 CYREG_PRT15_DM1
#define Motor_Speed_Output__DM2 CYREG_PRT15_DM2
#define Motor_Speed_Output__DR CYREG_PRT15_DR
#define Motor_Speed_Output__INP_DIS CYREG_PRT15_INP_DIS
#define Motor_Speed_Output__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Motor_Speed_Output__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Motor_Speed_Output__LCD_EN CYREG_PRT15_LCD_EN
#define Motor_Speed_Output__MASK 0x08u
#define Motor_Speed_Output__PORT 15u
#define Motor_Speed_Output__PRT CYREG_PRT15_PRT
#define Motor_Speed_Output__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Motor_Speed_Output__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Motor_Speed_Output__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Motor_Speed_Output__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Motor_Speed_Output__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Motor_Speed_Output__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Motor_Speed_Output__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Motor_Speed_Output__PS CYREG_PRT15_PS
#define Motor_Speed_Output__SHIFT 3u
#define Motor_Speed_Output__SLW CYREG_PRT15_SLW
#define Motor_Speed_PWMHW__CAP0 CYREG_TMR0_CAP0
#define Motor_Speed_PWMHW__CAP1 CYREG_TMR0_CAP1
#define Motor_Speed_PWMHW__CFG0 CYREG_TMR0_CFG0
#define Motor_Speed_PWMHW__CFG1 CYREG_TMR0_CFG1
#define Motor_Speed_PWMHW__CFG2 CYREG_TMR0_CFG2
#define Motor_Speed_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Motor_Speed_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Motor_Speed_PWMHW__PER0 CYREG_TMR0_PER0
#define Motor_Speed_PWMHW__PER1 CYREG_TMR0_PER1
#define Motor_Speed_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Motor_Speed_PWMHW__PM_ACT_MSK 0x01u
#define Motor_Speed_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Motor_Speed_PWMHW__PM_STBY_MSK 0x01u
#define Motor_Speed_PWMHW__RT0 CYREG_TMR0_RT0
#define Motor_Speed_PWMHW__RT1 CYREG_TMR0_RT1
#define Motor_Speed_PWMHW__SR0 CYREG_TMR0_SR0

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x05u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x20u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x20u

/* Left_Aileron */
#define Left_Aileron__0__INTTYPE CYREG_PICU15_INTTYPE1
#define Left_Aileron__0__MASK 0x02u
#define Left_Aileron__0__PC CYREG_IO_PC_PRT15_PC1
#define Left_Aileron__0__PORT 15u
#define Left_Aileron__0__SHIFT 1u
#define Left_Aileron__AG CYREG_PRT15_AG
#define Left_Aileron__AMUX CYREG_PRT15_AMUX
#define Left_Aileron__BIE CYREG_PRT15_BIE
#define Left_Aileron__BIT_MASK CYREG_PRT15_BIT_MASK
#define Left_Aileron__BYP CYREG_PRT15_BYP
#define Left_Aileron__CTL CYREG_PRT15_CTL
#define Left_Aileron__DM0 CYREG_PRT15_DM0
#define Left_Aileron__DM1 CYREG_PRT15_DM1
#define Left_Aileron__DM2 CYREG_PRT15_DM2
#define Left_Aileron__DR CYREG_PRT15_DR
#define Left_Aileron__INP_DIS CYREG_PRT15_INP_DIS
#define Left_Aileron__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Left_Aileron__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Left_Aileron__LCD_EN CYREG_PRT15_LCD_EN
#define Left_Aileron__MASK 0x02u
#define Left_Aileron__PORT 15u
#define Left_Aileron__PRT CYREG_PRT15_PRT
#define Left_Aileron__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Left_Aileron__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Left_Aileron__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Left_Aileron__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Left_Aileron__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Left_Aileron__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Left_Aileron__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Left_Aileron__PS CYREG_PRT15_PS
#define Left_Aileron__SHIFT 1u
#define Left_Aileron__SLW CYREG_PRT15_SLW

/* SPI_Altitude */
#define SPI_Altitude_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SPI_Altitude_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define SPI_Altitude_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define SPI_Altitude_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define SPI_Altitude_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define SPI_Altitude_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define SPI_Altitude_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define SPI_Altitude_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define SPI_Altitude_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define SPI_Altitude_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SPI_Altitude_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB12_CTL
#define SPI_Altitude_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define SPI_Altitude_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB12_CTL
#define SPI_Altitude_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define SPI_Altitude_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define SPI_Altitude_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define SPI_Altitude_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB12_MSK
#define SPI_Altitude_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SPI_Altitude_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define SPI_Altitude_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB12_MSK
#define SPI_Altitude_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define SPI_Altitude_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define SPI_Altitude_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SPI_Altitude_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define SPI_Altitude_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define SPI_Altitude_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB12_ST
#define SPI_Altitude_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define SPI_Altitude_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define SPI_Altitude_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_Altitude_BSPIM_RxStsReg__4__POS 4
#define SPI_Altitude_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_Altitude_BSPIM_RxStsReg__5__POS 5
#define SPI_Altitude_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_Altitude_BSPIM_RxStsReg__6__POS 6
#define SPI_Altitude_BSPIM_RxStsReg__MASK 0x70u
#define SPI_Altitude_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB10_MSK
#define SPI_Altitude_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define SPI_Altitude_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB10_ST
#define SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define SPI_Altitude_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define SPI_Altitude_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB14_A0
#define SPI_Altitude_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB14_A1
#define SPI_Altitude_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define SPI_Altitude_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB14_D0
#define SPI_Altitude_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB14_D1
#define SPI_Altitude_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define SPI_Altitude_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define SPI_Altitude_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB14_F0
#define SPI_Altitude_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB14_F1
#define SPI_Altitude_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_Altitude_BSPIM_TxStsReg__0__POS 0
#define SPI_Altitude_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_Altitude_BSPIM_TxStsReg__1__POS 1
#define SPI_Altitude_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPI_Altitude_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define SPI_Altitude_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_Altitude_BSPIM_TxStsReg__2__POS 2
#define SPI_Altitude_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_Altitude_BSPIM_TxStsReg__3__POS 3
#define SPI_Altitude_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_Altitude_BSPIM_TxStsReg__4__POS 4
#define SPI_Altitude_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_Altitude_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB13_MSK
#define SPI_Altitude_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPI_Altitude_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB13_ST
#define SPI_Altitude_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define SPI_Altitude_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define SPI_Altitude_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define SPI_Altitude_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPI_Altitude_IntClock__INDEX 0x02u
#define SPI_Altitude_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI_Altitude_IntClock__PM_ACT_MSK 0x04u
#define SPI_Altitude_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI_Altitude_IntClock__PM_STBY_MSK 0x04u
#define SPI_Altitude_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPI_Altitude_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPI_Altitude_RxInternalInterrupt__INTC_MASK 0x01u
#define SPI_Altitude_RxInternalInterrupt__INTC_NUMBER 0u
#define SPI_Altitude_RxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPI_Altitude_RxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define SPI_Altitude_RxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPI_Altitude_RxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define SPI_Altitude_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPI_Altitude_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPI_Altitude_TxInternalInterrupt__INTC_MASK 0x02u
#define SPI_Altitude_TxInternalInterrupt__INTC_NUMBER 1u
#define SPI_Altitude_TxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPI_Altitude_TxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define SPI_Altitude_TxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPI_Altitude_TxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Right_Aileron */
#define Right_Aileron__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Right_Aileron__0__MASK 0x01u
#define Right_Aileron__0__PC CYREG_PRT3_PC0
#define Right_Aileron__0__PORT 3u
#define Right_Aileron__0__SHIFT 0u
#define Right_Aileron__AG CYREG_PRT3_AG
#define Right_Aileron__AMUX CYREG_PRT3_AMUX
#define Right_Aileron__BIE CYREG_PRT3_BIE
#define Right_Aileron__BIT_MASK CYREG_PRT3_BIT_MASK
#define Right_Aileron__BYP CYREG_PRT3_BYP
#define Right_Aileron__CTL CYREG_PRT3_CTL
#define Right_Aileron__DM0 CYREG_PRT3_DM0
#define Right_Aileron__DM1 CYREG_PRT3_DM1
#define Right_Aileron__DM2 CYREG_PRT3_DM2
#define Right_Aileron__DR CYREG_PRT3_DR
#define Right_Aileron__INP_DIS CYREG_PRT3_INP_DIS
#define Right_Aileron__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Right_Aileron__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Right_Aileron__LCD_EN CYREG_PRT3_LCD_EN
#define Right_Aileron__MASK 0x01u
#define Right_Aileron__PORT 3u
#define Right_Aileron__PRT CYREG_PRT3_PRT
#define Right_Aileron__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Right_Aileron__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Right_Aileron__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Right_Aileron__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Right_Aileron__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Right_Aileron__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Right_Aileron__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Right_Aileron__PS CYREG_PRT3_PS
#define Right_Aileron__SHIFT 0u
#define Right_Aileron__SLW CYREG_PRT3_SLW

/* Clock_UART_GPS */
#define Clock_UART_GPS__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_UART_GPS__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_UART_GPS__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_UART_GPS__CFG2_SRC_SEL_MASK 0x07u
#define Clock_UART_GPS__INDEX 0x00u
#define Clock_UART_GPS__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_UART_GPS__PM_ACT_MSK 0x01u
#define Clock_UART_GPS__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_UART_GPS__PM_STBY_MSK 0x01u

/* I2C_Orientation */
#define I2C_Orientation_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_Orientation_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_Orientation_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_Orientation_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_Orientation_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_Orientation_I2C_FF__D CYREG_I2C_D
#define I2C_Orientation_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_Orientation_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_Orientation_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_Orientation_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_Orientation_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_Orientation_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_Orientation_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_Orientation_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_Orientation_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_Orientation_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_Orientation_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_Orientation_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_Orientation_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_Orientation_I2C_IRQ__INTC_NUMBER 15u
#define I2C_Orientation_I2C_IRQ__INTC_PRIOR_NUM 4u
#define I2C_Orientation_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_Orientation_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_Orientation_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Left_Stabilizer */
#define Left_Stabilizer__0__INTTYPE CYREG_PICU15_INTTYPE2
#define Left_Stabilizer__0__MASK 0x04u
#define Left_Stabilizer__0__PC CYREG_IO_PC_PRT15_PC2
#define Left_Stabilizer__0__PORT 15u
#define Left_Stabilizer__0__SHIFT 2u
#define Left_Stabilizer__AG CYREG_PRT15_AG
#define Left_Stabilizer__AMUX CYREG_PRT15_AMUX
#define Left_Stabilizer__BIE CYREG_PRT15_BIE
#define Left_Stabilizer__BIT_MASK CYREG_PRT15_BIT_MASK
#define Left_Stabilizer__BYP CYREG_PRT15_BYP
#define Left_Stabilizer__CTL CYREG_PRT15_CTL
#define Left_Stabilizer__DM0 CYREG_PRT15_DM0
#define Left_Stabilizer__DM1 CYREG_PRT15_DM1
#define Left_Stabilizer__DM2 CYREG_PRT15_DM2
#define Left_Stabilizer__DR CYREG_PRT15_DR
#define Left_Stabilizer__INP_DIS CYREG_PRT15_INP_DIS
#define Left_Stabilizer__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Left_Stabilizer__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Left_Stabilizer__LCD_EN CYREG_PRT15_LCD_EN
#define Left_Stabilizer__MASK 0x04u
#define Left_Stabilizer__PORT 15u
#define Left_Stabilizer__PRT CYREG_PRT15_PRT
#define Left_Stabilizer__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Left_Stabilizer__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Left_Stabilizer__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Left_Stabilizer__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Left_Stabilizer__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Left_Stabilizer__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Left_Stabilizer__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Left_Stabilizer__PS CYREG_PRT15_PS
#define Left_Stabilizer__SHIFT 2u
#define Left_Stabilizer__SLW CYREG_PRT15_SLW

/* Counter_Duration */
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__A0_REG CYREG_B0_UDB03_A0
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__A1_REG CYREG_B0_UDB03_A1
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__D0_REG CYREG_B0_UDB03_D0
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__D1_REG CYREG_B0_UDB03_D1
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__F0_REG CYREG_B0_UDB03_F0
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__F1_REG CYREG_B0_UDB03_F1
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_Duration_CounterUDB_sC24_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Counter_Duration_CounterUDB_sC24_counterdp_u1__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Counter_Duration_CounterUDB_sC24_counterdp_u1__A0_REG CYREG_B0_UDB04_A0
#define Counter_Duration_CounterUDB_sC24_counterdp_u1__A1_REG CYREG_B0_UDB04_A1
#define Counter_Duration_CounterUDB_sC24_counterdp_u1__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Counter_Duration_CounterUDB_sC24_counterdp_u1__D0_REG CYREG_B0_UDB04_D0
#define Counter_Duration_CounterUDB_sC24_counterdp_u1__D1_REG CYREG_B0_UDB04_D1
#define Counter_Duration_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Counter_Duration_CounterUDB_sC24_counterdp_u1__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Counter_Duration_CounterUDB_sC24_counterdp_u1__F0_REG CYREG_B0_UDB04_F0
#define Counter_Duration_CounterUDB_sC24_counterdp_u1__F1_REG CYREG_B0_UDB04_F1
#define Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Counter_Duration_CounterUDB_sC24_counterdp_u2__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Counter_Duration_CounterUDB_sC24_counterdp_u2__A0_REG CYREG_B0_UDB05_A0
#define Counter_Duration_CounterUDB_sC24_counterdp_u2__A1_REG CYREG_B0_UDB05_A1
#define Counter_Duration_CounterUDB_sC24_counterdp_u2__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Counter_Duration_CounterUDB_sC24_counterdp_u2__D0_REG CYREG_B0_UDB05_D0
#define Counter_Duration_CounterUDB_sC24_counterdp_u2__D1_REG CYREG_B0_UDB05_D1
#define Counter_Duration_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Counter_Duration_CounterUDB_sC24_counterdp_u2__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Counter_Duration_CounterUDB_sC24_counterdp_u2__F0_REG CYREG_B0_UDB05_F0
#define Counter_Duration_CounterUDB_sC24_counterdp_u2__F1_REG CYREG_B0_UDB05_F1
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define Counter_Duration_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter_Duration_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter_Duration_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter_Duration_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter_Duration_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Counter_Duration_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define Counter_Duration_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Counter_Duration_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Counter_Duration_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter_Duration_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter_Duration_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter_Duration_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter_Duration_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Counter_Duration_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define Counter_Duration_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Counter_Duration_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB05_ST

/* Right_Stabilizer */
#define Right_Stabilizer__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Right_Stabilizer__0__MASK 0x02u
#define Right_Stabilizer__0__PC CYREG_PRT3_PC1
#define Right_Stabilizer__0__PORT 3u
#define Right_Stabilizer__0__SHIFT 1u
#define Right_Stabilizer__AG CYREG_PRT3_AG
#define Right_Stabilizer__AMUX CYREG_PRT3_AMUX
#define Right_Stabilizer__BIE CYREG_PRT3_BIE
#define Right_Stabilizer__BIT_MASK CYREG_PRT3_BIT_MASK
#define Right_Stabilizer__BYP CYREG_PRT3_BYP
#define Right_Stabilizer__CTL CYREG_PRT3_CTL
#define Right_Stabilizer__DM0 CYREG_PRT3_DM0
#define Right_Stabilizer__DM1 CYREG_PRT3_DM1
#define Right_Stabilizer__DM2 CYREG_PRT3_DM2
#define Right_Stabilizer__DR CYREG_PRT3_DR
#define Right_Stabilizer__INP_DIS CYREG_PRT3_INP_DIS
#define Right_Stabilizer__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Right_Stabilizer__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Right_Stabilizer__LCD_EN CYREG_PRT3_LCD_EN
#define Right_Stabilizer__MASK 0x02u
#define Right_Stabilizer__PORT 3u
#define Right_Stabilizer__PRT CYREG_PRT3_PRT
#define Right_Stabilizer__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Right_Stabilizer__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Right_Stabilizer__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Right_Stabilizer__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Right_Stabilizer__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Right_Stabilizer__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Right_Stabilizer__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Right_Stabilizer__PS CYREG_PRT3_PS
#define Right_Stabilizer__SHIFT 1u
#define Right_Stabilizer__SLW CYREG_PRT3_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "ServoControl"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000800Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
