{
    "hands_on_practices": [
        {
            "introduction": "To accurately predict delay, we must move beyond viewing a transistor as a perfect switch and develop a more nuanced model for its effective resistance. This first practice guides you through deriving a composite driver resistance from fundamental MOSFET physics, incorporating not only the channel's behavior but also critical parasitic resistances from contacts and source/drain extensions. By connecting device-level properties directly to the circuit's propagation delay, you will build a more precise foundation for timing analysis .",
            "id": "4292485",
            "problem": "Consider a single-stage Complementary Metal-Oxide-Semiconductor (CMOS) inverter driving a lumped capacitive load. Focus on the high-to-low output transition initiated by the conduction of the n-channel Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET). The driver exhibits non-ideal series resistances at the contacts and within the source/drain extensions, in addition to the channel conduction. Starting from first principles (Ohm’s law, Kirchhoff’s current law, and the charge-sheet strong inversion model for MOSFET drain current in the linear region), derive a composite driver resistance model that explicitly includes the contact resistance, source/drain extension resistance, and the channel’s small-signal resistance at the mid-swing operating point. Then, use this composite resistance to determine the propagation delay to the half-swing level.\n\nAssume the following parameters are known and fixed during the transition:\n- Supply voltage $V_{\\mathrm{DD}} = 0.8\\,\\mathrm{V}$.\n- n-channel threshold voltage $V_{\\mathrm{T},n} = 0.35\\,\\mathrm{V}$.\n- n-channel width $W = 1.0\\,\\mu\\mathrm{m}$ and length $L = 30\\,\\mathrm{nm}$.\n- Electron mobility $\\mu_{n} = 0.05\\,\\mathrm{m}^{2}\\,\\mathrm{V}^{-1}\\,\\mathrm{s}^{-1}$.\n- Gate-oxide capacitance per unit area $C_{\\mathrm{ox}} = 0.03\\,\\mathrm{F}\\,\\mathrm{m}^{-2}$.\n- Load capacitance $C_{L} = 100\\,\\mathrm{fF}$.\n- Drain contact resistance $R_{c,d} = 20\\,\\Omega$, source contact resistance $R_{c,s} = 20\\,\\Omega$.\n- Drain extension resistance $R_{\\mathrm{ext},d} = 40\\,\\Omega$, source extension resistance $R_{\\mathrm{ext},s} = 40\\,\\Omega$.\n\nModel the channel current in strong inversion and linear region using the drift-dominant sheet-charge relation for the MOSFET,\n$$\nI_{d} = \\mu_{n} C_{\\mathrm{ox}} \\frac{W}{L} \\left[\\left(V_{\\mathrm{GS}} - V_{\\mathrm{T},n}\\right) V_{\\mathrm{DS}} - \\frac{1}{2} V_{\\mathrm{DS}}^{2}\\right],\n$$\nvalid when $V_{\\mathrm{DS}}  V_{\\mathrm{GS}} - V_{\\mathrm{T},n}$, and take the gate drive as $V_{\\mathrm{GS}} = V_{\\mathrm{DD}}$ during the transition. Linearize the channel around the mid-swing node voltage $V_{\\mathrm{out}} = V_{\\mathrm{DD}}/2$ to obtain an effective small-signal channel resistance. Construct the composite driver resistance as the sum of the contact resistances, source/drain extension resistances, and the channel small-signal resistance at $V_{\\mathrm{out}} = V_{\\mathrm{DD}}/2$. Using this composite resistance, treat the discharge of $C_{L}$ from $V_{\\mathrm{DD}}$ toward $0$ as a first-order resistive-capacitive trajectory and compute the time required for the output to reach $V_{\\mathrm{DD}}/2$.\n\nExpress the final propagation delay in $\\mathrm{s}$, and round your answer to $3$ significant figures.",
            "solution": "The problem is first validated against the specified criteria.\n\n**Step 1: Extract Givens**\n-   Supply voltage: $V_{\\mathrm{DD}} = 0.8\\,\\mathrm{V}$\n-   n-channel threshold voltage: $V_{\\mathrm{T},n} = 0.35\\,\\mathrm{V}$\n-   n-channel width: $W = 1.0\\,\\mu\\mathrm{m}$\n-   n-channel length: $L = 30\\,\\mathrm{nm}$\n-   Electron mobility: $\\mu_{n} = 0.05\\,\\mathrm{m}^{2}\\,\\mathrm{V}^{-1}\\,\\mathrm{s}^{-1}$\n-   Gate-oxide capacitance per unit area: $C_{\\mathrm{ox}} = 0.03\\,\\mathrm{F}\\,\\mathrm{m}^{-2}$\n-   Load capacitance: $C_{L} = 100\\,\\mathrm{fF}$\n-   Drain contact resistance: $R_{c,d} = 20\\,\\Omega$\n-   Source contact resistance: $R_{c,s} = 20\\,\\Omega$\n-   Drain extension resistance: $R_{\\mathrm{ext},d} = 40\\,\\Omega$\n-   Source extension resistance: $R_{\\mathrm{ext},s} = 40\\,\\Omega$\n-   MOSFET drain current model (linear region): $I_{d} = \\mu_{n} C_{\\mathrm{ox}} \\frac{W}{L} \\left[\\left(V_{\\mathrm{GS}} - V_{\\mathrm{T},n}\\right) V_{\\mathrm{DS}} - \\frac{1}{2} V_{\\mathrm{DS}}^{2}\\right]$\n-   Condition for linear region: $V_{\\mathrm{DS}}  V_{\\mathrm{GS}} - V_{\\mathrm{T},n}$\n-   Gate drive during high-to-low transition: $V_{\\mathrm{GS}} = V_{\\mathrm{DD}}$\n-   Target operating point for linearization: $V_{\\mathrm{out}} = V_{\\mathrm{DD}}/2$\n\n**Step 2: Validate Using Extracted Givens**\nThe problem is deemed valid.\n-   **Scientifically Grounded**: The problem utilizes standard, well-established models from solid-state electronics and circuit theory, namely the charge-sheet model for a MOSFET in the linear region and a first-order RC model for propagation delay. The given physical parameters are plausible for a modern nanoscale technology node.\n-   **Well-Posed**: The problem is clearly stated, with all necessary parameters provided to calculate a unique numerical value for the propagation delay. The methodology (linearization at mid-swing, composite resistance) is explicitly defined.\n-   **Objective**: The problem is presented using precise, objective technical language, free from ambiguity or subjective claims.\n-   **Completeness**: All required data for calculation are present.\n-   **Consistency**: There are no contradictions in the provided data or requirements. The MOSFET operating region is consistent with the specified voltages.\n\n**Step 3: Verdict and Action**\nThe problem is valid. A complete solution will be provided.\n\n**Solution Derivation**\n\nThe primary task is to compute the high-to-low propagation delay, $t_{pHL}$, which is the time for the output voltage $V_{\\mathrm{out}}$ to fall from $V_{\\mathrm{DD}}$ to the mid-swing point, $V_{\\mathrm{DD}}/2$. This is modeled as the discharge of the load capacitor $C_{L}$ through a composite driver resistance, $R_{\\mathrm{eq}}$.\n\nFirst, we construct the composite resistance model. During the high-to-low transition, the n-channel MOSFET is on, and the p-channel MOSFET is off. The discharge path for the load capacitor $C_L$ is from the output node, through the n-channel MOSFET, to ground. The total resistance in this path, $R_{\\mathrm{eq}}$, is the series combination of the drain contact resistance ($R_{c,d}$), drain extension resistance ($R_{\\mathrm{ext},d}$), the effective channel resistance ($R_{\\mathrm{ch}}$), source extension resistance ($R_{\\mathrm{ext},s}$), and source contact resistance ($R_{c,s}$).\n$$\nR_{\\mathrm{eq}} = R_{c,d} + R_{\\mathrm{ext},d} + R_{\\mathrm{ch}} + R_{\\mathrm{ext},s} + R_{c,s}\n$$\nThe problem specifies that the channel resistance $R_{\\mathrm{ch}}$ should be derived by linearizing the MOSFET I-V characteristic at the mid-swing output voltage, $V_{\\mathrm{out}} = V_{\\mathrm{DD}}/2$. In this configuration, the output voltage is the n-channel's drain-to-source voltage, $V_{\\mathrm{DS}} = V_{\\mathrm{out}}$. The small-signal channel resistance is the inverse of the output conductance $g_d$:\n$$\nR_{\\mathrm{ch}} = \\left(g_d\\right)^{-1} = \\left( \\frac{\\partial I_d}{\\partial V_{\\mathrm{DS}}} \\right)^{-1} \\Bigg|_{V_{\\mathrm{DS}}=\\frac{V_{\\mathrm{DD}}}{2}}\n$$\nThe provided drain current equation for the linear region is:\n$$\nI_{d} = \\mu_{n} C_{\\mathrm{ox}} \\frac{W}{L} \\left[\\left(V_{\\mathrm{GS}} - V_{\\mathrm{T},n}\\right) V_{\\mathrm{DS}} - \\frac{1}{2} V_{\\mathrm{DS}}^{2}\\right]\n$$\nLet's define the process transconductance parameter $\\beta_n = \\mu_n C_{\\mathrm{ox}} \\frac{W}{L}$. The equation simplifies to:\n$$\nI_{d} = \\beta_n \\left[\\left(V_{\\mathrm{GS}} - V_{\\mathrm{T},n}\\right) V_{\\mathrm{DS}} - \\frac{1}{2} V_{\\mathrm{DS}}^{2}\\right]\n$$\nThe output conductance $g_d$ is the partial derivative of $I_d$ with respect to $V_{\\mathrm{DS}}$:\n$$\ng_d = \\frac{\\partial I_d}{\\partial V_{\\mathrm{DS}}} = \\beta_n \\left(V_{\\mathrm{GS}} - V_{\\mathrm{T},n} - V_{\\mathrm{DS}}\\right)\n$$\nDuring the transition, the gate is driven high, so $V_{\\mathrm{GS}} = V_{\\mathrm{DD}}$. We evaluate $g_d$ at the mid-swing point, $V_{\\mathrm{DS}} = V_{\\mathrm{DD}}/2$. First, we must verify that the transistor is indeed in the linear region at this point, i.e., $V_{\\mathrm{DS}}  V_{\\mathrm{GS}} - V_{\\mathrm{T},n}$.\nGiven $V_{\\mathrm{DD}} = 0.8\\,\\mathrm{V}$ and $V_{\\mathrm{T},n} = 0.35\\,\\mathrm{V}$:\n-   $V_{\\mathrm{DS}} = V_{\\mathrm{DD}}/2 = 0.8\\,\\mathrm{V} / 2 = 0.4\\,\\mathrm{V}$.\n-   $V_{\\mathrm{GS}} - V_{\\mathrm{T},n} = V_{\\mathrm{DD}} - V_{\\mathrm{T},n} = 0.8\\,\\mathrm{V} - 0.35\\,\\mathrm{V} = 0.45\\,\\mathrm{V}$.\nSince $0.4\\,\\mathrm{V}  0.45\\,\\mathrm{V}$, the linear region assumption is valid.\n\nWe now evaluate the conductance at this operating point:\n$$\ng_d\\Big|_{V_{\\mathrm{DS}}=\\frac{V_{\\mathrm{DD}}}{2}} = \\beta_n \\left(V_{\\mathrm{DD}} - V_{\\mathrm{T},n} - \\frac{V_{\\mathrm{DD}}}{2}\\right) = \\beta_n \\left(\\frac{V_{\\mathrm{DD}}}{2} - V_{\\mathrm{T},n}\\right)\n$$\nThe effective channel resistance is then:\n$$\nR_{\\mathrm{ch}} = \\frac{1}{\\beta_n \\left(\\frac{V_{\\mathrm{DD}}}{2} - V_{\\mathrm{T},n}\\right)}\n$$\nNext, we calculate the numerical value of $\\beta_n$:\n$$\n\\beta_n = \\mu_n C_{\\mathrm{ox}} \\frac{W}{L} = (0.05\\,\\mathrm{m}^{2}\\,\\mathrm{V}^{-1}\\,\\mathrm{s}^{-1})(0.03\\,\\mathrm{F}\\,\\mathrm{m}^{-2}) \\frac{1.0 \\times 10^{-6}\\,\\mathrm{m}}{30 \\times 10^{-9}\\,\\mathrm{m}}\n$$\n$$\n\\beta_n = (0.0015\\,\\mathrm{F}\\,\\mathrm{V}^{-1}\\,\\mathrm{s}^{-1}) \\left(\\frac{100}{3}\\right) = 0.05\\,\\mathrm{A}\\,\\mathrm{V}^{-2}\n$$\nNow, we calculate $R_{\\mathrm{ch}}$:\n$$\nR_{\\mathrm{ch}} = \\frac{1}{(0.05\\,\\mathrm{A}\\,\\mathrm{V}^{-2}) \\left(\\frac{0.8\\,\\mathrm{V}}{2} - 0.35\\,\\mathrm{V}\\right)} = \\frac{1}{0.05 \\times (0.4 - 0.35)} = \\frac{1}{0.05 \\times 0.05} = \\frac{1}{0.0025} = 400\\,\\Omega\n$$\nWith $R_{\\mathrm{ch}}$ computed, we can find the total equivalent resistance $R_{\\mathrm{eq}}$:\n$$\nR_{\\mathrm{eq}} = R_{c,d} + R_{\\mathrm{ext},d} + R_{\\mathrm{ch}} + R_{\\mathrm{ext},s} + R_{c,s} = 20\\,\\Omega + 40\\,\\Omega + 400\\,\\Omega + 40\\,\\Omega + 20\\,\\Omega = 520\\,\\Omega\n$$\nThe discharge of the capacitor $C_L$ through the resistance $R_{\\mathrm{eq}}$ is described by the first-order differential equation for an RC circuit. The output voltage as a function of time $t$ is:\n$$\nV_{\\mathrm{out}}(t) = V_{\\mathrm{out}}(0) \\exp\\left(-\\frac{t}{R_{\\mathrm{eq}}C_L}\\right)\n$$\nThe initial voltage is $V_{\\mathrm{out}}(0) = V_{\\mathrm{DD}}$. We want to find the time $t_{pHL}$ such that $V_{\\mathrm{out}}(t_{pHL}) = V_{\\mathrm{DD}}/2$.\n$$\n\\frac{V_{\\mathrm{DD}}}{2} = V_{\\mathrm{DD}} \\exp\\left(-\\frac{t_{pHL}}{R_{\\mathrm{eq}}C_L}\\right)\n$$\n$$\n\\frac{1}{2} = \\exp\\left(-\\frac{t_{pHL}}{R_{\\mathrm{eq}}C_L}\\right)\n$$\nTaking the natural logarithm of both sides:\n$$\n\\ln\\left(\\frac{1}{2}\\right) = -\\ln(2) = -\\frac{t_{pHL}}{R_{\\mathrm{eq}}C_L}\n$$\nSolving for $t_{pHL}$:\n$$\nt_{pHL} = R_{\\mathrm{eq}} C_L \\ln(2)\n$$\nUsing the numerical values for $R_{\\mathrm{eq}}$ and $C_L$:\n$$\nR_{\\mathrm{eq}} = 520\\,\\Omega\n$$\n$$\nC_L = 100\\,\\mathrm{fF} = 100 \\times 10^{-15}\\,\\mathrm{F} = 1.0 \\times 10^{-13}\\,\\mathrm{F}\n$$\nThe propagation delay is:\n$$\nt_{pHL} = (520\\,\\Omega) \\times (1.0 \\times 10^{-13}\\,\\mathrm{F}) \\times \\ln(2) = 5.2 \\times 10^{-11} \\times \\ln(2)\\,\\mathrm{s}\n$$\nUsing the value $\\ln(2) \\approx 0.693147$:\n$$\nt_{pHL} \\approx 5.2 \\times 10^{-11} \\times 0.693147\\,\\mathrm{s} \\approx 3.60436 \\times 10^{-11}\\,\\mathrm{s}\n$$\nRounding the result to $3$ significant figures as requested:\n$$\nt_{pHL} \\approx 3.60 \\times 10^{-11}\\,\\mathrm{s}\n$$",
            "answer": "$$\\boxed{3.60 \\times 10^{-11}}$$"
        },
        {
            "introduction": "Following our detailed analysis of the 'R' in RC delay, we now focus on the 'C'. The total capacitance a gate must drive is a composite of wire capacitance, the subsequent gate's input capacitance, and significant parasitic contributions from the driver's own physical layout. This exercise explores how to calculate this parasitic junction capacitance from its area and perimeter components and quantifies how a change in layout directly impacts the overall propagation delay, reinforcing the crucial link between physical design and circuit performance .",
            "id": "4292558",
            "problem": "A digital inverter implemented in Complementary Metal-Oxide-Semiconductor (CMOS) technology drives a single downstream gate through a short on-chip interconnect. Model the output transition from low to high as being driven by the conducting p-channel transistor with a constant on-resistance. The driver is modeled as a linear resistor charging a lumped capacitance at the output node. The output node capacitance comprises three contributions: interconnect capacitance, receiver gate capacitance, and the junction (diffusion) capacitance of the drains connected to the output node. The junction capacitance has two components: a bottom-plate (area) component and a sidewall (perimeter) component, each characterized by technology-specific densities. Treat the junctions as reverse-biased so their capacitances are voltage-independent over the relevant swing for this calculation.\n\nAssume the following parameters for a bulk CMOS process:\n- p-channel on-resistance during the rising transition: $R_{\\mathrm{on},p} = 2.0 \\,\\mathrm{k}\\Omega$.\n- Interconnect capacitance: $C_{\\mathrm{wire}} = 18 \\,\\mathrm{fF}$.\n- Receiver input gate capacitance: $C_{\\mathrm{gate}} = 12 \\,\\mathrm{fF}$.\n- n-channel drain (to p-type substrate) junction densities: bottom-plate $C_{jA,n} = 2.0 \\,\\mathrm{fF}/\\mu\\mathrm{m}^{2}$, sidewall $C_{jSW,n} = 0.40 \\,\\mathrm{fF}/\\mu\\mathrm{m}$.\n- p-channel drain (to n-well) junction densities: bottom-plate $C_{jA,p} = 1.6 \\,\\mathrm{fF}/\\mu\\mathrm{m}^{2}$, sidewall $C_{jSW,p} = 0.35 \\,\\mathrm{fF}/\\mu\\mathrm{m}$.\n- Initial n-channel drain geometry connected to the output: area $A_{n} = 0.045 \\,\\mu\\mathrm{m}^{2}$, perimeter $P_{n} = 1.10 \\,\\mu\\mathrm{m}$.\n- Initial p-channel drain geometry connected to the output: area $A_{p} = 0.060 \\,\\mu\\mathrm{m}^{2}$, perimeter $P_{p} = 1.40 \\,\\mu\\mathrm{m}$.\n\nA layout change increases both drains’ diffusion regions. The areas increase by a factor of $1.5$ and the perimeters increase by a factor of $1.2$.\n\nStarting from Kirchhoff’s laws and the capacitor constitutive relation, treat the output node as a first-order lumped Resistive-Capacitive (RC) network driven by a unit step at its input. Define the propagation delay $t_{pd}$ as the time for the output voltage to reach one-half of the final value during the rising transition. Compute the change in $t_{pd}$ caused solely by the junction geometry change described above. Express your final answer in picoseconds and round your result to four significant figures. Provide only the numerical value as your final answer.",
            "solution": "The problem asks for the change in propagation delay of a CMOS inverter driving a load, which is modeled as a first-order lumped Resistive-Capacitive (RC) network. The rising output transition is driven by the p-channel transistor, modeled as a constant on-resistance $R_{\\mathrm{on},p}$. The load is a total capacitance $C_L$. We begin by deriving the expression for propagation delay from first principles as requested.\n\nLet the output node voltage be $V_{\\mathrm{out}}(t)$. The circuit is being charged from an initial voltage of $V_{\\mathrm{out}}(0) = 0$ towards a final voltage of the supply, $V_{DD}$, through the resistor $R = R_{\\mathrm{on},p}$. Applying Kirchhoff's Voltage Law to the RC circuit gives:\n$$V_{R}(t) + V_{\\mathrm{out}}(t) = V_{DD}$$\nwhere $V_{R}(t)$ is the voltage across the resistor. Using Ohm's law, $V_{R}(t) = I(t)R$. The current $I(t)$ is also the current charging the capacitor, given by the constitutive relation $I(t) = C_L \\frac{dV_{\\mathrm{out}}(t)}{dt}$. Substituting these into the KVL equation, we obtain the first-order linear ordinary differential equation for the output voltage:\n$$R C_L \\frac{dV_{\\mathrm{out}}(t)}{dt} + V_{\\mathrm{out}}(t) = V_{DD}$$\nLet the time constant of the network be $\\tau = R C_L$. The equation becomes:\n$$\\tau \\frac{dV_{\\mathrm{out}}(t)}{dt} + V_{\\mathrm{out}}(t) = V_{DD}$$\nThe solution to this differential equation with the initial condition $V_{\\mathrm{out}}(0) = 0$ is:\n$$V_{\\mathrm{out}}(t) = V_{DD}(1 - \\exp(-t/\\tau))$$\nThe propagation delay, $t_{pd}$, is defined as the time for the output to reach one-half of its final value, i.e., $V_{\\mathrm{out}}(t_{pd}) = \\frac{1}{2} V_{DD}$. We substitute this into the voltage equation to solve for $t_{pd}$:\n$$\\frac{1}{2} V_{DD} = V_{DD}(1 - \\exp(-t_{pd}/\\tau))$$\n$$\\frac{1}{2} = 1 - \\exp(-t_{pd}/\\tau)$$\n$$\\exp(-t_{pd}/\\tau) = \\frac{1}{2}$$\nTaking the natural logarithm of both sides:\n$$- \\frac{t_{pd}}{\\tau} = \\ln\\left(\\frac{1}{2}\\right) = -\\ln(2)$$\n$$t_{pd} = \\tau \\ln(2) = R C_L \\ln(2)$$\nFor the specified rising transition, the resistance is $R = R_{\\mathrm{on},p}$. Thus, $t_{pd} = R_{\\mathrm{on},p} C_L \\ln(2)$.\n\nThe problem asks for the change in propagation delay, $\\Delta t_{pd}$, due to a change in the load capacitance, $\\Delta C_L$. The resistance $R_{\\mathrm{on},p}$ is constant. The change in delay is:\n$$\\Delta t_{pd} = t_{pd,\\text{final}} - t_{pd,\\text{initial}} = R_{\\mathrm{on},p} C_{L,\\text{final}} \\ln(2) - R_{\\mathrm{on},p} C_{L,\\text{initial}} \\ln(2)$$\n$$\\Delta t_{pd} = R_{\\mathrm{on},p} \\ln(2) (C_{L,\\text{final}} - C_{L,\\text{initial}}) = R_{\\mathrm{on},p} \\ln(2) \\Delta C_L$$\nThe total load capacitance $C_L$ is the sum of the interconnect capacitance $C_{\\mathrm{wire}}$, the receiver gate capacitance $C_{\\mathrm{gate}}$, and the total drain junction capacitance $C_j$:\n$$C_L = C_{\\mathrm{wire}} + C_{\\mathrm{gate}} + C_j$$\nThe junction capacitance $C_j$ is the sum of the n-channel and p-channel drain capacitances, $C_j = C_{j,n} + C_{j,p}$. Each of these has an area component and a sidewall component: $C_{j,i} = C_{jA,i} A_i + C_{jSW,i} P_i$.\nSince $C_{\\mathrm{wire}}$ and $C_{\\mathrm{gate}}$ are constant, the change in total capacitance is solely due to the change in junction capacitance: $\\Delta C_L = \\Delta C_j = C_{j,\\text{final}} - C_{j,\\text{initial}}$.\n\nFirst, we calculate the initial junction capacitance, $C_{j,\\text{initial}}$.\nThe initial n-channel drain capacitance is:\n$$C_{j,n}^{\\text{initial}} = C_{jA,n} A_{n} + C_{jSW,n} P_{n} = (2.0 \\,\\mathrm{fF}/\\mu\\mathrm{m}^{2})(0.045 \\,\\mu\\mathrm{m}^{2}) + (0.40 \\,\\mathrm{fF}/\\mu\\mathrm{m})(1.10 \\,\\mu\\mathrm{m})$$\n$$C_{j,n}^{\\text{initial}} = 0.090 \\,\\mathrm{fF} + 0.440 \\,\\mathrm{fF} = 0.530 \\,\\mathrm{fF}$$\nThe initial p-channel drain capacitance is:\n$$C_{j,p}^{\\text{initial}} = C_{jA,p} A_{p} + C_{jSW,p} P_{p} = (1.6 \\,\\mathrm{fF}/\\mu\\mathrm{m}^{2})(0.060 \\,\\mu\\mathrm{m}^{2}) + (0.35 \\,\\mathrm{fF}/\\mu\\mathrm{m})(1.40 \\,\\mu\\mathrm{m})$$\n$$C_{j,p}^{\\text{initial}} = 0.096 \\,\\mathrm{fF} + 0.490 \\,\\mathrm{fF} = 0.586 \\,\\mathrm{fF}$$\nThe total initial junction capacitance is:\n$$C_{j}^{\\text{initial}} = C_{j,n}^{\\text{initial}} + C_{j,p}^{\\text{initial}} = 0.530 \\,\\mathrm{fF} + 0.586 \\,\\mathrm{fF} = 1.116 \\,\\mathrm{fF}$$\nNext, we calculate the final junction capacitance, $C_{j,\\text{final}}$, after the layout change.\nThe final areas are $A'_{\\cdot} = 1.5 A_{\\cdot}$ and final perimeters are $P'_{\\cdot} = 1.2 P_{\\cdot}$.\nFinal n-channel drain geometry: $A_{n,\\text{final}} = 1.5 \\times 0.045 \\,\\mu\\mathrm{m}^{2} = 0.0675 \\,\\mu\\mathrm{m}^{2}$, $P_{n,\\text{final}} = 1.2 \\times 1.10 \\,\\mu\\mathrm{m} = 1.32 \\,\\mu\\mathrm{m}$.\nFinal p-channel drain geometry: $A_{p,\\text{final}} = 1.5 \\times 0.060 \\,\\mu\\mathrm{m}^{2} = 0.090 \\,\\mu\\mathrm{m}^{2}$, $P_{p,\\text{final}} = 1.2 \\times 1.40 \\,\\mu\\mathrm{m} = 1.68 \\,\\mu\\mathrm{m}$.\n\nThe final n-channel drain capacitance is:\n$$C_{j,n}^{\\text{final}} = (2.0 \\,\\mathrm{fF}/\\mu\\mathrm{m}^{2})(0.0675 \\,\\mu\\mathrm{m}^{2}) + (0.40 \\,\\mathrm{fF}/\\mu\\mathrm{m})(1.32 \\,\\mu\\mathrm{m})$$\n$$C_{j,n}^{\\text{final}} = 0.135 \\,\\mathrm{fF} + 0.528 \\,\\mathrm{fF} = 0.663 \\,\\mathrm{fF}$$\nThe final p-channel drain capacitance is:\n$$C_{j,p}^{\\text{final}} = (1.6 \\,\\mathrm{fF}/\\mu\\mathrm{m}^{2})(0.090 \\,\\mu\\mathrm{m}^{2}) + (0.35 \\,\\mathrm{fF}/\\mu\\mathrm{m})(1.68 \\,\\mu\\mathrm{m})$$\n$$C_{j,p}^{\\text{final}} = 0.144 \\,\\mathrm{fF} + 0.588 \\,\\mathrm{fF} = 0.732 \\,\\mathrm{fF}$$\nThe total final junction capacitance is:\n$$C_{j}^{\\text{final}} = C_{j,n}^{\\text{final}} + C_{j,p}^{\\text{final}} = 0.663 \\,\\mathrm{fF} + 0.732 \\,\\mathrm{fF} = 1.395 \\,\\mathrm{fF}$$\nThe change in total load capacitance is:\n$$\\Delta C_L = \\Delta C_j = C_{j}^{\\text{final}} - C_{j}^{\\text{initial}} = 1.395 \\,\\mathrm{fF} - 1.116 \\,\\mathrm{fF} = 0.279 \\,\\mathrm{fF}$$\nNow we can compute the change in propagation delay. We are given $R_{\\mathrm{on},p} = 2.0 \\,\\mathrm{k}\\Omega = 2.0 \\times 10^{3} \\,\\Omega$.\n$$\\Delta t_{pd} = R_{\\mathrm{on},p} \\ln(2) \\Delta C_L = (2.0 \\times 10^{3} \\,\\Omega) \\times \\ln(2) \\times (0.279 \\times 10^{-15} \\,\\mathrm{F})$$\n$$\\Delta t_{pd} = (2.0 \\times 0.279) \\times \\ln(2) \\times 10^{-12} \\,\\mathrm{s}$$\nSince $1 \\,\\mathrm{ps} = 10^{-12} \\,\\mathrm{s}$:\n$$\\Delta t_{pd} = 0.558 \\times \\ln(2) \\,\\mathrm{ps}$$\n$$\\Delta t_{pd} \\approx 0.558 \\times 0.693147 \\,\\mathrm{ps} \\approx 0.386776 \\,\\mathrm{ps}$$\nRounding the result to four significant figures gives:\n$$\\Delta t_{pd} \\approx 0.3868 \\,\\mathrm{ps}$$",
            "answer": "$$\\boxed{0.3868}$$"
        },
        {
            "introduction": "Having established models for driver resistance and load capacitance, we can now analyze a more complete signal path that includes the interconnect wire. This practice utilizes the Elmore delay model to handle the distributed nature of the wire's resistance and capacitance, along with Miller-approximated crosstalk. You will then apply sensitivity analysis—a powerful engineering technique—to determine which parasitic component has the greatest impact on total delay, learning how to identify performance bottlenecks in a complex path .",
            "id": "4292502",
            "problem": "A Complementary Metal-Oxide-Semiconductor (CMOS) signal path in an Electronic Design Automation (EDA) timing model is driven by a source that can be represented by a Thevenin step and an effective on-resistance $R_{s}$. Downstream of the driver there is a contact resistance $R_{c}$, followed by an interconnect of total line resistance $R_{l}$ split into two equal series segments. The interconnect has total ground-referenced capacitance $C_{g}$ that is uniformly distributed and therefore modeled as two equal shunt capacitors, one at the midpoint node and one at the load node. At the midpoint node, there is also a coupling capacitance $C_{x}$ to an aggressor net. For worst-case opposite-direction switching, apply a Miller factor $\\alpha$ to represent the effective contribution of the coupling to the victim’s delay. The load is a gate with input capacitance $C_{L}$ connected at the end node.\n\nTreat the network as linear and time-invariant, and use the first-principles moment method for step response to obtain the Elmore delay $t_{\\mathrm{elmore}}$ at the load node. From that $t_{\\mathrm{elmore}}$, construct the partial derivatives with respect to the parasitic parameters $R_{c}$ (contact), $R_{l}$ (line), and $C_{x}$ (coupling). Then, define the dimensionless normalized sensitivity for a parameter $p$ as $S_{p} \\triangleq \\left(\\frac{\\partial t_{\\mathrm{elmore}}}{\\partial p}\\right)\\frac{p}{t_{\\mathrm{elmore}}}$, and evaluate $S_{R_{c}}$, $S_{R_{l}}$, and $S_{C_{x}}$ for the following physically consistent values:\n- $R_{s} = 1500\\,\\Omega$,\n- $R_{c} = 50\\,\\Omega$,\n- $R_{l} = 200\\,\\Omega$,\n- $C_{g} = 100\\,\\mathrm{fF}$,\n- $C_{L} = 30\\,\\mathrm{fF}$,\n- $C_{x} = 40\\,\\mathrm{fF}$,\n- $\\alpha = 2$.\n\nAssume the coupling capacitance appears effectively as $\\alpha C_{x}$ to ground at the midpoint node. Use System International (SI) base units for intermediate computations. Round your final dimensionless sensitivities to four significant figures. Express the final result as a single ordered row of three numbers corresponding to $\\left(S_{R_{c}},\\,S_{R_{l}},\\,S_{C_{x}}\\right)$, with no units included in the final answer.",
            "solution": "The user wants me to solve the problem by following these steps:\n1.  **Validate the problem statement.**\n2.  If valid, provide a complete, reasoned solution with all mathematical entities in LaTeX.\n3.  The solution should derive the Elmore delay, its partial derivatives, and the corresponding normalized sensitivities.\n4.  The final answer must be a row matrix of the three calculated sensitivities, rounded to four significant figures.\n\n### Step 1: Extract Givens\n\nThe problem provides the following information and definitions:\n-   A CMOS signal path is modeled as a linear, time-invariant (LTI) RC network.\n-   Source driver: Thevenin step with effective on-resistance $R_{s}$.\n-   Contact resistance: $R_{c}$.\n-   Total line resistance: $R_{l}$, split into two equal series segments ($R_{l}/2$).\n-   Total ground capacitance: $C_{g}$, modeled as two equal shunt capacitors ($C_{g}/2$) at the midpoint and load nodes.\n-   Coupling capacitance at midpoint: $C_{x}$.\n-   Miller factor for worst-case switching: $\\alpha$. The effective coupling capacitance is $\\alpha C_{x}$.\n-   Load: Gate with input capacitance $C_{L}$.\n-   Method: First-principles moment method (Elmore delay) for step response at the load node, denoted $t_{\\mathrm{elmore}}$.\n-   Definition of dimensionless normalized sensitivity: $S_{p} \\triangleq \\left(\\frac{\\partial t_{\\mathrm{elmore}}}{\\partial p}\\right)\\frac{p}{t_{\\mathrm{elmore}}}$.\n-   Numerical values:\n    -   $R_{s} = 1500\\,\\Omega$\n    -   $R_{c} = 50\\,\\Omega$\n    -   $R_{l} = 200\\,\\Omega$\n    -   $C_{g} = 100 \\times 10^{-15}\\,\\mathrm{F}$\n    -   $C_{L} = 30 \\times 10^{-15}\\,\\mathrm{F}$\n    -   $C_{x} = 40 \\times 10^{-15}\\,\\mathrm{F}$\n    -   $\\alpha = 2$\n-   Final result format: An ordered row of three numbers for $(S_{R_{c}}, S_{R_{l}}, S_{C_{x}})$, rounded to four significant figures.\n\n### Step 2: Validate Using Extracted Givens\n\nThe problem is subjected to a critical validation analysis.\n\n-   **Scientific Grounding:** The problem is firmly grounded in the principles of electrical circuit theory and their application to Very Large-Scale Integration (VLSI) delay modeling. The use of a lumped RC network (specifically, a Pi model for the interconnect), the Elmore delay as a first-order timing metric, and the Miller approximation for coupling capacitance are all standard, well-established techniques in Electronic Design Automation (EDA). The given values are physically consistent and realistic for on-chip interconnects.\n-   **Well-Posedness:** The problem is well-posed. The circuit topology is unambiguously described, all component values are provided, and the objective function ($t_{\\mathrm{elmore}}$) and derived quantities (sensitivities) are clearly defined. A unique, stable, and meaningful solution can be determined through systematic application of circuit analysis principles.\n-   **Objectivity:** The problem statement is objective, quantitative, and free of subjective or ambiguous language.\n\nThe problem does not exhibit any of the invalidating flaws. It is not scientifically unsound, incomplete, contradictory, unrealistic, or ill-posed.\n\n### Step 3: Verdict and Action\n\nThe problem is **valid**. The solution process will now proceed.\n\n### Solution Derivation\n\nFirst, we construct the LTI RC network model based on the problem description. Let us define three nodes: Node $0$ is the input from the Thevenin source, Node $1$ is the midpoint of the interconnect, and Node $2$ is the load node.\n\nThe resistances in the network are:\n-   Resistance between Node $0$ and Node $1$: $R_s + R_c + \\frac{R_l}{2}$\n-   Resistance between Node $1$ and Node $2$: $\\frac{R_l}{2}$\n\nThe capacitances to ground in the network are:\n-   At Node $1$ (midpoint): The problem states a shunt capacitance of $C_g/2$ and an effective coupling capacitance of $\\alpha C_x$ due to the Miller effect. The total capacitance at Node $1$ is $C_1 = \\frac{C_g}{2} + \\alpha C_x$.\n-   At Node $2$ (load): The problem states a shunt capacitance of $C_g/2$ and the load capacitance $C_L$. The total capacitance at Node $2$ is $C_2 = \\frac{C_g}{2} + C_L$.\n\nThe Elmore delay at a node $i$ in an RC tree, $t_{Di}$, is given by the formula:\n$$t_{Di} = \\sum_{k=1}^{N} R_{ik} C_k$$\nwhere $C_k$ is the capacitance at node $k$, and $R_{ik}$ is the resistance of the portion of the path from the input source to node $i$ that is shared with the path from the input source to node $k$. We need to find the Elmore delay at the load, Node $2$, which we denote as $t_{\\mathrm{elmore}}$.\n\nFor our two-capacitor network, the formula for the delay at Node $2$ is:\n$$t_{\\mathrm{elmore}} = t_{D2} = R_{21}C_1 + R_{22}C_2$$\n\nLet's determine the path resistances $R_{21}$ and $R_{22}$:\n-   $R_{21}$ is the resistance common to the paths from the source to Node $2$ and to Node $1$. This is the resistance from the source up to Node $1$.\n    $$R_{21} = R_s + R_c + \\frac{R_l}{2}$$\n-   $R_{22}$ is the resistance common to the paths from the source to Node $2$ and to Node $2$. This is the entire resistance from the source to Node $2$.\n    $$R_{22} = \\left(R_s + R_c + \\frac{R_l}{2}\\right) + \\frac{R_l}{2} = R_s + R_c + R_l$$\n\nSubstituting the expressions for resistances and capacitances, the Elmore delay is:\n$$t_{\\mathrm{elmore}} = \\left(R_s + R_c + \\frac{R_l}{2}\\right) \\left(\\frac{C_g}{2} + \\alpha C_x\\right) + (R_s + R_c + R_l) \\left(\\frac{C_g}{2} + C_L\\right)$$\n\nNext, we compute the partial derivatives of $t_{\\mathrm{elmore}}$ with respect to $R_c$, $R_l$, and $C_x$.\n\n1.  **Partial derivative with respect to $R_c$:**\n    $$\\frac{\\partial t_{\\mathrm{elmore}}}{\\partial R_c} = \\frac{\\partial}{\\partial R_c} \\left[ \\left(R_s + R_c + \\frac{R_l}{2}\\right) \\left(\\frac{C_g}{2} + \\alpha C_x\\right) + (R_s + R_c + R_l) \\left(\\frac{C_g}{2} + C_L\\right) \\right]$$\n    $$\\frac{\\partial t_{\\mathrm{elmore}}}{\\partial R_c} = (1) \\left(\\frac{C_g}{2} + \\alpha C_x\\right) + (1) \\left(\\frac{C_g}{2} + C_L\\right) = C_g + C_L + \\alpha C_x$$\n\n2.  **Partial derivative with respect to $R_l$:**\n    $$\\frac{\\partial t_{\\mathrm{elmore}}}{\\partial R_l} = \\frac{\\partial}{\\partial R_l} \\left[ \\left(R_s + R_c + \\frac{R_l}{2}\\right) \\left(\\frac{C_g}{2} + \\alpha C_x\\right) + (R_s + R_c + R_l) \\left(\\frac{C_g}{2} + C_L\\right) \\right]$$\n    $$\\frac{\\partial t_{\\mathrm{elmore}}}{\\partial R_l} = \\left(\\frac{1}{2}\\right) \\left(\\frac{C_g}{2} + \\alpha C_x\\right) + (1) \\left(\\frac{C_g}{2} + C_L\\right) = \\frac{C_g}{4} + \\frac{\\alpha C_x}{2} + \\frac{C_g}{2} + C_L = \\frac{3C_g}{4} + C_L + \\frac{\\alpha C_x}{2}$$\n\n3.  **Partial derivative with respect to $C_x$:**\n    $$\\frac{\\partial t_{\\mathrm{elmore}}}{\\partial C_x} = \\frac{\\partial}{\\partial C_x} \\left[ \\left(R_s + R_c + \\frac{R_l}{2}\\right) \\left(\\frac{C_g}{2} + \\alpha C_x\\right) + (R_s + R_c + R_l) \\left(\\frac{C_g}{2} + C_L\\right) \\right]$$\n    $$\\frac{\\partial t_{\\mathrm{elmore}}}{\\partial C_x} = \\left(R_s + R_c + \\frac{R_l}{2}\\right) (\\alpha) + 0 = \\alpha \\left(R_s + R_c + \\frac{R_l}{2}\\right)$$\n\nNow, we substitute the given numerical values into these expressions. All values are converted to SI base units.\n$R_s = 1500\\,\\Omega$, $R_c = 50\\,\\Omega$, $R_l = 200\\,\\Omega$, $C_g = 100 \\times 10^{-15}\\,\\mathrm{F}$, $C_L = 30 \\times 10^{-15}\\,\\mathrm{F}$, $C_x = 40 \\times 10^{-15}\\,\\mathrm{F}$, $\\alpha = 2$.\n\nFirst, calculate $t_{\\mathrm{elmore}}$:\n$$C_1 = \\frac{100 \\times 10^{-15}}{2} + 2(40 \\times 10^{-15}) = (50 + 80) \\times 10^{-15} = 130 \\times 10^{-15}\\,\\mathrm{F}$$\n$$C_2 = \\frac{100 \\times 10^{-15}}{2} + 30 \\times 10^{-15} = (50 + 30) \\times 10^{-15} = 80 \\times 10^{-15}\\,\\mathrm{F}$$\n$$R_{21} = 1500 + 50 + \\frac{200}{2} = 1650\\,\\Omega$$\n$$R_{22} = 1500 + 50 + 200 = 1750\\,\\Omega$$\n$$t_{\\mathrm{elmore}} = (1650)(130 \\times 10^{-15}) + (1750)(80 \\times 10^{-15})$$\n$$t_{\\mathrm{elmore}} = (214500 \\times 10^{-15}) + (140000 \\times 10^{-15}) = 354500 \\times 10^{-15} = 3.545 \\times 10^{-10}\\,\\mathrm{s}$$\n\nNext, calculate the numerical values of the partial derivatives:\n$$\\frac{\\partial t_{\\mathrm{elmore}}}{\\partial R_c} = (100 \\times 10^{-15}) + (30 \\times 10^{-15}) + 2(40 \\times 10^{-15}) = (100 + 30 + 80) \\times 10^{-15} = 210 \\times 10^{-15}\\,\\mathrm{F}$$\n$$\\frac{\\partial t_{\\mathrm{elmore}}}{\\partial R_l} = \\frac{3(100 \\times 10^{-15})}{4} + (30 \\times 10^{-15}) + \\frac{2(40 \\times 10^{-15})}{2} = (75 + 30 + 40) \\times 10^{-15} = 145 \\times 10^{-15}\\,\\mathrm{F}$$\n$$\\frac{\\partial t_{\\mathrm{elmore}}}{\\partial C_x} = 2 \\left(1500 + 50 + \\frac{200}{2}\\right) = 2(1650) = 3300\\,\\Omega$$\n\nFinally, we compute the normalized sensitivities, $S_p = \\left(\\frac{\\partial t_{\\mathrm{elmore}}}{\\partial p}\\right)\\frac{p}{t_{\\mathrm{elmore}}}$.\n\n1.  **Sensitivity $S_{R_c}$:**\n    $$S_{R_c} = \\frac{(210 \\times 10^{-15}\\,\\mathrm{F})(50\\,\\Omega)}{3.545 \\times 10^{-10}\\,\\mathrm{s}} = \\frac{10500 \\times 10^{-15}}{3.545 \\times 10^{-10}} \\approx 0.02961918...$$\n    $$S_{R_c} \\approx 0.02962$$\n\n2.  **Sensitivity $S_{R_l}$:**\n    $$S_{R_l} = \\frac{(145 \\times 10^{-15}\\,\\mathrm{F})(200\\,\\Omega)}{3.545 \\times 10^{-10}\\,\\mathrm{s}} = \\frac{29000 \\times 10^{-15}}{3.545 \\times 10^{-10}} \\approx 0.08180536...$$\n    $$S_{R_l} \\approx 0.08181$$\n\n3.  **Sensitivity $S_{C_x}$:**\n    $$S_{C_x} = \\frac{(3300\\,\\Omega)(40 \\times 10^{-15}\\,\\mathrm{F})}{3.545 \\times 10^{-10}\\,\\mathrm{s}} = \\frac{132000 \\times 10^{-15}}{3.545 \\times 10^{-10}} \\approx 0.37235543...$$\n    $$S_{C_x} \\approx 0.3724$$\n\nThe final result is the ordered row $(S_{R_{c}}, S_{R_{l}}, S_{C_{x}})$.",
            "answer": "$$\\boxed{\\begin{pmatrix} 0.02962  0.08181  0.3724 \\end{pmatrix}}$$"
        }
    ]
}