Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug 29 15:07:35 2019
| Host         : Necryotiks running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file Bounce_Timer_wrapper_timing_summary_postroute_physopted.rpt -pb Bounce_Timer_wrapper_timing_summary_postroute_physopted.pb -rpx Bounce_Timer_wrapper_timing_summary_postroute_physopted.rpx
| Design       : Bounce_Timer_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 52 register/latch pins with no clock driven by root clock pin: Bounce_Timer_i/HZ_Counter_0/inst/r_Out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.406        0.000                      0                  160        0.122        0.000                      0                  160        4.020        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_CLK  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_CLK               5.406        0.000                      0                  110        0.122        0.000                      0                  110        4.020        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  i_CLK              i_CLK                    7.590        0.000                      0                   50        0.386        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.890ns (19.330%)  route 3.714ns (80.670%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.518     5.902 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.870     6.772    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X38Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.896 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7/O
                         net (fo=1, routed)           0.580     7.476    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.600 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3/O
                         net (fo=33, routed)          2.264     9.864    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3_n_0
    SLICE_X38Y30         LUT5 (Prop_lut5_I1_O)        0.124     9.988 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.988    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[1]
    SLICE_X38Y30         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y30         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[1]/C
                         clock pessimism              0.428    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X38Y30         FDCE (Setup_fdce_C_D)        0.077    15.395    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.395    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.890ns (20.899%)  route 3.369ns (79.101%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.518     5.902 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.870     6.772    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X38Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.896 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7/O
                         net (fo=1, routed)           0.580     7.476    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.600 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3/O
                         net (fo=33, routed)          1.919     9.519    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3_n_0
    SLICE_X40Y30         LUT5 (Prop_lut5_I1_O)        0.124     9.643 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.643    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[4]
    SLICE_X40Y30         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y30         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/C
                         clock pessimism              0.391    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X40Y30         FDCE (Setup_fdce_C_D)        0.029    15.311    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.890ns (20.629%)  route 3.424ns (79.371%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.518     5.902 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.870     6.772    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X38Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.896 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7/O
                         net (fo=1, routed)           0.580     7.476    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.600 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3/O
                         net (fo=33, routed)          1.975     9.574    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3_n_0
    SLICE_X38Y31         LUT5 (Prop_lut5_I1_O)        0.124     9.698 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.698    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[5]
    SLICE_X38Y31         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y31         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[5]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X38Y31         FDCE (Setup_fdce_C_D)        0.077    15.396    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.396    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.890ns (20.639%)  route 3.422ns (79.361%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.518     5.902 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.870     6.772    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X38Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.896 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7/O
                         net (fo=1, routed)           0.580     7.476    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.600 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3/O
                         net (fo=33, routed)          1.973     9.572    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3_n_0
    SLICE_X38Y31         LUT5 (Prop_lut5_I1_O)        0.124     9.696 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.696    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[8]
    SLICE_X38Y31         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y31         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X38Y31         FDCE (Setup_fdce_C_D)        0.081    15.400    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.890ns (20.896%)  route 3.369ns (79.104%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.518     5.902 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.870     6.772    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X38Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.896 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7/O
                         net (fo=1, routed)           0.580     7.476    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.600 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3/O
                         net (fo=33, routed)          1.920     9.519    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3_n_0
    SLICE_X38Y30         LUT5 (Prop_lut5_I1_O)        0.124     9.643 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.643    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[3]
    SLICE_X38Y30         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y30         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[3]/C
                         clock pessimism              0.428    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X38Y30         FDCE (Setup_fdce_C_D)        0.079    15.397    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.397    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.890ns (21.662%)  route 3.219ns (78.338%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.518     5.902 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.870     6.772    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X38Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.896 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7/O
                         net (fo=1, routed)           0.580     7.476    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.600 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3/O
                         net (fo=33, routed)          1.769     9.369    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I1_O)        0.124     9.493 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.493    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[6]
    SLICE_X40Y31         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.569    14.927    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y31         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[6]/C
                         clock pessimism              0.391    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X40Y31         FDCE (Setup_fdce_C_D)        0.029    15.312    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.890ns (21.700%)  route 3.211ns (78.300%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.518     5.902 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.870     6.772    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X38Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.896 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7/O
                         net (fo=1, routed)           0.580     7.476    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.600 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3/O
                         net (fo=33, routed)          1.762     9.362    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I1_O)        0.124     9.486 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.486    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[7]
    SLICE_X40Y31         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.569    14.927    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y31         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[7]/C
                         clock pessimism              0.391    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X40Y31         FDCE (Setup_fdce_C_D)        0.031    15.314    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.890ns (21.658%)  route 3.219ns (78.342%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.518     5.902 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.870     6.772    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X38Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.896 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7/O
                         net (fo=1, routed)           0.580     7.476    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.600 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3/O
                         net (fo=33, routed)          1.770     9.370    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3_n_0
    SLICE_X38Y31         LUT5 (Prop_lut5_I1_O)        0.124     9.494 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[9]_i_1/O
                         net (fo=1, routed)           0.000     9.494    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[9]
    SLICE_X38Y31         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y31         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[9]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X38Y31         FDCE (Setup_fdce_C_D)        0.079    15.398    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.398    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.828ns (20.539%)  route 3.203ns (79.461%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.745     5.379    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y30         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456     5.835 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.868     6.703    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[4]
    SLICE_X38Y31         LUT4 (Prop_lut4_I1_O)        0.124     6.827 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_8/O
                         net (fo=1, routed)           0.427     7.254    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_8_n_0
    SLICE_X38Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.378 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_4/O
                         net (fo=33, routed)          1.908     9.286    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_4_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I2_O)        0.124     9.410 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.410    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[23]
    SLICE_X37Y35         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.573    14.931    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X37Y35         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[23]/C
                         clock pessimism              0.391    15.322    
                         clock uncertainty           -0.035    15.287    
    SLICE_X37Y35         FDCE (Setup_fdce_C_D)        0.029    15.316    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.890ns (21.680%)  route 3.215ns (78.320%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y36         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.518     5.902 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[28]/Q
                         net (fo=2, routed)           0.870     6.772    Bounce_Timer_i/HZ_Counter_0/inst/r_Count[28]
    SLICE_X38Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.896 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7/O
                         net (fo=1, routed)           0.580     7.476    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_7_n_0
    SLICE_X40Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.600 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3/O
                         net (fo=33, routed)          1.765     9.365    Bounce_Timer_i/HZ_Counter_0/inst/r_Out_i_3_n_0
    SLICE_X38Y30         LUT5 (Prop_lut5_I1_O)        0.124     9.489 r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.489    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_0[2]
    SLICE_X38Y30         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y30         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/C
                         clock pessimism              0.428    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X38Y30         FDCE (Setup_fdce_C_D)        0.081    15.399    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.593     1.471    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X43Y40         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.668    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X43Y40         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.862     1.987    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X43Y40         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.516     1.471    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.075     1.546    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.592     1.470    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y38         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.667    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X41Y38         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     1.986    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y38         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.516     1.470    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.075     1.545    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.592     1.470    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X43Y39         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.087     1.698    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/seq_cnt[0]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     1.743 r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.743    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/pr_dec0__0
    SLICE_X42Y39         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     1.986    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/slowest_sync_clk
    SLICE_X42Y39         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.121     1.604    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.592     1.470    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.063     1.674    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.045     1.719 r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.719    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X41Y38         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     1.986    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y38         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.503     1.483    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.092     1.575    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.592     1.470    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X41Y38         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.134     1.744    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/p_3_in1_in
    SLICE_X40Y38         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     1.986    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y38         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.070     1.553    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.938%)  route 0.094ns (31.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.592     1.470    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/slowest_sync_clk
    SLICE_X42Y39         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.094     1.728    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.773 r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.000     1.773    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/pr_i_1_n_0
    SLICE_X41Y39         FDSE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     1.986    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/slowest_sync_clk
    SLICE_X41Y39         FDSE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/pr_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X41Y39         FDSE (Hold_fdse_C_D)         0.092     1.578    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.466    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X41Y32         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/FSM_sequential_r_CURRENT_STATE_reg[0]/Q
                         net (fo=16, routed)          0.120     1.727    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CURRENT_STATE[0]
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.772 r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_i_1/O
                         net (fo=1, routed)           0.000     1.772    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_i_1_n_0
    SLICE_X40Y32         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.855     1.980    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X40Y32         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg/C
                         clock pessimism             -0.501     1.479    
    SLICE_X40Y32         FDCE (Hold_fdce_C_D)         0.091     1.570    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.592     1.470    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y38         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069     1.667    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_3_out[2]
    SLICE_X43Y38         LUT5 (Prop_lut5_I2_O)        0.099     1.766 r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.766    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X43Y38         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     1.986    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y38         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.516     1.470    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.091     1.561    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.565%)  route 0.162ns (46.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.592     1.470    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X43Y39         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.162     1.773    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/seq_cnt[3]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.046     1.819 r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.819    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/p_3_out[0]
    SLICE_X42Y39         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     1.986    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/slowest_sync_clk
    SLICE_X42Y39         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.131     1.614    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.432%)  route 0.162ns (46.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.592     1.470    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X43Y39         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.162     1.773    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/seq_cnt[3]
    SLICE_X42Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.818 r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     1.986    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/slowest_sync_clk
    SLICE_X42Y39         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.120     1.603    Bounce_Timer_i/rst_i_CLK_100M/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X40Y32    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_CEN_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X36Y31    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X38Y33    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X38Y33    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X38Y33    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X38Y33    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X36Y31    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X36Y31    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X36Y31    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[3]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y38    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y38    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X41Y33    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X41Y33    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[16]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X38Y34    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X38Y34    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[19]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X38Y34    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X40Y36    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[25]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X40Y36    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[26]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X40Y36    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[27]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y38    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y38    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X38Y30    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X38Y30    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[2]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X38Y30    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X43Y40    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X43Y40    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X43Y40    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X43Y40    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X43Y40    Bounce_Timer_i/rst_i_CLK_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :            0  Failing Endpoints,  Worst Slack        7.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.456ns (23.503%)  route 1.484ns (76.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.840 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          1.484     7.324    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_RST
    SLICE_X36Y31         FDCE                                         f  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X36Y31         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X36Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.914    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[1]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.456ns (23.503%)  route 1.484ns (76.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.840 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          1.484     7.324    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_RST
    SLICE_X36Y31         FDCE                                         f  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X36Y31         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[1]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X36Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.914    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[2]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.456ns (23.503%)  route 1.484ns (76.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.840 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          1.484     7.324    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_RST
    SLICE_X36Y31         FDCE                                         f  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X36Y31         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[2]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X36Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.914    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[3]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.456ns (23.503%)  route 1.484ns (76.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.840 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          1.484     7.324    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_RST
    SLICE_X36Y31         FDCE                                         f  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X36Y31         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[3]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X36Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.914    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[4]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.456ns (23.503%)  route 1.484ns (76.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.840 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          1.484     7.324    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_RST
    SLICE_X36Y31         FDCE                                         f  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X36Y31         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[4]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X36Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.914    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[5]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.456ns (23.503%)  route 1.484ns (76.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.840 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          1.484     7.324    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_RST
    SLICE_X36Y31         FDCE                                         f  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X36Y31         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[5]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X36Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.914    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[7]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.456ns (23.503%)  route 1.484ns (76.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.840 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          1.484     7.324    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_RST
    SLICE_X36Y31         FDCE                                         f  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X36Y31         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[7]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X36Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.914    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[8]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.456ns (23.503%)  route 1.484ns (76.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.840 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          1.484     7.324    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_RST
    SLICE_X36Y31         FDCE                                         f  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X36Y31         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[8]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X36Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.914    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.623ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[21]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.456ns (22.823%)  route 1.542ns (77.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.840 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          1.542     7.382    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y35         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.573    14.931    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y35         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[21]/C
                         clock pessimism              0.428    15.359    
                         clock uncertainty           -0.035    15.324    
    SLICE_X38Y35         FDCE (Recov_fdce_C_CLR)     -0.319    15.005    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  7.623    

Slack (MET) :             7.623ns  (required time - arrival time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[22]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_CLK rise@10.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.456ns (22.823%)  route 1.542ns (77.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.750     5.384    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.840 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          1.542     7.382    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y35         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.573    14.931    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y35         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[22]/C
                         clock pessimism              0.428    15.359    
                         clock uncertainty           -0.035    15.324    
    SLICE_X38Y35         FDCE (Recov_fdce_C_CLR)     -0.319    15.005    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  7.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[17]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.313%)  route 0.192ns (57.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.466    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          0.192     1.799    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y34         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.855     1.980    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y34         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[17]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X38Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.413    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[19]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.313%)  route 0.192ns (57.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.466    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          0.192     1.799    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y34         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.855     1.980    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y34         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[19]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X38Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.413    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.313%)  route 0.192ns (57.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.466    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          0.192     1.799    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X38Y34         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.855     1.980    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X38Y34         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X38Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.413    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[10]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.466    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          0.266     1.873    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_RST
    SLICE_X38Y33         FDCE                                         f  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.854     1.979    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X38Y33         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[10]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X38Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[11]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.466    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          0.266     1.873    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_RST
    SLICE_X38Y33         FDCE                                         f  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.854     1.979    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X38Y33         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[11]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X38Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[12]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.466    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          0.266     1.873    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_RST
    SLICE_X38Y33         FDCE                                         f  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.854     1.979    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X38Y33         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[12]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X38Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[13]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.466    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          0.266     1.873    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_RST
    SLICE_X38Y33         FDCE                                         f  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.854     1.979    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X38Y33         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[13]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X38Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[6]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.466    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          0.266     1.873    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_RST
    SLICE_X38Y33         FDCE                                         f  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.854     1.979    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X38Y33         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[6]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X38Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[9]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.466    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          0.266     1.873    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_RST
    SLICE_X38Y33         FDCE                                         f  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.854     1.979    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/i_100MHZCLK
    SLICE_X38Y33         FDCE                                         r  Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[9]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X38Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    Bounce_Timer_i/Bounce_Counter_FSM_0/inst/r_COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[18]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.466    Bounce_Timer_i/rst_i_CLK_100M/U0/slowest_sync_clk
    SLICE_X39Y36         FDRE                                         r  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  Bounce_Timer_i/rst_i_CLK_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=50, routed)          0.280     1.887    Bounce_Timer_i/HZ_Counter_0/inst/i_RST
    SLICE_X41Y34         FDCE                                         f  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.857     1.982    Bounce_Timer_i/HZ_Counter_0/inst/i_CLK
    SLICE_X41Y34         FDCE                                         r  Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[18]/C
                         clock pessimism             -0.480     1.502    
    SLICE_X41Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    Bounce_Timer_i/HZ_Counter_0/inst/r_Count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.477    





