<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_hc Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>dwc_hc Struct Reference</h1><!-- doxytag: class="dwc_hc" -->Host channel descriptor.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="bf81e1a0c0ae06faf445a61b950e24f5"></a><!-- doxytag: member="dwc_hc::DWC_CIRCLEQ_ENTRY" ref="bf81e1a0c0ae06faf445a61b950e24f5" args="(dwc_hc) hc_list_entry" -->
&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#bf81e1a0c0ae06faf445a61b950e24f5">DWC_CIRCLEQ_ENTRY</a> (<a class="el" href="structdwc__hc.html">dwc_hc</a>) hc_list_entry</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Entry in list of host channels. <br></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="df0c2b93e5c84cfaba6f06eaeaece5a1"></a><!-- doxytag: member="dwc_hc::hc_num" ref="df0c2b93e5c84cfaba6f06eaeaece5a1" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host channel number used for register address lookup. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b2c7e8baff70104375f4916e9b76cef7"></a><!-- doxytag: member="dwc_hc::dev_addr" ref="b2c7e8baff70104375f4916e9b76cef7" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#b2c7e8baff70104375f4916e9b76cef7">dev_addr</a>:7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device to access. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="70b755f76a00b81679aeb1e0db8b2e60"></a><!-- doxytag: member="dwc_hc::ep_num" ref="70b755f76a00b81679aeb1e0db8b2e60" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#70b755f76a00b81679aeb1e0db8b2e60">ep_num</a>:4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EP to access. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EP direction.  <a href="#c5088d431f5efc382121f201f5d571aa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#570b78178975193edb921af1ef36d37b">speed</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EP speed.  <a href="#570b78178975193edb921af1ef36d37b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint type.  <a href="#e6169fbc92e4d79686097742ad646f5c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="bd88f02eb286ba01d8d1b049e8975ccb"></a><!-- doxytag: member="dwc_hc::max_packet" ref="bd88f02eb286ba01d8d1b049e8975ccb" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#bd88f02eb286ba01d8d1b049e8975ccb">max_packet</a>:11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Max packet size in bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#513427c5e8c4603ba344d4e7f9191064">data_pid_start</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PID for initial transaction.  <a href="#513427c5e8c4603ba344d4e7f9191064"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9a01b904f7ccc7178cdb80c20e8a9b0c"></a><!-- doxytag: member="dwc_hc::multi_count" ref="9a01b904f7ccc7178cdb80c20e8a9b0c" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#9a01b904f7ccc7178cdb80c20e8a9b0c">multi_count</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of periodic transactions per (micro)frame. <br></td></tr>
<tr><td colspan="2"><div class="groupHeader">Transfer State</div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9dc781cb9e4bc639765beee37ce76673"></a><!-- doxytag: member="dwc_hc::xfer_buff" ref="9dc781cb9e4bc639765beee37ce76673" args="" -->
uint8_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#9dc781cb9e4bc639765beee37ce76673">xfer_buff</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointer to the current transfer buffer position. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e0c3ba51a04b36656baa4e70fc63cf77"></a><!-- doxytag: member="dwc_hc::align_buff" ref="e0c3ba51a04b36656baa4e70fc63cf77" args="" -->
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#e0c3ba51a04b36656baa4e70fc63cf77">align_buff</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">In Buffer DMA mode this buffer will be used if xfer_buff is not DWORD aligned. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ce32fe93214f1686896e924fbf61cac7"></a><!-- doxytag: member="dwc_hc::xfer_len" ref="ce32fe93214f1686896e924fbf61cac7" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total number of bytes to transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="6199aaeab2d64954311c410b30270293"></a><!-- doxytag: member="dwc_hc::xfer_count" ref="6199aaeab2d64954311c410b30270293" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#6199aaeab2d64954311c410b30270293">xfer_count</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of bytes transferred so far. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="6c030bc725f43025d3046d17b4fbee4e"></a><!-- doxytag: member="dwc_hc::start_pkt_count" ref="6c030bc725f43025d3046d17b4fbee4e" args="" -->
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#6c030bc725f43025d3046d17b4fbee4e">start_pkt_count</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Packet count at start of transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#78a1cf134604b24bfdedb4f4df9f2c1f">xfer_started</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flag to indicate whether the transfer has been started.  <a href="#78a1cf134604b24bfdedb4f4df9f2c1f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#ae7184275dbb23b3a5d2af20ed224920">do_ping</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set to 1 to indicate that a PING request should be issued on this channel.  <a href="#ae7184275dbb23b3a5d2af20ed224920"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#ab0855754930fdc74978fa71772982ed">error_state</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set to 1 to indicate that the error count for this transaction is non-zero.  <a href="#ab0855754930fdc74978fa71772982ed"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#c3b27b33fae73aff43a9834a1ed585da">halt_on_queue</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set to 1 to indicate that this channel should be halted the next time a request is queued for the channel.  <a href="#c3b27b33fae73aff43a9834a1ed585da"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#2177dcde6dbb17b6bc7d0fb34e8ec95a">halt_pending</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set to 1 if the host channel has been halted, but the core is not finished flushing queued requests.  <a href="#2177dcde6dbb17b6bc7d0fb34e8ec95a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="07eca0fa02105ddaa1719387f5558b23"></a><!-- doxytag: member="dwc_hc::halt_status" ref="07eca0fa02105ddaa1719387f5558b23" args="" -->
dwc_otg_halt_status_e&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#07eca0fa02105ddaa1719387f5558b23">halt_status</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reason for halting the host channel. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="4365ef67d517a621a626ac5392545c6d"></a><!-- doxytag: member="dwc_hc::do_split" ref="4365ef67d517a621a626ac5392545c6d" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#4365ef67d517a621a626ac5392545c6d">do_split</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable split for the channel. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="21e00df6fb9a555975879526118d599e"></a><!-- doxytag: member="dwc_hc::complete_split" ref="21e00df6fb9a555975879526118d599e" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#21e00df6fb9a555975879526118d599e">complete_split</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable complete split. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="19d0302b6e3769eada2466b8e5e0dd91"></a><!-- doxytag: member="dwc_hc::hub_addr" ref="19d0302b6e3769eada2466b8e5e0dd91" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#19d0302b6e3769eada2466b8e5e0dd91">hub_addr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Address of high speed hub. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9f597e05c37d7292f4c0d965c67ee3dd"></a><!-- doxytag: member="dwc_hc::port_addr" ref="9f597e05c37d7292f4c0d965c67ee3dd" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#9f597e05c37d7292f4c0d965c67ee3dd">port_addr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port of the low/full speed device. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="3cde49a724756e16eb11a027360b2d4b"></a><!-- doxytag: member="dwc_hc::xact_pos" ref="3cde49a724756e16eb11a027360b2d4b" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#3cde49a724756e16eb11a027360b2d4b">xact_pos</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Split transaction position One of the following values:<ul>
<li>DWC_HCSPLIT_XACTPOS_MID</li><li>DWC_HCSPLIT_XACTPOS_BEGIN</li><li>DWC_HCSPLIT_XACTPOS_END</li><li>DWC_HCSPLIT_XACTPOS_ALL. </li></ul>
<br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="83e9a3cc9075b1fe21a6fa5190fa78c1"></a><!-- doxytag: member="dwc_hc::short_read" ref="83e9a3cc9075b1fe21a6fa5190fa78c1" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#83e9a3cc9075b1fe21a6fa5190fa78c1">short_read</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set when the host channel does a short read. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="961e8eae7a18c503e370c4bc513d3e55"></a><!-- doxytag: member="dwc_hc::requests" ref="961e8eae7a18c503e370c4bc513d3e55" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#961e8eae7a18c503e370c4bc513d3e55">requests</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of requests issued for this channel since it was assigned to the current transfer (not counting PINGs). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d338f8db131745d9921f51c30f26cd3c"></a><!-- doxytag: member="dwc_hc::qh" ref="d338f8db131745d9921f51c30f26cd3c" args="" -->
<a class="el" href="structdwc__otg__qh.html">dwc_otg_qh</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Queue Head for the transfer being processed by this channel. <br></td></tr>
<tr><td colspan="2"><div class="groupHeader">Descriptor DMA support</div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9a3a483b9c4e45d1ec5f475beb6a10a3"></a><!-- doxytag: member="dwc_hc::ntd" ref="9a3a483b9c4e45d1ec5f475beb6a10a3" args="" -->
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#9a3a483b9c4e45d1ec5f475beb6a10a3">ntd</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of Transfer Descriptors. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="f3001addf65df4d3c6a5c685d7637efd"></a><!-- doxytag: member="dwc_hc::desc_list_addr" ref="f3001addf65df4d3c6a5c685d7637efd" args="" -->
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#f3001addf65df4d3c6a5c685d7637efd">desc_list_addr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Descriptor List DMA address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="42c5f7b0264ee050df79dc1fe57464b7"></a><!-- doxytag: member="dwc_hc::schinfo" ref="42c5f7b0264ee050df79dc1fe57464b7" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__hc.html#42c5f7b0264ee050df79dc1fe57464b7">schinfo</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Scheduling micro-frame bitmap. <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Host channel descriptor. 
<p>
This structure represents the state of a single host channel when acting in host mode. It contains the data items needed to transfer packets to an endpoint via a host channel. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00237">237</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="c5088d431f5efc382121f201f5d571aa"></a><!-- doxytag: member="dwc_hc::ep_is_in" ref="c5088d431f5efc382121f201f5d571aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">dwc_hc::ep_is_in</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EP direction. 
<p>
0: OUT, 1: IN 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00248">248</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.
</div>
</div><p>
<a class="anchor" name="570b78178975193edb921af1ef36d37b"></a><!-- doxytag: member="dwc_hc::speed" ref="570b78178975193edb921af1ef36d37b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="structdwc__hc.html#570b78178975193edb921af1ef36d37b">dwc_hc::speed</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EP speed. 
<p>
One of the following values:<ul>
<li>DWC_OTG_EP_SPEED_LOW</li><li>DWC_OTG_EP_SPEED_FULL</li><li>DWC_OTG_EP_SPEED_HIGH </li></ul>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00257">257</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.
</div>
</div><p>
<a class="anchor" name="e6169fbc92e4d79686097742ad646f5c"></a><!-- doxytag: member="dwc_hc::ep_type" ref="e6169fbc92e4d79686097742ad646f5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">dwc_hc::ep_type</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Endpoint type. 
<p>
One of the following values:<ul>
<li>DWC_OTG_EP_TYPE_CONTROL: 0</li><li>DWC_OTG_EP_TYPE_ISOC: 1</li><li>DWC_OTG_EP_TYPE_BULK: 2</li><li>DWC_OTG_EP_TYPE_INTR: 3 </li></ul>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00270">270</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.
</div>
</div><p>
<a class="anchor" name="513427c5e8c4603ba344d4e7f9191064"></a><!-- doxytag: member="dwc_hc::data_pid_start" ref="513427c5e8c4603ba344d4e7f9191064" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="structdwc__hc.html#513427c5e8c4603ba344d4e7f9191064">dwc_hc::data_pid_start</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PID for initial transaction. 
<p>
0: DATA0,<br>
 1: DATA2,<br>
 2: DATA1,<br>
 3: MDATA (non-Control EP), SETUP (Control EP) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00283">283</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.
</div>
</div><p>
<a class="anchor" name="78a1cf134604b24bfdedb4f4df9f2c1f"></a><!-- doxytag: member="dwc_hc::xfer_started" ref="78a1cf134604b24bfdedb4f4df9f2c1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structdwc__hc.html#78a1cf134604b24bfdedb4f4df9f2c1f">dwc_hc::xfer_started</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Flag to indicate whether the transfer has been started. 
<p>
Set to 1 if it has been started, 0 otherwise. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00314">314</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.
</div>
</div><p>
<a class="anchor" name="ae7184275dbb23b3a5d2af20ed224920"></a><!-- doxytag: member="dwc_hc::do_ping" ref="ae7184275dbb23b3a5d2af20ed224920" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structdwc__hc.html#ae7184275dbb23b3a5d2af20ed224920">dwc_hc::do_ping</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set to 1 to indicate that a PING request should be issued on this channel. 
<p>
If 0, process normally. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00320">320</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.
</div>
</div><p>
<a class="anchor" name="ab0855754930fdc74978fa71772982ed"></a><!-- doxytag: member="dwc_hc::error_state" ref="ab0855754930fdc74978fa71772982ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structdwc__hc.html#ab0855754930fdc74978fa71772982ed">dwc_hc::error_state</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set to 1 to indicate that the error count for this transaction is non-zero. 
<p>
Set to 0 if the error count is 0. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00326">326</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.
</div>
</div><p>
<a class="anchor" name="c3b27b33fae73aff43a9834a1ed585da"></a><!-- doxytag: member="dwc_hc::halt_on_queue" ref="c3b27b33fae73aff43a9834a1ed585da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structdwc__hc.html#c3b27b33fae73aff43a9834a1ed585da">dwc_hc::halt_on_queue</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set to 1 to indicate that this channel should be halted the next time a request is queued for the channel. 
<p>
This is necessary in slave mode if no request queue space is available when an attempt is made to halt the channel. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00334">334</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.
</div>
</div><p>
<a class="anchor" name="2177dcde6dbb17b6bc7d0fb34e8ec95a"></a><!-- doxytag: member="dwc_hc::halt_pending" ref="2177dcde6dbb17b6bc7d0fb34e8ec95a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structdwc__hc.html#2177dcde6dbb17b6bc7d0fb34e8ec95a">dwc_hc::halt_pending</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set to 1 if the host channel has been halted, but the core is not finished flushing queued requests. 
<p>
Otherwise 0. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00340">340</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:49 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
