{
    "test_cases": [
      {
        "input": {
          "alu_data_in": 12345,
          "mem_data_in": 67890,
          "dest_reg_addr_in": 5,
          "write_en_in": 1,
          "load_en_in": 1,
          "clk": 1,
          "reset": 0
        },
        "expected_output": {
          "alu_data_out": 12345,
          "mem_data_outx": 67890,
          "dest_reg_addr_out": 5,
          "write_en_out": 1,
          "load_en_out": 1
        }
      },
      {
        "input": {
          "alu_data_in": 54321,
          "mem_data_in": 98765,
          "dest_reg_addr_in": 10,
          "write_en_in": 1,
          "load_en_in": 0,
          "clk": 0,
          "reset": 1
        },
        "expected_output": {
          "alu_data_out": 32,
          "mem_data_out": 32,
          "dest_reg_addr_out": 5,
          "write_en_out": 1,
          "load_en_out": 1
        }
      }
    ]
  }
  