{
  "module_name": "regsnv04.h",
  "hash_id": "ad90f37bcc6d22fb4ad5917aa2c39b38cdf6a4518361803ec5d3218386eeca2f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/fifo/regsnv04.h",
  "human_readable_source": " \n#ifndef __NV04_FIFO_REGS_H__\n#define __NV04_FIFO_REGS_H__\n\n#define NV04_PFIFO_DELAY_0                                 0x00002040\n#define NV04_PFIFO_DMA_TIMESLICE                           0x00002044\n#define NV04_PFIFO_NEXT_CHANNEL                            0x00002050\n#define NV03_PFIFO_INTR_0                                  0x00002100\n#define NV03_PFIFO_INTR_EN_0                               0x00002140\n#    define NV_PFIFO_INTR_CACHE_ERROR                          (1<<0)\n#    define NV_PFIFO_INTR_RUNOUT                               (1<<4)\n#    define NV_PFIFO_INTR_RUNOUT_OVERFLOW                      (1<<8)\n#    define NV_PFIFO_INTR_DMA_PUSHER                          (1<<12)\n#    define NV_PFIFO_INTR_DMA_PT                              (1<<16)\n#    define NV_PFIFO_INTR_SEMAPHORE                           (1<<20)\n#    define NV_PFIFO_INTR_ACQUIRE_TIMEOUT                     (1<<24)\n#define NV03_PFIFO_RAMHT                                   0x00002210\n#define NV03_PFIFO_RAMFC                                   0x00002214\n#define NV03_PFIFO_RAMRO                                   0x00002218\n#define NV40_PFIFO_RAMFC                                   0x00002220\n#define NV03_PFIFO_CACHES                                  0x00002500\n#define NV04_PFIFO_MODE                                    0x00002504\n#define NV04_PFIFO_DMA                                     0x00002508\n#define NV04_PFIFO_SIZE                                    0x0000250c\n#define NV50_PFIFO_CTX_TABLE(c)                        (0x2600+(c)*4)\n#define NV50_PFIFO_CTX_TABLE__SIZE                                128\n#define NV50_PFIFO_CTX_TABLE_CHANNEL_ENABLED                  (1<<31)\n#define NV50_PFIFO_CTX_TABLE_UNK30_BAD                        (1<<30)\n#define NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G80             0x0FFFFFFF\n#define NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G84             0x00FFFFFF\n#define NV03_PFIFO_CACHE0_PUSH0                            0x00003000\n#define NV03_PFIFO_CACHE0_PULL0                            0x00003040\n#define NV04_PFIFO_CACHE0_PULL0                            0x00003050\n#define NV04_PFIFO_CACHE0_PULL1                            0x00003054\n#define NV03_PFIFO_CACHE1_PUSH0                            0x00003200\n#define NV03_PFIFO_CACHE1_PUSH1                            0x00003204\n#define NV03_PFIFO_CACHE1_PUSH1_DMA                            (1<<8)\n#define NV40_PFIFO_CACHE1_PUSH1_DMA                           (1<<16)\n#define NV03_PFIFO_CACHE1_PUSH1_CHID_MASK                  0x0000000f\n#define NV10_PFIFO_CACHE1_PUSH1_CHID_MASK                  0x0000001f\n#define NV50_PFIFO_CACHE1_PUSH1_CHID_MASK                  0x0000007f\n#define NV03_PFIFO_CACHE1_PUT                              0x00003210\n#define NV04_PFIFO_CACHE1_DMA_PUSH                         0x00003220\n#define NV04_PFIFO_CACHE1_DMA_FETCH                        0x00003224\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_8_BYTES         0x00000000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_16_BYTES        0x00000008\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_24_BYTES        0x00000010\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_32_BYTES        0x00000018\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_40_BYTES        0x00000020\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_48_BYTES        0x00000028\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_56_BYTES        0x00000030\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_64_BYTES        0x00000038\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_72_BYTES        0x00000040\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_80_BYTES        0x00000048\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_88_BYTES        0x00000050\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_96_BYTES        0x00000058\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_104_BYTES       0x00000060\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_112_BYTES       0x00000068\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_120_BYTES       0x00000070\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES       0x00000078\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_136_BYTES       0x00000080\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_144_BYTES       0x00000088\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_152_BYTES       0x00000090\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_160_BYTES       0x00000098\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_168_BYTES       0x000000A0\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_176_BYTES       0x000000A8\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_184_BYTES       0x000000B0\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_192_BYTES       0x000000B8\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_200_BYTES       0x000000C0\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_208_BYTES       0x000000C8\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_216_BYTES       0x000000D0\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_224_BYTES       0x000000D8\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_232_BYTES       0x000000E0\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_240_BYTES       0x000000E8\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_248_BYTES       0x000000F0\n#    define NV_PFIFO_CACHE1_DMA_FETCH_TRIG_256_BYTES       0x000000F8\n#    define NV_PFIFO_CACHE1_DMA_FETCH_SIZE                 0x0000E000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_32_BYTES        0x00000000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_64_BYTES        0x00002000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_96_BYTES        0x00004000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES       0x00006000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_160_BYTES       0x00008000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_192_BYTES       0x0000A000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_224_BYTES       0x0000C000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_SIZE_256_BYTES       0x0000E000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS             0x001F0000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_0           0x00000000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_1           0x00010000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_2           0x00020000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_3           0x00030000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_4           0x00040000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_5           0x00050000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_6           0x00060000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_7           0x00070000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8           0x00080000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_9           0x00090000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_10          0x000A0000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_11          0x000B0000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_12          0x000C0000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_13          0x000D0000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_14          0x000E0000\n#    define NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_15          0x000F0000\n#    define NV_PFIFO_CACHE1_ENDIAN                         0x80000000\n#    define NV_PFIFO_CACHE1_LITTLE_ENDIAN                  0x7FFFFFFF\n#    define NV_PFIFO_CACHE1_BIG_ENDIAN                     0x80000000\n#define NV04_PFIFO_CACHE1_DMA_STATE                        0x00003228\n#define NV04_PFIFO_CACHE1_DMA_INSTANCE                     0x0000322c\n#define NV04_PFIFO_CACHE1_DMA_CTL                          0x00003230\n#define NV04_PFIFO_CACHE1_DMA_PUT                          0x00003240\n#define NV04_PFIFO_CACHE1_DMA_GET                          0x00003244\n#define NV10_PFIFO_CACHE1_REF_CNT                          0x00003248\n#define NV10_PFIFO_CACHE1_DMA_SUBROUTINE                   0x0000324C\n#define NV03_PFIFO_CACHE1_PULL0                            0x00003240\n#define NV04_PFIFO_CACHE1_PULL0                            0x00003250\n#    define NV04_PFIFO_CACHE1_PULL0_HASH_FAILED            0x00000010\n#    define NV04_PFIFO_CACHE1_PULL0_HASH_BUSY              0x00001000\n#define NV03_PFIFO_CACHE1_PULL1                            0x00003250\n#define NV04_PFIFO_CACHE1_PULL1                            0x00003254\n#define NV04_PFIFO_CACHE1_HASH                             0x00003258\n#define NV10_PFIFO_CACHE1_ACQUIRE_TIMEOUT                  0x00003260\n#define NV10_PFIFO_CACHE1_ACQUIRE_TIMESTAMP                0x00003264\n#define NV10_PFIFO_CACHE1_ACQUIRE_VALUE                    0x00003268\n#define NV10_PFIFO_CACHE1_SEMAPHORE                        0x0000326C\n#define NV03_PFIFO_CACHE1_GET                              0x00003270\n#define NV04_PFIFO_CACHE1_ENGINE                           0x00003280\n#define NV04_PFIFO_CACHE1_DMA_DCOUNT                       0x000032A0\n#define NV40_PFIFO_GRCTX_INSTANCE                          0x000032E0\n#define NV40_PFIFO_UNK32E4                                 0x000032E4\n#define NV04_PFIFO_CACHE1_METHOD(i)                (0x00003800+(i*8))\n#define NV04_PFIFO_CACHE1_DATA(i)                  (0x00003804+(i*8))\n#define NV40_PFIFO_CACHE1_METHOD(i)                (0x00090000+(i*8))\n#define NV40_PFIFO_CACHE1_DATA(i)                  (0x00090004+(i*8))\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}