Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  max10
Quartus root          :  c:/intelfpga_lite/18.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  ex1.vo
Sim SDF file          :  ex1__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do ex1_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {ex1.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 19:49:03 on Nov 05,2020
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." ex1.vo 
ModelSim-Altera Info: # -- Compiling module ex1
ModelSim-Altera Info: # -- Compiling module hard_block
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	ex1
ModelSim-Altera Info: # End time: 19:49:03 on Nov 05,2020, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\ CA/B20-01-CAl-labs/week10/ex1 {D:/B20-01, CA/B20-01-CAl-labs/week10/ex1/ex1.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 19:49:03 on Nov 05,2020
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/B20-01, CA/B20-01-CAl-labs/week10/ex1" D:/B20-01, CA/B20-01-CAl-labs/week10/ex1/ex1.v 
ModelSim-Altera Info: # -- Compiling module ex1
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	ex1
ModelSim-Altera Info: # End time: 19:49:04 on Nov 05,2020, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\ CA/B20-01-CAl-labs/week10/ex1 {D:/B20-01, CA/B20-01-CAl-labs/week10/ex1/testbench.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 19:49:04 on Nov 05,2020
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/B20-01, CA/B20-01-CAl-labs/week10/ex1" D:/B20-01, CA/B20-01-CAl-labs/week10/ex1/testbench.v 
ModelSim-Altera Info: # -- Compiling module testbench
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	testbench
ModelSim-Altera Info: # End time: 19:49:04 on Nov 05,2020, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  testbench
ModelSim-Altera Info: # vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" testbench 
ModelSim-Altera Info: # Start time: 19:49:04 on Nov 05,2020
ModelSim-Altera Info: # Loading work.testbench
ModelSim-Altera Info: # Loading work.ex1
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # a= 0 b = 1 carry_in = 0 sum = 1 carry_out = 0
ModelSim-Altera Info: # a= 0 b = 1 carry_in = 1 sum = 0 carry_out = 1
ModelSim-Altera Info: # a= 1 b = 0 carry_in = 1 sum = 0 carry_out = 1
ModelSim-Altera Info: # a= 1 b = 0 carry_in = 0 sum = 1 carry_out = 0
ModelSim-Altera Info: # a= 0 b = 0 carry_in = 0 sum = 0 carry_out = 0
ModelSim-Altera Info: # a= 0 b = 0 carry_in = 1 sum = 1 carry_out = 0
ModelSim-Altera Info: # a= 1 b = 1 carry_in = 1 sum = 1 carry_out = 1
ModelSim-Altera Info: # a= 1 b = 1 carry_in = 0 sum = 0 carry_out = 1
ModelSim-Altera Info: # End time: 19:49:45 on Nov 05,2020, Elapsed time: 0:00:41
ModelSim-Altera Info: # Errors: 0, Warnings: 0
Info: NativeLink simulation flow was successful
