Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\troyk\Documents\YSU\Senior Design\greenhouse_test\adc_controller.qsys" --block-symbol-file --output-directory="C:\Users\troyk\Documents\YSU\Senior Design\greenhouse_test\adc_controller" --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading greenhouse_test/adc_controller.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\troyk\Documents\YSU\Senior Design\greenhouse_test\adc_controller.qsys" --synthesis=VERILOG --output-directory="C:\Users\troyk\Documents\YSU\Senior Design\greenhouse_test\adc_controller\synthesis" --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading greenhouse_test/adc_controller.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: adc_controller: Generating adc_controller "adc_controller" for QUARTUS_SYNTH
Info: adc_mega_0: Starting Generation of ADC Controller for DE-series Board
Info: adc_mega_0: C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/troyk/AppData/Local/Temp/alt8300_7274904868159819719.dir/0005_sopcgen/adc_controller_adc_mega_0.v
Info: adc_mega_0: "adc_controller" instantiated altera_up_avalon_adc_mega "adc_mega_0"
Info: adc_controller: Done "adc_controller" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
