
---------- Begin Simulation Statistics ----------
final_tick                               588972647000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61158                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701528                       # Number of bytes of host memory used
host_op_rate                                    61361                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10015.94                       # Real time elapsed on the host
host_tick_rate                               58803528                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612552945                       # Number of instructions simulated
sim_ops                                     614590544                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.588973                       # Number of seconds simulated
sim_ticks                                588972647000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.901324                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78264212                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90061012                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7228761                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120557495                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10574906                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10764765                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          189859                       # Number of indirect misses.
system.cpu0.branchPred.lookups              154627775                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062293                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018207                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5037374                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143206406                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16650367                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058519                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       39814381                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580289023                       # Number of instructions committed
system.cpu0.commit.committedOps             581308522                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1079117243                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.538689                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.305318                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    795018955     73.67%     73.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    173075410     16.04%     89.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39714874      3.68%     93.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36061830      3.34%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11007973      1.02%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4135852      0.38%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1460088      0.14%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1991894      0.18%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16650367      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1079117243                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887341                       # Number of function calls committed.
system.cpu0.commit.int_insts                561286474                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179952944                       # Number of loads committed
system.cpu0.commit.membars                    2037599                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037605      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322230342     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180971143     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70915791     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581308522                       # Class of committed instruction
system.cpu0.commit.refs                     251886958                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580289023                       # Number of Instructions Simulated
system.cpu0.committedOps                    581308522                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.008993                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.008993                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            194564987                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2203040                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77501085                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             634011648                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               446865212                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                437458101                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5044217                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4397475                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3191629                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  154627775                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                109725477                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    637910804                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3010255                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          163                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     643398569                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 126                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           45                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14471220                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132637                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         441977398                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88839118                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.551896                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1087124146                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.592774                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881645                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               628559934     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               339533723     31.23%     89.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                71527419      6.58%     95.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38220611      3.52%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4414500      0.41%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2764847      0.25%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   58671      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021679      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1022762      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1087124146                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       78672369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5115217                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147229223                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.524730                       # Inst execution rate
system.cpu0.iew.exec_refs                   269084714                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  75033042                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              152322700                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194917472                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021092                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2422827                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76756786                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          621100752                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            194051672                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5305604                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611728030                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                748471                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4900381                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5044217                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6948831                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       112852                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8708563                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32157                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8071                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2419336                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14964528                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4822772                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8071                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       858345                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4256872                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                252843435                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605521339                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.883711                       # average fanout of values written-back
system.cpu0.iew.wb_producers                223440498                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.519406                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605582824                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               745884428                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387917693                       # number of integer regfile writes
system.cpu0.ipc                              0.497762                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.497762                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038469      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337963634     54.77%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139188      0.67%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018063      0.16%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196885535     31.91%     87.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74988699     12.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             617033635                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           47                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                92                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1357251                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002200                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 276400     20.36%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                975890     71.90%     92.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               104959      7.73%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             616352368                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2322645464                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605521292                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        660900106                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 618041886                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                617033635                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058866                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       39792226                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            96894                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           347                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17127265                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1087124146                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.567583                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.802022                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          639107921     58.79%     58.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          312378624     28.73%     87.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111401834     10.25%     97.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18301125      1.68%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3802802      0.35%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1365365      0.13%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             549010      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             123845      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              93620      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1087124146                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.529281                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10368367                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1977331                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194917472                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76756786                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    885                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1165796515                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12149319                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              166724011                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370570854                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7247388                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               453118006                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10109109                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                14537                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            768278489                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             628785843                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          403752370                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                433684200                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10970809                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5044217                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             28456843                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33181508                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       768278449                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         96869                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2841                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15187297                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2837                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1683578820                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1250264258                       # The number of ROB writes
system.cpu0.timesIdled                       14481072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  852                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.336743                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4556348                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6129335                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           820413                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7858921                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            218281                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         375454                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          157173                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8799554                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3216                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017924                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           485526                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095611                       # Number of branches committed
system.cpu1.commit.bw_lim_events               841466                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054434                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4820773                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263922                       # Number of instructions committed
system.cpu1.commit.committedOps              33282022                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    196753654                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169156                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.819236                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    182986014     93.00%     93.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6939761      3.53%     96.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2302697      1.17%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1996706      1.01%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       508919      0.26%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       155748      0.08%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       955796      0.49%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        66547      0.03%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       841466      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    196753654                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320848                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31048838                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248806                       # Number of loads committed
system.cpu1.commit.membars                    2035970                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035970      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083144     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266730     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896040      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282022                       # Class of committed instruction
system.cpu1.commit.refs                      12162782                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263922                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282022                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.131113                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.131113                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            177137244                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               338367                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4377671                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40034027                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5193931                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12453097                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                485737                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               601318                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2337369                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8799554                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5211173                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    191124851                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                52248                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40967832                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1641248                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044484                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5661902                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4774629                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.207103                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         197607378                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.212474                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.643159                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               172250564     87.17%     87.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14701495      7.44%     94.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6264481      3.17%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2953107      1.49%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1295788      0.66%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  138639      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3027      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      50      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     227      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           197607378                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         206388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              516672                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7706877                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.184374                       # Inst execution rate
system.cpu1.iew.exec_refs                    13091785                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2947762                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              151483702                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10322862                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018559                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           317145                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2983321                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38095709                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10144023                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           583846                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36471646                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                761822                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1656961                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                485737                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3641765                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        33108                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          165433                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5119                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          178                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          523                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1074056                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        69345                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           178                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92436                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        424236                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21517011                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36093271                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.866260                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18639331                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.182461                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36101926                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44815838                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24621748                       # number of integer regfile writes
system.cpu1.ipc                              0.163103                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.163103                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036075      5.49%      5.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21850336     58.97%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.46% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11230423     30.31%     94.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1938518      5.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37055492                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1160257                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031311                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 233738     20.15%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                815944     70.32%     90.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               110573      9.53%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36179660                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         272964903                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36093259                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42909506                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  35041007                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37055492                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054702                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4813686                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            86310                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           268                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2024113                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    197607378                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.187521                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.651391                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          175415464     88.77%     88.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14174202      7.17%     95.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4422018      2.24%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1515154      0.77%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1452932      0.74%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             241765      0.12%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             272202      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              71101      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              42540      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      197607378                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.187325                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6168360                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          526536                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10322862                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2983321                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       197813766                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   980122946                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              162039659                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413513                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6760967                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6417045                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1469935                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8068                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48257072                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39140238                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27016330                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 12807196                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7136086                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                485737                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15826948                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4602817                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48257060                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30793                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               619                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14249654                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           618                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   234014723                       # The number of ROB reads
system.cpu1.rob.rob_writes                   77060915                       # The number of ROB writes
system.cpu1.timesIdled                           2072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3714734                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               765500                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4886445                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              20773                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1114671                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4931328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9840766                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1102465                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        22842                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33423840                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2349929                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66825735                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2372771                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3495230                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1574466                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3334843                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              346                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1435235                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1435229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3495230                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           388                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14771225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14771225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    416315200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               416315200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              528                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4931457                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4931457    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4931457                       # Request fanout histogram
system.membus.respLayer1.occupancy        25590383813                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17131681924                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   588972647000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   588972647000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       607466450                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1078368691.011244                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        61500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3363293500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   582897982500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6074664500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     91953946                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        91953946                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     91953946                       # number of overall hits
system.cpu0.icache.overall_hits::total       91953946                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17771530                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17771530                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17771530                       # number of overall misses
system.cpu0.icache.overall_misses::total     17771530                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 232529175497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 232529175497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 232529175497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 232529175497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    109725476                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    109725476                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    109725476                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    109725476                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.161964                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.161964                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.161964                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.161964                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13084.364458                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13084.364458                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13084.364458                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13084.364458                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2668                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          326                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.509091                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          326                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16771877                       # number of writebacks
system.cpu0.icache.writebacks::total         16771877                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       999620                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       999620                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       999620                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       999620                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16771910                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16771910                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16771910                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16771910                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206444611499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206444611499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206444611499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206444611499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.152853                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.152853                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.152853                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.152853                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12308.950591                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12308.950591                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12308.950591                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12308.950591                       # average overall mshr miss latency
system.cpu0.icache.replacements              16771877                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     91953946                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       91953946                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17771530                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17771530                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 232529175497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 232529175497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    109725476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    109725476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.161964                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.161964                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13084.364458                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13084.364458                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       999620                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       999620                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16771910                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16771910                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206444611499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206444611499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.152853                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.152853                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12308.950591                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12308.950591                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999915                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108725582                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16771877                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.482613                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999915                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        236222861                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       236222861                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227208268                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227208268                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227208268                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227208268                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26119847                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26119847                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26119847                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26119847                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 714663455786                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 714663455786                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 714663455786                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 714663455786                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253328115                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253328115                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253328115                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253328115                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.103107                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.103107                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.103107                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.103107                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27360.935758                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27360.935758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27360.935758                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27360.935758                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6221392                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       368833                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           123109                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4298                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.535639                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.815030                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15580033                       # number of writebacks
system.cpu0.dcache.writebacks::total         15580033                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10933031                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10933031                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10933031                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10933031                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15186816                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15186816                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15186816                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15186816                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 284528831709                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 284528831709                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 284528831709                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 284528831709                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059949                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059949                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059949                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059949                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18735.252452                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18735.252452                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18735.252452                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18735.252452                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15580033                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    163267935                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      163267935                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19146228                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19146228                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 440679014500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 440679014500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182414163                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182414163                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.104960                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.104960                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23016.492570                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23016.492570                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6817527                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6817527                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12328701                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12328701                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 202011255000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 202011255000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067586                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067586                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16385.445231                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16385.445231                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     63940333                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      63940333                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6973619                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6973619                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 273984441286                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 273984441286                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70913952                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70913952                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.098339                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.098339                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39288.702363                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39288.702363                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4115504                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4115504                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2858115                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2858115                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  82517576709                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  82517576709                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040304                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040304                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28871.328379                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28871.328379                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1158                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          754                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          754                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7131500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7131500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.394351                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.394351                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9458.222812                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9458.222812                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          736                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          736                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       811000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       811000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009414                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009414                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 45055.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45055.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       731000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       731000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1848                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1848                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075758                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075758                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5221.428571                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5221.428571                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       591000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       591000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.075758                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.075758                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4221.428571                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4221.428571                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612226                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612226                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405981                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405981                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31598823000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31598823000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398721                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398721                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77833.255743                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77833.255743                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405981                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405981                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31192842000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31192842000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398721                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398721                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76833.255743                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76833.255743                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.968811                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243416031                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15592572                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.611025                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.968811                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999025                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999025                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        524292768                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       524292768                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16728879                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14276292                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 401                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              137620                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31143192                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16728879                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14276292                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                401                       # number of overall hits
system.l2.overall_hits::.cpu1.data             137620                       # number of overall hits
system.l2.overall_hits::total                31143192                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             43027                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1302609                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1788                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            907612                       # number of demand (read+write) misses
system.l2.demand_misses::total                2255036                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            43027                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1302609                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1788                       # number of overall misses
system.l2.overall_misses::.cpu1.data           907612                       # number of overall misses
system.l2.overall_misses::total               2255036                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3664981998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 133213217476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    165873498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  92623762243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     229667835215                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3664981998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 133213217476                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    165873498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  92623762243                       # number of overall miss cycles
system.l2.overall_miss_latency::total    229667835215                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16771906                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15578901                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2189                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1045232                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33398228                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16771906                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15578901                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2189                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1045232                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33398228                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002565                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.083614                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.816811                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.868335                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067520                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002565                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.083614                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.816811                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.868335                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067520                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85178.655216                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102266.464823                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92770.412752                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102052.156916                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101846.638020                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85178.655216                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102266.464823                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92770.412752                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102052.156916                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101846.638020                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             149112                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4983                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.924142                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2613444                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1574466                       # number of writebacks
system.l2.writebacks::total                   1574466                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          47407                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3222                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               50643                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         47407                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3222                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              50643                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        43017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1255202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       904390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2204393                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        43017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1255202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       904390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2767180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4971573                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3234116998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 117327821071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    147791998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  83358351748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 204068081815                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3234116998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 117327821071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    147791998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  83358351748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 260815025646                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 464883107461                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.080571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.814984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.865253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066003                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.080571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.814984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.865253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.148857                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75182.299974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93473.258544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82843.048206                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92170.802141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92573.366825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75182.299974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93473.258544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82843.048206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92170.802141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94253.003291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93508.253316                       # average overall mshr miss latency
system.l2.replacements                        7222378                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4251115                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4251115                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4251115                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4251115                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29062544                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29062544                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29062544                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29062544                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2767180                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2767180                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 260815025646                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 260815025646                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94253.003291                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94253.003291                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 56                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       241500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       302500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.903226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.835821                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         8625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2178.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5401.785714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       555500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       564000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1119500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.903226                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.835821                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19839.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20142.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19991.071429                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.937500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.954545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       118000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       306500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       424500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.937500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.954545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20433.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2457631                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            80309                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2537940                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         802785                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         659686                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1462471                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  80645103236                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66044368451                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  146689471687                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3260416                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       739995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4000411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.246222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.891474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.365580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100456.664282                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100114.855327                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100302.482365                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        25264                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2298                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27562                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       777521                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       657388                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1434909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  70914213780                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59300351954                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 130214565734                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.238473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.888368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.358690                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91205.528571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90206.015251                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90747.612381                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16728879                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           401                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16729280                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        43027                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1788                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            44815                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3664981998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    165873498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3830855496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16771906                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2189                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16774095                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002565                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.816811                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002672                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85178.655216                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92770.412752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85481.546268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        43017                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1784                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        44801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3234116998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    147791998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3381908996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002565                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.814984                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002671                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75182.299974                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82843.048206                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75487.355104                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11818661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        57311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11875972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       499824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       247926                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          747750                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  52568114240                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26579393792                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  79147508032                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12318485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       305237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12623722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.040575                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.812241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105173.249464                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107206.964143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105847.553369                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22143                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          924                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23067                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       477681                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       247002                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       724683                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46413607291                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  24057999794                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70471607085                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.038778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.809214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057406                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97164.440895                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97400.020218                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97244.736092                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           67                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                73                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          462                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             479                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5992493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       136999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6129492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          529                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           552                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.873346                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.739130                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.867754                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12970.764069                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8058.764706                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12796.434238                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           87                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           91                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          375                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          388                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7398497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       257000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7655497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.708885                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.565217                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.702899                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19729.325333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19769.230769                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19730.662371                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999846                       # Cycle average of tags in use
system.l2.tags.total_refs                    69380130                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7222542                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.606054                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.476084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.604475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.398947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.026484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.490617                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.569939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.040695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.146859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.031664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.210791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 540922838                       # Number of tag accesses
system.l2.tags.data_accesses                540922838                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2753024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      80359040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        114176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      57883456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    174439680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          315549376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2753024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       114176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2867200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100765824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100765824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          43016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1255610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         904429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2725620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4930459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1574466                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1574466                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4674282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        136439341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           193856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         98278683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    296176199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             535762361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4674282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       193856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4868138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      171087443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            171087443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      171087443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4674282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       136439341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          193856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        98278683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    296176199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            706849804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1546970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     43014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1217781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    889709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2722222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004809458500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94557                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94557                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8999837                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1455831                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4930459                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1574466                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4930459                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1574466                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  55949                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 27496                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            213231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            251810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            968676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            284961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            325482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            336867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            300597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            294841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            267981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           252520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           237238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           248817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           225537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           223392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           224409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            116253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            135605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            178830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            145088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67809                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 195854173799                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24372550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            287251236299                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40179.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58929.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3628048                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  973197                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4930459                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1574466                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1298865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  784577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  361287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  294357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  256988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  225563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  208570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  194538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  179231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  166200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 176220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 275244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 160353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 102552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  81046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  58523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  35234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  95951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  96047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  96334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  96695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  96912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  97254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 100419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  96332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  96015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  94656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1820195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    225.784160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.071622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.450057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1042581     57.28%     57.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       362034     19.89%     77.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        88419      4.86%     82.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        49428      2.72%     84.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        36647      2.01%     86.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31520      1.73%     88.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28107      1.54%     90.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26564      1.46%     91.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       154895      8.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1820195                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.550483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.614031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    313.519558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94552     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94557                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.359899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.335689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.934050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80358     84.98%     84.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1465      1.55%     86.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7978      8.44%     94.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3142      3.32%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1140      1.21%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              299      0.32%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              115      0.12%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               44      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94557                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              311968640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3580736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99004352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               315549376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100765824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       529.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    535.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    171.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  588972623500                       # Total gap between requests
system.mem_ctrls.avgGap                      90542.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2752896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     77937984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       114176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     56941376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    174222208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99004352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4674064.260916348547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 132328698.789300486445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 193856.201271092315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 96679151.892770335078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 295806959.605714976788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168096689.216876327991                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        43016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1255610                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       904429                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2725620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1574466                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1453475521                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  65554844213                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     73350122                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  45967862682                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 174201703761                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14106058540781                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33789.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52209.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41115.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50825.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63912.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8959265.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6183025800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3286333380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14099607900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3693029940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46492598880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     132034634130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     114978436320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       320767666350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.622349                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 297322822460                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19666920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 271982904540                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6813259320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3621306645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20704393500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4382012520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46492598880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     193790060340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      62973866880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       338777498085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.200733                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 161301780666                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19666920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 408003946334                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5761431794.117647                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27837995135.633713                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     96.47%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 223156799000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99250944500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 489721702500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5208598                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5208598                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5208598                       # number of overall hits
system.cpu1.icache.overall_hits::total        5208598                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2575                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2575                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2575                       # number of overall misses
system.cpu1.icache.overall_misses::total         2575                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    196242000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    196242000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    196242000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    196242000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5211173                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5211173                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5211173                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5211173                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000494                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000494                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000494                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000494                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76210.485437                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76210.485437                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76210.485437                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76210.485437                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2157                       # number of writebacks
system.cpu1.icache.writebacks::total             2157                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          386                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          386                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          386                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          386                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2189                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2189                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2189                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2189                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    173918500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    173918500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    173918500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    173918500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000420                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000420                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000420                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000420                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79451.119233                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79451.119233                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79451.119233                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79451.119233                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2157                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5208598                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5208598                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2575                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2575                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    196242000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    196242000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5211173                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5211173                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000494                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000494                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76210.485437                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76210.485437                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          386                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          386                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2189                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2189                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    173918500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    173918500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000420                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000420                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79451.119233                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79451.119233                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.981225                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5155825                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2157                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2390.275846                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        344224500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.981225                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999413                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999413                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10424535                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10424535                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9112129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9112129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9112129                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9112129                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2613689                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2613689                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2613689                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2613689                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 255020006554                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 255020006554                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 255020006554                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 255020006554                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11725818                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11725818                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11725818                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11725818                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.222900                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.222900                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.222900                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.222900                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97570.907080                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97570.907080                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97570.907080                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97570.907080                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1770169                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       236698                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            32430                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3192                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.584305                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.153509                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1044768                       # number of writebacks
system.cpu1.dcache.writebacks::total          1044768                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1981827                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1981827                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1981827                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1981827                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       631862                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       631862                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       631862                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       631862                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61505024167                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61505024167                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61505024167                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61505024167                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053886                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053886                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053886                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053886                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97339.330688                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97339.330688                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97339.330688                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97339.330688                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1044768                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8262428                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8262428                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1567773                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1567773                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 127908738500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 127908738500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9830201                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9830201                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.159485                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.159485                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81586.261850                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81586.261850                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1262300                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1262300                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       305473                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       305473                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  27867769500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  27867769500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031075                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031075                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91228.257489                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91228.257489                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       849701                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        849701                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1045916                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1045916                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 127111268054                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 127111268054                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895617                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895617                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.551755                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.551755                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 121531.048434                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 121531.048434                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       719527                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       719527                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       326389                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       326389                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33637254667                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33637254667                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.172181                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.172181                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103058.787726                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103058.787726                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5836500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5836500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.323661                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.323661                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40251.724138                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40251.724138                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3174000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3174000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095982                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095982                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 73813.953488                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73813.953488                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       921500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       921500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.278802                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.278802                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7615.702479                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7615.702479                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          121                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          121                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       802500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       802500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.278802                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.278802                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6632.231405                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6632.231405                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        49000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        49000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        47000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        47000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591861                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591861                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426063                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426063                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35150708500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35150708500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418561                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418561                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82501.199353                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82501.199353                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426063                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426063                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34724645500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34724645500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418561                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418561                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81501.199353                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81501.199353                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.831104                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10758930                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1057806                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.170986                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        344236000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.831104                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.900972                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900972                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26547081                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26547081                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 588972647000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29398663                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5825581                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29147701                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5647912                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5099706                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             352                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           259                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            611                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4025318                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4025318                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16774099                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12624565                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          552                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          552                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50315692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46752444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3148162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100222833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2146802048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1994171072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       278144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    133759616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4275010880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12348364                       # Total snoops (count)
system.tol2bus.snoopTraffic                 102414336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45748066                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.077044                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.268822                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42248827     92.35%     92.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3474910      7.60%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  23264      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1065      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45748066                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66812541779                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23390563476                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25178462220                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1587241729                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3286993                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               943513400000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 126368                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703116                       # Number of bytes of host memory used
host_op_rate                                   126677                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6611.71                       # Real time elapsed on the host
host_tick_rate                               53623130                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   835509763                       # Number of instructions simulated
sim_ops                                     837548772                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.354541                       # Number of seconds simulated
sim_ticks                                354540753000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.832079                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               64330414                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64438620                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4365742                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         75726917                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5594                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          22272                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16678                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77369199                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1695                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           761                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4364072                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  40108162                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10139757                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2820                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      106842340                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           175390843                       # Number of instructions committed
system.cpu0.commit.committedOps             175391468                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    677112171                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.259029                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.220829                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    631698343     93.29%     93.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12122290      1.79%     95.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13150600      1.94%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2241712      0.33%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1026526      0.15%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       943694      0.14%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       224531      0.03%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5564718      0.82%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10139757      1.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    677112171                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10412                       # Number of function calls committed.
system.cpu0.commit.int_insts                174174014                       # Number of committed integer instructions.
system.cpu0.commit.loads                     52407864                       # Number of loads committed
system.cpu0.commit.membars                        981                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1032      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       121604544     69.33%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       52408569     29.88%     99.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1375971      0.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        175391468                       # Class of committed instruction
system.cpu0.commit.refs                      53784634                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  175390843                       # Number of Instructions Simulated
system.cpu0.committedOps                    175391468                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.968792                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.968792                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            507041586                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1715                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            55960729                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             304287923                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                43869505                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                128421620                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4365937                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3653                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10762364                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77369199                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 66692497                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    621591157                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1402141                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     345965005                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                8735214                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.111148                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68502176                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          64336008                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.497012                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         694461012                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.498180                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.806261                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               448434252     64.57%     64.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               166737144     24.01%     88.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                69459212     10.00%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4016265      0.58%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3302218      0.48%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   21405      0.00%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2488751      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     442      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1323      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           694461012                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1628717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4617612                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52349439                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.450935                       # Inst execution rate
system.cpu0.iew.exec_refs                   148445462                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1486119                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               76164679                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             83930230                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2014                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3805102                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2252557                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          280341221                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            146959343                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3799065                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            313891437                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                604478                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            279659527                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4365937                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            280447258                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8755396                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          150401                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1171                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1649                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           45                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31522366                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       875787                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1649                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1404543                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3213069                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                192107930                       # num instructions consuming a value
system.cpu0.iew.wb_count                    231119198                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.750912                       # average fanout of values written-back
system.cpu0.iew.wb_producers                144256098                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.332025                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     231958331                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               390947014                       # number of integer regfile reads
system.cpu0.int_regfile_writes              178129392                       # number of integer regfile writes
system.cpu0.ipc                              0.251966                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.251966                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1298      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            166978091     52.56%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1917      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  259      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     52.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           149037789     46.91%     99.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1670824      0.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             61      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             317690501                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    324                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                647                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   16010752                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.050397                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1379739      8.62%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      8.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              14629760     91.37%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1250      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             333699631                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1348796287                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    231118881                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        385292264                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 280338145                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                317690501                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3076                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      104949756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2944167                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           256                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     65749255                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    694461012                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.457463                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.122497                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          545031285     78.48%     78.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           77070164     11.10%     89.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29241332      4.21%     93.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12481121      1.80%     95.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16872289      2.43%     98.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8392727      1.21%     99.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3212870      0.46%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1309493      0.19%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             849731      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      694461012                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.456393                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4804350                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          500120                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            83930230                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2252557                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    589                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       696089729                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12991778                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              365197098                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            133912501                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12507455                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                51295515                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             137094973                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               328420                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            393642464                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             293402073                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          225636839                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                129382926                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1660177                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4365937                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            144123322                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                91724346                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       393642152                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         96214                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1221                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 57910258                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1211                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   949202998                       # The number of ROB reads
system.cpu0.rob.rob_writes                  581841186                       # The number of ROB writes
system.cpu0.timesIdled                          16944                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  266                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.530901                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11604051                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11658742                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1534292                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21295693                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2898                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12969                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10071                       # Number of indirect misses.
system.cpu1.branchPred.lookups               23348772                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          323                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           464                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1533793                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10985285                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2615132                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2605                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37250390                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            47565975                       # Number of instructions committed
system.cpu1.commit.committedOps              47566760                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    140915421                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.337555                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.291277                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    124923691     88.65%     88.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7044126      5.00%     93.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3542786      2.51%     96.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       986837      0.70%     96.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       687226      0.49%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       463908      0.33%     97.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        74954      0.05%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       576761      0.41%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2615132      1.86%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    140915421                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4162                       # Number of function calls committed.
system.cpu1.commit.int_insts                 46350631                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10875975                       # Number of loads committed
system.cpu1.commit.membars                       1149                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1149      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35235060     74.07%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10876439     22.87%     96.94% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1453872      3.06%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         47566760                       # Class of committed instruction
system.cpu1.commit.refs                      12330311                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   47565975                       # Number of Instructions Simulated
system.cpu1.committedOps                     47566760                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.093240                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.093240                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             90542928                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  515                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10248061                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              93530005                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11773008                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40440274                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1546536                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1674                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2548962                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   23348772                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13027490                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    131856400                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               373613                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     107014963                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3094070                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.158692                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13448273                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11606949                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.727335                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         146851708                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.728739                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.131955                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                84937392     57.84%     57.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35546364     24.21%     82.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16563512     11.28%     93.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5417453      3.69%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2100750      1.43%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   30682      0.02%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2254997      1.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      52      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     506      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           146851708                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         281292                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1687832                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14952399                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.474207                       # Inst execution rate
system.cpu1.iew.exec_refs                    18230119                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1623702                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               49686536                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19811139                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1577                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1912203                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2367818                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           84618792                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16606417                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1348696                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             69771432                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                297797                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             18792047                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1546536                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             19312540                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       173849                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           81909                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          161                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12585                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8935164                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       913482                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12585                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1046980                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        640852                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 53427993                       # num instructions consuming a value
system.cpu1.iew.wb_count                     66950442                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.734316                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 39233054                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.455033                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      67332199                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                91803325                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50759091                       # number of integer regfile writes
system.cpu1.ipc                              0.323286                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.323286                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1339      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52310745     73.55%     73.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1602      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     73.56% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17135640     24.09%     97.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1670642      2.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              71120128                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     403633                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005675                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 163463     40.50%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     40.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                240143     59.50%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   27      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              71522422                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         289572650                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     66950442                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        121683388                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  84615869                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 71120128                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2923                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       37052032                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            77053                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           318                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     24346311                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    146851708                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.484299                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.039759                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          109468405     74.54%     74.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18764727     12.78%     87.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10672782      7.27%     94.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3699018      2.52%     97.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2647007      1.80%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             844321      0.57%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             377583      0.26%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             185268      0.13%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             192597      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      146851708                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.483373                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3629208                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1002512                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19811139                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2367818                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    190                       # number of misc regfile reads
system.cpu1.numCycles                       147133000                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   561835738                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               74984601                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35129417                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3470451                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13624061                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              11341474                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               248787                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            122212716                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              90282847                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67979554                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40487917                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1666256                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1546536                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16163353                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32850137                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       122212716                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         45240                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1173                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9119522                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1170                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   223117062                       # The number of ROB reads
system.cpu1.rob.rob_writes                  175577616                       # The number of ROB writes
system.cpu1.timesIdled                           2701                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         20596280                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3003897                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            25557177                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              37131                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               9174565                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     26365246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      52654940                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       276008                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        72126                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13863147                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10735137                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27724599                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10807263                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           26284276                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       534945                       # Transaction distribution
system.membus.trans_dist::WritebackClean            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25755154                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1806                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            449                       # Transaction distribution
system.membus.trans_dist::ReadExReq             78304                       # Transaction distribution
system.membus.trans_dist::ReadExResp            78303                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      26284276                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     79017519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               79017519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1721441920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1721441920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1380                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          26364835                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                26364835    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            26364835                       # Request fanout histogram
system.membus.respLayer1.occupancy       135465839526                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             38.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         60117889242                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   354540753000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   354540753000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    382111617.647059                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   98473443.839813                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        68500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    412353000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   348044855500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6495897500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     66675464                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66675464                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     66675464                       # number of overall hits
system.cpu0.icache.overall_hits::total       66675464                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17033                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17033                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17033                       # number of overall misses
system.cpu0.icache.overall_misses::total        17033                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1292987500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1292987500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1292987500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1292987500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     66692497                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66692497                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     66692497                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66692497                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000255                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000255                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000255                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000255                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75910.732108                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75910.732108                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75910.732108                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75910.732108                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1816                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.061224                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15375                       # number of writebacks
system.cpu0.icache.writebacks::total            15375                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1658                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1658                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1658                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1658                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15375                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15375                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15375                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15375                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1180032500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1180032500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1180032500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1180032500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76750.081301                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76750.081301                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76750.081301                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76750.081301                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15375                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     66675464                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66675464                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17033                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17033                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1292987500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1292987500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     66692497                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66692497                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000255                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000255                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75910.732108                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75910.732108                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1658                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1658                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15375                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15375                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1180032500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1180032500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76750.081301                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76750.081301                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66691112                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15407                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4328.624132                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        133400369                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       133400369                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     47213973                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47213973                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     47213973                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47213973                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23565780                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23565780                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23565780                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23565780                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1833893122407                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1833893122407                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1833893122407                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1833893122407                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     70779753                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     70779753                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     70779753                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     70779753                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.332945                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.332945                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.332945                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.332945                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77820.174949                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77820.174949                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77820.174949                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77820.174949                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    380706664                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       328836                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8988504                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4639                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.354842                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.885105                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12669702                       # number of writebacks
system.cpu0.dcache.writebacks::total         12669702                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10893887                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10893887                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10893887                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10893887                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12671893                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12671893                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12671893                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12671893                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1047710057126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1047710057126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1047710057126                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1047710057126                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.179033                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.179033                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.179033                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.179033                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82679.837742                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82679.837742                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82679.837742                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82679.837742                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12669700                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     46434769                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       46434769                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22969736                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22969736                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1787481524500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1787481524500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     69404505                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     69404505                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.330955                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.330955                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77818.984271                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77818.984271                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10343712                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10343712                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12626024                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12626024                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1043440660000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1043440660000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.181919                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.181919                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82642.062141                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82642.062141                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       779204                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779204                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       596044                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       596044                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  46411597907                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  46411597907                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1375248                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1375248                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.433408                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.433408                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77866.060068                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77866.060068                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       550175                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       550175                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45869                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45869                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4269397126                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4269397126                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033353                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033353                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 93078.051102                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 93078.051102                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          702                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          702                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          154                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6332500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6332500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.179907                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.179907                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41120.129870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41120.129870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          144                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       209000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       209000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011682                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011682                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        20900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        20900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          522                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          522                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          234                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          234                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1087000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1087000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          756                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          756                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.309524                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.309524                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4645.299145                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4645.299145                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          234                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          234                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       853000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       853000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.309524                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.309524                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3645.299145                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3645.299145                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          103                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          103                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       419000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       419000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          761                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          761                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.135348                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.135348                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4067.961165                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4067.961165                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          101                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          101                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       316000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       316000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.132720                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.132720                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3128.712871                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3128.712871                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998407                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           59890539                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12670539                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.726755                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998407                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999950                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999950                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        154234759                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       154234759                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1288                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2773132                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 244                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              157822                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2932486                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1288                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2773132                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                244                       # number of overall hits
system.l2.overall_hits::.cpu1.data             157822                       # number of overall hits
system.l2.overall_hits::total                 2932486                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14087                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9894873                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2395                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            994337                       # number of demand (read+write) misses
system.l2.demand_misses::total               10905692                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14087                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9894873                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2395                       # number of overall misses
system.l2.overall_misses::.cpu1.data           994337                       # number of overall misses
system.l2.overall_misses::total              10905692                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1141351500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 992008794021                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    208172495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 108205876627                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1101564194643                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1141351500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 992008794021                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    208172495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 108205876627                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1101564194643                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15375                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12668005                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2639                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1152159                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13838178                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15375                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12668005                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2639                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1152159                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13838178                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.916228                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.781092                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.907541                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.863021                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.788087                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.916228                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.781092                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.907541                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.863021                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.788087                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81021.615674                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100254.828336                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86919.622129                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108822.136385                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101008.188627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81021.615674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100254.828336                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86919.622129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108822.136385                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101008.188627                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2052571                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     87233                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.529754                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  15381680                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              534944                       # number of writebacks
system.l2.writebacks::total                    534944                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         299921                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11107                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              311037                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        299921                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11107                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             311037                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9594952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       983230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10594655                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9594952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       983230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     15861523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         26456178                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1000329500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 878581677850                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    183990497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  97663419328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 977429417175                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1000329500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 878581677850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    183990497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  97663419328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1540418689284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2517848106459                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.915902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.757416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.906025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.853380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.765611                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.915902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.757416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.906025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.853380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.911825                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71036.038915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91567.073796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76951.274362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99329.169501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92256.842453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71036.038915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91567.073796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76951.274362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99329.169501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97116.694865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95170.515804                       # average overall mshr miss latency
system.l2.replacements                       36961723                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       624467                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           624467                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       624468                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       624468                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     12947401                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12947401                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            6                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              6                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     12947407                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12947407                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     15861523                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       15861523                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1540418689284                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1540418689284                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97116.694865                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97116.694865                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             214                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  230                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           660                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           187                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                847                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4658000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1146000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5804000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          874                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          203                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1077                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.755149                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.921182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.786444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7057.575758                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6128.342246                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6852.420307                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              17                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          649                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          181                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           830                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     13429500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3841500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17271000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.742563                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.891626                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.770659                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20692.604006                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21223.756906                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20808.433735                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        64000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        64000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.965517                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.969697                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        16000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         2000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       553000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       613500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.965517                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.939394                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19790.322581                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             3826                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1547                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5373                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          40650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          38001                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               78651                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4107242500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3911429499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8018671999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39548                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             84024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.913976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.960883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.936054                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101039.175892                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102929.646562                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101952.575288                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          188                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          163                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              351                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        40462                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        37838                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          78300                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3693848500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3524777999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7218626499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.909749                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.956761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.931877                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91291.792299                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93154.447883                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92191.909310                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           244                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14087                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1141351500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    208172495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1349523995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15375                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2639                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18014                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.916228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.907541                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.914955                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81021.615674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86919.622129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81878.655200                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16473                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1000329500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    183990497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1184319997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.915902                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.906025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.914455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71036.038915                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76951.274362                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71894.615249                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2769306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       156275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2925581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      9854223                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       956336                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10810559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 987901551521                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 104294447128                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1092195998649                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12623529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1112611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13736140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.780623                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.859542                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.787016                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100251.592796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109056.280562                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101030.483128                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       299733                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10944                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       310677                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9554490                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       945392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10499882                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 874887829350                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  94138641329                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 969026470679                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.756879                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.849706                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.764398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91568.239576                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99576.304146                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92289.272458                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    42874602                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  36961787                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.159971                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.472169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.026984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       15.735353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.126253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.631089                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.382378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.245865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.353611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 256252275                       # Number of tag accesses
system.l2.tags.data_accesses                256252275                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        901248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     614366208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        153024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      62931776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1008852800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1687205056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       901248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       153024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1054272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34236480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34236480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9599472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         983309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     15763325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            26362579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       534945                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             534945                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2542015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1732850745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           431612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        177502235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2845519990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4758846597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2542015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       431612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2973627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       96565711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             96565711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       96565711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2542015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1732850745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          431612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       177502235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2845519990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4855412309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    505648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9532249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    973255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  15739757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019225488750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30935                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30935                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            38706233                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             476580                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    26362579                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     534951                       # Number of write requests accepted
system.mem_ctrls.readBursts                  26362579                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   534951                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 100845                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29303                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            894243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            890505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            858149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            867799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3370931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4770908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3249509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2515001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1799628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1569894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1126747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           865145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           839684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           859858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           889262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           894471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23396                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1084781702899                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               131308670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1577189215399                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41306.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60056.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 22371030                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  428991                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              26362579                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               534951                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2829098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3140019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2648429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2037307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1553824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1392527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1280981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1200713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1135579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1094762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1216391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2534080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1328009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 892573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 762555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 601529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 405031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 192592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  13406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3967359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    431.801157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   245.404769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.416695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1244582     31.37%     31.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       757261     19.09%     50.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       294975      7.44%     57.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       188918      4.76%     62.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       148726      3.75%     66.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       131208      3.31%     69.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       128211      3.23%     72.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       128224      3.23%     76.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       945254     23.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3967359                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     848.931178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    177.674631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  18151.843703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30919     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-819199           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30935                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.345466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.324592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.861806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            25948     83.88%     83.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              963      3.11%     86.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2826      9.14%     96.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              831      2.69%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              277      0.90%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               73      0.24%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30935                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1680750976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6454080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32361408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1687205056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34236864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4740.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        91.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4758.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        37.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    37.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  354540678000                       # Total gap between requests
system.mem_ctrls.avgGap                      13181.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       901248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    610063936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       153024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     62288320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1007344448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32361408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2542015.247539117467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1720715970.837913751602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 431611.877351656673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 175687334.877409726381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2841265607.623956203461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 91276976.556768357754                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9599472                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       983309                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     15763325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       534951                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    417917025                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 480048461911                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     84695065                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  56856986383                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1039781155015                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8703164787054                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29677.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50007.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35422.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57822.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65962.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16269087.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10520547240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5591803470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         63151079460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1282741920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27987017760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     156647856000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4229664960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       269410710810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        759.886441                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9467863774                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11838840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 333234049226                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          17806403160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9464323935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        124357701300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1356735420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27987017760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     160232160210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1211303520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       342415645305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        965.800525                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1711277819                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11838840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 340990635181                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                322                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1734409466.049383                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3503033910.267766                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          162    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        68000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   9380015000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    73566419500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 280974333500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13024693                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13024693                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13024693                       # number of overall hits
system.cpu1.icache.overall_hits::total       13024693                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2797                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2797                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2797                       # number of overall misses
system.cpu1.icache.overall_misses::total         2797                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    227020500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    227020500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    227020500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    227020500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13027490                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13027490                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13027490                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13027490                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000215                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000215                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000215                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000215                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 81165.713264                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81165.713264                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 81165.713264                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81165.713264                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2639                       # number of writebacks
system.cpu1.icache.writebacks::total             2639                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          158                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          158                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          158                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          158                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2639                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2639                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2639                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2639                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    215489500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    215489500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    215489500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    215489500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000203                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000203                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000203                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 81655.740811                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 81655.740811                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 81655.740811                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 81655.740811                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2639                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13024693                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13024693                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2797                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2797                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    227020500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    227020500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13027490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13027490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000215                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000215                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 81165.713264                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81165.713264                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          158                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          158                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2639                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2639                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    215489500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    215489500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 81655.740811                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 81655.740811                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13082294                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2671                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4897.901161                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26057619                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26057619                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     12689518                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12689518                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     12689518                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12689518                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4037767                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4037767                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4037767                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4037767                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 331476389974                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 331476389974                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 331476389974                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 331476389974                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16727285                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16727285                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16727285                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16727285                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.241388                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.241388                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.241388                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.241388                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82093.986596                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82093.986596                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82093.986596                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82093.986596                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11726164                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        90467                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           184209                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1121                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.656846                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.702052                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1153886                       # number of writebacks
system.cpu1.dcache.writebacks::total          1153886                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2881744                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2881744                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2881744                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2881744                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1156023                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1156023                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1156023                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1156023                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 112306600483                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 112306600483                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 112306600483                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 112306600483                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.069110                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.069110                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.069110                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.069110                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97149.105583                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97149.105583                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97149.105583                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97149.105583                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1153885                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11823248                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11823248                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3450967                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3450967                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 285437087000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 285437087000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15274215                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15274215                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.225934                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.225934                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82712.204145                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82712.204145                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2334806                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2334806                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1116161                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1116161                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 108300676500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 108300676500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.073075                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.073075                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97029.618935                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97029.618935                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       866270                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        866270                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       586800                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       586800                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  46039302974                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  46039302974                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1453070                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1453070                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.403835                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.403835                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78458.253194                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78458.253194                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       546938                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       546938                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39862                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39862                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4005923983                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4005923983                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027433                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027433                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100494.806658                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100494.806658                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          666                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          666                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12468000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12468000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.186813                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.186813                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 81490.196078                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 81490.196078                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           70                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           70                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           83                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           83                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6799000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6799000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101343                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101343                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 81915.662651                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81915.662651                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          582                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          582                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          217                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          217                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1669000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1669000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.271589                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.271589                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7691.244240                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7691.244240                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          217                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          217                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1452000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1452000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.271589                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.271589                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6691.244240                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6691.244240                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          300                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            300                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          164                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          164                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       973500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       973500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.353448                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.353448                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5935.975610                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5935.975610                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          164                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          164                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       809500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       809500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.353448                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.353448                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4935.975610                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4935.975610                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.086696                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           13851507                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1155761                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.984750                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.086696                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971459                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971459                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34614468                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34614468                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 354540753000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13760052                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1159412                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13217132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        36426779                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         28594674                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2038                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           451                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            84206                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           84206                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18014                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13742038                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     38010826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3462769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41527637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1968000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1621613248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       337792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    147586880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1771505920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        65563858                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34625664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         79420602                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.140484                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.350092                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               68335436     86.04%     86.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11013040     13.87%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  72126      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           79420602                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27721497733                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19008212829                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23068488                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1736221511                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3961494                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
