// Seed: 1500581423
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    output uwire id_2,
    output supply0 id_3,
    output tri1 id_4,
    output wand id_5,
    input tri1 id_6,
    output wor id_7,
    input wor id_8,
    output uwire id_9,
    input tri0 id_10,
    input supply0 id_11,
    input tri1 id_12,
    input supply1 id_13,
    input uwire id_14,
    input uwire id_15,
    input uwire id_16,
    input wand id_17,
    input uwire id_18,
    input supply1 id_19,
    input uwire id_20,
    output tri id_21,
    input wand id_22
);
  assign module_1.id_6 = 0;
  assign id_5 = "" ? id_0 : 1'd0;
endmodule
module module_1 #(
    parameter id_6 = 32'd97,
    parameter id_7 = 32'd96
) (
    input supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    input wor id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_0,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_1,
      id_2,
      id_3
  );
  defparam id_6.id_7 = 1;
endmodule
