// Seed: 670147680
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input supply0 id_2,
    input tri id_3,
    input uwire id_4
);
  supply0 id_6 = -1'h0;
  not primCall (id_1, id_3);
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd21,
    parameter id_2 = 32'd70
) (
    _id_1,
    _id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout reg id_3;
  input wire _id_2;
  inout wire _id_1;
  logic [{  -1  ,  -1  ,  1 'b0 ,  id_1  } : 1 'b0] id_5;
  logic id_6;
  logic [7:0][(  (  id_1  )  ) : -1] id_7;
  wire [!  id_2 : 1] id_8;
  wire id_9;
  ;
  generate
    assign id_7[1] = 1;
  endgenerate
  initial begin : LABEL_0
    id_3 <= id_9;
    $clog2(8);
    ;
  end
  logic [-1 : id_2] id_10;
  module_0 modCall_1 (
      id_4,
      id_10
  );
endmodule
