Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Jan  4 17:27:25 2022
| Host         : tennin running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_utilization -file /home/li/Hls-and-bambu/bambuhls/HLS_output//Synthesis/vivado_flow_9/post_route_util.rpt -hierarchical -hierarchical_percentages
| Design       : myproject
| Device       : 7vx690tffg1930-3
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------+-----------------------------------+------------+------------+----------+----------+------------+----------+----------+--------------+
|                     Instance                    |               Module              | Total LUTs | Logic LUTs |  LUTRAMs |   SRLs   |     FFs    |  RAMB36  |  RAMB18  | DSP48 Blocks |
+-------------------------------------------------+-----------------------------------+------------+------------+----------+----------+------------+----------+----------+--------------+
| myproject                                       |                             (top) | 281(0.06%) | 281(0.06%) | 0(0.00%) | 0(0.00%) | 232(0.03%) | 1(0.07%) | 0(0.00%) |     4(0.11%) |
|   (myproject)                                   |                             (top) |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|   _myproject_i0                                 |                        _myproject | 281(0.06%) | 281(0.06%) | 0(0.00%) | 0(0.00%) | 232(0.03%) | 1(0.07%) | 0(0.00%) |     4(0.11%) |
|     (_myproject_i0)                             |                        _myproject |   1(0.01%) |   1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|     Controller_i                                |              controller_myproject | 104(0.02%) | 104(0.02%) | 0(0.00%) | 0(0.00%) |  19(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|     Datapath_i                                  |                datapath_myproject | 176(0.04%) | 176(0.04%) | 0(0.00%) | 0(0.00%) | 210(0.02%) | 1(0.07%) | 0(0.00%) |     4(0.11%) |
|       MUX_0_ARRAY_1D_STD_BRAM_NN_SDS_1_i0_0_0_0 |                          MUX_GATE |  12(0.01%) |  12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       MUX_4_ARRAY_1D_STD_BRAM_NN_SDS_1_i1_0_0_0 |                        MUX_GATE_0 |  12(0.01%) |  12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       array_423023_0                            |          ARRAY_1D_STD_BRAM_NN_SDS |  64(0.01%) |  64(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 1(0.07%) | 0(0.00%) |     0(0.00%) |
|         ARRAY_1D_STD_BRAM_NN_instance           |     ARRAY_1D_STD_BRAM_NN_SDS_BASE |  64(0.01%) |  64(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 1(0.07%) | 0(0.00%) |     0(0.00%) |
|       fu_myproject_422558_422664                |                widen_mult_expr_FU |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     1(0.03%) |
|         m1                                      |                   mult_expr_FU_22 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     1(0.03%) |
|       fu_myproject_422558_422675                |              widen_mult_expr_FU_1 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     1(0.03%) |
|         m1                                      |                   mult_expr_FU_21 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     1(0.03%) |
|       fu_myproject_422558_422686                |              widen_mult_expr_FU_2 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     1(0.03%) |
|         m1                                      |                   mult_expr_FU_20 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     1(0.03%) |
|       fu_myproject_422558_422697                |              widen_mult_expr_FU_3 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     1(0.03%) |
|         m1                                      |                      mult_expr_FU |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     1(0.03%) |
|       fu_myproject_422558_422703                |                   ui_plus_expr_FU |  27(0.01%) |  27(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       fu_myproject_422558_423137                |   ui_plus_expr_FU__parameterized0 |   8(0.01%) |   8(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       fu_myproject_422558_423143                | ui_plus_expr_FU__parameterized0_4 |   8(0.01%) |   8(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       fu_myproject_422558_423149                | ui_plus_expr_FU__parameterized0_5 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       fu_myproject_422558_423155                | ui_plus_expr_FU__parameterized0_6 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       fu_myproject_422558_423158                |                 ui_plus_expr_FU_7 |  27(0.01%) |  27(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       fu_myproject_422558_423376                |                     ui_eq_expr_FU |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       fu_myproject_422558_423409                |                   ui_eq_expr_FU_8 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       reg_1                                     |       register_SE__parameterized0 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |  16(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       reg_10                                    |       register_SE__parameterized1 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |  16(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       reg_11                                    |     register_SE__parameterized1_9 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |  32(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       reg_15                                    |                      register_STD |  22(0.01%) |  22(0.01%) | 0(0.00%) | 0(0.00%) |   5(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       reg_16                                    |                       register_SE |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   4(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       reg_2                                     |    register_SE__parameterized0_10 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |  16(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       reg_20                                    |                    register_SE_11 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   1(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       reg_21                                    |       register_SE__parameterized2 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   1(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       reg_3                                     |    register_SE__parameterized0_12 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |  16(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       reg_33                                    |                    register_SE_13 |   4(0.01%) |   4(0.01%) | 0(0.00%) | 0(0.00%) |   5(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       reg_34                                    |    register_SE__parameterized2_14 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   1(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       reg_35                                    |      register_STD__parameterized1 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |  16(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       reg_36                                    |   register_STD__parameterized1_15 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |  16(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       reg_4                                     |    register_SE__parameterized0_16 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |  16(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       reg_5                                     |    register_SE__parameterized1_17 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |  32(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       reg_7                                     |    register_SE__parameterized1_18 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   1(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|       reg_9                                     |    register_SE__parameterized1_19 |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |  16(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|     done_delayed_REG                            |                       flipflop_AR |   0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   3(0.01%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
+-------------------------------------------------+-----------------------------------+------------+------------+----------+----------+------------+----------+----------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


