--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml alu.twx alu.ncd -o alu.twr alu.pcf -ucf alu.ucf

Design file:              alu.ncd
Physical constraint file: alu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    7.274(R)|   -1.464(R)|clk_BUFGP         |   0.000|
sw<0>       |   11.015(R)|   -0.456(R)|clk_BUFGP         |   0.000|
sw<1>       |   10.353(R)|   -0.256(R)|clk_BUFGP         |   0.000|
sw<2>       |   11.350(R)|   -0.218(R)|clk_BUFGP         |   0.000|
sw<3>       |   11.047(R)|   -0.509(R)|clk_BUFGP         |   0.000|
sw<4>       |    2.280(R)|    0.322(R)|clk_BUFGP         |   0.000|
sw<5>       |    3.295(R)|   -0.959(R)|clk_BUFGP         |   0.000|
sw<6>       |    3.269(R)|   -0.896(R)|clk_BUFGP         |   0.000|
sw<7>       |    2.254(R)|    0.459(R)|clk_BUFGP         |   0.000|
sw<8>       |    2.955(R)|   -0.456(R)|clk_BUFGP         |   0.000|
sw<9>       |    4.846(R)|    0.445(R)|clk_BUFGP         |   0.000|
sw<10>      |    1.905(R)|    0.911(R)|clk_BUFGP         |   0.000|
sw<11>      |    1.848(R)|    1.047(R)|clk_BUFGP         |   0.000|
sw<12>      |    1.766(R)|    0.469(R)|clk_BUFGP         |   0.000|
sw<13>      |    1.486(R)|    0.172(R)|clk_BUFGP         |   0.000|
sw<14>      |    2.420(R)|    0.259(R)|clk_BUFGP         |   0.000|
sw<15>      |    1.846(R)|    0.513(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
l<0>        |    9.031(R)|clk_BUFGP         |   0.000|
l<1>        |    8.985(R)|clk_BUFGP         |   0.000|
l<2>        |    9.986(R)|clk_BUFGP         |   0.000|
l<3>        |    9.248(R)|clk_BUFGP         |   0.000|
l<4>        |    9.859(R)|clk_BUFGP         |   0.000|
l<5>        |   10.536(R)|clk_BUFGP         |   0.000|
l<6>        |    9.540(R)|clk_BUFGP         |   0.000|
l<7>        |   10.253(R)|clk_BUFGP         |   0.000|
l<8>        |    9.937(R)|clk_BUFGP         |   0.000|
l<9>        |    9.817(R)|clk_BUFGP         |   0.000|
l<10>       |   10.220(R)|clk_BUFGP         |   0.000|
l<11>       |   10.676(R)|clk_BUFGP         |   0.000|
l<12>       |   10.125(R)|clk_BUFGP         |   0.000|
l<13>       |   10.158(R)|clk_BUFGP         |   0.000|
l<14>       |   10.216(R)|clk_BUFGP         |   0.000|
l<15>       |    9.830(R)|clk_BUFGP         |   0.000|
seg<0>      |   10.357(R)|clk_BUFGP         |   0.000|
seg<2>      |    9.268(R)|clk_BUFGP         |   0.000|
seg<3>      |   10.636(R)|clk_BUFGP         |   0.000|
seg<4>      |   10.021(R)|clk_BUFGP         |   0.000|
seg<5>      |   11.546(R)|clk_BUFGP         |   0.000|
seg<6>      |   10.959(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.465|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct 16 00:37:23 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



