\hypertarget{union__hw__cmt__dma}{}\section{\+\_\+hw\+\_\+cmt\+\_\+dma Union Reference}
\label{union__hw__cmt__dma}\index{\+\_\+hw\+\_\+cmt\+\_\+dma@{\+\_\+hw\+\_\+cmt\+\_\+dma}}


H\+W\+\_\+\+C\+M\+T\+\_\+\+D\+MA -\/ C\+MT Direct Memory Access Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+cmt.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__cmt__dma_1_1__hw__cmt__dma__bitfields}{\+\_\+hw\+\_\+cmt\+\_\+dma\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__cmt__dma_a2b9aa48dc1296296c8eaa345d59b530a}{}\label{union__hw__cmt__dma_a2b9aa48dc1296296c8eaa345d59b530a}

\item 
struct \hyperlink{struct__hw__cmt__dma_1_1__hw__cmt__dma__bitfields}{\+\_\+hw\+\_\+cmt\+\_\+dma\+::\+\_\+hw\+\_\+cmt\+\_\+dma\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__cmt__dma_abc62b9b29a12e32ba5251253ab6e8604}{}\label{union__hw__cmt__dma_abc62b9b29a12e32ba5251253ab6e8604}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+M\+T\+\_\+\+D\+MA -\/ C\+MT Direct Memory Access Register (RW) 

Reset value\+: 0x00U

This register is used to enable/disable direct memory access (D\+MA). 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+cmt.\+h\end{DoxyCompactItemize}
