<div id="pf10c" class="pf w0 h0" data-page-no="10c"><div class="pc pc10c w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg10c.png"/><div class="t m0 x21 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">RCM_SRS1 field descriptions</div><div class="t m0 x12c h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y1a7 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x91 h7 y1a8 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y2b4 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x91 h7 y1aa ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y2b4 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1aa ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y103c ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 xb9 h7 y1ac ff2 fs4 fc0 sc0 ls0">SACKERR</div><div class="t m0 x83 h7 y103c ff2 fs4 fc0 sc0 ls0 ws0">Stop Mode Acknowledge Error Reset</div><div class="t m0 x83 h7 y17d2 ff2 fs4 fc0 sc0 ls0 ws0">Indicates that after an attempt to enter Stop mode, a reset has been caused by a failure of one or more</div><div class="t m0 x83 h7 y17d3 ff2 fs4 fc0 sc0 ls0 ws0">peripherals to acknowledge within approximately one second to enter stop mode.</div><div class="t m0 x83 h7 y17d4 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Reset not caused by peripheral failure to acknowledge attempt to enter stop mode</div><div class="t m0 x83 h7 y47f ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Reset caused by peripheral failure to acknowledge attempt to enter stop mode</div><div class="t m0 x97 h7 y266 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x91 h7 y267 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y266 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y267 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y17d5 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x91 h7 y269 ff2 fs4 fc0 sc0 ls0">MDM_AP</div><div class="t m0 x83 h7 y17d5 ff2 fs4 fc0 sc0 ls0 ws0">MDM-AP System Reset Request</div><div class="t m0 x83 h7 y17d6 ff2 fs4 fc0 sc0 ls0 ws0">Indicates a reset has been caused by the host debugger system setting of the System Reset Request bit</div><div class="t m0 x83 h7 y132a ff2 fs4 fc0 sc0 ls0 ws0">in the MDM-AP Control Register.</div><div class="t m0 x83 h7 y1669 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Reset not caused by host debugger system setting of the System Reset Request bit</div><div class="t m0 x83 h7 y17d7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Reset caused by host debugger system setting of the System Reset Request bit</div><div class="t m0 x97 h7 y12ce ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x8b h7 y12cf ff2 fs4 fc0 sc0 ls0">SW</div><div class="t m0 x83 h7 y12ce ff2 fs4 fc0 sc0 ls0">Software</div><div class="t m0 x83 h7 y17d8 ff2 fs4 fc0 sc0 ls0 ws0">Indicates a reset has been caused by software setting of SYSRESETREQ bit in Application Interrupt and</div><div class="t m0 x83 h7 y96d ff2 fs4 fc0 sc0 ls0 ws0">Reset Control Register in the ARM core.</div><div class="t m0 x83 h7 y273 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Reset not caused by software setting of SYSRESETREQ bit</div><div class="t m0 x83 h7 y17d9 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Reset caused by software setting of SYSRESETREQ bit</div><div class="t m0 x97 h7 y17da ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x50 h7 y12d3 ff2 fs4 fc0 sc0 ls0">LOCKUP</div><div class="t m0 x83 h7 y17da ff2 fs4 fc0 sc0 ls0 ws0">Core Lockup</div><div class="t m0 x83 h7 y1594 ff2 fs4 fc0 sc0 ls0 ws0">Indicates a reset has been caused by the ARM core indication of a LOCKUP event.</div><div class="t m0 x83 h7 y904 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Reset not caused by core LOCKUP event</div><div class="t m0 x83 h7 y11a2 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Reset caused by core LOCKUP event</div><div class="t m0 x97 h7 y1595 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x91 h7 y1596 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1595 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1596 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x9 h1b y17db ff1 fsc fc0 sc0 ls0 ws0">16.2.3<span class="_ _b"> </span>Reset Pin Filter Control register (RCM_RPFC)</div><div class="t m0 x10e h8 y17dc ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y17dd ff3 fs5 fc0 sc0 ls0 ws0">The reset values of bits 2-0 are for Chip POR only. They are</div><div class="t m0 x3e hf y17de ff3 fs5 fc0 sc0 ls0 ws0">unaffected by other reset types.</div><div class="t m0 x10e h8 y17df ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y17e0 ff3 fs5 fc0 sc0 ls0 ws0">The bus clock filter is reset when disabled or when entering</div><div class="t m0 x3e hf y17e1 ff3 fs5 fc0 sc0 ls0 ws0">stop mode. The LPO filter is reset when disabled .</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Reset memory map and register descriptions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">268<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
