report F: 
[0][Po]: y1_po, fanout size: 0, inv0: 0 , 0x18ab450
  [1][And]: y1, fanout size: 1, inv0: 0 , inv1: 0 , 0x18ab2a0
    [2][And]: g1, fanout size: 1, inv0: 0 , inv1: 0 , 0x18aafb0
      [3][Pi]: a, fanout size: 2, 0x18aac30
      [3][Pi]: b, fanout size: 2, 0x18aac90
    [2][Xor]: g2, fanout size: 1, inv0: 0 , inv1: 0 , 0x18ab0d0
      [3][Pi]: a, fanout size: 2, 0x18aac30 (*)
      [3][Pi]: c, fanout size: 2, 0x18aad30
[0][Po]: y2_po, fanout size: 0, inv0: 0 , 0x18ab510
  [1][Or]: y2, fanout size: 1, inv0: 0 , inv1: 0 , 0x18ab370
    [2][Error]: t_0, fanout size: 1, 0x18aae90
    [2][Nor]: g3, fanout size: 1, inv0: 0 , inv1: 0 , 0x18ab1a0
      [3][Pi]: b, fanout size: 2, 0x18aac90 (*)
      [3][Pi]: c, fanout size: 2, 0x18aad30 (*)
report _dupF: 
[0][Po]: y1_po, fanout size: 0, inv0: 0 , 0x18a8b70
  [1][And]: y1, fanout size: 1, inv0: 0 , inv1: 0 , 0x18a8a90
    [2][And]: g1, fanout size: 1, inv0: 0 , inv1: 0 , 0x18a8850
      [3][Pi]: a, fanout size: 2, 0x18a8710
      [3][Pi]: b, fanout size: 2, 0x18a87b0
    [2][Xor]: g2, fanout size: 1, inv0: 0 , inv1: 0 , 0x18a89d0
      [3][Pi]: a, fanout size: 2, 0x18a8710 (*)
      [3][Pi]: c, fanout size: 2, 0x18a8930
[0][Po]: y2_po, fanout size: 0, inv0: 0 , 0x18a8ef0
  [1][Or]: y2, fanout size: 1, inv0: 0 , inv1: 0 , 0x18a8e10
    [2][Error]: t_0, fanout size: 1, 0x18a8c70
    [2][Nor]: g3, fanout size: 1, inv0: 0 , inv1: 0 , 0x18a8d30
      [3][Pi]: b, fanout size: 2, 0x18a87b0 (*)
      [3][Pi]: c, fanout size: 2, 0x18a8930 (*)
1'b0(1) 1'b1(2) a(3) b(4) g1(5) c(6) g2(7) y1(8) y1_po(9) t_0(10) g3(11) y2(12) y2_po(13) 
1'b0(14) 1'b1(15) b(16) a(17) c(18) g1(19) g2(20) y1(21) y1_po(22) g3(23) g4(24) y2_1(25) y2(26) y2_po(27) 
1'b0(28) 1'b1(29) a(30) b(31) g1(32) c(33) g2(34) y1(35) y1_po(36) t_0(37) g3(38) y2(39) y2_po(40) 
1'b0(41) 1'b1(42) b(43) a(44) c(45) g1(46) g2(47) y1(48) y1_po(49) g3(50) g4(51) y2_1(52) y2(53) y2_po(54) 
1'b0(1) 1'b1(2) a(3) b(4) g1(5) c(6) g2(7) y1(8) y1_po(9) t_0(10) g3(11) y2(12) y2_po(13) 
1'b0(1) 1'b1(2) b(4) a(3) c(6) g1(19) g2(20) y1(21) y1_po(22) g3(23) g4(24) y2_1(25) y2(26) y2_po(27) 
1'b0(1) 1'b1(2) a(3) b(4) g1(32) c(6) g2(34) y1(35) y1_po(36) t_0(37) g3(38) y2(39) y2_po(40) 
1'b0(1) 1'b1(2) b(4) a(3) c(6) g1(46) g2(47) y1(48) y1_po(49) g3(50) g4(51) y2_1(52) y2(53) y2_po(54) 
before addXORconstraint
F: 
y1_po, 0x18ab450
y2_po, 0x18ab510
G: 
y1_po, 0x18ac2f0
y2_po, 0x18ac3b0
XORing: y1_po(0x18ab450) and y1_po(0x18ac2f0)
XORing: y2_po(0x18ab510) and y2_po(0x18ac3b0)
after markON
11111111111111111111111111111111111111111111111111111111111
XORing: y1_po(0x18a8b70) and y1_po(0x18a98e0)
XORing: y2_po(0x18a8ef0) and y2_po(0x18a9d20)
Var: 3, name: a, 0x18aac30
Var: 4, name: b, 0x18aac90
Var: 5, name: g1, 0x18aafb0
Var: 6, name: c, 0x18aad30
Var: 7, name: g2, 0x18ab0d0
Var: 8, name: y1, 0x18ab2a0
Var: 9, name: y1_po, 0x18ab450
Var: 11, name: g3, 0x18ab1a0
Var: 12, name: y2, 0x18ab370
Var: 13, name: y2_po, 0x18ab510
after markOFF
11111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000
UNSAT
[0][And]: w23, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b36d0
  [1][And]: w22, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b3520
    [2][And]: w21, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b32d0
      [3][And]: w18, fanout size: 2, inv0: 0 , inv1: 0 , 0x18b2e90
        [4][Or]: w16, fanout size: 3, inv0: 0 , inv1: 0 , 0x18b2b60
          [5][Pi]: a, fanout size: 6, 0x18aac30
          [5][Or]: w15, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b29f0
            [6][Or]: w14, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b28c0
              [7][And]: w13, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b2720
                [8][Pi]: c, fanout size: 7, 0x18aad30
                [8][Or]: w9, fanout size: 7, inv0: 0 , inv1: 0 , 0x18b20b0
                  [9][Or]: w8, fanout size: 1, inv0: 0 , inv1: 1 , 0x18b1f40
                    [10][Or]: w7, fanout size: 1, inv0: 0 , inv1: 1 , 0x18b1e30
                      [11][Or]: w6, fanout size: 1, inv0: 0 , inv1: 1 , 0x18b1d20
                        [12][And]: w5, fanout size: 2, inv0: 0 , inv1: 0 , 0x18b1bf0
                          [13][Or]: w4, fanout size: 1, inv0: 0 , inv1: 1 , 0x18b1b50
                            [14][And]: w3, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b1a80
                              [15][Or]: w2, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b1980
                                [16][And]: w1, fanout size: 1, inv0: 0 , inv1: 1 , 0x18b1880
                                  [17][Pi]: a, fanout size: 6, 0x18aac30 (*)
                                  [17][Pi]: a, fanout size: 6, 0x18aac30 (*)
                                [16][Pi]: c, fanout size: 7, 0x18aad30 (*)
                              [15][Or]: w0, fanout size: 1, inv0: 1 , inv1: 1 , 0x18aea70
                                [16][Pi]: b, fanout size: 8, 0x18aac90
                                [16][Pi]: c, fanout size: 7, 0x18aad30 (*)
                            [14][Pi]: b, fanout size: 8, 0x18aac90 (*)
                          [13][Pi]: b, fanout size: 8, 0x18aac90 (*)
                        [12][Pi]: c, fanout size: 7, 0x18aad30 (*)
                      [11][Pi]: c, fanout size: 7, 0x18aad30 (*)
                    [10][Pi]: a, fanout size: 6, 0x18aac30 (*)
                  [9][Pi]: b, fanout size: 8, 0x18aac90 (*)
              [7][And]: w11, fanout size: 1, inv0: 1 , inv1: 0 , 0x18b2380
                [8][Pi]: b, fanout size: 8, 0x18aac90 (*)
                [8][Or]: w9, fanout size: 7, inv0: 0 , inv1: 0 , 0x18b20b0 (*)
            [6][Or]: w12, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b2550
              [7][And]: w10, fanout size: 1, inv0: 1 , inv1: 0 , 0x18b2230
                [8][Pi]: b, fanout size: 8, 0x18aac90 (*)
                [8][Or]: w9, fanout size: 7, inv0: 0 , inv1: 0 , 0x18b20b0 (*)
              [7][And]: w5, fanout size: 2, inv0: 0 , inv1: 0 , 0x18b1bf0 (*)
        [4][Or]: w9, fanout size: 7, inv0: 0 , inv1: 0 , 0x18b20b0 (*)
      [3][Or]: w9, fanout size: 7, inv0: 0 , inv1: 0 , 0x18b20b0 (*)
    [2][And]: w20, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b3160
      [3][And]: w17, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b2d40
        [4][Or]: w16, fanout size: 3, inv0: 0 , inv1: 0 , 0x18b2b60 (*)
        [4][Or]: w9, fanout size: 7, inv0: 0 , inv1: 0 , 0x18b20b0 (*)
      [3][And]: w19, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b3000
        [4][Or]: w16, fanout size: 3, inv0: 0 , inv1: 0 , 0x18b2b60 (*)
        [4][Or]: w9, fanout size: 7, inv0: 0 , inv1: 0 , 0x18b20b0 (*)
  [1][And]: w18, fanout size: 2, inv0: 0 , inv1: 0 , 0x18b2e90 (*)
after patching...
_F: 
[0][Po]: y1_po, fanout size: 0, inv0: 0 , 0x18ab450
  [1][And]: y1, fanout size: 1, inv0: 0 , inv1: 0 , 0x18ab2a0
    [2][And]: g1, fanout size: 1, inv0: 0 , inv1: 0 , 0x18aafb0
      [3][Pi]: a, fanout size: 6, 0x18aac30
      [3][Pi]: b, fanout size: 8, 0x18aac90
    [2][Xor]: g2, fanout size: 1, inv0: 0 , inv1: 0 , 0x18ab0d0
      [3][Pi]: a, fanout size: 6, 0x18aac30 (*)
      [3][Pi]: c, fanout size: 7, 0x18aad30
[0][Po]: y2_po, fanout size: 0, inv0: 0 , 0x18ab510
  [1][Or]: y2, fanout size: 1, inv0: 0 , inv1: 0 , 0x18ab370
    [2][Error]: t_0, fanout size: 1, inv0: 0 , 0x18aae90
      [3][And]: w23, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b36d0
        [4][And]: w22, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b3520
          [5][And]: w21, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b32d0
            [6][And]: w18, fanout size: 2, inv0: 0 , inv1: 0 , 0x18b2e90
              [7][Or]: w16, fanout size: 3, inv0: 0 , inv1: 0 , 0x18b2b60
                [8][Pi]: a, fanout size: 6, 0x18aac30 (*)
                [8][Or]: w15, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b29f0
                  [9][Or]: w14, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b28c0
                    [10][And]: w13, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b2720
                      [11][Pi]: c, fanout size: 7, 0x18aad30 (*)
                      [11][Or]: w9, fanout size: 7, inv0: 0 , inv1: 0 , 0x18b20b0
                        [12][Or]: w8, fanout size: 1, inv0: 0 , inv1: 1 , 0x18b1f40
                          [13][Or]: w7, fanout size: 1, inv0: 0 , inv1: 1 , 0x18b1e30
                            [14][Or]: w6, fanout size: 1, inv0: 0 , inv1: 1 , 0x18b1d20
                              [15][And]: w5, fanout size: 2, inv0: 0 , inv1: 0 , 0x18b1bf0
                                [16][Or]: w4, fanout size: 1, inv0: 0 , inv1: 1 , 0x18b1b50
                                  [17][And]: w3, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b1a80
                                    [18][Or]: w2, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b1980
                                      [19][And]: w1, fanout size: 1, inv0: 0 , inv1: 1 , 0x18b1880
                                        [20][Pi]: a, fanout size: 6, 0x18aac30 (*)
                                        [20][Pi]: a, fanout size: 6, 0x18aac30 (*)
                                      [19][Pi]: c, fanout size: 7, 0x18aad30 (*)
                                    [18][Or]: w0, fanout size: 1, inv0: 1 , inv1: 1 , 0x18aea70
                                      [19][Pi]: b, fanout size: 8, 0x18aac90 (*)
                                      [19][Pi]: c, fanout size: 7, 0x18aad30 (*)
                                  [17][Pi]: b, fanout size: 8, 0x18aac90 (*)
                                [16][Pi]: b, fanout size: 8, 0x18aac90 (*)
                              [15][Pi]: c, fanout size: 7, 0x18aad30 (*)
                            [14][Pi]: c, fanout size: 7, 0x18aad30 (*)
                          [13][Pi]: a, fanout size: 6, 0x18aac30 (*)
                        [12][Pi]: b, fanout size: 8, 0x18aac90 (*)
                    [10][And]: w11, fanout size: 1, inv0: 1 , inv1: 0 , 0x18b2380
                      [11][Pi]: b, fanout size: 8, 0x18aac90 (*)
                      [11][Or]: w9, fanout size: 7, inv0: 0 , inv1: 0 , 0x18b20b0 (*)
                  [9][Or]: w12, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b2550
                    [10][And]: w10, fanout size: 1, inv0: 1 , inv1: 0 , 0x18b2230
                      [11][Pi]: b, fanout size: 8, 0x18aac90 (*)
                      [11][Or]: w9, fanout size: 7, inv0: 0 , inv1: 0 , 0x18b20b0 (*)
                    [10][And]: w5, fanout size: 2, inv0: 0 , inv1: 0 , 0x18b1bf0 (*)
              [7][Or]: w9, fanout size: 7, inv0: 0 , inv1: 0 , 0x18b20b0 (*)
            [6][Or]: w9, fanout size: 7, inv0: 0 , inv1: 0 , 0x18b20b0 (*)
          [5][And]: w20, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b3160
            [6][And]: w17, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b2d40
              [7][Or]: w16, fanout size: 3, inv0: 0 , inv1: 0 , 0x18b2b60 (*)
              [7][Or]: w9, fanout size: 7, inv0: 0 , inv1: 0 , 0x18b20b0 (*)
            [6][And]: w19, fanout size: 1, inv0: 0 , inv1: 0 , 0x18b3000
              [7][Or]: w16, fanout size: 3, inv0: 0 , inv1: 0 , 0x18b2b60 (*)
              [7][Or]: w9, fanout size: 7, inv0: 0 , inv1: 0 , 0x18b20b0 (*)
        [4][And]: w18, fanout size: 2, inv0: 0 , inv1: 0 , 0x18b2e90 (*)
    [2][Nor]: g3, fanout size: 1, inv0: 0 , inv1: 0 , 0x18ab1a0
      [3][Pi]: b, fanout size: 8, 0x18aac90 (*)
      [3][Pi]: c, fanout size: 7, 0x18aad30 (*)
_G: 
[0][Po]: y1_po, fanout size: 0, inv0: 0 , 0x18ac2f0
  [1][And]: y1, fanout size: 1, inv0: 0 , inv1: 0 , 0x18ac140
    [2][Pi]: b, fanout size: 3, 0x18abb20
    [2][And]: g2, fanout size: 2, inv0: 0 , inv1: 0 , 0x18abe70
      [3][Pi]: a, fanout size: 2, 0x18abac0
      [3][Inv]: g1, fanout size: 1, inv0: 0 , 0x18abdb0
        [4][Pi]: c, fanout size: 2, 0x18abbc0
[0][Po]: y2_po, fanout size: 0, inv0: 0 , 0x18ac3b0
  [1][Or]: y2, fanout size: 1, inv0: 0 , inv1: 0 , 0x18ac210
    [2][And]: g2, fanout size: 2, inv0: 0 , inv1: 0 , 0x18abe70 (*)
    [2][Or]: y2_1, fanout size: 1, inv0: 0 , inv1: 0 , 0x18ac710
      [3][Nor]: g3, fanout size: 1, inv0: 0 , inv1: 0 , 0x18abf70
        [4][Pi]: a, fanout size: 2, 0x18abac0 (*)
        [4][Pi]: b, fanout size: 3, 0x18abb20 (*)
      [3][And]: g4, fanout size: 1, inv0: 0 , inv1: 0 , 0x18ac070
        [4][Pi]: b, fanout size: 3, 0x18abb20 (*)
        [4][Pi]: c, fanout size: 2, 0x18abbc0 (*)
XORing: y1_po(0x18ab450) and y1_po(0x18ac2f0)
XORing: y2_po(0x18ab510) and y2_po(0x18ac3b0)
UNSAT
