
<!DOCTYPE HTML>
<html lang="zh-hans" >
    <head>
        <meta charset="UTF-8">
        <meta content="text/html; charset=utf-8" http-equiv="Content-Type">
        <title>第2章：HDL设计基础与方法学 · FPGA原理与AI加速应用教程</title>
        <meta http-equiv="X-UA-Compatible" content="IE=edge" />
        <meta name="description" content="">
        <meta name="generator" content="GitBook 3.2.3">
        <meta name="author" content="FPGA教程团队">
        
        
    
    <link rel="stylesheet" href="../gitbook/style.css">

    
            
                
                <link rel="stylesheet" href="../gitbook/gitbook-plugin-expandable-chapters/expandable-chapters.css">
                
            
                
                <link rel="stylesheet" href="../gitbook/gitbook-plugin-search/search.css">
                
            
                
                <link rel="stylesheet" href="../gitbook/gitbook-plugin-back-to-top-button/plugin.css">
                
            
                
                <link rel="stylesheet" href="../gitbook/gitbook-plugin-splitter/splitter.css">
                
            
                
                <link rel="stylesheet" href="../gitbook/gitbook-plugin-highlight/website.css">
                
            
                
                <link rel="stylesheet" href="../gitbook/gitbook-plugin-fontsettings/website.css">
                
            
        

    

    
        
    
        
    
        
    
        
    
        
    
        
    

        
    
    
    <meta name="HandheldFriendly" content="true"/>
    <meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no">
    <meta name="apple-mobile-web-app-capable" content="yes">
    <meta name="apple-mobile-web-app-status-bar-style" content="black">
    <link rel="apple-touch-icon-precomposed" sizes="152x152" href="../gitbook/images/apple-touch-icon-precomposed-152.png">
    <link rel="shortcut icon" href="../gitbook/images/favicon.ico" type="image/x-icon">

    
    <link rel="next" href="chapter3.html" />
    
    
    <link rel="prev" href="chapter1.html" />
    

    </head>
    <body>
        
<div class="book">
    <div class="book-summary">
        
            
<div id="book-search-input" role="search">
    <input type="text" placeholder="输入并搜索" />
</div>

            
                <nav role="navigation">
                


<ul class="summary">
    
    

    

    
        
        
    
        <li class="chapter " data-level="1.1" data-path="../">
            
                <a href="../">
            
                    
                        <b>1.1.</b>
                    
                    介绍
            
                </a>
            

            
        </li>
    

    
        
        <li class="header">第一部分：FPGA基础架构</li>
        
        
    
        <li class="chapter " data-level="2.1" data-path="chapter1.html">
            
                <a href="chapter1.html">
            
                    
                        <b>2.1.</b>
                    
                    第1章：FPGA基础架构与工作原理
            
                </a>
            

            
        </li>
    
        <li class="chapter active" data-level="2.2" data-path="chapter2.html">
            
                <a href="chapter2.html">
            
                    
                        <b>2.2.</b>
                    
                    第2章：HDL设计基础与方法学
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="2.3" data-path="chapter3.html">
            
                <a href="chapter3.html">
            
                    
                        <b>2.3.</b>
                    
                    第3章：时序、时钟与同步
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="2.4" data-path="chapter4.html">
            
                <a href="chapter4.html">
            
                    
                        <b>2.4.</b>
                    
                    第4章：存储器系统与接口设计
            
                </a>
            

            
        </li>
    

    
        
        <li class="header">第二部分：高级设计技术</li>
        
        
    
        <li class="chapter " data-level="3.1" data-path="chapter5.html">
            
                <a href="chapter5.html">
            
                    
                        <b>3.1.</b>
                    
                    第5章：高速I/O与通信
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="3.2" data-path="chapter6.html">
            
                <a href="chapter6.html">
            
                    
                        <b>3.2.</b>
                    
                    第6章：DSP与算术优化
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="3.3" data-path="chapter7.html">
            
                <a href="chapter7.html">
            
                    
                        <b>3.3.</b>
                    
                    第7章：HLS与C到硬件综合
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="3.4" data-path="chapter8.html">
            
                <a href="chapter8.html">
            
                    
                        <b>3.4.</b>
                    
                    第8章：函数式HDL之Haskell/Clash
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="3.5" data-path="chapter9.html">
            
                <a href="chapter9.html">
            
                    
                        <b>3.5.</b>
                    
                    第9章：OCaml/Hardcaml硬件设计
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="3.6" data-path="chapter10.html">
            
                <a href="chapter10.html">
            
                    
                        <b>3.6.</b>
                    
                    第10章：零知识证明加速器
            
                </a>
            

            
        </li>
    

    
        
        <li class="header">第三部分：AI加速实战</li>
        
        
    
        <li class="chapter " data-level="4.1" data-path="chapter11.html">
            
                <a href="chapter11.html">
            
                    
                        <b>4.1.</b>
                    
                    第11章：AI加速器基础
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="4.2" data-path="chapter12.html">
            
                <a href="chapter12.html">
            
                    
                        <b>4.2.</b>
                    
                    第12章：LLM推理加速
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="4.3" data-path="chapter13.html">
            
                <a href="chapter13.html">
            
                    
                        <b>4.3.</b>
                    
                    第13章：视觉与多模态处理
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="4.4" data-path="chapter14.html">
            
                <a href="chapter14.html">
            
                    
                        <b>4.4.</b>
                    
                    第14章：LLM服务基础设施
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="4.5" data-path="chapter15.html">
            
                <a href="chapter15.html">
            
                    
                        <b>4.5.</b>
                    
                    第15章：机器人运动控制与FPGA
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="4.6" data-path="chapter16.html">
            
                <a href="chapter16.html">
            
                    
                        <b>4.6.</b>
                    
                    第16章：激光雷达信号处理与FPGA
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="4.7" data-path="chapter17.html">
            
                <a href="chapter17.html">
            
                    
                        <b>4.7.</b>
                    
                    第17章：毫米波雷达与FPGA
            
                </a>
            

            
        </li>
    

    
        
        <li class="header">第四部分：高级优化与扩展</li>
        
        
    
        <li class="chapter " data-level="5.1" data-path="chapter18.html">
            
                <a href="chapter18.html">
            
                    
                        <b>5.1.</b>
                    
                    第18章：性能分析与优化
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="5.2" data-path="chapter19.html">
            
                <a href="chapter19.html">
            
                    
                        <b>5.2.</b>
                    
                    第19章：功耗优化技术
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="5.3" data-path="chapter20.html">
            
                <a href="chapter20.html">
            
                    
                        <b>5.3.</b>
                    
                    第20章：多FPGA系统与扩展
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="5.4" data-path="chapter21.html">
            
                <a href="chapter21.html">
            
                    
                        <b>5.4.</b>
                    
                    第21章：可靠性与容错设计
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="5.5" data-path="chapter22.html">
            
                <a href="chapter22.html">
            
                    
                        <b>5.5.</b>
                    
                    第22章：未来趋势与新兴技术
            
                </a>
            

            
        </li>
    

    
        
        <li class="divider"></li>
        
        
    
        <li class="chapter " data-level="6.1" data-path="../docs/DEPLOY_README.md">
            
                <span>
            
                    
                        <b>6.1.</b>
                    
                    部署指南
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="6.2" data-path="../docs/GITBOOK_SETUP.md">
            
                <span>
            
                    
                        <b>6.2.</b>
                    
                    安装说明
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="6.3" data-path="../docs/CONVERSION_SUMMARY.md">
            
                <span>
            
                    
                        <b>6.3.</b>
                    
                    转换总结
            
                </a>
            

            
        </li>
    

    

    <li class="divider"></li>

    <li>
        <a href="https://www.gitbook.com" target="blank" class="gitbook-link">
            本书使用 GitBook 发布
        </a>
    </li>
</ul>


                </nav>
            
        
    </div>

    <div class="book-body">
        
            <div class="body-inner">
                
                    

<div class="book-header" role="navigation">
    

    <!-- Title -->
    <h1>
        <i class="fa fa-circle-o-notch fa-spin"></i>
        <a href=".." >第2章：HDL设计基础与方法学</a>
    </h1>
</div>




                    <div class="page-wrapper" tabindex="-1" role="main">
                        <div class="page-inner">
                            
<div id="book-search-results">
    <div class="search-noresults">
    
                                <section class="normal markdown-section">
                                
                                <h1 id="&#x7B2C;&#x4E8C;&#x7AE0;&#xFF1A;hdl&#x8BBE;&#x8BA1;&#x57FA;&#x7840;&#x4E0E;&#x65B9;&#x6CD5;&#x5B66;">&#x7B2C;&#x4E8C;&#x7AE0;&#xFF1A;HDL&#x8BBE;&#x8BA1;&#x57FA;&#x7840;&#x4E0E;&#x65B9;&#x6CD5;&#x5B66;</h1>
<p>&#x672C;&#x7AE0;&#x5C06;&#x7CFB;&#x7EDF;&#x4ECB;&#x7ECD;&#x786C;&#x4EF6;&#x63CF;&#x8FF0;&#x8BED;&#x8A00;&#xFF08;HDL&#xFF09;&#x7684;&#x6838;&#x5FC3;&#x6982;&#x5FF5;&#x548C;&#x8BBE;&#x8BA1;&#x65B9;&#x6CD5;&#xFF0C;&#x91CD;&#x70B9;&#x5173;&#x6CE8;&#x53EF;&#x7EFC;&#x5408;&#x7684;RTL&#x8BBE;&#x8BA1;&#x3002;&#x5B66;&#x4E60;&#x76EE;&#x6807;&#x5305;&#x62EC;&#xFF1A;&#x638C;&#x63E1;Verilog/SystemVerilog&#x57FA;&#x7840;&#x8BED;&#x6CD5;&#x3001;&#x7406;&#x89E3;&#x786C;&#x4EF6;&#x5E76;&#x884C;&#x6027;&#x548C;&#x65F6;&#x5E8F;&#x6982;&#x5FF5;&#x3001;&#x5B66;&#x4F1A;&#x8BBE;&#x8BA1;&#x7EC4;&#x5408;&#x4E0E;&#x65F6;&#x5E8F;&#x903B;&#x8F91;&#x7535;&#x8DEF;&#x3001;&#x638C;&#x63E1;&#x6709;&#x9650;&#x72B6;&#x6001;&#x673A;&#x8BBE;&#x8BA1;&#x65B9;&#x6CD5;&#xFF0C;&#x5E76;&#x80FD;&#x591F;&#x8FDB;&#x884C;&#x57FA;&#x672C;&#x7684;&#x529F;&#x80FD;&#x4EFF;&#x771F;&#x9A8C;&#x8BC1;&#x3002;&#x901A;&#x8FC7;&#x5927;&#x91CF;&#x5B9E;&#x9645;&#x6848;&#x4F8B;&#xFF0C;&#x5EFA;&#x7ACB;&quot;&#x7528;&#x786C;&#x4EF6;&#x601D;&#x7EF4;&#x5199;&#x4EE3;&#x7801;&quot;&#x7684;&#x8BBE;&#x8BA1;&#x7406;&#x5FF5;&#x3002;</p>
<h2 id="21-verilog&#x57FA;&#x7840;&#x8BED;&#x6CD5;&#x4E0E;&#x6A21;&#x5757;&#x7ED3;&#x6784;">2.1 Verilog&#x57FA;&#x7840;&#x8BED;&#x6CD5;&#x4E0E;&#x6A21;&#x5757;&#x7ED3;&#x6784;</h2>
<h3 id="211-&#x786C;&#x4EF6;&#x63CF;&#x8FF0;-vs-&#x8F6F;&#x4EF6;&#x7F16;&#x7A0B;">2.1.1 &#x786C;&#x4EF6;&#x63CF;&#x8FF0; vs &#x8F6F;&#x4EF6;&#x7F16;&#x7A0B;</h3>
<p>HDL&#x63CF;&#x8FF0;&#x7684;&#x662F;&#x786C;&#x4EF6;&#x7ED3;&#x6784;&#x548C;&#x884C;&#x4E3A;&#xFF0C;&#x800C;&#x975E;&#x987A;&#x5E8F;&#x6267;&#x884C;&#x7684;&#x6307;&#x4EE4;&#x3002;&#x5173;&#x952E;&#x533A;&#x522B;&#xFF1A;</p>
<table>
<thead>
<tr>
<th>&#x7279;&#x6027;</th>
<th>&#x8F6F;&#x4EF6;&#x7F16;&#x7A0B;</th>
<th>&#x786C;&#x4EF6;&#x63CF;&#x8FF0;</th>
</tr>
</thead>
<tbody>
<tr>
<td>&#x6267;&#x884C;&#x6A21;&#x5F0F;</td>
<td>&#x987A;&#x5E8F;&#x6267;&#x884C;</td>
<td>&#x5E76;&#x884C;&#x6267;&#x884C;</td>
</tr>
<tr>
<td>&#x53D8;&#x91CF;&#x542B;&#x4E49;</td>
<td>&#x5B58;&#x50A8;&#x4F4D;&#x7F6E;</td>
<td>&#x7269;&#x7406;&#x8FDE;&#x7EBF;/&#x5BC4;&#x5B58;&#x5668;</td>
</tr>
<tr>
<td>&#x65F6;&#x95F4;&#x6982;&#x5FF5;</td>
<td>&#x62BD;&#x8C61;&#x7684;&#x6B65;&#x9AA4;</td>
<td>&#x771F;&#x5B9E;&#x7684;&#x4F20;&#x64AD;&#x5EF6;&#x8FDF;</td>
</tr>
<tr>
<td>&#x8D44;&#x6E90;&#x4F7F;&#x7528;</td>
<td>&#x5171;&#x4EAB;CPU/&#x5185;&#x5B58;</td>
<td>&#x6BCF;&#x4E2A;&#x64CD;&#x4F5C;&#x72EC;&#x7ACB;&#x786C;&#x4EF6;</td>
</tr>
</tbody>
</table>
<h3 id="212-&#x6A21;&#x5757;&#x5B9A;&#x4E49;&#x4E0E;&#x7AEF;&#x53E3;&#x58F0;&#x660E;">2.1.2 &#x6A21;&#x5757;&#x5B9A;&#x4E49;&#x4E0E;&#x7AEF;&#x53E3;&#x58F0;&#x660E;</h3>
<p>SystemVerilog&#x6A21;&#x5757;&#x57FA;&#x672C;&#x7ED3;&#x6784;&#xFF1A;</p>
<pre><code class="lang-systemverilog">module module_name #(
    parameter PARAM1 = 8,
    parameter PARAM2 = 16
)(
    input  logic               clk,
    input  logic               rst_n,
    input  logic [PARAM1-1:0]  data_in,
    output logic [PARAM2-1:0] data_out,
    output logic               valid_out
);
    // &#x5185;&#x90E8;&#x903B;&#x8F91;
endmodule
</code></pre>
<p><strong>&#x7AEF;&#x53E3;&#x7C7B;&#x578B;&#x9009;&#x62E9;&#x539F;&#x5219;&#xFF1A;</strong></p>
<ul>
<li><code>input</code>&#xFF1A;&#x53EA;&#x80FD;&#x88AB;&#x8BFB;&#x53D6;&#xFF0C;&#x6620;&#x5C04;&#x5230;&#x6A21;&#x5757;&#x8F93;&#x5165;&#x5F15;&#x811A;</li>
<li><code>output</code>&#xFF1A;&#x53EF;&#x4EE5;&#x662F;wire&#xFF08;&#x7EC4;&#x5408;&#xFF09;&#x6216;logic&#xFF08;&#x7EC4;&#x5408;/&#x65F6;&#x5E8F;&#xFF09;</li>
<li><code>inout</code>&#xFF1A;&#x53CC;&#x5411;&#x7AEF;&#x53E3;&#xFF0C;&#x9700;&#x8981;&#x4E09;&#x6001;&#x63A7;&#x5236;</li>
<li><code>interface</code>&#xFF1A;SystemVerilog&#x9AD8;&#x7EA7;&#x7279;&#x6027;&#xFF0C;&#x5C01;&#x88C5;&#x76F8;&#x5173;&#x4FE1;&#x53F7;&#x7EC4;</li>
</ul>
<h3 id="213-&#x6570;&#x636E;&#x7C7B;&#x578B;&#x4E0E;&#x5E38;&#x91CF;">2.1.3 &#x6570;&#x636E;&#x7C7B;&#x578B;&#x4E0E;&#x5E38;&#x91CF;</h3>
<p><strong>&#x57FA;&#x672C;&#x6570;&#x636E;&#x7C7B;&#x578B;&#xFF1A;</strong></p>
<ul>
<li><code>logic</code>&#xFF1A;4&#x6001;&#x903B;&#x8F91;&#xFF08;0,1,X,Z&#xFF09;&#xFF0C;&#x63A8;&#x8350;&#x7528;&#x4E8E;&#x53EF;&#x7EFC;&#x5408;&#x8BBE;&#x8BA1;</li>
<li><code>bit</code>&#xFF1A;2&#x6001;&#x903B;&#x8F91;&#xFF08;0,1&#xFF09;&#xFF0C;&#x4EFF;&#x771F;&#x901F;&#x5EA6;&#x5FEB;&#x4F46;&#x4E0D;&#x6A21;&#x62DF;X&#x6001;</li>
<li><code>wire</code>&#xFF1A;&#x8FDE;&#x7EBF;&#x7C7B;&#x578B;&#xFF0C;&#x5FC5;&#x987B;&#x6301;&#x7EED;&#x9A71;&#x52A8;</li>
<li><code>reg</code>&#xFF1A;Verilog-2001&#x9057;&#x7559;&#xFF0C;SystemVerilog&#x4E2D;&#x7528;logic&#x66FF;&#x4EE3;</li>
</ul>
<p><strong>&#x5411;&#x91CF;&#x4E0E;&#x6570;&#x7EC4;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">logic [7:0] byte_data;           // 8&#x4F4D;&#x5411;&#x91CF;
logic [3:0][7:0] byte_array;     // 4&#x4E2A;&#x5B57;&#x8282;&#x7684;&#x538B;&#x7F29;&#x6570;&#x7EC4;
logic [7:0] mem [0:1023];        // 1024&#x6DF1;&#x5EA6;&#x7684;&#x5B58;&#x50A8;&#x5668;
logic [1:0][3:0][7:0] cube;      // &#x4E09;&#x7EF4;&#x538B;&#x7F29;&#x6570;&#x7EC4;
</code></pre>
<p><strong>&#x53C2;&#x6570;&#x5316;&#x8BBE;&#x8BA1;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">module fifo #(
    parameter DATA_WIDTH = 32,
    parameter DEPTH = 16,
    parameter type data_t = logic [DATA_WIDTH-1:0],
    localparam ADDR_WIDTH = $clog2(DEPTH)
)(
    // &#x7AEF;&#x53E3;&#x58F0;&#x660E;&#x4F7F;&#x7528;&#x53C2;&#x6570;
);
</code></pre>
<h3 id="214-&#x64CD;&#x4F5C;&#x7B26;&#x4E0E;&#x8868;&#x8FBE;&#x5F0F;">2.1.4 &#x64CD;&#x4F5C;&#x7B26;&#x4E0E;&#x8868;&#x8FBE;&#x5F0F;</h3>
<p><strong>&#x7B97;&#x672F;&#x64CD;&#x4F5C;&#x7B26;&#x8D44;&#x6E90;&#x6620;&#x5C04;&#xFF1A;</strong></p>
<ul>
<li>&#x52A0;&#x6CD5;/&#x51CF;&#x6CD5;&#xFF1A;&#x6620;&#x5C04;&#x5230;&#x8FDB;&#x4F4D;&#x94FE;</li>
<li>&#x4E58;&#x6CD5;&#xFF1A;&#x6620;&#x5C04;&#x5230;DSP&#x5757;</li>
<li>&#x9664;&#x6CD5;&#xFF1A;&#x6781;&#x5176;&#x6602;&#x8D35;&#xFF0C;&#x907F;&#x514D;&#x4F7F;&#x7528;&#xFF08;&#x9664;&#x975E;&#x9664;&#x6570;&#x662F;2&#x7684;&#x5E42;&#xFF09;</li>
<li>&#x6A21;&#x8FD0;&#x7B97;&#xFF1A;&#x540C;&#x9664;&#x6CD5;&#xFF0C;&#x7528;&#x4F4D;&#x64CD;&#x4F5C;&#x66FF;&#x4EE3;</li>
</ul>
<p><strong>&#x4F4D;&#x64CD;&#x4F5C;&#x9AD8;&#x6548;&#x5B9E;&#x73B0;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">// &#x9664;&#x4EE5;2^n -&gt; &#x53F3;&#x79FB;n&#x4F4D;
result = value &gt;&gt; 3;  // &#x9664;&#x4EE5;8

// &#x6A21;2^n -&gt; &#x53D6;&#x4F4E;n&#x4F4D;  
remainder = value &amp; 7;  // &#x6A21;8

// &#x4E58;&#x4EE5;2^n -&gt; &#x5DE6;&#x79FB;n&#x4F4D;
product = value &lt;&lt; 4;  // &#x4E58;&#x4EE5;16
</code></pre>
<p><strong>&#x5F52;&#x7EA6;&#x64CD;&#x4F5C;&#x7B26;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">logic [7:0] data;
logic parity = ^data;      // &#x5947;&#x5076;&#x6821;&#x9A8C;
logic all_ones = &amp;data;    // &#x5168;1&#x68C0;&#x6D4B;
logic any_one = |data;     // &#x4EFB;&#x610F;1&#x68C0;&#x6D4B;
</code></pre>
<h3 id="215-&#x8FC7;&#x7A0B;&#x5757;&#x4E0E;&#x8D4B;&#x503C;">2.1.5 &#x8FC7;&#x7A0B;&#x5757;&#x4E0E;&#x8D4B;&#x503C;</h3>
<p><strong>always&#x5757;&#x7C7B;&#x578B;&#xFF1A;</strong></p>
<ol>
<li><code>always_comb</code>&#xFF1A;&#x7EC4;&#x5408;&#x903B;&#x8F91;&#xFF0C;&#x81EA;&#x52A8;&#x654F;&#x611F;&#x5217;&#x8868;</li>
<li><code>always_ff</code>&#xFF1A;&#x65F6;&#x5E8F;&#x903B;&#x8F91;&#xFF0C;&#x65F6;&#x949F;&#x8FB9;&#x6CBF;&#x89E6;&#x53D1;</li>
<li><code>always_latch</code>&#xFF1A;&#x9501;&#x5B58;&#x5668;&#xFF08;&#x901A;&#x5E38;&#x907F;&#x514D;&#x4F7F;&#x7528;&#xFF09;</li>
</ol>
<p><strong>&#x963B;&#x585E;vs&#x975E;&#x963B;&#x585E;&#x8D4B;&#x503C;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">always_comb begin
    a = b + c;    // &#x963B;&#x585E;&#x8D4B;&#x503C;&#xFF0C;&#x7EC4;&#x5408;&#x903B;&#x8F91;&#x4F7F;&#x7528;
    d = a * 2;    // &#x53EF;&#x4EE5;&#x7ACB;&#x5373;&#x4F7F;&#x7528;a&#x7684;&#x65B0;&#x503C;
end

always_ff @(posedge clk) begin
    q &lt;= d;       // &#x975E;&#x963B;&#x585E;&#x8D4B;&#x503C;&#xFF0C;&#x65F6;&#x5E8F;&#x903B;&#x8F91;&#x4F7F;&#x7528;
    q2 &lt;= q;      // &#x5F62;&#x6210;&#x79FB;&#x4F4D;&#x5BC4;&#x5B58;&#x5668;
end
</code></pre>
<h2 id="22-&#x7EC4;&#x5408;&#x903B;&#x8F91;&#x8BBE;&#x8BA1;">2.2 &#x7EC4;&#x5408;&#x903B;&#x8F91;&#x8BBE;&#x8BA1;</h2>
<h3 id="221-&#x57FA;&#x672C;&#x7EC4;&#x5408;&#x7535;&#x8DEF;">2.2.1 &#x57FA;&#x672C;&#x7EC4;&#x5408;&#x7535;&#x8DEF;</h3>
<p><strong>&#x591A;&#x8DEF;&#x9009;&#x62E9;&#x5668;&#xFF08;MUX&#xFF09;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">// 4:1 MUX - &#x53C2;&#x6570;&#x5316;&#x5B9E;&#x73B0;
module mux4to1 #(parameter WIDTH = 8)(
    input  logic [WIDTH-1:0] in0, in1, in2, in3,
    input  logic [1:0]       sel,
    output logic [WIDTH-1:0] out
);
    always_comb begin
        case(sel)
            2&apos;b00: out = in0;
            2&apos;b01: out = in1;
            2&apos;b10: out = in2;
            2&apos;b11: out = in3;
        endcase
    end
endmodule
</code></pre>
<p><strong>&#x8D44;&#x6E90;&#x4F30;&#x7B97;&#xFF1A;</strong></p>
<ul>
<li>2:1 MUX&#xFF1A;&#x6BCF;&#x4F4D;1&#x4E2A;LUT</li>
<li>4:1 MUX&#xFF1A;&#x6BCF;&#x4F4D;1&#x4E2A;LUT6</li>
<li>8:1 MUX&#xFF1A;&#x6BCF;&#x4F4D;2&#x4E2A;LUT6&#xFF08;&#x7EA7;&#x8054;&#xFF09;</li>
</ul>
<p><strong>&#x7F16;&#x7801;&#x5668;/&#x8BD1;&#x7801;&#x5668;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">// &#x4F18;&#x5148;&#x7F16;&#x7801;&#x5668; - &#x67E5;&#x627E;&#x6700;&#x9AD8;&#x6709;&#x6548;&#x4F4D;
module priority_encoder #(parameter WIDTH = 8)(
    input  logic [WIDTH-1:0]          in,
    output logic [$clog2(WIDTH)-1:0]  pos,
    output logic                      valid
);
    always_comb begin
        pos = 0;
        valid = 0;
        for(int i = WIDTH-1; i &gt;= 0; i--) begin
            if(in[i]) begin
                pos = i;
                valid = 1;
                break;  // &#x7EFC;&#x5408;&#x5DE5;&#x5177;&#x4F1A;&#x4F18;&#x5316;
            end
        end
    end
endmodule
</code></pre>
<h3 id="222-&#x7B97;&#x672F;&#x7535;&#x8DEF;&#x4F18;&#x5316;">2.2.2 &#x7B97;&#x672F;&#x7535;&#x8DEF;&#x4F18;&#x5316;</h3>
<p><strong>&#x8FDB;&#x4F4D;&#x94FE;&#x4F18;&#x5316;&#xFF1A;</strong></p>
<ul>
<li>&#x73B0;&#x4EE3;FPGA&#x6709;&#x4E13;&#x7528;&#x8FDB;&#x4F4D;&#x94FE;</li>
<li>&#x52A0;&#x6CD5;&#x5668;&#x81EA;&#x52A8;&#x6620;&#x5C04;&#x5230;&#x8FDB;&#x4F4D;&#x94FE;</li>
<li>&#x7EA7;&#x8054;&#x52A0;&#x6CD5;&#x5668;&#x6CE8;&#x610F;&#x8FDB;&#x4F4D;&#x4F20;&#x64AD;&#x5EF6;&#x8FDF;</li>
</ul>
<p><strong>&#x5E38;&#x6570;&#x4E58;&#x6CD5;&#x4F18;&#x5316;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">// &#x4E58;&#x4EE5;&#x5E38;&#x6570;&#x53EF;&#x4F18;&#x5316;&#x4E3A;&#x79FB;&#x4F4D;&#x52A0;
module mult_by_10 (
    input  logic [7:0] in,
    output logic [11:0] out
);
    // 10 = 8 + 2 = (1&lt;&lt;3) + (1&lt;&lt;1)
    assign out = (in &lt;&lt; 3) + (in &lt;&lt; 1);
endmodule
</code></pre>
<p><strong>&#x6876;&#x5F62;&#x79FB;&#x4F4D;&#x5668;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">module barrel_shifter #(parameter WIDTH = 32)(
    input  logic [WIDTH-1:0]       data_in,
    input  logic [$clog2(WIDTH)-1:0] shift_amt,
    input  logic                   direction,  // 0=left, 1=right
    output logic [WIDTH-1:0]       data_out
);
    always_comb begin
        if(direction)
            data_out = data_in &gt;&gt; shift_amt;
        else
            data_out = data_in &lt;&lt; shift_amt;
    end
endmodule
</code></pre>
<h3 id="223-&#x7EC4;&#x5408;&#x903B;&#x8F91;&#x73AF;&#x8DEF;&#x907F;&#x514D;">2.2.3 &#x7EC4;&#x5408;&#x903B;&#x8F91;&#x73AF;&#x8DEF;&#x907F;&#x514D;</h3>
<p><strong>&#x5E38;&#x89C1;&#x9519;&#x8BEF;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">// &#x9519;&#x8BEF;&#xFF1A;&#x7EC4;&#x5408;&#x73AF;
always_comb begin
    if(enable)
        out = in;
    else
        out = out;  // &#x73AF;&#x8DEF;&#xFF01;
end

// &#x6B63;&#x786E;&#xFF1A;&#x5B8C;&#x6574;&#x8D4B;&#x503C;
always_comb begin
    if(enable)
        out = in;
    else
        out = &apos;0;  // &#x6216;&#x4FDD;&#x6301;&#x539F;&#x503C;&#x7528;&#x65F6;&#x5E8F;&#x903B;&#x8F91;
end
</code></pre>
<h2 id="23-&#x65F6;&#x5E8F;&#x903B;&#x8F91;&#x8BBE;&#x8BA1;">2.3 &#x65F6;&#x5E8F;&#x903B;&#x8F91;&#x8BBE;&#x8BA1;</h2>
<h3 id="231-d&#x89E6;&#x53D1;&#x5668;&#x4E0E;&#x5BC4;&#x5B58;&#x5668;">2.3.1 D&#x89E6;&#x53D1;&#x5668;&#x4E0E;&#x5BC4;&#x5B58;&#x5668;</h3>
<p><strong>&#x57FA;&#x672C;&#x5BC4;&#x5B58;&#x5668;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">module register #(parameter WIDTH = 8)(
    input  logic             clk,
    input  logic             rst_n,
    input  logic             en,
    input  logic [WIDTH-1:0] d,
    output logic [WIDTH-1:0] q
);
    always_ff @(posedge clk or negedge rst_n) begin
        if(!rst_n)
            q &lt;= &apos;0;
        else if(en)
            q &lt;= d;
    end
endmodule
</code></pre>
<p><strong>&#x590D;&#x4F4D;&#x7B56;&#x7565;&#x9009;&#x62E9;&#xFF1A;</strong></p>
<ol>
<li><p><strong>&#x540C;&#x6B65;&#x590D;&#x4F4D;&#xFF1A;</strong></p>
<ul>
<li>&#x4F18;&#x70B9;&#xFF1A;&#x65E0;&#x4E9A;&#x7A33;&#x6001;&#x98CE;&#x9669;&#xFF0C;&#x65F6;&#x5E8F;&#x5206;&#x6790;&#x7B80;&#x5355;</li>
<li>&#x7F3A;&#x70B9;&#xFF1A;&#x9700;&#x8981;&#x65F6;&#x949F;&#x8FD0;&#x884C;&#xFF0C;&#x5360;&#x7528;&#x6570;&#x636E;&#x8DEF;&#x5F84;</li>
</ul>
</li>
<li><p><strong>&#x5F02;&#x6B65;&#x590D;&#x4F4D;&#x540C;&#x6B65;&#x91CA;&#x653E;&#xFF1A;</strong></p>
<ul>
<li>&#x7ED3;&#x5408;&#x4E24;&#x8005;&#x4F18;&#x70B9;</li>
<li>&#x5DE5;&#x4E1A;&#x6807;&#x51C6;&#x505A;&#x6CD5;</li>
</ul>
</li>
</ol>
<pre><code class="lang-systemverilog">module reset_sync (
    input  logic clk,
    input  logic async_rst_n,
    output logic sync_rst_n
);
    logic rst_meta;

    always_ff @(posedge clk or negedge async_rst_n) begin
        if(!async_rst_n) begin
            rst_meta &lt;= 1&apos;b0;
            sync_rst_n &lt;= 1&apos;b0;
        end else begin
            rst_meta &lt;= 1&apos;b1;
            sync_rst_n &lt;= rst_meta;
        end
    end
endmodule
</code></pre>
<h3 id="232-&#x65F6;&#x5E8F;&#x8BBE;&#x8BA1;&#x6A21;&#x5F0F;">2.3.2 &#x65F6;&#x5E8F;&#x8BBE;&#x8BA1;&#x6A21;&#x5F0F;</h3>
<p><strong>&#x79FB;&#x4F4D;&#x5BC4;&#x5B58;&#x5668;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">module shift_reg #(
    parameter WIDTH = 8,
    parameter DEPTH = 4
)(
    input  logic             clk,
    input  logic             rst_n,
    input  logic             en,
    input  logic [WIDTH-1:0] din,
    output logic [WIDTH-1:0] dout
);
    logic [WIDTH-1:0] sr [0:DEPTH-1];

    always_ff @(posedge clk or negedge rst_n) begin
        if(!rst_n) begin
            for(int i = 0; i &lt; DEPTH; i++)
                sr[i] &lt;= &apos;0;
        end else if(en) begin
            sr[0] &lt;= din;
            for(int i = 1; i &lt; DEPTH; i++)
                sr[i] &lt;= sr[i-1];
        end
    end

    assign dout = sr[DEPTH-1];
endmodule
</code></pre>
<p><strong>&#x8BA1;&#x6570;&#x5668;&#x8BBE;&#x8BA1;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">module counter #(
    parameter WIDTH = 8,
    parameter MAX_COUNT = 2**WIDTH - 1
)(
    input  logic             clk,
    input  logic             rst_n,
    input  logic             en,
    input  logic             load,
    input  logic [WIDTH-1:0] load_val,
    output logic [WIDTH-1:0] count,
    output logic             wrap
);
    always_ff @(posedge clk or negedge rst_n) begin
        if(!rst_n)
            count &lt;= &apos;0;
        else if(load)
            count &lt;= load_val;
        else if(en) begin
            if(count == MAX_COUNT)
                count &lt;= &apos;0;
            else
                count &lt;= count + 1&apos;b1;
        end
    end

    assign wrap = en &amp;&amp; (count == MAX_COUNT);
endmodule
</code></pre>
<h3 id="233-&#x65F6;&#x949F;&#x57DF;&#x4EA4;&#x53C9;&#xFF08;cdc&#xFF09;">2.3.3 &#x65F6;&#x949F;&#x57DF;&#x4EA4;&#x53C9;&#xFF08;CDC&#xFF09;</h3>
<p><strong>&#x5355;&#x6BD4;&#x7279;&#x540C;&#x6B65;&#x5668;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">module sync_ff #(
    parameter STAGES = 2
)(
    input  logic clk_dst,
    input  logic rst_n,
    input  logic async_in,
    output logic sync_out
);
    logic [STAGES-1:0] sync_reg;

    always_ff @(posedge clk_dst or negedge rst_n) begin
        if(!rst_n)
            sync_reg &lt;= &apos;0;
        else
            sync_reg &lt;= {sync_reg[STAGES-2:0], async_in};
    end

    assign sync_out = sync_reg[STAGES-1];
endmodule
</code></pre>
<p><strong>&#x591A;&#x6BD4;&#x7279;CDC - &#x63E1;&#x624B;&#x534F;&#x8BAE;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">module handshake_sync #(parameter WIDTH = 8)(
    // &#x6E90;&#x65F6;&#x949F;&#x57DF;
    input  logic             clk_src,
    input  logic             rst_src_n,
    input  logic [WIDTH-1:0] data_src,
    input  logic             valid_src,
    output logic             ready_src,

    // &#x76EE;&#x6807;&#x65F6;&#x949F;&#x57DF;
    input  logic             clk_dst,
    input  logic             rst_dst_n,
    output logic [WIDTH-1:0] data_dst,
    output logic             valid_dst,
    input  logic             ready_dst
);
    // &#x5B9E;&#x73B0;&#x7565; - &#x4F7F;&#x7528;req/ack&#x63E1;&#x624B;&#x534F;&#x8BAE;
endmodule
</code></pre>
<h2 id="24-&#x6709;&#x9650;&#x72B6;&#x6001;&#x673A;&#x8BBE;&#x8BA1;">2.4 &#x6709;&#x9650;&#x72B6;&#x6001;&#x673A;&#x8BBE;&#x8BA1;</h2>
<h3 id="241-fsm&#x7F16;&#x7801;&#x98CE;&#x683C;">2.4.1 FSM&#x7F16;&#x7801;&#x98CE;&#x683C;</h3>
<p><strong>&#x72B6;&#x6001;&#x7F16;&#x7801;&#x9009;&#x62E9;&#xFF1A;</strong></p>
<ul>
<li>Binary&#xFF1A;&#x6700;&#x5C11;&#x89E6;&#x53D1;&#x5668;&#xFF0C;&#x9002;&#x5408;&#x72B6;&#x6001;&#x6570;&#x63A5;&#x8FD1;2^n</li>
<li>One-hot&#xFF1A;&#x6BCF;&#x72B6;&#x6001;&#x4E00;&#x4E2A;&#x89E6;&#x53D1;&#x5668;&#xFF0C;&#x89E3;&#x7801;&#x5FEB;&#xFF0C;&#x9002;&#x5408;&#x72B6;&#x6001;&#x6570;&#x5C11;</li>
<li>Gray&#xFF1A;&#x76F8;&#x90BB;&#x72B6;&#x6001;&#x53EA;&#x53D8;&#x4E00;&#x4F4D;&#xFF0C;&#x964D;&#x4F4E;&#x529F;&#x8017;</li>
</ul>
<pre><code class="lang-systemverilog">typedef enum logic [2:0] {
    IDLE  = 3&apos;b001,  // One-hot&#x7F16;&#x7801;
    READ  = 3&apos;b010,
    WRITE = 3&apos;b100
} state_t;
</code></pre>
<h3 id="242-moore-vs-mealy">2.4.2 Moore vs Mealy</h3>
<p><strong>Moore&#x578B;FSM&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">module moore_fsm (
    input  logic clk, rst_n,
    input  logic start, done,
    output logic busy, ready
);
    typedef enum logic [1:0] {
        IDLE  = 2&apos;b00,
        WORK  = 2&apos;b01,
        DONE  = 2&apos;b10
    } state_t;

    state_t state, next_state;

    // &#x72B6;&#x6001;&#x5BC4;&#x5B58;&#x5668;
    always_ff @(posedge clk or negedge rst_n) begin
        if(!rst_n)
            state &lt;= IDLE;
        else
            state &lt;= next_state;
    end

    // &#x6B21;&#x6001;&#x903B;&#x8F91;
    always_comb begin
        next_state = state;
        case(state)
            IDLE: if(start) next_state = WORK;
            WORK: if(done)  next_state = DONE;
            DONE: next_state = IDLE;
            default: next_state = IDLE;
        endcase
    end

    // &#x8F93;&#x51FA;&#x903B;&#x8F91;&#xFF08;&#x4EC5;&#x4F9D;&#x8D56;&#x72B6;&#x6001;&#xFF09;
    always_comb begin
        busy  = (state == WORK);
        ready = (state == IDLE);
    end
endmodule
</code></pre>
<h3 id="243-&#x590D;&#x6742;fsm&#x8BBE;&#x8BA1;&#x6A21;&#x5F0F;">2.4.3 &#x590D;&#x6742;FSM&#x8BBE;&#x8BA1;&#x6A21;&#x5F0F;</h3>
<p><strong>&#x5206;&#x5C42;&#x72B6;&#x6001;&#x673A;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">module hierarchical_fsm (
    input  logic clk, rst_n,
    input  logic [3:0] cmd,
    output logic [7:0] status
);
    // &#x4E3B;&#x72B6;&#x6001;&#x673A;
    typedef enum logic [1:0] {
        MAIN_IDLE,
        MAIN_PROCESS,
        MAIN_ERROR
    } main_state_t;

    // &#x5B50;&#x72B6;&#x6001;&#x673A;
    typedef enum logic [2:0] {
        SUB_INIT,
        SUB_LOAD,
        SUB_EXEC,
        SUB_STORE,
        SUB_CLEANUP
    } sub_state_t;

    main_state_t main_state;
    sub_state_t  sub_state;

    // &#x72B6;&#x6001;&#x673A;&#x903B;&#x8F91;&#x5B9E;&#x73B0;...
endmodule
</code></pre>
<h2 id="25-&#x6D41;&#x6C34;&#x7EBF;&#x8BBE;&#x8BA1;">2.5 &#x6D41;&#x6C34;&#x7EBF;&#x8BBE;&#x8BA1;</h2>
<h3 id="251-&#x6D41;&#x6C34;&#x7EBF;&#x57FA;&#x672C;&#x6982;&#x5FF5;">2.5.1 &#x6D41;&#x6C34;&#x7EBF;&#x57FA;&#x672C;&#x6982;&#x5FF5;</h3>
<p>&#x6D41;&#x6C34;&#x7EBF;&#x8BBE;&#x8BA1;&#x662F;&#x63D0;&#x9AD8;&#x786C;&#x4EF6;&#x7CFB;&#x7EDF;&#x541E;&#x5410;&#x91CF;&#x7684;&#x5173;&#x952E;&#x6280;&#x672F;&#x3002;&#x901A;&#x8FC7;&#x5C06;&#x590D;&#x6742;&#x7684;&#x7EC4;&#x5408;&#x903B;&#x8F91;&#x5206;&#x5272;&#x6210;&#x591A;&#x4E2A;&#x9636;&#x6BB5;&#xFF0C;&#x6BCF;&#x4E2A;&#x9636;&#x6BB5;&#x7528;&#x5BC4;&#x5B58;&#x5668;&#x9694;&#x79BB;&#xFF0C;&#x53EF;&#x4EE5;&#x663E;&#x8457;&#x63D0;&#x9AD8;&#x7CFB;&#x7EDF;&#x7684;&#x5DE5;&#x4F5C;&#x9891;&#x7387;&#x3002;</p>
<p><strong>&#x6D41;&#x6C34;&#x7EBF;&#x8BBE;&#x8BA1;&#x7684;&#x6838;&#x5FC3;&#x601D;&#x60F3;&#xFF1A;</strong></p>
<pre><code>&#x539F;&#x59CB;&#x8BBE;&#x8BA1;&#xFF1A;&#x957F;&#x7EC4;&#x5408;&#x8DEF;&#x5F84;
Input &#x2192; [&#x590D;&#x6742;&#x7EC4;&#x5408;&#x903B;&#x8F91; tpd=10ns] &#x2192; Output
&#x6700;&#x5927;&#x9891;&#x7387;&#xFF1A;100MHz

&#x6D41;&#x6C34;&#x7EBF;&#x8BBE;&#x8BA1;&#xFF1A;&#x5206;&#x5272;&#x6210;&#x591A;&#x7EA7;
Input &#x2192; [&#x903B;&#x8F91;1] &#x2192; Reg &#x2192; [&#x903B;&#x8F91;2] &#x2192; Reg &#x2192; [&#x903B;&#x8F91;3] &#x2192; Output
        tpd=4ns         tpd=3ns         tpd=3ns
&#x6700;&#x5927;&#x9891;&#x7387;&#xFF1A;250MHz&#xFF08;&#x7531;&#x6700;&#x957F;&#x7EA7;&#x51B3;&#x5B9A;&#xFF09;
</code></pre><p><strong>&#x6D41;&#x6C34;&#x7EBF;&#x7684;&#x5173;&#x952E;&#x6307;&#x6807;&#xFF1A;</strong></p>
<ul>
<li><strong>&#x5EF6;&#x8FDF;&#xFF08;Latency&#xFF09;</strong>&#xFF1A;&#x6570;&#x636E;&#x4ECE;&#x8F93;&#x5165;&#x5230;&#x8F93;&#x51FA;&#x7684;&#x65F6;&#x949F;&#x5468;&#x671F;&#x6570;</li>
<li><strong>&#x541E;&#x5410;&#x91CF;&#xFF08;Throughput&#xFF09;</strong>&#xFF1A;&#x5355;&#x4F4D;&#x65F6;&#x95F4;&#x5904;&#x7406;&#x7684;&#x6570;&#x636E;&#x91CF;</li>
<li><strong>&#x542F;&#x52A8;&#x95F4;&#x9694;&#xFF08;II, Initiation Interval&#xFF09;</strong>&#xFF1A;&#x8FDE;&#x7EED;&#x8F93;&#x5165;&#x4E4B;&#x95F4;&#x7684;&#x5468;&#x671F;&#x6570;</li>
</ul>
<h3 id="252-&#x6D41;&#x6C34;&#x7EBF;&#x8BBE;&#x8BA1;&#x539F;&#x5219;">2.5.2 &#x6D41;&#x6C34;&#x7EBF;&#x8BBE;&#x8BA1;&#x539F;&#x5219;</h3>
<p><strong>1. &#x5E73;&#x8861;&#x5404;&#x7EA7;&#x5EF6;&#x8FDF;</strong></p>
<pre><code class="lang-verilog"><span class="hljs-comment">// &#x4E0D;&#x5E73;&#x8861;&#x7684;&#x6D41;&#x6C34;&#x7EBF;&#xFF08;&#x4F4E;&#x6548;&#xFF09;</span>
always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
    stage1_reg &lt;= long_logic_operation(input_data);    <span class="hljs-comment">// 8ns</span>
    stage2_reg &lt;= simple_operation(stage1_reg);        <span class="hljs-comment">// 2ns</span>
    output_reg &lt;= another_simple_op(stage2_reg);       <span class="hljs-comment">// 2ns</span>
<span class="hljs-keyword">end</span>
<span class="hljs-comment">// &#x6700;&#x5927;&#x9891;&#x7387;&#x53D7;&#x9650;&#x4E8E;&#x6700;&#x6162;&#x7EA7;&#xFF1A;125MHz</span>

<span class="hljs-comment">// &#x5E73;&#x8861;&#x7684;&#x6D41;&#x6C34;&#x7EBF;&#xFF08;&#x9AD8;&#x6548;&#xFF09;</span>
always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
    <span class="hljs-comment">// &#x5C06;&#x957F;&#x64CD;&#x4F5C;&#x5206;&#x89E3;</span>
    stage1a_reg &lt;= long_logic_part1(input_data);       <span class="hljs-comment">// 4ns</span>
    stage1b_reg &lt;= long_logic_part2(stage1a_reg);      <span class="hljs-comment">// 4ns</span>
    stage2_reg &lt;= simple_operation(stage1b_reg);       <span class="hljs-comment">// 2ns</span>
    stage3_reg &lt;= another_simple_op(stage2_reg);       <span class="hljs-comment">// 2ns</span>
<span class="hljs-keyword">end</span>
<span class="hljs-comment">// &#x6700;&#x5927;&#x9891;&#x7387;&#xFF1A;250MHz</span>
</code></pre>
<p><strong>2. &#x5904;&#x7406;&#x6570;&#x636E;&#x76F8;&#x5173;&#x6027;</strong></p>
<pre><code class="lang-verilog"><span class="hljs-comment">// &#x7B80;&#x5355;&#x6D41;&#x6C34;&#x7EBF; - &#x65E0;&#x6570;&#x636E;&#x76F8;&#x5173;</span>
<span class="hljs-keyword">module</span> simple_pipeline (
    <span class="hljs-keyword">input</span>  logic clk, rst,
    <span class="hljs-keyword">input</span>  logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] a, b,
    <span class="hljs-keyword">output</span> logic [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>] result
);
    logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] a_d1, b_d1;
    logic [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>] mult_d2;
    logic [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>] result_d3;

    <span class="hljs-comment">// Stage 1: &#x8F93;&#x5165;&#x5BC4;&#x5B58;</span>
    always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst) <span class="hljs-keyword">begin</span>
            a_d1 &lt;= &apos;<span class="hljs-number">0</span>;
            b_d1 &lt;= &apos;<span class="hljs-number">0</span>;
        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span>
            a_d1 &lt;= a;
            b_d1 &lt;= b;
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>

    <span class="hljs-comment">// Stage 2: &#x4E58;&#x6CD5;</span>
    always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst) <span class="hljs-keyword">begin</span>
            mult_d2 &lt;= &apos;<span class="hljs-number">0</span>;
        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span>
            mult_d2 &lt;= a_d1 * b_d1;
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>

    <span class="hljs-comment">// Stage 3: &#x8F93;&#x51FA;&#x5BC4;&#x5B58;</span>
    always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst) <span class="hljs-keyword">begin</span>
            result_d3 &lt;= &apos;<span class="hljs-number">0</span>;
        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span>
            result_d3 &lt;= mult_d2 + <span class="hljs-number">16</span>&apos;d100;  <span class="hljs-comment">// &#x540E;&#x5904;&#x7406;</span>
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>

    <span class="hljs-keyword">assign</span> result = result_d3;
<span class="hljs-keyword">endmodule</span>
</code></pre>
<p><strong>3. &#x6D41;&#x6C34;&#x7EBF;&#x63A7;&#x5236;&#x4FE1;&#x53F7;</strong></p>
<pre><code class="lang-verilog"><span class="hljs-comment">// &#x5E26;&#x6709;&#x6548;&#x4FE1;&#x53F7;&#x7684;&#x6D41;&#x6C34;&#x7EBF;</span>
<span class="hljs-keyword">module</span> pipeline_with_valid (
    <span class="hljs-keyword">input</span>  logic clk, rst,
    <span class="hljs-keyword">input</span>  logic valid_in,
    <span class="hljs-keyword">input</span>  logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] data_in,
    <span class="hljs-keyword">output</span> logic valid_out,
    <span class="hljs-keyword">output</span> logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] data_out
);
    <span class="hljs-comment">// &#x5404;&#x7EA7;&#x6709;&#x6548;&#x4FE1;&#x53F7;</span>
    logic valid_d1, valid_d2, valid_d3;
    logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] data_d1, data_d2, data_d3;

    always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst) <span class="hljs-keyword">begin</span>
            valid_d1 &lt;= &apos;<span class="hljs-number">0</span>;
            valid_d2 &lt;= &apos;<span class="hljs-number">0</span>;
            valid_d3 &lt;= &apos;<span class="hljs-number">0</span>;
        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span>
            <span class="hljs-comment">// &#x6709;&#x6548;&#x4FE1;&#x53F7;&#x968F;&#x6570;&#x636E;&#x4F20;&#x64AD;</span>
            valid_d1 &lt;= valid_in;
            valid_d2 &lt;= valid_d1;
            valid_d3 &lt;= valid_d2;
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>

    always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-comment">// Stage 1</span>
        <span class="hljs-keyword">if</span> (valid_in)
            data_d1 &lt;= data_in + <span class="hljs-number">8&apos;d1</span>;

        <span class="hljs-comment">// Stage 2</span>
        <span class="hljs-keyword">if</span> (valid_d1)
            data_d2 &lt;= data_d1 &lt;&lt; <span class="hljs-number">1</span>;

        <span class="hljs-comment">// Stage 3</span>
        <span class="hljs-keyword">if</span> (valid_d2)
            data_d3 &lt;= data_d2 - <span class="hljs-number">8&apos;d3</span>;
    <span class="hljs-keyword">end</span>

    <span class="hljs-keyword">assign</span> valid_out = valid_d3;
    <span class="hljs-keyword">assign</span> data_out = data_d3;
<span class="hljs-keyword">endmodule</span>
</code></pre>
<h3 id="253-&#x9AD8;&#x7EA7;&#x6D41;&#x6C34;&#x7EBF;&#x6280;&#x672F;">2.5.3 &#x9AD8;&#x7EA7;&#x6D41;&#x6C34;&#x7EBF;&#x6280;&#x672F;</h3>
<p><strong>1. &#x6D41;&#x6C34;&#x7EBF;&#x51B2;&#x7A81;&#x5904;&#x7406;</strong></p>
<p>&#x6D41;&#x6C34;&#x7EBF;&#x4E2D;&#x7684;&#x51B2;&#x7A81;&#xFF08;Hazard&#xFF09;&#x4E3B;&#x8981;&#x5305;&#x62EC;&#xFF1A;</p>
<ul>
<li><strong>&#x7ED3;&#x6784;&#x51B2;&#x7A81;</strong>&#xFF1A;&#x591A;&#x4E2A;&#x9636;&#x6BB5;&#x7ADE;&#x4E89;&#x540C;&#x4E00;&#x8D44;&#x6E90;</li>
<li><strong>&#x6570;&#x636E;&#x51B2;&#x7A81;</strong>&#xFF1A;&#x540E;&#x7EED;&#x6307;&#x4EE4;&#x9700;&#x8981;&#x524D;&#x9762;&#x6307;&#x4EE4;&#x7684;&#x7ED3;&#x679C;</li>
<li><strong>&#x63A7;&#x5236;&#x51B2;&#x7A81;</strong>&#xFF1A;&#x5206;&#x652F;&#x6307;&#x4EE4;&#x6539;&#x53D8;&#x7A0B;&#x5E8F;&#x6D41;</li>
</ul>
<pre><code class="lang-verilog"><span class="hljs-comment">// &#x5E26;&#x524D;&#x5411;&#x4F20;&#x9012;&#x7684;&#x6D41;&#x6C34;&#x7EBF;&#xFF08;&#x89E3;&#x51B3;&#x6570;&#x636E;&#x51B2;&#x7A81;&#xFF09;</span>
<span class="hljs-keyword">module</span> pipeline_with_forwarding (
    <span class="hljs-keyword">input</span>  logic clk, rst,
    <span class="hljs-keyword">input</span>  logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] a, b, c,
    <span class="hljs-keyword">input</span>  logic [<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] op,  <span class="hljs-comment">// 00:add, 01:sub, 10:and, 11:or</span>
    <span class="hljs-keyword">output</span> logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] result
);
    <span class="hljs-comment">// &#x6D41;&#x6C34;&#x7EBF;&#x5BC4;&#x5B58;&#x5668;</span>
    logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] a_d1, b_d1, c_d1;
    logic [<span class="hljs-number">1</span>:<span class="hljs-number">0</span>] op_d1;
    logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] alu_result_d2;
    logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] final_result_d3;

    <span class="hljs-comment">// &#x524D;&#x5411;&#x4F20;&#x9012;&#x903B;&#x8F91;</span>
    logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] forward_a, forward_b;
    logic forward_en;

    <span class="hljs-comment">// Stage 1: &#x8BD1;&#x7801;</span>
    always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst) <span class="hljs-keyword">begin</span>
            a_d1 &lt;= &apos;<span class="hljs-number">0</span>;
            b_d1 &lt;= &apos;<span class="hljs-number">0</span>;
            c_d1 &lt;= &apos;<span class="hljs-number">0</span>;
            op_d1 &lt;= &apos;<span class="hljs-number">0</span>;
        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span>
            a_d1 &lt;= a;
            b_d1 &lt;= b;
            c_d1 &lt;= c;
            op_d1 &lt;= op;
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>

    <span class="hljs-comment">// &#x524D;&#x5411;&#x68C0;&#x6D4B;&#x903B;&#x8F91;</span>
    <span class="hljs-keyword">assign</span> forward_en = (op_d1 == <span class="hljs-number">2&apos;b00</span>) &amp;&amp; (op == <span class="hljs-number">2&apos;b11</span>);  <span class="hljs-comment">// &#x68C0;&#x6D4B;&#x76F8;&#x5173;&#x6027;</span>
    <span class="hljs-keyword">assign</span> forward_a = forward_en ? alu_result_d2 : a_d1;
    <span class="hljs-keyword">assign</span> forward_b = forward_en ? alu_result_d2 : b_d1;

    <span class="hljs-comment">// Stage 2: ALU&#x6267;&#x884C;</span>
    always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst) <span class="hljs-keyword">begin</span>
            alu_result_d2 &lt;= &apos;<span class="hljs-number">0</span>;
        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span>
            <span class="hljs-keyword">case</span> (op_d1)
                <span class="hljs-number">2&apos;b00</span>: alu_result_d2 &lt;= forward_a + forward_b;
                <span class="hljs-number">2&apos;b01</span>: alu_result_d2 &lt;= forward_a - forward_b;
                <span class="hljs-number">2&apos;b10</span>: alu_result_d2 &lt;= forward_a &amp; forward_b;
                <span class="hljs-number">2&apos;b11</span>: alu_result_d2 &lt;= forward_a | forward_b;
            <span class="hljs-keyword">endcase</span>
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>

    <span class="hljs-comment">// Stage 3: &#x5199;&#x56DE;</span>
    always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst) <span class="hljs-keyword">begin</span>
            final_result_d3 &lt;= &apos;<span class="hljs-number">0</span>;
        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span>
            final_result_d3 &lt;= alu_result_d2 + c_d1;
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>

    <span class="hljs-keyword">assign</span> result = final_result_d3;
<span class="hljs-keyword">endmodule</span>
</code></pre>
<p><strong>2. &#x52A8;&#x6001;&#x6D41;&#x6C34;&#x7EBF;&#xFF08;&#x5E26;&#x505C;&#x987F;&#x673A;&#x5236;&#xFF09;</strong></p>
<pre><code class="lang-verilog"><span class="hljs-comment">// &#x53EF;&#x505C;&#x987F;&#x7684;&#x6D41;&#x6C34;&#x7EBF;</span>
<span class="hljs-keyword">module</span> stallable_pipeline (
    <span class="hljs-keyword">input</span>  logic clk, rst,
    <span class="hljs-keyword">input</span>  logic stall,      <span class="hljs-comment">// &#x505C;&#x987F;&#x4FE1;&#x53F7;</span>
    <span class="hljs-keyword">input</span>  logic flush,      <span class="hljs-comment">// &#x51B2;&#x5237;&#x4FE1;&#x53F7;</span>
    <span class="hljs-keyword">input</span>  logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] data_in,
    <span class="hljs-keyword">output</span> logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] data_out,
    <span class="hljs-keyword">output</span> logic valid_out
);
    <span class="hljs-comment">// &#x6D41;&#x6C34;&#x7EBF;&#x5BC4;&#x5B58;&#x5668;&#x548C;&#x63A7;&#x5236;</span>
    logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] stage1_data, stage2_data, stage3_data;
    logic stage1_valid, stage2_valid, stage3_valid;

    <span class="hljs-comment">// Stage 1</span>
    always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst || flush) <span class="hljs-keyword">begin</span>
            stage1_data &lt;= &apos;<span class="hljs-number">0</span>;
            stage1_valid &lt;= &apos;<span class="hljs-number">0</span>;
        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (!stall) <span class="hljs-keyword">begin</span>
            stage1_data &lt;= data_in;
            stage1_valid &lt;= <span class="hljs-number">1&apos;b1</span>;
        <span class="hljs-keyword">end</span>
        <span class="hljs-comment">// stall&#x65F6;&#x4FDD;&#x6301;&#x4E0D;&#x53D8;</span>
    <span class="hljs-keyword">end</span>

    <span class="hljs-comment">// Stage 2</span>
    always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst || flush) <span class="hljs-keyword">begin</span>
            stage2_data &lt;= &apos;<span class="hljs-number">0</span>;
            stage2_valid &lt;= &apos;<span class="hljs-number">0</span>;
        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (!stall) <span class="hljs-keyword">begin</span>
            stage2_data &lt;= stage1_data * <span class="hljs-number">2</span>;
            stage2_valid &lt;= stage1_valid;
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>

    <span class="hljs-comment">// Stage 3</span>
    always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst) <span class="hljs-keyword">begin</span>
            stage3_data &lt;= &apos;<span class="hljs-number">0</span>;
            stage3_valid &lt;= &apos;<span class="hljs-number">0</span>;
        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (!stall) <span class="hljs-keyword">begin</span>
            stage3_data &lt;= stage2_data + <span class="hljs-number">8&apos;d10</span>;
            stage3_valid &lt;= stage2_valid;
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>

    <span class="hljs-keyword">assign</span> data_out = stage3_data;
    <span class="hljs-keyword">assign</span> valid_out = stage3_valid;
<span class="hljs-keyword">endmodule</span>
</code></pre>
<p><strong>3. &#x5F39;&#x6027;&#x6D41;&#x6C34;&#x7EBF;&#xFF08;Credit-based Flow Control&#xFF09;</strong></p>
<pre><code class="lang-verilog"><span class="hljs-comment">// &#x5E26;&#x80CC;&#x538B;&#x7684;&#x5F39;&#x6027;&#x6D41;&#x6C34;&#x7EBF;</span>
<span class="hljs-keyword">module</span> elastic_pipeline (
    <span class="hljs-keyword">input</span>  logic clk, rst,
    <span class="hljs-comment">// &#x4E0A;&#x6E38;&#x63A5;&#x53E3;</span>
    <span class="hljs-keyword">input</span>  logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] data_in,
    <span class="hljs-keyword">input</span>  logic valid_in,
    <span class="hljs-keyword">output</span> logic ready_out,
    <span class="hljs-comment">// &#x4E0B;&#x6E38;&#x63A5;&#x53E3;</span>
    <span class="hljs-keyword">output</span> logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] data_out,
    <span class="hljs-keyword">output</span> logic valid_out,
    <span class="hljs-keyword">input</span>  logic ready_in
);
    <span class="hljs-comment">// Skid buffer&#x5B9E;&#x73B0;&#x5F39;&#x6027;</span>
    logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] main_data, skid_data;
    logic main_valid, skid_valid;
    logic use_skid;

    <span class="hljs-comment">// Ready&#x4FE1;&#x53F7;&#x751F;&#x6210;</span>
    <span class="hljs-keyword">assign</span> ready_out = !skid_valid;  <span class="hljs-comment">// &#x5F53;skid buffer&#x7A7A;&#x65F6;&#x53EF;&#x63A5;&#x6536;</span>

    <span class="hljs-comment">// &#x6570;&#x636E;&#x8DEF;&#x5F84;&#x9009;&#x62E9;</span>
    <span class="hljs-keyword">assign</span> data_out = use_skid ? skid_data : main_data;
    <span class="hljs-keyword">assign</span> valid_out = use_skid ? skid_valid : main_valid;

    always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst) <span class="hljs-keyword">begin</span>
            main_valid &lt;= &apos;<span class="hljs-number">0</span>;
            skid_valid &lt;= &apos;<span class="hljs-number">0</span>;
            use_skid &lt;= &apos;<span class="hljs-number">0</span>;
        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span>
            <span class="hljs-comment">// Main&#x8DEF;&#x5F84;&#x66F4;&#x65B0;</span>
            <span class="hljs-keyword">if</span> (ready_out &amp;&amp; valid_in) <span class="hljs-keyword">begin</span>
                main_data &lt;= data_in;
                main_valid &lt;= <span class="hljs-number">1&apos;b1</span>;
            <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (ready_in &amp;&amp; !use_skid) <span class="hljs-keyword">begin</span>
                main_valid &lt;= &apos;<span class="hljs-number">0</span>;
            <span class="hljs-keyword">end</span>

            <span class="hljs-comment">// Skid buffer&#x7BA1;&#x7406;</span>
            <span class="hljs-keyword">if</span> (!ready_in &amp;&amp; valid_out &amp;&amp; !use_skid) <span class="hljs-keyword">begin</span>
                <span class="hljs-comment">// &#x4E0B;&#x6E38;&#x4E0D;&#x80FD;&#x63A5;&#x6536;&#xFF0C;&#x5B58;&#x5165;skid buffer</span>
                skid_data &lt;= main_data;
                skid_valid &lt;= <span class="hljs-number">1&apos;b1</span>;
                use_skid &lt;= <span class="hljs-number">1&apos;b1</span>;
            <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (ready_in &amp;&amp; use_skid) <span class="hljs-keyword">begin</span>
                <span class="hljs-comment">// &#x4ECE;skid buffer&#x8F93;&#x51FA;</span>
                skid_valid &lt;= &apos;<span class="hljs-number">0</span>;
                use_skid &lt;= &apos;<span class="hljs-number">0</span>;
            <span class="hljs-keyword">end</span>
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>
<span class="hljs-keyword">endmodule</span>
</code></pre>
<h3 id="254-&#x6D41;&#x6C34;&#x7EBF;&#x6027;&#x80FD;&#x5206;&#x6790;">2.5.4 &#x6D41;&#x6C34;&#x7EBF;&#x6027;&#x80FD;&#x5206;&#x6790;</h3>
<p><strong>1. &#x6D41;&#x6C34;&#x7EBF;&#x6548;&#x7387;&#x8BA1;&#x7B97;</strong></p>
<pre><code>&#x6D41;&#x6C34;&#x7EBF;&#x52A0;&#x901F;&#x6BD4; = &#x7406;&#x60F3;&#x52A0;&#x901F;&#x6BD4; &#xD7; &#x6548;&#x7387;&#x56E0;&#x5B50;

&#x7406;&#x60F3;&#x52A0;&#x901F;&#x6BD4; = &#x6D41;&#x6C34;&#x7EBF;&#x7EA7;&#x6570;
&#x6548;&#x7387;&#x56E0;&#x5B50; = 1 / (1 + &#x505C;&#x987F;&#x5468;&#x671F;&#x6BD4;&#x4F8B;)

&#x793A;&#x4F8B;&#xFF1A;
- 5&#x7EA7;&#x6D41;&#x6C34;&#x7EBF;
- &#x6BCF;100&#x4E2A;&#x5468;&#x671F;&#x6709;10&#x4E2A;&#x505C;&#x987F;
- &#x52A0;&#x901F;&#x6BD4; = 5 &#xD7; (1 / 1.1) = 4.54
</code></pre><p><strong>2. &#x8D44;&#x6E90;&#x5F00;&#x9500;&#x5206;&#x6790;</strong></p>
<pre><code>&#x6D41;&#x6C34;&#x7EBF;&#x8D44;&#x6E90;&#x5F00;&#x9500;&#xFF1A;
- &#x5BC4;&#x5B58;&#x5668;&#xFF1A;&#x6BCF;&#x7EA7;&#x9700;&#x8981;&#x4FDD;&#x5B58;&#x4E2D;&#x95F4;&#x7ED3;&#x679C;
- &#x63A7;&#x5236;&#x903B;&#x8F91;&#xFF1A;&#x6709;&#x6548;&#x4FE1;&#x53F7;&#x3001;&#x505C;&#x987F;&#x63A7;&#x5236;&#x7B49;
- &#x591A;&#x8DEF;&#x9009;&#x62E9;&#x5668;&#xFF1A;&#x524D;&#x5411;&#x4F20;&#x9012;&#x8DEF;&#x5F84;

&#x8D44;&#x6E90;&#x589E;&#x52A0; &#x2248; (&#x7EA7;&#x6570; - 1) &#xD7; &#x6BCF;&#x7EA7;&#x6570;&#x636E;&#x5BBD;&#x5EA6; &#xD7; 1.2
</code></pre><p><strong>3. &#x529F;&#x8017;&#x5F71;&#x54CD;</strong></p>
<pre><code>&#x52A8;&#x6001;&#x529F;&#x8017; = &#x3B1; &#xD7; C &#xD7; V&#xB2; &#xD7; f
- &#x6D41;&#x6C34;&#x7EBF;&#x63D0;&#x9AD8;&#x4E86;&#x9891;&#x7387;f
- &#x4F46;&#x964D;&#x4F4E;&#x4E86;&#x6BCF;&#x7EA7;&#x7684;&#x7FFB;&#x8F6C;&#x7387;&#x3B1;
- &#x603B;&#x4F53;&#x529F;&#x8017;&#x53EF;&#x80FD;&#x589E;&#x52A0;&#x6216;&#x51CF;&#x5C11;

&#x4F18;&#x5316;&#x7B56;&#x7565;&#xFF1A;
- &#x65F6;&#x949F;&#x95E8;&#x63A7;&#x7A7A;&#x95F2;&#x7EA7;
- &#x64CD;&#x4F5C;&#x6570;&#x9694;&#x79BB;
- &#x7EC6;&#x7C92;&#x5EA6;&#x4F7F;&#x80FD;&#x63A7;&#x5236;
</code></pre><h3 id="255-&#x6D41;&#x6C34;&#x7EBF;&#x8BBE;&#x8BA1;&#x5B9E;&#x4F8B;">2.5.5 &#x6D41;&#x6C34;&#x7EBF;&#x8BBE;&#x8BA1;&#x5B9E;&#x4F8B;</h3>
<p><strong>&#x5B9E;&#x4F8B;&#xFF1A;8&#x4F4D;&#x4E58;&#x6CD5;&#x5668;&#x6D41;&#x6C34;&#x7EBF;&#x5B9E;&#x73B0;</strong></p>
<pre><code class="lang-verilog"><span class="hljs-keyword">module</span> pipelined_multiplier (
    <span class="hljs-keyword">input</span>  logic clk, rst,
    <span class="hljs-keyword">input</span>  logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] a, b,
    <span class="hljs-keyword">input</span>  logic start,
    <span class="hljs-keyword">output</span> logic [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>] product,
    <span class="hljs-keyword">output</span> logic done
);
    <span class="hljs-comment">// &#x5C06;8&#xD7;8&#x4E58;&#x6CD5;&#x5206;&#x89E3;&#x4E3A;4&#x4E2A;4&#xD7;4&#x4E58;&#x6CD5;</span>
    <span class="hljs-comment">// a = {a_hi, a_lo}, b = {b_hi, b_lo}</span>
    <span class="hljs-comment">// a &#xD7; b = a_lo&#xD7;b_lo + (a_lo&#xD7;b_hi)&lt;&lt;4 + (a_hi&#xD7;b_lo)&lt;&lt;4 + (a_hi&#xD7;b_hi)&lt;&lt;8</span>

    <span class="hljs-comment">// Pipeline stage 1: &#x90E8;&#x5206;&#x79EF;&#x8BA1;&#x7B97;</span>
    logic [<span class="hljs-number">7</span>:<span class="hljs-number">0</span>] pp0_d1, pp1_d1, pp2_d1, pp3_d1;
    logic valid_d1;

    always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst) <span class="hljs-keyword">begin</span>
            pp0_d1 &lt;= &apos;<span class="hljs-number">0</span>;
            pp1_d1 &lt;= &apos;<span class="hljs-number">0</span>;
            pp2_d1 &lt;= &apos;<span class="hljs-number">0</span>;
            pp3_d1 &lt;= &apos;<span class="hljs-number">0</span>;
            valid_d1 &lt;= &apos;<span class="hljs-number">0</span>;
        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (start) <span class="hljs-keyword">begin</span>
            pp0_d1 &lt;= a[<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] * b[<span class="hljs-number">3</span>:<span class="hljs-number">0</span>];
            pp1_d1 &lt;= a[<span class="hljs-number">3</span>:<span class="hljs-number">0</span>] * b[<span class="hljs-number">7</span>:<span class="hljs-number">4</span>];
            pp2_d1 &lt;= a[<span class="hljs-number">7</span>:<span class="hljs-number">4</span>] * b[<span class="hljs-number">3</span>:<span class="hljs-number">0</span>];
            pp3_d1 &lt;= a[<span class="hljs-number">7</span>:<span class="hljs-number">4</span>] * b[<span class="hljs-number">7</span>:<span class="hljs-number">4</span>];
            valid_d1 &lt;= <span class="hljs-number">1&apos;b1</span>;
        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span>
            valid_d1 &lt;= &apos;<span class="hljs-number">0</span>;
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>

    <span class="hljs-comment">// Pipeline stage 2: &#x90E8;&#x5206;&#x79EF;&#x5BF9;&#x9F50;</span>
    logic [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>] aligned0_d2, aligned1_d2, aligned2_d2, aligned3_d2;
    logic valid_d2;

    always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst) <span class="hljs-keyword">begin</span>
            aligned0_d2 &lt;= &apos;<span class="hljs-number">0</span>;
            aligned1_d2 &lt;= &apos;<span class="hljs-number">0</span>;
            aligned2_d2 &lt;= &apos;<span class="hljs-number">0</span>;
            aligned3_d2 &lt;= &apos;<span class="hljs-number">0</span>;
            valid_d2 &lt;= &apos;<span class="hljs-number">0</span>;
        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span>
            aligned0_d2 &lt;= {<span class="hljs-number">8&apos;b0</span>, pp0_d1};
            aligned1_d2 &lt;= {<span class="hljs-number">4&apos;b0</span>, pp1_d1, <span class="hljs-number">4&apos;b0</span>};
            aligned2_d2 &lt;= {<span class="hljs-number">4&apos;b0</span>, pp2_d1, <span class="hljs-number">4&apos;b0</span>};
            aligned3_d2 &lt;= {pp3_d1, <span class="hljs-number">8&apos;b0</span>};
            valid_d2 &lt;= valid_d1;
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>

    <span class="hljs-comment">// Pipeline stage 3: &#x52A0;&#x6CD5;&#x6811;&#x7B2C;&#x4E00;&#x7EA7;</span>
    logic [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>] sum01_d3, sum23_d3;
    logic valid_d3;

    always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst) <span class="hljs-keyword">begin</span>
            sum01_d3 &lt;= &apos;<span class="hljs-number">0</span>;
            sum23_d3 &lt;= &apos;<span class="hljs-number">0</span>;
            valid_d3 &lt;= &apos;<span class="hljs-number">0</span>;
        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span>
            sum01_d3 &lt;= aligned0_d2 + aligned1_d2;
            sum23_d3 &lt;= aligned2_d2 + aligned3_d2;
            valid_d3 &lt;= valid_d2;
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>

    <span class="hljs-comment">// Pipeline stage 4: &#x6700;&#x7EC8;&#x6C42;&#x548C;</span>
    logic [<span class="hljs-number">15</span>:<span class="hljs-number">0</span>] product_d4;
    logic valid_d4;

    always_ff @(<span class="hljs-keyword">posedge</span> clk) <span class="hljs-keyword">begin</span>
        <span class="hljs-keyword">if</span> (rst) <span class="hljs-keyword">begin</span>
            product_d4 &lt;= &apos;<span class="hljs-number">0</span>;
            valid_d4 &lt;= &apos;<span class="hljs-number">0</span>;
        <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span>
            product_d4 &lt;= sum01_d3 + sum23_d3;
            valid_d4 &lt;= valid_d3;
        <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">end</span>

    <span class="hljs-keyword">assign</span> product = product_d4;
    <span class="hljs-keyword">assign</span> done = valid_d4;
<span class="hljs-keyword">endmodule</span>
</code></pre>
<p><strong>&#x6D41;&#x6C34;&#x7EBF;&#x8BBE;&#x8BA1;&#x68C0;&#x67E5;&#x6E05;&#x5355;&#xFF1A;</strong></p>
<ul>
<li>[ ] &#x5404;&#x7EA7;&#x5EF6;&#x8FDF;&#x662F;&#x5426;&#x5E73;&#x8861;&#xFF1F;</li>
<li>[ ] &#x662F;&#x5426;&#x5904;&#x7406;&#x4E86;&#x6240;&#x6709;&#x6570;&#x636E;&#x76F8;&#x5173;&#x6027;&#xFF1F;</li>
<li>[ ] &#x63A7;&#x5236;&#x4FE1;&#x53F7;&#x662F;&#x5426;&#x6B63;&#x786E;&#x4F20;&#x64AD;&#xFF1F;</li>
<li>[ ] &#x662F;&#x5426;&#x9700;&#x8981;&#x505C;&#x987F;/&#x51B2;&#x5237;&#x673A;&#x5236;&#xFF1F;</li>
<li>[ ] &#x8D44;&#x6E90;&#x5F00;&#x9500;&#x662F;&#x5426;&#x53EF;&#x63A5;&#x53D7;&#xFF1F;</li>
<li>[ ] &#x662F;&#x5426;&#x8003;&#x8651;&#x4E86;&#x529F;&#x8017;&#x4F18;&#x5316;&#xFF1F;</li>
</ul>
<h2 id="26-&#x5B9E;&#x9645;&#x5E94;&#x7528;&#x6848;&#x4F8B;&#x5206;&#x6790;">2.6 &#x5B9E;&#x9645;&#x5E94;&#x7528;&#x6848;&#x4F8B;&#x5206;&#x6790;</h2>
<h3 id="&#x6848;&#x4F8B;1&#xFF1A;uart&#x6536;&#x53D1;&#x5668;&#x8BBE;&#x8BA1;">&#x6848;&#x4F8B;1&#xFF1A;UART&#x6536;&#x53D1;&#x5668;&#x8BBE;&#x8BA1;</h3>
<p><strong>&#x9700;&#x6C42;</strong>&#xFF1A;&#x5B9E;&#x73B0;115200&#x6CE2;&#x7279;&#x7387;UART&#xFF0C;8N1&#x683C;&#x5F0F;</p>
<p><strong>&#x67B6;&#x6784;&#x5206;&#x89E3;&#xFF1A;</strong></p>
<ol>
<li><p><strong>&#x6CE2;&#x7279;&#x7387;&#x751F;&#x6210;&#x5668;&#xFF1A;</strong></p>
<ul>
<li>&#x65F6;&#x949F;&#x9891;&#x7387;&#xFF1A;100MHz</li>
<li>&#x5206;&#x9891;&#x6BD4;&#xFF1A;100M/115200 = 868</li>
<li>&#x4F7F;&#x7528;&#x8BA1;&#x6570;&#x5668;&#x751F;&#x6210;16x&#x8FC7;&#x91C7;&#x6837;&#x65F6;&#x949F;</li>
</ul>
</li>
<li><p><strong>&#x53D1;&#x9001;&#x5668;FSM&#xFF1A;</strong></p>
<ul>
<li>&#x72B6;&#x6001;&#xFF1A;IDLE &#x2192; START &#x2192; DATA[0-7] &#x2192; STOP &#x2192; IDLE</li>
<li>&#x6BCF;&#x72B6;&#x6001;&#x6301;&#x7EED;16&#x4E2A;&#x91C7;&#x6837;&#x5468;&#x671F;</li>
</ul>
</li>
<li><p><strong>&#x63A5;&#x6536;&#x5668;&#x8BBE;&#x8BA1;&#xFF1A;</strong></p>
<ul>
<li>16x&#x8FC7;&#x91C7;&#x6837;</li>
<li>&#x8D77;&#x59CB;&#x4F4D;&#x68C0;&#x6D4B;&#xFF1A;&#x8FDE;&#x7EED;8&#x4E2A;0</li>
<li>&#x6570;&#x636E;&#x4F4D;&#x91C7;&#x6837;&#xFF1A;&#x4E2D;&#x95F4;&#x65F6;&#x523B;&#xFF08;&#x7B2C;8&#x4E2A;&#x91C7;&#x6837;&#xFF09;</li>
<li>&#x9519;&#x8BEF;&#x68C0;&#x6D4B;&#xFF1A;&#x5E27;&#x9519;&#x8BEF;&#x3001;&#x5947;&#x5076;&#x6821;&#x9A8C;</li>
</ul>
</li>
</ol>
<p><strong>&#x8D44;&#x6E90;&#x4F30;&#x7B97;&#xFF1A;</strong></p>
<ul>
<li>&#x6CE2;&#x7279;&#x7387;&#x751F;&#x6210;&#xFF1A;10&#x4F4D;&#x8BA1;&#x6570;&#x5668;</li>
<li>TX FSM&#xFF1A;4&#x4F4D;&#x72B6;&#x6001; + 3&#x4F4D;&#x4F4D;&#x8BA1;&#x6570;</li>
<li>RX FSM&#xFF1A;4&#x4F4D;&#x72B6;&#x6001; + 4&#x4F4D;&#x91C7;&#x6837;&#x8BA1;&#x6570;</li>
<li>&#x603B;&#x8BA1;&#xFF1A;&#x7EA6;200 LUT + 50 FF</li>
</ul>
<h3 id="&#x6848;&#x4F8B;2&#xFF1A;spi&#x4E3B;&#x63A7;&#x5236;&#x5668;">&#x6848;&#x4F8B;2&#xFF1A;SPI&#x4E3B;&#x63A7;&#x5236;&#x5668;</h3>
<p><strong>&#x9700;&#x6C42;</strong>&#xFF1A;&#x53EF;&#x914D;&#x7F6E;&#x7684;SPI&#x4E3B;&#x673A;&#xFF0C;&#x652F;&#x6301;4&#x79CD;&#x6A21;&#x5F0F;</p>
<p><strong>&#x8BBE;&#x8BA1;&#x8981;&#x70B9;&#xFF1A;</strong></p>
<ol>
<li><p><strong>&#x65F6;&#x949F;&#x76F8;&#x4F4D;/&#x6781;&#x6027;&#x914D;&#x7F6E;&#xFF1A;</strong></p>
<ul>
<li>CPOL&#xFF1A;&#x7A7A;&#x95F2;&#x65F6;&#x949F;&#x7535;&#x5E73;</li>
<li>CPHA&#xFF1A;&#x91C7;&#x6837;&#x8FB9;&#x6CBF;&#x9009;&#x62E9;</li>
</ul>
</li>
<li><p><strong>&#x6570;&#x636E;&#x79FB;&#x4F4D;&#x903B;&#x8F91;&#xFF1A;</strong></p>
<ul>
<li>&#x53D1;&#x9001;&#xFF1A;MSB&#x5148;&#x51FA;&#xFF0C;&#x5DE6;&#x79FB;</li>
<li>&#x63A5;&#x6536;&#xFF1A;&#x53F3;&#x79FB;&#x5165;LSB</li>
<li>&#x540C;&#x65F6;&#x8FDB;&#x884C;&#xFF08;&#x5168;&#x53CC;&#x5DE5;&#xFF09;</li>
</ul>
</li>
<li><p><strong>&#x65F6;&#x5E8F;&#x63A7;&#x5236;&#xFF1A;</strong></p>
<ul>
<li>&#x53EF;&#x7F16;&#x7A0B;&#x5206;&#x9891;&#x5668;</li>
<li>CS&#x4FE1;&#x53F7;&#x5EFA;&#x7ACB;/&#x4FDD;&#x6301;&#x65F6;&#x95F4;</li>
</ul>
</li>
</ol>
<p><strong>&#x4F18;&#x5316;&#x6280;&#x5DE7;&#xFF1A;</strong></p>
<ul>
<li>&#x4F7F;&#x7528;&#x79FB;&#x4F4D;&#x5BC4;&#x5B58;&#x5668;IP</li>
<li>&#x65F6;&#x949F;&#x4F7F;&#x80FD;&#x4EE3;&#x66FF;&#x95E8;&#x63A7;</li>
<li>&#x652F;&#x6301;&#x7A81;&#x53D1;&#x4F20;&#x8F93;&#x51CF;&#x5C11;&#x5F00;&#x9500;</li>
</ul>
<h3 id="&#x6848;&#x4F8B;3&#xFF1A;&#x7B80;&#x5355;dma&#x63A7;&#x5236;&#x5668;">&#x6848;&#x4F8B;3&#xFF1A;&#x7B80;&#x5355;DMA&#x63A7;&#x5236;&#x5668;</h3>
<p><strong>&#x9700;&#x6C42;</strong>&#xFF1A;&#x5185;&#x5B58;&#x5230;&#x5185;&#x5B58;DMA&#xFF0C;&#x652F;&#x6301;&#x7A81;&#x53D1;&#x4F20;&#x8F93;</p>
<p><strong>&#x72B6;&#x6001;&#x673A;&#x8BBE;&#x8BA1;&#xFF1A;</strong></p>
<ol>
<li>IDLE&#xFF1A;&#x7B49;&#x5F85;&#x542F;&#x52A8;</li>
<li>FETCH_DESC&#xFF1A;&#x8BFB;&#x53D6;&#x4F20;&#x8F93;&#x63CF;&#x8FF0;&#x7B26;</li>
<li>READ_REQ&#xFF1A;&#x53D1;&#x8D77;&#x8BFB;&#x8BF7;&#x6C42;</li>
<li>READ_DATA&#xFF1A;&#x63A5;&#x6536;&#x8BFB;&#x6570;&#x636E;</li>
<li>WRITE_REQ&#xFF1A;&#x53D1;&#x8D77;&#x5199;&#x8BF7;&#x6C42;</li>
<li>WRITE_DATA&#xFF1A;&#x53D1;&#x9001;&#x5199;&#x6570;&#x636E;</li>
<li>UPDATE_CNT&#xFF1A;&#x66F4;&#x65B0;&#x8BA1;&#x6570;&#x5668;</li>
<li>CHECK_DONE&#xFF1A;&#x68C0;&#x67E5;&#x5B8C;&#x6210;</li>
<li>INTERRUPT&#xFF1A;&#x4EA7;&#x751F;&#x4E2D;&#x65AD;</li>
</ol>
<p><strong>&#x6027;&#x80FD;&#x4F18;&#x5316;&#xFF1A;</strong></p>
<ul>
<li>&#x6D41;&#x6C34;&#x7EBF;&#x8BFB;&#x5199;&#x64CD;&#x4F5C;</li>
<li>&#x652F;&#x6301;outstanding&#x4E8B;&#x52A1;</li>
<li>&#x5730;&#x5740;&#x81EA;&#x52A8;&#x9012;&#x589E;</li>
<li>&#x7A81;&#x53D1;&#x957F;&#x5EA6;&#x4F18;&#x5316;</li>
</ul>
<p><strong>&#x8D44;&#x6E90;&#x4F7F;&#x7528;&#xFF1A;</strong></p>
<ul>
<li>&#x5730;&#x5740;&#x751F;&#x6210;&#xFF1A;2&#x4E2A;32&#x4F4D;&#x8BA1;&#x6570;&#x5668;</li>
<li>&#x6570;&#x636E;&#x7F13;&#x51B2;&#xFF1A;BRAM&#x5B9E;&#x73B0;FIFO</li>
<li>&#x63A7;&#x5236;FSM&#xFF1A;&#x7EA6;500 LUT</li>
<li>&#x603B;&#x8BA1;&#xFF1A;2 BRAM + 1000 LUT</li>
</ul>
<h3 id="&#x6848;&#x4F8B;4&#xFF1A;&#x89C6;&#x9891;&#x65F6;&#x5E8F;&#x751F;&#x6210;&#x5668;">&#x6848;&#x4F8B;4&#xFF1A;&#x89C6;&#x9891;&#x65F6;&#x5E8F;&#x751F;&#x6210;&#x5668;</h3>
<p><strong>&#x9700;&#x6C42;</strong>&#xFF1A;&#x751F;&#x6210;1920x1080@60Hz&#x65F6;&#x5E8F;</p>
<p><strong>&#x65F6;&#x5E8F;&#x53C2;&#x6570;&#xFF1A;</strong></p>
<ul>
<li>&#x50CF;&#x7D20;&#x65F6;&#x949F;&#xFF1A;148.5MHz</li>
<li>&#x6C34;&#x5E73;&#xFF1A;1920 + 88 + 44 + 148 = 2200</li>
<li>&#x5782;&#x76F4;&#xFF1A;1080 + 4 + 5 + 36 = 1125</li>
<li>&#x5E27;&#x7387;&#xFF1A;148.5M / (2200 &#xD7; 1125) = 60Hz</li>
</ul>
<p><strong>&#x5B9E;&#x73B0;&#x7B56;&#x7565;&#xFF1A;</strong></p>
<ol>
<li>&#x50CF;&#x7D20;&#x8BA1;&#x6570;&#x5668;&#xFF08;0-2199&#xFF09;</li>
<li>&#x884C;&#x8BA1;&#x6570;&#x5668;&#xFF08;0-1124&#xFF09;</li>
<li>&#x540C;&#x6B65;&#x4FE1;&#x53F7;&#x751F;&#x6210;&#xFF08;HS, VS&#xFF09;</li>
<li>&#x6D88;&#x9690;&#x4FE1;&#x53F7;&#x751F;&#x6210;&#xFF08;DE&#xFF09;</li>
<li>&#x5750;&#x6807;&#x8F93;&#x51FA;&#xFF08;&#x663E;&#x793A;&#x533A;&#x57DF;&#x5185;&#xFF09;</li>
</ol>
<p><strong>&#x65F6;&#x5E8F;&#x5173;&#x7CFB;&#xFF1A;</strong></p>
<pre><code>&#x884C;&#x65F6;&#x5E8F;&#xFF1A;[&#x540C;&#x6B65;][&#x540E;&#x6CBF;][&#x6709;&#x6548;&#x50CF;&#x7D20;][&#x524D;&#x6CBF;]
&#x5E27;&#x65F6;&#x5E8F;&#xFF1A;[&#x540C;&#x6B65;][&#x540E;&#x6CBF;][&#x6709;&#x6548;&#x884C;][&#x524D;&#x6CBF;]
</code></pre><h2 id="26-&#x8BBE;&#x8BA1;&#x4EFF;&#x771F;&#x4E0E;&#x9A8C;&#x8BC1;&#x57FA;&#x7840;">2.6 &#x8BBE;&#x8BA1;&#x4EFF;&#x771F;&#x4E0E;&#x9A8C;&#x8BC1;&#x57FA;&#x7840;</h2>
<h3 id="261-&#x6D4B;&#x8BD5;&#x5E73;&#x53F0;&#x7ED3;&#x6784;">2.6.1 &#x6D4B;&#x8BD5;&#x5E73;&#x53F0;&#x7ED3;&#x6784;</h3>
<p><strong>&#x57FA;&#x672C;testbench&#x6846;&#x67B6;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">module tb_top;
    // &#x65F6;&#x949F;&#x548C;&#x590D;&#x4F4D;&#x751F;&#x6210;
    logic clk = 0;
    logic rst_n;

    always #5 clk = ~clk;  // 100MHz

    initial begin
        rst_n = 0;
        #100;
        rst_n = 1;
    end

    // DUT&#x5B9E;&#x4F8B;&#x5316;
    dut u_dut (.*);

    // &#x6D4B;&#x8BD5;&#x5E8F;&#x5217;
    initial begin
        wait(rst_n);
        @(posedge clk);
        // &#x6D4B;&#x8BD5;&#x4EE3;&#x7801;
        $finish;
    end
endmodule
</code></pre>
<h3 id="262-&#x5E38;&#x7528;&#x9A8C;&#x8BC1;&#x65B9;&#x6CD5;">2.6.2 &#x5E38;&#x7528;&#x9A8C;&#x8BC1;&#x65B9;&#x6CD5;</h3>
<p><strong>&#x81EA;&#x68C0;&#x67E5;&#x6D4B;&#x8BD5;&#xFF1A;</strong></p>
<pre><code class="lang-systemverilog">// &#x9EC4;&#x91D1;&#x6A21;&#x578B;&#x6BD4;&#x8F83;
always @(posedge clk) begin
    if(valid_out) begin
        expected = golden_function(input_data);
        if(dut_output !== expected) begin
            $error(&quot;Mismatch at time %t&quot;, $time);
        end
    end
end
</code></pre>
<p><strong>&#x8986;&#x76D6;&#x7387;&#x9A71;&#x52A8;&#xFF1A;</strong></p>
<ul>
<li>&#x4EE3;&#x7801;&#x8986;&#x76D6;&#xFF1A;&#x884C;&#x3001;&#x5206;&#x652F;&#x3001;&#x6761;&#x4EF6;</li>
<li>&#x529F;&#x80FD;&#x8986;&#x76D6;&#xFF1A;covergroup&#x5B9A;&#x4E49;</li>
<li>&#x65AD;&#x8A00;&#x8986;&#x76D6;&#xFF1A;SVA&#x5C5E;&#x6027;</li>
</ul>
<h3 id="263-&#x65F6;&#x5E8F;&#x7EA6;&#x675F;&#x57FA;&#x7840;">2.6.3 &#x65F6;&#x5E8F;&#x7EA6;&#x675F;&#x57FA;&#x7840;</h3>
<p><strong>&#x57FA;&#x672C;&#x7EA6;&#x675F;&#x7C7B;&#x578B;&#xFF1A;</strong></p>
<ol>
<li><p><strong>&#x65F6;&#x949F;&#x7EA6;&#x675F;&#xFF1A;</strong></p>
<pre><code class="lang-tcl">create_clock -period <span class="hljs-number">10.0</span> [get_ports clk]
</code></pre>
</li>
<li><p><strong>&#x8F93;&#x5165;&#x5EF6;&#x8FDF;&#xFF1A;</strong></p>
<pre><code class="lang-tcl">set_input_delay -<span class="hljs-keyword">clock</span> clk <span class="hljs-number">2.0</span> [get_ports data_in]
</code></pre>
</li>
<li><p><strong>&#x8F93;&#x51FA;&#x5EF6;&#x8FDF;&#xFF1A;</strong></p>
<pre><code class="lang-tcl">set_output_delay -<span class="hljs-keyword">clock</span> clk <span class="hljs-number">3.0</span> [get_ports data_out]
</code></pre>
</li>
<li><p><strong>&#x4F2A;&#x8DEF;&#x5F84;&#xFF1A;</strong></p>
<pre><code class="lang-tcl">set_false_path -from [get_clocks clk1] -to [get_clocks clk2]
</code></pre>
</li>
</ol>
<h2 id="&#x672C;&#x7AE0;&#x5C0F;&#x7ED3;">&#x672C;&#x7AE0;&#x5C0F;&#x7ED3;</h2>
<p><strong>&#x6838;&#x5FC3;&#x6982;&#x5FF5;&#xFF1A;</strong></p>
<ul>
<li>HDL&#x63CF;&#x8FF0;&#x786C;&#x4EF6;&#x7ED3;&#x6784;&#xFF0C;&#x6240;&#x6709;&#x4EE3;&#x7801;&#x5E76;&#x884C;&#x6267;&#x884C;</li>
<li>&#x7EC4;&#x5408;&#x903B;&#x8F91;&#xFF1A;&#x8F93;&#x51FA;&#x4EC5;&#x4F9D;&#x8D56;&#x5F53;&#x524D;&#x8F93;&#x5165;&#xFF0C;&#x4F7F;&#x7528;<code>always_comb</code></li>
<li>&#x65F6;&#x5E8F;&#x903B;&#x8F91;&#xFF1A;&#x5305;&#x542B;&#x72B6;&#x6001;&#x5B58;&#x50A8;&#xFF0C;&#x4F7F;&#x7528;<code>always_ff</code></li>
<li>FSM&#x662F;&#x6570;&#x5B57;&#x8BBE;&#x8BA1;&#x7684;&#x6838;&#x5FC3;&#x63A7;&#x5236;&#x7ED3;&#x6784;</li>
<li>&#x65F6;&#x949F;&#x57DF;&#x4EA4;&#x53C9;&#x9700;&#x8981;&#x4E13;&#x95E8;&#x540C;&#x6B65;&#x5904;&#x7406;</li>
</ul>
<p><strong>&#x5173;&#x952E;&#x516C;&#x5F0F;&#xFF1A;</strong></p>
<ul>
<li>&#x8BA1;&#x6570;&#x5668;&#x4F4D;&#x5BBD;&#xFF1A;<code>WIDTH = $clog2(MAX_COUNT + 1)</code></li>
<li>UART&#x6CE2;&#x7279;&#x7387;&#x5206;&#x9891;&#xFF1A;<code>DIV = CLK_FREQ / BAUD_RATE</code></li>
<li>&#x5EFA;&#x7ACB;&#x65F6;&#x95F4;&#x88D5;&#x91CF;&#xFF1A;<code>Slack = T_clk - (T_cq + T_logic + T_setup)</code></li>
<li>&#x72B6;&#x6001;&#x673A;&#x89E6;&#x53D1;&#x5668;&#x6570;&#xFF1A;One-hot = N states, Binary = log2(N)</li>
</ul>
<p><strong>&#x8BBE;&#x8BA1;&#x539F;&#x5219;&#xFF1A;</strong></p>
<ul>
<li>&#x7EC4;&#x5408;&#x903B;&#x8F91;&#x5B8C;&#x6574;&#x8D4B;&#x503C;&#xFF0C;&#x907F;&#x514D;&#x9501;&#x5B58;&#x5668;</li>
<li>&#x65F6;&#x5E8F;&#x903B;&#x8F91;&#x7EDF;&#x4E00;&#x590D;&#x4F4D;&#x7B56;&#x7565;</li>
<li>FSM&#x5FC5;&#x987B;&#x6709;&#x9ED8;&#x8BA4;&#x72B6;&#x6001;&#x5904;&#x7406;</li>
<li>CDC&#x4F7F;&#x7528;&#x591A;&#x7EA7;&#x540C;&#x6B65;&#x5668;&#x6216;&#x63E1;&#x624B;&#x534F;&#x8BAE;</li>
<li>&#x8D44;&#x6E90;&#x5171;&#x4EAB;&#x9700;&#x8981;&#x4ED4;&#x7EC6;&#x6743;&#x8861;&#x65F6;&#x5E8F;&#x5F71;&#x54CD;</li>
</ul>
<h2 id="&#x7EC3;&#x4E60;&#x9898;">&#x7EC3;&#x4E60;&#x9898;</h2>
<h3 id="&#x57FA;&#x7840;&#x9898;">&#x57FA;&#x7840;&#x9898;</h3>
<ol>
<li><p><strong>&#x4FE1;&#x53F7;&#x7C7B;&#x578B;&#x9009;&#x62E9;</strong>
&#x4E0B;&#x5217;&#x4FE1;&#x53F7;&#x5E94;&#x8BE5;&#x4F7F;&#x7528;&#x4EC0;&#x4E48;&#x6570;&#x636E;&#x7C7B;&#x578B;&#xFF08;logic/wire&#xFF09;&#xFF1F;&#x4E3A;&#x4EC0;&#x4E48;&#xFF1F;
a) &#x7EC4;&#x5408;&#x903B;&#x8F91;&#x7684;&#x8F93;&#x51FA;
b) &#x5BC4;&#x5B58;&#x5668;&#x7684;&#x8F93;&#x51FA;
c) &#x4E09;&#x6001;&#x603B;&#x7EBF;</p>
<p><em>Hint: &#x8003;&#x8651;&#x4FE1;&#x53F7;&#x662F;&#x5426;&#x9700;&#x8981;&#x5B58;&#x50A8;&#xFF0C;&#x662F;&#x5426;&#x6709;&#x591A;&#x4E2A;&#x9A71;&#x52A8;&#x6E90;</em></p>
</li>
</ol>
<details>
<summary>&#x7B54;&#x6848;</summary>

a) wire&#x6216;logic&#x5747;&#x53EF;&#xFF0C;&#x63A8;&#x8350;logic&#xFF08;&#x66F4;&#x7075;&#x6D3B;&#xFF09;
b) logic&#xFF08;&#x9700;&#x8981;&#x5728;always_ff&#x4E2D;&#x8D4B;&#x503C;&#xFF09;
c) wire&#xFF08;&#x652F;&#x6301;&#x591A;&#x9A71;&#x52A8;&#x548C;&#x9AD8;&#x963B;&#x6001;&#xFF09;

&#x8865;&#x5145;&#x8BF4;&#x660E;&#xFF1A;
- SystemVerilog&#x4E2D;logic&#x53EF;&#x4EE5;&#x66FF;&#x4EE3;&#x5927;&#x90E8;&#x5206;reg/wire&#x4F7F;&#x7528;
- &#x53EA;&#x6709;&#x591A;&#x9A71;&#x52A8;&#x573A;&#x666F;&#x5FC5;&#x987B;&#x7528;wire
</details>

<ol>
<li><p><strong>&#x65F6;&#x5E8F;&#x5206;&#x6790;</strong>
&#x4E00;&#x4E2A;&#x8BBE;&#x8BA1;&#x5728;100MHz&#x4E0B;&#xFF0C;&#x7EC4;&#x5408;&#x903B;&#x8F91;&#x5EF6;&#x8FDF;8ns&#xFF0C;&#x5BC4;&#x5B58;&#x5668;Tco=0.5ns&#xFF0C;Tsetup=0.3ns&#x3002;&#x8FD9;&#x4E2A;&#x8BBE;&#x8BA1;&#x80FD;&#x5426;&#x6B63;&#x5E38;&#x5DE5;&#x4F5C;&#xFF1F;&#x5982;&#x4F55;&#x4FEE;&#x590D;&#xFF1F;</p>
<p><em>Hint: &#x8BA1;&#x7B97;&#x603B;&#x8DEF;&#x5F84;&#x5EF6;&#x8FDF;&#x5E76;&#x4E0E;&#x65F6;&#x949F;&#x5468;&#x671F;&#x6BD4;&#x8F83;</em></p>
</li>
</ol>
<details>
<summary>&#x7B54;&#x6848;</summary>

&#x65F6;&#x949F;&#x5468;&#x671F; = 1/100MHz = 10ns
&#x8DEF;&#x5F84;&#x5EF6;&#x8FDF; = Tco + Tlogic + Tsetup = 0.5 + 8 + 0.3 = 8.8ns
&#x88D5;&#x91CF; = 10 - 8.8 = 1.2ns&#xFF08;&#x53EF;&#x4EE5;&#x5DE5;&#x4F5C;&#xFF09;

&#x5982;&#x679C;&#x7EC4;&#x5408;&#x903B;&#x8F91;&#x518D;&#x589E;&#x52A0;&#x5C31;&#x4F1A;&#x8FDD;&#x4F8B;&#xFF0C;&#x4FEE;&#x590D;&#x65B9;&#x6CD5;&#xFF1A;
1. &#x63D2;&#x5165;&#x6D41;&#x6C34;&#x7EBF;&#x5BC4;&#x5B58;&#x5668;&#xFF0C;&#x5206;&#x5272;&#x7EC4;&#x5408;&#x903B;&#x8F91;
2. &#x4F18;&#x5316;&#x903B;&#x8F91;&#xFF0C;&#x51CF;&#x5C11;&#x7EA7;&#x6570;
3. &#x964D;&#x4F4E;&#x65F6;&#x949F;&#x9891;&#x7387;
</details>

<ol>
<li><p><strong>FSM&#x72B6;&#x6001;&#x7F16;&#x7801;</strong>
&#x4E00;&#x4E2A;4&#x72B6;&#x6001;FSM&#xFF0C;&#x6BD4;&#x8F83;Binary&#x548C;One-hot&#x7F16;&#x7801;&#x7684;&#x8D44;&#x6E90;&#x4F7F;&#x7528;&#x3002;</p>
<p><em>Hint: &#x8BA1;&#x7B97;&#x89E6;&#x53D1;&#x5668;&#x6570;&#x91CF;&#x548C;&#x89E3;&#x7801;&#x903B;&#x8F91;&#x590D;&#x6742;&#x5EA6;</em></p>
</li>
</ol>
<details>
<summary>&#x7B54;&#x6848;</summary>

Binary&#x7F16;&#x7801;&#xFF1A;
- &#x89E6;&#x53D1;&#x5668;&#xFF1A;2&#x4E2A;&#xFF08;2^2 = 4&#xFF09;
- &#x89E3;&#x7801;&#x903B;&#x8F91;&#xFF1A;&#x6BCF;&#x4E2A;&#x72B6;&#x6001;&#x9700;&#x8981;2&#x8F93;&#x5165;&#x4E0E;&#x95E8;

One-hot&#x7F16;&#x7801;&#xFF1A;
- &#x89E6;&#x53D1;&#x5668;&#xFF1A;4&#x4E2A;
- &#x89E3;&#x7801;&#x903B;&#x8F91;&#xFF1A;&#x76F4;&#x63A5;&#x4F7F;&#x7528;&#x89E6;&#x53D1;&#x5668;&#x8F93;&#x51FA;&#xFF0C;&#x65E0;&#x9700;&#x89E3;&#x7801;

&#x9009;&#x62E9;&#x5EFA;&#x8BAE;&#xFF1A;
- &#x72B6;&#x6001;&#x5C11;&#xFF08;<8）：one-hot，速度快 -="" 状态多（="">16&#xFF09;&#xFF1A;Binary&#xFF0C;&#x7701;&#x8D44;&#x6E90;
- 4-16&#x4E2A;&#x72B6;&#x6001;&#xFF1A;&#x6839;&#x636E;&#x65F6;&#x5E8F;&#x8981;&#x6C42;&#x9009;&#x62E9;
</8）：one-hot，速度快></details>

<ol>
<li><p><strong>&#x8BA1;&#x6570;&#x5668;&#x8BBE;&#x8BA1;</strong>
&#x8BBE;&#x8BA1;&#x4E00;&#x4E2A;&#x6A21;60&#x8BA1;&#x6570;&#x5668;&#xFF08;0-59&#xFF09;&#xFF0C;&#x8BA1;&#x7B97;&#x9700;&#x8981;&#x591A;&#x5C11;&#x4F4D;&#xFF1F;&#x5982;&#x4F55;&#x68C0;&#x6D4B;&#x8BA1;&#x6570;&#x5230;59&#xFF1F;</p>
<p><em>Hint: &#x8003;&#x8651;&#x4E8C;&#x8FDB;&#x5236;&#x8868;&#x793A;&#x8303;&#x56F4;</em></p>
</li>
</ol>
<details>
<summary>&#x7B54;&#x6848;</summary>

&#x4F4D;&#x5BBD;&#x8BA1;&#x7B97;&#xFF1A;$clog2(60) = 6&#x4F4D;&#xFF08;2^6 = 64 &gt; 60&#xFF09;

&#x68C0;&#x6D4B;59&#x7684;&#x65B9;&#x6CD5;&#xFF1A;
1. &#x76F4;&#x63A5;&#x6BD4;&#x8F83;&#xFF1A;count == 6&apos;d59
2. &#x4F4D;&#x6A21;&#x5F0F;&#x5339;&#x914D;&#xFF1A;count == 6&apos;b111011
3. &#x4E0B;&#x4E00;&#x62CD;&#x68C0;&#x6D4B;&#xFF1A;&#x7528;&#x4E8E;&#x63D0;&#x524D;&#x51C6;&#x5907;

&#x5B9E;&#x73B0;&#x65F6;&#x6CE8;&#x610F;&#xFF1A;
- &#x590D;&#x4F4D;&#x503C;&#x4E3A;0
- &#x6EA2;&#x51FA;&#x65F6;&#x56DE;&#x5230;0
- &#x53EF;&#x4EE5;&#x8F93;&#x51FA;wrap&#x4FE1;&#x53F7;
</details>

<h3 id="&#x6311;&#x6218;&#x9898;">&#x6311;&#x6218;&#x9898;</h3>
<ol>
<li><p><strong>&#x8DE8;&#x65F6;&#x949F;&#x57DF;&#x6570;&#x636E;&#x4F20;&#x8F93;</strong>
&#x8BBE;&#x8BA1;&#x4E00;&#x4E2A;8&#x4F4D;&#x6570;&#x636E;&#x4ECE;50MHz&#x5230;100MHz&#x65F6;&#x949F;&#x57DF;&#x7684;&#x5B89;&#x5168;&#x4F20;&#x8F93;&#x673A;&#x5236;&#x3002;&#x8981;&#x6C42;&#xFF1A;&#x4E0D;&#x4E22;&#x5931;&#x6570;&#x636E;&#xFF0C;&#x4FDD;&#x8BC1;&#x6570;&#x636E;&#x5B8C;&#x6574;&#x6027;&#x3002;</p>
<p><em>Hint: &#x8003;&#x8651;&#x63E1;&#x624B;&#x534F;&#x8BAE;&#x6216;&#x5F02;&#x6B65;FIFO</em></p>
</li>
</ol>
<details>
<summary>&#x7B54;&#x6848;</summary>

&#x65B9;&#x6848;1&#xFF1A;&#x63E1;&#x624B;&#x534F;&#x8BAE;
- &#x6E90;&#x57DF;&#xFF1A;&#x6570;&#x636E;+valid&#x4FE1;&#x53F7;
- &#x76EE;&#x6807;&#x57DF;&#xFF1A;ready&#x4FE1;&#x53F7;&#x53CD;&#x9988;
- &#x53CC;&#x5411;&#x540C;&#x6B65;&#x5668;&#x540C;&#x6B65;&#x63A7;&#x5236;&#x4FE1;&#x53F7;
- &#x6570;&#x636E;&#x5728;&#x63E1;&#x624B;&#x671F;&#x95F4;&#x4FDD;&#x6301;&#x7A33;&#x5B9A;

&#x65B9;&#x6848;2&#xFF1A;&#x5F02;&#x6B65;FIFO
- &#x53CC;&#x7AEF;&#x53E3;RAM&#x5B58;&#x50A8;&#x6570;&#x636E;
- &#x683C;&#x96F7;&#x7801;&#x8BA1;&#x6570;&#x5668;&#x6307;&#x9488;
- &#x7A7A;/&#x6EE1;&#x6807;&#x5FD7;&#x751F;&#x6210;
- &#x66F4;&#x9002;&#x5408;&#x6D41;&#x6570;&#x636E;&#x4F20;&#x8F93;

&#x5173;&#x952E;&#x70B9;&#xFF1A;
- &#x63A7;&#x5236;&#x4FE1;&#x53F7;&#x5FC5;&#x987B;&#x540C;&#x6B65;
- &#x6570;&#x636E;&#x8DEF;&#x5F84;&#x53EF;&#x4EE5;&#x4E0D;&#x540C;&#x6B65;&#xFF08;&#x63E1;&#x624B;&#x4FDD;&#x8BC1;&#x7A33;&#x5B9A;&#xFF09;
- &#x8003;&#x8651;&#x4E9A;&#x7A33;&#x6001;&#x6062;&#x590D;&#x65F6;&#x95F4;
</details>

<ol>
<li><p><strong>&#x6D41;&#x6C34;&#x7EBF;&#x4F18;&#x5316;</strong>
&#x4E00;&#x4E2A;&#x7EC4;&#x5408;&#x903B;&#x8F91;&#x8BA1;&#x7B97; Y = (A&#xD7;B + C&#xD7;D) &#xD7; E&#xFF0C;&#x5176;&#x4E2D;&#x4E58;&#x6CD5;&#x5EF6;&#x8FDF;4ns&#xFF0C;&#x52A0;&#x6CD5;&#x5EF6;&#x8FDF;2ns&#x3002;&#x8BBE;&#x8BA1;3&#x7EA7;&#x6D41;&#x6C34;&#x7EBF;&#xFF0C;&#x5E73;&#x8861;&#x5404;&#x7EA7;&#x5EF6;&#x8FDF;&#x3002;</p>
<p><em>Hint: &#x753B;&#x51FA;&#x6570;&#x636E;&#x6D41;&#x56FE;&#xFF0C;&#x8BC6;&#x522B;&#x5173;&#x952E;&#x8DEF;&#x5F84;</em></p>
</li>
</ol>
<details>
<summary>&#x7B54;&#x6848;</summary>

&#x539F;&#x59CB;&#x5EF6;&#x8FDF;&#xFF1A;4(&#x4E58;) + 2(&#x52A0;) + 4(&#x4E58;) = 10ns

3&#x7EA7;&#x6D41;&#x6C34;&#x7EBF;&#x5212;&#x5206;&#xFF1A;
- Stage1: A&#xD7;B (4ns), C&#xD7;D (4ns) &#x5E76;&#x884C;
- Stage2: sum = AB + CD (2ns) + &#x90E8;&#x5206;&#x6700;&#x7EC8;&#x4E58;&#x6CD5;
- Stage3: &#x5B8C;&#x6210;sum &#xD7; E

&#x4F18;&#x5316;&#x540E;&#xFF1A;
- &#x6BCF;&#x7EA7;&#x7EA6;3.3ns&#x5EF6;&#x8FDF;
- &#x541E;&#x5410;&#x7387;&#x63D0;&#x9AD8;3&#x500D;
- &#x4EE3;&#x4EF7;&#xFF1A;2&#x7EA7;&#x5EF6;&#x8FDF; + &#x989D;&#x5916;&#x5BC4;&#x5B58;&#x5668;

&#x8D44;&#x6E90;&#x4F30;&#x7B97;&#xFF1A;
- 3&#x4E2A;DSP&#x5757;&#xFF08;3&#x6B21;&#x4E58;&#x6CD5;&#xFF09;
- 2&#x7EC4;&#x6D41;&#x6C34;&#x7EBF;&#x5BC4;&#x5B58;&#x5668;
- &#x63A7;&#x5236;&#x903B;&#x8F91;&#x7EA6;100 LUT
</details>

<ol>
<li><p><strong>&#x534F;&#x8BAE;&#x8F6C;&#x6362;&#x5668;</strong>
&#x8BBE;&#x8BA1;UART&#x5230;SPI&#x7684;&#x534F;&#x8BAE;&#x6865;&#x63A5;&#x5668;&#x3002;UART&#x63A5;&#x6536;&#x547D;&#x4EE4;&#x548C;&#x6570;&#x636E;&#xFF0C;&#x901A;&#x8FC7;SPI&#x53D1;&#x9001;&#xFF0C;&#x5E76;&#x8FD4;&#x56DE;SPI&#x8BFB;&#x53D6;&#x7684;&#x6570;&#x636E;&#x3002;</p>
<p><em>Hint: &#x8003;&#x8651;&#x7F13;&#x51B2;&#x3001;&#x6D41;&#x63A7;&#x548C;&#x9519;&#x8BEF;&#x5904;&#x7406;</em></p>
</li>
</ol>
<details>
<summary>&#x7B54;&#x6848;</summary>

&#x67B6;&#x6784;&#x8BBE;&#x8BA1;&#xFF1A;
1. UART RX &#x2192; &#x547D;&#x4EE4;FIFO &#x2192; &#x547D;&#x4EE4;&#x89E3;&#x6790;&#x5668;
2. &#x547D;&#x4EE4;&#x89E3;&#x6790;&#x5668; &#x2192; SPI&#x63A7;&#x5236;FSM
3. SPI&#x8BFB;&#x6570;&#x636E; &#x2192; &#x54CD;&#x5E94;FIFO &#x2192; UART TX

&#x5173;&#x952E;&#x8BBE;&#x8BA1;&#x70B9;&#xFF1A;
- &#x547D;&#x4EE4;&#x683C;&#x5F0F;&#xFF1A;[CMD(1B)][ADDR(1B)][LEN(1B)][DATA(0-255B)]
- &#x53CC;FIFO&#x7F13;&#x51B2;&#xFF0C;&#x9632;&#x6B62;&#x6EA2;&#x51FA;
- &#x9519;&#x8BEF;&#x5904;&#x7406;&#xFF1A;CRC&#x3001;&#x8D85;&#x65F6;&#x3001;NAK
- &#x6D41;&#x63A7;&#xFF1A;FIFO&#x6EE1;&#x65F6;&#x53CD;&#x538B;

&#x72B6;&#x6001;&#x673A;&#xFF1A;
- IDLE &#x2192; RX_CMD &#x2192; PARSE &#x2192; SPI_TRANS &#x2192; TX_RESP &#x2192; IDLE

&#x8D44;&#x6E90;&#x4F7F;&#x7528;&#xFF1A;
- 2&#x4E2A;FIFO (BRAM&#x5B9E;&#x73B0;)
- UART&#x6536;&#x53D1;&#x5668;
- SPI&#x4E3B;&#x63A7;&#x5236;&#x5668;
- &#x534F;&#x8BAE;FSM&#x7EA6;500 LUT
</details>

<ol>
<li><p><strong>&#x6027;&#x80FD;&#x4F18;&#x5316;&#x6311;&#x6218;</strong>
&#x4F18;&#x5316;&#x4E00;&#x4E2A;32tap FIR&#x6EE4;&#x6CE2;&#x5668;&#x8BBE;&#x8BA1;&#xFF0C;&#x8F93;&#x5165;100Msps&#xFF0C;&#x7CFB;&#x6570;&#x5BF9;&#x79F0;&#x3002;&#x5728;&#x8D44;&#x6E90;&#x548C;&#x529F;&#x8017;&#x95F4;&#x627E;&#x5230;&#x6700;&#x4F73;&#x5E73;&#x8861;&#x3002;</p>
<p><em>Hint: &#x5229;&#x7528;&#x5BF9;&#x79F0;&#x6027;&#x3001;&#x8003;&#x8651;&#x5E76;&#x884C;&#x5EA6;&#x3001;&#x590D;&#x7528;DSP</em></p>
</li>
</ol>
<details>
<summary>&#x7B54;&#x6848;</summary>

&#x5BF9;&#x79F0;FIR&#x4F18;&#x5316;&#xFF1A;
1. &#x7CFB;&#x6570;&#x5BF9;&#x79F0;&#xFF1A;32tap &#x2192; 16&#x4E2A;&#x552F;&#x4E00;&#x7CFB;&#x6570;
2. &#x9884;&#x52A0;&#x6CD5;&#xFF1A;x[n]+x[31-n]&#x540E;&#x518D;&#x4E58;&#x7CFB;&#x6570;
3. &#x8D44;&#x6E90;-&#x901F;&#x5EA6;&#x6743;&#x8861;&#xFF1A;

&#x65B9;&#x6848;A&#xFF08;&#x5168;&#x5E76;&#x884C;&#xFF09;&#xFF1A;
- 16&#x4E2A;DSP&#xFF08;&#x5229;&#x7528;&#x9884;&#x52A0;&#x5668;&#xFF09;
- 100MHz&#x65F6;&#x949F;
- &#x6700;&#x4F4E;&#x529F;&#x8017;/&#x91C7;&#x6837;

&#x65B9;&#x6848;B&#xFF08;4&#x500D;&#x590D;&#x7528;&#xFF09;&#xFF1A;
- 4&#x4E2A;DSP&#xFF0C;400MHz
- &#x65F6;&#x5206;&#x590D;&#x7528;&#x7CFB;&#x6570;
- &#x8282;&#x7701;75% DSP

&#x65B9;&#x6848;C&#xFF08;&#x6298;&#x4E2D;&#xFF09;&#xFF1A;
- 8&#x4E2A;DSP&#xFF0C;200MHz
- 2&#x500D;&#x590D;&#x7528;
- &#x5E73;&#x8861;&#x8D44;&#x6E90;&#x548C;&#x529F;&#x8017;

&#x63A8;&#x8350;&#x65B9;&#x6848;C&#xFF1A;
- &#x5408;&#x7406;&#x7684;&#x65F6;&#x949F;&#x9891;&#x7387;
- &#x9002;&#x5EA6;&#x7684;&#x8D44;&#x6E90;&#x4F7F;&#x7528;
- &#x53EF;&#x6269;&#x5C55;&#x5230;&#x66F4;&#x9AD8;&#x9636;
</details>

<h2 id="&#x5E38;&#x89C1;&#x9677;&#x9631;&#x4E0E;&#x9519;&#x8BEF;">&#x5E38;&#x89C1;&#x9677;&#x9631;&#x4E0E;&#x9519;&#x8BEF;</h2>
<h3 id="1-&#x7EC4;&#x5408;&#x903B;&#x8F91;&#x4E0D;&#x5B8C;&#x6574;">1. &#x7EC4;&#x5408;&#x903B;&#x8F91;&#x4E0D;&#x5B8C;&#x6574;</h3>
<ul>
<li><strong>&#x9677;&#x9631;</strong>&#xFF1A;if-else&#x7F3A;&#x5C11;else&#x5206;&#x652F;&#xFF0C;case&#x7F3A;&#x5C11;default</li>
<li><strong>&#x540E;&#x679C;</strong>&#xFF1A;&#x7EFC;&#x5408;&#x51FA;&#x9501;&#x5B58;&#x5668;&#xFF0C;&#x4EFF;&#x771F;&#x4E0E;&#x786C;&#x4EF6;&#x884C;&#x4E3A;&#x4E0D;&#x4E00;&#x81F4;</li>
<li><strong>&#x89E3;&#x51B3;</strong>&#xFF1A;always_comb&#x81EA;&#x52A8;&#x68C0;&#x67E5;&#xFF0C;&#x4F7F;&#x7528;default&#x8D4B;&#x503C;</li>
</ul>
<h3 id="2-&#x963B;&#x585E;&#x975E;&#x963B;&#x585E;&#x8D4B;&#x503C;&#x6DF7;&#x7528;">2. &#x963B;&#x585E;/&#x975E;&#x963B;&#x585E;&#x8D4B;&#x503C;&#x6DF7;&#x7528;</h3>
<ul>
<li><strong>&#x9677;&#x9631;</strong>&#xFF1A;&#x65F6;&#x5E8F;&#x903B;&#x8F91;&#x7528;&#x963B;&#x585E;&#x8D4B;&#x503C;&#xFF0C;&#x7EC4;&#x5408;&#x903B;&#x8F91;&#x7528;&#x975E;&#x963B;&#x585E;</li>
<li><strong>&#x540E;&#x679C;</strong>&#xFF1A;&#x4EFF;&#x771F;&#x884C;&#x4E3A;&#x9519;&#x8BEF;&#xFF0C;&#x7ADE;&#x4E89;&#x5192;&#x9669;</li>
<li><strong>&#x89E3;&#x51B3;</strong>&#xFF1A;&#x4E25;&#x683C;&#x9075;&#x5B88;&#x89C4;&#x5219;&#xFF0C;&#x4F7F;&#x7528;SystemVerilog always_ff/always_comb</li>
</ul>
<h3 id="3-&#x590D;&#x4F4D;&#x4FE1;&#x53F7;&#x5904;&#x7406;&#x4E0D;&#x5F53;">3. &#x590D;&#x4F4D;&#x4FE1;&#x53F7;&#x5904;&#x7406;&#x4E0D;&#x5F53;</h3>
<ul>
<li><strong>&#x9677;&#x9631;</strong>&#xFF1A;&#x5F02;&#x6B65;&#x590D;&#x4F4D;&#x76F4;&#x63A5;&#x4F7F;&#x7528;&#xFF0C;&#x672A;&#x540C;&#x6B65;</li>
<li><strong>&#x540E;&#x679C;</strong>&#xFF1A;&#x590D;&#x4F4D;&#x91CA;&#x653E;&#x65F6;&#x4E9A;&#x7A33;&#x6001;&#xFF0C;&#x7CFB;&#x7EDF;&#x542F;&#x52A8;&#x5931;&#x8D25;</li>
<li><strong>&#x89E3;&#x51B3;</strong>&#xFF1A;&#x5F02;&#x6B65;&#x590D;&#x4F4D;&#x540C;&#x6B65;&#x91CA;&#x653E;&#xFF0C;&#x6216;&#x7EAF;&#x540C;&#x6B65;&#x590D;&#x4F4D;</li>
</ul>
<h3 id="4-&#x8DE8;&#x65F6;&#x949F;&#x57DF;&#x4FE1;&#x53F7;&#x76F4;&#x63A5;&#x4F7F;&#x7528;">4. &#x8DE8;&#x65F6;&#x949F;&#x57DF;&#x4FE1;&#x53F7;&#x76F4;&#x63A5;&#x4F7F;&#x7528;</h3>
<ul>
<li><strong>&#x9677;&#x9631;</strong>&#xFF1A;&#x4E0D;&#x540C;&#x65F6;&#x949F;&#x57DF;&#x4FE1;&#x53F7;&#x76F4;&#x63A5;&#x8FDE;&#x63A5;</li>
<li><strong>&#x540E;&#x679C;</strong>&#xFF1A;&#x4E9A;&#x7A33;&#x6001;&#x4F20;&#x64AD;&#xFF0C;&#x529F;&#x80FD;&#x968F;&#x673A;&#x5931;&#x6548;</li>
<li><strong>&#x89E3;&#x51B3;</strong>&#xFF1A;&#x5355;bit&#x7528;&#x540C;&#x6B65;&#x5668;&#xFF0C;&#x591A;bit&#x7528;&#x63E1;&#x624B;&#x6216;FIFO</li>
</ul>
<h3 id="5-&#x65F6;&#x5E8F;&#x7EA6;&#x675F;&#x7F3A;&#x5931;">5. &#x65F6;&#x5E8F;&#x7EA6;&#x675F;&#x7F3A;&#x5931;</h3>
<ul>
<li><strong>&#x9677;&#x9631;</strong>&#xFF1A;&#x53EA;&#x4F9D;&#x8D56;&#x7EFC;&#x5408;&#x5DE5;&#x5177;&#x9ED8;&#x8BA4;&#x7EA6;&#x675F;</li>
<li><strong>&#x540E;&#x679C;</strong>&#xFF1A;&#x65F6;&#x5E8F;&#x4E0D;&#x6536;&#x655B;&#xFF0C;&#x5B9E;&#x9645;&#x8FD0;&#x884C;&#x5931;&#x8D25;</li>
<li><strong>&#x89E3;&#x51B3;</strong>&#xFF1A;&#x5B8C;&#x6574;&#x5B9A;&#x4E49;&#x65F6;&#x949F;&#x3001;&#x8F93;&#x5165;&#x8F93;&#x51FA;&#x5EF6;&#x8FDF;&#x3001;&#x4F2A;&#x8DEF;&#x5F84;</li>
</ul>
<h3 id="6-&#x8D44;&#x6E90;&#x63A8;&#x65AD;&#x5931;&#x8D25;">6. &#x8D44;&#x6E90;&#x63A8;&#x65AD;&#x5931;&#x8D25;</h3>
<ul>
<li><strong>&#x9677;&#x9631;</strong>&#xFF1A;&#x590D;&#x6742;&#x8868;&#x8FBE;&#x5F0F;&#x963B;&#x6B62;DSP/BRAM&#x63A8;&#x65AD;</li>
<li><strong>&#x540E;&#x679C;</strong>&#xFF1A;&#x4F7F;&#x7528;&#x5927;&#x91CF;LUT&#x5B9E;&#x73B0;&#xFF0C;&#x8D44;&#x6E90;&#x6D6A;&#x8D39;</li>
<li><strong>&#x89E3;&#x51B3;</strong>&#xFF1A;&#x9075;&#x5FAA;&#x63A8;&#x65AD;&#x6A21;&#x677F;&#xFF0C;&#x68C0;&#x67E5;&#x7EFC;&#x5408;&#x62A5;&#x544A;</li>
</ul>
<h2 id="&#x6700;&#x4F73;&#x5B9E;&#x8DF5;&#x68C0;&#x67E5;&#x6E05;&#x5355;">&#x6700;&#x4F73;&#x5B9E;&#x8DF5;&#x68C0;&#x67E5;&#x6E05;&#x5355;</h2>
<h3 id="rtl&#x7F16;&#x7801;&#x89C4;&#x8303;">RTL&#x7F16;&#x7801;&#x89C4;&#x8303;</h3>
<ul>
<li>[ ] &#x4F7F;&#x7528;SystemVerilog always_ff/always_comb/always_latch</li>
<li>[ ] &#x4FE1;&#x53F7;&#x547D;&#x540D;&#x6E05;&#x6670;&#xFF1A;_d&#x8868;&#x793A;&#x7EC4;&#x5408;&#x8F93;&#x5165;&#xFF0C;_q&#x8868;&#x793A;&#x5BC4;&#x5B58;&#x5668;&#x8F93;&#x51FA;</li>
<li>[ ] &#x907F;&#x514D;&#x5197;&#x957F;&#x7684;&#x7EC4;&#x5408;&#x903B;&#x8F91;&#x94FE;</li>
<li>[ ] &#x53C2;&#x6570;&#x5316;&#x8BBE;&#x8BA1;&#xFF0C;&#x907F;&#x514D;&#x9B54;&#x672F;&#x6570;&#x5B57;</li>
<li>[ ] &#x6A21;&#x5757;&#x529F;&#x80FD;&#x5355;&#x4E00;&#xFF0C;&#x63A5;&#x53E3;&#x6E05;&#x6670;</li>
</ul>
<h3 id="&#x65F6;&#x949F;&#x4E0E;&#x590D;&#x4F4D;">&#x65F6;&#x949F;&#x4E0E;&#x590D;&#x4F4D;</h3>
<ul>
<li>[ ] &#x5355;&#x4E00;&#x65F6;&#x949F;&#x57DF;&#x539F;&#x5219;&#xFF0C;&#x6700;&#x5C0F;&#x5316;&#x65F6;&#x949F;&#x6570;&#x91CF;</li>
<li>[ ] &#x7EDF;&#x4E00;&#x7684;&#x590D;&#x4F4D;&#x7B56;&#x7565;&#xFF08;&#x5168;&#x540C;&#x6B65;&#x6216;&#x5F02;&#x6B65;&#x540C;&#x6B65;&#x91CA;&#x653E;&#xFF09;</li>
<li>[ ] &#x590D;&#x4F4D;&#x4FE1;&#x53F7;&#x6247;&#x51FA;&#x63A7;&#x5236;</li>
<li>[ ] &#x907F;&#x514D;&#x95E8;&#x63A7;&#x65F6;&#x949F;&#xFF0C;&#x4F7F;&#x7528;&#x65F6;&#x949F;&#x4F7F;&#x80FD;</li>
<li>[ ] &#x65F6;&#x949F;&#x57DF;&#x4EA4;&#x53C9;&#x660E;&#x786E;&#x6807;&#x8BB0;&#x548C;&#x5904;&#x7406;</li>
</ul>
<h3 id="&#x72B6;&#x6001;&#x673A;&#x8BBE;&#x8BA1;">&#x72B6;&#x6001;&#x673A;&#x8BBE;&#x8BA1;</h3>
<ul>
<li>[ ] &#x72B6;&#x6001;&#x7F16;&#x7801;&#x660E;&#x786E;&#x5B9A;&#x4E49;&#xFF08;enum&#x7C7B;&#x578B;&#xFF09;</li>
<li>[ ] &#x5305;&#x542B;&#x975E;&#x6CD5;&#x72B6;&#x6001;&#x6062;&#x590D;&#x673A;&#x5236;</li>
<li>[ ] &#x8F93;&#x51FA;&#x5BC4;&#x5B58;&#xFF0C;&#x907F;&#x514D;&#x6BDB;&#x523A;</li>
<li>[ ] &#x72B6;&#x6001;&#x8F6C;&#x6362;&#x6761;&#x4EF6;&#x4E92;&#x65A5;&#x5B8C;&#x5907;</li>
<li>[ ] &#x8003;&#x8651;&#x4E0A;&#x7535;&#x521D;&#x59CB;&#x72B6;&#x6001;</li>
</ul>
<h3 id="&#x8D44;&#x6E90;&#x4F18;&#x5316;">&#x8D44;&#x6E90;&#x4F18;&#x5316;</h3>
<ul>
<li>[ ] &#x5145;&#x5206;&#x5229;&#x7528;DSP&#x505A;&#x7B97;&#x672F;&#x8FD0;&#x7B97;</li>
<li>[ ] &#x5927;&#x578B;&#x5B58;&#x50A8;&#x4F7F;&#x7528;BRAM&#x800C;&#x975E;&#x5206;&#x5E03;&#x5F0F;RAM</li>
<li>[ ] &#x5171;&#x4EAB;&#x6602;&#x8D35;&#x8D44;&#x6E90;&#xFF08;&#x4E58;&#x6CD5;&#x5668;&#x3001;&#x9664;&#x6CD5;&#x5668;&#xFF09;</li>
<li>[ ] &#x5E73;&#x8861;&#x6D41;&#x6C34;&#x7EBF;&#x7EA7;&#x6570;&#x548C;&#x8D44;&#x6E90;&#x4F7F;&#x7528;</li>
<li>[ ] &#x76D1;&#x63A7;&#x5173;&#x952E;&#x8DEF;&#x5F84;&#xFF0C;&#x53CA;&#x65F6;&#x4F18;&#x5316;</li>
</ul>
<h3 id="&#x9A8C;&#x8BC1;&#x7B56;&#x7565;">&#x9A8C;&#x8BC1;&#x7B56;&#x7565;</h3>
<ul>
<li>[ ] &#x7F16;&#x5199;&#x81EA;&#x68C0;&#x6D4B;&#x8BD5;&#x5E73;&#x53F0;</li>
<li>[ ] &#x8986;&#x76D6;&#x6240;&#x6709;&#x529F;&#x80FD;&#x8DEF;&#x5F84;</li>
<li>[ ] &#x5305;&#x542B;&#x8FB9;&#x754C;&#x6761;&#x4EF6;&#x6D4B;&#x8BD5;</li>
<li>[ ] &#x65F6;&#x5E8F;&#x4EFF;&#x771F;&#x9A8C;&#x8BC1;</li>
<li><p>[ ] &#x786C;&#x4EF6;&#x534F;&#x540C;&#x9A8C;&#x8BC1;</p>
</li>
<li><p>[ ] &#x7F16;&#x5199;&#x81EA;&#x68C0;&#x67E5;testbench</p>
</li>
<li>[ ] &#x8986;&#x76D6;&#x8FB9;&#x754C;&#x6761;&#x4EF6;&#x6D4B;&#x8BD5;</li>
<li>[ ] &#x5305;&#x542B;&#x968F;&#x673A;&#x6D4B;&#x8BD5;&#x573A;&#x666F;</li>
<li>[ ] &#x4F7F;&#x7528;&#x65AD;&#x8A00;&#x6355;&#x83B7;&#x8BBE;&#x8BA1;&#x610F;&#x56FE;</li>
<li>[ ] &#x4FDD;&#x5B58;&#x56DE;&#x5F52;&#x6D4B;&#x8BD5;&#x7528;&#x4F8B;</li>
</ul>
<hr>
<div style="text-align: center; margin: 20px 0;">
  <a href="chapter1.html" style="margin-right: 20px;">&#x2190; &#x4E0A;&#x4E00;&#x7AE0;&#xFF1A;FPGA&#x57FA;&#x7840;&#x67B6;&#x6784;&#x4E0E;&#x5DE5;&#x4F5C;&#x539F;&#x7406;</a>
  <a href="chapter3.html" style="margin-left: 20px;">&#x4E0B;&#x4E00;&#x7AE0;&#xFF1A;&#x65F6;&#x5E8F;&#x3001;&#x65F6;&#x949F;&#x4E0E;&#x540C;&#x6B65; &#x2192;</a>
</div>



<script type="text/javascript">var targetUl = document.getElementsByClassName('page-inner')[0].getElementsByTagName('ul')[0];if(targetUl.getElementsByTagName('a').length>0){targetUl.className='toc';}</script>
                                
                                </section>
                            
    </div>
    <div class="search-results">
        <div class="has-results">
            
            <h1 class="search-results-title"><span class='search-results-count'></span> results matching "<span class='search-query'></span>"</h1>
            <ul class="search-results-list"></ul>
            
        </div>
        <div class="no-results">
            
            <h1 class="search-results-title">No results matching "<span class='search-query'></span>"</h1>
            
        </div>
    </div>
</div>

                        </div>
                    </div>
                
            </div>

            
                
                <a href="chapter1.html" class="navigation navigation-prev " aria-label="Previous page: 第1章：FPGA基础架构与工作原理">
                    <i class="fa fa-angle-left"></i>
                </a>
                
                
                <a href="chapter3.html" class="navigation navigation-next " aria-label="Next page: 第3章：时序、时钟与同步">
                    <i class="fa fa-angle-right"></i>
                </a>
                
            
        
    </div>

    <script>
        var gitbook = gitbook || [];
        gitbook.push(function() {
            gitbook.page.hasChanged({"page":{"title":"第2章：HDL设计基础与方法学","level":"2.2","depth":1,"next":{"title":"第3章：时序、时钟与同步","level":"2.3","depth":1,"path":"chapters/chapter3.md","ref":"chapters/chapter3.md","articles":[]},"previous":{"title":"第1章：FPGA基础架构与工作原理","level":"2.1","depth":1,"path":"chapters/chapter1.md","ref":"chapters/chapter1.md","articles":[]},"dir":"ltr"},"config":{"plugins":["expandable-chapters","search","copy-code-button","theme-default","back-to-top-button","github","splitter","toc"],"styles":{"ebook":"styles/ebook.css","epub":"styles/epub.css","mobi":"styles/mobi.css","pdf":"styles/pdf.css","print":"styles/print.css","website":"styles/website.css"},"pluginsConfig":{"github":{"url":"https://github.com/Xde1997/Tutorial_FPGA"},"splitter":{},"toc":{"addClass":true,"className":"toc"},"search":{"maxIndexSize":100000,"ignoreCase":true},"lunr":{"maxIndexSize":1000000,"ignoreSpecialCharacters":false},"fontsettings":{"theme":"white","family":"sans","size":2},"highlight":{},"back-to-top-button":{},"copy-code-button":{"copyText":"复制","format":"html"},"sharing":{"facebook":true,"twitter":true,"google":false,"weibo":false,"instapaper":false,"vk":false,"all":["facebook","google","twitter","weibo","instapaper"]},"theme-default":{"showLevel":true,"styles":{"ebook":"styles/ebook.css","epub":"styles/epub.css","mobi":"styles/mobi.css","pdf":"styles/pdf.css","print":"styles/print.css","website":"styles/website.css"}},"expandable-chapters":{}},"theme":"default","author":"FPGA教程团队","pdf":{"pageNumbers":true,"fontSize":12,"fontFamily":"Arial","paperSize":"a4","chapterMark":"pagebreak","pageBreaksBefore":"/","margin":{"right":62,"left":62,"top":56,"bottom":56}},"structure":{"langs":"LANGS.md","readme":"README.md","glossary":"GLOSSARY.md","summary":"SUMMARY.md"},"variables":{"themeColor":"#3f51b5","themeColorSecondary":"#ff4081"},"title":"FPGA原理与AI加速应用教程","language":"zh-hans","gitbook":"*","description":"面向软件工程师的FPGA实战指南"},"file":{"path":"chapters/chapter2.md","mtime":"2025-08-03T12:35:55.490Z","type":"markdown"},"gitbook":{"version":"3.2.3","time":"2025-08-03T12:37:10.363Z"},"basePath":"..","book":{"language":""}});
        });
    </script>
</div>

        
    <script src="../gitbook/gitbook.js"></script>
    <script src="../gitbook/theme.js"></script>
    
        
        <script src="../gitbook/gitbook-plugin-expandable-chapters/expandable-chapters.js"></script>
        
    
        
        <script src="../gitbook/gitbook-plugin-search/search-engine.js"></script>
        
    
        
        <script src="../gitbook/gitbook-plugin-search/search.js"></script>
        
    
        
        <script src="../gitbook/gitbook-plugin-copy-code-button/toggle.js"></script>
        
    
        
        <script src="../gitbook/gitbook-plugin-back-to-top-button/plugin.js"></script>
        
    
        
        <script src="../gitbook/gitbook-plugin-github/plugin.js"></script>
        
    
        
        <script src="../gitbook/gitbook-plugin-splitter/splitter.js"></script>
        
    
        
        <script src="../gitbook/gitbook-plugin-lunr/lunr.min.js"></script>
        
    
        
        <script src="../gitbook/gitbook-plugin-lunr/search-lunr.js"></script>
        
    
        
        <script src="../gitbook/gitbook-plugin-sharing/buttons.js"></script>
        
    
        
        <script src="../gitbook/gitbook-plugin-fontsettings/fontsettings.js"></script>
        
    

    </body>
</html>

