{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678437424025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678437424027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 10 15:37:03 2023 " "Processing started: Fri Mar 10 15:37:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678437424027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437424027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hp -c hp " "Command: quartus_map --read_settings_files=on --write_settings_files=off hp -c hp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437424028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678437424371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678437424371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/lib/common/pf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/lib/common/pf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pf_m " "Found entity 1: pf_m" {  } { { "../../lib/common/pf.sv" "" { Text "/home/sescer/quartus_projects/fpga/lib/common/pf.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_if " "Found entity 1: avmm_if" {  } { { "../../lib/avmm/avmm_iface.sv" "" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_iface.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_slave_stub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/lib/avmm/avmm_slave_stub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_slave_stub " "Found entity 1: avmm_slave_stub" {  } { { "../../lib/avmm/avmm_slave_stub.sv" "" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_slave_stub.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_dw_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/lib/avmm/avmm_dw_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_dw_translator_m " "Found entity 1: avmm_dw_translator_m" {  } { { "../../lib/avmm/avmm_dw_translator.sv" "" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_dw_translator.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE write avmm_crossbar.sv(34) " "Verilog HDL Declaration information at avmm_crossbar.sv(34): object \"WRITE\" differs only in case from object \"write\" in the same scope" {  } { { "../../lib/avmm/avmm_crossbar.sv" "" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_crossbar.sv" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read avmm_crossbar.sv(36) " "Verilog HDL Declaration information at avmm_crossbar.sv(36): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "../../lib/avmm/avmm_crossbar.sv" "" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_crossbar.sv" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_crossbar.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/lib/avmm/avmm_crossbar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_crossbar_m " "Found entity 1: avmm_crossbar_m" {  } { { "../../lib/avmm/avmm_crossbar.sv" "" { Text "/home/sescer/quartus_projects/fpga/lib/avmm/avmm_crossbar.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm " "Found entity 1: pcie_avmm" {  } { { "../../src/gen/pcie_avmm/synthesis/pcie_avmm.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_2 " "Found entity 1: pcie_avmm_mm_interconnect_2" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pcie_avmm_mm_interconnect_0_avalon_st_adapter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0_rsp_mux " "Found entity 1: pcie_avmm_mm_interconnect_0_rsp_mux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434524 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0_rsp_demux " "Found entity 1: pcie_avmm_mm_interconnect_0_rsp_demux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0_cmd_mux " "Found entity 1: pcie_avmm_mm_interconnect_0_cmd_mux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0_cmd_demux " "Found entity 1: pcie_avmm_mm_interconnect_0_cmd_demux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434533 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434533 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434533 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434533 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_avmm_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pcie_avmm_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_avmm_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pcie_avmm_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0_router_001_default_decode " "Found entity 1: pcie_avmm_mm_interconnect_0_router_001_default_decode" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434542 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_avmm_mm_interconnect_0_router_001 " "Found entity 2: pcie_avmm_mm_interconnect_0_router_001" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_avmm_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at pcie_avmm_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_avmm_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at pcie_avmm_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_2_router_default_decode " "Found entity 1: pcie_avmm_mm_interconnect_2_router_default_decode" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434543 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_avmm_mm_interconnect_2_router " "Found entity 2: pcie_avmm_mm_interconnect_2_router" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_1 " "Found entity 1: pcie_avmm_mm_interconnect_1" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_avmm_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at pcie_avmm_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_avmm_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at pcie_avmm_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_1_router_default_decode " "Found entity 1: pcie_avmm_mm_interconnect_1_router_default_decode" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434552 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_avmm_mm_interconnect_1_router " "Found entity 2: pcie_avmm_mm_interconnect_1_router" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0 " "Found entity 1: pcie_avmm_mm_interconnect_0" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pcie_avmm_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pcie_avmm_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pcie_avmm_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pcie_avmm_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_avmm_mm_interconnect_0_router_default_decode " "Found entity 1: pcie_avmm_mm_interconnect_0_router_default_decode" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434556 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcie_avmm_mm_interconnect_0_router " "Found entity 2: pcie_avmm_mm_interconnect_0_router" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_cv_hip_avmm_hwtcl " "Found entity 1: altpcie_cv_hip_avmm_hwtcl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_cv_hip_ast_hwtcl " "Found entity 1: altpcie_cv_hip_ast_hwtcl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_av_hip_128bit_atom " "Found entity 1: altpcie_av_hip_128bit_atom" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434577 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_tl_cfg_pipe " "Found entity 2: altpcie_tl_cfg_pipe" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 6149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434577 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_av_hd_dpcmn_bitsync " "Found entity 3: altpcie_av_hd_dpcmn_bitsync" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 6200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434577 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_av_hd_dpcmn_bitsync2 " "Found entity 4: altpcie_av_hd_dpcmn_bitsync2" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v" 6241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_av_hip_ast_hwtcl " "Found entity 1: altpcie_av_hip_ast_hwtcl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcierd_hip_rs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcierd_hip_rs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_hip_rs " "Found entity 1: altpcierd_hip_rs" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcierd_hip_rs.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcierd_hip_rs.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_serdes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_hip.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_hip.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_hip " "Found entity 1: altpcie_rs_hip" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_hip.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_hip.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_rp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_rp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_rp " "Found entity 1: altpciexpav_stif_cr_rp" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_rp.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_rp.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_clksync.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_a2p_addrtrans " "Found entity 1: altpciexpav128_a2p_addrtrans" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_a2p_fixtrans " "Found entity 1: altpciexpav128_a2p_fixtrans" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_fixtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_a2p_vartrans " "Found entity 1: altpciexpav128_a2p_vartrans" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_vartrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_app.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_app " "Found entity 1: altpciexpav128_app" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_app.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_clksync " "Found entity 1: altpciexpav128_clksync" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_clksync.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_control_register " "Found entity 1: altpciexpav128_control_register" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_control_register.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cr_avalon " "Found entity 1: altpciexpav128_cr_avalon" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_avalon.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cr_interrupt " "Found entity 1: altpciexpav128_cr_interrupt" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_interrupt.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_interrupt.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_rp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_rp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cr_rp " "Found entity 1: altpciexpav128_cr_rp" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_rp.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_rp.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cfg_status " "Found entity 1: altpciexpav128_cfg_status" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cfg_status.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_cr_mailbox " "Found entity 1: altpciexpav128_cr_mailbox" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_mailbox.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_p2a_addrtrans " "Found entity 1: altpciexpav128_p2a_addrtrans" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_p2a_addrtrans.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434624 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "14320 ../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v(14) " "Verilog HDL or VHDL warning at ../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v(14): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 14320." {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v" 14 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 0 0 "Analysis & Synthesis" 0 -1 1678437434625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_rx " "Found entity 1: altpciexpav128_rx" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_rx_cntrl " "Found entity 1: altpciexpav128_rx_cntrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_fifo " "Found entity 1: altpciexpav128_fifo" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_fifo.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rxm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rxm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_rxm_adapter " "Found entity 1: altpciexpav128_rxm_adapter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rxm_adapter.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rxm_adapter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_rx_resp " "Found entity 1: altpciexpav128_rx_resp" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_resp.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434631 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "12110 ../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v(14) " "Verilog HDL or VHDL warning at ../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v(14): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 12110." {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v" 14 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 0 0 "Analysis & Synthesis" 0 -1 1678437434631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_tx " "Found entity 1: altpciexpav128_tx" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_tx_cntrl " "Found entity 1: altpciexpav128_tx_cntrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_txavl_cntrl " "Found entity 1: altpciexpav128_txavl_cntrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txavl_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txavl_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_txresp_cntrl " "Found entity 1: altpciexpav128_txresp_cntrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txresp_cntrl.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txresp_cntrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_underflow_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_underflow_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav128_underflow_adapter " "Found entity 1: altpciexpav128_underflow_adapter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_underflow_adapter.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_underflow_adapter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (pcie_avmm) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (pcie_avmm)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_xcvr_functions.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434642 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 ../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at ../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1678437434642 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 ../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at ../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1678437434642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_merger.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (pcie_avmm) " "Found design unit 1: av_xcvr_h (SystemVerilog) (pcie_avmm)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_h.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm_csr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_tx_pma_ch.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_tx_pma.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_rx_pma.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pma.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_pcs.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_plls.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_data_adapter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_basic.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434668 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 ../../src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at ../../src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1678437434668 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 ../../src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at ../../src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1678437434668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_lego.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_lego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_lego " "Found entity 1: alt_reset_ctrl_lego" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_lego.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_lego.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_tgx_cdrauto " "Found entity 1: alt_reset_ctrl_tgx_cdrauto" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_resync.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (pcie_avmm) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (pcie_avmm)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common_h.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (pcie_avmm) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (pcie_avmm)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434686 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434686 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_mgmt2dec.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_wait_generate.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_emsip_adapter " "Found entity 1: av_xcvr_emsip_adapter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_pipe_native_hip " "Found entity 1: av_xcvr_pipe_native_hip" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (pcie_avmm) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (pcie_avmm)" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_h.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_cif.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_uif.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_basic_acq.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_av " "Found entity 1: alt_xcvr_reconfig_analog_av" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl_av " "Found entity 1: alt_xreconf_analog_datactrl_av" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_rmw_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_rmw_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw_av " "Found entity 1: alt_xreconf_analog_rmw_av" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_rmw_av.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_rmw_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_av " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_av" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_adce.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_av " "Found entity 1: alt_xcvr_reconfig_dcd_av" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal_av " "Found entity 1: alt_xcvr_reconfig_dcd_cal_av" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control_av " "Found entity 1: alt_xcvr_reconfig_dcd_control_av" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_mif.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif " "Found entity 1: av_xcvr_reconfig_mif" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_ctrl " "Found entity 1: av_xcvr_reconfig_mif_ctrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_avmm " "Found entity 1: av_xcvr_reconfig_mif_avmm" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_pll.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll " "Found entity 1: av_xcvr_reconfig_pll" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll_ctrl " "Found entity 1: av_xcvr_reconfig_pll_ctrl" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_soc.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_direct.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_arbiter_acq.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_addr " "Found entity 1: av_xrbasic_l2p_addr" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_addr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_ch " "Found entity 1: av_xrbasic_l2p_ch" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_ch.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_rom " "Found entity 1: av_xrbasic_l2p_rom" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif_csr " "Found entity 1: av_xrbasic_lif_csr" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif_csr.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif " "Found entity 1: av_xrbasic_lif" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_basic " "Found entity 1: av_xcvr_reconfig_basic" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_arbiter.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_m2s.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_basic.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434736 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434736 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434742 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434743 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434744 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678437434745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434745 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/hp.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/hp.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hp_pkg (SystemVerilog) " "Found design unit 1: hp_pkg (SystemVerilog)" {  } { { "../../src/hp.svh" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.svh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434753 ""} { "Info" "ISGN_ENTITY_NAME" "1 hp " "Found entity 1: hp" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sescer/quartus_projects/fpga/src/pcie.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/sescer/quartus_projects/fpga/src/pcie.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_m " "Found entity 1: pcie_m" {  } { { "../../src/pcie.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/pcie.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678437434754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437434754 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ack altpciexpav_stif_app.v(676) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(676): created implicit net for \"txrp_tlp_ack\"" {  } { { "../../src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/sescer/quartus_projects/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v" 676 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678437434757 ""}
{ "Error" "EVRFX_SV_AGGREGATE_PORT_CONNECTION_REQUIRES_MODULE" "2 mem_slave hp.sv(155) " "SystemVerilog error at hp.sv(155): can't resolve aggregate expression in connection to port 2 on instance \"mem_slave\" because the instance has no module binding" {  } { { "../../src/hp.sv" "" { Text "/home/sescer/quartus_projects/fpga/src/hp.sv" 155 0 0 } }  } 0 10703 "SystemVerilog error at %3!s!: can't resolve aggregate expression in connection to port %1!d! on instance \"%2!s!\" because the instance has no module binding" 0 0 "Analysis & Synthesis" 0 -1 1678437434959 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sescer/quartus_projects/fpga/syn/hp/output_files/hp.map.smsg " "Generated suppressed messages file /home/sescer/quartus_projects/fpga/syn/hp/output_files/hp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437435020 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "981 " "Peak virtual memory: 981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678437435162 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 10 15:37:15 2023 " "Processing ended: Fri Mar 10 15:37:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678437435162 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678437435162 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678437435162 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437435162 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678437435265 ""}
