{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562123635247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562123635258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 12:13:55 2019 " "Processing started: Wed Jul 03 12:13:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562123635258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562123635258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ips_spi -c ips_spi " "Command: quartus_map --read_settings_files=on --write_settings_files=off ips_spi -c ips_spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562123635258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562123636368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562123636372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips_spi.v 4 4 " "Found 4 design units, including 4 entities, in source file ips_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ips_spi " "Found entity 1: ips_spi" {  } { { "ips_spi.v" "" { Text "C:/Users/haibara/Documents/GitHub/fpga_ips/ips_spi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562123662563 ""} { "Info" "ISGN_ENTITY_NAME" "2 BaundrateGen " "Found entity 2: BaundrateGen" {  } { { "ips_spi.v" "" { Text "C:/Users/haibara/Documents/GitHub/fpga_ips/ips_spi.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562123662563 ""} { "Info" "ISGN_ENTITY_NAME" "3 SerialOut " "Found entity 3: SerialOut" {  } { { "ips_spi.v" "" { Text "C:/Users/haibara/Documents/GitHub/fpga_ips/ips_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562123662563 ""} { "Info" "ISGN_ENTITY_NAME" "4 SerialTx " "Found entity 4: SerialTx" {  } { { "ips_spi.v" "" { Text "C:/Users/haibara/Documents/GitHub/fpga_ips/ips_spi.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562123662563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562123662563 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "led ips_spi.v(103) " "Verilog HDL error at ips_spi.v(103): value cannot be assigned to input \"led\"" {  } { { "ips_spi.v" "" { Text "C:/Users/haibara/Documents/GitHub/fpga_ips/ips_spi.v" 103 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562123662598 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ips_spi.v(104) " "Verilog HDL Instantiation warning at ips_spi.v(104): instance has no name" {  } { { "ips_spi.v" "" { Text "C:/Users/haibara/Documents/GitHub/fpga_ips/ips_spi.v" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1562123662614 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ips_spi.v(105) " "Verilog HDL Instantiation warning at ips_spi.v(105): instance has no name" {  } { { "ips_spi.v" "" { Text "C:/Users/haibara/Documents/GitHub/fpga_ips/ips_spi.v" 105 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1562123662614 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ips_spi.v(106) " "Verilog HDL Instantiation warning at ips_spi.v(106): instance has no name" {  } { { "ips_spi.v" "" { Text "C:/Users/haibara/Documents/GitHub/fpga_ips/ips_spi.v" 106 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1562123662614 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ips_spi.v(107) " "Verilog HDL Instantiation warning at ips_spi.v(107): instance has no name" {  } { { "ips_spi.v" "" { Text "C:/Users/haibara/Documents/GitHub/fpga_ips/ips_spi.v" 107 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1562123662614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ips_spi " "Elaborating entity \"ips_spi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562123662881 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562123662897 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562123663249 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 03 12:14:23 2019 " "Processing ended: Wed Jul 03 12:14:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562123663249 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562123663249 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562123663249 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562123663249 ""}
