/* fp.h, Jim Wilcoxson, June 2007
   Floating point conversion and helper routines for the Prime emulator.

   Prime DPFP format:
   - 48 mantissa bits stored in 2's complement format
   - 16 exponent bits stored in 2's complement with a bias of 128
   - exponent follows the mantissa in both memory and registers
   - some early Primes store the exponent in the 3rd halfword
   - the leading "1" bit in the mantissa is only suppressed for negative
     powers of 2
   - Prime treats zero mantissa as 0.0, even if exponent is non-zero
   - all FP operations are carried out in double precision

   IEEE DPFP format:
   - 1 sign bit
   - 11 exponent bits with a bias of 1023
   - 52 mantissa bits (sign-magnitude format)
   - leading bit of mantissa has a suppressed "1" (except subnormal)
   - if exponent is zero:
      - and frac = 0 => positive or negative zero, depending on sign
      - and frac non-zero => subnormal (aka denormal, unnormalized)
      - subnormals have an implied leading "0" bit (XXX: true??)

   References (no code was used):

http://en.wikipedia.org/wiki/IEEE_754
http://www.psc.edu/general/software/packages/ieee/ieee.html
http://www.math.grinnell.edu/~stone/courses/fundamentals/IEEE-reals.html
http://www.gnu.org/software/libc/manual/html_node/IEEE-Floating-Point.html
http://en.wikipedia.org/wiki/Floating_point
http://www.win.ua.ac.be/~cant/arithmos/
http://tima-cmp.imag.fr/~guyot/Cours/Oparithm/english/Op_Ar2.htm

*/

#include <float.h>

/* getdp unpacks a Prime DPFP into 48-bit sign + mantissa (left
   justified in 64 bits) and a 32-bit signed exponent */

inline void getdp (unsigned long long p, long long *frac64, int *exp32) {

  TRACE(T_FP, "  getdp(%016llx)\n", p);
  *frac64 = p & 0xFFFFFFFFFFFF0000LL;  /* unpack fraction */
  *exp32 = (short) (p & 0xFFFFLL);     /* unpack SIGNED exponent */
}

#define RETFP(frac64, exp32) return ((frac64) & 0xFFFFFFFFFFFF0000LL) | ((exp32) & 0xFFFF)

/* Conversion from Prime DPFP to IEEE DPFP
   Returns true if conversion succeeded, false if it failed.
   Conversions may fail because Prime exponents are 16 bits whereas
   IEEE DPFP exponents are only 11 bits.
*/

int prieee8(unsigned long long dp, double *d) {
  long long frac64, sign;
  int exp32;

  /* unpack Prime DPFP */

  getdp (dp, &frac64, &exp32);
  TRACE(T_FP, "  prieee8: unpacked frac %016llx exp %08x\n", frac64, exp32);

  /* if negative, change to sign-magnitude */

  sign = 0;
  if (frac64 < 0) {
    TRACE(T_FP, "  prieee8: changing to sign-magnitude\n");

    /* special case: negative power of 2 */

    if (frac64 == 0x8000000000000000LL) {
      TRACE(T_FP, "  prieee8: frac is negative power of 2\n");
      exp32 += (1023-128);
      if (exp32 < 0 || exp32 > 0x7fe)
      {
        TRACE(T_FP, "  prieee8: exp %x out of range\n", exp32);
        return 0;
      }
      frac64 |= ((long long)exp32 << 52);
      *d = *(double *)&frac64;
      return 1;
    } else {
      TRACE(T_FP, "  prieee8: frac is just negative\n");
      sign = 0x8000000000000000LL;
      frac64 = -frac64;
    }

  /* special case: zero */

  } else if (frac64 == 0) {
    TRACE(T_FP, "  prieee8: frac is 0\n");
    *d = 0.0;
    return 1;
  }

  /* normalize positive fraction until bit 2 is 1 */

  while ((frac64 & 0x4000000000000000LL) == 0) {
    TRACE(T_FP, "  prieee8: normalizing positive fraction\n");
    frac64 = frac64 << 1;
    exp32--;
  }

  /* adjust exponent bias and check range */

  exp32 += (1023-128) - 1;
#if 1
  if (exp32 < 0 || exp32 > 0x7fe)
  {
    TRACE(T_FP, "  prieee8: exponent %x out of range\n", exp32);
    return 0;
  }
#else
  if (exp32 < 0) {
    *d = 0.0;
    return 1;
  }
  if (exp32 > 0x7fe) {
    exp32 = 0x7fe;
    frac64 = 0x7fffffffffffffffLL;
  }
#endif

  /* pack into an IEEE DPFP, losing the leading 1 bit in the process */

  frac64 = sign | ((long long)exp32 << 52) | ((frac64 >> 10) & 0xfffffffffffffLL);
  TRACE(T_FP, "  prieee8: packed ieee dpfp %016llx\n", frac64);
  *d = *(double *)&frac64;
  return 1;
}

/* conversion from IEEE back to Prime.  Prime exponents are larger, so
   this conversion cannot overflow/underflow, but precision may be
   lost */

int ieeepr8(double d, long long *p, int round) {
  long long frac64;
  int exp32, neg, okay;

  okay = 1;

  /* unpack IEEE DPFP */

retry:
  *(double *)&frac64 = d;
  neg = frac64 < 0;
  exp32 = (frac64 >> 52) & 0x7ff;
  frac64 &= 0xfffffffffffffLL;
  TRACE(T_FP, "d=%016llx, neg=%x, frac64=%016llx, exp32=%08x, \n", (long long)d, neg, frac64, exp32);

  /* special case: NaN & +-infinity */

  if (exp32 == 0x7ff) {
    okay = 0;
    if (frac64 == 0)
      if (neg) {
        printf("em: +infinity in ieeepr8\n");
        d = DBL_MAX;
      } else {
        printf("em: -infinity in ieeepr8\n");
        d = DBL_MIN;
      }
    else {
      printf("em: NaN in ieeepr8\n");
      d = 0.0;
    }
    goto retry;
  }

  /* add back the hidden "1" bit except for the special cases +-0.0
     and subnormal */

  if (exp32 != 0)           /* typical IEEE normalized */
  {
    TRACE(T_FP, "  ieeepr8: is normalized\n");
    frac64 |= 0x10000000000000LL;
  }
  else if (frac64 == 0)     /* IEEE +-0.0 (zero exp+frac) */
  {
    TRACE(T_FP, "  ieeepr8: zero exp and frac\n");
    *p = 0;                 /* IEEE and Prime zero are the same */
    return okay;
  }
  else
  {
    TRACE(T_FP, "  ieeepr8: subnormal value\n");
      ;                     /* subnormal: no hidden 1 bit */
  }

  /* adjust exponent, change sign-magnitude to 2's complement,
     and shift fraction into Prime placement (high 48 bits) */

  exp32 -= (1023-128) - 1;
  if (neg)
    frac64 = -frac64;
  frac64 <<= 10;
  TRACE(T_FP, "  ieeepr8: de-biased prime-ised frac %016llx exp %08x\n", frac64, exp32);

  /* normalize Prime DPFP */

  while ((frac64 ^ (frac64 << 1)) >= 0) {
    frac64 = frac64 << 1;
    exp32--;
    TRACE(T_FP, "  ieeepr8: normalized prime frac %016llx exp %08x\n", frac64, exp32);
  }

#if 0
  if (exp32 > 32767 || exp32 < -32768) {
    printf("em: exponent = %d in ieeepr8\n", exp32);
    return 0.0;
  }
#endif

  /* round the fraction to 48 bits, ensuring no overflow

     IMPORTANT NOTE: this rounding was disabled because it screws up
     Prime Information at rev 21.  Information uses a DPFP variable
     to store a pathname length, adds .5, then rounds it by adding
     and subtracting the special FP constant 040000 0 0 257.  This
     process ends up adding 1 to the original variable, making the
     RUN command fail because the call to TSRC$$ has the pathname
     length 1 too big.

     But it needs to be enabled for FP divide, since Prime specifies
     that FP divide always rounds.
  */

  if (round)
    if ((frac64 & 0x8000) && ((frac64 & 0x7fffffffffff0000LL) !=  0x7fffffffffff0000LL))
    {
      /* XXX: should this be a subtract for negative numbers? */
      frac64 += 0x10000;
      TRACE(T_FP, "  ieeepr8: rounded frac %016llx\n", frac64);
    }

  *p = swap64((frac64 & 0xffffffffffff0000LL) | (exp32 & 0xffff));
  return okay;
}


/* 32-bit signed integer to Prime DPFP conversion */

double fltl (int int32) {
  long long frac64;
  int exp32, sign32;

  /* have to special case zero, or we end up with
     a "dirty zero" (zero fraction, exponent of 128) */

  if (int32 == 0)
    return 0.0;

  exp32 = 128+31;
  sign32 = int32 & 0x80000000;
  if ((int32 & 0xFFFF8000) == sign32>>16) {
    int32 = int32<<16;
    exp32 -= 16;
  }
  if ((int32 & 0xFF800000) == sign32>>8) {
    int32 = int32<<8;
    exp32 -= 8;
  }
  if ((int32 & 0xF8000000) == sign32>>4) {
    int32 = int32<<4;
    exp32 -= 4;
  }
  if ((int32 & 0xE0000000) == sign32>>2) {
    int32 = int32<<2;
    exp32 -= 2;
  }
  if ((int32 & 0xC0000000) == sign32>>1) {
    int32 = int32<<1;
    exp32 -= 1;
  }
  frac64 = ((long long)int32 << 32) | exp32;
  return *(double *)&frac64;
}


/* Prime DPFP complement */

unsigned long long dfcm (unsigned long long dp, int *oflow) {
  long long frac64;
  int exp32;

  CLEARC;
  *oflow = 0;
  getdp(dp, &frac64, &exp32);
  TRACE(T_FP, "  dfcm: unpacked frac %016llx exp %08x\n", frac64, exp32);
  if (frac64 != 0) {                          /* can't normalize zero */
    if (frac64 == 0x8000000000000000LL) {     /* overflow case? */
      frac64 = 0x4000000000000000LL;          /* complement power of 2 */
      exp32 += 1;
    } else {
      frac64 = -frac64;                       /* complement fraction */
      while ((frac64 ^ (frac64 << 1)) >= 0) {
        frac64 = frac64 << 1;                 /* normalize */
        exp32--;
      }
    }
    if (exp32 > 32767 || exp32 < -32768)
      *oflow = 1;
    RETFP(frac64, exp32);
  } else
    RETFP(0, 0);            /* DFCM is documented to clean up dirty zeroes */
}


/* double precision floating point normalize

   Passed a Prime double precision variable and returns normalized
   value and overflow flag. */

unsigned long long norm(unsigned long long dp, int *oflow) {
  long long frac64;
  int exp32;

  *oflow = 0;
  getdp(dp, &frac64, &exp32);
  TRACE(T_FP, "  norm: unpacked frac %016llx exp %08x\n", frac64, exp32);
  while ((frac64 ^ (frac64 << 1)) >= 0) {
    frac64 = frac64 << 1;
    exp32--;
  }
  if (exp32 > 32767 || exp32 < -32768)
    *oflow = 1;
  RETFP(frac64, exp32);
}

/* double->single floating point round (FRN) instruction.

   Passed a pointer to a Prime double precision variable, one of the
   FACC's, and updates it in place.

   NOTE: this routine is coded strangely because I ran into compiler
   bugs (gcc 4.0.1) */

unsigned long long frn(unsigned long long dp, int *oflow) {
  long long frac64;
  int exp32;
  int doround1, doround2;

  *oflow = 0;
  getdp(dp, &frac64, &exp32);
  TRACE(T_FP, "  frn: unpacked frac %016llx exp %08x\n", frac64, exp32);
  if (frac64 == 0)
  {
    TRACE(T_FP, "  frn: returning 0\n");
    return 0;
  }
  else {
    doround1 = ((frac64 & 0x18000000000LL) != 0);
    doround2 = ((frac64 &  0x8000000000LL) != 0) && ((frac64 & 0x7FFFFF0000LL) != 0);
    TRACE(T_FP, "  frn: doround1 %x doround2 %x\n", doround1, doround2);
    if (doround1 || doround2) {
      frac64 &= 0xFFFFFF0000000000LL;
      if (frac64 != 0x7FFFFF0000000000LL)
        frac64 +=        0x10000000000LL;
      else {
        frac64 =    0x4000000000000000LL;
        exp32++;
      }
      frac64 |= (exp32 & 0xFFFF);
      frac64 = norm(frac64, oflow);
      TRACE(T_FP, "  frn: rounded frac %016llx\n", frac64);
      return frac64;
    }
    TRACE(T_FP, "  frn: dp %016llx\n", dp);
    return dp;
  }
}


/* SPFP comparison, for both FCS (SRV-mode) and FC (I-mode)
   For I-mode FC instruction, condition codes are used.
   For SRV-mode FCS instruction, return value is the amount
   RPL should be advanced.
*/

int fcs (unsigned long long fac, int fop) {
  int templ;
  short fopexp, facexp;

  CLEARCC;
  templ = (fac & 0xffffff0000000000LL) >> 32;        /* FAC SP mantissa */
  if (templ == 0)                                    /* fix dirty zero */
    facexp = 0;
  else
    facexp = fac & 0xffff;                           /* FAC exponent */
  fopexp = fop & 0xff;
  fop = fop & 0xffffff00;
  if (fop == 0)                                      /* fix dirty zero */
    fopexp = 0;
  TRACE(T_FP, "  fcs: FAC: %016llx %04x; op: %016llx %04x\n", templ, facexp, fop, fopexp);
  if ((templ & 0x80000000) == (fop & 0x80000000)) {  /* compare signs */
    if (facexp == fopexp)                            /* compare exponents */
      if (templ == fop) {                            /* compare fractions */
        TRACE(T_FP, "  fcs: frac cmp returning eq / skip 1\n");
        SETEQ;
        return 1;
      } else if (templ < fop) {                      /* compare fractions */
        TRACE(T_FP, "  fcs: frac cmp returning lt / skip 2\n");
        SETLT;                                       /* FAC < operand */
        return 2;
      } else {
        TRACE(T_FP, "  fcs: frac cmp returning gt / skip 0\n");
        return 0;                                    /* FAC > operand */
      }
    else if (facexp < fopexp) {                      /* compare exponents */
      TRACE(T_FP, "  fcs: exp cmp returning lt / skip 2\n");
      SETLT;                                         /* FAC < operand */
      return 2;
    } else {
      TRACE(T_FP, "  fcs: exp cmp returning gt / skip 0\n");
      return 0;
    }
  } else if (templ & 0x80000000) {
    TRACE(T_FP, "  fcs: sign cmp returning lt / skip 2\n");
    SETLT;                                           /* FAC < operand */
    return 2;
  } else {
    TRACE(T_FP, "  fcs: sign cmp returning gt / skip 0\n");
    return 0;                                        /* FAC > operand */
  }
}


/* DPFP comparison, for both DFCS (SRV-mode) and DFC (I-mode)
   For I-mode DFC instruction, condition codes are used.
   For SRV-mode DFCS instruction, return value is the amount
   RPL should be advanced.

   NOTE: This code doesn't pass Prime diagnostics for higher model
   CPU's, I'm guessing because comparison is implemented as subtract,
   and we can't do that because numbers with huge exponents (and
   Prime ASCII characters in the DAC) won't convert to IEEE.
*/

int dfcs (unsigned long long fac, long long fop) {
  long long templl;
  short fopexp, facexp;

  CLEARCC;
  templl = fac;
  facexp = templl & 0xffff;                          /* FAC exponent */
  templl = templl & 0xffffffffffff0000LL;            /* FAC SP mantissa */
  if (templl == 0)                                   /* fix dirty zero */
    facexp = 0;
  fopexp = fop & 0xffff;
  fop = fop & 0xffffffffffff0000LL;
  if (fop == 0)                                      /* fix dirty zero */
    fopexp = 0;
  TRACE(T_FP, "  dfcs: FAC: %016llx %04x; op: %016llx %04x\n", templl, facexp, fop, fopexp);
  if ((templl & 0x8000000000000000LL) == (fop & 0x8000000000000000LL)) {  /* compare signs */
    if (facexp == fopexp)                            /* compare exponents */
      if (templl == fop) {                           /* compare fractions */
        TRACE(T_FP, "  dfcs: frac cmp returning eq / skip 1\n");
        SETEQ;
        return 1;
      } else if (templl < fop) {                     /* compare fractions */
        TRACE(T_FP, "  dfcs: frac cmp returning lt / skip 2\n");
        SETLT;                                       /* FAC < operand */
        return 2;
      } else {
        TRACE(T_FP, "  dfcs: frac cmp returning gt / skip 0\n");
        return 0;                                    /* FAC > operand */
      }
    else if (facexp < fopexp) {                      /* compare exponents */
      TRACE(T_FP, "  dfcs: exp cmp returning lt / skip 2\n");
      SETLT;                                         /* FAC < operand */
      return 2;
    } else {
      TRACE(T_FP, "  dfcs: exp cmp returning eq / skip 1\n");
      return 0;
    }
  } else if (templl & 0x8000000000000000LL) {
    TRACE(T_FP, "  dfcs: sign cmp returning lt / skip 2\n");
    SETLT;                                           /* FAC < operand */
    return 2;
  } else {
    TRACE(T_FP, "  dfcs: sign cmp returning gt / skip 0\n");
    return 0;                                        /* FAC > operand */
  }
}
