{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512954951360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512954951363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 20:15:50 2017 " "Processing started: Sun Dec 10 20:15:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512954951363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954951363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM_32_BOARD -c SRAM_32_BOARD " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM_32_BOARD -c SRAM_32_BOARD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954951363 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1512954951860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_to_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_to_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_to_hex-s " "Found design unit 1: dec_to_hex-s" {  } { { "dec_to_hex.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/dec_to_hex.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512954977018 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_to_hex " "Found entity 1: dec_to_hex" {  } { { "dec_to_hex.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/dec_to_hex.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512954977018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sram-arch " "Found design unit 1: Sram-arch" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512954977020 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sram " "Found entity 1: Sram" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512954977020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ramport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ramport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramport-SYN " "Found design unit 1: ramport-SYN" {  } { { "Ramport.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Ramport.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512954977022 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ramport " "Found entity 1: Ramport" {  } { { "Ramport.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Ramport.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512954977022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sram " "Elaborating entity \"Sram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512954977165 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT Sram.vhd(46) " "VHDL Process Statement warning at Sram.vhd(46): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512954977170 "|Sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT Sram.vhd(48) " "VHDL Process Statement warning at Sram.vhd(48): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512954977170 "|Sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT Sram.vhd(49) " "VHDL Process Statement warning at Sram.vhd(49): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512954977170 "|Sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT Sram.vhd(50) " "VHDL Process Statement warning at Sram.vhd(50): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512954977170 "|Sram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA Sram.vhd(40) " "VHDL Process Statement warning at Sram.vhd(40): inferring latch(es) for signal or variable \"DATA\", which holds its previous value in one or more paths through the process" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512954977170 "|Sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT Sram.vhd(64) " "VHDL Process Statement warning at Sram.vhd(64): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512954977170 "|Sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT Sram.vhd(66) " "VHDL Process Statement warning at Sram.vhd(66): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512954977170 "|Sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT Sram.vhd(68) " "VHDL Process Statement warning at Sram.vhd(68): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512954977170 "|Sram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT Sram.vhd(70) " "VHDL Process Statement warning at Sram.vhd(70): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512954977170 "|Sram"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ABSOLUTE_ADDRESS Sram.vhd(58) " "VHDL Process Statement warning at Sram.vhd(58): inferring latch(es) for signal or variable \"ABSOLUTE_ADDRESS\", which holds its previous value in one or more paths through the process" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512954977170 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[0\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[0\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977170 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[1\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[1\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977171 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[2\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[2\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977171 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[3\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[3\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977171 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[4\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[4\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977171 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[5\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[5\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977171 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[6\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[6\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977171 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[7\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[7\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977171 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[8\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[8\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977171 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[9\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[9\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977171 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[10\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[10\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977171 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[11\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[11\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977171 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[12\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[12\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977171 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[13\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[13\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977172 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[14\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[14\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977172 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[15\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[15\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977172 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[16\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[16\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977172 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[17\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[17\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977172 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[18\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[18\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977172 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ABSOLUTE_ADDRESS\[19\] Sram.vhd(58) " "Inferred latch for \"ABSOLUTE_ADDRESS\[19\]\" at Sram.vhd(58)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977172 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] Sram.vhd(40) " "Inferred latch for \"DATA\[0\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977172 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] Sram.vhd(40) " "Inferred latch for \"DATA\[1\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977172 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] Sram.vhd(40) " "Inferred latch for \"DATA\[2\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977172 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] Sram.vhd(40) " "Inferred latch for \"DATA\[3\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977172 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] Sram.vhd(40) " "Inferred latch for \"DATA\[4\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977172 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] Sram.vhd(40) " "Inferred latch for \"DATA\[5\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977172 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] Sram.vhd(40) " "Inferred latch for \"DATA\[6\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977172 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] Sram.vhd(40) " "Inferred latch for \"DATA\[7\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977173 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[8\] Sram.vhd(40) " "Inferred latch for \"DATA\[8\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977173 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[9\] Sram.vhd(40) " "Inferred latch for \"DATA\[9\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977173 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[10\] Sram.vhd(40) " "Inferred latch for \"DATA\[10\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977173 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[11\] Sram.vhd(40) " "Inferred latch for \"DATA\[11\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977173 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[12\] Sram.vhd(40) " "Inferred latch for \"DATA\[12\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977173 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[13\] Sram.vhd(40) " "Inferred latch for \"DATA\[13\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977173 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[14\] Sram.vhd(40) " "Inferred latch for \"DATA\[14\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977173 "|Sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[15\] Sram.vhd(40) " "Inferred latch for \"DATA\[15\]\" at Sram.vhd(40)" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954977173 "|Sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_to_hex dec_to_hex:Hx0 " "Elaborating entity \"dec_to_hex\" for hierarchy \"dec_to_hex:Hx0\"" {  } { { "Sram.vhd" "Hx0" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512954977176 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA\[0\]_661 " "Latch DATA\[0\]_661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INPUT_WE " "Ports D and ENA on the latch are fed by the same signal INPUT_WE" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512954978067 ""}  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512954978067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA\[8\]_805 " "Latch DATA\[8\]_805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA INPUT_WE " "Ports D and ENA on the latch are fed by the same signal INPUT_WE" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512954978067 ""}  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512954978067 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512954978099 "|Sram|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512954978099 "|Sram|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512954978099 "|Sram|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512954978099 "|Sram|SRAM_LB_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512954978099 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512954978260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512954979158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512954979158 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK " "No output dependent on input pin \"CLOCK\"" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512954979260 "|Sram|CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SECOND " "No output dependent on input pin \"SECOND\"" {  } { { "Sram.vhd" "" { Text "/home/jeter/Desktop/SRAM_32_BOARD/Sram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512954979260 "|Sram|SECOND"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512954979260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512954979260 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512954979260 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1512954979260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512954979260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512954979260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1244 " "Peak virtual memory: 1244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512954979278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 20:16:19 2017 " "Processing ended: Sun Dec 10 20:16:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512954979278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512954979278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512954979278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512954979278 ""}
