#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Jul 10 00:14:16 2024
# Process ID: 29796
# Current directory: /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis_HLS/Hyperspectral_DataFlow/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/hyperspectral_hw_wrapped/xsim_script.tcl}
# Log file: /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis_HLS/Hyperspectral_DataFlow/solution1/sim/verilog/xsim.log
# Journal file: /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis_HLS/Hyperspectral_DataFlow/solution1/sim/verilog/xsim.jou
# Running On: andresitocc99, OS: Linux, CPU Frequency: 3034.631 MHz, CPU Physical cores: 16, Host memory: 33547 MB
#-----------------------------------------------------------
source xsim.dir/hyperspectral_hw_wrapped/xsim_script.tcl
# xsim {hyperspectral_hw_wrapped} -autoloadwcfg -tclbatch {hyperspectral_hw_wrapped.tcl}
Time resolution is 1 ps
source hyperspectral_hw_wrapped.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 0 / 1 [402.53%] @ "100000145000"
// RTL Simulation : 0 / 1 [805.07%] @ "200000155000"
// RTL Simulation : 0 / 1 [1207.60%] @ "300000165000"
// RTL Simulation : 0 / 1 [1610.14%] @ "400000175000"
// RTL Simulation : 0 / 1 [2012.67%] @ "500000185000"
