0.7
2020.2
May 22 2024
19:03:11
F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControl/ADCControl.sim/sim_1/synth/timing/xsim/ADC_CONTROL_TOP_time_synth.v,1730589151,verilog,,,,ADC_CONTROL_TOP;adc_control;glbl;pulse_gen_width_modulator_inverted;pulse_train_gen;pulse_train_gen__parameterized1,,,../../../../../ADCControl.ip_user_files/ipstatic,,,,,
