
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Aug 15 11:36:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'wanqi' on host 'seat10' (Linux_x86_64 version 6.8.0-65-generic) on Fri Aug 15 11:36:13 CEST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'mm_large.tcl'
INFO: [HLS 200-1510] Running: open_project mm_large 
INFO: [HLS 200-10] Creating and opening project '/home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large'.
INFO: [HLS 200-1510] Running: set_top mm_large 
INFO: [HLS 200-1510] Running: add_files /home/wanqi/Wanqi/project/charm_u50/kernels/mm_large.cpp -cflags  -I /home/wanqi/Wanqi/project/charm_u50/include/kernel 
INFO: [HLS 200-10] Adding design file '/home/wanqi/Wanqi/project/charm_u50/kernels/mm_large.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_rtl -deadlock_detection sim 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname mm_large 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 261.934 MB.
INFO: [HLS 200-10] Analyzing design file '../../../kernels/mm_large.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../../../kernels/mm_large.cpp:21:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../../../kernels/mm_large.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.78 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.32 seconds; current allocated memory: 280.406 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,361 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,340 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,707 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,707 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42,643 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,116 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,116 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,116 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,217 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,219 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,219 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,747,473 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 153,492 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 154,148 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large/solution/syn/report/csynth_design_size.rpt
