Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun  9 14:37:07 2023
| Host         : LAPTOP-JCBVE25J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Opcode[0]
                            (input port)
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.210ns  (logic 3.788ns (46.140%)  route 4.422ns (53.860%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  Opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    Opcode[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  Opcode_IBUF[0]_inst/O
                         net (fo=7, routed)           1.742     2.693    Opcode_IBUF[0]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.124     2.817 r  Result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.669     3.486    Result_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.124     3.610 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.011     5.621    Result_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         2.589     8.210 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.210    Result[2]
    U18                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.942ns  (logic 4.185ns (52.691%)  route 3.757ns (47.309%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  B_IBUF[0]_inst/O
                         net (fo=5, routed)           1.586     2.531    B_IBUF[0]
    SLICE_X1Y5           LUT6 (Prop_lut6_I1_O)        0.124     2.655 r  Result_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.655    Result_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y5           MUXF7 (Prop_muxf7_I1_O)      0.217     2.872 r  Result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.308     3.180    Result_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.299     3.479 r  Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.863     5.342    Result_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         2.600     7.942 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.942    Result[3]
    U17                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Opcode[0]
                            (input port)
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.820ns  (logic 4.038ns (51.638%)  route 3.782ns (48.362%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  Opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    Opcode[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  Opcode_IBUF[0]_inst/O
                         net (fo=7, routed)           1.742     2.693    Opcode_IBUF[0]
    SLICE_X0Y5           LUT5 (Prop_lut5_I0_O)        0.152     2.845 r  Result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.162     3.007    Result_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I0_O)        0.326     3.333 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.878     5.211    Result_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         2.609     7.820 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.820    Result[1]
    V16                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Opcode[2]
                            (input port)
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.999ns  (logic 3.673ns (52.487%)  route 3.325ns (47.513%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  Opcode[2] (IN)
                         net (fo=0)                   0.000     0.000    Opcode[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.949     0.949 f  Opcode_IBUF[2]_inst/O
                         net (fo=4, routed)           1.458     2.406    Opcode_IBUF[2]
    SLICE_X0Y5           LUT5 (Prop_lut5_I1_O)        0.124     2.530 r  Result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.868     4.398    Result_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         2.601     6.999 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.999    Result[0]
    V17                                                               r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.063ns  (logic 1.327ns (64.334%)  route 0.736ns (35.666%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  B_IBUF[3]_inst/O
                         net (fo=1, routed)           0.335     0.500    B_IBUF[3]
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.545 r  Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.401     0.946    Result_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         1.117     2.063 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.063    Result[3]
    U17                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.335ns (61.153%)  route 0.848ns (38.847%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  B_IBUF[1]_inst/O
                         net (fo=5, routed)           0.434     0.598    B_IBUF[1]
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.045     0.643 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.057    Result_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         1.126     2.183 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.183    Result[1]
    V16                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.336ns (61.094%)  route 0.851ns (38.906%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    U15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  B_IBUF[0]_inst/O
                         net (fo=5, routed)           0.434     0.608    B_IBUF[0]
    SLICE_X0Y5           LUT5 (Prop_lut5_I3_O)        0.045     0.653 r  Result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.070    Result_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         1.118     2.188 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.188    Result[0]
    V17                                                               r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.324ns (58.800%)  route 0.928ns (41.200%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  B_IBUF[2]_inst/O
                         net (fo=3, routed)           0.452     0.625    B_IBUF[2]
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.045     0.670 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.476     1.146    Result_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         1.106     2.252 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.252    Result[2]
    U18                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------





