{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 03 16:00:53 2009 " "Info: Processing started: Sat Jan 03 16:00:53 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off digicom -c digicom " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off digicom -c digicom" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.vwf " "Info: Using vector source file \"F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "digicom.vwf digicom.sim_ori.vwf " "Info: A backup of digicom.vwf called digicom.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 0}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 0}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|scounter:inst3\|hlt_stop " "Info: Register: \|digicom\|scounter:inst3\|hlt_stop" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|reg:inst5\|pc\[8\] " "Info: Register: \|digicom\|reg:inst5\|pc\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|inpoutp:inst4\|fgo_clk " "Info: Register: \|digicom\|inpoutp:inst4\|fgo_clk" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|inpoutp:inst4\|keyIn_node\[15\] " "Info: Register: \|digicom\|inpoutp:inst4\|keyIn_node\[15\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|inpoutp:inst4\|keyIn_node\[14\] " "Info: Register: \|digicom\|inpoutp:inst4\|keyIn_node\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|inpoutp:inst4\|keyIn_node\[13\] " "Info: Register: \|digicom\|inpoutp:inst4\|keyIn_node\[13\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|inpoutp:inst4\|keyIn_node\[12\] " "Info: Register: \|digicom\|inpoutp:inst4\|keyIn_node\[12\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|inpoutp:inst4\|keyIn_node\[11\] " "Info: Register: \|digicom\|inpoutp:inst4\|keyIn_node\[11\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|inpoutp:inst4\|keyIn_node\[10\] " "Info: Register: \|digicom\|inpoutp:inst4\|keyIn_node\[10\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|inpoutp:inst4\|keyIn_node\[9\] " "Info: Register: \|digicom\|inpoutp:inst4\|keyIn_node\[9\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|inpoutp:inst4\|keyIn_node\[8\] " "Info: Register: \|digicom\|inpoutp:inst4\|keyIn_node\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|inpoutp:inst4\|keyIn_node\[7\] " "Info: Register: \|digicom\|inpoutp:inst4\|keyIn_node\[7\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|inpoutp:inst4\|keyIn_node\[6\] " "Info: Register: \|digicom\|inpoutp:inst4\|keyIn_node\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|inpoutp:inst4\|keyIn_node\[5\] " "Info: Register: \|digicom\|inpoutp:inst4\|keyIn_node\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|inpoutp:inst4\|keyIn_node\[4\] " "Info: Register: \|digicom\|inpoutp:inst4\|keyIn_node\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|inpoutp:inst4\|keyIn_node\[3\] " "Info: Register: \|digicom\|inpoutp:inst4\|keyIn_node\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|inpoutp:inst4\|keyIn_node\[2\] " "Info: Register: \|digicom\|inpoutp:inst4\|keyIn_node\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|inpoutp:inst4\|keyIn_node\[1\] " "Info: Register: \|digicom\|inpoutp:inst4\|keyIn_node\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|inpoutp:inst4\|keyIn_node\[0\] " "Info: Register: \|digicom\|inpoutp:inst4\|keyIn_node\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digicom\|regOut:inst11\|select_node " "Info: Register: \|digicom\|regOut:inst11\|select_node" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Inverted registers were found during simulation" 0 0 "" 0 0}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 0}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 0}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 0}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     36.47 % " "Info: Simulation coverage is      36.47 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 0}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "14019 " "Info: Number of transitions in simulation is 14019" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 0}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "digicom.vwf " "Info: Vector file digicom.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 0 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "116 " "Info: Peak virtual memory: 116 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 03 16:00:56 2009 " "Info: Processing ended: Sat Jan 03 16:00:56 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
