#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Jan 02 20:11:01 2021
# Process ID: 28344
# Log file: D:/yingzong/vOld/project_1/project_1.runs/synth_1/openmips_min_sopc_tb.vds
# Journal file: D:/yingzong/vOld/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source openmips_min_sopc_tb.tcl -notrace
Command: synth_design -top openmips_min_sopc_tb -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 267.070 ; gain = 88.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'openmips_min_sopc_tb' [D:/yingzong/vOld/project_1/code/code/openmips_min_sopc_tb.v:36]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/yingzong/vOld/project_1/code/code/openmips_min_sopc_tb.v:52]
INFO: [Synth 8-638] synthesizing module 'openmips_min_sopc' [D:/yingzong/vOld/project_1/code/code/openmips_min_sopc.v:40]
INFO: [Synth 8-638] synthesizing module 'openmips' [D:/yingzong/vOld/project_1/code/code/openmips.v:5]
INFO: [Synth 8-638] synthesizing module 'pc_reg' [D:/yingzong/vOld/project_1/code/code/pc_reg.v:5]
INFO: [Synth 8-256] done synthesizing module 'pc_reg' (1#1) [D:/yingzong/vOld/project_1/code/code/pc_reg.v:5]
WARNING: [Synth 8-689] width (1) of port connection 'branch_target_address_i' does not match port width (32) of module 'pc_reg' [D:/yingzong/vOld/project_1/code/code/openmips.v:125]
INFO: [Synth 8-638] synthesizing module 'if_id' [D:/yingzong/vOld/project_1/code/code/if_id.v:5]
INFO: [Synth 8-256] done synthesizing module 'if_id' (2#1) [D:/yingzong/vOld/project_1/code/code/if_id.v:5]
INFO: [Synth 8-638] synthesizing module 'id' [D:/yingzong/vOld/project_1/code/code/id.v:5]
INFO: [Synth 8-256] done synthesizing module 'id' (3#1) [D:/yingzong/vOld/project_1/code/code/id.v:5]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/yingzong/vOld/project_1/code/code/regfile.v:35]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [D:/yingzong/vOld/project_1/code/code/regfile.v:35]
INFO: [Synth 8-638] synthesizing module 'id_ex' [D:/yingzong/vOld/project_1/code/code/id_ex.v:5]
INFO: [Synth 8-256] done synthesizing module 'id_ex' (5#1) [D:/yingzong/vOld/project_1/code/code/id_ex.v:5]
INFO: [Synth 8-638] synthesizing module 'ex' [D:/yingzong/vOld/project_1/code/code/ex.v:5]
INFO: [Synth 8-256] done synthesizing module 'ex' (6#1) [D:/yingzong/vOld/project_1/code/code/ex.v:5]
WARNING: [Synth 8-350] instance 'ex0' of module 'ex' requires 34 connections, but only 30 given [D:/yingzong/vOld/project_1/code/code/openmips.v:247]
INFO: [Synth 8-638] synthesizing module 'ex_mem' [D:/yingzong/vOld/project_1/code/code/ex_mem.v:5]
INFO: [Synth 8-256] done synthesizing module 'ex_mem' (7#1) [D:/yingzong/vOld/project_1/code/code/ex_mem.v:5]
INFO: [Synth 8-638] synthesizing module 'mem' [D:/yingzong/vOld/project_1/code/code/mem.v:5]
INFO: [Synth 8-256] done synthesizing module 'mem' (8#1) [D:/yingzong/vOld/project_1/code/code/mem.v:5]
INFO: [Synth 8-638] synthesizing module 'mem_wb' [D:/yingzong/vOld/project_1/code/code/mem_wb.v:5]
INFO: [Synth 8-256] done synthesizing module 'mem_wb' (9#1) [D:/yingzong/vOld/project_1/code/code/mem_wb.v:5]
INFO: [Synth 8-638] synthesizing module 'hilo_reg' [D:/yingzong/vOld/project_1/code/code/hilo_reg.v:5]
INFO: [Synth 8-256] done synthesizing module 'hilo_reg' (10#1) [D:/yingzong/vOld/project_1/code/code/hilo_reg.v:5]
INFO: [Synth 8-638] synthesizing module 'ctrl' [D:/yingzong/vOld/project_1/code/code/ctrl.v:5]
INFO: [Synth 8-256] done synthesizing module 'ctrl' (11#1) [D:/yingzong/vOld/project_1/code/code/ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'div' [D:/yingzong/vOld/project_1/code/code/div.v:5]
INFO: [Synth 8-256] done synthesizing module 'div' (12#1) [D:/yingzong/vOld/project_1/code/code/div.v:5]
WARNING: [Synth 8-3848] Net branch_flag in module/entity openmips does not have driver. [D:/yingzong/vOld/project_1/code/code/openmips.v:126]
WARNING: [Synth 8-3848] Net branch_target_addr in module/entity openmips does not have driver. [D:/yingzong/vOld/project_1/code/code/openmips.v:125]
INFO: [Synth 8-256] done synthesizing module 'openmips' (13#1) [D:/yingzong/vOld/project_1/code/code/openmips.v:5]
INFO: [Synth 8-638] synthesizing module 'inst_rom' [D:/yingzong/vOld/project_1/code/code/inst_rom.v:35]
INFO: [Synth 8-3876] $readmem data file 'inst_rom.data' is read successfully [D:/yingzong/vOld/project_1/code/code/inst_rom.v:46]
INFO: [Synth 8-256] done synthesizing module 'inst_rom' (14#1) [D:/yingzong/vOld/project_1/code/code/inst_rom.v:35]
INFO: [Synth 8-256] done synthesizing module 'openmips_min_sopc' (15#1) [D:/yingzong/vOld/project_1/code/code/openmips_min_sopc.v:40]
INFO: [Synth 8-256] done synthesizing module 'openmips_min_sopc_tb' (16#1) [D:/yingzong/vOld/project_1/code/code/openmips_min_sopc_tb.v:36]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 353.391 ; gain = 174.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 353.391 ; gain = 174.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 353.391 ; gain = 174.730
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-5546] ROM "branch_flag_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg1_read_o" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "wreg_o" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "wreg_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signed_div_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "hilo_temp_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stallreq_for_madd_msub" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "inst_mem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp1_reg' [D:/yingzong/vOld/project_1/code/code/ex.v:224]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp_o_reg' [D:/yingzong/vOld/project_1/code/code/ex.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'cnt_o_reg' [D:/yingzong/vOld/project_1/code/code/ex.v:215]
WARNING: [Synth 8-327] inferring latch for variable 'stallreq_for_madd_msub_reg' [D:/yingzong/vOld/project_1/code/code/ex.v:216]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 366.395 ; gain = 187.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 8     
	   3 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 73    
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	  36 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	  27 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  27 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	  27 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module id 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   5 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	  27 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	  27 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 40    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 4     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module hilo_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module inst_rom 
Detailed RTL Component Info : 
+---Muxes : 
	  36 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 589.500 ; gain = 410.840
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "aluop_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "wreg_o" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
INFO: [Synth 8-5545] ROM "openmips_min_sopc0/openmips0/div0/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 589.500 ; gain = 410.840
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 589.500 ; gain = 410.840

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+---------------------+------------------------------------------------+-----------+----------------------+---------------+-----------------------------+
|Module Name          | RTL Object                                     | Inference | Size (Depth x Width) | Primitives    | Hierarchical Name           | 
+---------------------+------------------------------------------------+-----------+----------------------+---------------+-----------------------------+
|openmips_min_sopc_tb | openmips_min_sopc0/openmips0/regfile1/regs_reg | Implied   | 32 x 32              | RAM32M x 12   | openmips_min_sopc_tb/ram__1 | 
+---------------------+------------------------------------------------+-----------+----------------------+---------------+-----------------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
DSP:
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | No           | 16     | 16     | 30     | 25     | 30     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|ex          | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | No           | 18     | 16     | 31     | 25     | 47     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[63] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[62] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[61] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[60] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[59] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[58] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[57] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[56] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[55] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[54] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[53] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[52] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[51] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[50] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[49] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[48] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[47] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[46] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[45] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[44] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[43] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[42] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[41] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[40] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[39] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[38] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[37] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[36] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[35] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[34] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[33] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[32] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[31] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[30] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[29] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[28] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[27] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[26] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[25] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[24] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[23] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[22] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[21] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[20] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[19] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[18] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[17] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[16] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[15] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[14] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[13] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[12] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[11] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[10] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[9] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[8] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[7] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[6] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[5] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[4] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[3] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[2] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[1] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp1_reg[0] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[63] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[62] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[61] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[60] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[59] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[58] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[57] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[56] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[55] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[54] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[53] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[52] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[51] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[50] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[49] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[48] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[47] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[46] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[45] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[44] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[43] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[42] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[41] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[40] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[39] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[38] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[37] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[36] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[35] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[34] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[33] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[32] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[31] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[30] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[29] ) is unused and will be removed from module ex.
WARNING: [Synth 8-3332] Sequential element (\hilo_temp_o_reg[28] ) is unused and will be removed from module ex.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 589.500 ; gain = 410.840
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 589.500 ; gain = 410.840

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 589.500 ; gain = 410.840
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 589.500 ; gain = 410.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 589.500 ; gain = 410.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 589.500 ; gain = 410.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 589.500 ; gain = 410.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 589.500 ; gain = 410.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 589.500 ; gain = 410.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 589.500 ; gain = 410.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 589.500 ; gain = 410.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 792 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 589.500 ; gain = 373.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:48 . Memory (MB): peak = 589.500 ; gain = 410.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 652.203 ; gain = 440.395
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.369 . Memory (MB): peak = 652.203 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 02 20:11:59 2021...
