

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_3u_array_ap_ufixed_24_8_4_0_0_3u_relu_config4_s'
================================================================
* Date:           Wed Apr 17 15:14:23 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.641 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106|  0.530 us|  0.530 us|  106|  106|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      104|      104|         2|          1|          1|   104|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %layer4_out, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer2_out, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln41 = store i7 0, i7 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 8 'store' 'store_ln41' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.body4" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_7 = load i7 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 10 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%icmp_ln41 = icmp_eq  i7 %i_7, i7 104" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%i_8 = add i7 %i_7, i7 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'add' 'i_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.body4.split_ifconv, void %for.end15" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 13 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln41 = store i7 %i_8, i7 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 14 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 40 'ret' 'ret_ln59' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 15 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 104, i64 104, i64 104" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 17 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.26ns)   --->   "%layer2_out_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %layer2_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 18 'read' 'layer2_out_read' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 104> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%in_data = trunc i48 %layer2_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 19 'trunc' 'in_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%in_data_7 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %layer2_out_read, i32 16, i32 31" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 20 'partselect' 'in_data_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%in_data_8 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %layer2_out_read, i32 32, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 21 'partselect' 'in_data_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.78ns)   --->   "%icmp_ln51 = icmp_sgt  i16 %in_data, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 22 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i48 %layer2_out_read" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 23 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%out_data = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %trunc_ln52, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 24 'bitconcatenate' 'out_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.34ns)   --->   "%out_data_5 = select i1 %icmp_ln51, i21 %out_data, i21 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 25 'select' 'out_data_5' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i21 %out_data_5" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 26 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.78ns)   --->   "%icmp_ln51_7 = icmp_sgt  i16 %in_data_7, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 27 'icmp' 'icmp_ln51_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i15 @_ssdm_op_PartSelect.i15.i48.i32.i32, i48 %layer2_out_read, i32 16, i32 30" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 28 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%out_data_6 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %tmp_7, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 29 'bitconcatenate' 'out_data_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.34ns)   --->   "%out_data_7 = select i1 %icmp_ln51_7, i21 %out_data_6, i21 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 30 'select' 'out_data_7' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i21 %out_data_7" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 31 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.78ns)   --->   "%icmp_ln51_8 = icmp_sgt  i16 %in_data_8, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 32 'icmp' 'icmp_ln51_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i15 @_ssdm_op_PartSelect.i15.i48.i32.i32, i48 %layer2_out_read, i32 32, i32 46" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 33 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %tmp_8, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.34ns)   --->   "%select_ln51 = select i1 %icmp_ln51_8, i21 %shl_ln, i21 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 35 'select' 'select_ln51' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln57_s = bitconcatenate i69 @_ssdm_op_BitConcatenate.i69.i21.i24.i24, i21 %select_ln51, i24 %zext_ln45_2, i24 %zext_ln45" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 36 'bitconcatenate' 'or_ln57_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i69 %or_ln57_s" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 37 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.23ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i72P0A, i72 %layer4_out, i72 %zext_ln57" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 38 'write' 'write_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 72> <Depth = 104> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.body4" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 39 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 1.093ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0.000 ns)
	'load' operation ('i', firmware/nnet_utils/nnet_activation_stream.h:41) on local variable 'i' [9]  (0.000 ns)
	'add' operation ('i', firmware/nnet_utils/nnet_activation_stream.h:41) [11]  (0.706 ns)
	'store' operation ('store_ln41', firmware/nnet_utils/nnet_activation_stream.h:41) of variable 'i', firmware/nnet_utils/nnet_activation_stream.h:41 on local variable 'i' [38]  (0.387 ns)

 <State 2>: 3.641ns
The critical path consists of the following:
	fifo read operation ('layer2_out_read', firmware/nnet_utils/nnet_activation_stream.h:44) on port 'layer2_out' (firmware/nnet_utils/nnet_activation_stream.h:44) [17]  (1.268 ns)
	'icmp' operation ('icmp_ln51', firmware/nnet_utils/nnet_activation_stream.h:51) [21]  (0.785 ns)
	'select' operation ('out_data', firmware/nnet_utils/nnet_activation_stream.h:51) [24]  (0.348 ns)
	fifo write operation ('write_ln57', firmware/nnet_utils/nnet_activation_stream.h:57) on port 'layer4_out' (firmware/nnet_utils/nnet_activation_stream.h:57) [37]  (1.239 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
