{:input (genetic.mutation/change-latch-trigger 1619060245 (genetic.mutation/change-latch-initial 1201554819 (genetic.mutation/change-latch-initial 946806791 (genetic.mutation/change-names-remove-clause 1609494443 (genetic.mutation/change-constant-value 886275990 (genetic.mutation/change-latch-initial 677324885 (genetic.mutation/change-constant-value 329494773 (genetic.mutation/change-names-remove-clause 1863258147 (genetic.crossover/dumb-crossover 1890325954 (genetic.representation/genetic-representation "examples/50384.35B0904.blif") (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif")))))))))), :error {:type :synth-fail, :result {:exit 1, :out "\n /----------------------------------------------------------------------------\\\n |                                                                            |\n |  yosys -- Yosys Open SYnthesis Suite                                       |\n |                                                                            |\n |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |\n |                                                                            |\n |  Permission to use, copy, modify, and/or distribute this software for any  |\n |  purpose with or without fee is hereby granted, provided that the above    |\n |  copyright notice and this permission notice appear in all copies.         |\n |                                                                            |\n |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\n |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\n |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\n |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\n |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\n |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\n |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\n |                                                                            |\n \\----------------------------------------------------------------------------/\n\n Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC)\n\n\n-- Running command `read_verilog /tmp/fuzzmount745B5940/C1E58292.v; synth; opt; opt_clean; opt_demorgan; opt_expr; opt_lut; opt_merge; opt_muxtree; opt_reduce; fsm_opt; onehot; write_verilog /tmp/fuzzmount745B5940/C1E58292.post.v' --\n\n1. Executing Verilog-2005 frontend: /tmp/fuzzmount745B5940/C1E58292.v\nParsing Verilog input from `/tmp/fuzzmount745B5940/C1E58292.v' to AST representation.\nGenerating RTLIL representation for module `\\TEST'.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/C1E58292.v:77.10-77.29.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/C1E58292.v:80.10-80.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/C1E58292.v:81.10-81.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/C1E58292.v:84.10-84.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/C1E58292.v:86.10-86.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/C1E58292.v:90.10-90.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/C1E58292.v:91.10-91.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/C1E58292.v:94.10-94.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/C1E58292.v:95.10-95.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/C1E58292.v:96.10-96.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/C1E58292.v:98.10-98.21.\nWarning: reg '\\_23_' is assigned in a continuous assignment at /tmp/fuzzmount745B5940/C1E58292.v:99.10-99.21.\nSuccessfully finished Verilog frontend.\n\n2. Executing SYNTH pass.\n\n2.1. Executing HIERARCHY pass (managing design hierarchy).\n", :err "ERROR: Module `\\$ff' referenced in module `\\TEST' in cell `\\_42_' is not part of the design.\n"}}}