<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:44.056+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:44.045+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:44.032+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:44.022+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:44.012+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:44.002+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.990+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.973+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.848+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_7' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.368+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_6' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.359+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_5' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.347+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_4' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.338+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_3' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.326+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_2' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.317+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_1' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.305+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_0' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.292+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_7' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.282+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_6' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.256+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_5' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.248+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_4' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.238+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_3' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.230+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_2' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.220+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_1' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.212+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_0' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution2" date="2022-10-11T20:06:43.204+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.873+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.859+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.848+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.840+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.831+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.820+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.810+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization." projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.800+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.697+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_7' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.237+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_6' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.226+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_5' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.213+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_4' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.202+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_3' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.189+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_2' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.174+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_1' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.162+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_i_0' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.139+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_7' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.127+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_6' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.117+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_5' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.106+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_4' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.096+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_3' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.086+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_2' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.075+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_1' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.066+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'd_o_0' (axi_interfaces.c:57:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="axi_interfaces_prj" solutionName="solution1" date="2022-10-11T19:54:43.055+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
