Dennis Abts , Michael R. Marty , Philip M. Wells , Peter Klausler , Hong Liu, Energy proportional datacenter networks, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816004]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Paul Bogdan , Radu Marculescu , Siddharth Jain , Rafael Tornero Gavila, An Optimal Control Approach to Power Management for Multi-Voltage and Frequency Islands Multiprocessor Platforms under Highly Variable Workloads, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.35-42, May 09-11, 2012[doi>10.1109/NOCS.2012.32]
Fadali, M. S. and Visioli, A. 2009. Digital Control Engineering: Analysis and Design, 1st Ed. Academic Press.
Gratz, P., Grot, B., and Keckler, S. W. 2008. Regional congestion awareness for load balance in networks-on-chip. In Proceedings of the IEEE International Symposium on High-Performance Computer Architecture. 203--215.
Gratz, P. and Keckler, S. W. 2010. Realistic workload characterization and analysis for networks-on-chip design. In Proceedings of the Workshop on Chip Multiprocessor Memory Systems and Interconnects.
Paul Gratz , Changkyu Kim , Karthikeyan Sankaralingam , Heather Hanson , Premkishore Shivakumar , Stephen W. Keckler , Doug Burger, On-Chip Interconnection Networks of the TRIPS Chip, IEEE Micro, v.27 n.5, p.41-50, September 2007[doi>10.1109/MM.2007.90]
Liang Guang , Ethiopia Nigussie , Lauri Koskinen , Hannu Tenhunen, Autonomous DVFS on Supply Islands for Energy-Constrained NoC Communication, Proceedings of the 22nd International Conference on Architecture of Computing Systems, March 10-13, 2009, Delft, The Netherlands[doi>10.1007/978-3-642-00454-4_19]
Anoop Iyer , Diana Marculescu, Power efficiency of voltage scaling in multiple clock, multiple voltage cores, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.379-386, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774629]
Da-Cheng Juan , Diana Marculescu, Power-aware performance increase via core/uncore reinforcement control for chip-multiprocessors, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333686]
Hwisung Jung , Massoud Pedram, Supervised learning based power management for multicore processors, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.9, p.1395-1408, September 2010[doi>10.1109/TCAD.2010.2059270]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: A Power-Area Simulator for Interconnection Networks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.1, p.191-196, January 2012[doi>10.1109/TVLSI.2010.2091686]
Jongman Kim , Dongkook Park , T. Theocharides , N. Vijaykrishnan , Chita R. Das, A low latency router supporting adaptivity for on-chip interconnects, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065726]
Kumar, R. and Hinton, G. 2009. A family of 45nm IA processors. In Proceedings of the IEEE International Solid-State Circuits Conference. 58--59.
Guang Liang , Axel Jantsch, Adaptive Power Management for the On-Chip Communication Network, Proceedings of the 9th EUROMICRO Conference on Digital System Design, p.649-656, August 30-September 01, 2006[doi>10.1109/DSD.2006.21]
Sheng Ma , Natalie Enright Jerger , Zhiying Wang, DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000113]
Radu Marculescu , Umit Y. Ogras , Li-Shiuan Peh , Natalie Enright Jerger , Yatin Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.3-21, January 2009[doi>10.1109/TCAD.2008.2010691]
Asit K. Mishra , Reetuparna Das , Soumya Eachempati , Ravi Iyer , N. Vijaykrishnan , Chita R. Das, A case for dynamic frequency tuning in on-chip networks, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669151]
Muralimanohar, N., Balasubramonian, R., and Jouppi, N. P. 2009. CACTI 6.0: a tool to model large caches. Tech. rep. HP Laboratories.
Umit Y. Ogras , Radu Marculescu , Diana Marculescu, Variation-adaptive feedback control for networks-on-chip with multiple clock domains, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391627]
Prabhu, S., Grot, B., Gratz, P. V., and Hu, J. 2010. Ocin-tsim: DVFS aware simulator for NoCs. In Proceedings of the Workshop on SoC Architecture, Accelerators and Workloads.
Abbas Rahimi , Mostafa E. Salehi , Siamak Mohammadi , Sied Mehdi Fakhraie, Low-energy GALS NoC with FIFO-Monitoring dynamic voltage scaling, Microelectronics Journal, v.42 n.6, p.889-896, June, 2011[doi>10.1016/j.mejo.2011.03.016]
Efraim Rotem , Avi Mendelson , Ran Ginosar , Uri Weiser, Multiple clock and voltage domains for chip multi processors, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669170]
Greg Semeraro , David H. Albonesi , Steven G. Dropsho , Grigorios Magklis , Sandhya Dwarkadas , Michael L. Scott, Dynamic frequency and voltage control for a multiple clock domain microarchitecture, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Li Shang , Li-Shiuan Peh , Niraj K. Jha, Power-efficient Interconnection Networks: Dynamic Voltage Scaling with Links, IEEE Computer Architecture Letters, v.1 n.1, p.6-6, January 2002[doi>10.1109/L-CA.2002.10]
Arjun Singh , William J. Dally , Amit K. Gupta , Brian Towles, GOAL: a load-balanced adaptive routing algorithm for torus networks, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859641]
Arjun Singh , William J. Dally , Brian Towles , Amit K. Gupta, Globally Adaptive Load-Balanced Routing on Tori, IEEE Computer Architecture Letters, v.3 n.1, p.2-2, January 2004[doi>10.1109/L-CA.2004.8]
Seung Woo Son , Konrad Malkowski , Guilin Chen , Mahmut Kandemir , Padma Raghavan, Integrated link/CPU voltage scaling for reducing energy consumption of parallel sparse matrix applications, Proceedings of the 20th international conference on Parallel and distributed processing, p.297-297, April 25-29, 2006, Rhodes Island, Greece
Synopsys. 2007. Low Power Methodology Manual. (2007). http://www.synopsys.com/community/partners/arm/pages/lpmm.aspx.
Brian Towles , William J. Dally , Stephen Boyd, Throughput-centric routing algorithm design, Proceedings of the fifteenth annual ACM symposium on Parallel algorithms and architectures, June 07-09, 2003, San Diego, California, USA[doi>10.1145/777412.777444]
Qiang Wu , Philo Juang , Margaret Martonosi , Douglas W. Clark, Formal online methods for voltage/frequency control in multiple clock domain microprocessors, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024423]
Yin, A. W., Guang, L., Liljeberg, P., Rantala, P., Nigussie, E., Isoaho, J., and Tenhunen, H. 2008. Hierarchical agent architecture for scalable NoC design with online monitoring services. In Proceedings of the International Workshop on Network on Chip Architecture. 58--63.
Pingqiang Zhou , Jieming Yin , Antonia Zhai , Sachin S. Sapatnekar, NoC frequency scaling with flexible-pipeline routers, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
