{"vcs1":{"timestamp_begin":1678912560.615889536, "rt":0.42, "ut":0.18, "st":0.12}}
{"vcselab":{"timestamp_begin":1678912561.092562989, "rt":0.49, "ut":0.23, "st":0.11}}
{"link":{"timestamp_begin":1678912561.633203219, "rt":0.21, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678912560.318196522}
{"VCS_COMP_START_TIME": 1678912560.318196522}
{"VCS_COMP_END_TIME": 1678912561.906947186}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338204}}
{"stitch_vcselab": {"peak_mem": 239040}}
