LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY AritmeticUnit IS
    GENERIC(MAX_WIDTH: INTEGER := 6);

    PORT (
          Selop  : IN   STD_LOGIC_VECTOR(1  DOWNTO 0);
          A      : IN   STD_LOGIC_VECTOR(3  DOWNTO 0);
          B      : IN   STD_LOGIC_VECTOR(3  DOWNTO 0);
          Q1     : OUT  STD_LOGIC_VECTOR(3  DOWNTO 0);
          Q2     : OUT  STD_LOGIC_VECTOR(3  DOWNTO 0)
         );

END ENTITY AritmeticUnit;

ARCHITECTURE AritmeticUnitArch OF AritmeticUnit IS


BEGIN



END AritmeticUnitArch;