Analysis & Synthesis Status : Successful - Fri Oct 14 12:00:49 2016
Quartus Prime Version : 16.0.0 Build 211 04/27/2016 SJ Lite Edition
Revision Name : fpga_ìntro
Top-level Entity Name : DE0_Nano_SoC_top_level
Family : Cyclone V
Logic utilization (in ALMs) : N/A until Partition Merge
Total registers : N/A until Partition Merge
Total pins : N/A until Partition Merge
Total virtual pins : N/A until Partition Merge
Total block memory bits : N/A until Partition Merge
Total DSP Blocks : N/A until Partition Merge
Total HSSI RX PCSs : N/A until Partition Merge
Total HSSI PMA RX Deserializers : N/A until Partition Merge
Total HSSI TX PCSs : N/A until Partition Merge
Total HSSI PMA TX Serializers : N/A until Partition Merge
Total PLLs : N/A until Partition Merge
Total DLLs : N/A until Partition Merge
