[2021-09-09 09:59:26,942]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-09 09:59:26,942]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:59:27,234]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; ".

Peak memory: 14348288 bytes

[2021-09-09 09:59:27,235]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:59:27,367]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 35008512 bytes

[2021-09-09 09:59:27,368]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-09 09:59:27,369]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:59:27,394]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :37
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :37
score:100
	Report mapping result:
		klut_size()     :74
		klut.num_gates():37
		max delay       :6
		max area        :37
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :31
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 7544832 bytes

[2021-09-09 09:59:27,394]mapper_test.py:220:[INFO]: area: 37 level: 6
[2021-09-09 11:57:12,750]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-09 11:57:12,750]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:57:13,104]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; ".

Peak memory: 14262272 bytes

[2021-09-09 11:57:13,105]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:57:13,239]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34668544 bytes

[2021-09-09 11:57:13,240]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-09 11:57:13,241]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:57:15,118]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :37
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :78
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():78
		max delay       :4
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :50
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 15634432 bytes

[2021-09-09 11:57:15,118]mapper_test.py:220:[INFO]: area: 78 level: 4
[2021-09-09 13:27:16,252]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-09 13:27:16,252]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:27:16,548]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; ".

Peak memory: 14200832 bytes

[2021-09-09 13:27:16,549]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:27:16,719]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34492416 bytes

[2021-09-09 13:27:16,720]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-09 13:27:16,721]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:27:18,534]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :37
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :78
score:100
	Report mapping result:
		klut_size()     :115
		klut.num_gates():78
		max delay       :4
		max area        :78
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :50
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 15560704 bytes

[2021-09-09 13:27:18,535]mapper_test.py:220:[INFO]: area: 78 level: 4
[2021-09-09 15:05:26,509]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-09 15:05:26,509]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:05:26,509]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:05:26,644]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34443264 bytes

[2021-09-09 15:05:26,645]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-09 15:05:26,645]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:05:28,662]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 15630336 bytes

[2021-09-09 15:05:28,663]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-09 15:34:30,566]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-09 15:34:30,566]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:34:30,566]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:34:30,734]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34537472 bytes

[2021-09-09 15:34:30,735]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-09 15:34:30,736]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:34:32,722]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 15630336 bytes

[2021-09-09 15:34:32,723]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-09 16:12:34,032]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-09 16:12:34,033]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:12:34,033]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:12:34,166]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34492416 bytes

[2021-09-09 16:12:34,167]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-09 16:12:34,167]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:12:36,149]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 15646720 bytes

[2021-09-09 16:12:36,149]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-09 16:47:17,671]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-09 16:47:17,672]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:47:17,672]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:47:17,848]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34848768 bytes

[2021-09-09 16:47:17,849]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-09 16:47:17,850]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:47:19,761]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 15589376 bytes

[2021-09-09 16:47:19,762]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-09 17:23:37,820]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-09 17:23:37,820]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:23:37,821]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:23:37,955]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34738176 bytes

[2021-09-09 17:23:37,956]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-09 17:23:37,956]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:23:39,935]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 15462400 bytes

[2021-09-09 17:23:39,936]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-13 23:28:54,803]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-13 23:28:54,803]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:28:54,803]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:28:54,926]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34467840 bytes

[2021-09-13 23:28:54,928]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-13 23:28:54,928]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:28:56,645]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 14159872 bytes

[2021-09-13 23:28:56,646]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-13 23:42:09,696]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-13 23:42:09,696]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:09,697]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:09,869]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34484224 bytes

[2021-09-13 23:42:09,870]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-13 23:42:09,871]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:09,904]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 7225344 bytes

[2021-09-13 23:42:09,905]mapper_test.py:220:[INFO]: area: 48 level: 6
[2021-09-14 08:58:40,106]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-14 08:58:40,106]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:58:40,106]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:58:40,231]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34762752 bytes

[2021-09-14 08:58:40,232]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-14 08:58:40,232]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:58:41,956]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 15581184 bytes

[2021-09-14 08:58:41,957]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-14 09:21:08,224]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-14 09:21:08,225]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:08,225]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:08,352]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34443264 bytes

[2021-09-14 09:21:08,353]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-14 09:21:08,354]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:08,393]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 7409664 bytes

[2021-09-14 09:21:08,394]mapper_test.py:220:[INFO]: area: 48 level: 6
[2021-09-15 15:32:18,288]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-15 15:32:18,288]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:32:18,288]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:32:18,401]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34435072 bytes

[2021-09-15 15:32:18,402]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-15 15:32:18,402]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:32:20,046]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 14299136 bytes

[2021-09-15 15:32:20,046]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-15 15:54:32,255]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-15 15:54:32,255]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:32,256]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:32,376]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34201600 bytes

[2021-09-15 15:54:32,377]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-15 15:54:32,378]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:32,408]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 6746112 bytes

[2021-09-15 15:54:32,408]mapper_test.py:220:[INFO]: area: 48 level: 6
[2021-09-18 14:02:50,597]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-18 14:02:50,598]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:02:50,598]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:02:50,708]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34172928 bytes

[2021-09-18 14:02:50,710]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-18 14:02:50,710]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:02:52,361]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 12288000 bytes

[2021-09-18 14:02:52,361]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-18 16:27:24,063]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-18 16:27:24,063]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:27:24,064]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:27:24,176]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34156544 bytes

[2021-09-18 16:27:24,177]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-18 16:27:24,177]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:27:25,884]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 11911168 bytes

[2021-09-18 16:27:25,885]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-22 08:58:18,266]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-22 08:58:18,267]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:18,267]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:18,379]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34463744 bytes

[2021-09-22 08:58:18,380]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-22 08:58:18,381]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:19,205]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	Report mapping result:
		klut_size()     :102
		klut.num_gates():65
		max delay       :4
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :22
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 11603968 bytes

[2021-09-22 08:58:19,206]mapper_test.py:220:[INFO]: area: 65 level: 4
[2021-09-22 11:26:05,605]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-22 11:26:05,605]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:26:05,605]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:26:05,715]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34463744 bytes

[2021-09-22 11:26:05,716]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-22 11:26:05,716]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:26:07,373]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 12083200 bytes

[2021-09-22 11:26:07,374]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-23 16:45:01,314]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-23 16:45:01,314]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:45:01,314]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:45:01,425]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34238464 bytes

[2021-09-23 16:45:01,427]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-23 16:45:01,427]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:45:03,026]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
balancing!
	current map manager:
		current min nodes:148
		current min depth:9
rewriting!
	current map manager:
		current min nodes:148
		current min depth:9
balancing!
	current map manager:
		current min nodes:148
		current min depth:7
rewriting!
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 12066816 bytes

[2021-09-23 16:45:03,026]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-23 17:08:07,171]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-23 17:08:07,171]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:08:07,172]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:08:07,286]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34279424 bytes

[2021-09-23 17:08:07,287]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-23 17:08:07,288]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:08:08,930]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
balancing!
	current map manager:
		current min nodes:148
		current min depth:9
rewriting!
	current map manager:
		current min nodes:148
		current min depth:9
balancing!
	current map manager:
		current min nodes:148
		current min depth:7
rewriting!
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 12189696 bytes

[2021-09-23 17:08:08,931]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-23 18:09:38,556]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-23 18:09:38,556]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:09:38,556]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:09:38,674]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34500608 bytes

[2021-09-23 18:09:38,676]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-23 18:09:38,676]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:09:40,256]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
balancing!
	current map manager:
		current min nodes:148
		current min depth:9
rewriting!
	current map manager:
		current min nodes:148
		current min depth:9
balancing!
	current map manager:
		current min nodes:148
		current min depth:7
rewriting!
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 12009472 bytes

[2021-09-23 18:09:40,257]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-27 16:36:47,909]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-27 16:36:47,912]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:36:47,912]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:36:48,070]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34398208 bytes

[2021-09-27 16:36:48,071]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-27 16:36:48,071]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:36:49,756]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
balancing!
	current map manager:
		current min nodes:148
		current min depth:9
rewriting!
	current map manager:
		current min nodes:148
		current min depth:9
balancing!
	current map manager:
		current min nodes:148
		current min depth:7
rewriting!
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 12394496 bytes

[2021-09-27 16:36:49,757]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-27 17:43:31,594]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-27 17:43:31,594]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:43:31,594]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:43:31,708]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34488320 bytes

[2021-09-27 17:43:31,710]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-27 17:43:31,710]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:43:33,327]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
balancing!
	current map manager:
		current min nodes:148
		current min depth:9
rewriting!
	current map manager:
		current min nodes:148
		current min depth:9
balancing!
	current map manager:
		current min nodes:148
		current min depth:7
rewriting!
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 12369920 bytes

[2021-09-27 17:43:33,328]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-28 02:09:47,305]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-28 02:09:47,305]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:09:47,305]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:09:47,416]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34533376 bytes

[2021-09-28 02:09:47,417]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-28 02:09:47,418]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:09:49,036]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 12201984 bytes

[2021-09-28 02:09:49,037]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-28 16:49:14,833]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-28 16:49:14,834]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:49:14,834]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:49:15,000]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34467840 bytes

[2021-09-28 16:49:15,001]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-28 16:49:15,001]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:49:16,627]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 12087296 bytes

[2021-09-28 16:49:16,627]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-28 17:28:16,542]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-09-28 17:28:16,542]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:28:16,542]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:28:16,661]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34545664 bytes

[2021-09-28 17:28:16,662]mapper_test.py:156:[INFO]: area: 37 level: 6
[2021-09-28 17:28:16,662]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:28:18,279]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 12656640 bytes

[2021-09-28 17:28:18,280]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-10-09 10:42:05,234]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-09 10:42:05,235]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:05,235]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:05,343]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34365440 bytes

[2021-10-09 10:42:05,344]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-09 10:42:05,344]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:05,385]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 7270400 bytes

[2021-10-09 10:42:05,386]mapper_test.py:224:[INFO]: area: 87 level: 4
[2021-10-09 11:24:38,990]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-09 11:24:38,991]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:24:38,991]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:39,100]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34693120 bytes

[2021-10-09 11:24:39,102]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-09 11:24:39,102]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:24:39,143]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 7266304 bytes

[2021-10-09 11:24:39,144]mapper_test.py:224:[INFO]: area: 87 level: 4
[2021-10-09 16:32:25,170]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-09 16:32:25,170]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:25,171]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:25,284]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34361344 bytes

[2021-10-09 16:32:25,286]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-09 16:32:25,286]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:26,093]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 11214848 bytes

[2021-10-09 16:32:26,093]mapper_test.py:224:[INFO]: area: 48 level: 6
[2021-10-09 16:49:32,824]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-09 16:49:32,824]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:32,824]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:32,936]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34607104 bytes

[2021-10-09 16:49:32,937]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-09 16:49:32,937]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:33,760]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 11366400 bytes

[2021-10-09 16:49:33,761]mapper_test.py:224:[INFO]: area: 48 level: 6
[2021-10-12 10:59:30,726]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-12 10:59:30,727]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:59:30,727]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:59:30,847]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34291712 bytes

[2021-10-12 10:59:30,848]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-12 10:59:30,849]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:59:32,608]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 11673600 bytes

[2021-10-12 10:59:32,609]mapper_test.py:224:[INFO]: area: 87 level: 4
[2021-10-12 11:18:52,211]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-12 11:18:52,211]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:52,212]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:52,329]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34164736 bytes

[2021-10-12 11:18:52,330]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-12 11:18:52,331]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:52,377]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 6918144 bytes

[2021-10-12 11:18:52,378]mapper_test.py:224:[INFO]: area: 87 level: 4
[2021-10-12 13:34:58,899]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-12 13:34:58,900]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:34:58,900]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:34:59,022]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34353152 bytes

[2021-10-12 13:34:59,023]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-12 13:34:59,023]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:35:00,740]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 11669504 bytes

[2021-10-12 13:35:00,741]mapper_test.py:224:[INFO]: area: 87 level: 4
[2021-10-12 15:05:38,870]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-12 15:05:38,871]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:05:38,871]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:05:39,031]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34529280 bytes

[2021-10-12 15:05:39,033]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-12 15:05:39,033]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:05:40,706]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 11489280 bytes

[2021-10-12 15:05:40,706]mapper_test.py:224:[INFO]: area: 87 level: 4
[2021-10-12 18:50:34,097]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-12 18:50:34,098]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:50:34,098]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:50:34,216]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34541568 bytes

[2021-10-12 18:50:34,218]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-12 18:50:34,218]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:50:35,893]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 11722752 bytes

[2021-10-12 18:50:35,894]mapper_test.py:224:[INFO]: area: 87 level: 4
[2021-10-18 11:44:06,354]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-18 11:44:06,355]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:44:06,355]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:44:06,482]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34680832 bytes

[2021-10-18 11:44:06,484]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-18 11:44:06,484]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:44:08,167]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 11853824 bytes

[2021-10-18 11:44:08,168]mapper_test.py:224:[INFO]: area: 87 level: 4
[2021-10-18 12:04:07,174]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-18 12:04:07,174]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:07,174]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:07,294]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34263040 bytes

[2021-10-18 12:04:07,295]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-18 12:04:07,295]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:07,328]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 6053888 bytes

[2021-10-18 12:04:07,329]mapper_test.py:224:[INFO]: area: 48 level: 6
[2021-10-19 14:12:04,169]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-19 14:12:04,170]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:04,170]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:04,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34185216 bytes

[2021-10-19 14:12:04,288]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-19 14:12:04,288]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:04,309]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 6098944 bytes

[2021-10-19 14:12:04,309]mapper_test.py:224:[INFO]: area: 48 level: 6
[2021-10-22 13:33:56,224]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-22 13:33:56,225]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:56,225]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:56,336]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34394112 bytes

[2021-10-22 13:33:56,338]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-22 13:33:56,338]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:56,394]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 8982528 bytes

[2021-10-22 13:33:56,395]mapper_test.py:224:[INFO]: area: 48 level: 6
[2021-10-22 13:54:48,970]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-22 13:54:48,970]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:54:48,971]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:49,085]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34340864 bytes

[2021-10-22 13:54:49,086]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-22 13:54:49,086]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:54:49,149]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 8814592 bytes

[2021-10-22 13:54:49,149]mapper_test.py:224:[INFO]: area: 48 level: 6
[2021-10-22 14:02:24,966]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-22 14:02:24,967]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:24,967]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:25,084]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34230272 bytes

[2021-10-22 14:02:25,085]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-22 14:02:25,085]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:25,106]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 5869568 bytes

[2021-10-22 14:02:25,106]mapper_test.py:224:[INFO]: area: 48 level: 6
[2021-10-22 14:05:45,876]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-22 14:05:45,876]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:45,876]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:45,997]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34209792 bytes

[2021-10-22 14:05:45,998]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-22 14:05:45,999]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:46,024]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 6176768 bytes

[2021-10-22 14:05:46,025]mapper_test.py:224:[INFO]: area: 48 level: 6
[2021-10-23 13:33:36,449]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-23 13:33:36,449]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:33:36,450]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:33:36,563]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34361344 bytes

[2021-10-23 13:33:36,565]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-23 13:33:36,565]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:33:38,216]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :81
score:100
	Report mapping result:
		klut_size()     :118
		klut.num_gates():81
		max delay       :5
		max area        :81
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :34
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 11849728 bytes

[2021-10-23 13:33:38,217]mapper_test.py:224:[INFO]: area: 81 level: 5
[2021-10-24 17:45:13,876]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-24 17:45:13,877]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:45:13,877]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:45:13,993]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34693120 bytes

[2021-10-24 17:45:13,994]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-24 17:45:13,995]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:45:15,711]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :81
score:100
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 11894784 bytes

[2021-10-24 17:45:15,712]mapper_test.py:224:[INFO]: area: 48 level: 6
[2021-10-24 18:05:40,164]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-24 18:05:40,165]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:05:40,165]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:05:40,281]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34373632 bytes

[2021-10-24 18:05:40,282]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-24 18:05:40,283]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:05:41,937]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:9
	current map manager:
		current min nodes:148
		current min depth:7
	current map manager:
		current min nodes:148
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :48
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 11907072 bytes

[2021-10-24 18:05:41,938]mapper_test.py:224:[INFO]: area: 87 level: 4
[2021-10-26 10:25:37,526]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-26 10:25:37,526]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:37,526]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:37,645]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34254848 bytes

[2021-10-26 10:25:37,647]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-26 10:25:37,647]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:37,678]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	current map manager:
		current min nodes:148
		current min depth:19
	Report mapping result:
		klut_size()     :84
		klut.num_gates():47
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 5914624 bytes

[2021-10-26 10:25:37,679]mapper_test.py:224:[INFO]: area: 47 level: 6
[2021-10-26 11:03:28,552]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-26 11:03:28,552]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:03:28,553]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:03:28,712]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34418688 bytes

[2021-10-26 11:03:28,714]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-26 11:03:28,714]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:03:30,393]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	Report mapping result:
		klut_size()     :113
		klut.num_gates():76
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :34
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 11460608 bytes

[2021-10-26 11:03:30,394]mapper_test.py:224:[INFO]: area: 76 level: 4
[2021-10-26 11:24:15,482]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-26 11:24:15,482]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:24:15,483]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:24:15,597]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34516992 bytes

[2021-10-26 11:24:15,599]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-26 11:24:15,599]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:24:17,307]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	Report mapping result:
		klut_size()     :105
		klut.num_gates():68
		max delay       :5
		max area        :81
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :35
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 11472896 bytes

[2021-10-26 11:24:17,307]mapper_test.py:224:[INFO]: area: 68 level: 5
[2021-10-26 12:22:21,558]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-26 12:22:21,559]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:22:21,559]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:22:21,675]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34504704 bytes

[2021-10-26 12:22:21,676]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-26 12:22:21,676]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:22:23,384]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 11698176 bytes

[2021-10-26 12:22:23,384]mapper_test.py:224:[INFO]: area: 87 level: 4
[2021-10-26 14:13:07,231]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-26 14:13:07,232]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:07,232]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:07,353]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34447360 bytes

[2021-10-26 14:13:07,355]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-26 14:13:07,355]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:07,384]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	Report mapping result:
		klut_size()     :84
		klut.num_gates():47
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 5955584 bytes

[2021-10-26 14:13:07,385]mapper_test.py:224:[INFO]: area: 47 level: 6
[2021-10-29 16:10:12,320]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-10-29 16:10:12,322]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:12,322]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:12,445]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34385920 bytes

[2021-10-29 16:10:12,447]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-10-29 16:10:12,447]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:12,476]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	Report mapping result:
		klut_size()     :111
		klut.num_gates():74
		max delay       :7
		max area        :74
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
Peak memory: 5824512 bytes

[2021-10-29 16:10:12,477]mapper_test.py:224:[INFO]: area: 74 level: 7
[2021-11-03 09:51:58,578]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-03 09:51:58,578]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:58,579]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:58,696]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34328576 bytes

[2021-11-03 09:51:58,698]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-03 09:51:58,698]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:58,724]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	Report mapping result:
		klut_size()     :111
		klut.num_gates():74
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :26
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig_output.v
	Peak memory: 5967872 bytes

[2021-11-03 09:51:58,724]mapper_test.py:226:[INFO]: area: 74 level: 6
[2021-11-03 10:04:08,623]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-03 10:04:08,623]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:08,623]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:08,737]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34426880 bytes

[2021-11-03 10:04:08,738]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-03 10:04:08,738]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:08,762]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	Report mapping result:
		klut_size()     :123
		klut.num_gates():86
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :31
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig_output.v
	Peak memory: 6029312 bytes

[2021-11-03 10:04:08,762]mapper_test.py:226:[INFO]: area: 86 level: 6
[2021-11-03 13:44:08,259]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-03 13:44:08,259]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:08,259]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:08,376]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34291712 bytes

[2021-11-03 13:44:08,377]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-03 13:44:08,377]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:08,403]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	Report mapping result:
		klut_size()     :123
		klut.num_gates():86
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :31
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig_output.v
	Peak memory: 6168576 bytes

[2021-11-03 13:44:08,403]mapper_test.py:226:[INFO]: area: 86 level: 6
[2021-11-03 13:50:23,785]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-03 13:50:23,786]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:23,786]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:23,902]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34529280 bytes

[2021-11-03 13:50:23,903]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-03 13:50:23,903]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:23,944]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	Report mapping result:
		klut_size()     :123
		klut.num_gates():86
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :31
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig_output.v
	Peak memory: 6184960 bytes

[2021-11-03 13:50:23,944]mapper_test.py:226:[INFO]: area: 86 level: 6
[2021-11-04 15:57:19,583]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-04 15:57:19,584]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:19,584]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:19,701]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34271232 bytes

[2021-11-04 15:57:19,702]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-04 15:57:19,702]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:19,729]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :20
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig_output.v
	Peak memory: 6004736 bytes

[2021-11-04 15:57:19,730]mapper_test.py:226:[INFO]: area: 48 level: 6
[2021-11-16 12:28:16,980]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-16 12:28:16,980]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:16,981]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:17,099]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34267136 bytes

[2021-11-16 12:28:17,100]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-16 12:28:17,100]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:17,123]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
Mapping time: 0.001902 secs
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
	Peak memory: 5869568 bytes

[2021-11-16 12:28:17,124]mapper_test.py:228:[INFO]: area: 48 level: 6
[2021-11-16 14:17:14,004]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-16 14:17:14,004]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:14,005]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:14,131]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34091008 bytes

[2021-11-16 14:17:14,133]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-16 14:17:14,133]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:14,154]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
Mapping time: 0.002142 secs
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
	Peak memory: 5849088 bytes

[2021-11-16 14:17:14,154]mapper_test.py:228:[INFO]: area: 48 level: 6
[2021-11-16 14:23:34,679]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-16 14:23:34,679]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:34,679]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:34,853]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34287616 bytes

[2021-11-16 14:23:34,854]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-16 14:23:34,854]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:34,884]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
Mapping time: 0.001807 secs
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
	Peak memory: 5853184 bytes

[2021-11-16 14:23:34,884]mapper_test.py:228:[INFO]: area: 48 level: 6
[2021-11-17 16:36:13,860]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-17 16:36:13,862]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:13,862]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:13,986]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34279424 bytes

[2021-11-17 16:36:13,987]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-17 16:36:13,987]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:14,021]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
Mapping time: 0.002642 secs
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
	Peak memory: 5812224 bytes

[2021-11-17 16:36:14,022]mapper_test.py:228:[INFO]: area: 48 level: 6
[2021-11-18 10:18:48,465]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-18 10:18:48,465]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:48,465]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:48,588]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34439168 bytes

[2021-11-18 10:18:48,589]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-18 10:18:48,590]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:48,615]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
Mapping time: 0.004907 secs
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
	Peak memory: 6430720 bytes

[2021-11-18 10:18:48,615]mapper_test.py:228:[INFO]: area: 48 level: 6
[2021-11-23 16:11:38,983]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-23 16:11:38,984]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:38,984]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:39,103]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34504704 bytes

[2021-11-23 16:11:39,105]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-23 16:11:39,105]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:39,129]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
Mapping time: 0.004586 secs
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
	Peak memory: 6299648 bytes

[2021-11-23 16:11:39,130]mapper_test.py:228:[INFO]: area: 48 level: 6
[2021-11-23 16:42:37,338]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-23 16:42:37,339]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:37,339]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:37,460]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34312192 bytes

[2021-11-23 16:42:37,461]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-23 16:42:37,461]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:37,496]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
Mapping time: 0.005809 secs
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
	Peak memory: 6352896 bytes

[2021-11-23 16:42:37,496]mapper_test.py:228:[INFO]: area: 48 level: 6
[2021-11-24 11:38:55,707]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-24 11:38:55,707]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:55,707]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:55,876]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34451456 bytes

[2021-11-24 11:38:55,877]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-24 11:38:55,877]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:55,903]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
Mapping time: 0.000119 secs
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
	Peak memory: 5877760 bytes

[2021-11-24 11:38:55,904]mapper_test.py:228:[INFO]: area: 48 level: 6
[2021-11-24 12:02:09,931]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-24 12:02:09,931]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:09,931]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:10,045]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34566144 bytes

[2021-11-24 12:02:10,046]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-24 12:02:10,047]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:10,078]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
Mapping time: 0.00016 secs
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
	Peak memory: 5926912 bytes

[2021-11-24 12:02:10,078]mapper_test.py:228:[INFO]: area: 48 level: 6
[2021-11-24 12:05:53,398]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-24 12:05:53,398]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:53,398]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:53,517]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34267136 bytes

[2021-11-24 12:05:53,518]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-24 12:05:53,518]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:53,547]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
Mapping time: 0.001691 secs
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
	Peak memory: 5824512 bytes

[2021-11-24 12:05:53,548]mapper_test.py:228:[INFO]: area: 48 level: 6
[2021-11-24 12:11:31,906]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-24 12:11:31,907]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:31,907]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:32,022]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34324480 bytes

[2021-11-24 12:11:32,024]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-24 12:11:32,024]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:32,043]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00061 secs
	Report mapping result:
		klut_size()     :74
		klut.num_gates():37
		max delay       :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :31
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
	Peak memory: 5992448 bytes

[2021-11-24 12:11:32,044]mapper_test.py:228:[INFO]: area: 37 level: 6
[2021-11-24 12:57:52,034]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-24 12:57:52,035]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:52,035]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:52,203]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34574336 bytes

[2021-11-24 12:57:52,204]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-24 12:57:52,205]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:52,232]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
Mapping time: 0.00169 secs
	Report mapping result:
		klut_size()     :85
		klut.num_gates():48
		max delay       :6
		max area        :48
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :20
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
	Peak memory: 5820416 bytes

[2021-11-24 12:57:52,232]mapper_test.py:228:[INFO]: area: 48 level: 6
[2021-11-24 13:10:32,759]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-24 13:10:32,760]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:10:32,760]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:10:32,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34402304 bytes

[2021-11-24 13:10:32,925]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-24 13:10:32,926]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:10:34,612]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
Mapping time: 0.001655 secs
Mapping time: 0.002927 secs
	Report mapping result:
		klut_size()     :117
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
	Peak memory: 11321344 bytes

[2021-11-24 13:10:34,612]mapper_test.py:228:[INFO]: area: 80 level: 4
[2021-11-24 13:33:31,707]mapper_test.py:79:[INFO]: run case "count_comb"
[2021-11-24 13:33:31,708]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:33:31,708]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:33:31,824]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     112.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.00 MB.
P:  Del =    6.00.  Ar =      48.0.  Edge =      158.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      140.  Cut =      479.  T =     0.00 sec
P:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
E:  Del =    6.00.  Ar =      39.0.  Edge =      136.  Cut =      479.  T =     0.00 sec
F:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      373.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      368.  T =     0.00 sec
A:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
E:  Del =    6.00.  Ar =      37.0.  Edge =      132.  Cut =      367.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5     13.51 %
Or           =        0      0.00 %
Other        =       32     86.49 %
TOTAL        =       37    100.00 %
Level =    2.  COs =    3.    18.8 %
Level =    3.  COs =    3.    37.5 %
Level =    4.  COs =    3.    56.2 %
Level =    5.  COs =    3.    75.0 %
Level =    6.  COs =    4.   100.0 %
Peak memory: 34512896 bytes

[2021-11-24 13:33:31,825]mapper_test.py:160:[INFO]: area: 37 level: 6
[2021-11-24 13:33:31,825]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:33:33,502]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.opt.aig
Mapping time: 9.9e-05 secs
Mapping time: 0.000166 secs
	Report mapping result:
		klut_size()     :124
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/count_comb/count_comb.ifpga.v
	Peak memory: 11182080 bytes

[2021-11-24 13:33:33,502]mapper_test.py:228:[INFO]: area: 87 level: 4
