
#####  START OF RAM REPORT  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL INSTANCE                                                                                                                                    PRIMIITIVE TYPE     USER ATTRIBUTE     MAPPED INSTANCE                                                                                                                                   DEPTH X WIDTH     LOW-POWER MODE     ECC     A_DOUT PIPE_REG (EN/ARST/SRST)     B_DOUT PIPE_REG (EN/ARST/SRST)     WRITE MODE (A/B)     
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram[7:0]            RAM                 DEFAULT            MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_ram_0_0           2K X 9            0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
NO               MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_1[7:0]          RAM                 DEFAULT            MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_1_ram_1_0_0       2K X 9            0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
NO               MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_2[7:0]          RAM                 DEFAULT            MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_2_ram_2_0_0       2K X 9            0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
NO               MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_3[7:0]          RAM                 DEFAULT            MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_3_ram_3_0_0       2K X 9            0                  0       0 (0/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
NO               MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram[31:0]     RAM                 DEFAULT            MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram_ram_0_0     2K X 9            0                  0       1 (1/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                        MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram_ram_0_1     2K X 9            0                  0       1 (1/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                        MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram_ram_0_2     2K X 9            0                  0       1 (1/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
                                                                                                                                                                                                        MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram_ram_0_3     2K X 9            0                  0       1 (1/0/0)                          0 (0/0/0)                          (NO CHANGE/NO CHANGE)
==================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL INSTANCE                                                                                                                            PRIMITIVE TYPE     USER ATTRIBUTE     MAPPED INSTANCE                                                                                                                           DEPTH X WIDTH     LOW-POWER MODE     ECC     A_ADDR REG (EN/ARST/SRST)     B_ADDR REG (EN/ARST/SRST)     A_DATA PIPE REG (EN/ARST/SRST)     B_DATA PIPE REG (EN/ARST/SRST)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core._T_1151_1[31:0]                                                                          RAM                DEFAULT            MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core._T_1151_1__T_1151_1_0_0                                                                    64 X 18           0                  0       0 (0/0/0)                     0 (0/0/0)                     0 (0/0/0)                          0 (0/0/0)                     
                                                                                                                                                                                               MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.core._T_1151_1__T_1151_1_0_1                                                                    64 X 18           0                  0       0 (0/0/0)                     0 (0/0/0)                     0 (0/0/0)                          0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.ram[20:0]                RAM                DEFAULT            MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.ram_ram_0_0                128 X 9           0                  0       1 (1/0/0)                     1 (1/0/0)                     0 (0/0/0)                          0 (0/0/0)                     
                                                                                                                                                                                               MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.ram_ram_0_1                128 X 9           0                  0       1 (1/0/0)                     1 (1/0/0)                     0 (0/0/0)                          0 (0/0/0)                     
                                                                                                                                                                                               MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.ram_ram_0_2                128 X 9           0                  0       1 (1/0/0)                     1 (1/0/0)                     0 (0/0/0)                          0 (0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   
NO               MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.ram[19:0]     RAM                DEFAULT            MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.ram_ram_0_0     128 X 9           0                  0       1 (1/0/0)                     1 (1/0/0)                     0 (0/0/0)                          0 (0/0/0)                     
                                                                                                                                                                                               MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.ram_ram_0_1     128 X 9           0                  0       1 (1/0/0)                     1 (1/0/0)                     0 (0/0/0)                          0 (0/0/0)                     
                                                                                                                                                                                               MiV_Core32_0.MiV_Core32_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.ram_ram_0_2     128 X 9           0                  0       1 (1/0/0)                     1 (1/0/0)                     0 (0/0/0)                          0 (0/0/0)                     
===================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT  #####

