<root><simulation><result_generated_time />2023-11-08 03:25:05<layer><layer_spec />{'B': 1, 'K': 273, 'C': 512, 'OY': 19, 'OX': 19, 'IY': 19, 'IX': 19, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />50459136<total_data_size_element />{'W': 139776, 'I': 184832, 'O': 98553}<total_data_reuse />{'W': 361, 'I': 273.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1024, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 32)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 32)], [('OY', 32)]], [], []]<O />[[], [[('OX', 32)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 19, 'OX': 19, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 13)], [('C', 32), ('K', 3), ('C', 16), ('K', 7)], []]<I />[[('K', 13), ('C', 32), ('K', 3)], [('C', 16), ('K', 7)], []]<O />[[('K', 13), ('C', 32), ('K', 3), ('C', 16)], [('K', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [361.0, 1, 1, 1], 'I': [1.0, 39.0, 7.0, 1.0], 'O': [1.0, 512, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [104, 1118208, 1118208], 'I': [256, 1478656, 1478656], 'O': [312, 788424, 788424], 'O_partial': [312, 0, 0], 'O_final': [0, 788424, 788424]}<actual_mem_utilization_individual />{'W': [0.2, 0.03, 0.0], 'I': [0.5, 0.12, 0.0], 'O': [0.61, 0.07, 0.0]}<actual_mem_utilization_shared />{'W': [0.2, 0.22, 0.0], 'I': [0.5, 0.22, 0.0], 'O': [0.61, 0.22, 0.0]}<effective_mem_size_bit />{'W': [8, 34944, 1118208], 'I': [256, 1478656, 1478656], 'O': [312, 112632, 788424], 'O_partial': [312, 0, 0], 'O_final': [0, 112632, 788424]}<total_unit_count />{'W': [1024, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1024.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[139776, 139776], [139776, 139776], [139776, 0]]<I />[[3881472, 1293824], [3670016, 184832], [184832, 0]]<O />[[(50360583, 50459136), (98553, 0)], [(0, 279552), (98553, 0)], [(0, 98553), (0, 0)]]<O_partial />[[(50360583, 50459136), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (98553, 0)], [(0, 279552), (98553, 0)], [(0, 98553), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[17472, 17472], [2184, 2184], [546, 0]]<I />[[485184, 161728], [57344, 2888], [722, 0]]<O />[[(6295073, 6307392), (12319, 0)], [(0, 4368), (1540, 0)], [(0, 385), (0, 0)]]<O_partial />[([6295073, 6307392], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [12319, 0]), ([0, 4368], [1540, 0]), ([0, 385], [0, 0])]</mem_access_count_word><mac_count><active />50459136<idle />92671488</mac_count></basic_info><energy><total_energy />114951406.5<mem_energy_breakdown><W />[12.2, 432.8, 727.2]<I />[222.0, 6305.4, 961.6]<O />[4418.8, 567.9, 512.7]</mem_energy_breakdown><MAC_energy><active_MAC />110303671.3<idle_MAC />4633574.4<total />114937245.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3282<utilization_without_data_loading />0.3525<utilization_spatial />0.3525<utilization_temporal_with_data_loading />0.9309<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />150154<latency_cycle_without_data_loading />139776<ideal_computing_cycle />139776<data_loading><load_cycle_total />10378<load_cycle_individual />{'W': [2, 2184, 0], 'I': [512, 8192, 0]}<load_cycle_combined />{'W': 2184, 'I': 8192}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-139775], [-118261, -139763], [-139776, -139776]], 'I': [[-139775], [-138084, -81696], [-139776, -139776]], 'O': [[-139776], [-8701, -4368], [-135408, -138684]]}<mem_stall_cycle_shared />{'W': [[-139775], [-118261, 0], [0, 0]], 'I': [[-139775], [-138084, 0], [0, 0]], 'O': [[-139776], [-8701, -4368], [-135408, -138684]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [104, 1118208, 1118208], 'I': [256, 1478656, 1478656], 'O': [312, 788424, 788424], 'O_partial': [312, 0, 0], 'O_final': [0, 788424, 788424]}<data_size_each_level_total />{'W': [104, 1118208, 1118208], 'I': [262144, 1478656, 1478656], 'O': [319488, 788424, 788424]}<loop_cycles_each_level />{'W': [13, 139776, 139776], 'I': [1248, 139776, 139776], 'O': [19968, 139776, 139776]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [3, 7, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.2], [210.1, 30.0], [30.0, 30.0]], 'O': [[8.0, 0.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.6], [630.2, 210.1], [210.1, 30.0]], 'O': [[8.0, 0.2], [256.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.2], [210.1, 30.0], [30.0, 0]], 'O': [[8.0, 0.2], [256.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [234.1, 294.0], [38.0, 16.0]], 'I': [[8.0, 0.2], [234.1, 294.0], [38.0, 16.0]], 'O': [[8.0, 0.2], [234.1, 294.0], [38.0, 16.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 139776], [13, 13, 10752], [139776, 139776, 1]], 'I': [[1, 1, 139776], [1248, 1248, 112], [139776, 139776, 1]], 'O': [[1, 1, 139776], [1248, 19968, 7], [139776, 139776, 1]]}<trans_time_real />{'W': [[0, 1, 139776], [[2, 13, 10752], [0, 13, 10752]], [[2184, 139776, 1], [546, 139776, 1]]], 'I': [[0, 1, 139776], [[4, 1248, 112], [512, 1248, 112]], [[8192, 139776, 1], [2048, 139776, 1]]], 'O': [[0, 1, 139776], [[5, 19968, 7], [624, 19968, 7]], [[4368, 139776, 1], [1092, 139776, 1]]]}<single_stall_cycle />{'W': [[-1], [-11, -13], [-137592, -139230]], 'I': [[-1], [-1244, -736], [-131584, -137728]], 'O': [[-1], [-1243, -624], [-135408, -138684]]}<single_stall_count />{'W': [139775, 10751, 0], 'I': [139775, 111, 0], 'O': [139776, 7, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [4368, 0]}, 1: {'W': [21502, 0], 'I': [56832, 0], 'O': [4368, 4368]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-139776, -139776], [-135408, -139776]], 1: [[-61442, -139776], [-135408, -135408]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />124.3<mem_area />121.7<mem_area_percentage />97.9 %</area></results><elapsed_time_second />0</simulation></root>