// Seed: 2793333969
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    output wand  id_0,
    input  logic id_1,
    input  wire  id_2,
    output uwire id_3,
    input  uwire id_4
);
  if (id_4) begin : LABEL_0
    supply0 id_6 = 1;
  end
  logic id_7, id_8, id_9, id_10, id_11, id_12;
  assign id_11 = id_1;
  task id_13;
    id_11 <= 1;
  endtask
  module_0 modCall_1 ();
  wire id_14;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_4;
  assign id_4 = id_2;
  assign id_4 = (id_2) + 1 + id_1;
endmodule
