// Seed: 1373435006
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input wor id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri1 id_5,
    output wire id_6,
    output tri0 id_7,
    input tri0 id_8
);
  wand id_10 = -1;
  assign id_3 = !-1'b0;
  supply0 id_11, id_12;
  assign id_11 = id_8;
  wire id_13, id_14, id_15, id_16;
endmodule
macromodule module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    output supply0 id_4,
    input tri id_5,
    input tri0 id_6 id_11,
    output tri0 id_7,
    output uwire id_8,
    input wor id_9
);
  wor id_12 = -1 == id_11 - 1 < id_5, id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_3,
      id_2,
      id_9,
      id_7,
      id_11,
      id_11
  );
  assign modCall_1.type_19 = 0;
endmodule
