Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 25 21:45:08 2019
| Host         : DESKTOP-T9R1A6T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nekonull_control_sets_placed.rpt
| Design       : nekonull
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+-------------------------------+------------------+----------------+
|          Clock Signal         | Enable Signal |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------------+---------------+-------------------------------+------------------+----------------+
|  gen_buzz1/clk_1khz1/buzz_clk |               | seg_output1/curr_num[0]       |                1 |              1 |
|  gen_buzz1/clk_1khz1/buzz_clk |               | seg_output1/seg_en[7]_i_1_n_0 |                1 |              1 |
|  gen_buzz1/clk_1khz1/buzz_clk |               | seg_output1/curr_num[2]       |                1 |              2 |
|  gen_buzz1/clk_1khz1/buzz_clk |               | seg_output1/curr_num[1]       |                3 |              4 |
|  sys_clk_IBUF_BUFG[0]         |               |                               |                3 |              4 |
|  clk_1hz1/CLK                 |               |                               |                1 |              5 |
|  gen_buzz1/clk_1khz1/buzz_clk |               |                               |                6 |             10 |
|  sys_clk_IBUF_BUFG[0]         |               | gen_buzz1/clk_1khz1/out       |                5 |             18 |
|  sys_clk_IBUF_BUFG[0]         |               | clk_1hz1/clk_out              |                7 |             28 |
+-------------------------------+---------------+-------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 4      |                     2 |
| 5      |                     1 |
| 10     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


