<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file p3050fg_impl1.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Nov 08 16:05:43 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o P3050FG_impl1.twr -gui -msgset C:/Firmware/P3050FG/promote.xml P3050FG_impl1.ncd P3050FG_impl1.prf 
Design file:     p3050fg_impl1.ncd
Preference file: p3050fg_impl1.prf
Device,speed:    LCMXO2-7000HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "FCK" 80.000000 MHz (0 errors)</A></LI>            3732 items scored, 0 timing errors detected.
Report:  117.786MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)
                   3.300 V (Bank 4, defined by PAR)
                   3.300 V (Bank 5, defined by PAR)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "FCK" 80.000000 MHz ;
            3732 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 4.010ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_2.count_1621__i15  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_2.count_1621__i30  (to FCK_c +)
                   FF                        Clock_Divider_2.count_1621__i29

   Delay:               8.242ns  (33.0% logic, 67.0% route), 7 logic levels.

 Constraint Details:

      8.242ns physical path delay SLICE_26 to SLICE_15 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 12.252ns) by 4.010ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16A.CLK to     R15C16A.Q0 SLICE_26 (from FCK_c)
ROUTE         2     1.187     R15C16A.Q0 to     R16C17D.B1 Clock_Divider_2.count_15
CTOF_DEL    ---     0.452     R16C17D.B1 to     R16C17D.F1 SLICE_288
ROUTE         1     1.898     R16C17D.F1 to     R14C20A.A0 Clock_Divider_2.count_30_N_463_15
C0TOFCO_DE  ---     0.905     R14C20A.A0 to    R14C20A.FCO SLICE_34
ROUTE         1     0.000    R14C20A.FCO to    R14C20B.FCI n6699
FCITOFCO_D  ---     0.146    R14C20B.FCI to    R14C20B.FCO SLICE_22
ROUTE         1     0.000    R14C20B.FCO to    R14C20C.FCI n6700
FCITOFCO_D  ---     0.146    R14C20C.FCI to    R14C20C.FCO SLICE_5
ROUTE         1     0.000    R14C20C.FCO to    R14C20D.FCI n6701
FCITOFCO_D  ---     0.146    R14C20D.FCI to    R14C20D.FCO SLICE_42
ROUTE         1     0.000    R14C20D.FCO to    R14C21A.FCI n6702
FCITOF0_DE  ---     0.517    R14C21A.FCI to     R14C21A.F0 SLICE_25
ROUTE        17     2.436     R14C21A.F0 to    R15C17D.LSR Clock_Divider_2.count_30__N_462 (to FCK_c)
                  --------
                    8.242   (33.0% logic, 67.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C16A.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C17D.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.010ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_2.count_1621__i15  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_2.count_1621__i28  (to FCK_c +)
                   FF                        Clock_Divider_2.count_1621__i27

   Delay:               8.242ns  (33.0% logic, 67.0% route), 7 logic levels.

 Constraint Details:

      8.242ns physical path delay SLICE_26 to SLICE_16 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 12.252ns) by 4.010ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16A.CLK to     R15C16A.Q0 SLICE_26 (from FCK_c)
ROUTE         2     1.187     R15C16A.Q0 to     R16C17D.B1 Clock_Divider_2.count_15
CTOF_DEL    ---     0.452     R16C17D.B1 to     R16C17D.F1 SLICE_288
ROUTE         1     1.898     R16C17D.F1 to     R14C20A.A0 Clock_Divider_2.count_30_N_463_15
C0TOFCO_DE  ---     0.905     R14C20A.A0 to    R14C20A.FCO SLICE_34
ROUTE         1     0.000    R14C20A.FCO to    R14C20B.FCI n6699
FCITOFCO_D  ---     0.146    R14C20B.FCI to    R14C20B.FCO SLICE_22
ROUTE         1     0.000    R14C20B.FCO to    R14C20C.FCI n6700
FCITOFCO_D  ---     0.146    R14C20C.FCI to    R14C20C.FCO SLICE_5
ROUTE         1     0.000    R14C20C.FCO to    R14C20D.FCI n6701
FCITOFCO_D  ---     0.146    R14C20D.FCI to    R14C20D.FCO SLICE_42
ROUTE         1     0.000    R14C20D.FCO to    R14C21A.FCI n6702
FCITOF0_DE  ---     0.517    R14C21A.FCI to     R14C21A.F0 SLICE_25
ROUTE        17     2.436     R14C21A.F0 to    R15C17C.LSR Clock_Divider_2.count_30__N_462 (to FCK_c)
                  --------
                    8.242   (33.0% logic, 67.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C16A.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C17C.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.010ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_2.count_1621__i15  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_2.count_1621__i26  (to FCK_c +)
                   FF                        Clock_Divider_2.count_1621__i25

   Delay:               8.242ns  (33.0% logic, 67.0% route), 7 logic levels.

 Constraint Details:

      8.242ns physical path delay SLICE_26 to SLICE_17 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 12.252ns) by 4.010ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16A.CLK to     R15C16A.Q0 SLICE_26 (from FCK_c)
ROUTE         2     1.187     R15C16A.Q0 to     R16C17D.B1 Clock_Divider_2.count_15
CTOF_DEL    ---     0.452     R16C17D.B1 to     R16C17D.F1 SLICE_288
ROUTE         1     1.898     R16C17D.F1 to     R14C20A.A0 Clock_Divider_2.count_30_N_463_15
C0TOFCO_DE  ---     0.905     R14C20A.A0 to    R14C20A.FCO SLICE_34
ROUTE         1     0.000    R14C20A.FCO to    R14C20B.FCI n6699
FCITOFCO_D  ---     0.146    R14C20B.FCI to    R14C20B.FCO SLICE_22
ROUTE         1     0.000    R14C20B.FCO to    R14C20C.FCI n6700
FCITOFCO_D  ---     0.146    R14C20C.FCI to    R14C20C.FCO SLICE_5
ROUTE         1     0.000    R14C20C.FCO to    R14C20D.FCI n6701
FCITOFCO_D  ---     0.146    R14C20D.FCI to    R14C20D.FCO SLICE_42
ROUTE         1     0.000    R14C20D.FCO to    R14C21A.FCI n6702
FCITOF0_DE  ---     0.517    R14C21A.FCI to     R14C21A.F0 SLICE_25
ROUTE        17     2.436     R14C21A.F0 to    R15C17B.LSR Clock_Divider_2.count_30__N_462 (to FCK_c)
                  --------
                    8.242   (33.0% logic, 67.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C16A.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C17B.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.010ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_2.count_1621__i15  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_2.count_1621__i24  (to FCK_c +)
                   FF                        Clock_Divider_2.count_1621__i23

   Delay:               8.242ns  (33.0% logic, 67.0% route), 7 logic levels.

 Constraint Details:

      8.242ns physical path delay SLICE_26 to SLICE_18 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 12.252ns) by 4.010ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16A.CLK to     R15C16A.Q0 SLICE_26 (from FCK_c)
ROUTE         2     1.187     R15C16A.Q0 to     R16C17D.B1 Clock_Divider_2.count_15
CTOF_DEL    ---     0.452     R16C17D.B1 to     R16C17D.F1 SLICE_288
ROUTE         1     1.898     R16C17D.F1 to     R14C20A.A0 Clock_Divider_2.count_30_N_463_15
C0TOFCO_DE  ---     0.905     R14C20A.A0 to    R14C20A.FCO SLICE_34
ROUTE         1     0.000    R14C20A.FCO to    R14C20B.FCI n6699
FCITOFCO_D  ---     0.146    R14C20B.FCI to    R14C20B.FCO SLICE_22
ROUTE         1     0.000    R14C20B.FCO to    R14C20C.FCI n6700
FCITOFCO_D  ---     0.146    R14C20C.FCI to    R14C20C.FCO SLICE_5
ROUTE         1     0.000    R14C20C.FCO to    R14C20D.FCI n6701
FCITOFCO_D  ---     0.146    R14C20D.FCI to    R14C20D.FCO SLICE_42
ROUTE         1     0.000    R14C20D.FCO to    R14C21A.FCI n6702
FCITOF0_DE  ---     0.517    R14C21A.FCI to     R14C21A.F0 SLICE_25
ROUTE        17     2.436     R14C21A.F0 to    R15C17A.LSR Clock_Divider_2.count_30__N_462 (to FCK_c)
                  --------
                    8.242   (33.0% logic, 67.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C16A.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C17A.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.010ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_2.count_1621__i15  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_2.count_1621__i22  (to FCK_c +)
                   FF                        Clock_Divider_2.count_1621__i21

   Delay:               8.242ns  (33.0% logic, 67.0% route), 7 logic levels.

 Constraint Details:

      8.242ns physical path delay SLICE_26 to SLICE_19 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 12.252ns) by 4.010ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16A.CLK to     R15C16A.Q0 SLICE_26 (from FCK_c)
ROUTE         2     1.187     R15C16A.Q0 to     R16C17D.B1 Clock_Divider_2.count_15
CTOF_DEL    ---     0.452     R16C17D.B1 to     R16C17D.F1 SLICE_288
ROUTE         1     1.898     R16C17D.F1 to     R14C20A.A0 Clock_Divider_2.count_30_N_463_15
C0TOFCO_DE  ---     0.905     R14C20A.A0 to    R14C20A.FCO SLICE_34
ROUTE         1     0.000    R14C20A.FCO to    R14C20B.FCI n6699
FCITOFCO_D  ---     0.146    R14C20B.FCI to    R14C20B.FCO SLICE_22
ROUTE         1     0.000    R14C20B.FCO to    R14C20C.FCI n6700
FCITOFCO_D  ---     0.146    R14C20C.FCI to    R14C20C.FCO SLICE_5
ROUTE         1     0.000    R14C20C.FCO to    R14C20D.FCI n6701
FCITOFCO_D  ---     0.146    R14C20D.FCI to    R14C20D.FCO SLICE_42
ROUTE         1     0.000    R14C20D.FCO to    R14C21A.FCI n6702
FCITOF0_DE  ---     0.517    R14C21A.FCI to     R14C21A.F0 SLICE_25
ROUTE        17     2.436     R14C21A.F0 to    R15C16D.LSR Clock_Divider_2.count_30__N_462 (to FCK_c)
                  --------
                    8.242   (33.0% logic, 67.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C16A.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C16D.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.010ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_2.count_1621__i15  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_2.count_1621__i20  (to FCK_c +)
                   FF                        Clock_Divider_2.count_1621__i19

   Delay:               8.242ns  (33.0% logic, 67.0% route), 7 logic levels.

 Constraint Details:

      8.242ns physical path delay SLICE_26 to SLICE_20 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 12.252ns) by 4.010ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16A.CLK to     R15C16A.Q0 SLICE_26 (from FCK_c)
ROUTE         2     1.187     R15C16A.Q0 to     R16C17D.B1 Clock_Divider_2.count_15
CTOF_DEL    ---     0.452     R16C17D.B1 to     R16C17D.F1 SLICE_288
ROUTE         1     1.898     R16C17D.F1 to     R14C20A.A0 Clock_Divider_2.count_30_N_463_15
C0TOFCO_DE  ---     0.905     R14C20A.A0 to    R14C20A.FCO SLICE_34
ROUTE         1     0.000    R14C20A.FCO to    R14C20B.FCI n6699
FCITOFCO_D  ---     0.146    R14C20B.FCI to    R14C20B.FCO SLICE_22
ROUTE         1     0.000    R14C20B.FCO to    R14C20C.FCI n6700
FCITOFCO_D  ---     0.146    R14C20C.FCI to    R14C20C.FCO SLICE_5
ROUTE         1     0.000    R14C20C.FCO to    R14C20D.FCI n6701
FCITOFCO_D  ---     0.146    R14C20D.FCI to    R14C20D.FCO SLICE_42
ROUTE         1     0.000    R14C20D.FCO to    R14C21A.FCI n6702
FCITOF0_DE  ---     0.517    R14C21A.FCI to     R14C21A.F0 SLICE_25
ROUTE        17     2.436     R14C21A.F0 to    R15C16C.LSR Clock_Divider_2.count_30__N_462 (to FCK_c)
                  --------
                    8.242   (33.0% logic, 67.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C16A.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C16C.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.010ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_2.count_1621__i15  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_2.count_1621__i18  (to FCK_c +)
                   FF                        Clock_Divider_2.count_1621__i17

   Delay:               8.242ns  (33.0% logic, 67.0% route), 7 logic levels.

 Constraint Details:

      8.242ns physical path delay SLICE_26 to SLICE_21 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 12.252ns) by 4.010ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16A.CLK to     R15C16A.Q0 SLICE_26 (from FCK_c)
ROUTE         2     1.187     R15C16A.Q0 to     R16C17D.B1 Clock_Divider_2.count_15
CTOF_DEL    ---     0.452     R16C17D.B1 to     R16C17D.F1 SLICE_288
ROUTE         1     1.898     R16C17D.F1 to     R14C20A.A0 Clock_Divider_2.count_30_N_463_15
C0TOFCO_DE  ---     0.905     R14C20A.A0 to    R14C20A.FCO SLICE_34
ROUTE         1     0.000    R14C20A.FCO to    R14C20B.FCI n6699
FCITOFCO_D  ---     0.146    R14C20B.FCI to    R14C20B.FCO SLICE_22
ROUTE         1     0.000    R14C20B.FCO to    R14C20C.FCI n6700
FCITOFCO_D  ---     0.146    R14C20C.FCI to    R14C20C.FCO SLICE_5
ROUTE         1     0.000    R14C20C.FCO to    R14C20D.FCI n6701
FCITOFCO_D  ---     0.146    R14C20D.FCI to    R14C20D.FCO SLICE_42
ROUTE         1     0.000    R14C20D.FCO to    R14C21A.FCI n6702
FCITOF0_DE  ---     0.517    R14C21A.FCI to     R14C21A.F0 SLICE_25
ROUTE        17     2.436     R14C21A.F0 to    R15C16B.LSR Clock_Divider_2.count_30__N_462 (to FCK_c)
                  --------
                    8.242   (33.0% logic, 67.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C16A.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C16B.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.010ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_2.count_1621__i15  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_2.count_1621__i16  (to FCK_c +)
                   FF                        Clock_Divider_2.count_1621__i15

   Delay:               8.242ns  (33.0% logic, 67.0% route), 7 logic levels.

 Constraint Details:

      8.242ns physical path delay SLICE_26 to SLICE_26 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 12.252ns) by 4.010ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16A.CLK to     R15C16A.Q0 SLICE_26 (from FCK_c)
ROUTE         2     1.187     R15C16A.Q0 to     R16C17D.B1 Clock_Divider_2.count_15
CTOF_DEL    ---     0.452     R16C17D.B1 to     R16C17D.F1 SLICE_288
ROUTE         1     1.898     R16C17D.F1 to     R14C20A.A0 Clock_Divider_2.count_30_N_463_15
C0TOFCO_DE  ---     0.905     R14C20A.A0 to    R14C20A.FCO SLICE_34
ROUTE         1     0.000    R14C20A.FCO to    R14C20B.FCI n6699
FCITOFCO_D  ---     0.146    R14C20B.FCI to    R14C20B.FCO SLICE_22
ROUTE         1     0.000    R14C20B.FCO to    R14C20C.FCI n6700
FCITOFCO_D  ---     0.146    R14C20C.FCI to    R14C20C.FCO SLICE_5
ROUTE         1     0.000    R14C20C.FCO to    R14C20D.FCI n6701
FCITOFCO_D  ---     0.146    R14C20D.FCI to    R14C20D.FCO SLICE_42
ROUTE         1     0.000    R14C20D.FCO to    R14C21A.FCI n6702
FCITOF0_DE  ---     0.517    R14C21A.FCI to     R14C21A.F0 SLICE_25
ROUTE        17     2.436     R14C21A.F0 to    R15C16A.LSR Clock_Divider_2.count_30__N_462 (to FCK_c)
                  --------
                    8.242   (33.0% logic, 67.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C16A.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C16A.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.010ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_2.count_1621__i15  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_2.count_1621__i14  (to FCK_c +)
                   FF                        Clock_Divider_2.count_1621__i13

   Delay:               8.242ns  (33.0% logic, 67.0% route), 7 logic levels.

 Constraint Details:

      8.242ns physical path delay SLICE_26 to SLICE_28 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 12.252ns) by 4.010ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16A.CLK to     R15C16A.Q0 SLICE_26 (from FCK_c)
ROUTE         2     1.187     R15C16A.Q0 to     R16C17D.B1 Clock_Divider_2.count_15
CTOF_DEL    ---     0.452     R16C17D.B1 to     R16C17D.F1 SLICE_288
ROUTE         1     1.898     R16C17D.F1 to     R14C20A.A0 Clock_Divider_2.count_30_N_463_15
C0TOFCO_DE  ---     0.905     R14C20A.A0 to    R14C20A.FCO SLICE_34
ROUTE         1     0.000    R14C20A.FCO to    R14C20B.FCI n6699
FCITOFCO_D  ---     0.146    R14C20B.FCI to    R14C20B.FCO SLICE_22
ROUTE         1     0.000    R14C20B.FCO to    R14C20C.FCI n6700
FCITOFCO_D  ---     0.146    R14C20C.FCI to    R14C20C.FCO SLICE_5
ROUTE         1     0.000    R14C20C.FCO to    R14C20D.FCI n6701
FCITOFCO_D  ---     0.146    R14C20D.FCI to    R14C20D.FCO SLICE_42
ROUTE         1     0.000    R14C20D.FCO to    R14C21A.FCI n6702
FCITOF0_DE  ---     0.517    R14C21A.FCI to     R14C21A.F0 SLICE_25
ROUTE        17     2.436     R14C21A.F0 to    R15C15D.LSR Clock_Divider_2.count_30__N_462 (to FCK_c)
                  --------
                    8.242   (33.0% logic, 67.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C16A.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C15D.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.010ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_2.count_1621__i15  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_2.count_1621__i12  (to FCK_c +)
                   FF                        Clock_Divider_2.count_1621__i11

   Delay:               8.242ns  (33.0% logic, 67.0% route), 7 logic levels.

 Constraint Details:

      8.242ns physical path delay SLICE_26 to SLICE_29 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 12.252ns) by 4.010ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16A.CLK to     R15C16A.Q0 SLICE_26 (from FCK_c)
ROUTE         2     1.187     R15C16A.Q0 to     R16C17D.B1 Clock_Divider_2.count_15
CTOF_DEL    ---     0.452     R16C17D.B1 to     R16C17D.F1 SLICE_288
ROUTE         1     1.898     R16C17D.F1 to     R14C20A.A0 Clock_Divider_2.count_30_N_463_15
C0TOFCO_DE  ---     0.905     R14C20A.A0 to    R14C20A.FCO SLICE_34
ROUTE         1     0.000    R14C20A.FCO to    R14C20B.FCI n6699
FCITOFCO_D  ---     0.146    R14C20B.FCI to    R14C20B.FCO SLICE_22
ROUTE         1     0.000    R14C20B.FCO to    R14C20C.FCI n6700
FCITOFCO_D  ---     0.146    R14C20C.FCI to    R14C20C.FCO SLICE_5
ROUTE         1     0.000    R14C20C.FCO to    R14C20D.FCI n6701
FCITOFCO_D  ---     0.146    R14C20D.FCI to    R14C20D.FCO SLICE_42
ROUTE         1     0.000    R14C20D.FCO to    R14C21A.FCI n6702
FCITOF0_DE  ---     0.517    R14C21A.FCI to     R14C21A.F0 SLICE_25
ROUTE        17     2.436     R14C21A.F0 to    R15C15C.LSR Clock_Divider_2.count_30__N_462 (to FCK_c)
                  --------
                    8.242   (33.0% logic, 67.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C16A.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     4.536       39.PADDI to    R15C15C.CLK FCK_c
                  --------
                    4.536   (0.0% logic, 100.0% route), 0 logic levels.

Report:  117.786MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "FCK" 80.000000 MHz ;    |   80.000 MHz|  117.786 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: FCK_c   Source: FCK.PAD   Loads: 159
   Covered under: FREQUENCY PORT "FCK" 80.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3732 paths, 1 nets, and 1320 connections (67.14% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Nov 08 16:05:43 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o P3050FG_impl1.twr -gui -msgset C:/Firmware/P3050FG/promote.xml P3050FG_impl1.ncd P3050FG_impl1.prf 
Design file:     p3050fg_impl1.ncd
Preference file: p3050fg_impl1.prf
Device,speed:    LCMXO2-7000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "FCK" 80.000000 MHz (0 errors)</A></LI>            3732 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)
                   3.300 V (Bank 4, defined by PAR)
                   3.300 V (Bank 5, defined by PAR)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "FCK" 80.000000 MHz ;
            3732 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM_read.count_1623__i7  (from FCK_c -)
   Destination:    FF         Data in        RAM_read.count_1623__i7  (to FCK_c -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C19A.CLK to     R12C19A.Q0 SLICE_10 (from FCK_c)
ROUTE         2     0.132     R12C19A.Q0 to     R12C19A.A0 RAM_read.count_7
CTOF_DEL    ---     0.101     R12C19A.A0 to     R12C19A.F0 SLICE_10
ROUTE         1     0.000     R12C19A.F0 to    R12C19A.DI0 n48 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C19A.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C19A.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM_read.count_1623__i8  (from FCK_c -)
   Destination:    FF         Data in        RAM_read.count_1623__i8  (to FCK_c -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C19A.CLK to     R12C19A.Q1 SLICE_10 (from FCK_c)
ROUTE         2     0.132     R12C19A.Q1 to     R12C19A.A1 RAM_read.count_8
CTOF_DEL    ---     0.101     R12C19A.A1 to     R12C19A.F1 SLICE_10
ROUTE         1     0.000     R12C19A.F1 to    R12C19A.DI1 n47 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C19A.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C19A.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM_read.count_1623__i5  (from FCK_c -)
   Destination:    FF         Data in        RAM_read.count_1623__i5  (to FCK_c -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C18D.CLK to     R12C18D.Q0 SLICE_11 (from FCK_c)
ROUTE         2     0.132     R12C18D.Q0 to     R12C18D.A0 RAM_read.count_5
CTOF_DEL    ---     0.101     R12C18D.A0 to     R12C18D.F0 SLICE_11
ROUTE         1     0.000     R12C18D.F0 to    R12C18D.DI0 n50 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C18D.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C18D.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM_read.count_1623__i6  (from FCK_c -)
   Destination:    FF         Data in        RAM_read.count_1623__i6  (to FCK_c -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C18D.CLK to     R12C18D.Q1 SLICE_11 (from FCK_c)
ROUTE         2     0.132     R12C18D.Q1 to     R12C18D.A1 RAM_read.count_6
CTOF_DEL    ---     0.101     R12C18D.A1 to     R12C18D.F1 SLICE_11
ROUTE         1     0.000     R12C18D.F1 to    R12C18D.DI1 n49 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C18D.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C18D.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM_read.count_1623__i3  (from FCK_c -)
   Destination:    FF         Data in        RAM_read.count_1623__i3  (to FCK_c -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C18C.CLK to     R12C18C.Q0 SLICE_12 (from FCK_c)
ROUTE         2     0.132     R12C18C.Q0 to     R12C18C.A0 RAM_read.count_3
CTOF_DEL    ---     0.101     R12C18C.A0 to     R12C18C.F0 SLICE_12
ROUTE         1     0.000     R12C18C.F0 to    R12C18C.DI0 n52 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C18C.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C18C.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM_read.count_1623__i4  (from FCK_c -)
   Destination:    FF         Data in        RAM_read.count_1623__i4  (to FCK_c -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C18C.CLK to     R12C18C.Q1 SLICE_12 (from FCK_c)
ROUTE         2     0.132     R12C18C.Q1 to     R12C18C.A1 RAM_read.count_4
CTOF_DEL    ---     0.101     R12C18C.A1 to     R12C18C.F1 SLICE_12
ROUTE         1     0.000     R12C18C.F1 to    R12C18C.DI1 n51 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C18C.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C18C.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM_read.count_1623__i1  (from FCK_c -)
   Destination:    FF         Data in        RAM_read.count_1623__i1  (to FCK_c -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C18B.CLK to     R12C18B.Q0 SLICE_13 (from FCK_c)
ROUTE         2     0.132     R12C18B.Q0 to     R12C18B.A0 RAM_read.count_1
CTOF_DEL    ---     0.101     R12C18B.A0 to     R12C18B.F0 SLICE_13
ROUTE         1     0.000     R12C18B.F0 to    R12C18B.DI0 n54 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C18B.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C18B.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM_read.count_1623__i2  (from FCK_c -)
   Destination:    FF         Data in        RAM_read.count_1623__i2  (to FCK_c -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C18B.CLK to     R12C18B.Q1 SLICE_13 (from FCK_c)
ROUTE         2     0.132     R12C18B.Q1 to     R12C18B.A1 RAM_read.count_2
CTOF_DEL    ---     0.101     R12C18B.A1 to     R12C18B.F1 SLICE_13
ROUTE         1     0.000     R12C18B.F1 to    R12C18B.DI1 n53 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C18B.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C18B.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAM_read.count_1623__i0  (from FCK_c -)
   Destination:    FF         Data in        RAM_read.count_1623__i0  (to FCK_c -)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C18A.CLK to     R12C18A.Q1 SLICE_14 (from FCK_c)
ROUTE         2     0.132     R12C18A.Q1 to     R12C18A.A1 RAM_read.count_0
CTOF_DEL    ---     0.101     R12C18A.A1 to     R12C18A.F1 SLICE_14
ROUTE         1     0.000     R12C18A.F1 to    R12C18A.DI1 n55 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C18A.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R12C18A.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Clock_Divider_2.count_1621__i30  (from FCK_c +)
   Destination:    FF         Data in        Clock_Divider_2.count_1621__i30  (to FCK_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_15 to SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17D.CLK to     R15C17D.Q1 SLICE_15 (from FCK_c)
ROUTE         2     0.132     R15C17D.Q1 to     R15C17D.A1 Clock_Divider_2.count_30
CTOF_DEL    ---     0.101     R15C17D.A1 to     R15C17D.F1 SLICE_15
ROUTE         1     0.000     R15C17D.F1 to    R15C17D.DI1 n130 (to FCK_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FCK to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R15C17D.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FCK to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       159     1.733       39.PADDI to    R15C17D.CLK FCK_c
                  --------
                    1.733   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "FCK" 80.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: FCK_c   Source: FCK.PAD   Loads: 159
   Covered under: FREQUENCY PORT "FCK" 80.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3732 paths, 1 nets, and 1320 connections (67.14% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
