# Nền tảng lý thuyết

## Logic Synthesis (tổ hợp)
- Structural hashing (strash)
- Dead code elimination (DCE)
- Common subexpression elimination (CSE)
- Constant propagation
- Logic balancing

## Mô phỏng và phân tích
- Vector arithmetic/bitwise simulation
- Logic simulation (AND/OR/XOR/NOT, NAND/NOR/XNOR)
- Timing analysis (AT/RAT/Slack, critical paths)

## VLSI CAD
- BDD, SAT
- Placement (random/force/SA)
- Routing (maze/Lee/rip-up)
- Technology mapping (area/delay/balanced)

## Tài liệu tham khảo
- ABC/YosysHQ
- VLSI CAD Part I/II (sách/ghi chú)
