<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DBGVCR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DBGVCR, Debug Vector Catch Register</h1><p>The DBGVCR characteristics are:</p><h2>Purpose</h2>
          <p>Controls Vector Catch debug events.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>RW</td><td>RW</td><td>RW</td><td>RW</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1</th><th>EL2 (NS)</th></tr><tr><td>-</td><td>RW</td><td>RW</td></tr></table><h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-hdcr.html">HDCR</a>.TDA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.</p>
        <h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register DBGVCR
                is architecturally mapped to
              AArch64 System register <a href="AArch64-dbgvcr32_el2.html">DBGVCR32_EL2</a>.
          </p>
          <p>This register is required in all implementations.</p>
        <p>This register is in the Warm reset domain.
                  On a Warm or Cold reset
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>DBGVCR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The DBGVCR bit assignments are:</p><h3>When EL3 implemented and using AArch32:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch32_NSF">NSF</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch32_NSI">NSI</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch32_NSD">NSD</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch32_NSP">NSP</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch32_NSS">NSS</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch32_NSU">NSU</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch32_MF">MF</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch32_MI">MI</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch32_MD">MD</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch32_MP">MP</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch32_MS">MS</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch32_SF">SF</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch32_SI">SI</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch32_SD">SD</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch32_SP">SP</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch32_SS">SS</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch32_SU">SU</a></td><td class="lr">0</td></tr></tbody></table><h4 id="EL3implementedandusingAArch32_NSF">NSF, bit [31]
              </h4>
              <p>FIQ vector catch enable in Non-secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x1C</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch32_NSI">NSI, bit [30]
              </h4>
              <p>IRQ vector catch enable in Non-secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x18</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch32_0">
                Bit [29]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="EL3implementedandusingAArch32_NSD">NSD, bit [28]
              </h4>
              <p>Data Abort vector catch enable in Non-secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x10</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch32_NSP">NSP, bit [27]
              </h4>
              <p>Prefetch Abort vector catch enable in Non-secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x0C</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch32_NSS">NSS, bit [26]
              </h4>
              <p>Supervisor Call (SVC) vector catch enable in Non-secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x08</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch32_NSU">NSU, bit [25]
              </h4>
              <p>Undefined Instruction vector catch enable in Non-secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x04</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch32_0">
                Bits [24:16]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="EL3implementedandusingAArch32_MF">MF, bit [15]
              </h4>
              <p>FIQ vector catch enable in Monitor mode.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x1C</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch32_MI">MI, bit [14]
              </h4>
              <p>IRQ vector catch enable in Monitor mode.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x18</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch32_0">
                Bit [13]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="EL3implementedandusingAArch32_MD">MD, bit [12]
              </h4>
              <p>Data Abort vector catch enable in Monitor mode.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x10</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch32_MP">MP, bit [11]
              </h4>
              <p>Prefetch Abort vector catch enable in Monitor mode.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x0C</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch32_MS">MS, bit [10]
              </h4>
              <p>Secure Monitor Call (SMC) vector catch enable in Monitor mode.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x08</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch32_0">
                Bits [9:8]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="EL3implementedandusingAArch32_SF">SF, bit [7]
              </h4>
              <p>FIQ vector catch enable in Secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x1C</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch32_SI">SI, bit [6]
              </h4>
              <p>IRQ vector catch enable in Secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x18</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch32_0">
                Bit [5]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="EL3implementedandusingAArch32_SD">SD, bit [4]
              </h4>
              <p>Data Abort vector catch enable in Secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x10</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch32_SP">SP, bit [3]
              </h4>
              <p>Prefetch Abort vector catch enable in Secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x0C</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch32_SS">SS, bit [2]
              </h4>
              <p>Supervisor Call (SVC) vector catch enable in Secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x08</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch32_SU">SU, bit [1]
              </h4>
              <p>Undefined Instruction vector catch enable in Secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x04</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch32_0">
                Bit [0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h3>When EL3 implemented and using AArch64:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch64_NSF">NSF</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch64_NSI">NSI</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch64_NSD">NSD</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch64_NSP">NSP</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch64_NSS">NSS</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch64_NSU">NSU</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch64_SF">SF</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch64_SI">SI</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch64_SD">SD</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch64_SP">SP</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch64_SS">SS</a></td><td class="lr" colspan="1"><a href="#EL3implementedandusingAArch64_SU">SU</a></td><td class="lr">0</td></tr></tbody></table><h4 id="EL3implementedandusingAArch64_NSF">NSF, bit [31]
              </h4>
              <p>FIQ vector catch enable in Non-secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x1C</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch64_NSI">NSI, bit [30]
              </h4>
              <p>IRQ vector catch enable in Non-secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x18</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch64_0">
                Bit [29]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="EL3implementedandusingAArch64_NSD">NSD, bit [28]
              </h4>
              <p>Data Abort vector catch enable in Non-secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x10</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch64_NSP">NSP, bit [27]
              </h4>
              <p>Prefetch Abort vector catch enable in Non-secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x0C</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch64_NSS">NSS, bit [26]
              </h4>
              <p>Supervisor Call (SVC) vector catch enable in Non-secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x08</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch64_NSU">NSU, bit [25]
              </h4>
              <p>Undefined Instruction vector catch enable in Non-secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x04</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch64_0">
                Bits [24:8]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="EL3implementedandusingAArch64_SF">SF, bit [7]
              </h4>
              <p>FIQ vector catch enable in Secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x1C</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch64_SI">SI, bit [6]
              </h4>
              <p>IRQ vector catch enable in Secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x18</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch64_0">
                Bit [5]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="EL3implementedandusingAArch64_SD">SD, bit [4]
              </h4>
              <p>Data Abort vector catch enable in Secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x10</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch64_SP">SP, bit [3]
              </h4>
              <p>Prefetch Abort vector catch enable in Secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x0C</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch64_SS">SS, bit [2]
              </h4>
              <p>Supervisor Call (SVC) vector catch enable in Secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x08</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch64_SU">SU, bit [1]
              </h4>
              <p>Undefined Instruction vector catch enable in Secure state.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x04</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3implementedandusingAArch64_0">
                Bit [0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h3>When EL3 not implemented:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#EL3notimplemented_F">F</a></td><td class="lr" colspan="1"><a href="#EL3notimplemented_I">I</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#EL3notimplemented_D">D</a></td><td class="lr" colspan="1"><a href="#EL3notimplemented_P">P</a></td><td class="lr" colspan="1"><a href="#EL3notimplemented_S">S</a></td><td class="lr" colspan="1"><a href="#EL3notimplemented_U">U</a></td><td class="lr">0</td></tr></tbody></table><h4 id="EL3notimplemented_0">
                Bits [31:8]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="EL3notimplemented_F">F, bit [7]
              </h4>
              <p>FIQ vector catch enable.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x1C</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3notimplemented_I">I, bit [6]
              </h4>
              <p>IRQ vector catch enable.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x18</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3notimplemented_0">
                Bit [5]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="EL3notimplemented_D">D, bit [4]
              </h4>
              <p>Data Abort vector catch enable.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x10</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3notimplemented_P">P, bit [3]
              </h4>
              <p>Prefetch Abort vector catch enable.</p>
            
              <p>The exception vector offset <span class="hexnumber">0x0C</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3notimplemented_S">S, bit [2]
              </h4>
              <p>Supervisor Call (SVC) vector catch enable.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x08</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3notimplemented_U">U, bit [1]
              </h4>
              <p>Undefined Instruction vector catch enable.</p>
            
              <p>The exception vector offset is <span class="hexnumber">0x04</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EL3notimplemented_0">
                Bit [0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h2>Accessing the DBGVCR</h2><p>To access the DBGVCR:</p><p class="asm-code">MRC p14,0,&lt;Rt&gt;,c0,c7,0 ; Read DBGVCR into Rt</p><p class="asm-code">MCR p14,0,&lt;Rt&gt;,c0,c7,0 ; Write Rt to DBGVCR</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1110</td><td>000</td><td>0000</td><td>0111</td><td>000</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
