0.7
2020.2
Oct 14 2022
05:07:14
/home/ece385user/Documents/ece385/lab4/lab3.sim/sim_1/behav/xsim/glbl.v,1770917309,verilog,,,,glbl,,uvm,,,,,,
/home/ece385user/Documents/ece385/lab4/lab3.srcs/sim_1/imports/sim_sources/testbench.sv,1771105962,systemVerilog,,,,testbench,,uvm,,,,,,
/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/load_reg.sv,1771105994,systemVerilog,,/home/ece385user/Documents/ece385/lab4/lab3.srcs/sim_1/imports/sim_sources/testbench.sv,,load_reg,,uvm,,,,,,
/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/adder_toplevel.sv,1770693586,systemVerilog,/home/ece385user/Documents/lab3/lab3.srcs/sim_1/imports/sim_sources/testbench.sv;/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/hex_driver.sv;/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/load_reg.sv;/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/lookahead_adder.sv;/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/negedge_detector.sv;/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/sync_debounce.sv,/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/hex_driver.sv,,$unit_adder_toplevel_sv_3299764814;adder_toplevel,,uvm,,,,,,
/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/hex_driver.sv,1770590782,systemVerilog,,/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/load_reg.sv,,hex_driver,,uvm,,,,,,
/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/lookahead_adder.sv,1770694796,systemVerilog,,/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/negedge_detector.sv,,CLA_ADDER4;full_adder_rpa;lookahead_adder,,uvm,,,,,,
/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/negedge_detector.sv,1770590782,systemVerilog,,/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/sync_debounce.sv,,negedge_detector,,uvm,,,,,,
/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/ripple_adder.sv,1770639290,systemVerilog,,/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/select_adder.sv,,ADDER4;full_adder;ripple_adder,,uvm,,,,,,
/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/select_adder.sv,1770690513,systemVerilog,,/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/sync_debounce.sv,,sel_adder_section;select_adder,,uvm,,,,,,
/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/sync_debounce.sv,1770590782,systemVerilog,,/home/ece385user/Documents/lab3/lab3.srcs/sim_1/imports/sim_sources/testbench.sv,,sync_debounce,,uvm,,,,,,
/home/ece385user/Documents/lab3/lab3.srcs/sources_1/new/2-1mux.sv,1770685449,systemVerilog,/home/ece385user/Documents/lab3/lab3.srcs/sim_1/imports/sim_sources/testbench.sv;/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/adder_toplevel.sv;/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/hex_driver.sv;/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/load_reg.sv;/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/negedge_detector.sv;/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/ripple_adder.sv;/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/select_adder.sv;/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/sync_debounce.sv,/home/ece385user/Documents/lab3/lab3.srcs/sources_1/imports/design_source/adder_toplevel.sv,,$unit_2_1mux_sv_2357440691;mux_8_4,,uvm,,,,,,
