--
-- VHDL Architecture ece411.CLKgen.untitled
--
-- Created:
--          by - hyunyi1.ews (gelib-057-37.ews.illinois.edu)
--          at - 13:32:52 03/12/13
--
-- using Mentor Graphics HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;
ENTITY CLKgen IS
END ENTITY CLKgen;

--
ARCHITECTURE untitled OF CLKgen IS
BEGIN
END ARCHITECTURE untitled;

