module myModule(clk, rst, input, output);
    input clk, rst;
    input [7:0] input;
    output [7:0] output;
    reg [7:0] temp;

    always @(posedge clk, negedge rst) begin
        if (rst) begin
            temp <= 8'b00000000; // set initial value to 0
        end else begin
            temp <= {input[6:0], input[7]}; // update temp with input
        end
    end

    assign output = input ^ temp; // XOR operation between input and temp

endmodule