#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Mar 28 15:18:41 2020
# Process ID: 1028
# Current directory: K:/ECE532/prj/IP/camera_vga/IP/control/control.runs/synth_1
# Command line: vivado.exe -log control.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source control.tcl
# Log file: K:/ECE532/prj/IP/camera_vga/IP/control/control.runs/synth_1/control.vds
# Journal file: K:/ECE532/prj/IP/camera_vga/IP/control/control.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source control.tcl -notrace
Command: synth_design -top control -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9160 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 357.816 ; gain = 98.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'control' [K:/ECE532/prj/IP/camera_vga/IP/control/control.srcs/sources_1/new/control.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fsm' [K:/ECE532/prj/IP/camera_vga/IP/control/control.srcs/sources_1/new/fsm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (1#1) [K:/ECE532/prj/IP/camera_vga/IP/control/control.srcs/sources_1/new/fsm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (2#1) [K:/ECE532/prj/IP/camera_vga/IP/control/control.srcs/sources_1/new/control.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 412.391 ; gain = 153.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 412.391 ; gain = 153.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 412.391 ; gain = 153.348
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5545] ROM "prog_trig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "path_sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "we_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "nextstate0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000001 | 00000000000000000000000000000000
         program_a_start |                         00000010 | 00000000000000000000000000000001
               program_a |                         00000100 | 00000000000000000000000000000010
               capture_a |                         00001000 | 00000000000000000000000000000011
         program_b_start |                         00010000 | 00000000000000000000000000000100
               program_b |                         00100000 | 00000000000000000000000000000101
               capture_b |                         01000000 | 00000000000000000000000000000110
                  finish |                         10000000 | 00000000000000000000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 412.391 ; gain = 153.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fsm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'f0/state_reg[31]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[30]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[29]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[28]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[27]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[26]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[25]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[24]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[23]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[22]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[21]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[20]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[19]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[18]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[17]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[16]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[15]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[14]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[13]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[12]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[11]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[10]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[9]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[8]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[7]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[6]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[5]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'f0/state_reg[4]' (FDC) to 'f0/state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f0/state_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 555.590 ; gain = 296.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 555.590 ; gain = 296.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 555.590 ; gain = 296.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 555.590 ; gain = 296.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 555.590 ; gain = 296.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 555.590 ; gain = 296.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 555.590 ; gain = 296.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 555.590 ; gain = 296.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 555.590 ; gain = 296.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     4|
|4     |LUT3 |     4|
|5     |LUT4 |     3|
|6     |LUT5 |     1|
|7     |LUT6 |     2|
|8     |FDCE |    10|
|9     |FDPE |     1|
|10    |IBUF |     5|
|11    |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    40|
|2     |  f0     |fsm    |    26|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 555.590 ; gain = 296.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 555.590 ; gain = 296.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 555.590 ; gain = 296.547
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 665.102 ; gain = 417.938
INFO: [Common 17-1381] The checkpoint 'K:/ECE532/prj/IP/camera_vga/IP/control/control.runs/synth_1/control.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file control_utilization_synth.rpt -pb control_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 665.102 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar 28 15:19:00 2020...
