

================================================================
== Vivado HLS Report for 'sha256_update'
================================================================
* Date:           Mon Jan 28 14:26:56 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sha256_acc2
* Solution:       acc256
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  28097|    1|  28097|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |                             |                  |  Latency  |  Interval | Pipeline|
        |           Instance          |      Module      | min | max | min | max |   Type  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |grp_sha256_transform_fu_208  |sha256_transform  |  435|  435|  435|  435|   none  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+--------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |    0|  28096|  3 ~ 439 |          -|          -| 0 ~ 64 |    no    |
        +----------+-----+-------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    219|
|FIFO             |        -|      -|       -|      -|
|Instance         |        3|      -|     782|   1597|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    186|
|Register         |        -|      -|     637|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      0|    1419|   2002|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+-------+-----+------+
    |           Instance          |      Module      | BRAM_18K| DSP48E|  FF |  LUT |
    +-----------------------------+------------------+---------+-------+-----+------+
    |grp_sha256_transform_fu_208  |sha256_transform  |        3|      0|  782|  1597|
    +-----------------------------+------------------+---------+-------+-----+------+
    |Total                        |                  |        3|      0|  782|  1597|
    +-----------------------------+------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_333_p2                    |     +    |      0|  0|  15|           7|           1|
    |tmp_2_fu_415_p2                  |     +    |      0|  0|  39|          32|           1|
    |tmp_5_fu_475_p2                  |     +    |      0|  0|  39|          32|           1|
    |tmp_6_fu_489_p2                  |     +    |      0|  0|  39|          32|          10|
    |ap_block_state5_on_subcall_done  |    and   |      0|  0|   8|           1|           1|
    |exitcond_fu_328_p2               |   icmp   |      0|  0|  11|           8|           8|
    |tmp_3_fu_421_p2                  |   icmp   |      0|  0|  18|          32|           7|
    |tmp_4_fu_469_p2                  |   icmp   |      0|  0|  18|          32|          11|
    |tmp_5_ctx_bitlen_1_fu_481_p3     |  select  |      0|  0|  32|           1|          32|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 219|         177|          72|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  33|          6|    1|          6|
    |ctx_bitlen_1_fu_92  |   9|          2|   32|         64|
    |ctx_bitlen_fu_96    |   9|          2|   32|         64|
    |ctx_data_address0   |  15|          3|    6|         18|
    |ctx_data_ce0        |  15|          3|    1|          3|
    |ctx_data_ce1        |   9|          2|    1|          2|
    |ctx_datalen_fu_56   |  15|          3|   32|         96|
    |ctx_state_1_fu_84   |   9|          2|   32|         64|
    |ctx_state_2_fu_80   |   9|          2|   32|         64|
    |ctx_state_3_fu_76   |   9|          2|   32|         64|
    |ctx_state_4_fu_72   |   9|          2|   32|         64|
    |ctx_state_5_fu_68   |   9|          2|   32|         64|
    |ctx_state_6_fu_64   |   9|          2|   32|         64|
    |ctx_state_7_fu_60   |   9|          2|   32|         64|
    |ctx_state_fu_88     |   9|          2|   32|         64|
    |i_reg_197           |   9|          2|    7|         14|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 186|         39|  368|        779|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   5|   0|    5|          0|
    |ap_reg_grp_sha256_transform_fu_208_ap_start  |   1|   0|    1|          0|
    |ctx_bitlen_1_fu_92                           |  32|   0|   32|          0|
    |ctx_bitlen_fu_96                             |  32|   0|   32|          0|
    |ctx_datalen_fu_56                            |  32|   0|   32|          0|
    |ctx_state_1_fu_84                            |  32|   0|   32|          0|
    |ctx_state_1_load_1_reg_675                   |  32|   0|   32|          0|
    |ctx_state_2_fu_80                            |  32|   0|   32|          0|
    |ctx_state_2_load_1_reg_670                   |  32|   0|   32|          0|
    |ctx_state_3_fu_76                            |  32|   0|   32|          0|
    |ctx_state_3_load_1_reg_665                   |  32|   0|   32|          0|
    |ctx_state_4_fu_72                            |  32|   0|   32|          0|
    |ctx_state_4_load_1_reg_660                   |  32|   0|   32|          0|
    |ctx_state_5_fu_68                            |  32|   0|   32|          0|
    |ctx_state_5_load_1_reg_655                   |  32|   0|   32|          0|
    |ctx_state_6_fu_64                            |  32|   0|   32|          0|
    |ctx_state_6_load_1_reg_650                   |  32|   0|   32|          0|
    |ctx_state_7_fu_60                            |  32|   0|   32|          0|
    |ctx_state_7_load_1_reg_645                   |  32|   0|   32|          0|
    |ctx_state_fu_88                              |  32|   0|   32|          0|
    |ctx_state_load_1_reg_680                     |  32|   0|   32|          0|
    |i_1_reg_631                                  |   7|   0|    7|          0|
    |i_reg_197                                    |   7|   0|    7|          0|
    |tmp_3_reg_641                                |   1|   0|    1|          0|
    |tmp_7_reg_623                                |   8|   0|    8|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 637|   0|  637|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   sha256_update  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   sha256_update  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   sha256_update  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   sha256_update  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   sha256_update  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_0        | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_1        | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_2        | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_3        | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_4        | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_5        | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_6        | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_7        | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_8        | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_9        | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ap_return_10       | out |   32| ap_ctrl_hs |   sha256_update  | return value |
|ctx_data_address0  | out |    6|  ap_memory |     ctx_data     |     array    |
|ctx_data_ce0       | out |    1|  ap_memory |     ctx_data     |     array    |
|ctx_data_we0       | out |    1|  ap_memory |     ctx_data     |     array    |
|ctx_data_d0        | out |    8|  ap_memory |     ctx_data     |     array    |
|ctx_data_q0        |  in |    8|  ap_memory |     ctx_data     |     array    |
|ctx_data_address1  | out |    6|  ap_memory |     ctx_data     |     array    |
|ctx_data_ce1       | out |    1|  ap_memory |     ctx_data     |     array    |
|ctx_data_q1        |  in |    8|  ap_memory |     ctx_data     |     array    |
|ctx_datalen_read   |  in |   32|   ap_none  | ctx_datalen_read |    scalar    |
|p_read1            |  in |   32|   ap_none  |      p_read1     |    scalar    |
|p_read2            |  in |   32|   ap_none  |      p_read2     |    scalar    |
|p_read3            |  in |   32|   ap_none  |      p_read3     |    scalar    |
|p_read4            |  in |   32|   ap_none  |      p_read4     |    scalar    |
|p_read5            |  in |   32|   ap_none  |      p_read5     |    scalar    |
|p_read6            |  in |   32|   ap_none  |      p_read6     |    scalar    |
|p_read7            |  in |   32|   ap_none  |      p_read7     |    scalar    |
|p_read8            |  in |   32|   ap_none  |      p_read8     |    scalar    |
|p_read9            |  in |   32|   ap_none  |      p_read9     |    scalar    |
|p_read10           |  in |   32|   ap_none  |     p_read10     |    scalar    |
|data_address0      | out |    6|  ap_memory |       data       |     array    |
|data_ce0           | out |    1|  ap_memory |       data       |     array    |
|data_q0            |  in |    8|  ap_memory |       data       |     array    |
|len                |  in |   32|   ap_none  |        len       |    scalar    |
+-------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / (tmp_3)
	5  / (!tmp_3)
4 --> 
	5  / true
5 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.81ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ctx_datalen = alloca i32"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ctx_state_7 = alloca i32"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ctx_state_6 = alloca i32"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ctx_state_5 = alloca i32"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ctx_state_4 = alloca i32"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ctx_state_3 = alloca i32"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ctx_state_2 = alloca i32"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ctx_state_1 = alloca i32"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ctx_state = alloca i32"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ctx_bitlen_1 = alloca i32"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ctx_bitlen = alloca i32"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%len_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %len)"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read10)"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read9)"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read8)"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read7)"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read6)"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read5)"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read45 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read4)"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read34 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read3)"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read23 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read2)"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read12 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read1)"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ctx_datalen_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_datalen_read)"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i32 %len_read to i8" [sha256_impl.c:90]
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "store i32 %p_read12, i32* %ctx_bitlen"
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "store i32 %p_read23, i32* %ctx_bitlen_1"
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "store i32 %p_read34, i32* %ctx_state"
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "store i32 %p_read45, i32* %ctx_state_1"
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "store i32 %p_read_5, i32* %ctx_state_2"
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "store i32 %p_read_4, i32* %ctx_state_3"
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "store i32 %p_read_3, i32* %ctx_state_4"
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "store i32 %p_read_2, i32* %ctx_state_5"
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "store i32 %p_read_1, i32* %ctx_state_6"
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "store i32 %p_read, i32* %ctx_state_7"
ST_1 : Operation 40 [1/1] (1.81ns)   --->   "store i32 %ctx_datalen_read_1, i32* %ctx_datalen" [sha256_impl.c:86]
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %._crit_edge" [sha256_impl.c:90]

 <State 2> : 2.32ns
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %i_1, %._crit_edge.backedge ]"
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i to i8" [sha256_impl.c:90]
ST_2 : Operation 44 [1/1] (1.55ns)   --->   "%exitcond = icmp eq i8 %i_cast, %tmp_7" [sha256_impl.c:90]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 64, i64 0)"
ST_2 : Operation 46 [1/1] (1.87ns)   --->   "%i_1 = add i7 %i, 1" [sha256_impl.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [sha256_impl.c:90]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = zext i7 %i to i64" [sha256_impl.c:91]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [64 x i8]* %data, i64 0, i64 %tmp" [sha256_impl.c:91]
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%data_load = load i8* %data_addr, align 1" [sha256_impl.c:91]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ctx_datalen_load_1 = load i32* %ctx_datalen" [sha256_impl.c:99]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ctx_state_7_load = load i32* %ctx_state_7" [sha256_impl.c:99]
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ctx_state_6_load = load i32* %ctx_state_6" [sha256_impl.c:99]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ctx_state_5_load = load i32* %ctx_state_5" [sha256_impl.c:99]
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ctx_state_4_load = load i32* %ctx_state_4" [sha256_impl.c:99]
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ctx_state_3_load = load i32* %ctx_state_3" [sha256_impl.c:99]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ctx_state_2_load = load i32* %ctx_state_2" [sha256_impl.c:99]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ctx_state_1_load = load i32* %ctx_state_1" [sha256_impl.c:99]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ctx_state_load = load i32* %ctx_state" [sha256_impl.c:99]
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ctx_bitlen_1_load_1 = load i32* %ctx_bitlen_1" [sha256_impl.c:99]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ctx_bitlen_load_1 = load i32* %ctx_bitlen" [sha256_impl.c:99]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %ctx_datalen_load_1, 0" [sha256_impl.c:99]
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %ctx_bitlen_load_1, 1" [sha256_impl.c:99]
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %ctx_bitlen_1_load_1, 2" [sha256_impl.c:99]
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %ctx_state_load, 3" [sha256_impl.c:99]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %ctx_state_1_load, 4" [sha256_impl.c:99]
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %ctx_state_2_load, 5" [sha256_impl.c:99]
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %ctx_state_3_load, 6" [sha256_impl.c:99]
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %ctx_state_4_load, 7" [sha256_impl.c:99]
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %ctx_state_5_load, 8" [sha256_impl.c:99]
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %ctx_state_6_load, 9" [sha256_impl.c:99]
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9, i32 %ctx_state_7_load, 10" [sha256_impl.c:99]
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_10" [sha256_impl.c:99]

 <State 3> : 5.03ns
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%ctx_datalen_load = load i32* %ctx_datalen" [sha256_impl.c:92]
ST_3 : Operation 75 [1/2] (2.32ns)   --->   "%data_load = load i8* %data_addr, align 1" [sha256_impl.c:91]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = zext i32 %ctx_datalen_load to i64" [sha256_impl.c:91]
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%ctx_data_addr = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %tmp_1" [sha256_impl.c:91]
ST_3 : Operation 78 [1/1] (2.32ns)   --->   "store i8 %data_load, i8* %ctx_data_addr, align 1" [sha256_impl.c:91]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 79 [1/1] (2.55ns)   --->   "%tmp_2 = add i32 %ctx_datalen_load, 1" [sha256_impl.c:92]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (2.47ns)   --->   "%tmp_3 = icmp eq i32 %tmp_2, 64" [sha256_impl.c:93]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %._crit_edge1, label %._crit_edge.backedge.pre" [sha256_impl.c:93]
ST_3 : Operation 82 [1/1] (1.81ns)   --->   "store i32 %tmp_2, i32* %ctx_datalen" [sha256_impl.c:92]
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge"

 <State 4> : 1.81ns
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%ctx_state_7_load_1 = load i32* %ctx_state_7" [sha256_impl.c:94]
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%ctx_state_6_load_1 = load i32* %ctx_state_6" [sha256_impl.c:94]
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%ctx_state_5_load_1 = load i32* %ctx_state_5" [sha256_impl.c:94]
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%ctx_state_4_load_1 = load i32* %ctx_state_4" [sha256_impl.c:94]
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%ctx_state_3_load_1 = load i32* %ctx_state_3" [sha256_impl.c:94]
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%ctx_state_2_load_1 = load i32* %ctx_state_2" [sha256_impl.c:94]
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%ctx_state_1_load_1 = load i32* %ctx_state_1" [sha256_impl.c:94]
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%ctx_state_load_1 = load i32* %ctx_state" [sha256_impl.c:94]
ST_4 : Operation 92 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_load_1, i32 %ctx_state_1_load_1, i32 %ctx_state_2_load_1, i32 %ctx_state_3_load_1, i32 %ctx_state_4_load_1, i32 %ctx_state_5_load_1, i32 %ctx_state_6_load_1, i32 %ctx_state_7_load_1, [64 x i8]* %ctx_data)" [sha256_impl.c:94]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 93 [1/1] (1.81ns)   --->   "store i32 0, i32* %ctx_datalen"

 <State 5> : 5.69ns
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%ctx_bitlen_1_load = load i32* %ctx_bitlen_1" [sha256_impl.c:95]
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%ctx_bitlen_load = load i32* %ctx_bitlen" [sha256_impl.c:95]
ST_5 : Operation 96 [1/2] (2.55ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_load_1, i32 %ctx_state_1_load_1, i32 %ctx_state_2_load_1, i32 %ctx_state_3_load_1, i32 %ctx_state_4_load_1, i32 %ctx_state_5_load_1, i32 %ctx_state_6_load_1, i32 %ctx_state_7_load_1, [64 x i8]* %ctx_data)" [sha256_impl.c:94]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%ctx_state_0_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0" [sha256_impl.c:94]
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%ctx_state_1_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1" [sha256_impl.c:94]
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%ctx_state_2_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2" [sha256_impl.c:94]
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%ctx_state_3_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3" [sha256_impl.c:94]
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%ctx_state_4_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4" [sha256_impl.c:94]
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%ctx_state_5_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5" [sha256_impl.c:94]
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%ctx_state_6_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6" [sha256_impl.c:94]
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%ctx_state_7_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7" [sha256_impl.c:94]
ST_5 : Operation 105 [1/1] (2.47ns)   --->   "%tmp_4 = icmp ugt i32 %ctx_bitlen_load, -513" [sha256_impl.c:95]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (2.55ns)   --->   "%tmp_5 = add i32 %ctx_bitlen_1_load, 1" [sha256_impl.c:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.37ns)   --->   "%tmp_5_ctx_bitlen_1 = select i1 %tmp_4, i32 %tmp_5, i32 %ctx_bitlen_1_load" [sha256_impl.c:95]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (2.55ns)   --->   "%tmp_6 = add i32 %ctx_bitlen_load, 512" [sha256_impl.c:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (1.76ns)   --->   "store i32 %tmp_6, i32* %ctx_bitlen" [sha256_impl.c:95]
ST_5 : Operation 110 [1/1] (1.76ns)   --->   "store i32 %tmp_5_ctx_bitlen_1, i32* %ctx_bitlen_1" [sha256_impl.c:95]
ST_5 : Operation 111 [1/1] (1.76ns)   --->   "store i32 %ctx_state_0_ret, i32* %ctx_state" [sha256_impl.c:94]
ST_5 : Operation 112 [1/1] (1.76ns)   --->   "store i32 %ctx_state_1_ret, i32* %ctx_state_1" [sha256_impl.c:94]
ST_5 : Operation 113 [1/1] (1.76ns)   --->   "store i32 %ctx_state_2_ret, i32* %ctx_state_2" [sha256_impl.c:94]
ST_5 : Operation 114 [1/1] (1.76ns)   --->   "store i32 %ctx_state_3_ret, i32* %ctx_state_3" [sha256_impl.c:94]
ST_5 : Operation 115 [1/1] (1.76ns)   --->   "store i32 %ctx_state_4_ret, i32* %ctx_state_4" [sha256_impl.c:94]
ST_5 : Operation 116 [1/1] (1.76ns)   --->   "store i32 %ctx_state_5_ret, i32* %ctx_state_5" [sha256_impl.c:94]
ST_5 : Operation 117 [1/1] (1.76ns)   --->   "store i32 %ctx_state_6_ret, i32* %ctx_state_6" [sha256_impl.c:94]
ST_5 : Operation 118 [1/1] (1.76ns)   --->   "store i32 %ctx_state_7_ret, i32* %ctx_state_7" [sha256_impl.c:94]
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [sha256_impl.c:97]
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "br label %._crit_edge"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctx_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ ctx_datalen_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ctx_datalen         (alloca           ) [ 011111]
ctx_state_7         (alloca           ) [ 011111]
ctx_state_6         (alloca           ) [ 011111]
ctx_state_5         (alloca           ) [ 011111]
ctx_state_4         (alloca           ) [ 011111]
ctx_state_3         (alloca           ) [ 011111]
ctx_state_2         (alloca           ) [ 011111]
ctx_state_1         (alloca           ) [ 011111]
ctx_state           (alloca           ) [ 011111]
ctx_bitlen_1        (alloca           ) [ 011111]
ctx_bitlen          (alloca           ) [ 011111]
len_read            (read             ) [ 000000]
p_read              (read             ) [ 000000]
p_read_1            (read             ) [ 000000]
p_read_2            (read             ) [ 000000]
p_read_3            (read             ) [ 000000]
p_read_4            (read             ) [ 000000]
p_read_5            (read             ) [ 000000]
p_read45            (read             ) [ 000000]
p_read34            (read             ) [ 000000]
p_read23            (read             ) [ 000000]
p_read12            (read             ) [ 000000]
ctx_datalen_read_1  (read             ) [ 000000]
tmp_7               (trunc            ) [ 001111]
StgValue_30         (store            ) [ 000000]
StgValue_31         (store            ) [ 000000]
StgValue_32         (store            ) [ 000000]
StgValue_33         (store            ) [ 000000]
StgValue_34         (store            ) [ 000000]
StgValue_35         (store            ) [ 000000]
StgValue_36         (store            ) [ 000000]
StgValue_37         (store            ) [ 000000]
StgValue_38         (store            ) [ 000000]
StgValue_39         (store            ) [ 000000]
StgValue_40         (store            ) [ 000000]
StgValue_41         (br               ) [ 011111]
i                   (phi              ) [ 001000]
i_cast              (zext             ) [ 000000]
exitcond            (icmp             ) [ 001111]
empty               (speclooptripcount) [ 000000]
i_1                 (add              ) [ 011111]
StgValue_47         (br               ) [ 000000]
tmp                 (zext             ) [ 000000]
data_addr           (getelementptr    ) [ 000100]
ctx_datalen_load_1  (load             ) [ 000000]
ctx_state_7_load    (load             ) [ 000000]
ctx_state_6_load    (load             ) [ 000000]
ctx_state_5_load    (load             ) [ 000000]
ctx_state_4_load    (load             ) [ 000000]
ctx_state_3_load    (load             ) [ 000000]
ctx_state_2_load    (load             ) [ 000000]
ctx_state_1_load    (load             ) [ 000000]
ctx_state_load      (load             ) [ 000000]
ctx_bitlen_1_load_1 (load             ) [ 000000]
ctx_bitlen_load_1   (load             ) [ 000000]
mrv_s               (insertvalue      ) [ 000000]
mrv_1               (insertvalue      ) [ 000000]
mrv_2               (insertvalue      ) [ 000000]
mrv_3               (insertvalue      ) [ 000000]
mrv_4               (insertvalue      ) [ 000000]
mrv_5               (insertvalue      ) [ 000000]
mrv_6               (insertvalue      ) [ 000000]
mrv_7               (insertvalue      ) [ 000000]
mrv_8               (insertvalue      ) [ 000000]
mrv_9               (insertvalue      ) [ 000000]
mrv_10              (insertvalue      ) [ 000000]
StgValue_73         (ret              ) [ 000000]
ctx_datalen_load    (load             ) [ 000000]
data_load           (load             ) [ 000000]
tmp_1               (zext             ) [ 000000]
ctx_data_addr       (getelementptr    ) [ 000000]
StgValue_78         (store            ) [ 000000]
tmp_2               (add              ) [ 000000]
tmp_3               (icmp             ) [ 001111]
StgValue_81         (br               ) [ 000000]
StgValue_82         (store            ) [ 000000]
StgValue_83         (br               ) [ 000000]
ctx_state_7_load_1  (load             ) [ 001101]
ctx_state_6_load_1  (load             ) [ 001101]
ctx_state_5_load_1  (load             ) [ 001101]
ctx_state_4_load_1  (load             ) [ 001101]
ctx_state_3_load_1  (load             ) [ 001101]
ctx_state_2_load_1  (load             ) [ 001101]
ctx_state_1_load_1  (load             ) [ 001101]
ctx_state_load_1    (load             ) [ 001101]
StgValue_93         (store            ) [ 000000]
ctx_bitlen_1_load   (load             ) [ 000000]
ctx_bitlen_load     (load             ) [ 000000]
call_ret            (call             ) [ 000000]
ctx_state_0_ret     (extractvalue     ) [ 000000]
ctx_state_1_ret     (extractvalue     ) [ 000000]
ctx_state_2_ret     (extractvalue     ) [ 000000]
ctx_state_3_ret     (extractvalue     ) [ 000000]
ctx_state_4_ret     (extractvalue     ) [ 000000]
ctx_state_5_ret     (extractvalue     ) [ 000000]
ctx_state_6_ret     (extractvalue     ) [ 000000]
ctx_state_7_ret     (extractvalue     ) [ 000000]
tmp_4               (icmp             ) [ 000000]
tmp_5               (add              ) [ 000000]
tmp_5_ctx_bitlen_1  (select           ) [ 000000]
tmp_6               (add              ) [ 000000]
StgValue_109        (store            ) [ 000000]
StgValue_110        (store            ) [ 000000]
StgValue_111        (store            ) [ 000000]
StgValue_112        (store            ) [ 000000]
StgValue_113        (store            ) [ 000000]
StgValue_114        (store            ) [ 000000]
StgValue_115        (store            ) [ 000000]
StgValue_116        (store            ) [ 000000]
StgValue_117        (store            ) [ 000000]
StgValue_118        (store            ) [ 000000]
StgValue_119        (br               ) [ 000000]
StgValue_120        (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctx_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_data"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ctx_datalen_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_datalen_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="len">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="k">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha256_transform"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="ctx_datalen_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_datalen/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="ctx_state_7_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_7/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="ctx_state_6_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_6/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="ctx_state_5_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_5/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="ctx_state_4_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_4/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="ctx_state_3_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ctx_state_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="ctx_state_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ctx_state_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="ctx_bitlen_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_bitlen_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="ctx_bitlen_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_bitlen/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="len_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_2_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_3_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_4_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read_5_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_read45_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read45/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_read34_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read34/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_read23_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read23/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_read12_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read12/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="ctx_datalen_read_1_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_datalen_read_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="data_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="182" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="ctx_data_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_addr/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="StgValue_78_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="i_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="1"/>
<pin id="199" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_sha256_transform_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="256" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="0" index="3" bw="32" slack="0"/>
<pin id="213" dir="0" index="4" bw="32" slack="0"/>
<pin id="214" dir="0" index="5" bw="32" slack="0"/>
<pin id="215" dir="0" index="6" bw="32" slack="0"/>
<pin id="216" dir="0" index="7" bw="32" slack="0"/>
<pin id="217" dir="0" index="8" bw="32" slack="0"/>
<pin id="218" dir="0" index="9" bw="8" slack="0"/>
<pin id="219" dir="0" index="10" bw="32" slack="0"/>
<pin id="220" dir="1" index="11" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_datalen_load_1/2 ctx_datalen_load/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_7_load/2 ctx_state_7_load_1/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_6_load/2 ctx_state_6_load_1/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_5_load/2 ctx_state_5_load_1/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_4_load/2 ctx_state_4_load_1/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_3_load/2 ctx_state_3_load_1/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_2_load/2 ctx_state_2_load_1/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_1_load/2 ctx_state_1_load_1/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_load/2 ctx_state_load_1/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_bitlen_1_load_1/2 ctx_bitlen_1_load/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_bitlen_load_1/2 ctx_bitlen_load/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_7_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="StgValue_30_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="StgValue_31_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="StgValue_32_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="StgValue_33_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="StgValue_34_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="StgValue_35_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="StgValue_36_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="StgValue_37_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="StgValue_38_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="StgValue_39_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="StgValue_40_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="i_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="exitcond_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="1"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="i_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="mrv_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="352" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="mrv_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="352" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="mrv_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="352" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="mrv_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="352" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="mrv_4_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="352" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="mrv_5_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="352" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="mrv_6_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="352" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="mrv_7_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="352" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="mrv_8_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="352" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="mrv_9_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="352" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="mrv_10_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="352" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="352" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="StgValue_82_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="2"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_82/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="StgValue_93_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="3"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_93/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="ctx_state_0_ret_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="256" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_0_ret/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="ctx_state_1_ret_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="256" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_1_ret/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="ctx_state_2_ret_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="256" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_2_ret/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="ctx_state_3_ret_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="256" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_3_ret/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="ctx_state_4_ret_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="256" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_4_ret/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="ctx_state_5_ret_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="256" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_5_ret/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="ctx_state_6_ret_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="256" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_6_ret/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="ctx_state_7_ret_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="256" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_7_ret/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_4_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_5_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_5_ctx_bitlen_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="32" slack="0"/>
<pin id="485" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5_ctx_bitlen_1/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_6_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="11" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="StgValue_109_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="4"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_109/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="StgValue_110_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="4"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_110/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="StgValue_111_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="4"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_111/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="StgValue_112_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="4"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_112/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="StgValue_113_store_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="4"/>
<pin id="518" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_113/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="StgValue_114_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="4"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="StgValue_115_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="4"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_115/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="StgValue_116_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="4"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_116/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="StgValue_117_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="4"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_117/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="StgValue_118_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="4"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_118/5 "/>
</bind>
</comp>

<comp id="545" class="1005" name="ctx_datalen_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_datalen "/>
</bind>
</comp>

<comp id="553" class="1005" name="ctx_state_7_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_7 "/>
</bind>
</comp>

<comp id="560" class="1005" name="ctx_state_6_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_6 "/>
</bind>
</comp>

<comp id="567" class="1005" name="ctx_state_5_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_5 "/>
</bind>
</comp>

<comp id="574" class="1005" name="ctx_state_4_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_4 "/>
</bind>
</comp>

<comp id="581" class="1005" name="ctx_state_3_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_3 "/>
</bind>
</comp>

<comp id="588" class="1005" name="ctx_state_2_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_2 "/>
</bind>
</comp>

<comp id="595" class="1005" name="ctx_state_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state_1 "/>
</bind>
</comp>

<comp id="602" class="1005" name="ctx_state_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_state "/>
</bind>
</comp>

<comp id="609" class="1005" name="ctx_bitlen_1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_bitlen_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="ctx_bitlen_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctx_bitlen "/>
</bind>
</comp>

<comp id="623" class="1005" name="tmp_7_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="1"/>
<pin id="625" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="631" class="1005" name="i_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="7" slack="0"/>
<pin id="633" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="636" class="1005" name="data_addr_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="6" slack="1"/>
<pin id="638" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="641" class="1005" name="tmp_3_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="2"/>
<pin id="643" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="645" class="1005" name="ctx_state_7_load_1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_7_load_1 "/>
</bind>
</comp>

<comp id="650" class="1005" name="ctx_state_6_load_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_6_load_1 "/>
</bind>
</comp>

<comp id="655" class="1005" name="ctx_state_5_load_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_5_load_1 "/>
</bind>
</comp>

<comp id="660" class="1005" name="ctx_state_4_load_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_4_load_1 "/>
</bind>
</comp>

<comp id="665" class="1005" name="ctx_state_3_load_1_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_3_load_1 "/>
</bind>
</comp>

<comp id="670" class="1005" name="ctx_state_2_load_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_2_load_1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="ctx_state_1_load_1_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_1_load_1 "/>
</bind>
</comp>

<comp id="680" class="1005" name="ctx_state_load_1_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="30" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="179" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="208" pin=9"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="208" pin=10"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="208" pin=8"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="208" pin=7"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="208" pin=6"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="208" pin=5"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="208" pin=3"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="268"><net_src comp="100" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="160" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="154" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="148" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="142" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="136" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="130" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="124" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="118" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="112" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="106" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="166" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="201" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="201" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="201" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="348"><net_src comp="44" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="224" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="262" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="259" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="255" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="251" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="247" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="243" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="239" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="235" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="231" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="227" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="224" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="419"><net_src comp="224" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="30" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="46" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="415" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="50" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="208" pin="11"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="208" pin="11"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="208" pin="11"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="208" pin="11"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="208" pin="11"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="208" pin="11"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="208" pin="11"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="208" pin="11"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="262" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="52" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="259" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="30" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="469" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="475" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="259" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="262" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="54" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="481" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="437" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="441" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="445" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="449" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="453" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="457" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="461" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="465" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="56" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="552"><net_src comp="545" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="556"><net_src comp="60" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="563"><net_src comp="64" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="570"><net_src comp="68" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="577"><net_src comp="72" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="580"><net_src comp="574" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="584"><net_src comp="76" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="591"><net_src comp="80" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="594"><net_src comp="588" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="598"><net_src comp="84" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="605"><net_src comp="88" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="612"><net_src comp="92" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="615"><net_src comp="609" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="619"><net_src comp="96" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="626"><net_src comp="265" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="634"><net_src comp="333" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="639"><net_src comp="172" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="644"><net_src comp="421" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="227" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="208" pin=8"/></net>

<net id="653"><net_src comp="231" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="208" pin=7"/></net>

<net id="658"><net_src comp="235" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="208" pin=6"/></net>

<net id="663"><net_src comp="239" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="208" pin=5"/></net>

<net id="668"><net_src comp="243" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="673"><net_src comp="247" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="208" pin=3"/></net>

<net id="678"><net_src comp="251" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="683"><net_src comp="255" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="208" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ctx_data | {3 }
	Port: k | {}
 - Input state : 
	Port: sha256_update : ctx_data | {4 5 }
	Port: sha256_update : ctx_datalen_read | {1 }
	Port: sha256_update : p_read1 | {1 }
	Port: sha256_update : p_read2 | {1 }
	Port: sha256_update : p_read3 | {1 }
	Port: sha256_update : p_read4 | {1 }
	Port: sha256_update : p_read5 | {1 }
	Port: sha256_update : p_read6 | {1 }
	Port: sha256_update : p_read7 | {1 }
	Port: sha256_update : p_read8 | {1 }
	Port: sha256_update : p_read9 | {1 }
	Port: sha256_update : p_read10 | {1 }
	Port: sha256_update : data | {2 3 }
	Port: sha256_update : len | {1 }
	Port: sha256_update : k | {4 5 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		exitcond : 2
		i_1 : 1
		StgValue_47 : 3
		tmp : 1
		data_addr : 2
		data_load : 3
		mrv_s : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_10 : 11
		StgValue_73 : 12
	State 3
		tmp_1 : 1
		ctx_data_addr : 2
		StgValue_78 : 3
		tmp_2 : 1
		tmp_3 : 2
		StgValue_81 : 3
		StgValue_82 : 2
	State 4
		call_ret : 1
	State 5
		ctx_state_0_ret : 1
		ctx_state_1_ret : 1
		ctx_state_2_ret : 1
		ctx_state_3_ret : 1
		ctx_state_4_ret : 1
		ctx_state_5_ret : 1
		ctx_state_6_ret : 1
		ctx_state_7_ret : 1
		tmp_4 : 1
		tmp_5 : 1
		tmp_5_ctx_bitlen_1 : 2
		tmp_6 : 1
		StgValue_109 : 2
		StgValue_110 : 3
		StgValue_111 : 2
		StgValue_112 : 2
		StgValue_113 : 2
		StgValue_114 : 2
		StgValue_115 : 2
		StgValue_116 : 2
		StgValue_117 : 2
		StgValue_118 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   |   grp_sha256_transform_fu_208  |    2    | 12.9109 |   902   |   1381  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           i_1_fu_333           |    0    |    0    |    0    |    15   |
|    add   |          tmp_2_fu_415          |    0    |    0    |    0    |    39   |
|          |          tmp_5_fu_475          |    0    |    0    |    0    |    39   |
|          |          tmp_6_fu_489          |    0    |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         exitcond_fu_328        |    0    |    0    |    0    |    11   |
|   icmp   |          tmp_3_fu_421          |    0    |    0    |    0    |    18   |
|          |          tmp_4_fu_469          |    0    |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|---------|
|  select  |    tmp_5_ctx_bitlen_1_fu_481   |    0    |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |      len_read_read_fu_100      |    0    |    0    |    0    |    0    |
|          |       p_read_read_fu_106       |    0    |    0    |    0    |    0    |
|          |      p_read_1_read_fu_112      |    0    |    0    |    0    |    0    |
|          |      p_read_2_read_fu_118      |    0    |    0    |    0    |    0    |
|          |      p_read_3_read_fu_124      |    0    |    0    |    0    |    0    |
|   read   |      p_read_4_read_fu_130      |    0    |    0    |    0    |    0    |
|          |      p_read_5_read_fu_136      |    0    |    0    |    0    |    0    |
|          |      p_read45_read_fu_142      |    0    |    0    |    0    |    0    |
|          |      p_read34_read_fu_148      |    0    |    0    |    0    |    0    |
|          |      p_read23_read_fu_154      |    0    |    0    |    0    |    0    |
|          |      p_read12_read_fu_160      |    0    |    0    |    0    |    0    |
|          | ctx_datalen_read_1_read_fu_166 |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   trunc  |          tmp_7_fu_265          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          i_cast_fu_324         |    0    |    0    |    0    |    0    |
|   zext   |           tmp_fu_339           |    0    |    0    |    0    |    0    |
|          |          tmp_1_fu_410          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          mrv_s_fu_344          |    0    |    0    |    0    |    0    |
|          |          mrv_1_fu_350          |    0    |    0    |    0    |    0    |
|          |          mrv_2_fu_356          |    0    |    0    |    0    |    0    |
|          |          mrv_3_fu_362          |    0    |    0    |    0    |    0    |
|          |          mrv_4_fu_368          |    0    |    0    |    0    |    0    |
|insertvalue|          mrv_5_fu_374          |    0    |    0    |    0    |    0    |
|          |          mrv_6_fu_380          |    0    |    0    |    0    |    0    |
|          |          mrv_7_fu_386          |    0    |    0    |    0    |    0    |
|          |          mrv_8_fu_392          |    0    |    0    |    0    |    0    |
|          |          mrv_9_fu_398          |    0    |    0    |    0    |    0    |
|          |          mrv_10_fu_404         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |     ctx_state_0_ret_fu_437     |    0    |    0    |    0    |    0    |
|          |     ctx_state_1_ret_fu_441     |    0    |    0    |    0    |    0    |
|          |     ctx_state_2_ret_fu_445     |    0    |    0    |    0    |    0    |
|extractvalue|     ctx_state_3_ret_fu_449     |    0    |    0    |    0    |    0    |
|          |     ctx_state_4_ret_fu_453     |    0    |    0    |    0    |    0    |
|          |     ctx_state_5_ret_fu_457     |    0    |    0    |    0    |    0    |
|          |     ctx_state_6_ret_fu_461     |    0    |    0    |    0    |    0    |
|          |     ctx_state_7_ret_fu_465     |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    2    | 12.9109 |   902   |   1592  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   ctx_bitlen_1_reg_609   |   32   |
|    ctx_bitlen_reg_616    |   32   |
|    ctx_datalen_reg_545   |   32   |
|ctx_state_1_load_1_reg_675|   32   |
|    ctx_state_1_reg_595   |   32   |
|ctx_state_2_load_1_reg_670|   32   |
|    ctx_state_2_reg_588   |   32   |
|ctx_state_3_load_1_reg_665|   32   |
|    ctx_state_3_reg_581   |   32   |
|ctx_state_4_load_1_reg_660|   32   |
|    ctx_state_4_reg_574   |   32   |
|ctx_state_5_load_1_reg_655|   32   |
|    ctx_state_5_reg_567   |   32   |
|ctx_state_6_load_1_reg_650|   32   |
|    ctx_state_6_reg_560   |   32   |
|ctx_state_7_load_1_reg_645|   32   |
|    ctx_state_7_reg_553   |   32   |
| ctx_state_load_1_reg_680 |   32   |
|     ctx_state_reg_602    |   32   |
|     data_addr_reg_636    |    6   |
|        i_1_reg_631       |    7   |
|         i_reg_197        |    7   |
|       tmp_3_reg_641      |    1   |
|       tmp_7_reg_623      |    8   |
+--------------------------+--------+
|           Total          |   637  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_179      |  p0  |   2  |   6  |   12   ||    9    |
| grp_sha256_transform_fu_208 |  p1  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_208 |  p2  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_208 |  p3  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_208 |  p4  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_208 |  p5  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_208 |  p6  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_208 |  p7  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_208 |  p8  |   2  |  32  |   64   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   524  ||  15.921 ||    81   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |   12   |   902  |  1592  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   81   |
|  Register |    -   |    -   |   637  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   28   |  1539  |  1673  |
+-----------+--------+--------+--------+--------+
