
*** Running vivado
    with args -log Graphics.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Graphics.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Graphics.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 391.422 ; gain = 94.703
INFO: [Synth 8-638] synthesizing module 'Graphics' [c:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/ip/Graphics/synth/Graphics.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'Graphics' (9#1) [c:/Users/AdoneyGalvan/Vivado Projects/GAME/GAME.srcs/sources_1/ip/Graphics/synth/Graphics.vhd:68]
Finished RTL Elaboration : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 600.281 ; gain = 303.563
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 600.281 ; gain = 303.563
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 672.855 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:31 ; elapsed = 00:01:38 . Memory (MB): peak = 672.855 ; gain = 376.137
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:31 ; elapsed = 00:01:38 . Memory (MB): peak = 672.855 ; gain = 376.137
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:01:38 . Memory (MB): peak = 672.855 ; gain = 376.137
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 672.855 ; gain = 376.137
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 672.855 ; gain = 376.137
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 706.461 ; gain = 409.742
Finished Timing Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 706.461 ; gain = 409.742
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 717.605 ; gain = 420.887
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 717.605 ; gain = 420.887
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 717.605 ; gain = 420.887
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 717.605 ; gain = 420.887
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 717.605 ; gain = 420.887
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 717.605 ; gain = 420.887
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 717.605 ; gain = 420.887

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 717.605 ; gain = 420.887
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:53 . Memory (MB): peak = 729.160 ; gain = 440.273
