# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build_nand --top-module nand_gate --timescale 1ns/1ps --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/Users/loganwonnacott/Desktop/sv/.venv/lib/python3.13/site-packages/cocotb/libs -L/Users/loganwonnacott/Desktop/sv/.venv/lib/python3.13/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --trace-fst --top-module nand_gate /Users/loganwonnacott/Desktop/sv/gates/sim/../rtl/or_gate.sv /Users/loganwonnacott/Desktop/sv/gates/sim/../rtl/and_gate.sv /Users/loganwonnacott/Desktop/sv/gates/sim/../rtl/xor_gate.sv /Users/loganwonnacott/Desktop/sv/gates/sim/../rtl/not_gate.sv /Users/loganwonnacott/Desktop/sv/gates/sim/../rtl/nand_gate.sv /Users/loganwonnacott/Desktop/sv/gates/sim/../rtl/nor_gate.sv /Users/loganwonnacott/Desktop/sv/gates/sim/../rtl/xnor_gate.sv /Users/loganwonnacott/Desktop/sv/.venv/lib/python3.13/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S       123 133732853  1766612559           0  1766612559           0 "giAE7n78dPzQWQ9GrvIlyKJVVflktujbQ85Fa1Dq" "/Users/loganwonnacott/Desktop/sv/gates/sim/../rtl/and_gate.sv"
S       119 149136712  1771003143           0  1771003143           0 "7viBmjOftSTT7KW35aaIcKmIOUgzAAf6GsArOmOI" "/Users/loganwonnacott/Desktop/sv/gates/sim/../rtl/nand_gate.sv"
S       116 149137478  1771003473           0  1771003473           0 "HxDSnFVW0LPNsvigWBfecP2MwNPS8Yuo7Xs3RFi8" "/Users/loganwonnacott/Desktop/sv/gates/sim/../rtl/nor_gate.sv"
S        94 149119911  1771002402           0  1771002402           0 "CdHfVsUmxuaS7C0AhhiICZU9ZBdMitnjhgyvIMdm" "/Users/loganwonnacott/Desktop/sv/gates/sim/../rtl/not_gate.sv"
S       118 133726232  1766610973           0  1766610973           0 "zNLpBBMMmAdxoBRpWzg7wpogBUXvS677j0HQzI31" "/Users/loganwonnacott/Desktop/sv/gates/sim/../rtl/or_gate.sv"
S       123 149138665  1771004239           0  1771004239           0 "OMAkIRgYrVAmhAjV0YgP9xat2L9pfzxlsoJ1rjYC" "/Users/loganwonnacott/Desktop/sv/gates/sim/../rtl/xnor_gate.sv"
S       115 149096954  1770997974           0  1770997974           0 "SVFyawyCNJAOQY5KrSsSMApvBoGHAklNj5EQe9mz" "/Users/loganwonnacott/Desktop/sv/gates/sim/../rtl/xor_gate.sv"
S  11730208 133727085  1766611245           0  1762099966           0 "unhashed" "/opt/homebrew/Cellar/verilator/5.042/bin/verilator_bin"
S      6463 133727204  1766611245           0  1762099966           0 "JZm6meYsIyq0R8uGaji2NEBdPusokdGZs82CBAWw" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std.sv"
S      3211 133727205  1766611245           0  1762099966           0 "OR1rZliZFrJspYue6obWFuZ2lJCaOWbs1SaAgBq7" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std_waiver.vlt"
T      5020 149160961  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop.cpp"
T      3576 149160960  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop.h"
T      2334 149160971  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop.mk"
T       669 149160959  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop__Dpi.cpp"
T       520 149160958  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop__Dpi.h"
T      1943 149160956  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop__Syms.cpp"
T      1295 149160957  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop__Syms.h"
T       290 149160968  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop__TraceDecls__0__Slow.cpp"
T      1939 149160969  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop__Trace__0.cpp"
T      4401 149160967  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop__Trace__0__Slow.cpp"
T      1001 149160963  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop___024root.h"
T      4267 149160966  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop___024root__0.cpp"
T      6610 149160965  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop___024root__0__Slow.cpp"
T       568 149160964  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop___024root__Slow.cpp"
T       773 149160962  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop__pch.h"
T      1252 149160972  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop__ver.d"
T         0        0  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop__verFiles.dat"
T      1753 149160970  1771012302           0  1771012302           0 "unhashed" "sim_build_nand/Vtop_classes.mk"
