$date
	Sat Oct 22 21:26:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#700520
b1101 !
1"
#700522
b1101 &
b1101 %
1$
#700523
0"
#700526
b101000 &
b101000 %
#700530
b10100 &
b10100 %
#700534
b1010 &
b1010 %
#700538
b101 &
b101 %
#700542
b10000 &
b10000 %
#700546
b1000 &
b1000 %
#700550
b100 &
b100 %
#700554
b10 &
b10 %
#700558
b1 &
1#
b1 %
#700562
b0 &
b0 %
0#
0$
#1657906
b110 &
b110 %
1$
b110 !
1"
#1657907
0"
#1657910
b11 &
b11 %
#1657914
b1010 &
b1010 %
#1657918
b101 &
b101 %
#1657922
b10000 &
b10000 %
#1657926
b1000 &
b1000 %
#1657930
b100 &
b100 %
#1657934
b10 &
b10 %
#1657938
b1 &
b1 %
1#
#1657942
b0 &
0#
b0 %
0$
#2679403
b11 !
1"
#2679406
b11 &
b11 %
1$
#2679407
0"
#2679410
b1010 &
b1010 %
#2679414
b101 &
b101 %
#2679418
b10000 &
b10000 %
#2679422
b1000 &
b1000 %
#2679426
b100 &
b100 %
#2679430
b10 &
b10 %
#2679434
b1 &
b1 %
1#
#2679438
b0 &
0#
b0 %
0$
#4500012
