Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun May 22 13:29:25 2022
| Host         : riscmakers.home running 64-bit CentOS Linux release 8.5.2111
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_sim_impl/cva6_sim.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.037ns  (logic 0.419ns (40.400%)  route 0.618ns (59.600%))
  Logic Levels:           0  
  Clock Path Skew:        -8.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 109.586 - 111.111 ) 
    Source Clock Delay      (SCD):    7.130ns = ( 107.130 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.870   107.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDCE (Prop_fdce_C_Q)         0.419   107.549 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.618   108.168    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X105Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.619   109.586    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   109.586    
                         clock uncertainty           -0.595   108.990    
    SLICE_X105Y33        FDCE (Setup_fdce_C_D)       -0.236   108.754    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        108.754    
                         arrival time                        -108.168    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.037ns  (logic 0.419ns (40.400%)  route 0.618ns (59.600%))
  Logic Levels:           0  
  Clock Path Skew:        -8.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 109.586 - 111.111 ) 
    Source Clock Delay      (SCD):    7.130ns = ( 107.130 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.870   107.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDCE (Prop_fdce_C_Q)         0.419   107.549 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.618   108.168    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X105Y33        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.619   109.586    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   109.586    
                         clock uncertainty           -0.595   108.990    
    SLICE_X105Y33        FDCE (Setup_fdce_C_D)       -0.236   108.754    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        108.754    
                         arrival time                        -108.168    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.205ns  (logic 0.456ns (37.843%)  route 0.749ns (62.157%))
  Logic Levels:           0  
  Clock Path Skew:        -8.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 109.581 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y29        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y29        FDCE (Prop_fdce_C_Q)         0.456   107.581 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.749   108.330    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X101Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.614   109.581    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X101Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   109.581    
                         clock uncertainty           -0.595   108.985    
    SLICE_X101Y30        FDCE (Setup_fdce_C_D)       -0.061   108.924    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        108.924    
                         arrival time                        -108.330    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.205ns  (logic 0.456ns (37.843%)  route 0.749ns (62.157%))
  Logic Levels:           0  
  Clock Path Skew:        -8.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 109.581 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y29        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y29        FDCE (Prop_fdce_C_Q)         0.456   107.581 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.749   108.330    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X101Y30        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.614   109.581    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X101Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   109.581    
                         clock uncertainty           -0.595   108.985    
    SLICE_X101Y30        FDCE (Setup_fdce_C_D)       -0.061   108.924    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        108.924    
                         arrival time                        -108.330    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.195ns  (logic 0.456ns (38.169%)  route 0.739ns (61.831%))
  Logic Levels:           0  
  Clock Path Skew:        -8.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 109.585 - 111.111 ) 
    Source Clock Delay      (SCD):    7.130ns = ( 107.130 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.870   107.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDCE (Prop_fdce_C_Q)         0.456   107.586 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.739   108.325    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X101Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.618   109.585    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X101Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   109.585    
                         clock uncertainty           -0.595   108.989    
    SLICE_X101Y33        FDCE (Setup_fdce_C_D)       -0.067   108.922    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        108.922    
                         arrival time                        -108.325    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.195ns  (logic 0.456ns (38.169%)  route 0.739ns (61.831%))
  Logic Levels:           0  
  Clock Path Skew:        -8.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 109.585 - 111.111 ) 
    Source Clock Delay      (SCD):    7.130ns = ( 107.130 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.870   107.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDCE (Prop_fdce_C_Q)         0.456   107.586 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.739   108.325    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X101Y33        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.618   109.585    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X101Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   109.585    
                         clock uncertainty           -0.595   108.989    
    SLICE_X101Y33        FDCE (Setup_fdce_C_D)       -0.067   108.922    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        108.922    
                         arrival time                        -108.325    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.039ns  (logic 0.419ns (40.338%)  route 0.620ns (59.662%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 109.655 - 111.111 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDCE (Prop_fdce_C_Q)         0.419   107.545 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.620   108.165    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
    SLICE_X107Y28        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.688   109.655    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y28        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   109.655    
                         clock uncertainty           -0.595   109.059    
    SLICE_X107Y28        FDCE (Setup_fdce_C_D)       -0.253   108.806    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        108.806    
                         arrival time                        -108.165    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.039ns  (logic 0.419ns (40.338%)  route 0.620ns (59.662%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 109.655 - 111.111 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDCE (Prop_fdce_C_Q)         0.419   107.545 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.620   108.165    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
    SLICE_X107Y28        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.688   109.655    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y28        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   109.655    
                         clock uncertainty           -0.595   109.059    
    SLICE_X107Y28        FDCE (Setup_fdce_C_D)       -0.253   108.806    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        108.806    
                         arrival time                        -108.165    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.024ns  (logic 0.419ns (40.906%)  route 0.605ns (59.094%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.130ns = ( 107.130 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.870   107.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDCE (Prop_fdce_C_Q)         0.419   107.549 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.605   108.155    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X106Y31        FDCE (Setup_fdce_C_D)       -0.234   108.827    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        108.827    
                         arrival time                        -108.155    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.024ns  (logic 0.419ns (40.906%)  route 0.605ns (59.094%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.130ns = ( 107.130 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.870   107.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDCE (Prop_fdce_C_Q)         0.419   107.549 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.605   108.155    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X106Y31        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X106Y31        FDCE (Setup_fdce_C_D)       -0.234   108.827    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        108.827    
                         arrival time                        -108.155    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.075ns  (logic 0.456ns (42.416%)  route 0.619ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        -8.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 109.586 - 111.111 ) 
    Source Clock Delay      (SCD):    7.130ns = ( 107.130 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.870   107.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDCE (Prop_fdce_C_Q)         0.456   107.586 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.619   108.206    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X105Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.619   109.586    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   109.586    
                         clock uncertainty           -0.595   108.990    
    SLICE_X105Y33        FDCE (Setup_fdce_C_D)       -0.067   108.923    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        108.923    
                         arrival time                        -108.206    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.075ns  (logic 0.456ns (42.416%)  route 0.619ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        -8.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 109.586 - 111.111 ) 
    Source Clock Delay      (SCD):    7.130ns = ( 107.130 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.870   107.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDCE (Prop_fdce_C_Q)         0.456   107.586 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.619   108.206    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X105Y33        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.619   109.586    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   109.586    
                         clock uncertainty           -0.595   108.990    
    SLICE_X105Y33        FDCE (Setup_fdce_C_D)       -0.067   108.923    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        108.923    
                         arrival time                        -108.206    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.133ns  (logic 0.456ns (40.259%)  route 0.677ns (59.741%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.130ns = ( 107.130 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.870   107.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDCE (Prop_fdce_C_Q)         0.456   107.586 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.677   108.263    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X106Y31        FDCE (Setup_fdce_C_D)       -0.058   109.003    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        109.003    
                         arrival time                        -108.263    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.133ns  (logic 0.456ns (40.259%)  route 0.677ns (59.741%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.130ns = ( 107.130 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.870   107.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDCE (Prop_fdce_C_Q)         0.456   107.586 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.677   108.263    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
    SLICE_X106Y31        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X106Y31        FDCE (Setup_fdce_C_D)       -0.058   109.003    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        109.003    
                         arrival time                        -108.263    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.765%)  route 0.636ns (58.235%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.129ns = ( 107.129 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.869   107.129    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y32        FDCE (Prop_fdce_C_Q)         0.456   107.585 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.636   108.221    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X106Y31        FDCE (Setup_fdce_C_D)       -0.095   108.966    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        108.966    
                         arrival time                        -108.221    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.765%)  route 0.636ns (58.235%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.129ns = ( 107.129 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.869   107.129    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y32        FDCE (Prop_fdce_C_Q)         0.456   107.585 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.636   108.221    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X106Y31        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X106Y31        FDCE (Setup_fdce_C_D)       -0.095   108.966    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        108.966    
                         arrival time                        -108.221    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.085ns  (logic 0.518ns (47.734%)  route 0.567ns (52.266%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 109.661 - 111.111 ) 
    Source Clock Delay      (SCD):    7.130ns = ( 107.130 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.870   107.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y32        FDCE (Prop_fdce_C_Q)         0.518   107.648 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.567   108.216    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.694   109.661    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   109.661    
                         clock uncertainty           -0.595   109.065    
    SLICE_X111Y32        FDCE (Setup_fdce_C_D)       -0.103   108.962    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        108.962    
                         arrival time                        -108.216    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.085ns  (logic 0.518ns (47.734%)  route 0.567ns (52.266%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 109.661 - 111.111 ) 
    Source Clock Delay      (SCD):    7.130ns = ( 107.130 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.870   107.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y32        FDCE (Prop_fdce_C_Q)         0.518   107.648 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.567   108.216    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X111Y32        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.694   109.661    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   109.661    
                         clock uncertainty           -0.595   109.065    
    SLICE_X111Y32        FDCE (Setup_fdce_C_D)       -0.103   108.962    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        108.962    
                         arrival time                        -108.216    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.117ns  (logic 0.456ns (40.810%)  route 0.661ns (59.190%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 109.661 - 111.111 ) 
    Source Clock Delay      (SCD):    7.134ns = ( 107.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.874   107.134    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y35        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y35        FDCE (Prop_fdce_C_Q)         0.456   107.590 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.661   108.252    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.694   109.661    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   109.661    
                         clock uncertainty           -0.595   109.065    
    SLICE_X111Y32        FDCE (Setup_fdce_C_D)       -0.062   109.003    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        109.003    
                         arrival time                        -108.252    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.117ns  (logic 0.456ns (40.810%)  route 0.661ns (59.190%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 109.661 - 111.111 ) 
    Source Clock Delay      (SCD):    7.134ns = ( 107.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.874   107.134    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y35        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y35        FDCE (Prop_fdce_C_Q)         0.456   107.590 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.661   108.252    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X111Y32        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.694   109.661    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   109.661    
                         clock uncertainty           -0.595   109.065    
    SLICE_X111Y32        FDCE (Setup_fdce_C_D)       -0.062   109.003    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        109.003    
                         arrival time                        -108.252    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.203%)  route 0.625ns (57.797%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 109.661 - 111.111 ) 
    Source Clock Delay      (SCD):    7.134ns = ( 107.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.874   107.134    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y36        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y36        FDCE (Prop_fdce_C_Q)         0.456   107.590 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.625   108.215    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.694   109.661    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   109.661    
                         clock uncertainty           -0.595   109.065    
    SLICE_X111Y32        FDCE (Setup_fdce_C_D)       -0.093   108.972    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        108.972    
                         arrival time                        -108.215    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.203%)  route 0.625ns (57.797%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 109.661 - 111.111 ) 
    Source Clock Delay      (SCD):    7.134ns = ( 107.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.874   107.134    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y36        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y36        FDCE (Prop_fdce_C_Q)         0.456   107.590 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.625   108.215    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
    SLICE_X111Y32        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.694   109.661    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   109.661    
                         clock uncertainty           -0.595   109.065    
    SLICE_X111Y32        FDCE (Setup_fdce_C_D)       -0.093   108.972    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        108.972    
                         arrival time                        -108.215    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.013ns  (logic 0.456ns (45.019%)  route 0.557ns (54.981%))
  Logic Levels:           0  
  Clock Path Skew:        -8.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 109.586 - 111.111 ) 
    Source Clock Delay      (SCD):    7.130ns = ( 107.130 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.870   107.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDCE (Prop_fdce_C_Q)         0.456   107.586 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.557   108.143    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X105Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.619   109.586    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   109.586    
                         clock uncertainty           -0.595   108.990    
    SLICE_X105Y33        FDCE (Setup_fdce_C_D)       -0.081   108.909    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        108.909    
                         arrival time                        -108.143    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.013ns  (logic 0.456ns (45.019%)  route 0.557ns (54.981%))
  Logic Levels:           0  
  Clock Path Skew:        -8.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 109.586 - 111.111 ) 
    Source Clock Delay      (SCD):    7.130ns = ( 107.130 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.870   107.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y33        FDCE (Prop_fdce_C_Q)         0.456   107.586 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.557   108.143    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X105Y33        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.619   109.586    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y33        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   109.586    
                         clock uncertainty           -0.595   108.990    
    SLICE_X105Y33        FDCE (Setup_fdce_C_D)       -0.081   108.909    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        108.909    
                         arrival time                        -108.143    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.095ns  (logic 0.456ns (41.627%)  route 0.639ns (58.373%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 109.656 - 111.111 ) 
    Source Clock Delay      (SCD):    7.129ns = ( 107.129 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.869   107.129    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y32        FDCE (Prop_fdce_C_Q)         0.456   107.585 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.639   108.225    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X106Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.689   109.656    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   109.656    
                         clock uncertainty           -0.595   109.060    
    SLICE_X106Y30        FDCE (Setup_fdce_C_D)       -0.067   108.993    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        108.993    
                         arrival time                        -108.225    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.095ns  (logic 0.456ns (41.627%)  route 0.639ns (58.373%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 109.656 - 111.111 ) 
    Source Clock Delay      (SCD):    7.129ns = ( 107.129 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.869   107.129    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y32        FDCE (Prop_fdce_C_Q)         0.456   107.585 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.639   108.225    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X106Y30        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.689   109.656    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   109.656    
                         clock uncertainty           -0.595   109.060    
    SLICE_X106Y30        FDCE (Setup_fdce_C_D)       -0.067   108.993    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        108.993    
                         arrival time                        -108.225    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.087ns  (logic 0.456ns (41.960%)  route 0.631ns (58.040%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 109.661 - 111.111 ) 
    Source Clock Delay      (SCD):    7.134ns = ( 107.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.874   107.134    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y35        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y35        FDCE (Prop_fdce_C_Q)         0.456   107.590 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.631   108.221    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.694   109.661    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000   109.661    
                         clock uncertainty           -0.595   109.065    
    SLICE_X111Y32        FDCE (Setup_fdce_C_D)       -0.058   109.007    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                        109.007    
                         arrival time                        -108.221    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.087ns  (logic 0.456ns (41.960%)  route 0.631ns (58.040%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 109.661 - 111.111 ) 
    Source Clock Delay      (SCD):    7.134ns = ( 107.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.874   107.134    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y35        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y35        FDCE (Prop_fdce_C_Q)         0.456   107.590 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.631   108.221    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
    SLICE_X111Y32        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.694   109.661    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000   109.661    
                         clock uncertainty           -0.595   109.065    
    SLICE_X111Y32        FDCE (Setup_fdce_C_D)       -0.058   109.007    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                        109.007    
                         arrival time                        -108.221    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.909ns  (logic 0.419ns (46.069%)  route 0.490ns (53.931%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 109.655 - 111.111 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDCE (Prop_fdce_C_Q)         0.419   107.545 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.490   108.036    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X107Y28        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.688   109.655    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y28        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   109.655    
                         clock uncertainty           -0.595   109.059    
    SLICE_X107Y28        FDCE (Setup_fdce_C_D)       -0.236   108.823    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        108.823    
                         arrival time                        -108.036    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.909ns  (logic 0.419ns (46.069%)  route 0.490ns (53.931%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 109.655 - 111.111 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDCE (Prop_fdce_C_Q)         0.419   107.545 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.490   108.036    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X107Y28        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.688   109.655    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y28        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   109.655    
                         clock uncertainty           -0.595   109.059    
    SLICE_X107Y28        FDCE (Setup_fdce_C_D)       -0.236   108.823    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        108.823    
                         arrival time                        -108.036    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.899ns  (logic 0.419ns (46.583%)  route 0.480ns (53.417%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.129ns = ( 107.129 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.869   107.129    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y32        FDCE (Prop_fdce_C_Q)         0.419   107.548 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.480   108.029    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X106Y31        FDCE (Setup_fdce_C_D)       -0.233   108.828    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        108.828    
                         arrival time                        -108.029    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.899ns  (logic 0.419ns (46.583%)  route 0.480ns (53.417%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.129ns = ( 107.129 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.869   107.129    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y32        FDCE (Prop_fdce_C_Q)         0.419   107.548 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.480   108.029    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X106Y31        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X106Y31        FDCE (Setup_fdce_C_D)       -0.233   108.828    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        108.828    
                         arrival time                        -108.029    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.895ns  (logic 0.419ns (46.830%)  route 0.476ns (53.170%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 109.661 - 111.111 ) 
    Source Clock Delay      (SCD):    7.134ns = ( 107.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.874   107.134    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y35        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y35        FDCE (Prop_fdce_C_Q)         0.419   107.553 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.476   108.029    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.694   109.661    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   109.661    
                         clock uncertainty           -0.595   109.065    
    SLICE_X111Y32        FDCE (Setup_fdce_C_D)       -0.236   108.829    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        108.829    
                         arrival time                        -108.029    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.895ns  (logic 0.419ns (46.830%)  route 0.476ns (53.170%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 109.661 - 111.111 ) 
    Source Clock Delay      (SCD):    7.134ns = ( 107.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.874   107.134    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y35        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y35        FDCE (Prop_fdce_C_Q)         0.419   107.553 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.476   108.029    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
    SLICE_X111Y32        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.694   109.661    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000   109.661    
                         clock uncertainty           -0.595   109.065    
    SLICE_X111Y32        FDCE (Setup_fdce_C_D)       -0.236   108.829    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                        108.829    
                         arrival time                        -108.029    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.145%)  route 0.626ns (57.855%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 109.661 - 111.111 ) 
    Source Clock Delay      (SCD):    7.134ns = ( 107.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.874   107.134    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y35        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y35        FDCE (Prop_fdce_C_Q)         0.456   107.590 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.626   108.216    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.694   109.661    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   109.661    
                         clock uncertainty           -0.595   109.065    
    SLICE_X111Y32        FDCE (Setup_fdce_C_D)       -0.047   109.018    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        109.018    
                         arrival time                        -108.216    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.145%)  route 0.626ns (57.855%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 109.661 - 111.111 ) 
    Source Clock Delay      (SCD):    7.134ns = ( 107.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.874   107.134    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y35        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y35        FDCE (Prop_fdce_C_Q)         0.456   107.590 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.626   108.216    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X111Y32        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.694   109.661    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   109.661    
                         clock uncertainty           -0.595   109.065    
    SLICE_X111Y32        FDCE (Setup_fdce_C_D)       -0.047   109.018    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        109.018    
                         arrival time                        -108.216    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.015ns  (logic 0.456ns (44.913%)  route 0.559ns (55.087%))
  Logic Levels:           0  
  Clock Path Skew:        -8.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 109.583 - 111.111 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDCE (Prop_fdce_C_Q)         0.456   107.582 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.559   108.142    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
    SLICE_X104Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.616   109.583    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   109.583    
                         clock uncertainty           -0.595   108.987    
    SLICE_X104Y31        FDCE (Setup_fdce_C_D)       -0.031   108.956    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        108.956    
                         arrival time                        -108.142    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.015ns  (logic 0.456ns (44.913%)  route 0.559ns (55.087%))
  Logic Levels:           0  
  Clock Path Skew:        -8.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 109.583 - 111.111 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDCE (Prop_fdce_C_Q)         0.456   107.582 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.559   108.142    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[14]
    SLICE_X104Y31        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.616   109.583    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]/C
                         clock pessimism              0.000   109.583    
                         clock uncertainty           -0.595   108.987    
    SLICE_X104Y31        FDCE (Setup_fdce_C_D)       -0.031   108.956    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                        108.956    
                         arrival time                        -108.142    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.576%)  route 0.615ns (57.424%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 109.656 - 111.111 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDCE (Prop_fdce_C_Q)         0.456   107.582 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.615   108.198    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
    SLICE_X108Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.689   109.656    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   109.656    
                         clock uncertainty           -0.595   109.060    
    SLICE_X108Y30        FDCE (Setup_fdce_C_D)       -0.045   109.015    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        109.015    
                         arrival time                        -108.198    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.576%)  route 0.615ns (57.424%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 109.656 - 111.111 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDCE (Prop_fdce_C_Q)         0.456   107.582 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.615   108.198    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
    SLICE_X108Y30        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.689   109.656    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   109.656    
                         clock uncertainty           -0.595   109.060    
    SLICE_X108Y30        FDCE (Setup_fdce_C_D)       -0.045   109.015    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        109.015    
                         arrival time                        -108.198    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.222%)  route 0.624ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 109.582 - 111.111 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y31        FDCE (Prop_fdce_C_Q)         0.456   107.505 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.624   108.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X102Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.615   109.582    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   109.582    
                         clock uncertainty           -0.595   108.986    
    SLICE_X102Y31        FDCE (Setup_fdce_C_D)       -0.028   108.958    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        108.958    
                         arrival time                        -108.130    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.222%)  route 0.624ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 109.582 - 111.111 ) 
    Source Clock Delay      (SCD):    7.049ns = ( 107.049 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.789   107.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y31        FDCE (Prop_fdce_C_Q)         0.456   107.505 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.624   108.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X102Y31        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.615   109.582    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   109.582    
                         clock uncertainty           -0.595   108.986    
    SLICE_X102Y31        FDCE (Setup_fdce_C_D)       -0.028   108.958    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        108.958    
                         arrival time                        -108.130    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.004ns  (logic 0.456ns (45.409%)  route 0.548ns (54.591%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 109.581 - 111.111 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y30        FDCE (Prop_fdce_C_Q)         0.456   107.504 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.548   108.053    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X101Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.614   109.581    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X101Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   109.581    
                         clock uncertainty           -0.595   108.985    
    SLICE_X101Y30        FDCE (Setup_fdce_C_D)       -0.067   108.918    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        108.918    
                         arrival time                        -108.053    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.004ns  (logic 0.456ns (45.409%)  route 0.548ns (54.591%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 109.581 - 111.111 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y30        FDCE (Prop_fdce_C_Q)         0.456   107.504 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.548   108.053    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X101Y30        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.614   109.581    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X101Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   109.581    
                         clock uncertainty           -0.595   108.985    
    SLICE_X101Y30        FDCE (Setup_fdce_C_D)       -0.067   108.918    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        108.918    
                         arrival time                        -108.053    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.979ns  (logic 0.456ns (46.573%)  route 0.523ns (53.427%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 109.655 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y29        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y29        FDCE (Prop_fdce_C_Q)         0.456   107.581 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.523   108.105    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X106Y28        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.688   109.655    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y28        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   109.655    
                         clock uncertainty           -0.595   109.059    
    SLICE_X106Y28        FDCE (Setup_fdce_C_D)       -0.081   108.978    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        108.978    
                         arrival time                        -108.105    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.979ns  (logic 0.456ns (46.573%)  route 0.523ns (53.427%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 109.655 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y29        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y29        FDCE (Prop_fdce_C_Q)         0.456   107.581 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.523   108.105    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X106Y28        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.688   109.655    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y28        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   109.655    
                         clock uncertainty           -0.595   109.059    
    SLICE_X106Y28        FDCE (Setup_fdce_C_D)       -0.081   108.978    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        108.978    
                         arrival time                        -108.105    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.932ns  (logic 0.456ns (48.920%)  route 0.476ns (51.080%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 109.581 - 111.111 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X101Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y31        FDCE (Prop_fdce_C_Q)         0.456   107.504 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.476   107.981    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
    SLICE_X101Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.614   109.581    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X101Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   109.581    
                         clock uncertainty           -0.595   108.985    
    SLICE_X101Y30        FDCE (Setup_fdce_C_D)       -0.081   108.904    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        108.904    
                         arrival time                        -107.981    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.932ns  (logic 0.456ns (48.920%)  route 0.476ns (51.080%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 109.581 - 111.111 ) 
    Source Clock Delay      (SCD):    7.048ns = ( 107.048 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.788   107.048    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X101Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y31        FDCE (Prop_fdce_C_Q)         0.456   107.504 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.476   107.981    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
    SLICE_X101Y30        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.614   109.581    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X101Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   109.581    
                         clock uncertainty           -0.595   108.985    
    SLICE_X101Y30        FDCE (Setup_fdce_C_D)       -0.081   108.904    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        108.904    
                         arrival time                        -107.981    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 109.656 - 111.111 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDCE (Prop_fdce_C_Q)         0.456   107.582 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.519   108.102    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X108Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.689   109.656    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   109.656    
                         clock uncertainty           -0.595   109.060    
    SLICE_X108Y30        FDCE (Setup_fdce_C_D)       -0.028   109.032    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        109.032    
                         arrival time                        -108.102    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 109.656 - 111.111 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDCE (Prop_fdce_C_Q)         0.456   107.582 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.519   108.102    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X108Y30        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.689   109.656    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   109.656    
                         clock uncertainty           -0.595   109.060    
    SLICE_X108Y30        FDCE (Setup_fdce_C_D)       -0.028   109.032    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        109.032    
                         arrival time                        -108.102    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.934ns  (logic 0.456ns (48.817%)  route 0.478ns (51.183%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 109.655 - 111.111 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDCE (Prop_fdce_C_Q)         0.456   107.582 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.478   108.061    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X107Y28        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.688   109.655    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y28        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   109.655    
                         clock uncertainty           -0.595   109.059    
    SLICE_X107Y28        FDCE (Setup_fdce_C_D)       -0.067   108.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        108.992    
                         arrival time                        -108.061    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.934ns  (logic 0.456ns (48.817%)  route 0.478ns (51.183%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 109.655 - 111.111 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDCE (Prop_fdce_C_Q)         0.456   107.582 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.478   108.061    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X107Y28        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.688   109.655    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y28        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   109.655    
                         clock uncertainty           -0.595   109.059    
    SLICE_X107Y28        FDCE (Setup_fdce_C_D)       -0.067   108.992    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        108.992    
                         arrival time                        -108.061    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.763ns  (logic 0.419ns (54.924%)  route 0.344ns (45.076%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDCE (Prop_fdce_C_Q)         0.419   107.545 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.344   107.889    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
    SLICE_X107Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X107Y31        FDCE (Setup_fdce_C_D)       -0.236   108.825    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        108.825    
                         arrival time                        -107.889    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.763ns  (logic 0.419ns (54.924%)  route 0.344ns (45.076%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDCE (Prop_fdce_C_Q)         0.419   107.545 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.344   107.889    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
    SLICE_X107Y31        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X107Y31        FDCE (Setup_fdce_C_D)       -0.236   108.825    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        108.825    
                         arrival time                        -107.889    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.927ns  (logic 0.456ns (49.171%)  route 0.471ns (50.829%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.128ns = ( 107.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.868   107.128    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.456   107.584 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.471   108.056    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X107Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X107Y31        FDCE (Setup_fdce_C_D)       -0.067   108.994    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        108.994    
                         arrival time                        -108.056    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.927ns  (logic 0.456ns (49.171%)  route 0.471ns (50.829%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.128ns = ( 107.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.868   107.128    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.456   107.584 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.471   108.056    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X107Y31        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X107Y31        FDCE (Setup_fdce_C_D)       -0.067   108.994    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        108.994    
                         arrival time                        -108.056    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.968ns  (logic 0.456ns (47.094%)  route 0.512ns (52.906%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 109.659 - 111.111 ) 
    Source Clock Delay      (SCD):    7.128ns = ( 107.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.868   107.128    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.456   107.584 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.512   108.097    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X112Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.692   109.659    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   109.659    
                         clock uncertainty           -0.595   109.063    
    SLICE_X112Y31        FDCE (Setup_fdce_C_D)       -0.028   109.035    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        109.035    
                         arrival time                        -108.097    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.968ns  (logic 0.456ns (47.094%)  route 0.512ns (52.906%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 109.659 - 111.111 ) 
    Source Clock Delay      (SCD):    7.128ns = ( 107.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.868   107.128    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.456   107.584 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.512   108.097    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X112Y31        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.692   109.659    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   109.659    
                         clock uncertainty           -0.595   109.063    
    SLICE_X112Y31        FDCE (Setup_fdce_C_D)       -0.028   109.035    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        109.035    
                         arrival time                        -108.097    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.722ns  (logic 0.419ns (58.020%)  route 0.303ns (41.980%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.129ns = ( 107.129 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.869   107.129    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y32        FDCE (Prop_fdce_C_Q)         0.419   107.548 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.303   107.852    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X106Y31        FDCE (Setup_fdce_C_D)       -0.268   108.793    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        108.793    
                         arrival time                        -107.852    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.722ns  (logic 0.419ns (58.020%)  route 0.303ns (41.980%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.129ns = ( 107.129 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.869   107.129    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y32        FDCE (Prop_fdce_C_Q)         0.419   107.548 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.303   107.852    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
    SLICE_X106Y31        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X106Y31        FDCE (Setup_fdce_C_D)       -0.268   108.793    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        108.793    
                         arrival time                        -107.852    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.754ns  (logic 0.419ns (55.599%)  route 0.335ns (44.401%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 109.655 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y29        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y29        FDCE (Prop_fdce_C_Q)         0.419   107.544 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.335   107.879    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
    SLICE_X106Y28        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.688   109.655    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y28        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   109.655    
                         clock uncertainty           -0.595   109.059    
    SLICE_X106Y28        FDCE (Setup_fdce_C_D)       -0.236   108.823    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        108.823    
                         arrival time                        -107.879    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.754ns  (logic 0.419ns (55.599%)  route 0.335ns (44.401%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 109.655 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y29        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y29        FDCE (Prop_fdce_C_Q)         0.419   107.544 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.335   107.879    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
    SLICE_X106Y28        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.688   109.655    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y28        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   109.655    
                         clock uncertainty           -0.595   109.059    
    SLICE_X106Y28        FDCE (Setup_fdce_C_D)       -0.236   108.823    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        108.823    
                         arrival time                        -107.879    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.759ns  (logic 0.419ns (55.186%)  route 0.340ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.129ns = ( 107.129 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.869   107.129    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y32        FDCE (Prop_fdce_C_Q)         0.419   107.548 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.340   107.889    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X106Y31        FDCE (Setup_fdce_C_D)       -0.220   108.841    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        108.841    
                         arrival time                        -107.889    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.759ns  (logic 0.419ns (55.186%)  route 0.340ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    7.129ns = ( 107.129 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.869   107.129    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y32        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y32        FDCE (Prop_fdce_C_Q)         0.419   107.548 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.340   107.889    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X106Y31        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.690   109.657    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   109.657    
                         clock uncertainty           -0.595   109.061    
    SLICE_X106Y31        FDCE (Setup_fdce_C_D)       -0.220   108.841    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        108.841    
                         arrival time                        -107.889    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.754%)  route 0.479ns (51.246%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 109.656 - 111.111 ) 
    Source Clock Delay      (SCD):    7.128ns = ( 107.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.868   107.128    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.456   107.584 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.479   108.064    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X108Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.689   109.656    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   109.656    
                         clock uncertainty           -0.595   109.060    
    SLICE_X108Y30        FDCE (Setup_fdce_C_D)       -0.031   109.029    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        109.029    
                         arrival time                        -108.064    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.754%)  route 0.479ns (51.246%))
  Logic Levels:           0  
  Clock Path Skew:        -8.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 109.656 - 111.111 ) 
    Source Clock Delay      (SCD):    7.128ns = ( 107.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.868   107.128    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.456   107.584 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.479   108.064    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X108Y30        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.689   109.656    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   109.656    
                         clock uncertainty           -0.595   109.060    
    SLICE_X108Y30        FDCE (Setup_fdce_C_D)       -0.031   109.029    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        109.029    
                         arrival time                        -108.064    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.929ns  (logic 0.456ns (49.078%)  route 0.473ns (50.922%))
  Logic Levels:           0  
  Clock Path Skew:        -8.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 109.587 - 111.111 ) 
    Source Clock Delay      (SCD):    7.053ns = ( 107.053 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.793   107.053    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y34        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.456   107.509 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.473   107.983    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
    SLICE_X104Y34        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.620   109.587    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y34        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   109.587    
                         clock uncertainty           -0.595   108.991    
    SLICE_X104Y34        FDCE (Setup_fdce_C_D)       -0.031   108.960    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        108.960    
                         arrival time                        -107.983    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.929ns  (logic 0.456ns (49.078%)  route 0.473ns (50.922%))
  Logic Levels:           0  
  Clock Path Skew:        -8.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 109.587 - 111.111 ) 
    Source Clock Delay      (SCD):    7.053ns = ( 107.053 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.793   107.053    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X103Y34        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y34        FDCE (Prop_fdce_C_Q)         0.456   107.509 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.473   107.983    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
    SLICE_X104Y34        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.620   109.587    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y34        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   109.587    
                         clock uncertainty           -0.595   108.991    
    SLICE_X104Y34        FDCE (Setup_fdce_C_D)       -0.031   108.960    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        108.960    
                         arrival time                        -107.983    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.753ns  (logic 0.419ns (55.615%)  route 0.334ns (44.385%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 109.656 - 111.111 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDCE (Prop_fdce_C_Q)         0.419   107.545 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.334   107.880    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
    SLICE_X108Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.689   109.656    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   109.656    
                         clock uncertainty           -0.595   109.060    
    SLICE_X108Y30        FDCE (Setup_fdce_C_D)       -0.201   108.859    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        108.859    
                         arrival time                        -107.880    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.753ns  (logic 0.419ns (55.615%)  route 0.334ns (44.385%))
  Logic Levels:           0  
  Clock Path Skew:        -8.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 109.656 - 111.111 ) 
    Source Clock Delay      (SCD):    7.126ns = ( 107.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.866   107.126    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDCE (Prop_fdce_C_Q)         0.419   107.545 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.334   107.880    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
    SLICE_X108Y30        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.689   109.656    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X108Y30        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   109.656    
                         clock uncertainty           -0.595   109.060    
    SLICE_X108Y30        FDCE (Setup_fdce_C_D)       -0.201   108.859    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        108.859    
                         arrival time                        -107.880    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.747ns  (logic 0.419ns (56.120%)  route 0.328ns (43.880%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 109.659 - 111.111 ) 
    Source Clock Delay      (SCD):    7.128ns = ( 107.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.868   107.128    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.419   107.547 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.328   107.875    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
    SLICE_X112Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.692   109.659    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   109.659    
                         clock uncertainty           -0.595   109.063    
    SLICE_X112Y31        FDCE (Setup_fdce_C_D)       -0.206   108.857    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        108.857    
                         arrival time                        -107.875    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.747ns  (logic 0.419ns (56.120%)  route 0.328ns (43.880%))
  Logic Levels:           0  
  Clock Path Skew:        -8.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 109.659 - 111.111 ) 
    Source Clock Delay      (SCD):    7.128ns = ( 107.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.868   107.128    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y31        FDCE (Prop_fdce_C_Q)         0.419   107.547 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.328   107.875    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
    SLICE_X112Y31        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.692   109.659    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y31        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000   109.659    
                         clock uncertainty           -0.595   109.063    
    SLICE_X112Y31        FDCE (Setup_fdce_C_D)       -0.206   108.857    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                        108.857    
                         arrival time                        -107.875    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 r  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 r  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 r  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 r  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 r  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 r  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 r  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 r  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 r  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 r  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 r  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 r  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 r  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 r  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 f  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 f  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 f  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 f  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 f  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 f  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 f  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 r  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 f  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 f  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 f  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 f  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 f  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 f  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/icache_data_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.102ns  (logic 5.694ns (26.983%)  route 15.408ns (73.017%))
  Logic Levels:           28  (CARRY4=9 LUT3=3 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 20.542 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.707    -0.985    i_ariane/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X85Y71         FDCE                                         r  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.456    -0.529 f  i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=277, routed)         1.875     1.346    i_ariane/issue_stage_i/i_issue_read_operands/alu_valid_id_ex
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.124     1.470 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_66/O
                         net (fo=3, routed)           0.869     2.339    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operator][4]
    SLICE_X107Y75        LUT6 (Prop_lut6_I1_O)        0.124     2.463 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30/O
                         net (fo=33, routed)          0.995     3.458    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_30_n_0
    SLICE_X105Y74        LUT5 (Prop_lut5_I4_O)        0.124     3.582 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37/O
                         net (fo=1, routed)           0.000     3.582    i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][3]_i_37_n_0
    SLICE_X105Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.132 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     4.141    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][3]_i_19_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.255 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.255    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][7]_i_19_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.369 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.369    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][11]_i_12_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.483    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][15]_i_15_n_0
    SLICE_X105Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.597 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.597    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][19]_i_15_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.711 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.711    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][23]_i_15_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.825    i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][27]_i_15_n_0
    SLICE_X105Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.047 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q_reg[0][sbe][result][31]_i_40/O[0]
                         net (fo=2, routed)           0.674     5.721    i_ariane/i_frontend/i_btb/adder_result[28]
    SLICE_X104Y81        LUT4 (Prop_lut4_I1_O)        0.299     6.020 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19/O
                         net (fo=1, routed)           0.436     6.456    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_19_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124     6.580 r  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15/O
                         net (fo=1, routed)           0.711     7.291    i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_15_n_0
    SLICE_X106Y75        LUT4 (Prop_lut4_I2_O)        0.124     7.415 f  i_ariane/i_frontend/i_btb/btb_q[15][1][target_address][31]_i_12/O
                         net (fo=1, routed)           0.757     8.171    i_ariane/issue_stage_i/i_issue_read_operands/data0
    SLICE_X101Y75        LUT6 (Prop_lut6_I3_O)        0.124     8.295 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7/O
                         net (fo=1, routed)           0.669     8.964    i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_7_n_0
    SLICE_X92Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.088 f  i_ariane/issue_stage_i/i_issue_read_operands/btb_q[15][1][target_address][31]_i_3/O
                         net (fo=37, routed)          1.184    10.273    i_ariane/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X66Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.397 f  i_ariane/issue_stage_i/i_issue_read_operands/fetch_entry_ready_o0__0_i_6/O
                         net (fo=35, routed)          0.814    11.211    i_ariane/issue_stage_i/i_scoreboard/resolved_branch[is_mispredict]
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124    11.335 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_1/O
                         net (fo=41, routed)          0.435    11.770    i_ariane/issue_stage_i/i_issue_read_operands/unaligned_q_reg_rep__0_0
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.118    11.888 f  i_ariane/issue_stage_i/i_issue_read_operands/byte_write[1].BRAM_reg_0_i_17__1/O
                         net (fo=21, routed)          0.683    12.571    i_ariane/i_cache_subsystem/i_riscmakers_icache/icache_dreq_if_cache[kill_s2]
    SLICE_X57Y62         LUT6 (Prop_lut6_I1_O)        0.326    12.897 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1/O
                         net (fo=4, routed)           0.582    13.479    i_ariane/i_cache_subsystem/i_riscmakers_icache/byte_write[1].BRAM_reg_0_i_20__1_n_0
    SLICE_X59Y62         LUT3 (Prop_lut3_I2_O)        0.118    13.597 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/req_address_q[31]_i_4/O
                         net (fo=1, routed)           0.433    14.031    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q_reg[31]_1
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.326    14.357 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/req_address_q[31]_i_2/O
                         net (fo=3, routed)           0.463    14.819    i_ariane/i_frontend/i_instr_realign/bypass_cache_q_reg_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.943 f  i_ariane/i_frontend/i_instr_realign/i__carry__1_i_1/O
                         net (fo=3, routed)           0.512    15.455    i_ariane/i_cache_subsystem/i_riscmakers_icache/bypass_cache_q_reg_1[0]
    SLICE_X57Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    15.834 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/range_check0_return0_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.468    16.303    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/bypass_cache_q_reg_2[0]
    SLICE_X57Y57         LUT6 (Prop_lut6_I1_O)        0.373    16.676 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6/O
                         net (fo=131, routed)         1.174    17.850    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/FSM_onehot_current_state_q[5]_i_6_n_0
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.119    17.969 f  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4/O
                         net (fo=1, routed)           0.977    18.945    i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.332    19.277 r  i_ariane/i_cache_subsystem/i_riscmakers_icache/i_riscmakers_icache_tag_store/icache_data_q[3]_i_2/O
                         net (fo=1, routed)           0.687    19.965    i_ariane/i_frontend/icache_dreq_cache_if[data][3]
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.152    20.117 r  i_ariane/i_frontend/icache_data_q[3]_i_1/O
                         net (fo=1, routed)           0.000    20.117    i_ariane/i_frontend/icache_data[3]
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20642, routed)       1.465    20.542    i_ariane/i_frontend/clk_out1
    SLICE_X51Y57         FDCE                                         r  i_ariane/i_frontend/icache_data_q_reg[3]/C
                         clock pessimism              0.567    21.109    
                         clock uncertainty           -0.077    21.032    
    SLICE_X51Y57         FDCE (Setup_fdce_C_D)        0.075    21.107    i_ariane/i_frontend/icache_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.107    
                         arrival time                         -20.117    
  -------------------------------------------------------------------
                         slack                                  0.991    




