// Seed: 1874004049
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri1 id_3
);
endmodule
module module_1 #(
    parameter id_0 = 32'd60
) (
    input wire _id_0,
    input supply1 id_1,
    output uwire id_2,
    output wand id_3,
    output tri0 id_4,
    input supply1 id_5,
    output logic id_6,
    input tri0 id_7,
    output tri1 id_8,
    input wire id_9
);
  initial id_6 <= 1;
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_5,
      id_9
  );
  assign modCall_1.id_0 = 0;
  wire id_12;
  logic id_13[-1 : id_0], id_14, id_15;
  assign id_2 = 1;
endmodule
