#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May 11 00:06:38 2024
# Process ID: 15648
# Current directory: C:/Users/marin/IdeaProjects/educational_assignments/computer_systems_architecture/Labs/01. Adder/half_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22756 C:\Users\marin\IdeaProjects\educational_assignments\computer_systems_architecture\Labs\01. Adder\half_adder\half_adder.xpr
# Log file: C:/Users/marin/IdeaProjects/educational_assignments/computer_systems_architecture/Labs/01. Adder/half_adder/vivado.log
# Journal file: C:/Users/marin/IdeaProjects/educational_assignments/computer_systems_architecture/Labs/01. Adder/half_adder\vivado.jou
#-----------------------------------------------------------
start_guioopen_project {C:/Users/marin/IdeaProjects/educational_assignments/computer_systems_architecture/Labs/01. Adder/half_adder/half_adder.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/marin/IdeaProjects/educational_assignments/computer_systems_architecture/Labs/01. Adder/half_adder'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/marin/XILINX/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 671.449 ; gain = 51.836
update_compile_order -fileset sources_1eexit
INFO: [Common 17-206] Exiting Vivado at Sat May 11 00:14:44 2024...
r_systems_architecture/Labs/01. Adder/half_adder/half_adder.srcs/sources_1/new/testbench.sv} w ]
add_files {{C:/Users/marin/IdeaProjects/educational_assignments/computer_systems_architecture/Labs/01. Adder/half_adder/half_adder.srcs/sources_1/new/testbench.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: testbench
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1105.531 ; gain = 176.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testbench' [C:/Users/marin/IdeaProjects/educational_assignments/computer_systems_architecture/Labs/01. Adder/half_adder/half_adder.srcs/sources_1/new/testbench.sv:23]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/Users/marin/IdeaProjects/educational_assignments/computer_systems_architecture/Labs/01. Adder/half_adder/half_adder.srcs/sources_1/new/half_adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [C:/Users/marin/IdeaProjects/educational_assignments/computer_systems_architecture/Labs/01. Adder/half_adder/half_adder.srcs/sources_1/new/half_adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'testbench' (2#1) [C:/Users/marin/IdeaProjects/educational_assignments/computer_systems_architecture/Labs/01. Adder/half_adder/half_adder.srcs/sources_1/new/testbench.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1171.273 ; gain = 242.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1171.273 ; gain = 242.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1171.273 ; gain = 242.258
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1199.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1299.996 ; gain = 370.980
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1299.996 ; gain = 589.719
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 11 00:33:46 2024...
