Analysis & Synthesis report for UART
Tue Jan 18 16:50:59 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |UART|state
  9. State Machine - |UART|my_UART:dut|state_tx
 10. State Machine - |UART|my_UART:dut|state_rx
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Port Connectivity Checks: "my_UART:dut"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 18 16:50:59 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; UART                                        ;
; Top-level Entity Name              ; UART                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 136                                         ;
;     Total combinational functions  ; 135                                         ;
;     Dedicated logic registers      ; 67                                          ;
; Total registers                    ; 67                                          ;
; Total pins                         ; 5                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; UART               ; UART               ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                  ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------+---------+
; my_UART.vhd                      ; yes             ; User VHDL File  ; //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd ;         ;
; UART.vhd                         ; yes             ; User VHDL File  ; //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd    ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 136              ;
;                                             ;                  ;
; Total combinational functions               ; 135              ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 58               ;
;     -- 3 input functions                    ; 18               ;
;     -- <=2 input functions                  ; 59               ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 100              ;
;     -- arithmetic mode                      ; 35               ;
;                                             ;                  ;
; Total registers                             ; 67               ;
;     -- Dedicated logic registers            ; 67               ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 5                ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 0                ;
;                                             ;                  ;
; Maximum fan-out node                        ; ADC_CLK_10~input ;
; Maximum fan-out                             ; 67               ;
; Total fan-out                               ; 640              ;
; Average fan-out                             ; 3.02             ;
+---------------------------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |UART                      ; 135 (20)            ; 67 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 5    ; 0            ; 0          ; |UART               ; UART        ; work         ;
;    |my_UART:dut|           ; 115 (115)           ; 56 (56)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |UART|my_UART:dut   ; my_UART     ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------+
; State Machine - |UART|state                        ;
+-------------+-----------+------------+-------------+
; Name        ; state.DEB ; state.RxTx ; state.START ;
+-------------+-----------+------------+-------------+
; state.START ; 0         ; 0          ; 0           ;
; state.RxTx  ; 0         ; 1          ; 1           ;
; state.DEB   ; 1         ; 0          ; 1           ;
+-------------+-----------+------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |UART|my_UART:dut|state_tx                      ;
+----------------+---------------+----------------+---------------+
; Name           ; state_tx.DATA ; state_tx.START ; state_tx.IDLE ;
+----------------+---------------+----------------+---------------+
; state_tx.IDLE  ; 0             ; 0              ; 0             ;
; state_tx.START ; 0             ; 1              ; 1             ;
; state_tx.DATA  ; 1             ; 0              ; 1             ;
+----------------+---------------+----------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |UART|my_UART:dut|state_rx                      ;
+----------------+---------------+----------------+---------------+
; Name           ; state_rx.DATA ; state_rx.START ; state_rx.IDLE ;
+----------------+---------------+----------------+---------------+
; state_rx.IDLE  ; 0             ; 0              ; 0             ;
; state_rx.START ; 0             ; 1              ; 1             ;
; state_rx.DATA  ; 1             ; 0              ; 1             ;
+----------------+---------------+----------------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+----------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal             ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------------+------------------------+
; my_UART:dut|next_state_tx.START_680                ; my_UART:dut|next_state_tx.START ; yes                    ;
; my_UART:dut|next_state_tx.DATA_668                 ; my_UART:dut|next_state_tx.START ; yes                    ;
; my_UART:dut|next_state_tx.IDLE_692                 ; my_UART:dut|next_state_tx.START ; yes                    ;
; my_UART:dut|next_state_rx.START_1017               ; my_UART:dut|next_state_rx.DATA  ; yes                    ;
; my_UART:dut|next_state_rx.DATA_1005                ; my_UART:dut|next_state_rx.DATA  ; yes                    ;
; my_UART:dut|next_state_rx.IDLE_1029                ; my_UART:dut|next_state_rx.DATA  ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                                 ;                        ;
+----------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; state.DEB                             ; Lost fanout        ;
; Total Number of Removed Registers = 1 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 67    ;
; Number of registers using Synchronous Clear  ; 41    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 11    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 48    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; my_UART:dut|tx                         ; 2       ;
; data_tx[6]                             ; 1       ;
; data_tx[0]                             ; 1       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UART|my_UART:dut|position_tx[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |UART|my_UART:dut|position_rx[1] ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |UART|my_UART:dut|sync_tx[3]     ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |UART|my_UART:dut|sync_rx[13]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "my_UART:dut"           ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; clk_div[15..10] ; Input ; Info     ; Stuck at GND ;
; clk_div[8..4]   ; Input ; Info     ; Stuck at GND ;
; clk_div[2..0]   ; Input ; Info     ; Stuck at GND ;
; clk_div[9]      ; Input ; Info     ; Stuck at VCC ;
; clk_div[3]      ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 5                           ;
; cycloneiii_ff         ; 67                          ;
;     CLR               ; 3                           ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 8                           ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 9                           ;
;     plain             ; 7                           ;
; cycloneiii_lcell_comb ; 136                         ;
;     arith             ; 35                          ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 4                           ;
;     normal            ; 101                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 58                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jan 18 16:50:35 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file my_uart.vhd
    Info (12022): Found design unit 1: my_UART-behavioral File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 21
    Info (12023): Found entity 1: my_UART File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file uart.vhd
    Info (12022): Found design unit 1: UART-behavioral File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd Line: 17
    Info (12023): Found entity 1: UART File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file my_uart_tb.vhd
    Info (12022): Found design unit 1: my_UART_TB-behavioral File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART_TB.vhd Line: 8
    Info (12023): Found entity 1: my_UART_TB File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART_TB.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file uart_tb.vhd
    Info (12022): Found design unit 1: UART_TB-behavioral File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART_TB.vhd Line: 8
    Info (12023): Found entity 1: UART_TB File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART_TB.vhd Line: 5
Info (12127): Elaborating entity "UART" for the top level hierarchy
Info (12128): Elaborating entity "my_UART" for hierarchy "my_UART:dut" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at my_UART.vhd(37): object "sample_rx" assigned a value but never read File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 37
Warning (10492): VHDL Process Statement warning at my_UART.vhd(87): signal "next_state_rx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 87
Warning (10492): VHDL Process Statement warning at my_UART.vhd(88): signal "state_rx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 88
Warning (10492): VHDL Process Statement warning at my_UART.vhd(90): signal "state_rx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 90
Warning (10492): VHDL Process Statement warning at my_UART.vhd(90): signal "clk_div" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 90
Warning (10492): VHDL Process Statement warning at my_UART.vhd(92): signal "state_rx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 92
Warning (10631): VHDL Process Statement warning at my_UART.vhd(85): inferring latch(es) for signal or variable "next_state_rx", which holds its previous value in one or more paths through the process File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 85
Warning (10492): VHDL Process Statement warning at my_UART.vhd(134): signal "next_state_tx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 134
Warning (10492): VHDL Process Statement warning at my_UART.vhd(135): signal "state_tx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 135
Warning (10492): VHDL Process Statement warning at my_UART.vhd(137): signal "state_tx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 137
Warning (10492): VHDL Process Statement warning at my_UART.vhd(137): signal "clk_div" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 137
Warning (10492): VHDL Process Statement warning at my_UART.vhd(139): signal "state_tx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 139
Warning (10631): VHDL Process Statement warning at my_UART.vhd(132): inferring latch(es) for signal or variable "next_state_tx", which holds its previous value in one or more paths through the process File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 132
Info (10041): Inferred latch for "next_state_tx.DATA" at my_UART.vhd(132) File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 132
Info (10041): Inferred latch for "next_state_tx.START" at my_UART.vhd(132) File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 132
Info (10041): Inferred latch for "next_state_tx.IDLE" at my_UART.vhd(132) File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 132
Info (10041): Inferred latch for "next_state_rx.DATA" at my_UART.vhd(85) File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 85
Info (10041): Inferred latch for "next_state_rx.START" at my_UART.vhd(85) File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 85
Info (10041): Inferred latch for "next_state_rx.IDLE" at my_UART.vhd(85) File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 85
Warning (13012): Latch my_UART:dut|next_state_tx.START_680 has unsafe behavior File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 132
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TX_flag File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd Line: 22
Warning (13012): Latch my_UART:dut|next_state_tx.DATA_668 has unsafe behavior File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 132
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_UART:dut|state_tx.START File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 31
Warning (13012): Latch my_UART:dut|next_state_tx.IDLE_692 has unsafe behavior File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 132
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TX_flag File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd Line: 22
Warning (13012): Latch my_UART:dut|next_state_rx.START_1017 has unsafe behavior File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RX File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd Line: 12
Warning (13012): Latch my_UART:dut|next_state_rx.DATA_1005 has unsafe behavior File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_UART:dut|state_rx.START File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 25
Warning (13012): Latch my_UART:dut|next_state_rx.IDLE_1029 has unsafe behavior File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd Line: 85
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RX File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd Line: 12
Info (13000): Registers with preset signals will power-up high File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd Line: 71
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: //Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd Line: 9
Info (21057): Implemented 145 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 140 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Tue Jan 18 16:50:59 2022
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:49


