{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 01:07:51 2010 " "Info: Processing started: Sat Jul 17 01:07:51 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Shifter -c Shifter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Shifter -c Shifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Info: Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Shifter " "Info: Elaborating entity \"Shifter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SHT_DC Shifter.v(18) " "Warning (10240): Verilog HDL Always Construct warning at Shifter.v(18): inferring latch(es) for variable \"SHT_DC\", which holds its previous value in one or more paths through the always construct" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[0\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[0\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[1\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[1\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[2\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[2\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[3\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[3\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[4\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[4\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[5\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[5\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[6\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[6\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[7\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[7\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[8\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[8\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[9\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[9\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[10\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[10\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[11\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[11\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[12\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[12\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[13\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[13\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[14\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[14\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[15\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[15\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[16\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[16\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[17\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[17\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[18\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[18\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[19\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[19\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[20\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[20\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[21\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[21\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[22\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[22\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[23\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[23\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[24\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[24\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[25\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[25\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[26\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[26\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[27\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[27\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[28\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[28\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[29\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[29\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[30\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[30\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SHT_DC\[31\] Shifter.v(18) " "Info (10041): Inferred latch for \"SHT_DC\[31\]\" at Shifter.v(18)" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[0\]\$latch " "Warning: Latch SHT_DC\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[1\]\$latch " "Warning: Latch SHT_DC\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[2\]\$latch " "Warning: Latch SHT_DC\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[3\]\$latch " "Warning: Latch SHT_DC\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[4\]\$latch " "Warning: Latch SHT_DC\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[5\]\$latch " "Warning: Latch SHT_DC\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[6\]\$latch " "Warning: Latch SHT_DC\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[7\]\$latch " "Warning: Latch SHT_DC\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[8\]\$latch " "Warning: Latch SHT_DC\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[9\]\$latch " "Warning: Latch SHT_DC\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[10\]\$latch " "Warning: Latch SHT_DC\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[11\]\$latch " "Warning: Latch SHT_DC\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[12\]\$latch " "Warning: Latch SHT_DC\[12\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[13\]\$latch " "Warning: Latch SHT_DC\[13\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[14\]\$latch " "Warning: Latch SHT_DC\[14\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[15\]\$latch " "Warning: Latch SHT_DC\[15\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[16\]\$latch " "Warning: Latch SHT_DC\[16\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[17\]\$latch " "Warning: Latch SHT_DC\[17\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[18\]\$latch " "Warning: Latch SHT_DC\[18\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[19\]\$latch " "Warning: Latch SHT_DC\[19\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[20\]\$latch " "Warning: Latch SHT_DC\[20\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[21\]\$latch " "Warning: Latch SHT_DC\[21\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[22\]\$latch " "Warning: Latch SHT_DC\[22\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[23\]\$latch " "Warning: Latch SHT_DC\[23\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[24\]\$latch " "Warning: Latch SHT_DC\[24\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[25\]\$latch " "Warning: Latch SHT_DC\[25\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[26\]\$latch " "Warning: Latch SHT_DC\[26\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[27\]\$latch " "Warning: Latch SHT_DC\[27\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[28\]\$latch " "Warning: Latch SHT_DC\[28\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[29\]\$latch " "Warning: Latch SHT_DC\[29\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[1\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[30\]\$latch " "Warning: Latch SHT_DC\[30\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SHT_DC\[31\]\$latch " "Warning: Latch SHT_DC\[31\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SHT_Func\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal SHT_Func\[0\]" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "480 " "Info: Implemented 480 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Info: Implemented 39 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "409 " "Info: Implemented 409 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Allocated 166 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 01:07:55 2010 " "Info: Processing ended: Sat Jul 17 01:07:55 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 01:07:56 2010 " "Info: Processing started: Sat Jul 17 01:07:56 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Shifter -c Shifter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Shifter -c Shifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Shifter EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"Shifter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "480 Top " "Info: Previous placement does not exist for 480 of 480 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 71 " "Warning: No exact pin location assignment(s) for 71 pins of 71 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[0\] " "Info: Pin SHT_DC\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[0] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[1\] " "Info: Pin SHT_DC\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[1] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[2\] " "Info: Pin SHT_DC\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[2] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[3\] " "Info: Pin SHT_DC\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[3] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[4\] " "Info: Pin SHT_DC\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[4] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[5\] " "Info: Pin SHT_DC\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[5] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[6\] " "Info: Pin SHT_DC\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[6] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[7\] " "Info: Pin SHT_DC\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[7] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[8\] " "Info: Pin SHT_DC\[8\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[8] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[8] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[9\] " "Info: Pin SHT_DC\[9\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[9] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[9] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[10\] " "Info: Pin SHT_DC\[10\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[10] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[10] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[11\] " "Info: Pin SHT_DC\[11\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[11] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[11] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[12\] " "Info: Pin SHT_DC\[12\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[12] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[12] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[13\] " "Info: Pin SHT_DC\[13\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[13] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[13] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[14\] " "Info: Pin SHT_DC\[14\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[14] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[15\] " "Info: Pin SHT_DC\[15\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[15] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[15] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[16\] " "Info: Pin SHT_DC\[16\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[16] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[16] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[17\] " "Info: Pin SHT_DC\[17\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[17] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[17] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[18\] " "Info: Pin SHT_DC\[18\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[18] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[18] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[19\] " "Info: Pin SHT_DC\[19\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[19] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[19] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[20\] " "Info: Pin SHT_DC\[20\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[20] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[20] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[21\] " "Info: Pin SHT_DC\[21\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[21] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[21] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[22\] " "Info: Pin SHT_DC\[22\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[22] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[22] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[23\] " "Info: Pin SHT_DC\[23\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[23] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[23] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[24\] " "Info: Pin SHT_DC\[24\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[24] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[24] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[25\] " "Info: Pin SHT_DC\[25\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[25] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[25] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[26\] " "Info: Pin SHT_DC\[26\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[26] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[26] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[27\] " "Info: Pin SHT_DC\[27\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[27] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[27] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[28\] " "Info: Pin SHT_DC\[28\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[28] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[28] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[29\] " "Info: Pin SHT_DC\[29\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[29] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[29] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[30\] " "Info: Pin SHT_DC\[30\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[30] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[30] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DC\[31\] " "Info: Pin SHT_DC\[31\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DC[31] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[31] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DB\[3\] " "Info: Pin SHT_DB\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DB[3] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DB[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DB[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DB\[2\] " "Info: Pin SHT_DB\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DB[2] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DB[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DB[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[0\] " "Info: Pin SHT_DA\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[0] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DB\[0\] " "Info: Pin SHT_DB\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DB[0] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DB[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DB[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DB\[1\] " "Info: Pin SHT_DB\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DB[1] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DB[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DB[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[7\] " "Info: Pin SHT_DA\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[7] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[6\] " "Info: Pin SHT_DA\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[6] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[5\] " "Info: Pin SHT_DA\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[5] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[4\] " "Info: Pin SHT_DA\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[4] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DB\[4\] " "Info: Pin SHT_DB\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DB[4] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DB[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DB[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[15\] " "Info: Pin SHT_DA\[15\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[15] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[15] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[13\] " "Info: Pin SHT_DA\[13\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[13] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[13] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[14\] " "Info: Pin SHT_DA\[14\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[14] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[12\] " "Info: Pin SHT_DA\[12\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[12] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[12] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[11\] " "Info: Pin SHT_DA\[11\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[11] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[11] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[9\] " "Info: Pin SHT_DA\[9\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[9] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[9] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[10\] " "Info: Pin SHT_DA\[10\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[10] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[10] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[8\] " "Info: Pin SHT_DA\[8\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[8] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[8] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[3\] " "Info: Pin SHT_DA\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[3] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[2\] " "Info: Pin SHT_DA\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[2] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[31\] " "Info: Pin SHT_DA\[31\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[31] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[31] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[30\] " "Info: Pin SHT_DA\[30\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[30] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[30] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[29\] " "Info: Pin SHT_DA\[29\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[29] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[29] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[28\] " "Info: Pin SHT_DA\[28\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[28] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[28] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[27\] " "Info: Pin SHT_DA\[27\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[27] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[27] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[25\] " "Info: Pin SHT_DA\[25\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[25] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[25] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[26\] " "Info: Pin SHT_DA\[26\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[26] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[26] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[24\] " "Info: Pin SHT_DA\[24\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[24] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[24] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[23\] " "Info: Pin SHT_DA\[23\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[23] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[23] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[21\] " "Info: Pin SHT_DA\[21\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[21] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[21] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[22\] " "Info: Pin SHT_DA\[22\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[22] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[22] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[20\] " "Info: Pin SHT_DA\[20\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[20] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[20] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[19\] " "Info: Pin SHT_DA\[19\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[19] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[19] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[17\] " "Info: Pin SHT_DA\[17\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[17] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[17] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[18\] " "Info: Pin SHT_DA\[18\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[18] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[18] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[16\] " "Info: Pin SHT_DA\[16\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[16] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[16] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_Func\[1\] " "Info: Pin SHT_Func\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_Func[1] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_Func[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_Func[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_Func\[0\] " "Info: Pin SHT_Func\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_Func[0] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_Func[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_Func[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SHT_DA\[1\] " "Info: Pin SHT_DA\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { SHT_DA[1] } } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Mux32~21 Global clock " "Info: Automatically promoted signal \"Mux32~21\" to use Global clock" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "71 unused 3.30 39 32 0 " "Info: Number of I/O pins in group: 71 (unused VREF, 3.30 VCCIO, 39 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 42 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 45 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 42 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X21_Y14 X31_Y27 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y14 to location X31_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.fit.smsg " "Info: Generated suppressed messages file D:/编程/verilog HDL/cpu/new/Shifter/Shifter.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Allocated 211 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 01:08:01 2010 " "Info: Processing ended: Sat Jul 17 01:08:01 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 01:08:03 2010 " "Info: Processing started: Sat Jul 17 01:08:03 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Shifter -c Shifter " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Shifter -c Shifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Allocated 179 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 01:08:05 2010 " "Info: Processing ended: Sat Jul 17 01:08:05 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 01:08:06 2010 " "Info: Processing started: Sat Jul 17 01:08:06 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Shifter -c Shifter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Shifter -c Shifter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[0\]\$latch " "Warning: Node \"SHT_DC\[0\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[1\]\$latch " "Warning: Node \"SHT_DC\[1\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[2\]\$latch " "Warning: Node \"SHT_DC\[2\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[3\]\$latch " "Warning: Node \"SHT_DC\[3\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[4\]\$latch " "Warning: Node \"SHT_DC\[4\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[5\]\$latch " "Warning: Node \"SHT_DC\[5\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[6\]\$latch " "Warning: Node \"SHT_DC\[6\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[7\]\$latch " "Warning: Node \"SHT_DC\[7\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[8\]\$latch " "Warning: Node \"SHT_DC\[8\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[9\]\$latch " "Warning: Node \"SHT_DC\[9\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[10\]\$latch " "Warning: Node \"SHT_DC\[10\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[11\]\$latch " "Warning: Node \"SHT_DC\[11\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[12\]\$latch " "Warning: Node \"SHT_DC\[12\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[13\]\$latch " "Warning: Node \"SHT_DC\[13\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[14\]\$latch " "Warning: Node \"SHT_DC\[14\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[15\]\$latch " "Warning: Node \"SHT_DC\[15\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[16\]\$latch " "Warning: Node \"SHT_DC\[16\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[17\]\$latch " "Warning: Node \"SHT_DC\[17\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[18\]\$latch " "Warning: Node \"SHT_DC\[18\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[19\]\$latch " "Warning: Node \"SHT_DC\[19\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[20\]\$latch " "Warning: Node \"SHT_DC\[20\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[21\]\$latch " "Warning: Node \"SHT_DC\[21\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[22\]\$latch " "Warning: Node \"SHT_DC\[22\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[23\]\$latch " "Warning: Node \"SHT_DC\[23\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[24\]\$latch " "Warning: Node \"SHT_DC\[24\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[25\]\$latch " "Warning: Node \"SHT_DC\[25\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[26\]\$latch " "Warning: Node \"SHT_DC\[26\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[27\]\$latch " "Warning: Node \"SHT_DC\[27\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[28\]\$latch " "Warning: Node \"SHT_DC\[28\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[29\]\$latch " "Warning: Node \"SHT_DC\[29\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[30\]\$latch " "Warning: Node \"SHT_DC\[30\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "SHT_DC\[31\]\$latch " "Warning: Node \"SHT_DC\[31\]\$latch\" is a latch" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SHT_DA\[31\] " "Info: Assuming node \"SHT_DA\[31\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SHT_Func\[1\] " "Info: Assuming node \"SHT_Func\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SHT_Func\[0\] " "Info: Assuming node \"SHT_Func\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux32~21 " "Info: Detected gated clock \"Mux32~21\" as buffer" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux32~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "SHT_DC\[3\]\$latch SHT_DB\[1\] SHT_DA\[31\] 18.589 ns register " "Info: tsu for register \"SHT_DC\[3\]\$latch\" (data pin = \"SHT_DB\[1\]\", clock pin = \"SHT_DA\[31\]\") is 18.589 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.504 ns + Longest pin register " "Info: + Longest pin to register delay is 26.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns SHT_DB\[1\] 1 PIN PIN_223 79 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_223; Fanout = 79; PIN Node = 'SHT_DB\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DB[1] } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.798 ns) + CELL(0.442 ns) 10.715 ns ShiftRight1~9198 2 COMB LC_X32_Y19_N2 2 " "Info: 2: + IC(8.798 ns) + CELL(0.442 ns) = 10.715 ns; Loc. = LC_X32_Y19_N2; Fanout = 2; COMB Node = 'ShiftRight1~9198'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.240 ns" { SHT_DB[1] ShiftRight1~9198 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(0.292 ns) 13.043 ns ShiftRight1~9267 3 COMB LC_X29_Y14_N1 2 " "Info: 3: + IC(2.036 ns) + CELL(0.292 ns) = 13.043 ns; Loc. = LC_X29_Y14_N1; Fanout = 2; COMB Node = 'ShiftRight1~9267'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { ShiftRight1~9198 ShiftRight1~9267 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.590 ns) 14.885 ns ShiftRight1~9268 4 COMB LC_X30_Y15_N4 3 " "Info: 4: + IC(1.252 ns) + CELL(0.590 ns) = 14.885 ns; Loc. = LC_X30_Y15_N4; Fanout = 3; COMB Node = 'ShiftRight1~9268'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { ShiftRight1~9267 ShiftRight1~9268 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.990 ns) + CELL(0.590 ns) 17.465 ns Mux3~586 5 COMB LC_X27_Y20_N2 2 " "Info: 5: + IC(1.990 ns) + CELL(0.590 ns) = 17.465 ns; Loc. = LC_X27_Y20_N2; Fanout = 2; COMB Node = 'Mux3~586'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.580 ns" { ShiftRight1~9268 Mux3~586 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.114 ns) 18.338 ns Mux3~587 6 COMB LC_X28_Y20_N1 1 " "Info: 6: + IC(0.759 ns) + CELL(0.114 ns) = 18.338 ns; Loc. = LC_X28_Y20_N1; Fanout = 1; COMB Node = 'Mux3~587'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { Mux3~586 Mux3~587 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.590 ns) 19.364 ns Mux3~588 7 COMB LC_X28_Y20_N9 1 " "Info: 7: + IC(0.436 ns) + CELL(0.590 ns) = 19.364 ns; Loc. = LC_X28_Y20_N9; Fanout = 1; COMB Node = 'Mux3~588'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { Mux3~587 Mux3~588 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.292 ns) 20.103 ns Mux3~589 8 COMB LC_X28_Y20_N8 1 " "Info: 8: + IC(0.447 ns) + CELL(0.292 ns) = 20.103 ns; Loc. = LC_X28_Y20_N8; Fanout = 1; COMB Node = 'Mux3~589'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { Mux3~588 Mux3~589 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.590 ns) 21.802 ns Mux3~590 9 COMB LC_X30_Y20_N9 1 " "Info: 9: + IC(1.109 ns) + CELL(0.590 ns) = 21.802 ns; Loc. = LC_X30_Y20_N9; Fanout = 1; COMB Node = 'Mux3~590'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { Mux3~589 Mux3~590 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.112 ns) + CELL(0.590 ns) 26.504 ns SHT_DC\[3\]\$latch 10 REG LC_X52_Y8_N2 1 " "Info: 10: + IC(4.112 ns) + CELL(0.590 ns) = 26.504 ns; Loc. = LC_X52_Y8_N2; Fanout = 1; REG Node = 'SHT_DC\[3\]\$latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { Mux3~590 SHT_DC[3]$latch } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.565 ns ( 21.00 % ) " "Info: Total cell delay = 5.565 ns ( 21.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "20.939 ns ( 79.00 % ) " "Info: Total interconnect delay = 20.939 ns ( 79.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.504 ns" { SHT_DB[1] ShiftRight1~9198 ShiftRight1~9267 ShiftRight1~9268 Mux3~586 Mux3~587 Mux3~588 Mux3~589 Mux3~590 SHT_DC[3]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "26.504 ns" { SHT_DB[1] {} SHT_DB[1]~out0 {} ShiftRight1~9198 {} ShiftRight1~9267 {} ShiftRight1~9268 {} Mux3~586 {} Mux3~587 {} Mux3~588 {} Mux3~589 {} Mux3~590 {} SHT_DC[3]$latch {} } { 0.000ns 0.000ns 8.798ns 2.036ns 1.252ns 1.990ns 0.759ns 0.436ns 0.447ns 1.109ns 4.112ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.590ns 0.590ns 0.114ns 0.590ns 0.292ns 0.590ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.842 ns + " "Info: + Micro setup delay of destination is 0.842 ns" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SHT_DA\[31\] destination 8.757 ns - Shortest register " "Info: - Shortest clock path from clock \"SHT_DA\[31\]\" to destination register is 8.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns SHT_DA\[31\] 1 CLK PIN_224 11 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_224; Fanout = 11; CLK Node = 'SHT_DA\[31\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DA[31] } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.602 ns) + CELL(0.114 ns) 4.191 ns Mux32~21 2 COMB LC_X10_Y13_N6 32 " "Info: 2: + IC(2.602 ns) + CELL(0.114 ns) = 4.191 ns; Loc. = LC_X10_Y13_N6; Fanout = 32; COMB Node = 'Mux32~21'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { SHT_DA[31] Mux32~21 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.452 ns) + CELL(0.114 ns) 8.757 ns SHT_DC\[3\]\$latch 3 REG LC_X52_Y8_N2 1 " "Info: 3: + IC(4.452 ns) + CELL(0.114 ns) = 8.757 ns; Loc. = LC_X52_Y8_N2; Fanout = 1; REG Node = 'SHT_DC\[3\]\$latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.566 ns" { Mux32~21 SHT_DC[3]$latch } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 19.45 % ) " "Info: Total cell delay = 1.703 ns ( 19.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.054 ns ( 80.55 % ) " "Info: Total interconnect delay = 7.054 ns ( 80.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { SHT_DA[31] Mux32~21 SHT_DC[3]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { SHT_DA[31] {} SHT_DA[31]~out0 {} Mux32~21 {} SHT_DC[3]$latch {} } { 0.000ns 0.000ns 2.602ns 4.452ns } { 0.000ns 1.475ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.504 ns" { SHT_DB[1] ShiftRight1~9198 ShiftRight1~9267 ShiftRight1~9268 Mux3~586 Mux3~587 Mux3~588 Mux3~589 Mux3~590 SHT_DC[3]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "26.504 ns" { SHT_DB[1] {} SHT_DB[1]~out0 {} ShiftRight1~9198 {} ShiftRight1~9267 {} ShiftRight1~9268 {} Mux3~586 {} Mux3~587 {} Mux3~588 {} Mux3~589 {} Mux3~590 {} SHT_DC[3]$latch {} } { 0.000ns 0.000ns 8.798ns 2.036ns 1.252ns 1.990ns 0.759ns 0.436ns 0.447ns 1.109ns 4.112ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.590ns 0.590ns 0.114ns 0.590ns 0.292ns 0.590ns 0.590ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { SHT_DA[31] Mux32~21 SHT_DC[3]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { SHT_DA[31] {} SHT_DA[31]~out0 {} Mux32~21 {} SHT_DC[3]$latch {} } { 0.000ns 0.000ns 2.602ns 4.452ns } { 0.000ns 1.475ns 0.114ns 0.114ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "SHT_Func\[0\] SHT_DC\[14\] SHT_DC\[14\]\$latch 16.142 ns register " "Info: tco from clock \"SHT_Func\[0\]\" to destination pin \"SHT_DC\[14\]\" through register \"SHT_DC\[14\]\$latch\" is 16.142 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SHT_Func\[0\] source 9.428 ns + Longest register " "Info: + Longest clock path from clock \"SHT_Func\[0\]\" to source register is 9.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns SHT_Func\[0\] 1 CLK PIN_222 35 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_222; Fanout = 35; CLK Node = 'SHT_Func\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_Func[0] } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.536 ns) + CELL(0.590 ns) 4.601 ns Mux32~21 2 COMB LC_X10_Y13_N6 32 " "Info: 2: + IC(2.536 ns) + CELL(0.590 ns) = 4.601 ns; Loc. = LC_X10_Y13_N6; Fanout = 32; COMB Node = 'Mux32~21'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.126 ns" { SHT_Func[0] Mux32~21 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.535 ns) + CELL(0.292 ns) 9.428 ns SHT_DC\[14\]\$latch 3 REG LC_X31_Y16_N5 1 " "Info: 3: + IC(4.535 ns) + CELL(0.292 ns) = 9.428 ns; Loc. = LC_X31_Y16_N5; Fanout = 1; REG Node = 'SHT_DC\[14\]\$latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.827 ns" { Mux32~21 SHT_DC[14]$latch } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 25.00 % ) " "Info: Total cell delay = 2.357 ns ( 25.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.071 ns ( 75.00 % ) " "Info: Total interconnect delay = 7.071 ns ( 75.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.428 ns" { SHT_Func[0] Mux32~21 SHT_DC[14]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.428 ns" { SHT_Func[0] {} SHT_Func[0]~out0 {} Mux32~21 {} SHT_DC[14]$latch {} } { 0.000ns 0.000ns 2.536ns 4.535ns } { 0.000ns 1.475ns 0.590ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.714 ns + Longest register pin " "Info: + Longest register to pin delay is 6.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SHT_DC\[14\]\$latch 1 REG LC_X31_Y16_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y16_N5; Fanout = 1; REG Node = 'SHT_DC\[14\]\$latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DC[14]$latch } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.606 ns) + CELL(2.108 ns) 6.714 ns SHT_DC\[14\] 2 PIN PIN_85 0 " "Info: 2: + IC(4.606 ns) + CELL(2.108 ns) = 6.714 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'SHT_DC\[14\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.714 ns" { SHT_DC[14]$latch SHT_DC[14] } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 31.40 % ) " "Info: Total cell delay = 2.108 ns ( 31.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.606 ns ( 68.60 % ) " "Info: Total interconnect delay = 4.606 ns ( 68.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.714 ns" { SHT_DC[14]$latch SHT_DC[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.714 ns" { SHT_DC[14]$latch {} SHT_DC[14] {} } { 0.000ns 4.606ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.428 ns" { SHT_Func[0] Mux32~21 SHT_DC[14]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.428 ns" { SHT_Func[0] {} SHT_Func[0]~out0 {} Mux32~21 {} SHT_DC[14]$latch {} } { 0.000ns 0.000ns 2.536ns 4.535ns } { 0.000ns 1.475ns 0.590ns 0.292ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.714 ns" { SHT_DC[14]$latch SHT_DC[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.714 ns" { SHT_DC[14]$latch {} SHT_DC[14] {} } { 0.000ns 4.606ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "SHT_DC\[0\]\$latch SHT_DB\[0\] SHT_Func\[0\] -0.113 ns register " "Info: th for register \"SHT_DC\[0\]\$latch\" (data pin = \"SHT_DB\[0\]\", clock pin = \"SHT_Func\[0\]\") is -0.113 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SHT_Func\[0\] destination 9.448 ns + Longest register " "Info: + Longest clock path from clock \"SHT_Func\[0\]\" to destination register is 9.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns SHT_Func\[0\] 1 CLK PIN_222 35 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_222; Fanout = 35; CLK Node = 'SHT_Func\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_Func[0] } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.536 ns) + CELL(0.590 ns) 4.601 ns Mux32~21 2 COMB LC_X10_Y13_N6 32 " "Info: 2: + IC(2.536 ns) + CELL(0.590 ns) = 4.601 ns; Loc. = LC_X10_Y13_N6; Fanout = 32; COMB Node = 'Mux32~21'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.126 ns" { SHT_Func[0] Mux32~21 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.555 ns) + CELL(0.292 ns) 9.448 ns SHT_DC\[0\]\$latch 3 REG LC_X26_Y16_N5 1 " "Info: 3: + IC(4.555 ns) + CELL(0.292 ns) = 9.448 ns; Loc. = LC_X26_Y16_N5; Fanout = 1; REG Node = 'SHT_DC\[0\]\$latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.847 ns" { Mux32~21 SHT_DC[0]$latch } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 24.95 % ) " "Info: Total cell delay = 2.357 ns ( 24.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.091 ns ( 75.05 % ) " "Info: Total interconnect delay = 7.091 ns ( 75.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.448 ns" { SHT_Func[0] Mux32~21 SHT_DC[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.448 ns" { SHT_Func[0] {} SHT_Func[0]~out0 {} Mux32~21 {} SHT_DC[0]$latch {} } { 0.000ns 0.000ns 2.536ns 4.555ns } { 0.000ns 1.475ns 0.590ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.561 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns SHT_DB\[0\] 1 PIN PIN_99 72 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_99; Fanout = 72; PIN Node = 'SHT_DB\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHT_DB[0] } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.949 ns) + CELL(0.114 ns) 8.538 ns Mux0~532 2 COMB LC_X26_Y16_N6 1 " "Info: 2: + IC(6.949 ns) + CELL(0.114 ns) = 8.538 ns; Loc. = LC_X26_Y16_N6; Fanout = 1; COMB Node = 'Mux0~532'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.063 ns" { SHT_DB[0] Mux0~532 } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.590 ns) 9.561 ns SHT_DC\[0\]\$latch 3 REG LC_X26_Y16_N5 1 " "Info: 3: + IC(0.433 ns) + CELL(0.590 ns) = 9.561 ns; Loc. = LC_X26_Y16_N5; Fanout = 1; REG Node = 'SHT_DC\[0\]\$latch'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { Mux0~532 SHT_DC[0]$latch } "NODE_NAME" } } { "Shifter.v" "" { Text "D:/编程/verilog HDL/cpu/new/Shifter/Shifter.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.179 ns ( 22.79 % ) " "Info: Total cell delay = 2.179 ns ( 22.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.382 ns ( 77.21 % ) " "Info: Total interconnect delay = 7.382 ns ( 77.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.561 ns" { SHT_DB[0] Mux0~532 SHT_DC[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.561 ns" { SHT_DB[0] {} SHT_DB[0]~out0 {} Mux0~532 {} SHT_DC[0]$latch {} } { 0.000ns 0.000ns 6.949ns 0.433ns } { 0.000ns 1.475ns 0.114ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.448 ns" { SHT_Func[0] Mux32~21 SHT_DC[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.448 ns" { SHT_Func[0] {} SHT_Func[0]~out0 {} Mux32~21 {} SHT_DC[0]$latch {} } { 0.000ns 0.000ns 2.536ns 4.555ns } { 0.000ns 1.475ns 0.590ns 0.292ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.561 ns" { SHT_DB[0] Mux0~532 SHT_DC[0]$latch } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.561 ns" { SHT_DB[0] {} SHT_DB[0]~out0 {} Mux0~532 {} SHT_DC[0]$latch {} } { 0.000ns 0.000ns 6.949ns 0.433ns } { 0.000ns 1.475ns 0.114ns 0.590ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 35 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "139 " "Info: Allocated 139 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 01:08:07 2010 " "Info: Processing ended: Sat Jul 17 01:08:07 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 102 s " "Info: Quartus II Full Compilation was successful. 0 errors, 102 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
