# started on Wed Jan 15 04:50:02 2025

902.06	msec	task-clock:u	902062737	100.00	0.999	CPUs utilized
0		context-switches:u	902062737	100.00	0.000	/sec
0		cpu-migrations:u	902062737	100.00	0.000	/sec
33		page-faults:u	902062737	100.00	36.583	/sec
2161241546		cycles:u	450569611	49.00	2.396	GHz
6450019899		instructions:u	454358815	50.00	2.98	insn per cycle
2135122169		branches:u	454256147	50.00	2.367	G/sec
3907		branch-misses:u	454295723	50.00	0.00	of all branches
77383		L1-dcache-loads:u	454262630	50.00	85.784	K/sec
3887		L1-dcache-load-misses:u	454290941	50.00	5.02	of all L1-dcache accesses
8129		LLC-loads:u	454291534	50.00	9.012	K/sec
14		LLC-load-misses:u	383832848	42.00	0.17	of all LL-cache accesses
2149567058		L1-icache-loads:u	383807553	42.00	2.383	G/sec
25		L1-icache-load-misses:u	383808256	42.00	0.00	of all L1-icache accesses
0		dTLB-loads:u	383816198	42.00	0.000	/sec
0		dTLB-load-misses:u	383812499	42.00		
2136708848		iTLB-loads:u	383771686	42.00	2.369	G/sec
9		iTLB-load-misses:u	383771592	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
