{"hands_on_practices": [{"introduction": "Understanding a logic gate's function goes beyond memorizing its static truth table. In real digital systems, signals are dynamic, changing their state over time. This first practice exercise challenges you to translate the fundamental rule of a NAND gate—that its output is LOW only when all inputs are HIGH—into the time domain by analyzing input waveforms to predict the corresponding output waveform [@problem_id:1969388]. Mastering this skill is essential for designing and troubleshooting sequential circuits where timing is critical.", "problem": "In a digital monitoring system, a 2-input NAND gate is used to generate an alert signal, F, based on the states of two sensor inputs, A and B. The logic levels of these inputs (0 for low, 1 for high) change over time. The behavior of the inputs over the time interval from $t=0$ nanoseconds (ns) to $t=100$ ns is described as follows:\n\n- Signal A is initially at logic 0. It transitions to logic 1 at $t=20$ ns and transitions back to logic 0 at $t=80$ ns.\n- Signal B is initially at logic 0. It transitions to logic 1 at $t=40$ ns and transitions back to logic 0 at $t=60$ ns.\n\nAssuming the gate is ideal and has no propagation delay, which of the following statements correctly describes the output signal F over the interval from $t=0$ ns to $t=100$ ns?\n\nA. The signal F is initially at logic 0. It transitions to logic 1 at $t=40$ ns and transitions back to logic 0 at $t=60$ ns.\n\nB. The signal F is initially at logic 0. It transitions to logic 1 at $t=20$ ns and transitions back to logic 0 at $t=80$ ns.\n\nC. The signal F is initially at logic 0. It transitions to logic 1 at $t=20$ ns, to logic 0 at $t=40$ ns, to logic 1 at $t=60$ ns, and back to logic 0 at $t=80$ ns.\n\nD. The signal F is initially at logic 1. It transitions to logic 0 at $t=40$ ns and transitions back to logic 1 at $t=60$ ns.\n\nE. The signal F is initially at logic 1. It transitions to logic 0 at $t=20$ ns and transitions back to logic 1 at $t=80$ ns.", "solution": "A 2-input NAND gate outputs the logical negation of the AND of its inputs. Therefore, for time-dependent signals $A(t)$ and $B(t)$, the output is\n$$\nF(t)=\\overline{A(t)\\cdot B(t)}.\n$$\nFrom the description:\n- $A(t)=0$ for $0\\leq t<20$, $A(t)=1$ for $20\\leq t<80$, and $A(t)=0$ for $80\\leq t\\leq 100$.\n- $B(t)=0$ for $0\\leq t<40$, $B(t)=1$ for $40\\leq t<60$, and $B(t)=0$ for $60\\leq t\\leq 100$.\nThe product $A(t)\\cdot B(t)$ equals $1$ precisely when both inputs are $1$, which occurs on the overlap of the intervals where $A=1$ and $B=1$. The overlap is from $t=40$ to $t=60$. Hence,\n- $A(t)\\cdot B(t)=1$ for $40\\leq t<60$,\n- $A(t)\\cdot B(t)=0$ otherwise.\nBy the NAND relation, this yields\n$$\nF(t)=0\\ \\text{for }40\\leq t<60,\\quad F(t)=1\\ \\text{otherwise}.\n$$\nEvaluating key transition instants:\n- At $t=0$, $A=0$, $B=0$, so $F=1$.\n- At $t=20$, $A$ rises to $1$ but $B=0$, so $F$ remains $1$.\n- At $t=40$, $B$ rises to $1$ while $A=1$, so $F$ transitions to $0$.\n- At $t=60$, $B$ falls to $0$ (with $A=1$ until $t=80$), so $F$ transitions back to $1$.\n- At $t=80$, $A$ falls to $0$, but $B=0$, so $F$ remains $1$.\nThus the correct description is that $F$ is initially at logic $1$, transitions to logic $0$ at $t=40$, and back to logic $1$ at $t=60$, which matches option D.", "answer": "$$\\boxed{D}$$", "id": "1969388"}, {"introduction": "The NAND gate is celebrated as a \"universal gate\" because any possible Boolean function can be constructed using only NAND gates. This exercise moves from analyzing a single gate to the practical task of digital circuit synthesis [@problem_id:1969370]. You will implement a common Sum-of-Products (SOP) expression, $F = WX + YZ$, using exclusively 2-input NAND gates, aiming for the most efficient design with the minimum number of gates. This practice is fundamental to learning how to transform abstract logic equations into optimized, real-world hardware.", "problem": "A digital controller for an industrial process receives four binary input signals: $W$, $X$, $Y$, and $Z$. The controller must output a high signal, $F$, to trigger a specific action if either of the following two conditions is met: (1) signals $W$ and $X$ are both high, or (2) signals $Y$ and $Z$ are both high. Due to design constraints, the entire logic circuit for $F$ must be constructed exclusively using 2-input NAND gates. You are tasked with designing the most gate-efficient implementation. Determine the minimum total number of 2-input NAND gates required to realize the function $F$.", "solution": "The logical requirement is to implement the Sum-of-Products (SOP) expression:\n$$\nF = WX + YZ.\n$$\nTo convert this into a NAND-only implementation, we use Boolean algebra. First, apply double negation, which does not change the function:\n$$\nF = \\overline{\\overline{WX + YZ}}\n$$\nNext, apply De Morgan's law to the inner negated expression ($\\overline{A+B} = \\overline{A} \\cdot \\overline{B}$), which gives:\n$$\nF = \\overline{(\\overline{WX}) \\cdot (\\overline{YZ})}\n$$\nThis expression directly maps to a circuit built from 2-input NAND gates:\n1.  A first NAND gate calculates $\\overline{WX}$.\n2.  A second NAND gate calculates $\\overline{YZ}$.\n3.  A third NAND gate takes the results from the first two gates and calculates the final function $F$.\n\nThis construction uses exactly three 2-input NAND gates. This is the minimum possible, as at least one gate is required for each product term ($WX$, $YZ$), and a third gate is needed to combine them.\n\nTherefore, the minimum total number of 2-input NAND gates required is $3$.", "answer": "$$\\boxed{3}$$", "id": "1969370"}, {"introduction": "While ideal components are useful for learning, real-world hardware can fail. A crucial aspect of robust digital design is understanding how component faults affect circuit behavior. This problem introduces the concept of a \"stuck-at-1\" fault, a common failure mode where a gate's input is permanently fixed to a high logic level [@problem_id:1969405]. By applying Boolean algebra, you will analyze how this defect alters the functionality of a 3-input NAND gate, revealing the new, unintended logic function it performs.", "problem": "In digital electronics, fault analysis is crucial for ensuring system reliability. Consider a standard 3-input NAND gate with inputs designated as $A$, $B$, and $C$, and a single output $F$. The Boolean expression for this gate is normally $F = \\overline{A \\cdot B \\cdot C}$.\n\nA manufacturing defect has caused the internal connection for input $A$ to be permanently shorted to the high logic level, a condition known as a \"stuck-at-1\" fault. Inputs $B$ and $C$ continue to function correctly. As a result of this fault, the 3-input gate now behaves as a simpler, standard 2-input logic gate operating on inputs $B$ and $C$.\n\nWhich of the following standard 2-input logic gates is functionally equivalent to this faulty 3-input NAND gate?\n\nA. 2-input AND\n\nB. 2-input OR\n\nC. 2-input NAND\n\nD. 2-input NOR\n\nE. 2-input XOR\n\nF. 2-input XNOR", "solution": "The ideal 3-input NAND gate outputs the Boolean function $F=\\overline{A \\cdot B \\cdot C}$.\n\nA stuck-at-1 fault on input $A$ is modeled by forcing $A=1$ for all input combinations. Substituting this into the ideal expression gives\n$$\nF_{\\text{fault}}=\\overline{(1) \\cdot B \\cdot C}.\n$$\nUsing the Boolean identity $1 \\cdot X = X$, we simplify:\n$$\nF_{\\text{fault}}=\\overline{B \\cdot C}.\n$$\nBy definition, a standard 2-input NAND gate on inputs $B$ and $C$ implements the function $\\overline{B \\cdot C}$. Therefore, the faulty 3-input NAND gate is functionally equivalent to a 2-input NAND gate operating on $B$ and $C$, which corresponds to option C.", "answer": "$$\\boxed{C}$$", "id": "1969405"}]}