Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0aa2f8c448c46bc9ed91de6e1e8d1aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tlc_behav xil_defaultlib.tb_tlc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3219] choice 'west_wait' is already covered [C:/Users/marek/Desktop/VUT/Stvrty_semester/BPC-DE1/Cvika/Ulozne_miesto/Digital-electronics-1/Labs/08-traffic_lights/traffic/traffic.srcs/sources_1/new/tlc.vhd:146]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_tlc in library work failed.
