<<<

[#LR_C,reftext="LR.C"]
==== LR.C

Synopsis::
Load Reserved Capability (LR.C), 32-bit encodings

{cheri_cap_mode_name} Mnemonic::
`lr.c cd, 0(cs1)`

{cheri_int_mode_name} Mnemonic::
`lr.c cd, 0(rs1)`

Encoding::
include::wavedrom/load_res_cap.adoc[]

{cheri_cap_mode_name} Description::
Load reserved instructions, authorised by the capability in `cs1`.
 All misaligned load reservations cause a load address misaligned exception to allow software emulation (Zam extension, see cite:[riscv-unpriv-spec]).

{cheri_int_mode_name} Description::
Load reserved instructions, authorised by the capability in <<ddc>>.
 All misaligned load reservations cause a load address misaligned exception to allow software emulation (Zam extension, see cite:[riscv-unpriv-spec]).

include::load_tag_perms.adoc[]

:cap_load:

include::malformed_no_check.adoc[]

include::load_exceptions.adoc[]
+
include::require_cre.adoc[]

Prerequisites for {cheri_cap_mode_name}::
{cheri_base_ext_name}, and A

Prerequisites for {cheri_int_mode_name}::
{cheri_default_ext_name}, and A

Operation::
[source,SAIL,subs="verbatim,quotes"]
--
TBD
--
