m255
K3
13
cModel Technology
Z0 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Eadc_manager
Z1 w1675352108
Z2 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
Z3 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Z7 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd
Z8 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd
l0
L7
VAm?^oCOl3cn5461goRN2W2
Z9 OV;C;10.1d;51
31
Z10 !s108 1677576950.501000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd|
Z12 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
!s100 DQJ0c:k5R41iZSkDKWCeC0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 11 adc_manager 0 22 Am?^oCOl3cn5461goRN2W2
l64
L37
VW7KZnfC?0XKPMAbLaNRCQ2
R9
31
R10
R11
R12
R13
R14
!s100 oiVJTSN`ZoEdgMc]YUS;O3
!i10b 1
Eadc_ram_shifter
Z15 w1675281909
R2
R3
R4
R5
R6
Z16 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd
Z17 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd
l0
L7
VLUN<P0GhAE03OKRdI5?Ag2
R9
31
Z18 !s108 1677576951.410000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd|
Z20 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd|
R13
R14
!s100 JAg<az3Mk=APSnYU8i0lh0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 15 adc_ram_shifter 0 22 LUN<P0GhAE03OKRdI5?Ag2
l30
L23
VNQ7:mR]4ER_`=Mn9l_R@c3
R9
31
R18
R19
R20
R13
R14
!s100 58^a]E=V:o6h=d?>f]`HY1
!i10b 1
Ebig_ram_wizard
Z21 w1675274095
R4
R5
R6
Z22 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd
Z23 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd
l0
L42
VYB0RIH@9bL6FFWLn;ebB41
R9
31
Z24 !s108 1677576951.279000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd|
Z26 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd|
R13
R14
!s100 CCWAgQ85>F`fKeBO9e6jY1
!i10b 1
Asyn
R4
R5
DEx4 work 14 big_ram_wizard 0 22 YB0RIH@9bL6FFWLn;ebB41
l105
L58
VPSho4EG<YFJX]1;;=h:ZZ2
R9
31
R24
R25
R26
R13
R14
!s100 @UI^2oBj:b7kVcSNkYX7@1
!i10b 1
Eclock_divider
R21
R2
R3
R4
R5
R6
Z27 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
Z28 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
l0
L7
V<afa>64UjEQH]]^OXYBGD1
R9
31
Z29 !s108 1677576951.148000
Z30 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd|
Z31 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd|
R13
R14
!s100 kkJkzg`S9>Uh:d>`IL6c[2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 clock_divider 0 22 <afa>64UjEQH]]^OXYBGD1
l20
L16
VP46Z5ngcMi1E`[U56KMS22
R9
31
R29
R30
R31
R13
R14
!s100 eg>ZV3=k;9E@8k4mm6<>S2
!i10b 1
Ecorr_func_rom_1
R1
R4
R5
R6
Z32 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd
Z33 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd
l0
L42
V:ET04I_80hYFM17[5:5l_0
R9
31
Z34 !s108 1677576952.104000
Z35 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd|
Z36 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd|
R13
R14
!s100 1GTT>zfae9AA@5oA93SAe1
!i10b 1
Asyn
R4
R5
DEx4 work 15 corr_func_rom_1 0 22 :ET04I_80hYFM17[5:5l_0
l104
L54
V[ATianZeT2`cQLko9Pl@11
R9
31
R34
R35
R36
R13
R14
!s100 AZW[FN^X1:fd@UIEKG@2:0
!i10b 1
Ecorrelation_function
R1
R3
R4
R5
R6
Z37 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd
Z38 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd
l0
L5
V:^a`]n5gb`FEF6NCU1DAL0
R9
31
Z39 !s108 1677576950.724000
Z40 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd|
Z41 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd|
R13
R14
!s100 oX]jDDehbMBW`eS;RSIGF2
!i10b 1
Aarc1
R3
R4
R5
DEx4 work 20 correlation_function 0 22 :^a`]n5gb`FEF6NCU1DAL0
l48
L18
VMFmll=lUI9mmSXDA2_58@3
R9
31
R39
R40
R41
R13
R14
!s100 kmSiF0O:hIDU22^8I?IH>2
!i10b 1
Ecorrelation_gate
R1
R3
R4
R5
R6
Z42 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd
Z43 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd
l0
L5
VfEl6l?k4R8aD3dGnJY0?C0
R9
31
Z44 !s108 1677576951.963000
Z45 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd|
Z46 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd|
R13
R14
!s100 X5Ah0=Y>XMNZ^ocSf7`^A1
!i10b 1
Aarc
R3
R4
R5
DEx4 work 16 correlation_gate 0 22 fEl6l?k4R8aD3dGnJY0?C0
l19
L17
VTA=]e9XQ3HgTTEgfNBNG<3
R9
31
R44
R45
R46
R13
R14
!s100 XjHBA5_NWZ7?P[=;BY?702
!i10b 1
Espi_controller
Z47 w1677578318
R2
R3
R4
R5
R6
Z48 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
Z49 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
l0
L7
V5N59AA6HSm_;>AX?M7XC53
!s100 K<FB6[XD=a4h47KNBJiEB2
R9
32
!i10b 1
Z50 !s108 1677578336.094000
Z51 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
Z52 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
Z53 o-work work -O0
R14
Aarc
R2
R3
R4
R5
Z54 DEx4 work 14 spi_controller 0 22 5N59AA6HSm_;>AX?M7XC53
l48
L27
VI1O?gLV@kW2R1a_?aI7DF2
!s100 A9DQ9JPFAMj[3PF8OPio80
R9
32
!i10b 1
R50
R51
R52
R53
R14
Etestbenchas
Z55 w1677575310
R2
R3
R4
R5
R6
Z56 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
Z57 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
l0
L7
V0a@5KG6gLY6NLcg=RO7@L1
R9
31
Z58 !s108 1677576952.235000
Z59 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
Z60 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
R13
R14
!s100 JCbIaeN<CK:SzhCj;_n0g3
!i10b 1
Auni_projektas_arch
R2
R3
R4
R5
DEx4 work 11 testbenchas 0 22 0a@5KG6gLY6NLcg=RO7@L1
l61
L14
V_QkC2c^:5`iX0:Aa6_>Pb1
R9
31
R58
R59
R60
R13
R14
!s100 bl7>7C^bZMfm1mjPIdgJE0
!i10b 1
Euart_controller
R21
R2
R3
R4
R5
R6
Z61 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
Z62 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
l0
L7
V^PVahDVaoR[Eao1dob3>P3
R9
31
Z63 !s108 1677576951.551000
Z64 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
Z65 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
R13
R14
!s100 i[X:l38@EHz;U0H>@iYQn3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 15 uart_controller 0 22 ^PVahDVaoR[Eao1dob3>P3
l68
L19
V:iBOYUHccHfi:Nl:_8nIH0
R9
31
R63
R64
R65
R13
R14
!s100 oUo@JRFk5O0=0^nam7HBJ0
!i10b 1
Euart_fifo_wizard
R21
R4
R5
R6
Z66 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
Z67 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
l0
L42
VkPMA?<I:3BohhMEPM36VC3
R9
31
Z68 !s108 1677576951.842000
Z69 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
Z70 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
R13
R14
!s100 =<Ofg0c3hRkJnDCZUK5Qk1
!i10b 1
Asyn
R4
R5
DEx4 work 16 uart_fifo_wizard 0 22 kPMA?<I:3BohhMEPM36VC3
l85
L55
V4FfC4F]KUU]l1H2I82jQj2
R9
31
R68
R69
R70
R13
R14
!s100 M>Q<kV1^YeQ8jO9V;ZRFa2
!i10b 1
Euart_tx
R21
R2
R3
R4
R5
R6
Z71 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
Z72 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
l0
L10
VB1[jgUGUUn5fhRWWWgT0]1
R9
31
Z73 !s108 1677576951.703000
Z74 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
Z75 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
R13
R14
!s100 aC5jh4o1^0CiBkF56hGUU3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 7 uart_tx 0 22 B1[jgUGUUn5fhRWWWgT0]1
l31
L24
VM0]cf:PiX_GXNH_]hEE2^1
R9
31
R73
R74
R75
R13
R14
!s100 RIm6SX3ALkM>LJPT8hDDg3
!i10b 1
Euni_projektas
Z76 w1677575187
R2
R3
R4
R5
R6
Z77 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
Z78 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
l0
L7
VcO[;2eF1S577__6bMiD_h0
R9
31
Z79 !s108 1677576950.996000
Z80 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
Z81 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
R13
R14
!s100 AFT:WcL[QV4aod[[>OB>I2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 uni_projektas 0 22 cO[;2eF1S577__6bMiD_h0
l201
L24
VoT^V27NjI@NbA=VoSS8P_0
R9
31
R79
R80
R81
R13
R14
!s100 >@B>ET=iPmEAZ;<5D1joB0
!i10b 1
Ewizard_ram
Z82 w1673001187
R4
R5
R6
Z83 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd
Z84 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd
l0
L42
V>>XX;EfR8>j6zAbg9j=l_3
R9
31
Z85 !s108 1677576950.854000
Z86 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd|
Z87 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd|
R13
R14
!s100 h;DloUO]JX0M`@BW98iVc3
!i10b 1
Asyn
R4
R5
DEx4 work 10 wizard_ram 0 22 >>XX;EfR8>j6zAbg9j=l_3
l86
L54
VJ0nGH>aQV^nk45iG5IYnM3
R9
31
R85
R86
R87
R13
R14
!s100 8J4fj76In6l8Um5;Wfl;70
!i10b 1
