;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 19/05/2014 10:41:28 a. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x1FFC2000  	536879100
0x0004	0x05050000  	1285
0x0008	0x04950000  	1173
0x000C	0x04950000  	1173
0x0010	0x04950000  	1173
0x0014	0x04950000  	1173
0x0018	0x04950000  	1173
0x001C	0x04950000  	1173
0x0020	0x04950000  	1173
0x0024	0x04950000  	1173
0x0028	0x04950000  	1173
0x002C	0x04950000  	1173
0x0030	0x04950000  	1173
0x0034	0x04950000  	1173
0x0038	0x04950000  	1173
0x003C	0x04950000  	1173
0x0040	0x04950000  	1173
0x0044	0x04950000  	1173
0x0048	0x04950000  	1173
0x004C	0x04950000  	1173
0x0050	0x04950000  	1173
0x0054	0x04950000  	1173
0x0058	0x04950000  	1173
0x005C	0x04950000  	1173
0x0060	0x04950000  	1173
0x0064	0x04950000  	1173
0x0068	0x04950000  	1173
0x006C	0x04950000  	1173
0x0070	0x04950000  	1173
0x0074	0x04950000  	1173
0x0078	0x04950000  	1173
0x007C	0x04950000  	1173
0x0080	0x04950000  	1173
0x0084	0x04950000  	1173
0x0088	0x04950000  	1173
0x008C	0x04950000  	1173
0x0090	0x04950000  	1173
0x0094	0x04950000  	1173
0x0098	0x04950000  	1173
0x009C	0x04950000  	1173
0x00A0	0x04950000  	1173
0x00A4	0x04950000  	1173
0x00A8	0x04950000  	1173
0x00AC	0x04950000  	1173
0x00B0	0x04950000  	1173
0x00B4	0x049D0000  	1181
0x00B8	0x04950000  	1173
0x00BC	0x04950000  	1173
0x00C0	0x04950000  	1173
0x00C4	0x04950000  	1173
0x00C8	0x04950000  	1173
0x00CC	0x04950000  	1173
0x00D0	0x04950000  	1173
0x00D4	0x04950000  	1173
0x00D8	0x04950000  	1173
0x00DC	0x04950000  	1173
0x00E0	0x04950000  	1173
0x00E4	0x04950000  	1173
0x00E8	0x04950000  	1173
0x00EC	0x04950000  	1173
0x00F0	0x04950000  	1173
0x00F4	0x04950000  	1173
0x00F8	0x04950000  	1173
0x00FC	0x04950000  	1173
0x0100	0x04950000  	1173
0x0104	0x04950000  	1173
0x0108	0x04950000  	1173
0x010C	0x04950000  	1173
0x0110	0x04950000  	1173
0x0114	0x04950000  	1173
0x0118	0x04950000  	1173
0x011C	0x04950000  	1173
0x0120	0x04950000  	1173
0x0124	0x04950000  	1173
0x0128	0x04950000  	1173
0x012C	0x04950000  	1173
0x0130	0x04950000  	1173
; end of ____SysVT
_main:
;FuncionSenoidal.c, 19 :: 		void main() {
0x0504	0xF000F87C  BL	1536
0x0508	0xF000F8DC  BL	1732
0x050C	0xF7FFFFF0  BL	1264
;FuncionSenoidal.c, 20 :: 		dato_actual=0;
0x0510	0x2100    MOVS	R1, #0
0x0512	0x482D    LDR	R0, [PC, #180]
0x0514	0x7001    STRB	R1, [R0, #0]
;FuncionSenoidal.c, 22 :: 		RCC_APB1ENR.TIM3EN=1;
0x0516	0x2101    MOVS	R1, #1
0x0518	0xB249    SXTB	R1, R1
0x051A	0x482C    LDR	R0, [PC, #176]
0x051C	0x6001    STR	R1, [R0, #0]
;FuncionSenoidal.c, 23 :: 		TIM3_CR1.CEN=0;
0x051E	0x2100    MOVS	R1, #0
0x0520	0xB249    SXTB	R1, R1
0x0522	0x482B    LDR	R0, [PC, #172]
0x0524	0x6001    STR	R1, [R0, #0]
;FuncionSenoidal.c, 24 :: 		frecuencia = 0;
0x0526	0x2100    MOVS	R1, #0
0x0528	0xB209    SXTH	R1, R1
0x052A	0x482A    LDR	R0, [PC, #168]
0x052C	0x8001    STRH	R1, [R0, #0]
;FuncionSenoidal.c, 25 :: 		TIM3_PSC=7;
0x052E	0x2107    MOVS	R1, #7
0x0530	0x4829    LDR	R0, [PC, #164]
0x0532	0x6001    STR	R1, [R0, #0]
;FuncionSenoidal.c, 26 :: 		TIM3_ARR=142;
0x0534	0x218E    MOVS	R1, #142
0x0536	0x4829    LDR	R0, [PC, #164]
0x0538	0x6001    STR	R1, [R0, #0]
;FuncionSenoidal.c, 27 :: 		NVIC_IntEnable(IVT_INT_TIM3);
0x053A	0xF240002D  MOVW	R0, #45
0x053E	0xF7FFFF61  BL	_NVIC_IntEnable+0
;FuncionSenoidal.c, 28 :: 		TIM3_DIER.UIE=1;
0x0542	0x2101    MOVS	R1, #1
0x0544	0xB249    SXTB	R1, R1
0x0546	0x4826    LDR	R0, [PC, #152]
0x0548	0x6001    STR	R1, [R0, #0]
;FuncionSenoidal.c, 29 :: 		TIM3_CR1.CEN=1;
0x054A	0x4821    LDR	R0, [PC, #132]
0x054C	0x6001    STR	R1, [R0, #0]
;FuncionSenoidal.c, 31 :: 		GPIO_Analog_Input(&GPIOA_BASE, _GPIO_PINMASK_4); //PA4 terminal analógica
0x054E	0xF2400110  MOVW	R1, #16
0x0552	0x4824    LDR	R0, [PC, #144]
0x0554	0xF7FFFF92  BL	_GPIO_Analog_Input+0
;FuncionSenoidal.c, 32 :: 		RCC_APB1ENR.B29=1;             //Habilita reloh de APB1 para el DAC
0x0558	0x2201    MOVS	R2, #1
0x055A	0xB252    SXTB	R2, R2
0x055C	0x4822    LDR	R0, [PC, #136]
0x055E	0x6002    STR	R2, [R0, #0]
;FuncionSenoidal.c, 33 :: 		DAC_CRbits.EN1=1;              //Enciende módulo DAC1
0x0560	0x4822    LDR	R0, [PC, #136]
0x0562	0x6002    STR	R2, [R0, #0]
;FuncionSenoidal.c, 34 :: 		DAC_CRbits.BOFF1=1;            //Enciende buffer del DAC1
0x0564	0x4822    LDR	R0, [PC, #136]
0x0566	0x6002    STR	R2, [R0, #0]
;FuncionSenoidal.c, 35 :: 		DAC_CR+=0x36;                  //Selecciona disparo mediante software
0x0568	0x4822    LDR	R0, [PC, #136]
0x056A	0x6800    LDR	R0, [R0, #0]
0x056C	0xF2000136  ADDW	R1, R0, #54
0x0570	0x4820    LDR	R0, [PC, #128]
0x0572	0x6001    STR	R1, [R0, #0]
;FuncionSenoidal.c, 36 :: 		DAC_CRbits.TEN1=1;             //Habilita la conversión del DAC
0x0574	0x4820    LDR	R0, [PC, #128]
0x0576	0x6002    STR	R2, [R0, #0]
;FuncionSenoidal.c, 37 :: 		while(1){
L_main1:
;FuncionSenoidal.c, 38 :: 		if(frecuencia%2==0){
0x0578	0x4816    LDR	R0, [PC, #88]
0x057A	0xF9B02000  LDRSH	R2, [R0, #0]
0x057E	0x2102    MOVS	R1, #2
0x0580	0xB209    SXTH	R1, R1
0x0582	0xFB92F0F1  SDIV	R0, R2, R1
0x0586	0xFB012010  MLS	R0, R1, R0, R2
0x058A	0xB200    SXTH	R0, R0
0x058C	0xB918    CBNZ	R0, L_main3
;FuncionSenoidal.c, 39 :: 		TIM3_ARR = 63;
0x058E	0x213F    MOVS	R1, #63
0x0590	0x4812    LDR	R0, [PC, #72]
0x0592	0x6001    STR	R1, [R0, #0]
;FuncionSenoidal.c, 40 :: 		}
0x0594	0xE002    B	L_main4
L_main3:
;FuncionSenoidal.c, 42 :: 		TIM3_ARR = 142;
0x0596	0x218E    MOVS	R1, #142
0x0598	0x4810    LDR	R0, [PC, #64]
0x059A	0x6001    STR	R1, [R0, #0]
;FuncionSenoidal.c, 43 :: 		}
L_main4:
;FuncionSenoidal.c, 44 :: 		if(GPIOA_IDR.B0){
0x059C	0x4917    LDR	R1, [PC, #92]
0x059E	0x6808    LDR	R0, [R1, #0]
0x05A0	0xB120    CBZ	R0, L_main5
;FuncionSenoidal.c, 45 :: 		frecuencia++;
0x05A2	0x490C    LDR	R1, [PC, #48]
0x05A4	0xF9B10000  LDRSH	R0, [R1, #0]
0x05A8	0x1C40    ADDS	R0, R0, #1
0x05AA	0x8008    STRH	R0, [R1, #0]
;FuncionSenoidal.c, 46 :: 		}
L_main5:
;FuncionSenoidal.c, 47 :: 		Delay_ms(200);
0x05AC	0xF2423753  MOVW	R7, #9043
0x05B0	0xF2C00708  MOVT	R7, #8
0x05B4	0xBF00    NOP
0x05B6	0xBF00    NOP
L_main6:
0x05B8	0x1E7F    SUBS	R7, R7, #1
0x05BA	0xD1FD    BNE	L_main6
0x05BC	0xBF00    NOP
0x05BE	0xBF00    NOP
0x05C0	0xBF00    NOP
0x05C2	0xBF00    NOP
;FuncionSenoidal.c, 48 :: 		}
0x05C4	0xE7D8    B	L_main1
;FuncionSenoidal.c, 49 :: 		}
L_end_main:
L__main_end_loop:
0x05C6	0xE7FE    B	L__main_end_loop
0x05C8	0x00002000  	_dato_actual+0
0x05CC	0x03844242  	RCC_APB1ENR+0
0x05D0	0x80004200  	TIM3_CR1+0
0x05D4	0x00022000  	_frecuencia+0
0x05D8	0x04284000  	TIM3_PSC+0
0x05DC	0x042C4000  	TIM3_ARR+0
0x05E0	0x81804200  	TIM3_DIER+0
0x05E4	0x08004001  	GPIOA_BASE+0
0x05E8	0x03F44242  	RCC_APB1ENR+0
0x05EC	0x8000420E  	DAC_CRbits+0
0x05F0	0x8004420E  	DAC_CRbits+0
0x05F4	0x74004000  	DAC_CR+0
0x05F8	0x8008420E  	DAC_CRbits+0
0x05FC	0x01004221  	GPIOA_IDR+0
; end of _main
_NVIC_IntEnable:
;__Lib_System_100.c, 149 :: 		
0x0404	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 161 :: 		
0x0406	0x2804    CMP	R0, #4
0x0408	0xD106    BNE	L_NVIC_IntEnable6
;__Lib_System_100.c, 166 :: 		
0x040A	0x4919    LDR	R1, [PC, #100]
0x040C	0x6809    LDR	R1, [R1, #0]
0x040E	0xF4413280  ORR	R2, R1, #65536
0x0412	0x4917    LDR	R1, [PC, #92]
0x0414	0x600A    STR	R2, [R1, #0]
;__Lib_System_100.c, 167 :: 		
0x0416	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_100.c, 168 :: 		
0x0418	0x2805    CMP	R0, #5
0x041A	0xD106    BNE	L_NVIC_IntEnable8
;__Lib_System_100.c, 173 :: 		
0x041C	0x4914    LDR	R1, [PC, #80]
0x041E	0x6809    LDR	R1, [R1, #0]
0x0420	0xF4413200  ORR	R2, R1, #131072
0x0424	0x4912    LDR	R1, [PC, #72]
0x0426	0x600A    STR	R2, [R1, #0]
;__Lib_System_100.c, 174 :: 		
0x0428	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_100.c, 175 :: 		
0x042A	0x2806    CMP	R0, #6
0x042C	0xD106    BNE	L_NVIC_IntEnable10
;__Lib_System_100.c, 180 :: 		
0x042E	0x4910    LDR	R1, [PC, #64]
0x0430	0x6809    LDR	R1, [R1, #0]
0x0432	0xF4412280  ORR	R2, R1, #262144
0x0436	0x490E    LDR	R1, [PC, #56]
0x0438	0x600A    STR	R2, [R1, #0]
;__Lib_System_100.c, 181 :: 		
0x043A	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_100.c, 182 :: 		
0x043C	0x280F    CMP	R0, #15
0x043E	0xD106    BNE	L_NVIC_IntEnable12
;__Lib_System_100.c, 187 :: 		
0x0440	0x490C    LDR	R1, [PC, #48]
0x0442	0x6809    LDR	R1, [R1, #0]
0x0444	0xF0410202  ORR	R2, R1, #2
0x0448	0x490A    LDR	R1, [PC, #40]
0x044A	0x600A    STR	R2, [R1, #0]
;__Lib_System_100.c, 188 :: 		
0x044C	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_100.c, 189 :: 		
0x044E	0x2810    CMP	R0, #16
0x0450	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_100.c, 194 :: 		
0x0452	0xF2A00410  SUBW	R4, R0, #16
0x0456	0x0961    LSRS	R1, R4, #5
0x0458	0x008A    LSLS	R2, R1, #2
0x045A	0x4907    LDR	R1, [PC, #28]
0x045C	0x188B    ADDS	R3, R1, R2
;__Lib_System_100.c, 195 :: 		
0x045E	0xF004021F  AND	R2, R4, #31
0x0462	0xF04F0101  MOV	R1, #1
0x0466	0x4091    LSLS	R1, R2
0x0468	0x6019    STR	R1, [R3, #0]
;__Lib_System_100.c, 196 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_100.c, 197 :: 		
L_end_NVIC_IntEnable:
0x046A	0xB001    ADD	SP, SP, #4
0x046C	0x4770    BX	LR
0x046E	0xBF00    NOP
0x0470	0xED24E000  	NVIC_SHCSR+0
0x0474	0xE010E000  	NVIC_SYSTICKCSR+0
0x0478	0xE100E000  	NVIC_SETENA0+0
; end of _NVIC_IntEnable
_GPIO_Analog_Input:
;__Lib_GPIO_32F10x.c, 1140 :: 		
; pin_mask start address is: 4 (R1)
0x047C	0xB081    SUB	SP, SP, #4
0x047E	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 1141 :: 		
0x0482	0xF04F0201  MOV	R2, #1
0x0486	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
0x0488	0xF7FFFE9A  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 1142 :: 		
L_end_GPIO_Analog_Input:
0x048C	0xF8DDE000  LDR	LR, [SP, #0]
0x0490	0xB001    ADD	SP, SP, #4
0x0492	0x4770    BX	LR
; end of _GPIO_Analog_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 891 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
0x01C0	0xB081    SUB	SP, SP, #4
0x01C2	0xF8CDE000  STR	LR, [SP, #0]
0x01C6	0xB28C    UXTH	R4, R1
0x01C8	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 896 :: 		
0x01CA	0x4B77    LDR	R3, [PC, #476]
0x01CC	0xEA000303  AND	R3, R0, R3, LSL #0
; port start address is: 24 (R6)
0x01D0	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 898 :: 		
0x01D2	0x4618    MOV	R0, R3
0x01D4	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 901 :: 		
0x01D8	0xF1B40FFF  CMP	R4, #255
0x01DC	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 902 :: 		
0x01DE	0x4B73    LDR	R3, [PC, #460]
0x01E0	0x429D    CMP	R5, R3
0x01E2	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 903 :: 		
0x01E4	0xF04F3333  MOV	R3, #858993459
0x01E8	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 904 :: 		
0x01EA	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 905 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 906 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x01EC	0x2D42    CMP	R5, #66
0x01EE	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 907 :: 		
0x01F0	0xF04F3344  MOV	R3, #1145324612
0x01F4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 908 :: 		
0x01F6	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 909 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 910 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 912 :: 		
0x01F8	0xF64F73FF  MOVW	R3, #65535
0x01FC	0x429C    CMP	R4, R3
0x01FE	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 913 :: 		
0x0200	0x4B6A    LDR	R3, [PC, #424]
0x0202	0x429D    CMP	R5, R3
0x0204	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 914 :: 		
0x0206	0xF04F3333  MOV	R3, #858993459
0x020A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 915 :: 		
0x020C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x020E	0xF04F3333  MOV	R3, #858993459
0x0212	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 916 :: 		
0x0214	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 917 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 918 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0216	0x2D42    CMP	R5, #66
0x0218	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 919 :: 		
0x021A	0xF04F3344  MOV	R3, #1145324612
0x021E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 920 :: 		
0x0220	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0222	0xF04F3344  MOV	R3, #1145324612
0x0226	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 921 :: 		
0x0228	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 922 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 923 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 925 :: 		
; currentmode start address is: 4 (R1)
0x022A	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 926 :: 		
0x022C	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 928 :: 		
0x022E	0xF0050301  AND	R3, R5, #1
0x0232	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 929 :: 		
0x0234	0x2100    MOVS	R1, #0
0x0236	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 930 :: 		
0x0238	0xF0050302  AND	R3, R5, #2
0x023C	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 931 :: 		
0x023E	0xF40573C0  AND	R3, R5, #384
0x0242	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 932 :: 		
; currentmode start address is: 4 (R1)
0x0244	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0246	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 934 :: 		
; currentmode start address is: 4 (R1)
0x0248	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 935 :: 		
; currentmode start address is: 4 (R1)
0x024A	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 936 :: 		
0x024C	0xF0050304  AND	R3, R5, #4
0x0250	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 937 :: 		
0x0252	0xF0050320  AND	R3, R5, #32
0x0256	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 938 :: 		
; currentmode start address is: 4 (R1)
0x0258	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x025A	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 940 :: 		
; currentmode start address is: 4 (R1)
0x025C	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 941 :: 		
; currentmode start address is: 4 (R1)
0x025E	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 942 :: 		
0x0260	0xF0050308  AND	R3, R5, #8
0x0264	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 943 :: 		
0x0266	0xF0050320  AND	R3, R5, #32
0x026A	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 944 :: 		
; currentmode start address is: 4 (R1)
0x026C	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x026E	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 946 :: 		
; currentmode start address is: 4 (R1)
0x0270	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 947 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0272	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 942 :: 		
;__Lib_GPIO_32F10x.c, 947 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 949 :: 		
; currentmode start address is: 4 (R1)
0x0274	0x4B4E    LDR	R3, [PC, #312]
0x0276	0xEA050303  AND	R3, R5, R3, LSL #0
0x027A	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 950 :: 		
0x027C	0x2003    MOVS	R0, #3
0x027E	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 951 :: 		
0x0280	0xF4057300  AND	R3, R5, #512
0x0284	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 952 :: 		
0x0286	0x2002    MOVS	R0, #2
0x0288	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 953 :: 		
0x028A	0xF4056380  AND	R3, R5, #1024
0x028E	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 954 :: 		
0x0290	0x2001    MOVS	R0, #1
0x0292	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 953 :: 		
;__Lib_GPIO_32F10x.c, 954 :: 		
L_GPIO_Config41:
L_GPIO_Config40:
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 956 :: 		
;__Lib_GPIO_32F10x.c, 962 :: 		
0x0294	0xF005030C  AND	R3, R5, #12
0x0298	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 965 :: 		
0x029A	0x4301    ORRS	R1, R0
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 966 :: 		
0x029C	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 962 :: 		
;__Lib_GPIO_32F10x.c, 966 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 968 :: 		
; currentmode start address is: 4 (R1)
0x029E	0xF00403FF  AND	R3, R4, #255
0x02A2	0xB29B    UXTH	R3, R3
0x02A4	0x2B00    CMP	R3, #0
0x02A6	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 969 :: 		
0x02A8	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 971 :: 		
0x02AA	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; port end address is: 24 (R6)
0x02AC	0xFA1FF884  UXTH	R8, R4
0x02B0	0x4632    MOV	R2, R6
0x02B2	0x462E    MOV	R6, R5
L_GPIO_Config44:
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02B4	0x2808    CMP	R0, #8
0x02B6	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 973 :: 		
0x02B8	0xF04F0301  MOV	R3, #1
0x02BC	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 975 :: 		
0x02C0	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 977 :: 		
0x02C4	0x42A3    CMP	R3, R4
0x02C6	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 979 :: 		
0x02C8	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 981 :: 		
0x02CA	0xF04F030F  MOV	R3, #15
0x02CE	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 982 :: 		
0x02D0	0x43DB    MVN	R3, R3
0x02D2	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 985 :: 		
0x02D6	0xFA01F305  LSL	R3, R1, R5
0x02DA	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02DE	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 988 :: 		
0x02E0	0xF4067381  AND	R3, R6, #258
0x02E4	0xF5B37F81  CMP	R3, #258
0x02E8	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 990 :: 		
0x02EA	0xF2020414  ADDW	R4, R2, #20
0x02EE	0xF04F0301  MOV	R3, #1
0x02F2	0x4083    LSLS	R3, R0
0x02F4	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 991 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 993 :: 		
0x02F6	0xF0060382  AND	R3, R6, #130
0x02FA	0x2B82    CMP	R3, #130
0x02FC	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 995 :: 		
0x02FE	0xF2020410  ADDW	R4, R2, #16
0x0302	0xF04F0301  MOV	R3, #1
0x0306	0x4083    LSLS	R3, R0
0x0308	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 996 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 997 :: 		
0x030A	0x462F    MOV	R7, R5
0x030C	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 977 :: 		
;__Lib_GPIO_32F10x.c, 997 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 971 :: 		
; tmpreg start address is: 28 (R7)
0x030E	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 998 :: 		
0x0310	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 999 :: 		
0x0312	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0314	0xFA1FF088  UXTH	R0, R8
0x0318	0x460F    MOV	R7, R1
0x031A	0x4631    MOV	R1, R6
0x031C	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 1001 :: 		
0x031E	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 968 :: 		
0x0320	0x460F    MOV	R7, R1
0x0322	0x4629    MOV	R1, R5
0x0324	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 1001 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 1005 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
0x0326	0xF1B00FFF  CMP	R0, #255
0x032A	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 1007 :: 		
0x032C	0x1D33    ADDS	R3, R6, #4
0x032E	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1008 :: 		
; pinpos start address is: 8 (R2)
0x0332	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0334	0x2A08    CMP	R2, #8
0x0336	0xD230    BCS	L_GPIO_Config52
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 1010 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
0x0338	0xF2020408  ADDW	R4, R2, #8
0x033C	0xF04F0301  MOV	R3, #1
0x0340	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 1012 :: 		
0x0344	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 1013 :: 		
0x0348	0x42A3    CMP	R3, R4
0x034A	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 1015 :: 		
0x034C	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 1017 :: 		
0x034E	0xF04F030F  MOV	R3, #15
0x0352	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 1018 :: 		
0x0354	0x43DB    MVN	R3, R3
0x0356	0xEA080403  AND	R4, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1021 :: 		
0x035A	0xFA07F305  LSL	R3, R7, R5
0x035E	0xEA440803  ORR	R8, R4, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1024 :: 		
0x0362	0xF4017381  AND	R3, R1, #258
0x0366	0xF5B37F81  CMP	R3, #258
0x036A	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 1026 :: 		
0x036C	0xF2060514  ADDW	R5, R6, #20
0x0370	0xF2020408  ADDW	R4, R2, #8
0x0374	0xF04F0301  MOV	R3, #1
0x0378	0x40A3    LSLS	R3, R4
0x037A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 1027 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 1029 :: 		
0x037C	0xF0010382  AND	R3, R1, #130
0x0380	0x2B82    CMP	R3, #130
0x0382	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 1031 :: 		
0x0384	0xF2060510  ADDW	R5, R6, #16
0x0388	0xF2020408  ADDW	R4, R2, #8
0x038C	0xF04F0301  MOV	R3, #1
0x0390	0x40A3    LSLS	R3, R4
0x0392	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 1032 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 1033 :: 		
0x0394	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 1013 :: 		
;__Lib_GPIO_32F10x.c, 1033 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 1008 :: 		
; tmpreg start address is: 32 (R8)
0x0396	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 1034 :: 		
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0398	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 1035 :: 		
0x039A	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x039C	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 1036 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 1037 :: 		
L_end_GPIO_Config:
0x03A0	0xF8DDE000  LDR	LR, [SP, #0]
0x03A4	0xB001    ADD	SP, SP, #4
0x03A6	0x4770    BX	LR
0x03A8	0xFC00FFFF  	#-1024
0x03AC	0x00140008  	#524308
0x03B0	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 850 :: 		
0x0134	0xB081    SUB	SP, SP, #4
;__Lib_GPIO_32F10x.c, 852 :: 		
0x0136	0x4919    LDR	R1, [PC, #100]
0x0138	0xEA000101  AND	R1, R0, R1, LSL #0
0x013C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 853 :: 		
; pos start address is: 8 (R2)
0x013E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 854 :: 		
0x0140	0xE00E    B	L_GPIO_Clk_Enable0
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 855 :: 		
L_GPIO_Clk_Enable2:
0x0142	0x2004    MOVS	R0, #4
0x0144	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 856 :: 		
L_GPIO_Clk_Enable3:
0x0146	0x2008    MOVS	R0, #8
0x0148	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 857 :: 		
L_GPIO_Clk_Enable4:
0x014A	0x2010    MOVS	R0, #16
0x014C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 858 :: 		
L_GPIO_Clk_Enable5:
0x014E	0x2020    MOVS	R0, #32
0x0150	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 859 :: 		
L_GPIO_Clk_Enable6:
0x0152	0x2040    MOVS	R0, #64
0x0154	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 860 :: 		
L_GPIO_Clk_Enable7:
0x0156	0x2080    MOVS	R0, #128
0x0158	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 861 :: 		
L_GPIO_Clk_Enable8:
0x015A	0xF2401000  MOVW	R0, #256
0x015E	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 862 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
0x0160	0x490F    LDR	R1, [PC, #60]
0x0162	0x4288    CMP	R0, R1
0x0164	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0166	0x490F    LDR	R1, [PC, #60]
0x0168	0x4288    CMP	R0, R1
0x016A	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x016C	0x490E    LDR	R1, [PC, #56]
0x016E	0x4288    CMP	R0, R1
0x0170	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0172	0x490E    LDR	R1, [PC, #56]
0x0174	0x4288    CMP	R0, R1
0x0176	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0178	0x490D    LDR	R1, [PC, #52]
0x017A	0x4288    CMP	R0, R1
0x017C	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017E	0x490D    LDR	R1, [PC, #52]
0x0180	0x4288    CMP	R0, R1
0x0182	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0184	0x490C    LDR	R1, [PC, #48]
0x0186	0x4288    CMP	R0, R1
0x0188	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; pos end address is: 8 (R2)
0x018A	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 864 :: 		
0x018C	0x490B    LDR	R1, [PC, #44]
0x018E	0x6809    LDR	R1, [R1, #0]
0x0190	0xEA410200  ORR	R2, R1, R0, LSL #0
0x0194	0x4909    LDR	R1, [PC, #36]
0x0196	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 865 :: 		
L_end_GPIO_Clk_Enable:
0x0198	0xB001    ADD	SP, SP, #4
0x019A	0x4770    BX	LR
0x019C	0xFC00FFFF  	#-1024
0x01A0	0x08004001  	#1073809408
0x01A4	0x0C004001  	#1073810432
0x01A8	0x10004001  	#1073811456
0x01AC	0x14004001  	#1073812480
0x01B0	0x18004001  	#1073813504
0x01B4	0x1C004001  	#1073814528
0x01B8	0x20004001  	#1073815552
0x01BC	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
___FillZeros:
;__Lib_System_100.c, 63 :: 		
0x03C8	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 65 :: 		
0x03CA	0xF04F0900  MOV	R9, #0
;__Lib_System_100.c, 66 :: 		
0x03CE	0xF04F0C00  MOV	R12, #0
;__Lib_System_100.c, 67 :: 		
0x03D2	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_100.c, 68 :: 		
0x03D6	0xDC04    BGT	L_loopFZs
;__Lib_System_100.c, 69 :: 		
0x03D8	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_100.c, 70 :: 		
0x03DC	0xDB01    BLT	L_loopFZs
;__Lib_System_100.c, 71 :: 		
0x03DE	0x46D4    MOV	R12, R10
;__Lib_System_100.c, 72 :: 		
0x03E0	0x46EA    MOV	R10, SP
;__Lib_System_100.c, 73 :: 		
L_loopFZs:
;__Lib_System_100.c, 74 :: 		
0x03E2	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_100.c, 75 :: 		
0x03E6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_100.c, 76 :: 		
0x03EA	0xD1FA    BNE	L_loopFZs
;__Lib_System_100.c, 77 :: 		
0x03EC	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_100.c, 78 :: 		
0x03F0	0xDD05    BLE	L_norep
;__Lib_System_100.c, 79 :: 		
0x03F2	0x46E2    MOV	R10, R12
;__Lib_System_100.c, 80 :: 		
0x03F4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_100.c, 81 :: 		
0x03F8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_100.c, 82 :: 		
0x03FC	0xE7F1    B	L_loopFZs
;__Lib_System_100.c, 83 :: 		
L_norep:
;__Lib_System_100.c, 85 :: 		
L_end___FillZeros:
0x03FE	0xB001    ADD	SP, SP, #4
0x0400	0x4770    BX	LR
; end of ___FillZeros
___CC2DW:
;__Lib_System_100.c, 21 :: 		
0x03B4	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 23 :: 		
L_loopDW:
;__Lib_System_100.c, 24 :: 		
0x03B6	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_100.c, 25 :: 		
0x03BA	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_100.c, 26 :: 		
0x03BE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_100.c, 27 :: 		
0x03C2	0xD1F8    BNE	L_loopDW
;__Lib_System_100.c, 29 :: 		
L_end___CC2DW:
0x03C4	0xB001    ADD	SP, SP, #4
0x03C6	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_100_InitialSetUpRCCRCC2:
;__Lib_System_100.c, 298 :: 		
0x0600	0xB082    SUB	SP, SP, #8
;__Lib_System_100.c, 300 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0602	0x4A21    LDR	R2, [PC, #132]
;__Lib_System_100.c, 301 :: 		
0x0604	0x4821    LDR	R0, [PC, #132]
0x0606	0x9001    STR	R0, [SP, #4]
;__Lib_System_100.c, 302 :: 		
; ulRCC_CFGR2 start address is: 12 (R3)
0x0608	0x4B21    LDR	R3, [PC, #132]
;__Lib_System_100.c, 304 :: 		
0x060A	0x9901    LDR	R1, [SP, #4]
0x060C	0x4821    LDR	R0, [PC, #132]
0x060E	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 305 :: 		
0x0610	0x4821    LDR	R0, [PC, #132]
0x0612	0x6003    STR	R3, [R0, #0]
; ulRCC_CFGR2 end address is: 12 (R3)
;__Lib_System_100.c, 306 :: 		
0x0614	0x4821    LDR	R0, [PC, #132]
0x0616	0xEA020100  AND	R1, R2, R0, LSL #0
0x061A	0x4821    LDR	R0, [PC, #132]
0x061C	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 308 :: 		
0x061E	0xF0020001  AND	R0, R2, #1
0x0622	0xB140    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC239
; ulRCC_CR end address is: 8 (R2)
0x0624	0x4611    MOV	R1, R2
;__Lib_System_100.c, 309 :: 		
L___Lib_System_100_InitialSetUpRCCRCC229:
; ulRCC_CR start address is: 4 (R1)
0x0626	0x481E    LDR	R0, [PC, #120]
0x0628	0x6800    LDR	R0, [R0, #0]
0x062A	0xF0000002  AND	R0, R0, #2
0x062E	0xB900    CBNZ	R0, L___Lib_System_100_InitialSetUpRCCRCC230
;__Lib_System_100.c, 310 :: 		
0x0630	0xE7F9    B	L___Lib_System_100_InitialSetUpRCCRCC229
L___Lib_System_100_InitialSetUpRCCRCC230:
;__Lib_System_100.c, 311 :: 		
0x0632	0x460A    MOV	R2, R1
0x0634	0xE7FF    B	L___Lib_System_100_InitialSetUpRCCRCC228
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_100_InitialSetUpRCCRCC239:
;__Lib_System_100.c, 308 :: 		
;__Lib_System_100.c, 311 :: 		
L___Lib_System_100_InitialSetUpRCCRCC228:
;__Lib_System_100.c, 313 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0636	0xF4023080  AND	R0, R2, #65536
0x063A	0xB140    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC240
; ulRCC_CR end address is: 8 (R2)
0x063C	0x4611    MOV	R1, R2
;__Lib_System_100.c, 314 :: 		
L___Lib_System_100_InitialSetUpRCCRCC232:
; ulRCC_CR start address is: 4 (R1)
0x063E	0x4818    LDR	R0, [PC, #96]
0x0640	0x6800    LDR	R0, [R0, #0]
0x0642	0xF4003000  AND	R0, R0, #131072
0x0646	0x2800    CMP	R0, #0
0x0648	0xD100    BNE	L___Lib_System_100_InitialSetUpRCCRCC233
;__Lib_System_100.c, 315 :: 		
0x064A	0xE7F8    B	L___Lib_System_100_InitialSetUpRCCRCC232
L___Lib_System_100_InitialSetUpRCCRCC233:
;__Lib_System_100.c, 316 :: 		
0x064C	0xE000    B	L___Lib_System_100_InitialSetUpRCCRCC231
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_100_InitialSetUpRCCRCC240:
;__Lib_System_100.c, 313 :: 		
0x064E	0x4611    MOV	R1, R2
;__Lib_System_100.c, 316 :: 		
L___Lib_System_100_InitialSetUpRCCRCC231:
;__Lib_System_100.c, 318 :: 		
; ulRCC_CR start address is: 4 (R1)
0x0650	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0654	0xB158    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC234
;__Lib_System_100.c, 319 :: 		
0x0656	0x4812    LDR	R0, [PC, #72]
0x0658	0x6800    LDR	R0, [R0, #0]
0x065A	0xF0407180  ORR	R1, R0, #16777216
0x065E	0x4810    LDR	R0, [PC, #64]
0x0660	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 320 :: 		
L___Lib_System_100_InitialSetUpRCCRCC235:
0x0662	0x480F    LDR	R0, [PC, #60]
0x0664	0x6800    LDR	R0, [R0, #0]
0x0666	0xF0007000  AND	R0, R0, #33554432
0x066A	0xB900    CBNZ	R0, L___Lib_System_100_InitialSetUpRCCRCC236
;__Lib_System_100.c, 321 :: 		
0x066C	0xE7F9    B	L___Lib_System_100_InitialSetUpRCCRCC235
L___Lib_System_100_InitialSetUpRCCRCC236:
;__Lib_System_100.c, 322 :: 		
L___Lib_System_100_InitialSetUpRCCRCC234:
;__Lib_System_100.c, 325 :: 		
L___Lib_System_100_InitialSetUpRCCRCC237:
0x066E	0x4809    LDR	R0, [PC, #36]
0x0670	0x6800    LDR	R0, [R0, #0]
0x0672	0xF000010C  AND	R1, R0, #12
0x0676	0x9801    LDR	R0, [SP, #4]
0x0678	0x0080    LSLS	R0, R0, #2
0x067A	0xF000000C  AND	R0, R0, #12
0x067E	0x4281    CMP	R1, R0
0x0680	0xD000    BEQ	L___Lib_System_100_InitialSetUpRCCRCC238
;__Lib_System_100.c, 326 :: 		
0x0682	0xE7F4    B	L___Lib_System_100_InitialSetUpRCCRCC237
L___Lib_System_100_InitialSetUpRCCRCC238:
;__Lib_System_100.c, 328 :: 		
L_end_InitialSetUpRCCRCC2:
0x0684	0xB002    ADD	SP, SP, #8
0x0686	0x4770    BX	LR
0x0688	0x00810000  	#129
0x068C	0x00000000  	#0
0x0690	0x00000000  	#0
0x0694	0x10044002  	RCC_CFGR+0
0x0698	0x102C4002  	RCC_CFGR2+0
0x069C	0xFFFF000F  	#1048575
0x06A0	0x10004002  	RCC_CR+0
; end of __Lib_System_100_InitialSetUpRCCRCC2
__Lib_System_100_InitialSetUpFosc:
;__Lib_System_100.c, 330 :: 		
0x04F0	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 331 :: 		
0x04F2	0x4902    LDR	R1, [PC, #8]
0x04F4	0x4802    LDR	R0, [PC, #8]
0x04F6	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 332 :: 		
L_end_InitialSetUpFosc:
0x04F8	0xB001    ADD	SP, SP, #4
0x04FA	0x4770    BX	LR
0x04FC	0x1F400000  	#8000
0x0500	0x00042000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_100_InitialSetUpFosc
___GenExcept:
;__Lib_System_100.c, 262 :: 		
0x0494	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 263 :: 		
L___GenExcept24:
0x0496	0xE7FE    B	L___GenExcept24
;__Lib_System_100.c, 264 :: 		
L_end___GenExcept:
0x0498	0xB001    ADD	SP, SP, #4
0x049A	0x4770    BX	LR
; end of ___GenExcept
0x06C4	0xB500    PUSH	(R14)
0x06C6	0xF2400B00  MOVW	R11, #0
0x06CA	0xF2C20B00  MOVT	R11, #8192
0x06CE	0xF2400A0C  MOVW	R10, #12
0x06D2	0xF2C20A00  MOVT	R10, #8192
0x06D6	0xF7FFFE77  BL	968
0x06DA	0xBD00    POP	(R15)
0x06DC	0x4770    BX	LR
_Caden:
;FuncionSenoidal.c, 8 :: 		void Caden() iv IVT_INT_TIM3 ics ICS_AUTO {
;FuncionSenoidal.c, 9 :: 		TIM3_SR.UIF=0;
0x049C	0x2100    MOVS	R1, #0
0x049E	0xB249    SXTB	R1, R1
0x04A0	0x480D    LDR	R0, [PC, #52]
0x04A2	0x6001    STR	R1, [R0, #0]
;FuncionSenoidal.c, 10 :: 		dato_actual++;
0x04A4	0x490D    LDR	R1, [PC, #52]
0x04A6	0x7808    LDRB	R0, [R1, #0]
0x04A8	0x1C40    ADDS	R0, R0, #1
0x04AA	0xB2C0    UXTB	R0, R0
0x04AC	0x7008    STRB	R0, [R1, #0]
;FuncionSenoidal.c, 12 :: 		if(dato_actual==16) dato_actual=0;
0x04AE	0x2810    CMP	R0, #16
0x04B0	0xD102    BNE	L_Caden0
0x04B2	0x2100    MOVS	R1, #0
0x04B4	0x4809    LDR	R0, [PC, #36]
0x04B6	0x7001    STRB	R1, [R0, #0]
L_Caden0:
;FuncionSenoidal.c, 14 :: 		val=vector[dato_actual];
0x04B8	0x4808    LDR	R0, [PC, #32]
0x04BA	0x7800    LDRB	R0, [R0, #0]
0x04BC	0x0041    LSLS	R1, R0, #1
0x04BE	0x4808    LDR	R0, [PC, #32]
0x04C0	0x1840    ADDS	R0, R0, R1
0x04C2	0x8801    LDRH	R1, [R0, #0]
0x04C4	0x4807    LDR	R0, [PC, #28]
0x04C6	0x8001    STRH	R1, [R0, #0]
;FuncionSenoidal.c, 15 :: 		DAC_DHR12R1=val;          //Escribe dat en el buffer del DAC
0x04C8	0x4807    LDR	R0, [PC, #28]
0x04CA	0x6001    STR	R1, [R0, #0]
;FuncionSenoidal.c, 16 :: 		DAC_SWTRIGRbits.SWTRIG1=1; //Dispara el proceso de conversion
0x04CC	0x2101    MOVS	R1, #1
0x04CE	0xB249    SXTB	R1, R1
0x04D0	0x4806    LDR	R0, [PC, #24]
0x04D2	0x6001    STR	R1, [R0, #0]
;FuncionSenoidal.c, 17 :: 		}
L_end_Caden:
0x04D4	0x4770    BX	LR
0x04D6	0xBF00    NOP
0x04D8	0x82004200  	TIM3_SR+0
0x04DC	0x00002000  	_dato_actual+0
0x04E0	0x06A40000  	_vector+0
0x04E4	0x00082000  	_val+0
0x04E8	0x74084000  	DAC_DHR12R1+0
0x04EC	0x8080420E  	DAC_SWTRIGRbits+0
; end of _Caden
;FuncionSenoidal.c,2 :: _vector [32]
0x06A4	0x0B0F0800 ;_vector+0
0x06A8	0x0F630DA7 ;_vector+4
0x06AC	0x0F630FFF ;_vector+8
0x06B0	0x0B0F0DA7 ;_vector+12
0x06B4	0x04F10800 ;_vector+16
0x06B8	0x009D0259 ;_vector+20
0x06BC	0x009D0001 ;_vector+24
0x06C0	0x04F10259 ;_vector+28
; end of _vector
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0134     [140]    _GPIO_Clk_Enable
0x01C0     [500]    _GPIO_Config
0x03B4      [20]    ___CC2DW
0x03C8      [58]    ___FillZeros
0x0404     [120]    _NVIC_IntEnable
0x047C      [24]    _GPIO_Analog_Input
0x0494       [8]    ___GenExcept
0x049C      [84]    _Caden
0x04F0      [20]    __Lib_System_100_InitialSetUpFosc
0x0504     [252]    _main
0x0600     [164]    __Lib_System_100_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    _dato_actual
0x20000002       [2]    _frecuencia
0x20000004       [4]    ___System_CLOCK_IN_KHZ
0x20000008       [2]    _val
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x06A4      [32]    _vector
