data_path_Program_Counter_Adder_0_0.vhd,vhdl,xil_defaultlib,../../../bd/data_path/ip/data_path_Program_Counter_Adder_0_0/sim/data_path_Program_Counter_Adder_0_0.vhd,
data_path_instmem_0_0.vhd,vhdl,xil_defaultlib,../../../bd/data_path/ip/data_path_instmem_0_0/sim/data_path_instmem_0_0.vhd,
data_path_Project_Counter_0_0.vhd,vhdl,xil_defaultlib,../../../bd/data_path/ip/data_path_Project_Counter_0_0/sim/data_path_Project_Counter_0_0.vhd,
data_path_Control_0_0.vhd,vhdl,xil_defaultlib,../../../bd/data_path/ip/data_path_Control_0_0/sim/data_path_Control_0_0.vhd,
data_path_regfile_0_0.vhd,vhdl,xil_defaultlib,../../../bd/data_path/ip/data_path_regfile_0_0/sim/data_path_regfile_0_0.vhd,
data_path_alu_control_0_0.vhd,vhdl,xil_defaultlib,../../../bd/data_path/ip/data_path_alu_control_0_0/sim/data_path_alu_control_0_0.vhd,
data_path_ALU_0_0.vhd,vhdl,xil_defaultlib,../../../bd/data_path/ip/data_path_ALU_0_0/sim/data_path_ALU_0_0.vhd,
data_path_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/data_path/ip/data_path_xlslice_0_0/sim/data_path_xlslice_0_0.v,
data_path_xlslice_1_0.v,verilog,xil_defaultlib,../../../bd/data_path/ip/data_path_xlslice_1_0/sim/data_path_xlslice_1_0.v,
data_path_xlslice_2_0.v,verilog,xil_defaultlib,../../../bd/data_path/ip/data_path_xlslice_2_0/sim/data_path_xlslice_2_0.v,
data_path_xlslice_3_0.v,verilog,xil_defaultlib,../../../bd/data_path/ip/data_path_xlslice_3_0/sim/data_path_xlslice_3_0.v,
data_path_xlslice_4_0.v,verilog,xil_defaultlib,../../../bd/data_path/ip/data_path_xlslice_4_0/sim/data_path_xlslice_4_0.v,
data_path_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/data_path/ip/data_path_xlconstant_0_0/sim/data_path_xlconstant_0_0.v,
data_path_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/data_path/ip/data_path_xlconstant_1_0/sim/data_path_xlconstant_1_0.v,
data_path.vhd,vhdl,xil_defaultlib,../../../bd/data_path/sim/data_path.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
