//oanab
//27 oct 2007
//testbench is missing the clock attr for clk

csl_unit dut{
  csl_port clk(input);
  csl_port stim_i(input),exp_o(output);
  dut(){
    clk.set_attr(clock);
}
};

csl_vector stim{
  stim(){
    set_unit_name(dut);
    set_direction(input);
  }
};

csl_vector exp{
  exp(){
    set_unit_name(dut);
    set_direction(output);
  }
};

csl_testbench tb{
  csl_signal clk(wire);
  dut dut;
  tb(){
                           // clock atribute for clk should be here
    add_logic(clock,clk,10,ps);  
}
};