<module name="ICSSM0_COMMON_0_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_icss_g_cfg" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_icss_g_cfg" offset="0x0" width="32" description="">
		<bitfield id="RX_SFD_TX_SOF_EN" width="1" begin="10" end="10" resetval="0x0" description="Enable the remaping of tx_sof to rx_sfd if auto fwd is enable" range="10" rwaccess="R/W"/> 
		<bitfield id="MII1_MODE" width="2" begin="6" end="5" resetval="0x0" description="MII1 MODE  0: MII 1: RGMII 2: SGMII" range="6 - 5" rwaccess="R/W"/> 
		<bitfield id="MII0_MODE" width="2" begin="4" end="3" resetval="0x0" description="MII0 MODE  0: MII 1: RGMII 2: SGMII" range="4 - 3" rwaccess="R/W"/> 
		<bitfield id="RX_L2_G_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable the RX L2 G features of filter frags of size TBD and backpressure RX L2 0: Disabled 1: Enabled" range="2" rwaccess="R/W"/> 
		<bitfield id="TX_L2_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable the TX L2 Fifo 0: Disabled 1: Enabled" range="1" rwaccess="R/W"/> 
		<bitfield id="TX_L1_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable the TX L1 Fifo 0: Disabled 1: Enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_preempt_cfg" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_preempt_cfg" offset="0x4" width="32" description="">
		<bitfield id="SMD_R" width="8" begin="31" end="24" resetval="0x25" description="Response frame TAG " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="SMD_V" width="8" begin="23" end="16" resetval="0x7" description="Verification frame TAG" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="EXP_SMD" width="8" begin="15" end="8" resetval="0x213" description="None preemptable frame start, or express frame  " range="15 - 8" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_smdt1s_cfg" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_smdt1s_cfg" offset="0x8" width="32" description="">
		<bitfield id="SMDT1S_3" width="8" begin="31" end="24" resetval="0x179" description="SMDT1S3 pattern" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="SMDT1S_2" width="8" begin="23" end="16" resetval="0x127" description="SMDT1S2 pattern" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="SMDT1S_1" width="8" begin="15" end="8" resetval="0x76" description="SMDT1S1 pattern" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="SMDT1S_0" width="8" begin="7" end="0" resetval="0x230" description="SMDT1S0 pattern" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_smdt1c_cfg" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_smdt1c_cfg" offset="0xC" width="32" description="">
		<bitfield id="SMDT1C_3" width="8" begin="31" end="24" resetval="0x42" description="SMDT1C3 pattern" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="SMDT1C_2" width="8" begin="23" end="16" resetval="0x158" description="SMDT1C2 pattern" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="SMDT1C_1" width="8" begin="15" end="8" resetval="0x82" description="SMDT1C1 pattern" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="SMDT1C_0" width="8" begin="7" end="0" resetval="0x97" description="SMDT1C0 pattern" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_pool_ptr_cfg" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_pool_ptr_cfg" offset="0x10" width="32" description="">
		<bitfield id="MAX_PKT_SIZE" width="16" begin="15" end="0" resetval="0x2048" description="Max Pkt Size, used in pool ptr logic for wrap around" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_early_eof" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_early_eof" offset="0x14" width="32" description="">
		
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_frag_cnt_cfg" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_frag_cnt_cfg" offset="0x18" width="32" description="">
		<bitfield id="FRAG_CNT_3" width="8" begin="31" end="24" resetval="0x179" description="FRAG Cnt3 pattern" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="FRAG_CNT_2" width="8" begin="23" end="16" resetval="0x127" description="FRAG Cnt2 pattern" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="FRAG_CNT_1" width="8" begin="15" end="8" resetval="0x76" description="FRAG Cnt1 pattern" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="FRAG_CNT_0" width="8" begin="7" end="0" resetval="0x230" description="FRAG Cnt0 pattern" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue0" offset="0xD00" width="32" description="">
		<bitfield id="QUEUE_H_PTR0" width="16" begin="15" end="0" resetval="0x0" description="Queue 0" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue1" offset="0xD04" width="32" description="">
		<bitfield id="QUEUE_H_PTR1" width="16" begin="15" end="0" resetval="0x0" description="Queue 1" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue2" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue2" offset="0xD08" width="32" description="">
		<bitfield id="QUEUE_H_PTR2" width="16" begin="15" end="0" resetval="0x0" description="Queue 2" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue3" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue3" offset="0xD0C" width="32" description="">
		<bitfield id="QUEUE_H_PTR3" width="16" begin="15" end="0" resetval="0x0" description="Queue 3" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue4" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue4" offset="0xD10" width="32" description="">
		<bitfield id="QUEUE_H_PTR4" width="16" begin="15" end="0" resetval="0x0" description="Queue 4" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue5" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue5" offset="0xD14" width="32" description="">
		<bitfield id="QUEUE_H_PTR5" width="16" begin="15" end="0" resetval="0x0" description="Queue 5" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue6" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue6" offset="0xD18" width="32" description="">
		<bitfield id="QUEUE_H_PTR6" width="16" begin="15" end="0" resetval="0x0" description="Queue 6" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue7" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue7" offset="0xD1C" width="32" description="">
		<bitfield id="QUEUE_H_PTR7" width="16" begin="15" end="0" resetval="0x0" description="Queue 7" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue8" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue8" offset="0xD20" width="32" description="">
		<bitfield id="QUEUE_H_PTR8" width="16" begin="15" end="0" resetval="0x0" description="Queue 8" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue9" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue9" offset="0xD24" width="32" description="">
		<bitfield id="QUEUE_H_PTR9" width="16" begin="15" end="0" resetval="0x0" description="Queue 9" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue10" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue10" offset="0xD28" width="32" description="">
		<bitfield id="QUEUE_H_PTR10" width="16" begin="15" end="0" resetval="0x0" description="Queue 10" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue11" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue11" offset="0xD2C" width="32" description="">
		<bitfield id="QUEUE_H_PTR11" width="16" begin="15" end="0" resetval="0x0" description="Queue 11" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue12" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue12" offset="0xD30" width="32" description="">
		<bitfield id="QUEUE_H_PTR12" width="16" begin="15" end="0" resetval="0x0" description="Queue 12" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue13" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue13" offset="0xD34" width="32" description="">
		<bitfield id="QUEUE_H_PTR13" width="16" begin="15" end="0" resetval="0x0" description="Queue 13" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue14" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue14" offset="0xD38" width="32" description="">
		<bitfield id="QUEUE_H_PTR14" width="16" begin="15" end="0" resetval="0x0" description="Queue 14" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue15" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue15" offset="0xD3C" width="32" description="">
		<bitfield id="QUEUE_H_PTR15" width="16" begin="15" end="0" resetval="0x0" description="Queue 15" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue16" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue16" offset="0xD40" width="32" description="">
		<bitfield id="QUEUE_H_PTR16" width="16" begin="15" end="0" resetval="0x0" description="Queue 16" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue17" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue17" offset="0xD44" width="32" description="">
		<bitfield id="QUEUE_H_PTR17" width="16" begin="15" end="0" resetval="0x0" description="Queue 17" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue18" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue18" offset="0xD48" width="32" description="">
		<bitfield id="QUEUE_H_PTR18" width="16" begin="15" end="0" resetval="0x0" description="Queue 18" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue19" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue19" offset="0xD4C" width="32" description="">
		<bitfield id="QUEUE_H_PTR19" width="16" begin="15" end="0" resetval="0x0" description="Queue 19" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue20" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue20" offset="0xD50" width="32" description="">
		<bitfield id="QUEUE_H_PTR20" width="16" begin="15" end="0" resetval="0x0" description="Queue 20" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue21" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue21" offset="0xD54" width="32" description="">
		<bitfield id="QUEUE_H_PTR21" width="16" begin="15" end="0" resetval="0x0" description="Queue 21" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue22" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue22" offset="0xD58" width="32" description="">
		<bitfield id="QUEUE_H_PTR22" width="16" begin="15" end="0" resetval="0x0" description="Queue 22" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue23" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue23" offset="0xD5C" width="32" description="">
		<bitfield id="QUEUE_H_PTR23" width="16" begin="15" end="0" resetval="0x0" description="Queue 23" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue24" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue24" offset="0xD60" width="32" description="">
		<bitfield id="QUEUE_H_PTR24" width="16" begin="15" end="0" resetval="0x0" description="Queue 24" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue25" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue25" offset="0xD64" width="32" description="">
		<bitfield id="QUEUE_H_PTR25" width="16" begin="15" end="0" resetval="0x0" description="Queue 25" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue26" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue26" offset="0xD68" width="32" description="">
		<bitfield id="QUEUE_H_PTR26" width="16" begin="15" end="0" resetval="0x0" description="Queue 26" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue27" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue27" offset="0xD6C" width="32" description="">
		<bitfield id="QUEUE_H_PTR27" width="16" begin="15" end="0" resetval="0x0" description="Queue 27" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue28" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue28" offset="0xD70" width="32" description="">
		<bitfield id="QUEUE_H_PTR28" width="16" begin="15" end="0" resetval="0x0" description="Queue 28" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue29" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue29" offset="0xD74" width="32" description="">
		<bitfield id="QUEUE_H_PTR29" width="16" begin="15" end="0" resetval="0x0" description="Queue 29" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue30" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue30" offset="0xD78" width="32" description="">
		<bitfield id="QUEUE_H_PTR30" width="16" begin="15" end="0" resetval="0x0" description="Queue 30" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue31" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue31" offset="0xD7C" width="32" description="">
		<bitfield id="QUEUE_H_PTR31" width="16" begin="15" end="0" resetval="0x0" description="Queue 31" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek0" offset="0xE00" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR0" width="16" begin="15" end="0" resetval="0x0" description="Queue 0 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek1" offset="0xE04" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR1" width="16" begin="15" end="0" resetval="0x0" description="Queue 1 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek2" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek2" offset="0xE08" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR2" width="16" begin="15" end="0" resetval="0x0" description="Queue 2 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek3" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek3" offset="0xE0C" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR3" width="16" begin="15" end="0" resetval="0x0" description="Queue 3 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek4" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek4" offset="0xE10" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR4" width="16" begin="15" end="0" resetval="0x0" description="Queue 4 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek5" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek5" offset="0xE14" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR5" width="16" begin="15" end="0" resetval="0x0" description="Queue 5 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek6" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek6" offset="0xE18" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR6" width="16" begin="15" end="0" resetval="0x0" description="Queue 6 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek7" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek7" offset="0xE1C" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR7" width="16" begin="15" end="0" resetval="0x0" description="Queue 7 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek8" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek8" offset="0xE20" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR8" width="16" begin="15" end="0" resetval="0x0" description="Queue 8 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek9" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek9" offset="0xE24" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR9" width="16" begin="15" end="0" resetval="0x0" description="Queue 9 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek10" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek10" offset="0xE28" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR10" width="16" begin="15" end="0" resetval="0x0" description="Queue 10 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek11" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek11" offset="0xE2C" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR11" width="16" begin="15" end="0" resetval="0x0" description="Queue 11 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek12" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek12" offset="0xE30" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR12" width="16" begin="15" end="0" resetval="0x0" description="Queue 12 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek13" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek13" offset="0xE34" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR13" width="16" begin="15" end="0" resetval="0x0" description="Queue 13 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek14" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek14" offset="0xE38" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR14" width="16" begin="15" end="0" resetval="0x0" description="Queue 14 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek15" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek15" offset="0xE3C" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR15" width="16" begin="15" end="0" resetval="0x0" description="Queue 15 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt0" offset="0xE40" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_0" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count0" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt1" offset="0xE44" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_1" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count1" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt2" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt2" offset="0xE48" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_2" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count2" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt3" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt3" offset="0xE4C" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_3" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count3" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt4" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt4" offset="0xE50" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_4" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count4" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt5" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt5" offset="0xE54" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_5" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count5" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt6" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt6" offset="0xE58" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_6" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count6" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt7" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt7" offset="0xE5C" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_7" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count7" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt8" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt8" offset="0xE60" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_8" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count8" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt9" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt9" offset="0xE64" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_9" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count9" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt10" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt10" offset="0xE68" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_10" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count10" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt11" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt11" offset="0xE6C" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_11" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count11" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt12" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt12" offset="0xE70" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_12" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count12" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt13" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt13" offset="0xE74" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_13" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count13" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt14" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt14" offset="0xE78" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_14" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count14" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt15" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt15" offset="0xE7C" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_15" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count15" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt16" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt16" offset="0xE80" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_16" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count16" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt17" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt17" offset="0xE84" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_17" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count17" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt18" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt18" offset="0xE88" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_18" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count18" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt19" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt19" offset="0xE8C" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_19" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count19" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt20" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt20" offset="0xE90" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_20" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count20" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt21" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt21" offset="0xE94" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_21" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count21" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt22" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt22" offset="0xE98" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_22" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count22" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt23" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt23" offset="0xE9C" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_23" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count23" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt24" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt24" offset="0xEA0" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_24" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count24" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt25" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt25" offset="0xEA4" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_25" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count25" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt26" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt26" offset="0xEA8" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_26" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count26" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt27" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt27" offset="0xEAC" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_27" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count27" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt28" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt28" offset="0xEB0" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_28" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count28" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt29" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt29" offset="0xEB4" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_29" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count29" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt30" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt30" offset="0xEB8" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_30" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count30" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt31" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt31" offset="0xEBC" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_31" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count31" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_reset" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_reset" offset="0xF40" width="32" description="">
		<bitfield id="RESET_QUEUE_ID" width="6" begin="5" end="0" resetval="0x0" description="Reset Queue ID" range="5 - 0" rwaccess="R/W"/>
	</register>
</module>