<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|io_rtc_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_aon_porrst</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|dwakeup_deglitch</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|bootrom_deglitch</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|jtagpwd_deglitch</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|ResetCatchAndSync_1_1|reset_n_catch_reg|reg_2</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|ResetCatchAndSync_1_1|reset_n_catch_reg|reg_1</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|ResetCatchAndSync_1_1|reset_n_catch_reg|reg_0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|ResetCatchAndSync_1_1|reset_n_catch_reg</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|ResetCatchAndSync_1_1</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|aonrst_catch|reset_n_catch_reg|reg_2</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|aonrst_catch|reset_n_catch_reg|reg_1</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|aonrst_catch|reset_n_catch_reg|reg_0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|aonrst_catch|reset_n_catch_reg</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|aonrst_catch</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|u_queue_1</TD>
<TD >61</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >60</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|wdog|AsyncResetRegVec_6_1|reg_0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|wdog|AsyncResetRegVec_6_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|wdog|AsyncResetRegVec_5_1|reg_0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|wdog|AsyncResetRegVec_5_1</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|wdog|AsyncResetRegVec_4_1|reg_0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|wdog|AsyncResetRegVec_4_1</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|wdog|AsyncResetRegVec_3_1|reg_0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|wdog|AsyncResetRegVec_3_1</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|wdog|AsyncResetRegVec_2_1|reg_0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|wdog|AsyncResetRegVec_2_1</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|wdog</TD>
<TD >202</TD>
<TD >119</TD>
<TD >72</TD>
<TD >119</TD>
<TD >194</TD>
<TD >119</TD>
<TD >119</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|u_sirv_pmu|AsyncResetRegVec_1_1|reg_4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|u_sirv_pmu|AsyncResetRegVec_1_1|reg_3</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|u_sirv_pmu|AsyncResetRegVec_1_1|reg_2</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|u_sirv_pmu|AsyncResetRegVec_1_1|reg_1</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|u_sirv_pmu|AsyncResetRegVec_1_1|reg_0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|u_sirv_pmu|AsyncResetRegVec_1_1</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|u_sirv_pmu|u_pmu_core</TD>
<TD >640</TD>
<TD >460</TD>
<TD >432</TD>
<TD >460</TD>
<TD >618</TD>
<TD >460</TD>
<TD >460</TD>
<TD >460</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|u_sirv_pmu</TD>
<TD >641</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >617</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|rtc|AsyncResetRegVec_1|reg_0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|rtc|AsyncResetRegVec_1</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon|rtc</TD>
<TD >233</TD>
<TD >106</TD>
<TD >142</TD>
<TD >106</TD>
<TD >225</TD>
<TD >106</TD>
<TD >106</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper|u_sirv_aon</TD>
<TD >170</TD>
<TD >87</TD>
<TD >100</TD>
<TD >87</TD>
<TD >140</TD>
<TD >87</TD>
<TD >87</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_sirv_aon_wrapper</TD>
<TD >175</TD>
<TD >169</TD>
<TD >2</TD>
<TD >169</TD>
<TD >207</TD>
<TD >169</TD>
<TD >169</TD>
<TD >169</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_lclkgen_regs|lfxoscen_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_lclkgen_regs</TD>
<TD >45</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >35</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_1to2_icb|u_i_icb_splt|splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo|dp_gt_0.dat_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_1to2_icb|u_i_icb_splt|splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo|dp_gt_0.vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_1to2_icb|u_i_icb_splt|splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_1to2_icb|u_i_icb_splt</TD>
<TD >141</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >160</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_1to2_icb|u_sirv_gnrl_icb_buffer|outs_cnt_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_1to2_icb|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo</TD>
<TD >39</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_1to2_icb|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo</TD>
<TD >65</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >63</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_1to2_icb|u_sirv_gnrl_icb_buffer</TD>
<TD >102</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >98</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_1to2_icb</TD>
<TD >136</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >134</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_icb_cdc_rx|buf_vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_icb_cdc_rx|buf_dat_dfflr</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_icb_cdc_rx|i_rdy_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_icb_cdc_rx|i_vld_sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_icb_cdc_rx|u_i_vld_sync|sync_gen[1].i_is_not_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_icb_cdc_rx|u_i_vld_sync|sync_gen[0].i_is_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_icb_cdc_rx|u_i_vld_sync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_icb_cdc_rx</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_icb_cdc_tx|buf_nrdy_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_icb_cdc_tx|o_rdy_sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_icb_cdc_tx|dat_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_icb_cdc_tx|vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_icb_cdc_tx|u_o_rdy_sync|sync_gen[1].i_is_not_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_icb_cdc_tx|u_o_rdy_sync|sync_gen[0].i_is_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_icb_cdc_tx|u_o_rdy_sync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top|u_aon_icb_cdc_tx</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_aon_top</TD>
<TD >81</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|dm_halt_int_gen[0].dm_debint_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|dm_halt_int_gen[0].dm_haltnot_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_ram|debug_ram_gen[6].ram_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_ram|debug_ram_gen[5].ram_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_ram|debug_ram_gen[4].ram_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_ram|debug_ram_gen[3].ram_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_ram|debug_ram_gen[2].ram_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_ram|debug_ram_gen[1].ram_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_ram|debug_ram_gen[0].ram_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_ram</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_rom</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|sethaltnot_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|cleardebint_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|dm_hartid_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm2dtm_cdc_rx|buf_vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm2dtm_cdc_rx|buf_dat_dfflr</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm2dtm_cdc_rx|i_rdy_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm2dtm_cdc_rx|i_vld_sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm2dtm_cdc_rx|u_i_vld_sync|sync_gen[1].i_is_not_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm2dtm_cdc_rx|u_i_vld_sync|sync_gen[0].i_is_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm2dtm_cdc_rx|u_i_vld_sync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm2dtm_cdc_rx</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm2dtm_cdc_tx|buf_nrdy_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm2dtm_cdc_tx|o_rdy_sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm2dtm_cdc_tx|dat_dfflr</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm2dtm_cdc_tx|vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm2dtm_cdc_tx|u_o_rdy_sync|sync_gen[1].i_is_not_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm2dtm_cdc_tx|u_o_rdy_sync|sync_gen[0].i_is_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm2dtm_cdc_tx|u_o_rdy_sync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm2dtm_cdc_tx</TD>
<TD >40</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >38</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|jtag_dtm_gen.u_sirv_jtag_dtm|u_jtag2debug_cdc_rx|buf_vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|jtag_dtm_gen.u_sirv_jtag_dtm|u_jtag2debug_cdc_rx|buf_dat_dfflr</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|jtag_dtm_gen.u_sirv_jtag_dtm|u_jtag2debug_cdc_rx|i_rdy_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|jtag_dtm_gen.u_sirv_jtag_dtm|u_jtag2debug_cdc_rx|i_vld_sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|jtag_dtm_gen.u_sirv_jtag_dtm|u_jtag2debug_cdc_rx|u_i_vld_sync|sync_gen[1].i_is_not_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|jtag_dtm_gen.u_sirv_jtag_dtm|u_jtag2debug_cdc_rx|u_i_vld_sync|sync_gen[0].i_is_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|jtag_dtm_gen.u_sirv_jtag_dtm|u_jtag2debug_cdc_rx|u_i_vld_sync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|jtag_dtm_gen.u_sirv_jtag_dtm|u_jtag2debug_cdc_rx</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|jtag_dtm_gen.u_sirv_jtag_dtm|u_jtag2debug_cdc_tx|buf_nrdy_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|jtag_dtm_gen.u_sirv_jtag_dtm|u_jtag2debug_cdc_tx|o_rdy_sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|jtag_dtm_gen.u_sirv_jtag_dtm|u_jtag2debug_cdc_tx|dat_dfflr</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|jtag_dtm_gen.u_sirv_jtag_dtm|u_jtag2debug_cdc_tx|vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|jtag_dtm_gen.u_sirv_jtag_dtm|u_jtag2debug_cdc_tx|u_o_rdy_sync|sync_gen[1].i_is_not_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|jtag_dtm_gen.u_sirv_jtag_dtm|u_jtag2debug_cdc_tx|u_o_rdy_sync|sync_gen[0].i_is_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|jtag_dtm_gen.u_sirv_jtag_dtm|u_jtag2debug_cdc_tx|u_o_rdy_sync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|jtag_dtm_gen.u_sirv_jtag_dtm|u_jtag2debug_cdc_tx</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|jtag_dtm_gen.u_sirv_jtag_dtm</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_csr|ebreakm_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_csr|step_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_csr|halt_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_csr|dcause_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_csr|fullreset_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_csr|ndreset_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_csr|dscratch_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_csr|dpc_dfflr</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_sirv_debug_csr</TD>
<TD >75</TD>
<TD >23</TD>
<TD >1</TD>
<TD >23</TD>
<TD >101</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_jtag_pins</TD>
<TD >9</TD>
<TD >25</TD>
<TD >1</TD>
<TD >25</TD>
<TD >29</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_jtag_ResetCatchAndSync_3_1|reset_n_catch_reg|reg_2</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_jtag_ResetCatchAndSync_3_1|reset_n_catch_reg|reg_1</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_jtag_ResetCatchAndSync_3_1|reset_n_catch_reg|reg_0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_jtag_ResetCatchAndSync_3_1|reset_n_catch_reg</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_jtag_ResetCatchAndSync_3_1</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_19</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_18</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_17</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_16</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_15</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_14</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_13</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_12</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_11</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_10</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_9</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_7</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_6</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_5</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_3</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_2</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_1</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1|reset_n_catch_reg</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >20</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module|u_dm_ResetCatchAndSync_2_1</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_sirv_debug_module</TD>
<TD >129</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_perips_expl_axi_slv</TD>
<TD >144</TD>
<TD >38</TD>
<TD >140</TD>
<TD >38</TD>
<TD >42</TD>
<TD >38</TD>
<TD >38</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo|dp_gt0.fifo_rf[1].fifo_rf_dffl</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo|dp_gt0.dp_gt1.wptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo|dp_gt0.dp_gt1.rptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo|dp_gt0.fifo_rf[1].fifo_rf_dffl</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo|dp_gt0.dp_gt1.wptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo|dp_gt0.dp_gt1.rptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo|dp_gt0.fifo_rf[1].fifo_rf_dffl</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo|dp_gt0.dp_gt1.wptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo|dp_gt0.dp_gt1.rptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo|dp_gt0.fifo_rf[1].fifo_rf_dffl</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo|dp_gt0.dp_gt1.wptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo|dp_gt0.dp_gt1.rptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo|dp_gt0.fifo_rf[1].fifo_rf_dffl</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo|dp_gt0.dp_gt1.wptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo|dp_gt0.dp_gt1.rptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer</TD>
<TD >186</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >184</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_rw_fifo|dp_gt0.fifo_rf[3].fifo_rf_dffl</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_rw_fifo|dp_gt0.fifo_rf[2].fifo_rf_dffl</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_rw_fifo|dp_gt0.fifo_rf[1].fifo_rf_dffl</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_rw_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_rw_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_rw_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_rw_fifo|dp_gt0.dp_gt1.wptr_vec_31_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_rw_fifo|dp_gt0.dp_gt1.rptr_vec_31_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_rw_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_rw_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi|u_sirv_gnrl_rw_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_expl_axi_icb2axi</TD>
<TD >115</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >177</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mrom_top|u_sirv_mrom</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >32</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mrom_top</TD>
<TD >17</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_i_icb_splt|splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo|dp_gt_0.dat_dfflr</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_i_icb_splt|splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo|dp_gt_0.vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_i_icb_splt|splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_i_icb_splt</TD>
<TD >424</TD>
<TD >44</TD>
<TD >0</TD>
<TD >44</TD>
<TD >747</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|outs_cnt_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.fifo_rf[1].fifo_rf_dffl</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.dp_gt1.wptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.dp_gt1.rptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.fifo_rf[1].fifo_rf_dffl</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.dp_gt1.wptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.dp_gt1.rptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab|u_sirv_gnrl_icb_buffer</TD>
<TD >119</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >115</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems|u_sirv_mem_fab</TD>
<TD >377</TD>
<TD >130</TD>
<TD >0</TD>
<TD >130</TD>
<TD >346</TD>
<TD >130</TD>
<TD >130</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_mems</TD>
<TD >178</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >240</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|plloutdivby1_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|plloutdiv_dfflr</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|pll_ASLEEP_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|pll_RESET_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|pllbypass_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|pll_OD_0_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|pll_OD_1_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|pll_M_0_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|pll_M_1_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|pll_M_2_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|pll_M_3_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|pll_M_4_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|pll_M_5_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|pll_M_6_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|pll_M_7_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|pll_N_0_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|pll_N_1_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|pll_N_42_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs|hfxoscen_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_hclkgen_regs</TD>
<TD >49</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >60</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_expl_axi_slv</TD>
<TD >144</TD>
<TD >38</TD>
<TD >140</TD>
<TD >38</TD>
<TD >42</TD>
<TD >38</TD>
<TD >38</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo|dp_gt0.fifo_rf[1].fifo_rf_dffl</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo|dp_gt0.dp_gt1.wptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo|dp_gt0.dp_gt1.rptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_bresp_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo|dp_gt0.fifo_rf[1].fifo_rf_dffl</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo|dp_gt0.dp_gt1.wptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo|dp_gt0.dp_gt1.rptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_rdata_fifo</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo|dp_gt0.fifo_rf[1].fifo_rf_dffl</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo|dp_gt0.dp_gt1.wptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo|dp_gt0.dp_gt1.rptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_wdata_fifo</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo|dp_gt0.fifo_rf[1].fifo_rf_dffl</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo|dp_gt0.dp_gt1.wptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo|dp_gt0.dp_gt1.rptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_aw_fifo</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo|dp_gt0.fifo_rf[1].fifo_rf_dffl</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo|dp_gt0.dp_gt1.wptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo|dp_gt0.dp_gt1.rptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer|o_axi_ar_fifo</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_axi_buffer</TD>
<TD >186</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >184</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_rw_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_rw_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_rw_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_rw_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_rw_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi|u_sirv_gnrl_rw_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_expl_axi_icb2axi</TD>
<TD >115</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >177</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim3|u_comp_ch3</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim3|u_comp_ch2</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim3|u_comp_ch1</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim3|u_comp_ch0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim3|u_counter</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim3|u_prescaler</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim3|u_in_stage</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim3|u_controller</TD>
<TD >8</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim3</TD>
<TD >185</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|i_clk_gate_timer3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim2|u_comp_ch3</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim2|u_comp_ch2</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim2|u_comp_ch1</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim2|u_comp_ch0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim2|u_counter</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim2|u_prescaler</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim2|u_in_stage</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim2|u_controller</TD>
<TD >8</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim2</TD>
<TD >185</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|i_clk_gate_timer2</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim1|u_comp_ch3</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim1|u_comp_ch2</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim1|u_comp_ch1</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim1|u_comp_ch0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim1|u_counter</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim1|u_prescaler</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim1|u_in_stage</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim1|u_controller</TD>
<TD >8</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim1</TD>
<TD >185</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|i_clk_gate_timer1</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim0|u_comp_ch3</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim0|u_comp_ch2</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim0|u_comp_ch1</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim0|u_comp_ch0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim0|u_counter</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim0|u_prescaler</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim0|u_in_stage</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim0|u_controller</TD>
<TD >8</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >13</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_tim0</TD>
<TD >185</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|i_clk_gate_timer0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm|u_apb_if</TD>
<TD >133</TD>
<TD >2</TD>
<TD >24</TD>
<TD >2</TD>
<TD >882</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_pwm</TD>
<TD >103</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >52</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_pwm_apb_icb2apb|apb_enable_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_pwm_apb_icb2apb|u_rsp_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_pwm_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_pwm_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_pwm_apb_icb2apb|u_rsp_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_pwm_apb_icb2apb|u_rsp_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_pwm_apb_icb2apb|u_rsp_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_pwm_apb_icb2apb</TD>
<TD >105</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_i2c1|byte_controller|bit_controller</TD>
<TD >26</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_i2c1|byte_controller</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_i2c1</TD>
<TD >71</TD>
<TD >16</TD>
<TD >44</TD>
<TD >16</TD>
<TD >37</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_i2c1_apb_icb2apb|apb_enable_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_i2c1_apb_icb2apb|u_rsp_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_i2c1_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_i2c1_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_i2c1_apb_icb2apb|u_rsp_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_i2c1_apb_icb2apb|u_rsp_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_i2c1_apb_icb2apb|u_rsp_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_i2c1_apb_icb2apb</TD>
<TD >105</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_i2c0|byte_controller|bit_controller</TD>
<TD >26</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_i2c0|byte_controller</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_i2c0</TD>
<TD >71</TD>
<TD >16</TD>
<TD >44</TD>
<TD >16</TD>
<TD >37</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_i2c0_apb_icb2apb|apb_enable_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_i2c0_apb_icb2apb|u_rsp_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_i2c0_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_i2c0_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_i2c0_apb_icb2apb|u_rsp_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_i2c0_apb_icb2apb|u_rsp_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_i2c0_apb_icb2apb|u_rsp_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_i2c0_apb_icb2apb</TD>
<TD >105</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_spi2|u_spictrl|u_rxreg</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_spi2|u_spictrl|u_txreg</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_spi2|u_spictrl|u_clkgen</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_spi2|u_spictrl</TD>
<TD >182</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_spi2|u_rxfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_spi2|u_txfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_spi2|u_axiregs</TD>
<TD >167</TD>
<TD >47</TD>
<TD >30</TD>
<TD >47</TD>
<TD >221</TD>
<TD >47</TD>
<TD >47</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_spi2</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_spi2_apb_icb2apb|apb_enable_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_spi2_apb_icb2apb|u_rsp_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_spi2_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_spi2_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_spi2_apb_icb2apb|u_rsp_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_spi2_apb_icb2apb|u_rsp_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_spi2_apb_icb2apb|u_rsp_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_spi2_apb_icb2apb</TD>
<TD >105</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_spi1|u_spictrl|u_rxreg</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_spi1|u_spictrl|u_txreg</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_spi1|u_spictrl|u_clkgen</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_spi1|u_spictrl</TD>
<TD >182</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_spi1|u_rxfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_spi1|u_txfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_spi1|u_axiregs</TD>
<TD >167</TD>
<TD >47</TD>
<TD >30</TD>
<TD >47</TD>
<TD >221</TD>
<TD >47</TD>
<TD >47</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_spi1</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_spi1_apb_icb2apb|apb_enable_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_spi1_apb_icb2apb|u_rsp_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_spi1_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_spi1_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_spi1_apb_icb2apb|u_rsp_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_spi1_apb_icb2apb|u_rsp_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_spi1_apb_icb2apb|u_rsp_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_spi1_apb_icb2apb</TD>
<TD >105</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart2|uart_interrupt_i</TD>
<TD >22</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart2|uart_tx_fifo_i</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart2|uart_rx_fifo_i</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart2|uart_tx_i</TD>
<TD >34</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart2|uart_rx_i</TD>
<TD >27</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart2</TD>
<TD >70</TD>
<TD >24</TD>
<TD >53</TD>
<TD >24</TD>
<TD >34</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart2_apb_icb2apb|apb_enable_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart2_apb_icb2apb|u_rsp_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart2_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart2_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart2_apb_icb2apb|u_rsp_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart2_apb_icb2apb|u_rsp_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart2_apb_icb2apb|u_rsp_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart2_apb_icb2apb</TD>
<TD >105</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart1|uart_interrupt_i</TD>
<TD >22</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart1|uart_tx_fifo_i</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart1|uart_rx_fifo_i</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart1|uart_tx_i</TD>
<TD >34</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart1|uart_rx_i</TD>
<TD >27</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart1</TD>
<TD >70</TD>
<TD >24</TD>
<TD >53</TD>
<TD >24</TD>
<TD >34</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart1_apb_icb2apb|apb_enable_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart1_apb_icb2apb|u_rsp_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart1_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart1_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart1_apb_icb2apb|u_rsp_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart1_apb_icb2apb|u_rsp_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart1_apb_icb2apb|u_rsp_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart1_apb_icb2apb</TD>
<TD >105</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart0|uart_interrupt_i</TD>
<TD >22</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart0|uart_tx_fifo_i</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart0|uart_rx_fifo_i</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart0|uart_tx_i</TD>
<TD >34</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart0|uart_rx_i</TD>
<TD >27</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_uart0</TD>
<TD >70</TD>
<TD >24</TD>
<TD >53</TD>
<TD >24</TD>
<TD >34</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart0_apb_icb2apb|apb_enable_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart0_apb_icb2apb|u_rsp_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart0_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart0_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart0_apb_icb2apb|u_rsp_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart0_apb_icb2apb|u_rsp_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart0_apb_icb2apb|u_rsp_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_uart0_apb_icb2apb</TD>
<TD >105</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_gpioB</TD>
<TD >101</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >161</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_gpioB_apb_icb2apb|apb_enable_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_gpioB_apb_icb2apb|u_rsp_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_gpioB_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_gpioB_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_gpioB_apb_icb2apb|u_rsp_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_gpioB_apb_icb2apb|u_rsp_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_gpioB_apb_icb2apb|u_rsp_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_gpioB_apb_icb2apb</TD>
<TD >105</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_perips_apb_gpioA</TD>
<TD >101</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >161</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_gpioA_apb_icb2apb|apb_enable_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_gpioA_apb_icb2apb|u_rsp_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_gpioA_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_gpioA_apb_icb2apb|u_rsp_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_gpioA_apb_icb2apb|u_rsp_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_gpioA_apb_icb2apb|u_rsp_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_gpioA_apb_icb2apb|u_rsp_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_gpioA_apb_icb2apb</TD>
<TD >105</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_aon_icb_cdc_rx|buf_vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_aon_icb_cdc_rx|buf_dat_dfflr</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_aon_icb_cdc_rx|i_rdy_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_aon_icb_cdc_rx|i_vld_sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_aon_icb_cdc_rx|u_i_vld_sync|sync_gen[1].i_is_not_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_aon_icb_cdc_rx|u_i_vld_sync|sync_gen[0].i_is_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_aon_icb_cdc_rx|u_i_vld_sync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_aon_icb_cdc_rx</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_aon_icb_cdc_tx|buf_nrdy_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_aon_icb_cdc_tx|o_rdy_sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_aon_icb_cdc_tx|dat_dfflr</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_aon_icb_cdc_tx|vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_aon_icb_cdc_tx|u_o_rdy_sync|sync_gen[1].i_is_not_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_aon_icb_cdc_tx|u_o_rdy_sync|sync_gen[0].i_is_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_aon_icb_cdc_tx|u_o_rdy_sync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_aon_icb_cdc_tx</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_qspi0_top|u_sirv_flash_qspi|arb</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_qspi0_top|u_sirv_flash_qspi|flash</TD>
<TD >111</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >35</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_qspi0_top|u_sirv_flash_qspi|mac|phy</TD>
<TD >43</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >20</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_qspi0_top|u_sirv_flash_qspi|mac</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_qspi0_top|u_sirv_flash_qspi|fifo|rxq</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_qspi0_top|u_sirv_flash_qspi|fifo|txq</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_qspi0_top|u_sirv_flash_qspi|fifo</TD>
<TD >41</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >37</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_qspi0_top|u_sirv_flash_qspi</TD>
<TD >283</TD>
<TD >251</TD>
<TD >94</TD>
<TD >251</TD>
<TD >228</TD>
<TD >251</TD>
<TD >251</TD>
<TD >251</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_qspi0_top|qspi_TLFragmenter_1|u_repeater</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_qspi0_top|qspi_TLFragmenter_1</TD>
<TD >193</TD>
<TD >111</TD>
<TD >111</TD>
<TD >111</TD>
<TD >191</TD>
<TD >111</TD>
<TD >111</TD>
<TD >111</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_qspi0_top|qspi_TLWidthWidget|Repeater_5_1</TD>
<TD >82</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >80</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_qspi0_top|qspi_TLWidthWidget</TD>
<TD >234</TD>
<TD >236</TD>
<TD >52</TD>
<TD >236</TD>
<TD >233</TD>
<TD >236</TD>
<TD >236</TD>
<TD >236</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_qspi0_top</TD>
<TD >140</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >79</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_buf_icb_splt|splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo|dp_gt_0.dat_dfflr</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_buf_icb_splt|splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo|dp_gt_0.vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_buf_icb_splt|splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_buf_icb_splt</TD>
<TD >728</TD>
<TD >52</TD>
<TD >0</TD>
<TD >52</TD>
<TD >1379</TD>
<TD >52</TD>
<TD >52</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|outs_cnt_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.fifo_rf[1].fifo_rf_dffl</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.dp_gt1.wptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.dp_gt1.rptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.fifo_rf[1].fifo_rf_dffl</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.dp_gt1.wptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.dp_gt1.rptr_vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab|u_sirv_gnrl_icb_buffer</TD>
<TD >119</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >115</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips|u_sirv_ppi_fab</TD>
<TD >673</TD>
<TD >78</TD>
<TD >0</TD>
<TD >78</TD>
<TD >1088</TD>
<TD >78</TD>
<TD >78</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_perips</TD>
<TD >282</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >387</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_clint|u_sirv_clint_top|u_sirv_clint</TD>
<TD >158</TD>
<TD >178</TD>
<TD >21</TD>
<TD >178</TD>
<TD >131</TD>
<TD >178</TD>
<TD >178</TD>
<TD >178</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_clint|u_sirv_clint_top|io_rtcToggle_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_clint|u_sirv_clint_top</TD>
<TD >70</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_clint|u_aon_rtctoggle_sync|sync_gen[1].i_is_not_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_clint|u_aon_rtctoggle_sync|sync_gen[0].i_is_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_clint|u_aon_rtctoggle_sync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_clint</TD>
<TD >75</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|flop_icb_rsp.u_buf_icb_rsp_buf|dp_gt_0.dat_dfflr</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|flop_icb_rsp.u_buf_icb_rsp_buf|dp_gt_0.vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|flop_icb_rsp.u_buf_icb_rsp_buf</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|irq_thod_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|enab_r_i[0].irq_enab_dfflr</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[16].irq_prio_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[16].irq_pend_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[16].u_LevelGateway_1_1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[15].irq_prio_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[15].irq_pend_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[15].u_LevelGateway_1_1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[14].irq_prio_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[14].irq_pend_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[14].u_LevelGateway_1_1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[13].irq_prio_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[13].irq_pend_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[13].u_LevelGateway_1_1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[12].irq_prio_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[12].irq_pend_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[12].u_LevelGateway_1_1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[11].irq_prio_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[11].irq_pend_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[11].u_LevelGateway_1_1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[10].irq_prio_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[10].irq_pend_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[10].u_LevelGateway_1_1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[9].irq_prio_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[9].irq_pend_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[9].u_LevelGateway_1_1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[8].irq_prio_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[8].irq_pend_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[8].u_LevelGateway_1_1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[7].irq_prio_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[7].irq_pend_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[7].u_LevelGateway_1_1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[6].irq_prio_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[6].irq_pend_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[6].u_LevelGateway_1_1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[5].irq_prio_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[5].irq_pend_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[5].u_LevelGateway_1_1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[4].irq_prio_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[4].irq_pend_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[4].u_LevelGateway_1_1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[3].irq_prio_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[3].irq_pend_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[3].u_LevelGateway_1_1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[2].irq_prio_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[2].irq_pend_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[2].u_LevelGateway_1_1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[1].irq_prio_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[1].irq_pend_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|source_gen[1].u_LevelGateway_1_1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|flop_o_irq.plic_irq_prio_dffr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|flop_o_irq.plic_irq_id_dffr</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|flop_o_irq.plic_irq_o_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man|flop_i_irq.plic_irq_i_dffr</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top|u_sirv_plic_man</TD>
<TD >78</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_sirv_plic_top</TD>
<TD >85</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_wdg_irq_sync|sync_gen[1].i_is_not_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_wdg_irq_sync|sync_gen[0].i_is_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_wdg_irq_sync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_rtc_irq_sync|sync_gen[1].i_is_not_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_rtc_irq_sync|sync_gen[0].i_is_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic|u_rtc_irq_sync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_plic</TD>
<TD >89</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_dtcm_ram|u_e203_dtcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][7]__12|auto_generated|mux3</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_dtcm_ram|u_e203_dtcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][7]__12|auto_generated|decode2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_dtcm_ram|u_e203_dtcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][7]__12|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_dtcm_ram|u_e203_dtcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][15]__11|auto_generated|mux3</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_dtcm_ram|u_e203_dtcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][15]__11|auto_generated|decode2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_dtcm_ram|u_e203_dtcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][15]__11|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_dtcm_ram|u_e203_dtcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][23]__10|auto_generated|mux3</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_dtcm_ram|u_e203_dtcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][23]__10|auto_generated|decode2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_dtcm_ram|u_e203_dtcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][23]__10|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_dtcm_ram|u_e203_dtcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][31]__9|auto_generated|mux3</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_dtcm_ram|u_e203_dtcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][31]__9|auto_generated|decode2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_dtcm_ram|u_e203_dtcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][31]__9|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_dtcm_ram|u_e203_dtcm_gnrl_ram|u_sirv_sim_ram</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_dtcm_ram|u_e203_dtcm_gnrl_ram</TD>
<TD >57</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_dtcm_ram</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_itcm_ram|u_e203_itcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][7]__8|auto_generated</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_itcm_ram|u_e203_itcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][15]__7|auto_generated</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_itcm_ram|u_e203_itcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][23]__6|auto_generated</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_itcm_ram|u_e203_itcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][31]__5|auto_generated</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_itcm_ram|u_e203_itcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][39]__4|auto_generated</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_itcm_ram|u_e203_itcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][47]__3|auto_generated</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_itcm_ram|u_e203_itcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][55]__2|auto_generated</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_itcm_ram|u_e203_itcm_gnrl_ram|u_sirv_sim_ram|mem_r[0][63]__1|auto_generated</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_itcm_ram|u_e203_itcm_gnrl_ram|u_sirv_sim_ram</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_itcm_ram|u_e203_itcm_gnrl_ram</TD>
<TD >92</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams|u_e203_itcm_ram</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_srams</TD>
<TD >150</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl|u_sram_icb_ctrl|u_sirv_1cyc_sram_ctrl|u_ram_clkgate</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl|u_sram_icb_ctrl|u_sirv_1cyc_sram_ctrl|u_e1_stage|dp_gt_0.dat_dfflr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl|u_sram_icb_ctrl|u_sirv_1cyc_sram_ctrl|u_e1_stage|dp_gt_0.vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl|u_sram_icb_ctrl|u_sirv_1cyc_sram_ctrl|u_e1_stage</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl|u_sram_icb_ctrl|u_sirv_1cyc_sram_ctrl</TD>
<TD >92</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >89</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl|u_sram_icb_ctrl|u_byp_icb_cmd_buf|u_bypbuf_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl|u_sram_icb_ctrl|u_byp_icb_cmd_buf|u_bypbuf_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl|u_sram_icb_ctrl|u_byp_icb_cmd_buf|u_bypbuf_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl|u_sram_icb_ctrl|u_byp_icb_cmd_buf|u_bypbuf_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl|u_sram_icb_ctrl|u_byp_icb_cmd_buf|u_bypbuf_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl|u_sram_icb_ctrl|u_byp_icb_cmd_buf|u_bypbuf_fifo</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl|u_sram_icb_ctrl|u_byp_icb_cmd_buf</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >56</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl|u_sram_icb_ctrl</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >89</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl|u_dtcm_icb_arbt|arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo|dp_gt_0.dat_dfflr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl|u_dtcm_icb_arbt|arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo|dp_gt_0.vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl|u_dtcm_icb_arbt|arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl|u_dtcm_icb_arbt</TD>
<TD >167</TD>
<TD >21</TD>
<TD >0</TD>
<TD >21</TD>
<TD >125</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_dtcm_ctrl</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >124</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|ifu_holdup_dffl</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_sram_icb_ctrl|u_sirv_1cyc_sram_ctrl|u_ram_clkgate</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_sram_icb_ctrl|u_sirv_1cyc_sram_ctrl|u_e1_stage|dp_gt_0.dat_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_sram_icb_ctrl|u_sirv_1cyc_sram_ctrl|u_e1_stage|dp_gt_0.vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_sram_icb_ctrl|u_sirv_1cyc_sram_ctrl|u_e1_stage</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_sram_icb_ctrl|u_sirv_1cyc_sram_ctrl</TD>
<TD >161</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >157</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_sram_icb_ctrl|u_byp_icb_cmd_buf|u_bypbuf_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >93</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >91</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_sram_icb_ctrl|u_byp_icb_cmd_buf|u_bypbuf_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_sram_icb_ctrl|u_byp_icb_cmd_buf|u_bypbuf_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_sram_icb_ctrl|u_byp_icb_cmd_buf|u_bypbuf_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_sram_icb_ctrl|u_byp_icb_cmd_buf|u_bypbuf_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_sram_icb_ctrl|u_byp_icb_cmd_buf|u_bypbuf_fifo</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >93</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_sram_icb_ctrl|u_byp_icb_cmd_buf</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >93</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_sram_icb_ctrl</TD>
<TD >161</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >157</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_itcm_icb_arbt|arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo|dp_gt_0.dat_dfflr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_itcm_icb_arbt|arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo|dp_gt_0.vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_itcm_icb_arbt|arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_itcm_icb_arbt</TD>
<TD >271</TD>
<TD >21</TD>
<TD >0</TD>
<TD >21</TD>
<TD >225</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_itcm_icb_ext2itcm_n2w|fifo_dp_1.u_sirv_gnrl_n2w_fifo|dp_gt_0.dat_dfflr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_itcm_icb_ext2itcm_n2w|fifo_dp_1.u_sirv_gnrl_n2w_fifo|dp_gt_0.vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_itcm_icb_ext2itcm_n2w|fifo_dp_1.u_sirv_gnrl_n2w_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_itcm_icb_ext2itcm_n2w</TD>
<TD >135</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >126</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_itcm_icb_lsu2itcm_n2w|fifo_dp_1.u_sirv_gnrl_n2w_fifo|dp_gt_0.dat_dfflr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_itcm_icb_lsu2itcm_n2w|fifo_dp_1.u_sirv_gnrl_n2w_fifo|dp_gt_0.vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_itcm_icb_lsu2itcm_n2w|fifo_dp_1.u_sirv_gnrl_n2w_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl|u_itcm_icb_lsu2itcm_n2w</TD>
<TD >135</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >126</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_itcm_ctrl</TD>
<TD >269</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >227</TD>
<TD >74</TD>
<TD >74</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_biu_icb_splt|splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo|dp_gt_0.dat_dfflr</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_biu_icb_splt|splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo|dp_gt_0.vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_biu_icb_splt|splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_biu_icb_splt</TD>
<TD >310</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >510</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_sirv_gnrl_icb_buffer|outs_cnt_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_rsp_fifo</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_sirv_gnrl_icb_buffer|u_sirv_gnrl_cmd_fifo</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_sirv_gnrl_icb_buffer</TD>
<TD >119</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >117</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_biu_icb_arbt|arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo|dp_gt_0.dat_dfflr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_biu_icb_arbt|arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo|dp_gt_0.vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_biu_icb_arbt|arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu|u_biu_icb_arbt</TD>
<TD >199</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >152</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_biu</TD>
<TD >473</TD>
<TD >49</TD>
<TD >96</TD>
<TD >49</TD>
<TD >452</TD>
<TD >49</TD>
<TD >49</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_lsu|u_e203_lsu_ctrl|u_e203_lsu_splt_stage|dp_gt_0.dat_dfflr</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_lsu|u_e203_lsu_ctrl|u_e203_lsu_splt_stage|dp_gt_0.vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_lsu|u_e203_lsu_ctrl|u_e203_lsu_splt_stage</TD>
<TD >48</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >46</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_lsu|u_e203_lsu_ctrl|excl_addr_dffl</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_lsu|u_e203_lsu_ctrl|excl_flg_dffl</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_lsu|u_e203_lsu_ctrl|u_lsu_icb_arbt|arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo|dp_gt_0.dat_dfflr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_lsu|u_e203_lsu_ctrl|u_lsu_icb_arbt|arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo|dp_gt_0.vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_lsu|u_e203_lsu_ctrl|u_lsu_icb_arbt|arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_lsu|u_e203_lsu_ctrl|u_lsu_icb_arbt</TD>
<TD >313</TD>
<TD >47</TD>
<TD >0</TD>
<TD >47</TD>
<TD >268</TD>
<TD >47</TD>
<TD >47</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_lsu|u_e203_lsu_ctrl</TD>
<TD >331</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >336</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_lsu</TD>
<TD >332</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >335</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|badaddr_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|cause_dfflr</TD>
<TD >35</TD>
<TD >27</TD>
<TD >0</TD>
<TD >27</TD>
<TD >32</TD>
<TD >27</TD>
<TD >27</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|epc_dfflr</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|mcgstop_dfflr</TD>
<TD >35</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >32</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|mdvnob2b_dfflr</TD>
<TD >35</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >32</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|itcmnohold_dfflr</TD>
<TD >35</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >32</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|counterstop_dfflr</TD>
<TD >35</TD>
<TD >29</TD>
<TD >0</TD>
<TD >29</TD>
<TD >32</TD>
<TD >29</TD>
<TD >29</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|minstreth_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|minstret_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|mcycleh_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|mcycle_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|mscratch_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|mtvec_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|mtip_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|msip_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|meip_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|mie_dfflr</TD>
<TD >35</TD>
<TD >29</TD>
<TD >0</TD>
<TD >29</TD>
<TD >32</TD>
<TD >29</TD>
<TD >29</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|status_mie_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr|status_mpie_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_csr</TD>
<TD >255</TD>
<TD >6</TD>
<TD >29</TD>
<TD >6</TD>
<TD >178</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_commit|u_e203_exu_excp|step_req_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_commit|u_e203_exu_excp|wfi_halt_req_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_commit|u_e203_exu_excp|wfi_flag_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_commit|u_e203_exu_excp</TD>
<TD >235</TD>
<TD >58</TD>
<TD >1</TD>
<TD >58</TD>
<TD >242</TD>
<TD >58</TD>
<TD >58</TD>
<TD >58</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_commit|u_e203_exu_branchslv</TD>
<TD >140</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_commit</TD>
<TD >337</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >247</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_wbck</TD>
<TD >84</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >40</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_longpwbck</TD>
<TD >150</TD>
<TD >6</TD>
<TD >2</TD>
<TD >6</TD>
<TD >116</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_alu_dpath|sbf_1_dffl</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_alu_dpath|sbf_0_dffl</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_alu_dpath</TD>
<TD >431</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >262</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_alu_muldiv|part_remd_sft1_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_alu_muldiv|part_prdt_sft1_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_alu_muldiv|exec_cnt_dfflr</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_alu_muldiv|muldiv_state_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_alu_muldiv|flushed_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_alu_muldiv</TD>
<TD >217</TD>
<TD >2</TD>
<TD >37</TD>
<TD >2</TD>
<TD >176</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_alu_rglr</TD>
<TD >185</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_alu_lsuagu|icb_leftover_err_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_alu_lsuagu|icb_state_dfflr</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_alu_lsuagu|unalgn_flg_dffl</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_alu_lsuagu</TD>
<TD >257</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >290</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_alu_bjp</TD>
<TD >182</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >112</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_alu_csrctrl</TD>
<TD >96</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_nice|u_nice_itag_fifo|dp_gt0.fifo_rf[3].fifo_rf_dffl</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_nice|u_nice_itag_fifo|dp_gt0.fifo_rf[2].fifo_rf_dffl</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_nice|u_nice_itag_fifo|dp_gt0.fifo_rf[1].fifo_rf_dffl</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_nice|u_nice_itag_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_nice|u_nice_itag_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_nice|u_nice_itag_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_nice|u_nice_itag_fifo|dp_gt0.dp_gt1.wptr_vec_31_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_nice|u_nice_itag_fifo|dp_gt0.dp_gt1.rptr_vec_31_dfflr</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_nice|u_nice_itag_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_nice|u_nice_itag_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_nice|u_nice_itag_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu|u_e203_exu_nice</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_alu</TD>
<TD >287</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >413</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_oitf|oitf_entries[1].rdfpu_dfflrs</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_oitf|oitf_entries[1].rdwen_dfflrs</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_oitf|oitf_entries[1].pc_dfflrs</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_oitf|oitf_entries[1].rdidx_dfflrs</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_oitf|oitf_entries[1].vld_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_oitf|oitf_entries[0].rdfpu_dfflrs</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_oitf|oitf_entries[0].rdwen_dfflrs</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_oitf|oitf_entries[0].pc_dfflrs</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_oitf|oitf_entries[0].rdidx_dfflrs</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_oitf|oitf_entries[0].vld_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_oitf|depth_gt1.ret_ptr_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_oitf|depth_gt1.ret_ptr_flg_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_oitf|depth_gt1.alc_ptr_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_oitf|depth_gt1.alc_ptr_flg_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_oitf</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_disp</TD>
<TD >197</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >234</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_decode</TD>
<TD >70</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >115</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[31].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[30].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[29].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[28].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[27].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[26].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[25].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[24].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[23].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[22].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[21].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[20].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[19].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[18].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[17].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[16].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[15].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[14].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[13].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[12].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[11].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[10].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[9].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[8].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[7].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[6].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[5].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[4].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[3].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[2].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile|regfile[1].rfno0.rf_dffl</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu|u_e203_exu_regfile</TD>
<TD >51</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_exu</TD>
<TD >335</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >434</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb|leftover_err_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb|leftover_dffl</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb|icb_addr_2_1_dffl</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb|icb2mem_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb|icb2itcm_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb|req_lane_cross_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb|req_need_0uop_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb|req_need_2uop_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb|req_same_cross_holdup_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb|icb_state_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb|u_e203_ifetch_rsp_bypbuf|u_bypbuf_fifo|dp_gt0.fifo_rf[0].fifo_rf_dffl</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb|u_e203_ifetch_rsp_bypbuf|u_bypbuf_fifo|dp_gt0.vec_31_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb|u_e203_ifetch_rsp_bypbuf|u_bypbuf_fifo|dp_gt0.vec_0_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb|u_e203_ifetch_rsp_bypbuf|u_bypbuf_fifo|dp_gt0.wptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb|u_e203_ifetch_rsp_bypbuf|u_bypbuf_fifo|dp_gt0.rptr_vec_0_dfflrs</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb|u_e203_ifetch_rsp_bypbuf|u_bypbuf_fifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb|u_e203_ifetch_rsp_bypbuf</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ift2icb</TD>
<TD >206</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|pc_newpend_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|out_flag_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|pc_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|u_e203_ifu_litebpu|rs1xn_rdrf_dfflrs</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|u_e203_ifu_litebpu</TD>
<TD >144</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|u_e203_ifu_minidec|u_e203_exu_decode</TD>
<TD >70</TD>
<TD >38</TD>
<TD >0</TD>
<TD >38</TD>
<TD >60</TD>
<TD >38</TD>
<TD >38</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|u_e203_ifu_minidec</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >59</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|ifu_pc_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|ir_rs2idx_dfflr</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|ir_rs1idx_dfflr</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|ifu_lo_ir_dfflr</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|ifu_hi_ir_dfflr</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|ir_muldiv_b2b_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|ifu_prdt_taken_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|ifu_err_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|ir_pc_vld_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|ir_valid_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|dly_flush_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|halt_ack_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|reset_req_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch|reset_flag_dffrs</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu|u_e203_ifu_ifetch</TD>
<TD >245</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >182</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core|u_e203_ifu</TD>
<TD >346</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >167</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_core</TD>
<TD >769</TD>
<TD >68</TD>
<TD >0</TD>
<TD >68</TD>
<TD >760</TD>
<TD >68</TD>
<TD >68</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_nice_core|maddr_acc_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_nice_core|gen_rowbuf[3].rowbuf_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_nice_core|gen_rowbuf[2].rowbuf_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_nice_core|gen_rowbuf[1].rowbuf_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_nice_core|gen_rowbuf[0].rowbuf_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_nice_core|rowsum_acc_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_nice_core|rowbuf_cnt_d_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_nice_core|rcv_data_buf_dfflr</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_nice_core|rcv_data_buf_valid_dfflr</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_nice_core|rowbuf_cnt_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_nice_core|sbuf_cmd_cnt_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_nice_core|sbuf_cnt_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_nice_core|lbuf_cnt_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_nice_core|state_dfflr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_nice_core</TD>
<TD >135</TD>
<TD >3</TD>
<TD >47</TD>
<TD >3</TD>
<TD >105</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_irq_sync|master_gen.u_tmr_irq_sync|sync_gen[1].i_is_not_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_irq_sync|master_gen.u_tmr_irq_sync|sync_gen[0].i_is_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_irq_sync|master_gen.u_tmr_irq_sync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_irq_sync|master_gen.u_sft_irq_sync|sync_gen[1].i_is_not_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_irq_sync|master_gen.u_sft_irq_sync|sync_gen[0].i_is_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_irq_sync|master_gen.u_sft_irq_sync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_irq_sync|master_gen.u_ext_irq_sync|sync_gen[1].i_is_not_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_irq_sync|master_gen.u_ext_irq_sync|sync_gen[0].i_is_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_irq_sync|master_gen.u_ext_irq_sync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_irq_sync|master_gen.u_dbg_irq_sync|sync_gen[1].i_is_not_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_irq_sync|master_gen.u_dbg_irq_sync|sync_gen[0].i_is_0.sync_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_irq_sync|master_gen.u_dbg_irq_sync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_irq_sync</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_clk_ctrl|u_dtcm_clkgate</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_clk_ctrl|dtcm_active_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_clk_ctrl|u_itcm_clkgate</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_clk_ctrl|itcm_active_dffr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_clk_ctrl|u_biu_clkgate</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_clk_ctrl|u_lsu_clkgate</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_clk_ctrl|u_exu_clkgate</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_clk_ctrl|u_ifu_clkgate</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_clk_ctrl</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu|u_e203_reset_ctrl</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top|u_e203_cpu</TD>
<TD >660</TD>
<TD >138</TD>
<TD >0</TD>
<TD >138</TD>
<TD >684</TD>
<TD >138</TD>
<TD >138</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_cpu_top</TD>
<TD >428</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >539</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_hclkgen|u_e203_subsys_gfcm|u_clk1_clkgate</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_hclkgen|u_e203_subsys_gfcm|u_clk0_clkgate</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_hclkgen|u_e203_subsys_gfcm</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_hclkgen|u_e203_subsys_pllclkdiv|u_pllclkdiv_clkgate</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_hclkgen|u_e203_subsys_pllclkdiv|flag_dfflr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_hclkgen|u_e203_subsys_pllclkdiv|div_cnt_dfflr</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_hclkgen|u_e203_subsys_pllclkdiv</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_hclkgen|hfextclk_rstsync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_hclkgen|plloutclk_rstsync</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_hclkgen|u_e203_subsys_pll</TD>
<TD >18</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_e203_subsys_hclkgen</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_19</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_18</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_17</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_16</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_15</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_14</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_13</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_12</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_11</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_10</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_9</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_7</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_6</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_5</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_3</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_2</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_1</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg|reg_0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1|reset_n_catch_reg</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >20</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main|u_main_ResetCatchAndSync_2_1</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top|u_e203_subsys_main</TD>
<TD >501</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >635</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u_e203_subsys_top</TD>
<TD >303</TD>
<TD >218</TD>
<TD >0</TD>
<TD >218</TD>
<TD >150</TD>
<TD >218</TD>
<TD >218</TD>
<TD >218</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
