# XS bugcase CASE_001
+incdir+rtl
rtl/array_128x76.sv
rtl/sram_array_1p128x76m1s1h0l1b_bpu_ittage_bank1.sv
