[submodule "FPGA/App/software/controller/eigen"]
	path = FPGA/App/software/controller/eigen
	url = https://gitlab.com/libeigen/eigen.git
