// Seed: 2546769210
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_6;
  assign id_1 = 1'b0;
  id_7(
      id_2, id_1, 1, id_3, 1, 1, 1, 1
  );
  wire id_8, id_9, id_10;
  assign id_6 = id_3.id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = id_1;
  assign id_2 = 1;
  assign id_2 = 1'b0;
  assign id_3 = 1;
  module_0(
      id_4, id_4, id_5, id_4, id_4
  );
  wire id_6, id_7;
endmodule
