Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne14.ecn.purdue.edu, pid 6185
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/facesim/ns_l_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec facesim -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/facesim --router_map_file configs/topologies/paper_solutions/ns_l_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_l_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_l_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f635371f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63537276a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f635372f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f635373a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63537426a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536cc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536d46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536dd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536e76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536ef6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536f96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63537016a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f635368b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536936a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f635369d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536a56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536b06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536b86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536c06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f635364a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536526a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f635365c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536656a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f635366f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536776a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536816a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f635360a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536136a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f635361d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536256a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f635362f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536376a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536416a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535c96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535d26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535db6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535e56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535ee6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535f76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63536006a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535896a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535936a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f635359b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535a46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535ad6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535b76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535c06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535496a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535526a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f635355b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535646a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f635356e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535776a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535096a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535126a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f635351b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535246a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f635352d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535356a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f635353f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63535476a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63534d16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f63534d96a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534e4390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534e4dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534ed860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534f52e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534f5d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534fe7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353507240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353507c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353490710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353499198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353499be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534a1668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534aa0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534aab38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534b35c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534bd048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534bda90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534c6518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534c6f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f635344f9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353457470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353457eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353460940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534693c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353469e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353473898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f635347c320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f635347cd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534857f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f635340e278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f635340ecc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353417748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534201d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353420c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63534296a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353432128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353432b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f635343b5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353444080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353444ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63533cd550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63533cdf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63533d7a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63533e04a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63533e0ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63533e8978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63533f1400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63533f1e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63533fb8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353403358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353403da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f635338c828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63533942b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353394cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f635339e780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63533a7208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63533a7c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63533af6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6354465080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6354465b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f63533bf5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353349048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353349a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6353352518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f6353352e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f63533590b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f63533592e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6353359518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6353359748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6353359978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6353359ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6353359dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6353366048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6353366278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f63533664a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f63533666d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6353366908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6353366b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6353366d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6353366f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f6353318eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f6353321518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_l_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_l_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_l_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 40826279412000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 41174385600000 because a thread reached the max instruction count
