{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652334742934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652334742934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 12 11:22:22 2022 " "Processing started: Thu May 12 11:22:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652334742934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334742934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334742935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652334743341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652334743341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-alu_arch " "Found design unit 1: ALU-alu_arch" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753400 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_9-SE9 " "Found design unit 1: sign_extender_9-SE9" {  } { { "sign_extender_9.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/sign_extender_9.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753402 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_9 " "Found entity 1: sign_extender_9" {  } { { "sign_extender_9.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/sign_extender_9.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_6-SE6 " "Found design unit 1: sign_extender_6-SE6" {  } { { "sign_extender_6.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/sign_extender_6.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753404 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_6 " "Found entity 1: sign_extender_6" {  } { { "sign_extender_6.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/sign_extender_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_data-Reg_data " "Found design unit 1: register_data-Reg_data" {  } { { "register_data.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/register_data.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753407 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_data " "Found entity 1: register_data" {  } { { "register_data.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/register_data.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-rf " "Found design unit 1: reg_file-rf" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753409 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityEncoder-behave " "Found design unit 1: PriorityEncoder-behave" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PriorityEncoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753411 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PriorityEncoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pemodifyenable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pemodifyenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityModify-description " "Found design unit 1: PriorityModify-description" {  } { { "PEModifyEnable.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PEModifyEnable.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753414 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityModify " "Found entity 1: PriorityModify" {  } { { "PEModifyEnable.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PEModifyEnable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peenable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PEEnable-desc " "Found design unit 1: PEEnable-desc" {  } { { "PEEnable.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PEEnable.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753417 ""} { "Info" "ISGN_ENTITY_NAME" "1 PEEnable " "Found entity 1: PEEnable" {  } { { "PEEnable.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PEEnable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_comp " "Found design unit 1: memory-memory_comp" {  } { { "memory.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/memory.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753421 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-IR " "Found design unit 1: instruction_register-IR" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/instruction_register.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753423 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/instruction_register.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_register_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inst_register_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_register_data-IR_inst " "Found design unit 1: inst_register_data-IR_inst" {  } { { "inst_register_data.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/inst_register_data.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753425 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_register_data " "Found entity 1: inst_register_data" {  } { { "inst_register_data.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/inst_register_data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-compute " "Found design unit 1: data_path-compute" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753429 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_extension-DE " "Found design unit 1: data_extension-DE" {  } { { "data_extension.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_extension.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753431 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_extension " "Found entity 1: data_extension" {  } { { "data_extension.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_extension.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file all_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components_init " "Found design unit 1: components_init" {  } { { "all_components.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/all_components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlpath-struct " "Found design unit 1: controlpath-struct" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/RISC.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753438 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/RISC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_1-S1 " "Found design unit 1: shifter_1-S1" {  } { { "Shifter.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/Shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753439 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_1 " "Found entity 1: shifter_1" {  } { { "Shifter.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/Shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-struct " "Found design unit 1: TopLevel-struct" {  } { { "Toplevel.vhdl" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/Toplevel.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753441 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "Toplevel.vhdl" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/Toplevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753441 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"=\" data_path.vhd(157) " "VHDL error at data_path.vhd(157): can't determine definition of operator \"\"=\"\" -- found 0 possible definitions" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 157 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1652334753445 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652334753562 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 12 11:22:33 2022 " "Processing ended: Thu May 12 11:22:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652334753562 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652334753562 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652334753562 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753562 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334754283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652334742934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652334742934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 12 11:22:22 2022 " "Processing started: Thu May 12 11:22:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652334742934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334742934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334742935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652334743341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652334743341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-alu_arch " "Found design unit 1: ALU-alu_arch" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753400 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_9-SE9 " "Found design unit 1: sign_extender_9-SE9" {  } { { "sign_extender_9.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/sign_extender_9.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753402 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_9 " "Found entity 1: sign_extender_9" {  } { { "sign_extender_9.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/sign_extender_9.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_6-SE6 " "Found design unit 1: sign_extender_6-SE6" {  } { { "sign_extender_6.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/sign_extender_6.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753404 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_6 " "Found entity 1: sign_extender_6" {  } { { "sign_extender_6.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/sign_extender_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_data-Reg_data " "Found design unit 1: register_data-Reg_data" {  } { { "register_data.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/register_data.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753407 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_data " "Found entity 1: register_data" {  } { { "register_data.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/register_data.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-rf " "Found design unit 1: reg_file-rf" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753409 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/reg_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityEncoder-behave " "Found design unit 1: PriorityEncoder-behave" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PriorityEncoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753411 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PriorityEncoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pemodifyenable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pemodifyenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityModify-description " "Found design unit 1: PriorityModify-description" {  } { { "PEModifyEnable.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PEModifyEnable.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753414 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityModify " "Found entity 1: PriorityModify" {  } { { "PEModifyEnable.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PEModifyEnable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peenable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PEEnable-desc " "Found design unit 1: PEEnable-desc" {  } { { "PEEnable.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PEEnable.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753417 ""} { "Info" "ISGN_ENTITY_NAME" "1 PEEnable " "Found entity 1: PEEnable" {  } { { "PEEnable.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/PEEnable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_comp " "Found design unit 1: memory-memory_comp" {  } { { "memory.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/memory.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753421 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-IR " "Found design unit 1: instruction_register-IR" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/instruction_register.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753423 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/instruction_register.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_register_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inst_register_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_register_data-IR_inst " "Found design unit 1: inst_register_data-IR_inst" {  } { { "inst_register_data.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/inst_register_data.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753425 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_register_data " "Found entity 1: inst_register_data" {  } { { "inst_register_data.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/inst_register_data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-compute " "Found design unit 1: data_path-compute" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753429 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_extension-DE " "Found design unit 1: data_extension-DE" {  } { { "data_extension.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_extension.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753431 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_extension " "Found entity 1: data_extension" {  } { { "data_extension.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_extension.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file all_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components_init " "Found design unit 1: components_init" {  } { { "all_components.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/all_components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlpath-struct " "Found design unit 1: controlpath-struct" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/RISC.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753438 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/RISC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_1-S1 " "Found design unit 1: shifter_1-S1" {  } { { "Shifter.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/Shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753439 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_1 " "Found entity 1: shifter_1" {  } { { "Shifter.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/Shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-struct " "Found design unit 1: TopLevel-struct" {  } { { "Toplevel.vhdl" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/Toplevel.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753441 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "Toplevel.vhdl" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/Toplevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652334753441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753441 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"=\" data_path.vhd(157) " "VHDL error at data_path.vhd(157): can't determine definition of operator \"\"=\"\" -- found 0 possible definitions" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/RISC_Final3.0/RISC_Final2.0/RISC/data_path.vhd" 157 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1652334753445 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652334753562 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 12 11:22:33 2022 " "Processing ended: Thu May 12 11:22:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652334753562 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652334753562 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652334753562 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652334753562 ""}
