<!-- Creator     : groff version 1.23.0 -->
<!-- CreationDate: Sat Apr  5 20:46:01 2025 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">

<html>
<head>
<meta content="groff -Thtml, see www.gnu.org" name="generator"/>
<meta content="text/html; charset=utf-8" http-equiv="Content-Type"/>
<meta content="text/css" name="Content-Style"/>
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title>LIBUNWIND−IA64</title>
<meta content="width=device-width, initial-scale=1.0" name="viewport"/><style>
            :root {
                --primary-color: #3498db;
                --background-color: #f9f9f9;
                --text-color: #333;
                --code-bg: #f0f0f0;
                --header-color: #2c3e50;
                --link-color: #2980b9;
            }
            body {
                font-family: 'Segoe UI', Tahoma, Geneva, Verdana, sans-serif;
                line-height: 1.6;
                color: var(--text-color);
                background-color: var(--background-color);
                max-width: 900px;
                margin: 0 auto;
                padding: 2rem;
            }
            h1, h2, h3, h4 {
                color: var(--header-color);
            }
            h1 {
                border-bottom: 2px solid var(--primary-color);
                padding-bottom: 0.5rem;
            }
            pre {
                background-color: var(--code-bg);
                padding: 1rem;
                border-radius: 4px;
                overflow-x: auto;
            }
            a {
                color: var(--link-color);
                text-decoration: none;
            }
            a:hover {
                text-decoration: underline;
            }
            .man-navigation {
                background-color: #fff;
                border-bottom: 1px solid #ddd;
                padding: 0.5rem 0;
                position: sticky;
                top: 0;
                z-index: 100;
            }
            .section {
                margin-top: 2rem;
            }
            @media (prefers-color-scheme: dark) {
                :root {
                    --primary-color: #3498db;
                    --background-color: #222;
                    --text-color: #f0f0f0;
                    --code-bg: #333;
                    --header-color: #3498db;
                    --link-color: #5dade2;
                }
            }
            .back-to-index {
                display: inline-block;
                margin: 1rem 0;
                padding: 0.5rem 1rem;
                background-color: var(--primary-color);
                color: white;
                border-radius: 4px;
                text-decoration: none;
            }
            .back-to-index:hover {
                background-color: var(--link-color);
                text-decoration: none;
            }
        </style></head>
<body><div><a class="back-to-index" href="../index.html">← Back to Index</a></div>
<h1 align="center">LIBUNWIND−IA64</h1>
<a href="#NAME">NAME</a><br/>
<a href="#INTRODUCTION">INTRODUCTION</a><br/>
<a href="#MACHINE−STATE">MACHINE−STATE</a><br/>
<a href="#REGISTER NAMES">REGISTER NAMES</a><br/>
<a href="#FRAME−REGISTER MACROS">FRAME−REGISTER MACROS</a><br/>
<a href="#NORMAL REGISTER MACROS">NORMAL REGISTER MACROS</a><br/>
<a href="#CONVENIENCE MACROS">CONVENIENCE MACROS</a><br/>
<a href="#THE UNWIND−CONTEXT TYPE">THE UNWIND−CONTEXT TYPE</a><br/>
<a href="#SEE ALSO">SEE ALSO</a><br/>
<a href="#AUTHOR">AUTHOR</a><br/>
<hr/>
<h2>NAME
<a name="NAME"></a>
</h2>
<p style="margin-left:9%; margin-top: 1em">libunwind−ia64
−− IA−64−specific support in
libunwind</p>
<h2>INTRODUCTION
<a name="INTRODUCTION"></a>
</h2>
<p style="margin-left:9%; margin-top: 1em">The IA−64
version of libunwind uses a platform−string of ia64
and, at least in theory, should be able to support all
operating systems adhering to the processor−specific
ABI defined for the Itanium Processor Family. This includes
both little−endian Linux and big−endian
HP−UX. Furthermore, to make it possible for a single
library to unwind both 32− and 64−bit targets,
the type unw_word_t is always defined to be 64 bits wide
(independent of the natural word−size of the host).
Having said that, the current implementation has been tested
only with IA−64 Linux.</p>
<p style="margin-left:9%; margin-top: 1em">When targeting
IA−64, the libunwind header file defines the macro
UNW_TARGET_IA64 as 1 and the macro UNW_TARGET as
‘‘ia64’’ (without the quotation
marks). The former makes it possible for
platform−dependent unwind code to use
conditional−compilation to select an appropriate
implementation. The latter is useful for stringification
purposes and to construct
target−platform−specific symbols.</p>
<p style="margin-left:9%; margin-top: 1em">One special
feature of IA−64 is the use of NaT bits to support
speculative execution. Often, NaT bits are thought of as the
‘‘65−th bit’’ of a general
register. However, to make everything fit into 64−bit
wide unw_word_t values, libunwind treats the NaT−bits
like separate boolean registers, whose 64−bit value is
either TRUE (non−zero) or FALSE (zero).</p>
<h2>MACHINE−STATE
<a name="MACHINE−STATE"></a>
</h2>
<p style="margin-left:9%; margin-top: 1em">The
machine−state (set of registers) that is accessible
through libunwind depends on the type of stack frame that a
cursor points to. For normal frames, all
‘‘preserved’’ (callee−saved)
registers are accessible. For signal−trampoline
frames, all registers (including
‘‘scratch’’ (caller−saved)
registers) are accessible. Most applications do not have to
worry a−priori about which registers are accessible
when. In case of doubt, it is always safe to <i>try</i> to
access a register (via unw_get_reg() or unw_get_fpreg()) and
if the register isn’t accessible, the call will fail
with a return−value of −UNW_EBADREG.</p>
<p style="margin-left:9%; margin-top: 1em">As a special
exception to the above general rule, scratch registers
r15−r18 are always accessible, even in normal frames.
This makes it possible to pass arguments, e.g., to exception
handlers.</p>
<p style="margin-left:9%; margin-top: 1em">For a detailed
description of the IA−64 register usage convention,
please see the ‘‘Itanium Software Conventions
and Runtime Architecture Guide’’, available
at:</p>
<p align="center"><b>http://www.intel.com/design/itanium/downloads/245358.htm</b></p>
<h2>REGISTER NAMES
<a name="REGISTER NAMES"></a>
</h2>
<p style="margin-left:9%; margin-top: 1em">The
IA−64−version of libunwind defines three kinds
of register name macros: frame−register macros, normal
register macros, and convenience macros. Below, we describe
each kind in turn:</p>
<h3>FRAME−REGISTER MACROS
<a name="FRAME−REGISTER MACROS"></a>
</h3>
<p style="margin-left:9%; margin-top: 1em">Frame−registers
are special (pseudo) registers because they always have a
valid value, even though sometimes they do not get saved
explicitly (e.g., if a memory stack frame is 16 bytes in
size, the previous stack−pointer value can be
calculated simply as sp+16, so there is no need to save the
stack−pointer explicitly). Moreover, the set of frame
register values uniquely identifies a stack frame. The
IA−64 architecture defines two stacks (a memory and a
register stack). Including the instruction−pointer
(IP), this means there are three frame registers: <br/>
UNW_IA64_IP:</p>
<p style="margin-left:18%;">Contains the instruction
pointer (IP, or ‘‘program counter’’)
of the current stack frame. Given this value, the remaining
machine−state corresponds to the register−values
that were present in the CPU when it was just about to
execute the instruction pointed to by UNW_IA64_IP. Bits 0
and 1 of this frame−register encode the slot number of
the instruction. <b>Note:</b> Due to the way the call
instruction works on IA−64, the slot number is usually
zero, but can be non−zero, e.g., in the
stack−frame of a signal−handler trampoline.</p>
<p style="margin-left:9%;">UNW_IA64_SP:</p>
<p style="margin-left:18%;">Contains the (memory)
stack−pointer value (SP).</p>
<p style="margin-left:9%;">UNW_IA64_BSP:</p>
<p style="margin-left:18%;">Contains the register
backing−store pointer (BSP). <b>Note:</b> the value in
this register is equal to the contents of register ar.bsp at
the time the instruction at UNW_IA64_IP was about to begin
execution.</p>
<h3>NORMAL REGISTER MACROS
<a name="NORMAL REGISTER MACROS"></a>
</h3>
<p style="margin-left:9%; margin-top: 1em">The following
normal register name macros are available: <br/>
UNW_IA64_GR:</p>
<p style="margin-left:18%;">The base−index for
general (integer) registers. Add an index in the range from
0..127 to get a particular general register. For example, to
access r4, the index UNW_IA64_GR+4 should be used. Registers
r0 and r1 (gp) are read−only, and any attempt to write
them will result in an error (−UNW_EREADONLYREG). Even
though r1 is read−only, libunwind will automatically
adjust its value if the instruction−pointer
(UNW_IA64_IP) is modified. For example, if UNW_IA64_IP is
set to a value inside a function func(), then reading
UNW_IA64_GR+1 will return the global−pointer value for
this function.</p>
<p style="margin-left:9%;">UNW_IA64_NAT:</p>
<p style="margin-left:18%;">The base−index for the
NaT bits of the general (integer) registers. A
non−zero value in these registers corresponds to a set
NaT−bit. Add an index in the range from 0..127 to get
a particular NaT−bit register. For example, to access
the NaT bit of r4, the index UNW_IA64_NAT+4 should be
used.</p>
<p style="margin-left:9%;">UNW_IA64_FR:</p>
<p style="margin-left:18%;">The base−index for
floating−point registers. Add an index in the range
from 0..127 to get a particular floating−point
register. For example, to access f2, the index UNW_IA64_FR+2
should be used. Registers f0 and f1 are read−only, and
any attempt to write to indices UNW_IA64_FR+0 or
UNW_IA64_FR+1 will result in an error
(−UNW_EREADONLYREG).</p>
<p style="margin-left:9%;">UNW_IA64_AR:</p>
<p style="margin-left:18%;">The base−index for
application registers. Add an index in the range from 0..127
to get a particular application register. For example, to
access ar40, the index UNW_IA64_AR+40 should be used. The
IA−64 architecture defines several application
registers as ‘‘reserved for future
use’’. Attempting to access such registers
results in an error (−UNW_EBADREG).</p>
<p style="margin-left:9%;">UNW_IA64_BR:</p>
<p style="margin-left:18%;">The base−index for branch
registers. Add an index in the range from 0..7 to get a
particular branch register. For example, to access b6, the
index UNW_IA64_BR+6 should be used.</p>
<p style="margin-left:9%;">UNW_IA64_PR:</p>
<p style="margin-left:18%;">Contains the set of predicate
registers. This 64−bit wide register contains
registers p0 through p63 in the
‘‘broad−side’’ format. Just
like with the ‘‘move predicates’’
instruction, the registers are mapped as if CFM.rrb.pr were
set to 0. Thus, in general the value of predicate register
pN with N&gt;=16 can be found in bit 16 +
((N−16)+CFM.rrb.pr) % 48.</p>
<p style="margin-left:9%;">UNW_IA64_CFM:</p>
<p style="margin-left:18%;">Contains the
current−frame−mask register.</p>
<h3>CONVENIENCE MACROS
<a name="CONVENIENCE MACROS"></a>
</h3>
<p style="margin-left:9%; margin-top: 1em">Convenience
macros are simply aliases for certain frequently used
registers: <br/>
UNW_IA64_GP:</p>
<p style="margin-left:18%;">Alias for UNW_IA64_GR+1, the
global−pointer register.</p>
<p style="margin-left:9%;">UNW_IA64_TP:</p>
<p style="margin-left:18%;">Alias for UNW_IA64_GR+13, the
thread−pointer register.</p>
<p style="margin-left:9%;">UNW_IA64_AR_RSC:</p>
<p style="margin-left:18%;">Alias for UNW_IA64_GR+16, the
register−stack configuration register.</p>
<p style="margin-left:9%;">UNW_IA64_AR_BSP:</p>
<p style="margin-left:18%;">Alias for UNW_IA64_GR+17. This
register index accesses the value of register ar.bsp as of
the time it was last saved explicitly. This is rarely what
you want. Normally, you’ll want to use UNW_IA64_BSP
instead.</p>
<p style="margin-left:9%;">UNW_IA64_AR_BSPSTORE:</p>
<p style="margin-left:18%;">Alias for UNW_IA64_GR+18, the
register−backing store write pointer.</p>
<p style="margin-left:9%;">UNW_IA64_AR_RNAT:</p>
<p style="margin-left:18%;">Alias for UNW_IA64_GR+19, the
register−backing store NaT−collection
register.</p>
<p style="margin-left:9%;">UNW_IA64_AR_CCV:</p>
<p style="margin-left:18%;">Alias for UNW_IA64_GR+32, the
compare−and−swap value register.</p>
<p style="margin-left:9%;">UNW_IA64_AR_CSD:</p>
<p style="margin-left:18%;">Alias for UNW_IA64_GR+25, the
compare−and−swap−data register (used by
16−byte atomic operations).</p>
<p style="margin-left:9%;">UNW_IA64_AR_UNAT:</p>
<p style="margin-left:18%;">Alias for UNW_IA64_GR+36, the
user NaT−collection register.</p>
<p style="margin-left:9%;">UNW_IA64_AR_FPSR:</p>
<p style="margin-left:18%;">Alias for UNW_IA64_GR+40, the
floating−point status (and control) register.</p>
<p style="margin-left:9%;">UNW_IA64_AR_PFS:</p>
<p style="margin-left:18%;">Alias for UNW_IA64_GR+64, the
previous frame−state register.</p>
<p style="margin-left:9%;">UNW_IA64_AR_LC:</p>
<p style="margin-left:18%;">Alias for UNW_IA64_GR+65 the
loop−count register.</p>
<p style="margin-left:9%;">UNW_IA64_AR_EC:</p>
<p style="margin-left:18%;">Alias for UNW_IA64_GR+66, the
epilogue−count register.</p>
<h2>THE UNWIND−CONTEXT TYPE
<a name="THE UNWIND−CONTEXT TYPE"></a>
</h2>
<p style="margin-left:9%; margin-top: 1em">On IA−64,
unw_context_t is simply an alias for ucontext_t (as defined
by the Single UNIX Spec). This implies that it is possible
to initialize a value of this type not just with
unw_getcontext(), but also with getcontext(), for example.
However, since this is an IA−64−specific
extension to libunwind, portable code should not rely on
this equivalence.</p>
<h2>SEE ALSO
<a name="SEE ALSO"></a>
</h2>
<p style="margin-left:9%; margin-top: 1em">libunwind(3libunwind)</p>
<h2>AUTHOR
<a name="AUTHOR"></a>
</h2>
<p style="margin-left:9%; margin-top: 1em">David
Mosberger−Tang <br/>
Email: <b>dmosberger@gmail.com</b> <br/>
WWW: <b>http://www.nongnu.org/libunwind/</b>.</p>
<hr/>
</body>
</html>
