
SMMS_Motherboard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a840  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000580  0800aa10  0800aa10  0001aa10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af90  0800af90  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800af90  0800af90  0001af90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af98  0800af98  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af98  0800af98  0001af98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800af9c  0800af9c  0001af9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800afa0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006b0  200001e0  0800b180  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000890  0800b180  00020890  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000112d4  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000025a3  00000000  00000000  000314e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010b8  00000000  00000000  00033a88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f90  00000000  00000000  00034b40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023d39  00000000  00000000  00035ad0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c92d  00000000  00000000  00059809  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d76a9  00000000  00000000  00066136  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013d7df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b20  00000000  00000000  0013d85c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a9f8 	.word	0x0800a9f8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800a9f8 	.word	0x0800a9f8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b972 	b.w	8000fc4 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9e08      	ldr	r6, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	4688      	mov	r8, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14b      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4615      	mov	r5, r2
 8000d0a:	d967      	bls.n	8000ddc <__udivmoddi4+0xe4>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b14a      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d12:	f1c2 0720 	rsb	r7, r2, #32
 8000d16:	fa01 f302 	lsl.w	r3, r1, r2
 8000d1a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d1e:	4095      	lsls	r5, r2
 8000d20:	ea47 0803 	orr.w	r8, r7, r3
 8000d24:	4094      	lsls	r4, r2
 8000d26:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d30:	fa1f fc85 	uxth.w	ip, r5
 8000d34:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x60>
 8000d44:	18eb      	adds	r3, r5, r3
 8000d46:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d4a:	f080 811b 	bcs.w	8000f84 <__udivmoddi4+0x28c>
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	f240 8118 	bls.w	8000f84 <__udivmoddi4+0x28c>
 8000d54:	3f02      	subs	r7, #2
 8000d56:	442b      	add	r3, r5
 8000d58:	1a5b      	subs	r3, r3, r1
 8000d5a:	b2a4      	uxth	r4, r4
 8000d5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d68:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6c:	45a4      	cmp	ip, r4
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x8c>
 8000d70:	192c      	adds	r4, r5, r4
 8000d72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d76:	f080 8107 	bcs.w	8000f88 <__udivmoddi4+0x290>
 8000d7a:	45a4      	cmp	ip, r4
 8000d7c:	f240 8104 	bls.w	8000f88 <__udivmoddi4+0x290>
 8000d80:	3802      	subs	r0, #2
 8000d82:	442c      	add	r4, r5
 8000d84:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d88:	eba4 040c 	sub.w	r4, r4, ip
 8000d8c:	2700      	movs	r7, #0
 8000d8e:	b11e      	cbz	r6, 8000d98 <__udivmoddi4+0xa0>
 8000d90:	40d4      	lsrs	r4, r2
 8000d92:	2300      	movs	r3, #0
 8000d94:	e9c6 4300 	strd	r4, r3, [r6]
 8000d98:	4639      	mov	r1, r7
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0xbe>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	f000 80eb 	beq.w	8000f7e <__udivmoddi4+0x286>
 8000da8:	2700      	movs	r7, #0
 8000daa:	e9c6 0100 	strd	r0, r1, [r6]
 8000dae:	4638      	mov	r0, r7
 8000db0:	4639      	mov	r1, r7
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f783 	clz	r7, r3
 8000dba:	2f00      	cmp	r7, #0
 8000dbc:	d147      	bne.n	8000e4e <__udivmoddi4+0x156>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0xd0>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80fa 	bhi.w	8000fbc <__udivmoddi4+0x2c4>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0303 	sbc.w	r3, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	4698      	mov	r8, r3
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d0e0      	beq.n	8000d98 <__udivmoddi4+0xa0>
 8000dd6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dda:	e7dd      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000ddc:	b902      	cbnz	r2, 8000de0 <__udivmoddi4+0xe8>
 8000dde:	deff      	udf	#255	; 0xff
 8000de0:	fab2 f282 	clz	r2, r2
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	f040 808f 	bne.w	8000f08 <__udivmoddi4+0x210>
 8000dea:	1b49      	subs	r1, r1, r5
 8000dec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000df0:	fa1f f885 	uxth.w	r8, r5
 8000df4:	2701      	movs	r7, #1
 8000df6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dfa:	0c23      	lsrs	r3, r4, #16
 8000dfc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb08 f10c 	mul.w	r1, r8, ip
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x124>
 8000e0c:	18eb      	adds	r3, r5, r3
 8000e0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x122>
 8000e14:	4299      	cmp	r1, r3
 8000e16:	f200 80cd 	bhi.w	8000fb4 <__udivmoddi4+0x2bc>
 8000e1a:	4684      	mov	ip, r0
 8000e1c:	1a59      	subs	r1, r3, r1
 8000e1e:	b2a3      	uxth	r3, r4
 8000e20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e24:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e28:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e2c:	fb08 f800 	mul.w	r8, r8, r0
 8000e30:	45a0      	cmp	r8, r4
 8000e32:	d907      	bls.n	8000e44 <__udivmoddi4+0x14c>
 8000e34:	192c      	adds	r4, r5, r4
 8000e36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x14a>
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	f200 80b6 	bhi.w	8000fae <__udivmoddi4+0x2b6>
 8000e42:	4618      	mov	r0, r3
 8000e44:	eba4 0408 	sub.w	r4, r4, r8
 8000e48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e4c:	e79f      	b.n	8000d8e <__udivmoddi4+0x96>
 8000e4e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e52:	40bb      	lsls	r3, r7
 8000e54:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e58:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e5c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e60:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e64:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e68:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e6c:	4325      	orrs	r5, r4
 8000e6e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e72:	0c2c      	lsrs	r4, r5, #16
 8000e74:	fb08 3319 	mls	r3, r8, r9, r3
 8000e78:	fa1f fa8e 	uxth.w	sl, lr
 8000e7c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e80:	fb09 f40a 	mul.w	r4, r9, sl
 8000e84:	429c      	cmp	r4, r3
 8000e86:	fa02 f207 	lsl.w	r2, r2, r7
 8000e8a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e8e:	d90b      	bls.n	8000ea8 <__udivmoddi4+0x1b0>
 8000e90:	eb1e 0303 	adds.w	r3, lr, r3
 8000e94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e98:	f080 8087 	bcs.w	8000faa <__udivmoddi4+0x2b2>
 8000e9c:	429c      	cmp	r4, r3
 8000e9e:	f240 8084 	bls.w	8000faa <__udivmoddi4+0x2b2>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4473      	add	r3, lr
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	b2ad      	uxth	r5, r5
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3310 	mls	r3, r8, r0, r3
 8000eb4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000eb8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ebc:	45a2      	cmp	sl, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x1da>
 8000ec0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ec4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ec8:	d26b      	bcs.n	8000fa2 <__udivmoddi4+0x2aa>
 8000eca:	45a2      	cmp	sl, r4
 8000ecc:	d969      	bls.n	8000fa2 <__udivmoddi4+0x2aa>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4474      	add	r4, lr
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eda:	eba4 040a 	sub.w	r4, r4, sl
 8000ede:	454c      	cmp	r4, r9
 8000ee0:	46c2      	mov	sl, r8
 8000ee2:	464b      	mov	r3, r9
 8000ee4:	d354      	bcc.n	8000f90 <__udivmoddi4+0x298>
 8000ee6:	d051      	beq.n	8000f8c <__udivmoddi4+0x294>
 8000ee8:	2e00      	cmp	r6, #0
 8000eea:	d069      	beq.n	8000fc0 <__udivmoddi4+0x2c8>
 8000eec:	ebb1 050a 	subs.w	r5, r1, sl
 8000ef0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ef4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ef8:	40fd      	lsrs	r5, r7
 8000efa:	40fc      	lsrs	r4, r7
 8000efc:	ea4c 0505 	orr.w	r5, ip, r5
 8000f00:	e9c6 5400 	strd	r5, r4, [r6]
 8000f04:	2700      	movs	r7, #0
 8000f06:	e747      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f08:	f1c2 0320 	rsb	r3, r2, #32
 8000f0c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f10:	4095      	lsls	r5, r2
 8000f12:	fa01 f002 	lsl.w	r0, r1, r2
 8000f16:	fa21 f303 	lsr.w	r3, r1, r3
 8000f1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f1e:	4338      	orrs	r0, r7
 8000f20:	0c01      	lsrs	r1, r0, #16
 8000f22:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f26:	fa1f f885 	uxth.w	r8, r5
 8000f2a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f32:	fb07 f308 	mul.w	r3, r7, r8
 8000f36:	428b      	cmp	r3, r1
 8000f38:	fa04 f402 	lsl.w	r4, r4, r2
 8000f3c:	d907      	bls.n	8000f4e <__udivmoddi4+0x256>
 8000f3e:	1869      	adds	r1, r5, r1
 8000f40:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f44:	d22f      	bcs.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f46:	428b      	cmp	r3, r1
 8000f48:	d92d      	bls.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f4a:	3f02      	subs	r7, #2
 8000f4c:	4429      	add	r1, r5
 8000f4e:	1acb      	subs	r3, r1, r3
 8000f50:	b281      	uxth	r1, r0
 8000f52:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f56:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f5e:	fb00 f308 	mul.w	r3, r0, r8
 8000f62:	428b      	cmp	r3, r1
 8000f64:	d907      	bls.n	8000f76 <__udivmoddi4+0x27e>
 8000f66:	1869      	adds	r1, r5, r1
 8000f68:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f6c:	d217      	bcs.n	8000f9e <__udivmoddi4+0x2a6>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	d915      	bls.n	8000f9e <__udivmoddi4+0x2a6>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4429      	add	r1, r5
 8000f76:	1ac9      	subs	r1, r1, r3
 8000f78:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f7c:	e73b      	b.n	8000df6 <__udivmoddi4+0xfe>
 8000f7e:	4637      	mov	r7, r6
 8000f80:	4630      	mov	r0, r6
 8000f82:	e709      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f84:	4607      	mov	r7, r0
 8000f86:	e6e7      	b.n	8000d58 <__udivmoddi4+0x60>
 8000f88:	4618      	mov	r0, r3
 8000f8a:	e6fb      	b.n	8000d84 <__udivmoddi4+0x8c>
 8000f8c:	4541      	cmp	r1, r8
 8000f8e:	d2ab      	bcs.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f94:	eb69 020e 	sbc.w	r2, r9, lr
 8000f98:	3801      	subs	r0, #1
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	e7a4      	b.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f9e:	4660      	mov	r0, ip
 8000fa0:	e7e9      	b.n	8000f76 <__udivmoddi4+0x27e>
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	e795      	b.n	8000ed2 <__udivmoddi4+0x1da>
 8000fa6:	4667      	mov	r7, ip
 8000fa8:	e7d1      	b.n	8000f4e <__udivmoddi4+0x256>
 8000faa:	4681      	mov	r9, r0
 8000fac:	e77c      	b.n	8000ea8 <__udivmoddi4+0x1b0>
 8000fae:	3802      	subs	r0, #2
 8000fb0:	442c      	add	r4, r5
 8000fb2:	e747      	b.n	8000e44 <__udivmoddi4+0x14c>
 8000fb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb8:	442b      	add	r3, r5
 8000fba:	e72f      	b.n	8000e1c <__udivmoddi4+0x124>
 8000fbc:	4638      	mov	r0, r7
 8000fbe:	e708      	b.n	8000dd2 <__udivmoddi4+0xda>
 8000fc0:	4637      	mov	r7, r6
 8000fc2:	e6e9      	b.n	8000d98 <__udivmoddi4+0xa0>

08000fc4 <__aeabi_idiv0>:
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <diameter>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

float diameter(float radius) {
 8000fc8:	b590      	push	{r4, r7, lr}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	ed87 0a01 	vstr	s0, [r7, #4]
	return (2 * 3.1415 * radius);
 8000fd2:	6878      	ldr	r0, [r7, #4]
 8000fd4:	f7ff fad8 	bl	8000588 <__aeabi_f2d>
 8000fd8:	a309      	add	r3, pc, #36	; (adr r3, 8001000 <diameter+0x38>)
 8000fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fde:	f7ff fb2b 	bl	8000638 <__aeabi_dmul>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	460c      	mov	r4, r1
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	4621      	mov	r1, r4
 8000fea:	f7ff fe1d 	bl	8000c28 <__aeabi_d2f>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	ee07 3a90 	vmov	s15, r3
}
 8000ff4:	eeb0 0a67 	vmov.f32	s0, s15
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd90      	pop	{r4, r7, pc}
 8000ffe:	bf00      	nop
 8001000:	c083126f 	.word	0xc083126f
 8001004:	401921ca 	.word	0x401921ca

08001008 <rotationForShoot>:

float rotationForShoot(float targetDistance, float wheelDiameter) {
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001012:	edc7 0a00 	vstr	s1, [r7]
	return (targetDistance / wheelDiameter);
 8001016:	ed97 7a01 	vldr	s14, [r7, #4]
 800101a:	edd7 7a00 	vldr	s15, [r7]
 800101e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001022:	eef0 7a66 	vmov.f32	s15, s13
}
 8001026:	eeb0 0a67 	vmov.f32	s0, s15
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr

08001034 <targetPulseCount>:

int targetPulseCount(float rotationCount, int encoderPulseCnt) {
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	ed87 0a01 	vstr	s0, [r7, #4]
 800103e:	6038      	str	r0, [r7, #0]
	return (int) ((((rotationCount * encoderPulseCnt) / TARGET_PULSE_NUMBER)
			/ DIVISOR));
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	ee07 3a90 	vmov	s15, r3
 8001046:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800104a:	edd7 7a01 	vldr	s15, [r7, #4]
 800104e:	ee67 7a27 	vmul.f32	s15, s14, s15
	return (int) ((((rotationCount * encoderPulseCnt) / TARGET_PULSE_NUMBER)
 8001052:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001056:	ee17 3a90 	vmov	r3, s15
}
 800105a:	4618      	mov	r0, r3
 800105c:	370c      	adds	r7, #12
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
	...

08001068 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart2.Instance) {
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	4b11      	ldr	r3, [pc, #68]	; (80010bc <HAL_UART_RxCpltCallback+0x54>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	429a      	cmp	r2, r3
 800107a:	d11b      	bne.n	80010b4 <HAL_UART_RxCpltCallback+0x4c>
		HAL_UART_Receive_IT(&huart2, &tmpbuf, 1);
 800107c:	2201      	movs	r2, #1
 800107e:	4910      	ldr	r1, [pc, #64]	; (80010c0 <HAL_UART_RxCpltCallback+0x58>)
 8001080:	480e      	ldr	r0, [pc, #56]	; (80010bc <HAL_UART_RxCpltCallback+0x54>)
 8001082:	f004 fa4f 	bl	8005524 <HAL_UART_Receive_IT>
		buf[bufTail] = huart->pRxBuffPtr[0];
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800108a:	4b0e      	ldr	r3, [pc, #56]	; (80010c4 <HAL_UART_RxCpltCallback+0x5c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	7811      	ldrb	r1, [r2, #0]
 8001090:	4a0d      	ldr	r2, [pc, #52]	; (80010c8 <HAL_UART_RxCpltCallback+0x60>)
 8001092:	54d1      	strb	r1, [r2, r3]
		bufTail++;
 8001094:	4b0b      	ldr	r3, [pc, #44]	; (80010c4 <HAL_UART_RxCpltCallback+0x5c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	3301      	adds	r3, #1
 800109a:	4a0a      	ldr	r2, [pc, #40]	; (80010c4 <HAL_UART_RxCpltCallback+0x5c>)
 800109c:	6013      	str	r3, [r2, #0]
		bufTail %= MAX_BUFLEN;
 800109e:	4b09      	ldr	r3, [pc, #36]	; (80010c4 <HAL_UART_RxCpltCallback+0x5c>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	425a      	negs	r2, r3
 80010a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80010a8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80010ac:	bf58      	it	pl
 80010ae:	4253      	negpl	r3, r2
 80010b0:	4a04      	ldr	r2, [pc, #16]	; (80010c4 <HAL_UART_RxCpltCallback+0x5c>)
 80010b2:	6013      	str	r3, [r2, #0]
	}
} // END OF UART2
 80010b4:	bf00      	nop
 80010b6:	3708      	adds	r7, #8
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	2000077c 	.word	0x2000077c
 80010c0:	20000228 	.word	0x20000228
 80010c4:	20000200 	.word	0x20000200
 80010c8:	20000324 	.word	0x20000324

080010cc <_write>:
int _write(int file, unsigned char *p, int len) {
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	60b9      	str	r1, [r7, #8]
 80010d6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, p, len, 100);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	b29a      	uxth	r2, r3
 80010dc:	2364      	movs	r3, #100	; 0x64
 80010de:	68b9      	ldr	r1, [r7, #8]
 80010e0:	4803      	ldr	r0, [pc, #12]	; (80010f0 <_write+0x24>)
 80010e2:	f004 f986 	bl	80053f2 <HAL_UART_Transmit>
	return len;
 80010e6:	687b      	ldr	r3, [r7, #4]
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3710      	adds	r7, #16
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	2000077c 	.word	0x2000077c

080010f4 <__io_getchar>:
 uint8_t *tr = (uint8_t*) &ch;
 HAL_UART_Transmit(&huart2, &tr[0], 1, -1);
 return ch;
 }
 */
int __io_getchar() {
 80010f4:	b490      	push	{r4, r7}
 80010f6:	af00      	add	r7, sp, #0
	register int ret;

	__retry: if (bufHead != bufTail) {
 80010f8:	4b12      	ldr	r3, [pc, #72]	; (8001144 <__io_getchar+0x50>)
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	4b12      	ldr	r3, [pc, #72]	; (8001148 <__io_getchar+0x54>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	429a      	cmp	r2, r3
 8001102:	d0f9      	beq.n	80010f8 <__io_getchar+0x4>
		ret = buf[bufHead];
 8001104:	4b0f      	ldr	r3, [pc, #60]	; (8001144 <__io_getchar+0x50>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a10      	ldr	r2, [pc, #64]	; (800114c <__io_getchar+0x58>)
 800110a:	5cd3      	ldrb	r3, [r2, r3]
 800110c:	461c      	mov	r4, r3
		if (ret == '\r' || ret == '\n') {
 800110e:	2c0d      	cmp	r4, #13
 8001110:	d001      	beq.n	8001116 <__io_getchar+0x22>
 8001112:	2c0a      	cmp	r4, #10
 8001114:	d100      	bne.n	8001118 <__io_getchar+0x24>
			ret = '\n';
 8001116:	240a      	movs	r4, #10
		}
		bufHead++;
 8001118:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <__io_getchar+0x50>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	3301      	adds	r3, #1
 800111e:	4a09      	ldr	r2, [pc, #36]	; (8001144 <__io_getchar+0x50>)
 8001120:	6013      	str	r3, [r2, #0]
		bufHead %= MAX_BUFLEN;
 8001122:	4b08      	ldr	r3, [pc, #32]	; (8001144 <__io_getchar+0x50>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	425a      	negs	r2, r3
 8001128:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800112c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001130:	bf58      	it	pl
 8001132:	4253      	negpl	r3, r2
 8001134:	4a03      	ldr	r2, [pc, #12]	; (8001144 <__io_getchar+0x50>)
 8001136:	6013      	str	r3, [r2, #0]
	} else {
		goto __retry;
		//return -1;
	}
	return ret;
 8001138:	4623      	mov	r3, r4
}
 800113a:	4618      	mov	r0, r3
 800113c:	46bd      	mov	sp, r7
 800113e:	bc90      	pop	{r4, r7}
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	200001fc 	.word	0x200001fc
 8001148:	20000200 	.word	0x20000200
 800114c:	20000324 	.word	0x20000324

08001150 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) // GPIO INTERRUPT
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_6) //
 800115a:	88fb      	ldrh	r3, [r7, #6]
 800115c:	2b40      	cmp	r3, #64	; 0x40
 800115e:	d105      	bne.n	800116c <HAL_GPIO_EXTI_Callback+0x1c>
	{
		HAL_GPIO_WritePin(MARK2_GPIO_Port, MARK2_Pin, SET);
 8001160:	2201      	movs	r2, #1
 8001162:	2102      	movs	r1, #2
 8001164:	4815      	ldr	r0, [pc, #84]	; (80011bc <HAL_GPIO_EXTI_Callback+0x6c>)
 8001166:	f002 fdb7 	bl	8003cd8 <HAL_GPIO_WritePin>
		}
		HAL_ADC_Stop_DMA(&hadc1);
		printf("light value : ADC = %04d   %04d   %04d\r\n", adcValue[0],
				adcValue[1], adcValue[2]);
	}
}
 800116a:	e022      	b.n	80011b2 <HAL_GPIO_EXTI_Callback+0x62>
	} else if (GPIO_Pin == ENCODER_INT_Pin) // ENCODER INTERRUPT
 800116c:	88fb      	ldrh	r3, [r7, #6]
 800116e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001172:	d11e      	bne.n	80011b2 <HAL_GPIO_EXTI_Callback+0x62>
		HAL_ADC_Start_DMA(&hadc1, adcValue, 3);
 8001174:	2203      	movs	r2, #3
 8001176:	4912      	ldr	r1, [pc, #72]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x70>)
 8001178:	4812      	ldr	r0, [pc, #72]	; (80011c4 <HAL_GPIO_EXTI_Callback+0x74>)
 800117a:	f001 fa0b 	bl	8002594 <HAL_ADC_Start_DMA>
		for (int i = 0; i < 3; i++) { // ADC data save
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	e007      	b.n	8001194 <HAL_GPIO_EXTI_Callback+0x44>
			HAL_DMA_PollForTransfer(&hdma_adc1, HAL_DMA_FULL_TRANSFER, 100); // ADC DATA GET 3
 8001184:	2264      	movs	r2, #100	; 0x64
 8001186:	2100      	movs	r1, #0
 8001188:	480f      	ldr	r0, [pc, #60]	; (80011c8 <HAL_GPIO_EXTI_Callback+0x78>)
 800118a:	f002 f8cb 	bl	8003324 <HAL_DMA_PollForTransfer>
		for (int i = 0; i < 3; i++) { // ADC data save
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	3301      	adds	r3, #1
 8001192:	60fb      	str	r3, [r7, #12]
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	2b02      	cmp	r3, #2
 8001198:	ddf4      	ble.n	8001184 <HAL_GPIO_EXTI_Callback+0x34>
		HAL_ADC_Stop_DMA(&hadc1);
 800119a:	480a      	ldr	r0, [pc, #40]	; (80011c4 <HAL_GPIO_EXTI_Callback+0x74>)
 800119c:	f001 faec 	bl	8002778 <HAL_ADC_Stop_DMA>
		printf("light value : ADC = %04d   %04d   %04d\r\n", adcValue[0],
 80011a0:	4b07      	ldr	r3, [pc, #28]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x70>)
 80011a2:	6819      	ldr	r1, [r3, #0]
 80011a4:	4b06      	ldr	r3, [pc, #24]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x70>)
 80011a6:	685a      	ldr	r2, [r3, #4]
 80011a8:	4b05      	ldr	r3, [pc, #20]	; (80011c0 <HAL_GPIO_EXTI_Callback+0x70>)
 80011aa:	689b      	ldr	r3, [r3, #8]
 80011ac:	4807      	ldr	r0, [pc, #28]	; (80011cc <HAL_GPIO_EXTI_Callback+0x7c>)
 80011ae:	f005 fedf 	bl	8006f70 <iprintf>
}
 80011b2:	bf00      	nop
 80011b4:	3710      	adds	r7, #16
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40020400 	.word	0x40020400
 80011c0:	2000081c 	.word	0x2000081c
 80011c4:	2000022c 	.word	0x2000022c
 80011c8:	20000280 	.word	0x20000280
 80011cc:	0800aa10 	.word	0x0800aa10

080011d0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80011d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80011d4:	b086      	sub	sp, #24
 80011d6:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80011d8:	f000 ffc4 	bl	8002164 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80011dc:	f000 fa44 	bl	8001668 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80011e0:	f000 fc14 	bl	8001a0c <MX_GPIO_Init>
	MX_DMA_Init();
 80011e4:	f000 fbe2 	bl	80019ac <MX_DMA_Init>
	MX_USART2_UART_Init();
 80011e8:	f000 fbb6 	bl	8001958 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 80011ec:	f000 fabe 	bl	800176c <MX_ADC1_Init>
	MX_SPI1_Init();
 80011f0:	f000 fb2c 	bl	800184c <MX_SPI1_Init>
	MX_TIM1_Init();
 80011f4:	f000 fb60 	bl	80018b8 <MX_TIM1_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 80011f8:	f000 faa4 	bl	8001744 <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart2, &tmpbuf, 1);
 80011fc:	2201      	movs	r2, #1
 80011fe:	49c2      	ldr	r1, [pc, #776]	; (8001508 <main+0x338>)
 8001200:	48c2      	ldr	r0, [pc, #776]	; (800150c <main+0x33c>)
 8001202:	f004 f98f 	bl	8005524 <HAL_UART_Receive_IT>
	printf(
 8001206:	48c2      	ldr	r0, [pc, #776]	; (8001510 <main+0x340>)
 8001208:	f005 ff26 	bl	8007058 <puts>
			"Hello Commander! Activate Camera : s   Car Configuration : c\r\n\r\n");
	encoderTargetCount = targetPulseCount(
 800120c:	4bc1      	ldr	r3, [pc, #772]	; (8001514 <main+0x344>)
 800120e:	689c      	ldr	r4, [r3, #8]
 8001210:	4623      	mov	r3, r4
 8001212:	461c      	mov	r4, r3
 8001214:	4bbf      	ldr	r3, [pc, #764]	; (8001514 <main+0x344>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	ee00 3a10 	vmov	s0, r3
 800121c:	f7ff fed4 	bl	8000fc8 <diameter>
 8001220:	eef0 7a40 	vmov.f32	s15, s0
 8001224:	eef0 0a67 	vmov.f32	s1, s15
 8001228:	ee00 4a10 	vmov	s0, r4
 800122c:	f7ff feec 	bl	8001008 <rotationForShoot>
 8001230:	eef0 7a40 	vmov.f32	s15, s0
			rotationForShoot(wP.targetDistance, diameter(wP.wheelRadius)),
			wP.encoderPulseCount);
 8001234:	4bb7      	ldr	r3, [pc, #732]	; (8001514 <main+0x344>)
 8001236:	685b      	ldr	r3, [r3, #4]
	encoderTargetCount = targetPulseCount(
 8001238:	4618      	mov	r0, r3
 800123a:	eeb0 0a67 	vmov.f32	s0, s15
 800123e:	f7ff fef9 	bl	8001034 <targetPulseCount>
 8001242:	4602      	mov	r2, r0
 8001244:	4bb4      	ldr	r3, [pc, #720]	; (8001518 <main+0x348>)
 8001246:	601a      	str	r2, [r3, #0]
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		HAL_UART_Receive_IT(&huart2, &tmpbuf, 1);
 8001248:	2201      	movs	r2, #1
 800124a:	49af      	ldr	r1, [pc, #700]	; (8001508 <main+0x338>)
 800124c:	48af      	ldr	r0, [pc, #700]	; (800150c <main+0x33c>)
 800124e:	f004 f969 	bl	8005524 <HAL_UART_Receive_IT>
		getdata = getchar();
 8001252:	f004 ffc7 	bl	80061e4 <getchar>
 8001256:	4603      	mov	r3, r0
 8001258:	b2da      	uxtb	r2, r3
 800125a:	4bb0      	ldr	r3, [pc, #704]	; (800151c <main+0x34c>)
 800125c:	701a      	strb	r2, [r3, #0]

		if ((getdata == 's' || getdata == 'S') && confflag == 0) { // UART INPUT 'S'
 800125e:	4baf      	ldr	r3, [pc, #700]	; (800151c <main+0x34c>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	2b73      	cmp	r3, #115	; 0x73
 8001264:	d003      	beq.n	800126e <main+0x9e>
 8001266:	4bad      	ldr	r3, [pc, #692]	; (800151c <main+0x34c>)
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	2b53      	cmp	r3, #83	; 0x53
 800126c:	d155      	bne.n	800131a <main+0x14a>
 800126e:	4bac      	ldr	r3, [pc, #688]	; (8001520 <main+0x350>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d151      	bne.n	800131a <main+0x14a>
			printf("Camera activated\r\n");
 8001276:	48ab      	ldr	r0, [pc, #684]	; (8001524 <main+0x354>)
 8001278:	f005 feee 	bl	8007058 <puts>
			HAL_GPIO_WritePin(AUTOFOCUS_GPIO_Port, AUTOFOCUS_Pin, SET);
 800127c:	2201      	movs	r2, #1
 800127e:	2110      	movs	r1, #16
 8001280:	48a9      	ldr	r0, [pc, #676]	; (8001528 <main+0x358>)
 8001282:	f002 fd29 	bl	8003cd8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SHUTTER_GPIO_Port, SHUTTER_Pin, SET);
 8001286:	2201      	movs	r2, #1
 8001288:	2120      	movs	r1, #32
 800128a:	48a7      	ldr	r0, [pc, #668]	; (8001528 <main+0x358>)
 800128c:	f002 fd24 	bl	8003cd8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MARK2_GPIO_Port, MARK2_Pin, RESET);
 8001290:	2200      	movs	r2, #0
 8001292:	2102      	movs	r1, #2
 8001294:	48a4      	ldr	r0, [pc, #656]	; (8001528 <main+0x358>)
 8001296:	f002 fd1f 	bl	8003cd8 <HAL_GPIO_WritePin>
			cameraflag = 1;
 800129a:	4ba4      	ldr	r3, [pc, #656]	; (800152c <main+0x35c>)
 800129c:	2201      	movs	r2, #1
 800129e:	701a      	strb	r2, [r3, #0]
			uartflag = 1;
 80012a0:	4ba3      	ldr	r3, [pc, #652]	; (8001530 <main+0x360>)
 80012a2:	2201      	movs	r2, #1
 80012a4:	701a      	strb	r2, [r3, #0]
			if (cameraflag == 1) { // Camera Action
 80012a6:	4ba1      	ldr	r3, [pc, #644]	; (800152c <main+0x35c>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d10f      	bne.n	80012ce <main+0xfe>
				HAL_Delay(10);
 80012ae:	200a      	movs	r0, #10
 80012b0:	f000 ffca 	bl	8002248 <HAL_Delay>
				HAL_GPIO_WritePin(AUTOFOCUS_GPIO_Port, AUTOFOCUS_Pin, RESET);
 80012b4:	2200      	movs	r2, #0
 80012b6:	2110      	movs	r1, #16
 80012b8:	489b      	ldr	r0, [pc, #620]	; (8001528 <main+0x358>)
 80012ba:	f002 fd0d 	bl	8003cd8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(SHUTTER_GPIO_Port, SHUTTER_Pin, RESET);
 80012be:	2200      	movs	r2, #0
 80012c0:	2120      	movs	r1, #32
 80012c2:	4899      	ldr	r0, [pc, #612]	; (8001528 <main+0x358>)
 80012c4:	f002 fd08 	bl	8003cd8 <HAL_GPIO_WritePin>
				cameraflag = 0;
 80012c8:	4b98      	ldr	r3, [pc, #608]	; (800152c <main+0x35c>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	701a      	strb	r2, [r3, #0]
			}
			if (uartflag == 1) {
 80012ce:	4b98      	ldr	r3, [pc, #608]	; (8001530 <main+0x360>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d121      	bne.n	800131a <main+0x14a>
				HAL_ADC_Start_DMA(&hadc1, adcValue, 3);
 80012d6:	2203      	movs	r2, #3
 80012d8:	4996      	ldr	r1, [pc, #600]	; (8001534 <main+0x364>)
 80012da:	4897      	ldr	r0, [pc, #604]	; (8001538 <main+0x368>)
 80012dc:	f001 f95a 	bl	8002594 <HAL_ADC_Start_DMA>
				for (int i = 0; i < 3; i++) { // ADC data save
 80012e0:	2300      	movs	r3, #0
 80012e2:	607b      	str	r3, [r7, #4]
 80012e4:	e007      	b.n	80012f6 <main+0x126>
					HAL_DMA_PollForTransfer(&hdma_adc1, HAL_DMA_FULL_TRANSFER,
 80012e6:	2264      	movs	r2, #100	; 0x64
 80012e8:	2100      	movs	r1, #0
 80012ea:	4894      	ldr	r0, [pc, #592]	; (800153c <main+0x36c>)
 80012ec:	f002 f81a 	bl	8003324 <HAL_DMA_PollForTransfer>
				for (int i = 0; i < 3; i++) { // ADC data save
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3301      	adds	r3, #1
 80012f4:	607b      	str	r3, [r7, #4]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	ddf4      	ble.n	80012e6 <main+0x116>
							100); // ADC DATA GET 3
				}
				HAL_ADC_Stop_DMA(&hadc1);
 80012fc:	488e      	ldr	r0, [pc, #568]	; (8001538 <main+0x368>)
 80012fe:	f001 fa3b 	bl	8002778 <HAL_ADC_Stop_DMA>
				printf("light value : ADC = %04d   %04d   %04d\r\n",
 8001302:	4b8c      	ldr	r3, [pc, #560]	; (8001534 <main+0x364>)
 8001304:	6819      	ldr	r1, [r3, #0]
 8001306:	4b8b      	ldr	r3, [pc, #556]	; (8001534 <main+0x364>)
 8001308:	685a      	ldr	r2, [r3, #4]
 800130a:	4b8a      	ldr	r3, [pc, #552]	; (8001534 <main+0x364>)
 800130c:	689b      	ldr	r3, [r3, #8]
 800130e:	488c      	ldr	r0, [pc, #560]	; (8001540 <main+0x370>)
 8001310:	f005 fe2e 	bl	8006f70 <iprintf>
						adcValue[0], adcValue[1], adcValue[2]);
				uartflag = 0;
 8001314:	4b86      	ldr	r3, [pc, #536]	; (8001530 <main+0x360>)
 8001316:	2200      	movs	r2, #0
 8001318:	701a      	strb	r2, [r3, #0]
			}
		}
		if ((getdata == 'c' || getdata == 'C') && confflag == 0) {
 800131a:	4b80      	ldr	r3, [pc, #512]	; (800151c <main+0x34c>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	2b63      	cmp	r3, #99	; 0x63
 8001320:	d003      	beq.n	800132a <main+0x15a>
 8001322:	4b7e      	ldr	r3, [pc, #504]	; (800151c <main+0x34c>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b43      	cmp	r3, #67	; 0x43
 8001328:	d10c      	bne.n	8001344 <main+0x174>
 800132a:	4b7d      	ldr	r3, [pc, #500]	; (8001520 <main+0x350>)
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d108      	bne.n	8001344 <main+0x174>
			printf("Car configuration activated. Plz input data\r\n");
 8001332:	4884      	ldr	r0, [pc, #528]	; (8001544 <main+0x374>)
 8001334:	f005 fe90 	bl	8007058 <puts>
			printf(
 8001338:	4883      	ldr	r0, [pc, #524]	; (8001548 <main+0x378>)
 800133a:	f005 fe8d 	bl	8007058 <puts>
					"R.Radius\r\nE.Encoder pulse count\r\nT.Target Distance\r\nF.Forwarding Data\r\nV.View\r\nx.EXIT\r\n");
			confflag = 1;
 800133e:	4b78      	ldr	r3, [pc, #480]	; (8001520 <main+0x350>)
 8001340:	2201      	movs	r2, #1
 8001342:	701a      	strb	r2, [r3, #0]
		}
		// Command Mode Index
		if (confflag == 1) {
 8001344:	4b76      	ldr	r3, [pc, #472]	; (8001520 <main+0x350>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b01      	cmp	r3, #1
 800134a:	f47f af7d 	bne.w	8001248 <main+0x78>
			switch (getdata) { // UART INPUT 'C' // Configuration Mode
 800134e:	4b73      	ldr	r3, [pc, #460]	; (800151c <main+0x34c>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	3b45      	subs	r3, #69	; 0x45
 8001354:	2b33      	cmp	r3, #51	; 0x33
 8001356:	f63f af77 	bhi.w	8001248 <main+0x78>
 800135a:	a201      	add	r2, pc, #4	; (adr r2, 8001360 <main+0x190>)
 800135c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001360:	0800149d 	.word	0x0800149d
 8001364:	080015c9 	.word	0x080015c9
 8001368:	08001249 	.word	0x08001249
 800136c:	08001249 	.word	0x08001249
 8001370:	08001249 	.word	0x08001249
 8001374:	08001249 	.word	0x08001249
 8001378:	08001249 	.word	0x08001249
 800137c:	08001249 	.word	0x08001249
 8001380:	08001249 	.word	0x08001249
 8001384:	08001249 	.word	0x08001249
 8001388:	08001249 	.word	0x08001249
 800138c:	08001249 	.word	0x08001249
 8001390:	08001249 	.word	0x08001249
 8001394:	08001431 	.word	0x08001431
 8001398:	08001249 	.word	0x08001249
 800139c:	0800155d 	.word	0x0800155d
 80013a0:	08001249 	.word	0x08001249
 80013a4:	080015eb 	.word	0x080015eb
 80013a8:	08001249 	.word	0x08001249
 80013ac:	08001623 	.word	0x08001623
 80013b0:	08001249 	.word	0x08001249
 80013b4:	08001249 	.word	0x08001249
 80013b8:	08001249 	.word	0x08001249
 80013bc:	08001249 	.word	0x08001249
 80013c0:	08001249 	.word	0x08001249
 80013c4:	08001249 	.word	0x08001249
 80013c8:	08001249 	.word	0x08001249
 80013cc:	08001249 	.word	0x08001249
 80013d0:	08001249 	.word	0x08001249
 80013d4:	08001249 	.word	0x08001249
 80013d8:	08001249 	.word	0x08001249
 80013dc:	08001249 	.word	0x08001249
 80013e0:	0800149d 	.word	0x0800149d
 80013e4:	080015c9 	.word	0x080015c9
 80013e8:	08001249 	.word	0x08001249
 80013ec:	08001249 	.word	0x08001249
 80013f0:	08001249 	.word	0x08001249
 80013f4:	08001249 	.word	0x08001249
 80013f8:	08001249 	.word	0x08001249
 80013fc:	08001249 	.word	0x08001249
 8001400:	08001249 	.word	0x08001249
 8001404:	08001249 	.word	0x08001249
 8001408:	08001249 	.word	0x08001249
 800140c:	08001249 	.word	0x08001249
 8001410:	08001249 	.word	0x08001249
 8001414:	08001431 	.word	0x08001431
 8001418:	08001249 	.word	0x08001249
 800141c:	0800155d 	.word	0x0800155d
 8001420:	08001249 	.word	0x08001249
 8001424:	080015eb 	.word	0x080015eb
 8001428:	08001249 	.word	0x08001249
 800142c:	08001623 	.word	0x08001623
			case 'r': // Car radius
			case 'R':
				printf("\r\nRadius data input\r\n");
 8001430:	4846      	ldr	r0, [pc, #280]	; (800154c <main+0x37c>)
 8001432:	f005 fe11 	bl	8007058 <puts>
				gets(mainBuf); // Read Data
 8001436:	4846      	ldr	r0, [pc, #280]	; (8001550 <main+0x380>)
 8001438:	f004 ff28 	bl	800628c <gets>
				printf("Input Data : %s / ArrSize : %d\r\n", mainBuf,
 800143c:	220c      	movs	r2, #12
 800143e:	4944      	ldr	r1, [pc, #272]	; (8001550 <main+0x380>)
 8001440:	4844      	ldr	r0, [pc, #272]	; (8001554 <main+0x384>)
 8001442:	f005 fd95 	bl	8006f70 <iprintf>
						sizeof(wP)); // Print Data
				wP.wheelRadius = atof(mainBuf);
 8001446:	4842      	ldr	r0, [pc, #264]	; (8001550 <main+0x380>)
 8001448:	f004 febe 	bl	80061c8 <atof>
 800144c:	ec54 3b10 	vmov	r3, r4, d0
 8001450:	4618      	mov	r0, r3
 8001452:	4621      	mov	r1, r4
 8001454:	f7ff fbe8 	bl	8000c28 <__aeabi_d2f>
 8001458:	4602      	mov	r2, r0
 800145a:	4b2e      	ldr	r3, [pc, #184]	; (8001514 <main+0x344>)
 800145c:	601a      	str	r2, [r3, #0]
				encoderTargetCount = targetPulseCount(
 800145e:	4b2d      	ldr	r3, [pc, #180]	; (8001514 <main+0x344>)
 8001460:	689c      	ldr	r4, [r3, #8]
 8001462:	4623      	mov	r3, r4
 8001464:	461c      	mov	r4, r3
 8001466:	4b2b      	ldr	r3, [pc, #172]	; (8001514 <main+0x344>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	ee00 3a10 	vmov	s0, r3
 800146e:	f7ff fdab 	bl	8000fc8 <diameter>
 8001472:	eef0 7a40 	vmov.f32	s15, s0
 8001476:	eef0 0a67 	vmov.f32	s1, s15
 800147a:	ee00 4a10 	vmov	s0, r4
 800147e:	f7ff fdc3 	bl	8001008 <rotationForShoot>
 8001482:	eef0 7a40 	vmov.f32	s15, s0
						rotationForShoot(wP.targetDistance,
								diameter(wP.wheelRadius)),
						wP.encoderPulseCount);
 8001486:	4b23      	ldr	r3, [pc, #140]	; (8001514 <main+0x344>)
 8001488:	685b      	ldr	r3, [r3, #4]
				encoderTargetCount = targetPulseCount(
 800148a:	4618      	mov	r0, r3
 800148c:	eeb0 0a67 	vmov.f32	s0, s15
 8001490:	f7ff fdd0 	bl	8001034 <targetPulseCount>
 8001494:	4602      	mov	r2, r0
 8001496:	4b20      	ldr	r3, [pc, #128]	; (8001518 <main+0x348>)
 8001498:	601a      	str	r2, [r3, #0]
				break;
 800149a:	e0cd      	b.n	8001638 <main+0x468>
			case 'e': // Encoder pluse
			case 'E':
				printf("\r\nEncoder pulse count input\r\n");
 800149c:	482e      	ldr	r0, [pc, #184]	; (8001558 <main+0x388>)
 800149e:	f005 fddb 	bl	8007058 <puts>
				gets(mainBuf); // Read Data
 80014a2:	482b      	ldr	r0, [pc, #172]	; (8001550 <main+0x380>)
 80014a4:	f004 fef2 	bl	800628c <gets>
				printf("Input Data : %s / ArrSize : %d\r\n", mainBuf,
 80014a8:	220c      	movs	r2, #12
 80014aa:	4929      	ldr	r1, [pc, #164]	; (8001550 <main+0x380>)
 80014ac:	4829      	ldr	r0, [pc, #164]	; (8001554 <main+0x384>)
 80014ae:	f005 fd5f 	bl	8006f70 <iprintf>
						sizeof(wP)); // Print Data
				wP.encoderPulseCount = atoi(mainBuf);
 80014b2:	4827      	ldr	r0, [pc, #156]	; (8001550 <main+0x380>)
 80014b4:	f004 fe8b 	bl	80061ce <atoi>
 80014b8:	4603      	mov	r3, r0
 80014ba:	461a      	mov	r2, r3
 80014bc:	4b15      	ldr	r3, [pc, #84]	; (8001514 <main+0x344>)
 80014be:	605a      	str	r2, [r3, #4]
				if (wP.encoderPulseCount == 0) {
 80014c0:	4b14      	ldr	r3, [pc, #80]	; (8001514 <main+0x344>)
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	f000 80b6 	beq.w	8001636 <main+0x466>
					break;
				}
				encoderTargetCount = targetPulseCount(
 80014ca:	4b12      	ldr	r3, [pc, #72]	; (8001514 <main+0x344>)
 80014cc:	689c      	ldr	r4, [r3, #8]
 80014ce:	4623      	mov	r3, r4
 80014d0:	461c      	mov	r4, r3
 80014d2:	4b10      	ldr	r3, [pc, #64]	; (8001514 <main+0x344>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	ee00 3a10 	vmov	s0, r3
 80014da:	f7ff fd75 	bl	8000fc8 <diameter>
 80014de:	eef0 7a40 	vmov.f32	s15, s0
 80014e2:	eef0 0a67 	vmov.f32	s1, s15
 80014e6:	ee00 4a10 	vmov	s0, r4
 80014ea:	f7ff fd8d 	bl	8001008 <rotationForShoot>
 80014ee:	eef0 7a40 	vmov.f32	s15, s0
						rotationForShoot(wP.targetDistance,
								diameter(wP.wheelRadius)),
						wP.encoderPulseCount);
 80014f2:	4b08      	ldr	r3, [pc, #32]	; (8001514 <main+0x344>)
 80014f4:	685b      	ldr	r3, [r3, #4]
				encoderTargetCount = targetPulseCount(
 80014f6:	4618      	mov	r0, r3
 80014f8:	eeb0 0a67 	vmov.f32	s0, s15
 80014fc:	f7ff fd9a 	bl	8001034 <targetPulseCount>
 8001500:	4602      	mov	r2, r0
 8001502:	4b05      	ldr	r3, [pc, #20]	; (8001518 <main+0x348>)
 8001504:	601a      	str	r2, [r3, #0]
				break;
 8001506:	e097      	b.n	8001638 <main+0x468>
 8001508:	20000228 	.word	0x20000228
 800150c:	2000077c 	.word	0x2000077c
 8001510:	0800aa3c 	.word	0x0800aa3c
 8001514:	20000274 	.word	0x20000274
 8001518:	20000000 	.word	0x20000000
 800151c:	20000229 	.word	0x20000229
 8001520:	2000021a 	.word	0x2000021a
 8001524:	0800aa7c 	.word	0x0800aa7c
 8001528:	40020400 	.word	0x40020400
 800152c:	20000218 	.word	0x20000218
 8001530:	20000219 	.word	0x20000219
 8001534:	2000081c 	.word	0x2000081c
 8001538:	2000022c 	.word	0x2000022c
 800153c:	20000280 	.word	0x20000280
 8001540:	0800aa10 	.word	0x0800aa10
 8001544:	0800aa90 	.word	0x0800aa90
 8001548:	0800aac0 	.word	0x0800aac0
 800154c:	0800ab18 	.word	0x0800ab18
 8001550:	20000204 	.word	0x20000204
 8001554:	0800ab30 	.word	0x0800ab30
 8001558:	0800ab54 	.word	0x0800ab54
			case 't': // Target distance
			case 'T':
				printf("\r\nTarget Distance input\r\n");
 800155c:	4837      	ldr	r0, [pc, #220]	; (800163c <main+0x46c>)
 800155e:	f005 fd7b 	bl	8007058 <puts>
				gets(mainBuf); // Read Data
 8001562:	4837      	ldr	r0, [pc, #220]	; (8001640 <main+0x470>)
 8001564:	f004 fe92 	bl	800628c <gets>
				printf("Input Data : %s / ArrSize : %d\r\n", mainBuf,
 8001568:	220c      	movs	r2, #12
 800156a:	4935      	ldr	r1, [pc, #212]	; (8001640 <main+0x470>)
 800156c:	4835      	ldr	r0, [pc, #212]	; (8001644 <main+0x474>)
 800156e:	f005 fcff 	bl	8006f70 <iprintf>
						sizeof(wP)); // Print Data
				wP.targetDistance = atof(mainBuf);
 8001572:	4833      	ldr	r0, [pc, #204]	; (8001640 <main+0x470>)
 8001574:	f004 fe28 	bl	80061c8 <atof>
 8001578:	ec54 3b10 	vmov	r3, r4, d0
 800157c:	4618      	mov	r0, r3
 800157e:	4621      	mov	r1, r4
 8001580:	f7ff fb52 	bl	8000c28 <__aeabi_d2f>
 8001584:	4602      	mov	r2, r0
 8001586:	4b30      	ldr	r3, [pc, #192]	; (8001648 <main+0x478>)
 8001588:	609a      	str	r2, [r3, #8]
				encoderTargetCount = targetPulseCount(
 800158a:	4b2f      	ldr	r3, [pc, #188]	; (8001648 <main+0x478>)
 800158c:	689c      	ldr	r4, [r3, #8]
 800158e:	4623      	mov	r3, r4
 8001590:	461c      	mov	r4, r3
 8001592:	4b2d      	ldr	r3, [pc, #180]	; (8001648 <main+0x478>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	ee00 3a10 	vmov	s0, r3
 800159a:	f7ff fd15 	bl	8000fc8 <diameter>
 800159e:	eef0 7a40 	vmov.f32	s15, s0
 80015a2:	eef0 0a67 	vmov.f32	s1, s15
 80015a6:	ee00 4a10 	vmov	s0, r4
 80015aa:	f7ff fd2d 	bl	8001008 <rotationForShoot>
 80015ae:	eef0 7a40 	vmov.f32	s15, s0
						rotationForShoot(wP.targetDistance,
								diameter(wP.wheelRadius)),
						wP.encoderPulseCount);
 80015b2:	4b25      	ldr	r3, [pc, #148]	; (8001648 <main+0x478>)
 80015b4:	685b      	ldr	r3, [r3, #4]
				encoderTargetCount = targetPulseCount(
 80015b6:	4618      	mov	r0, r3
 80015b8:	eeb0 0a67 	vmov.f32	s0, s15
 80015bc:	f7ff fd3a 	bl	8001034 <targetPulseCount>
 80015c0:	4602      	mov	r2, r0
 80015c2:	4b22      	ldr	r3, [pc, #136]	; (800164c <main+0x47c>)
 80015c4:	601a      	str	r2, [r3, #0]
				break;
 80015c6:	e037      	b.n	8001638 <main+0x468>
			case 'f': // Data Save
			case 'F':
				printf("\r\nForwarding data\r\n");
 80015c8:	4821      	ldr	r0, [pc, #132]	; (8001650 <main+0x480>)
 80015ca:	f005 fd45 	bl	8007058 <puts>
				HAL_SPI_Transmit(&hspi1, (uint8_t*) &wP, sizeof(wP), -1);
 80015ce:	f04f 33ff 	mov.w	r3, #4294967295
 80015d2:	220c      	movs	r2, #12
 80015d4:	491c      	ldr	r1, [pc, #112]	; (8001648 <main+0x478>)
 80015d6:	481f      	ldr	r0, [pc, #124]	; (8001654 <main+0x484>)
 80015d8:	f003 f928 	bl	800482c <HAL_SPI_Transmit>
				printf("Activate Camera : s   Car Configuration : c\r\n\r\n");
 80015dc:	481e      	ldr	r0, [pc, #120]	; (8001658 <main+0x488>)
 80015de:	f005 fd3b 	bl	8007058 <puts>
				confflag = 0;
 80015e2:	4b1e      	ldr	r3, [pc, #120]	; (800165c <main+0x48c>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	701a      	strb	r2, [r3, #0]
				break;
 80015e8:	e026      	b.n	8001638 <main+0x468>
			case 'v': // Data View
			case 'V':
				printf(
 80015ea:	4b17      	ldr	r3, [pc, #92]	; (8001648 <main+0x478>)
 80015ec:	685d      	ldr	r5, [r3, #4]
						"\r\nEncoderPulseCnt = %lu\r\nWheel Radius = %0.5f\r\nTrigger Distance = %0.2f\r\nTarget pulse count = %d\r\n",
						wP.encoderPulseCount, wP.wheelRadius, wP.targetDistance,
 80015ee:	4b16      	ldr	r3, [pc, #88]	; (8001648 <main+0x478>)
 80015f0:	681b      	ldr	r3, [r3, #0]
				printf(
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7fe ffc8 	bl	8000588 <__aeabi_f2d>
 80015f8:	4680      	mov	r8, r0
 80015fa:	4689      	mov	r9, r1
						wP.encoderPulseCount, wP.wheelRadius, wP.targetDistance,
 80015fc:	4b12      	ldr	r3, [pc, #72]	; (8001648 <main+0x478>)
 80015fe:	689b      	ldr	r3, [r3, #8]
				printf(
 8001600:	4618      	mov	r0, r3
 8001602:	f7fe ffc1 	bl	8000588 <__aeabi_f2d>
 8001606:	4603      	mov	r3, r0
 8001608:	460c      	mov	r4, r1
 800160a:	4a10      	ldr	r2, [pc, #64]	; (800164c <main+0x47c>)
 800160c:	6812      	ldr	r2, [r2, #0]
 800160e:	9202      	str	r2, [sp, #8]
 8001610:	e9cd 3400 	strd	r3, r4, [sp]
 8001614:	4642      	mov	r2, r8
 8001616:	464b      	mov	r3, r9
 8001618:	4629      	mov	r1, r5
 800161a:	4811      	ldr	r0, [pc, #68]	; (8001660 <main+0x490>)
 800161c:	f005 fca8 	bl	8006f70 <iprintf>
						encoderTargetCount);
				break;
 8001620:	e00a      	b.n	8001638 <main+0x468>
			case 'x': // EXIT
			case 'X':
				printf("\r\nINPUT MODE CLOSE\r\n");
 8001622:	4810      	ldr	r0, [pc, #64]	; (8001664 <main+0x494>)
 8001624:	f005 fd18 	bl	8007058 <puts>
				printf("Activate Camera : s   Car Configuration : c\r\n\r\n");
 8001628:	480b      	ldr	r0, [pc, #44]	; (8001658 <main+0x488>)
 800162a:	f005 fd15 	bl	8007058 <puts>
				confflag = 0;
 800162e:	4b0b      	ldr	r3, [pc, #44]	; (800165c <main+0x48c>)
 8001630:	2200      	movs	r2, #0
 8001632:	701a      	strb	r2, [r3, #0]
				break;
 8001634:	e000      	b.n	8001638 <main+0x468>
					break;
 8001636:	bf00      	nop
		HAL_UART_Receive_IT(&huart2, &tmpbuf, 1);
 8001638:	e606      	b.n	8001248 <main+0x78>
 800163a:	bf00      	nop
 800163c:	0800ab74 	.word	0x0800ab74
 8001640:	20000204 	.word	0x20000204
 8001644:	0800ab30 	.word	0x0800ab30
 8001648:	20000274 	.word	0x20000274
 800164c:	20000000 	.word	0x20000000
 8001650:	0800ab90 	.word	0x0800ab90
 8001654:	20000724 	.word	0x20000724
 8001658:	0800aba4 	.word	0x0800aba4
 800165c:	2000021a 	.word	0x2000021a
 8001660:	0800abd4 	.word	0x0800abd4
 8001664:	0800ac38 	.word	0x0800ac38

08001668 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001668:	b580      	push	{r7, lr}
 800166a:	b094      	sub	sp, #80	; 0x50
 800166c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800166e:	f107 031c 	add.w	r3, r7, #28
 8001672:	2234      	movs	r2, #52	; 0x34
 8001674:	2100      	movs	r1, #0
 8001676:	4618      	mov	r0, r3
 8001678:	f004 fe34 	bl	80062e4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800167c:	f107 0308 	add.w	r3, r7, #8
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
 800168a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800168c:	2300      	movs	r3, #0
 800168e:	607b      	str	r3, [r7, #4]
 8001690:	4b2a      	ldr	r3, [pc, #168]	; (800173c <SystemClock_Config+0xd4>)
 8001692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001694:	4a29      	ldr	r2, [pc, #164]	; (800173c <SystemClock_Config+0xd4>)
 8001696:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800169a:	6413      	str	r3, [r2, #64]	; 0x40
 800169c:	4b27      	ldr	r3, [pc, #156]	; (800173c <SystemClock_Config+0xd4>)
 800169e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a4:	607b      	str	r3, [r7, #4]
 80016a6:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80016a8:	2300      	movs	r3, #0
 80016aa:	603b      	str	r3, [r7, #0]
 80016ac:	4b24      	ldr	r3, [pc, #144]	; (8001740 <SystemClock_Config+0xd8>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80016b4:	4a22      	ldr	r2, [pc, #136]	; (8001740 <SystemClock_Config+0xd8>)
 80016b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016ba:	6013      	str	r3, [r2, #0]
 80016bc:	4b20      	ldr	r3, [pc, #128]	; (8001740 <SystemClock_Config+0xd8>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016c4:	603b      	str	r3, [r7, #0]
 80016c6:	683b      	ldr	r3, [r7, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016c8:	2302      	movs	r3, #2
 80016ca:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016cc:	2301      	movs	r3, #1
 80016ce:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016d0:	2310      	movs	r3, #16
 80016d2:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016d4:	2302      	movs	r3, #2
 80016d6:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016d8:	2300      	movs	r3, #0
 80016da:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 16;
 80016dc:	2310      	movs	r3, #16
 80016de:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 336;
 80016e0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80016e4:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80016e6:	2304      	movs	r3, #4
 80016e8:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 80016ea:	2302      	movs	r3, #2
 80016ec:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 80016ee:	2302      	movs	r3, #2
 80016f0:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80016f2:	f107 031c 	add.w	r3, r7, #28
 80016f6:	4618      	mov	r0, r3
 80016f8:	f002 fdda 	bl	80042b0 <HAL_RCC_OscConfig>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <SystemClock_Config+0x9e>
		Error_Handler();
 8001702:	f000 fa25 	bl	8001b50 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001706:	230f      	movs	r3, #15
 8001708:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800170a:	2302      	movs	r3, #2
 800170c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800170e:	2300      	movs	r3, #0
 8001710:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001712:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001716:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001718:	2300      	movs	r3, #0
 800171a:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800171c:	f107 0308 	add.w	r3, r7, #8
 8001720:	2102      	movs	r1, #2
 8001722:	4618      	mov	r0, r3
 8001724:	f002 fb0a 	bl	8003d3c <HAL_RCC_ClockConfig>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <SystemClock_Config+0xca>
		Error_Handler();
 800172e:	f000 fa0f 	bl	8001b50 <Error_Handler>
	}
}
 8001732:	bf00      	nop
 8001734:	3750      	adds	r7, #80	; 0x50
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	40023800 	.word	0x40023800
 8001740:	40007000 	.word	0x40007000

08001744 <MX_NVIC_Init>:

/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void) {
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
	/* USART2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001748:	2200      	movs	r2, #0
 800174a:	2100      	movs	r1, #0
 800174c:	2026      	movs	r0, #38	; 0x26
 800174e:	f001 fc1a 	bl	8002f86 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001752:	2026      	movs	r0, #38	; 0x26
 8001754:	f001 fc33 	bl	8002fbe <HAL_NVIC_EnableIRQ>
	/* EXTI15_10_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001758:	2200      	movs	r2, #0
 800175a:	2100      	movs	r1, #0
 800175c:	2028      	movs	r0, #40	; 0x28
 800175e:	f001 fc12 	bl	8002f86 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001762:	2028      	movs	r0, #40	; 0x28
 8001764:	f001 fc2b 	bl	8002fbe <HAL_NVIC_EnableIRQ>
}
 8001768:	bf00      	nop
 800176a:	bd80      	pop	{r7, pc}

0800176c <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001772:	463b      	mov	r3, r7
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 800177e:	4b30      	ldr	r3, [pc, #192]	; (8001840 <MX_ADC1_Init+0xd4>)
 8001780:	4a30      	ldr	r2, [pc, #192]	; (8001844 <MX_ADC1_Init+0xd8>)
 8001782:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001784:	4b2e      	ldr	r3, [pc, #184]	; (8001840 <MX_ADC1_Init+0xd4>)
 8001786:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800178a:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 800178c:	4b2c      	ldr	r3, [pc, #176]	; (8001840 <MX_ADC1_Init+0xd4>)
 800178e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001792:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 8001794:	4b2a      	ldr	r3, [pc, #168]	; (8001840 <MX_ADC1_Init+0xd4>)
 8001796:	2201      	movs	r2, #1
 8001798:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 800179a:	4b29      	ldr	r3, [pc, #164]	; (8001840 <MX_ADC1_Init+0xd4>)
 800179c:	2200      	movs	r2, #0
 800179e:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017a0:	4b27      	ldr	r3, [pc, #156]	; (8001840 <MX_ADC1_Init+0xd4>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017a8:	4b25      	ldr	r3, [pc, #148]	; (8001840 <MX_ADC1_Init+0xd4>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017ae:	4b24      	ldr	r3, [pc, #144]	; (8001840 <MX_ADC1_Init+0xd4>)
 80017b0:	4a25      	ldr	r2, [pc, #148]	; (8001848 <MX_ADC1_Init+0xdc>)
 80017b2:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017b4:	4b22      	ldr	r3, [pc, #136]	; (8001840 <MX_ADC1_Init+0xd4>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 3;
 80017ba:	4b21      	ldr	r3, [pc, #132]	; (8001840 <MX_ADC1_Init+0xd4>)
 80017bc:	2203      	movs	r2, #3
 80017be:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80017c0:	4b1f      	ldr	r3, [pc, #124]	; (8001840 <MX_ADC1_Init+0xd4>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017c8:	4b1d      	ldr	r3, [pc, #116]	; (8001840 <MX_ADC1_Init+0xd4>)
 80017ca:	2201      	movs	r2, #1
 80017cc:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80017ce:	481c      	ldr	r0, [pc, #112]	; (8001840 <MX_ADC1_Init+0xd4>)
 80017d0:	f000 fd5c 	bl	800228c <HAL_ADC_Init>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <MX_ADC1_Init+0x72>
		Error_Handler();
 80017da:	f000 f9b9 	bl	8001b50 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_10;
 80017de:	230a      	movs	r3, #10
 80017e0:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80017e2:	2301      	movs	r3, #1
 80017e4:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80017e6:	2300      	movs	r3, #0
 80017e8:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80017ea:	463b      	mov	r3, r7
 80017ec:	4619      	mov	r1, r3
 80017ee:	4814      	ldr	r0, [pc, #80]	; (8001840 <MX_ADC1_Init+0xd4>)
 80017f0:	f001 f834 	bl	800285c <HAL_ADC_ConfigChannel>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_ADC1_Init+0x92>
		Error_Handler();
 80017fa:	f000 f9a9 	bl	8001b50 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_11;
 80017fe:	230b      	movs	r3, #11
 8001800:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 8001802:	2302      	movs	r3, #2
 8001804:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001806:	463b      	mov	r3, r7
 8001808:	4619      	mov	r1, r3
 800180a:	480d      	ldr	r0, [pc, #52]	; (8001840 <MX_ADC1_Init+0xd4>)
 800180c:	f001 f826 	bl	800285c <HAL_ADC_ConfigChannel>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_ADC1_Init+0xae>
		Error_Handler();
 8001816:	f000 f99b 	bl	8001b50 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_12;
 800181a:	230c      	movs	r3, #12
 800181c:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 800181e:	2303      	movs	r3, #3
 8001820:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001822:	463b      	mov	r3, r7
 8001824:	4619      	mov	r1, r3
 8001826:	4806      	ldr	r0, [pc, #24]	; (8001840 <MX_ADC1_Init+0xd4>)
 8001828:	f001 f818 	bl	800285c <HAL_ADC_ConfigChannel>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_ADC1_Init+0xca>
		Error_Handler();
 8001832:	f000 f98d 	bl	8001b50 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001836:	bf00      	nop
 8001838:	3710      	adds	r7, #16
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	2000022c 	.word	0x2000022c
 8001844:	40012000 	.word	0x40012000
 8001848:	0f000001 	.word	0x0f000001

0800184c <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001850:	4b17      	ldr	r3, [pc, #92]	; (80018b0 <MX_SPI1_Init+0x64>)
 8001852:	4a18      	ldr	r2, [pc, #96]	; (80018b4 <MX_SPI1_Init+0x68>)
 8001854:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001856:	4b16      	ldr	r3, [pc, #88]	; (80018b0 <MX_SPI1_Init+0x64>)
 8001858:	f44f 7282 	mov.w	r2, #260	; 0x104
 800185c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800185e:	4b14      	ldr	r3, [pc, #80]	; (80018b0 <MX_SPI1_Init+0x64>)
 8001860:	2200      	movs	r2, #0
 8001862:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001864:	4b12      	ldr	r3, [pc, #72]	; (80018b0 <MX_SPI1_Init+0x64>)
 8001866:	2200      	movs	r2, #0
 8001868:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800186a:	4b11      	ldr	r3, [pc, #68]	; (80018b0 <MX_SPI1_Init+0x64>)
 800186c:	2200      	movs	r2, #0
 800186e:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001870:	4b0f      	ldr	r3, [pc, #60]	; (80018b0 <MX_SPI1_Init+0x64>)
 8001872:	2200      	movs	r2, #0
 8001874:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001876:	4b0e      	ldr	r3, [pc, #56]	; (80018b0 <MX_SPI1_Init+0x64>)
 8001878:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800187c:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800187e:	4b0c      	ldr	r3, [pc, #48]	; (80018b0 <MX_SPI1_Init+0x64>)
 8001880:	2228      	movs	r2, #40	; 0x28
 8001882:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001884:	4b0a      	ldr	r3, [pc, #40]	; (80018b0 <MX_SPI1_Init+0x64>)
 8001886:	2200      	movs	r2, #0
 8001888:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800188a:	4b09      	ldr	r3, [pc, #36]	; (80018b0 <MX_SPI1_Init+0x64>)
 800188c:	2200      	movs	r2, #0
 800188e:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001890:	4b07      	ldr	r3, [pc, #28]	; (80018b0 <MX_SPI1_Init+0x64>)
 8001892:	2200      	movs	r2, #0
 8001894:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8001896:	4b06      	ldr	r3, [pc, #24]	; (80018b0 <MX_SPI1_Init+0x64>)
 8001898:	220a      	movs	r2, #10
 800189a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 800189c:	4804      	ldr	r0, [pc, #16]	; (80018b0 <MX_SPI1_Init+0x64>)
 800189e:	f002 ff61 	bl	8004764 <HAL_SPI_Init>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_SPI1_Init+0x60>
		Error_Handler();
 80018a8:	f000 f952 	bl	8001b50 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80018ac:	bf00      	nop
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	20000724 	.word	0x20000724
 80018b4:	40013000 	.word	0x40013000

080018b8 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b086      	sub	sp, #24
 80018bc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80018be:	f107 0308 	add.w	r3, r7, #8
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	605a      	str	r2, [r3, #4]
 80018c8:	609a      	str	r2, [r3, #8]
 80018ca:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80018cc:	463b      	mov	r3, r7
 80018ce:	2200      	movs	r2, #0
 80018d0:	601a      	str	r2, [r3, #0]
 80018d2:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 80018d4:	4b1e      	ldr	r3, [pc, #120]	; (8001950 <MX_TIM1_Init+0x98>)
 80018d6:	4a1f      	ldr	r2, [pc, #124]	; (8001954 <MX_TIM1_Init+0x9c>)
 80018d8:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 80018da:	4b1d      	ldr	r3, [pc, #116]	; (8001950 <MX_TIM1_Init+0x98>)
 80018dc:	2200      	movs	r2, #0
 80018de:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018e0:	4b1b      	ldr	r3, [pc, #108]	; (8001950 <MX_TIM1_Init+0x98>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 80018e6:	4b1a      	ldr	r3, [pc, #104]	; (8001950 <MX_TIM1_Init+0x98>)
 80018e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018ec:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ee:	4b18      	ldr	r3, [pc, #96]	; (8001950 <MX_TIM1_Init+0x98>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 80018f4:	4b16      	ldr	r3, [pc, #88]	; (8001950 <MX_TIM1_Init+0x98>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018fa:	4b15      	ldr	r3, [pc, #84]	; (8001950 <MX_TIM1_Init+0x98>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8001900:	4813      	ldr	r0, [pc, #76]	; (8001950 <MX_TIM1_Init+0x98>)
 8001902:	f003 fa91 	bl	8004e28 <HAL_TIM_Base_Init>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <MX_TIM1_Init+0x58>
		Error_Handler();
 800190c:	f000 f920 	bl	8001b50 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001910:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001914:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8001916:	f107 0308 	add.w	r3, r7, #8
 800191a:	4619      	mov	r1, r3
 800191c:	480c      	ldr	r0, [pc, #48]	; (8001950 <MX_TIM1_Init+0x98>)
 800191e:	f003 faae 	bl	8004e7e <HAL_TIM_ConfigClockSource>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_TIM1_Init+0x74>
		Error_Handler();
 8001928:	f000 f912 	bl	8001b50 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800192c:	2300      	movs	r3, #0
 800192e:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001930:	2300      	movs	r3, #0
 8001932:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001934:	463b      	mov	r3, r7
 8001936:	4619      	mov	r1, r3
 8001938:	4805      	ldr	r0, [pc, #20]	; (8001950 <MX_TIM1_Init+0x98>)
 800193a:	f003 fc91 	bl	8005260 <HAL_TIMEx_MasterConfigSynchronization>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_TIM1_Init+0x90>
			!= HAL_OK) {
		Error_Handler();
 8001944:	f000 f904 	bl	8001b50 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8001948:	bf00      	nop
 800194a:	3718      	adds	r7, #24
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	200002e0 	.word	0x200002e0
 8001954:	40010000 	.word	0x40010000

08001958 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 800195c:	4b11      	ldr	r3, [pc, #68]	; (80019a4 <MX_USART2_UART_Init+0x4c>)
 800195e:	4a12      	ldr	r2, [pc, #72]	; (80019a8 <MX_USART2_UART_Init+0x50>)
 8001960:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001962:	4b10      	ldr	r3, [pc, #64]	; (80019a4 <MX_USART2_UART_Init+0x4c>)
 8001964:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001968:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800196a:	4b0e      	ldr	r3, [pc, #56]	; (80019a4 <MX_USART2_UART_Init+0x4c>)
 800196c:	2200      	movs	r2, #0
 800196e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001970:	4b0c      	ldr	r3, [pc, #48]	; (80019a4 <MX_USART2_UART_Init+0x4c>)
 8001972:	2200      	movs	r2, #0
 8001974:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001976:	4b0b      	ldr	r3, [pc, #44]	; (80019a4 <MX_USART2_UART_Init+0x4c>)
 8001978:	2200      	movs	r2, #0
 800197a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800197c:	4b09      	ldr	r3, [pc, #36]	; (80019a4 <MX_USART2_UART_Init+0x4c>)
 800197e:	220c      	movs	r2, #12
 8001980:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001982:	4b08      	ldr	r3, [pc, #32]	; (80019a4 <MX_USART2_UART_Init+0x4c>)
 8001984:	2200      	movs	r2, #0
 8001986:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001988:	4b06      	ldr	r3, [pc, #24]	; (80019a4 <MX_USART2_UART_Init+0x4c>)
 800198a:	2200      	movs	r2, #0
 800198c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 800198e:	4805      	ldr	r0, [pc, #20]	; (80019a4 <MX_USART2_UART_Init+0x4c>)
 8001990:	f003 fce2 	bl	8005358 <HAL_UART_Init>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <MX_USART2_UART_Init+0x46>
		Error_Handler();
 800199a:	f000 f8d9 	bl	8001b50 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	2000077c 	.word	0x2000077c
 80019a8:	40004400 	.word	0x40004400

080019ac <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	607b      	str	r3, [r7, #4]
 80019b6:	4b14      	ldr	r3, [pc, #80]	; (8001a08 <MX_DMA_Init+0x5c>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	4a13      	ldr	r2, [pc, #76]	; (8001a08 <MX_DMA_Init+0x5c>)
 80019bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80019c0:	6313      	str	r3, [r2, #48]	; 0x30
 80019c2:	4b11      	ldr	r3, [pc, #68]	; (8001a08 <MX_DMA_Init+0x5c>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80019ce:	2200      	movs	r2, #0
 80019d0:	2100      	movs	r1, #0
 80019d2:	2038      	movs	r0, #56	; 0x38
 80019d4:	f001 fad7 	bl	8002f86 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80019d8:	2038      	movs	r0, #56	; 0x38
 80019da:	f001 faf0 	bl	8002fbe <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80019de:	2200      	movs	r2, #0
 80019e0:	2100      	movs	r1, #0
 80019e2:	203a      	movs	r0, #58	; 0x3a
 80019e4:	f001 facf 	bl	8002f86 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80019e8:	203a      	movs	r0, #58	; 0x3a
 80019ea:	f001 fae8 	bl	8002fbe <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80019ee:	2200      	movs	r2, #0
 80019f0:	2100      	movs	r1, #0
 80019f2:	203b      	movs	r0, #59	; 0x3b
 80019f4:	f001 fac7 	bl	8002f86 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80019f8:	203b      	movs	r0, #59	; 0x3b
 80019fa:	f001 fae0 	bl	8002fbe <HAL_NVIC_EnableIRQ>

}
 80019fe:	bf00      	nop
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40023800 	.word	0x40023800

08001a0c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b08a      	sub	sp, #40	; 0x28
 8001a10:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001a12:	f107 0314 	add.w	r3, r7, #20
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]
 8001a1a:	605a      	str	r2, [r3, #4]
 8001a1c:	609a      	str	r2, [r3, #8]
 8001a1e:	60da      	str	r2, [r3, #12]
 8001a20:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	613b      	str	r3, [r7, #16]
 8001a26:	4b44      	ldr	r3, [pc, #272]	; (8001b38 <MX_GPIO_Init+0x12c>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	4a43      	ldr	r2, [pc, #268]	; (8001b38 <MX_GPIO_Init+0x12c>)
 8001a2c:	f043 0304 	orr.w	r3, r3, #4
 8001a30:	6313      	str	r3, [r2, #48]	; 0x30
 8001a32:	4b41      	ldr	r3, [pc, #260]	; (8001b38 <MX_GPIO_Init+0x12c>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	f003 0304 	and.w	r3, r3, #4
 8001a3a:	613b      	str	r3, [r7, #16]
 8001a3c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60fb      	str	r3, [r7, #12]
 8001a42:	4b3d      	ldr	r3, [pc, #244]	; (8001b38 <MX_GPIO_Init+0x12c>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	4a3c      	ldr	r2, [pc, #240]	; (8001b38 <MX_GPIO_Init+0x12c>)
 8001a48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4e:	4b3a      	ldr	r3, [pc, #232]	; (8001b38 <MX_GPIO_Init+0x12c>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	4b36      	ldr	r3, [pc, #216]	; (8001b38 <MX_GPIO_Init+0x12c>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	4a35      	ldr	r2, [pc, #212]	; (8001b38 <MX_GPIO_Init+0x12c>)
 8001a64:	f043 0301 	orr.w	r3, r3, #1
 8001a68:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6a:	4b33      	ldr	r3, [pc, #204]	; (8001b38 <MX_GPIO_Init+0x12c>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6e:	f003 0301 	and.w	r3, r3, #1
 8001a72:	60bb      	str	r3, [r7, #8]
 8001a74:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	607b      	str	r3, [r7, #4]
 8001a7a:	4b2f      	ldr	r3, [pc, #188]	; (8001b38 <MX_GPIO_Init+0x12c>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	4a2e      	ldr	r2, [pc, #184]	; (8001b38 <MX_GPIO_Init+0x12c>)
 8001a80:	f043 0302 	orr.w	r3, r3, #2
 8001a84:	6313      	str	r3, [r2, #48]	; 0x30
 8001a86:	4b2c      	ldr	r3, [pc, #176]	; (8001b38 <MX_GPIO_Init+0x12c>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8a:	f003 0302 	and.w	r3, r3, #2
 8001a8e:	607b      	str	r3, [r7, #4]
 8001a90:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8001a92:	2200      	movs	r2, #0
 8001a94:	2136      	movs	r1, #54	; 0x36
 8001a96:	4829      	ldr	r0, [pc, #164]	; (8001b3c <MX_GPIO_Init+0x130>)
 8001a98:	f002 f91e 	bl	8003cd8 <HAL_GPIO_WritePin>
			MARK2_Pin | MARK3_Pin | AUTOFOCUS_Pin | SHUTTER_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8001a9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001aa0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001aa2:	4b27      	ldr	r3, [pc, #156]	; (8001b40 <MX_GPIO_Init+0x134>)
 8001aa4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001aaa:	f107 0314 	add.w	r3, r7, #20
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4824      	ldr	r0, [pc, #144]	; (8001b44 <MX_GPIO_Init+0x138>)
 8001ab2:	f001 ff7f 	bl	80039b4 <HAL_GPIO_Init>

	/*Configure GPIO pins : MARK2_Pin MARK3_Pin */
	GPIO_InitStruct.Pin = MARK2_Pin | MARK3_Pin;
 8001ab6:	2306      	movs	r3, #6
 8001ab8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aba:	2301      	movs	r3, #1
 8001abc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac6:	f107 0314 	add.w	r3, r7, #20
 8001aca:	4619      	mov	r1, r3
 8001acc:	481b      	ldr	r0, [pc, #108]	; (8001b3c <MX_GPIO_Init+0x130>)
 8001ace:	f001 ff71 	bl	80039b4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC6 */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ad2:	2340      	movs	r3, #64	; 0x40
 8001ad4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ad6:	4b1a      	ldr	r3, [pc, #104]	; (8001b40 <MX_GPIO_Init+0x134>)
 8001ad8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ada:	2301      	movs	r3, #1
 8001adc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ade:	f107 0314 	add.w	r3, r7, #20
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4817      	ldr	r0, [pc, #92]	; (8001b44 <MX_GPIO_Init+0x138>)
 8001ae6:	f001 ff65 	bl	80039b4 <HAL_GPIO_Init>

	/*Configure GPIO pin : ENCODER_INT_Pin */
	GPIO_InitStruct.Pin = ENCODER_INT_Pin;
 8001aea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001aee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001af0:	4b15      	ldr	r3, [pc, #84]	; (8001b48 <MX_GPIO_Init+0x13c>)
 8001af2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	2300      	movs	r3, #0
 8001af6:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(ENCODER_INT_GPIO_Port, &GPIO_InitStruct);
 8001af8:	f107 0314 	add.w	r3, r7, #20
 8001afc:	4619      	mov	r1, r3
 8001afe:	4813      	ldr	r0, [pc, #76]	; (8001b4c <MX_GPIO_Init+0x140>)
 8001b00:	f001 ff58 	bl	80039b4 <HAL_GPIO_Init>

	/*Configure GPIO pins : AUTOFOCUS_Pin SHUTTER_Pin */
	GPIO_InitStruct.Pin = AUTOFOCUS_Pin | SHUTTER_Pin;
 8001b04:	2330      	movs	r3, #48	; 0x30
 8001b06:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b10:	2300      	movs	r3, #0
 8001b12:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4808      	ldr	r0, [pc, #32]	; (8001b3c <MX_GPIO_Init+0x130>)
 8001b1c:	f001 ff4a 	bl	80039b4 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001b20:	2200      	movs	r2, #0
 8001b22:	2100      	movs	r1, #0
 8001b24:	2017      	movs	r0, #23
 8001b26:	f001 fa2e 	bl	8002f86 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001b2a:	2017      	movs	r0, #23
 8001b2c:	f001 fa47 	bl	8002fbe <HAL_NVIC_EnableIRQ>

}
 8001b30:	bf00      	nop
 8001b32:	3728      	adds	r7, #40	; 0x28
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40023800 	.word	0x40023800
 8001b3c:	40020400 	.word	0x40020400
 8001b40:	10210000 	.word	0x10210000
 8001b44:	40020800 	.word	0x40020800
 8001b48:	10110000 	.word	0x10110000
 8001b4c:	40020000 	.word	0x40020000

08001b50 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001b54:	bf00      	nop
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
	...

08001b60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b66:	2300      	movs	r3, #0
 8001b68:	607b      	str	r3, [r7, #4]
 8001b6a:	4b10      	ldr	r3, [pc, #64]	; (8001bac <HAL_MspInit+0x4c>)
 8001b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6e:	4a0f      	ldr	r2, [pc, #60]	; (8001bac <HAL_MspInit+0x4c>)
 8001b70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b74:	6453      	str	r3, [r2, #68]	; 0x44
 8001b76:	4b0d      	ldr	r3, [pc, #52]	; (8001bac <HAL_MspInit+0x4c>)
 8001b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b7e:	607b      	str	r3, [r7, #4]
 8001b80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b82:	2300      	movs	r3, #0
 8001b84:	603b      	str	r3, [r7, #0]
 8001b86:	4b09      	ldr	r3, [pc, #36]	; (8001bac <HAL_MspInit+0x4c>)
 8001b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8a:	4a08      	ldr	r2, [pc, #32]	; (8001bac <HAL_MspInit+0x4c>)
 8001b8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b90:	6413      	str	r3, [r2, #64]	; 0x40
 8001b92:	4b06      	ldr	r3, [pc, #24]	; (8001bac <HAL_MspInit+0x4c>)
 8001b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b9a:	603b      	str	r3, [r7, #0]
 8001b9c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b9e:	2007      	movs	r0, #7
 8001ba0:	f001 f9e6 	bl	8002f70 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ba4:	bf00      	nop
 8001ba6:	3708      	adds	r7, #8
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40023800 	.word	0x40023800

08001bb0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b08a      	sub	sp, #40	; 0x28
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb8:	f107 0314 	add.w	r3, r7, #20
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	605a      	str	r2, [r3, #4]
 8001bc2:	609a      	str	r2, [r3, #8]
 8001bc4:	60da      	str	r2, [r3, #12]
 8001bc6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a33      	ldr	r2, [pc, #204]	; (8001c9c <HAL_ADC_MspInit+0xec>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d15f      	bne.n	8001c92 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	613b      	str	r3, [r7, #16]
 8001bd6:	4b32      	ldr	r3, [pc, #200]	; (8001ca0 <HAL_ADC_MspInit+0xf0>)
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bda:	4a31      	ldr	r2, [pc, #196]	; (8001ca0 <HAL_ADC_MspInit+0xf0>)
 8001bdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001be0:	6453      	str	r3, [r2, #68]	; 0x44
 8001be2:	4b2f      	ldr	r3, [pc, #188]	; (8001ca0 <HAL_ADC_MspInit+0xf0>)
 8001be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bea:	613b      	str	r3, [r7, #16]
 8001bec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60fb      	str	r3, [r7, #12]
 8001bf2:	4b2b      	ldr	r3, [pc, #172]	; (8001ca0 <HAL_ADC_MspInit+0xf0>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf6:	4a2a      	ldr	r2, [pc, #168]	; (8001ca0 <HAL_ADC_MspInit+0xf0>)
 8001bf8:	f043 0304 	orr.w	r3, r3, #4
 8001bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bfe:	4b28      	ldr	r3, [pc, #160]	; (8001ca0 <HAL_ADC_MspInit+0xf0>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c02:	f003 0304 	and.w	r3, r3, #4
 8001c06:	60fb      	str	r3, [r7, #12]
 8001c08:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin;
 8001c0a:	2307      	movs	r3, #7
 8001c0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c12:	2300      	movs	r3, #0
 8001c14:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c16:	f107 0314 	add.w	r3, r7, #20
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4821      	ldr	r0, [pc, #132]	; (8001ca4 <HAL_ADC_MspInit+0xf4>)
 8001c1e:	f001 fec9 	bl	80039b4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001c22:	4b21      	ldr	r3, [pc, #132]	; (8001ca8 <HAL_ADC_MspInit+0xf8>)
 8001c24:	4a21      	ldr	r2, [pc, #132]	; (8001cac <HAL_ADC_MspInit+0xfc>)
 8001c26:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001c28:	4b1f      	ldr	r3, [pc, #124]	; (8001ca8 <HAL_ADC_MspInit+0xf8>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c2e:	4b1e      	ldr	r3, [pc, #120]	; (8001ca8 <HAL_ADC_MspInit+0xf8>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c34:	4b1c      	ldr	r3, [pc, #112]	; (8001ca8 <HAL_ADC_MspInit+0xf8>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c3a:	4b1b      	ldr	r3, [pc, #108]	; (8001ca8 <HAL_ADC_MspInit+0xf8>)
 8001c3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c40:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c42:	4b19      	ldr	r3, [pc, #100]	; (8001ca8 <HAL_ADC_MspInit+0xf8>)
 8001c44:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c48:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c4a:	4b17      	ldr	r3, [pc, #92]	; (8001ca8 <HAL_ADC_MspInit+0xf8>)
 8001c4c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c50:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c52:	4b15      	ldr	r3, [pc, #84]	; (8001ca8 <HAL_ADC_MspInit+0xf8>)
 8001c54:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c58:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001c5a:	4b13      	ldr	r3, [pc, #76]	; (8001ca8 <HAL_ADC_MspInit+0xf8>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c60:	4b11      	ldr	r3, [pc, #68]	; (8001ca8 <HAL_ADC_MspInit+0xf8>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001c66:	4810      	ldr	r0, [pc, #64]	; (8001ca8 <HAL_ADC_MspInit+0xf8>)
 8001c68:	f001 f9c4 	bl	8002ff4 <HAL_DMA_Init>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001c72:	f7ff ff6d 	bl	8001b50 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a0b      	ldr	r2, [pc, #44]	; (8001ca8 <HAL_ADC_MspInit+0xf8>)
 8001c7a:	639a      	str	r2, [r3, #56]	; 0x38
 8001c7c:	4a0a      	ldr	r2, [pc, #40]	; (8001ca8 <HAL_ADC_MspInit+0xf8>)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001c82:	2200      	movs	r2, #0
 8001c84:	2100      	movs	r1, #0
 8001c86:	2012      	movs	r0, #18
 8001c88:	f001 f97d 	bl	8002f86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001c8c:	2012      	movs	r0, #18
 8001c8e:	f001 f996 	bl	8002fbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c92:	bf00      	nop
 8001c94:	3728      	adds	r7, #40	; 0x28
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40012000 	.word	0x40012000
 8001ca0:	40023800 	.word	0x40023800
 8001ca4:	40020800 	.word	0x40020800
 8001ca8:	20000280 	.word	0x20000280
 8001cac:	40026410 	.word	0x40026410

08001cb0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b08a      	sub	sp, #40	; 0x28
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb8:	f107 0314 	add.w	r3, r7, #20
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
 8001cc0:	605a      	str	r2, [r3, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
 8001cc4:	60da      	str	r2, [r3, #12]
 8001cc6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a4b      	ldr	r2, [pc, #300]	; (8001dfc <HAL_SPI_MspInit+0x14c>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	f040 8090 	bne.w	8001df4 <HAL_SPI_MspInit+0x144>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	613b      	str	r3, [r7, #16]
 8001cd8:	4b49      	ldr	r3, [pc, #292]	; (8001e00 <HAL_SPI_MspInit+0x150>)
 8001cda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cdc:	4a48      	ldr	r2, [pc, #288]	; (8001e00 <HAL_SPI_MspInit+0x150>)
 8001cde:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ce2:	6453      	str	r3, [r2, #68]	; 0x44
 8001ce4:	4b46      	ldr	r3, [pc, #280]	; (8001e00 <HAL_SPI_MspInit+0x150>)
 8001ce6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ce8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cec:	613b      	str	r3, [r7, #16]
 8001cee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	60fb      	str	r3, [r7, #12]
 8001cf4:	4b42      	ldr	r3, [pc, #264]	; (8001e00 <HAL_SPI_MspInit+0x150>)
 8001cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf8:	4a41      	ldr	r2, [pc, #260]	; (8001e00 <HAL_SPI_MspInit+0x150>)
 8001cfa:	f043 0301 	orr.w	r3, r3, #1
 8001cfe:	6313      	str	r3, [r2, #48]	; 0x30
 8001d00:	4b3f      	ldr	r3, [pc, #252]	; (8001e00 <HAL_SPI_MspInit+0x150>)
 8001d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d04:	f003 0301 	and.w	r3, r3, #1
 8001d08:	60fb      	str	r3, [r7, #12]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001d0c:	23f0      	movs	r3, #240	; 0xf0
 8001d0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d10:	2302      	movs	r3, #2
 8001d12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d14:	2300      	movs	r3, #0
 8001d16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d1c:	2305      	movs	r3, #5
 8001d1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d20:	f107 0314 	add.w	r3, r7, #20
 8001d24:	4619      	mov	r1, r3
 8001d26:	4837      	ldr	r0, [pc, #220]	; (8001e04 <HAL_SPI_MspInit+0x154>)
 8001d28:	f001 fe44 	bl	80039b4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
 8001d2c:	4b36      	ldr	r3, [pc, #216]	; (8001e08 <HAL_SPI_MspInit+0x158>)
 8001d2e:	4a37      	ldr	r2, [pc, #220]	; (8001e0c <HAL_SPI_MspInit+0x15c>)
 8001d30:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001d32:	4b35      	ldr	r3, [pc, #212]	; (8001e08 <HAL_SPI_MspInit+0x158>)
 8001d34:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001d38:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d3a:	4b33      	ldr	r3, [pc, #204]	; (8001e08 <HAL_SPI_MspInit+0x158>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d40:	4b31      	ldr	r3, [pc, #196]	; (8001e08 <HAL_SPI_MspInit+0x158>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d46:	4b30      	ldr	r3, [pc, #192]	; (8001e08 <HAL_SPI_MspInit+0x158>)
 8001d48:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d4c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d4e:	4b2e      	ldr	r3, [pc, #184]	; (8001e08 <HAL_SPI_MspInit+0x158>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d54:	4b2c      	ldr	r3, [pc, #176]	; (8001e08 <HAL_SPI_MspInit+0x158>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001d5a:	4b2b      	ldr	r3, [pc, #172]	; (8001e08 <HAL_SPI_MspInit+0x158>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d60:	4b29      	ldr	r3, [pc, #164]	; (8001e08 <HAL_SPI_MspInit+0x158>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d66:	4b28      	ldr	r3, [pc, #160]	; (8001e08 <HAL_SPI_MspInit+0x158>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001d6c:	4826      	ldr	r0, [pc, #152]	; (8001e08 <HAL_SPI_MspInit+0x158>)
 8001d6e:	f001 f941 	bl	8002ff4 <HAL_DMA_Init>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8001d78:	f7ff feea 	bl	8001b50 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	4a22      	ldr	r2, [pc, #136]	; (8001e08 <HAL_SPI_MspInit+0x158>)
 8001d80:	64da      	str	r2, [r3, #76]	; 0x4c
 8001d82:	4a21      	ldr	r2, [pc, #132]	; (8001e08 <HAL_SPI_MspInit+0x158>)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001d88:	4b21      	ldr	r3, [pc, #132]	; (8001e10 <HAL_SPI_MspInit+0x160>)
 8001d8a:	4a22      	ldr	r2, [pc, #136]	; (8001e14 <HAL_SPI_MspInit+0x164>)
 8001d8c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001d8e:	4b20      	ldr	r3, [pc, #128]	; (8001e10 <HAL_SPI_MspInit+0x160>)
 8001d90:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001d94:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d96:	4b1e      	ldr	r3, [pc, #120]	; (8001e10 <HAL_SPI_MspInit+0x160>)
 8001d98:	2240      	movs	r2, #64	; 0x40
 8001d9a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d9c:	4b1c      	ldr	r3, [pc, #112]	; (8001e10 <HAL_SPI_MspInit+0x160>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001da2:	4b1b      	ldr	r3, [pc, #108]	; (8001e10 <HAL_SPI_MspInit+0x160>)
 8001da4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001da8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001daa:	4b19      	ldr	r3, [pc, #100]	; (8001e10 <HAL_SPI_MspInit+0x160>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001db0:	4b17      	ldr	r3, [pc, #92]	; (8001e10 <HAL_SPI_MspInit+0x160>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001db6:	4b16      	ldr	r3, [pc, #88]	; (8001e10 <HAL_SPI_MspInit+0x160>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001dbc:	4b14      	ldr	r3, [pc, #80]	; (8001e10 <HAL_SPI_MspInit+0x160>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001dc2:	4b13      	ldr	r3, [pc, #76]	; (8001e10 <HAL_SPI_MspInit+0x160>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001dc8:	4811      	ldr	r0, [pc, #68]	; (8001e10 <HAL_SPI_MspInit+0x160>)
 8001dca:	f001 f913 	bl	8002ff4 <HAL_DMA_Init>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8001dd4:	f7ff febc 	bl	8001b50 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	4a0d      	ldr	r2, [pc, #52]	; (8001e10 <HAL_SPI_MspInit+0x160>)
 8001ddc:	649a      	str	r2, [r3, #72]	; 0x48
 8001dde:	4a0c      	ldr	r2, [pc, #48]	; (8001e10 <HAL_SPI_MspInit+0x160>)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001de4:	2200      	movs	r2, #0
 8001de6:	2100      	movs	r1, #0
 8001de8:	2023      	movs	r0, #35	; 0x23
 8001dea:	f001 f8cc 	bl	8002f86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001dee:	2023      	movs	r0, #35	; 0x23
 8001df0:	f001 f8e5 	bl	8002fbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001df4:	bf00      	nop
 8001df6:	3728      	adds	r7, #40	; 0x28
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40013000 	.word	0x40013000
 8001e00:	40023800 	.word	0x40023800
 8001e04:	40020000 	.word	0x40020000
 8001e08:	200007bc 	.word	0x200007bc
 8001e0c:	40026440 	.word	0x40026440
 8001e10:	20000828 	.word	0x20000828
 8001e14:	40026458 	.word	0x40026458

08001e18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b085      	sub	sp, #20
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a0b      	ldr	r2, [pc, #44]	; (8001e54 <HAL_TIM_Base_MspInit+0x3c>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d10d      	bne.n	8001e46 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60fb      	str	r3, [r7, #12]
 8001e2e:	4b0a      	ldr	r3, [pc, #40]	; (8001e58 <HAL_TIM_Base_MspInit+0x40>)
 8001e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e32:	4a09      	ldr	r2, [pc, #36]	; (8001e58 <HAL_TIM_Base_MspInit+0x40>)
 8001e34:	f043 0301 	orr.w	r3, r3, #1
 8001e38:	6453      	str	r3, [r2, #68]	; 0x44
 8001e3a:	4b07      	ldr	r3, [pc, #28]	; (8001e58 <HAL_TIM_Base_MspInit+0x40>)
 8001e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e3e:	f003 0301 	and.w	r3, r3, #1
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001e46:	bf00      	nop
 8001e48:	3714      	adds	r7, #20
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	40010000 	.word	0x40010000
 8001e58:	40023800 	.word	0x40023800

08001e5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b08a      	sub	sp, #40	; 0x28
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e64:	f107 0314 	add.w	r3, r7, #20
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
 8001e72:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a19      	ldr	r2, [pc, #100]	; (8001ee0 <HAL_UART_MspInit+0x84>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d12b      	bne.n	8001ed6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	613b      	str	r3, [r7, #16]
 8001e82:	4b18      	ldr	r3, [pc, #96]	; (8001ee4 <HAL_UART_MspInit+0x88>)
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	4a17      	ldr	r2, [pc, #92]	; (8001ee4 <HAL_UART_MspInit+0x88>)
 8001e88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e8e:	4b15      	ldr	r3, [pc, #84]	; (8001ee4 <HAL_UART_MspInit+0x88>)
 8001e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e96:	613b      	str	r3, [r7, #16]
 8001e98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	4b11      	ldr	r3, [pc, #68]	; (8001ee4 <HAL_UART_MspInit+0x88>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	4a10      	ldr	r2, [pc, #64]	; (8001ee4 <HAL_UART_MspInit+0x88>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eaa:	4b0e      	ldr	r3, [pc, #56]	; (8001ee4 <HAL_UART_MspInit+0x88>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001eb6:	230c      	movs	r3, #12
 8001eb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eba:	2302      	movs	r3, #2
 8001ebc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ec6:	2307      	movs	r3, #7
 8001ec8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eca:	f107 0314 	add.w	r3, r7, #20
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4805      	ldr	r0, [pc, #20]	; (8001ee8 <HAL_UART_MspInit+0x8c>)
 8001ed2:	f001 fd6f 	bl	80039b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ed6:	bf00      	nop
 8001ed8:	3728      	adds	r7, #40	; 0x28
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40004400 	.word	0x40004400
 8001ee4:	40023800 	.word	0x40023800
 8001ee8:	40020000 	.word	0x40020000

08001eec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001ef0:	bf00      	nop
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr

08001efa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001efa:	b480      	push	{r7}
 8001efc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001efe:	e7fe      	b.n	8001efe <HardFault_Handler+0x4>

08001f00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f04:	e7fe      	b.n	8001f04 <MemManage_Handler+0x4>

08001f06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f06:	b480      	push	{r7}
 8001f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f0a:	e7fe      	b.n	8001f0a <BusFault_Handler+0x4>

08001f0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f10:	e7fe      	b.n	8001f10 <UsageFault_Handler+0x4>

08001f12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f12:	b480      	push	{r7}
 8001f14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f16:	bf00      	nop
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f24:	bf00      	nop
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr

08001f2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f2e:	b480      	push	{r7}
 8001f30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f32:	bf00      	nop
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f40:	f000 f962 	bl	8002208 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f44:	bf00      	nop
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001f4c:	4802      	ldr	r0, [pc, #8]	; (8001f58 <ADC_IRQHandler+0x10>)
 8001f4e:	f000 f9e0 	bl	8002312 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	2000022c 	.word	0x2000022c

08001f5c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001f60:	2040      	movs	r0, #64	; 0x40
 8001f62:	f001 fed3 	bl	8003d0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001f66:	bf00      	nop
 8001f68:	bd80      	pop	{r7, pc}
	...

08001f6c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001f70:	4802      	ldr	r0, [pc, #8]	; (8001f7c <SPI1_IRQHandler+0x10>)
 8001f72:	f002 fd8f 	bl	8004a94 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	20000724 	.word	0x20000724

08001f80 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001f84:	4802      	ldr	r0, [pc, #8]	; (8001f90 <USART2_IRQHandler+0x10>)
 8001f86:	f003 fb23 	bl	80055d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001f8a:	bf00      	nop
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	2000077c 	.word	0x2000077c

08001f94 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001f98:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001f9c:	f001 feb6 	bl	8003d0c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001fa0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001fa4:	f001 feb2 	bl	8003d0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001fa8:	bf00      	nop
 8001faa:	bd80      	pop	{r7, pc}

08001fac <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001fb0:	4802      	ldr	r0, [pc, #8]	; (8001fbc <DMA2_Stream0_IRQHandler+0x10>)
 8001fb2:	f001 fa97 	bl	80034e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	20000280 	.word	0x20000280

08001fc0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001fc4:	4802      	ldr	r0, [pc, #8]	; (8001fd0 <DMA2_Stream2_IRQHandler+0x10>)
 8001fc6:	f001 fa8d 	bl	80034e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001fca:	bf00      	nop
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	200007bc 	.word	0x200007bc

08001fd4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001fd8:	4802      	ldr	r0, [pc, #8]	; (8001fe4 <DMA2_Stream3_IRQHandler+0x10>)
 8001fda:	f001 fa83 	bl	80034e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001fde:	bf00      	nop
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	20000828 	.word	0x20000828

08001fe8 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < 1; DataIdx++) {
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	617b      	str	r3, [r7, #20]
 8001ff8:	e00b      	b.n	8002012 <_read+0x2a>
		(*ptr = __io_getchar());
 8001ffa:	f7ff f87b 	bl	80010f4 <__io_getchar>
 8001ffe:	4603      	mov	r3, r0
 8002000:	b2da      	uxtb	r2, r3
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	701a      	strb	r2, [r3, #0]
		ptr++;
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	3301      	adds	r3, #1
 800200a:	60bb      	str	r3, [r7, #8]
	for (DataIdx = 0; DataIdx < 1; DataIdx++) {
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	3301      	adds	r3, #1
 8002010:	617b      	str	r3, [r7, #20]
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	2b00      	cmp	r3, #0
 8002016:	ddf0      	ble.n	8001ffa <_read+0x12>
	}

	return 1;
 8002018:	2301      	movs	r3, #1
}
 800201a:	4618      	mov	r0, r3
 800201c:	3718      	adds	r7, #24
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <_close>:
		__io_putchar(*ptr++);
	}
	return len;
}

int _close(int file) {
 8002022:	b480      	push	{r7}
 8002024:	b083      	sub	sp, #12
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
	return -1;
 800202a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800202e:	4618      	mov	r0, r3
 8002030:	370c      	adds	r7, #12
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr

0800203a <_fstat>:

int _fstat(int file, struct stat *st) {
 800203a:	b480      	push	{r7}
 800203c:	b083      	sub	sp, #12
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
 8002042:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800204a:	605a      	str	r2, [r3, #4]
	return 0;
 800204c:	2300      	movs	r3, #0
}
 800204e:	4618      	mov	r0, r3
 8002050:	370c      	adds	r7, #12
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr

0800205a <_isatty>:

int _isatty(int file) {
 800205a:	b480      	push	{r7}
 800205c:	b083      	sub	sp, #12
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
	return 1;
 8002062:	2301      	movs	r3, #1
}
 8002064:	4618      	mov	r0, r3
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8002070:	b480      	push	{r7}
 8002072:	b085      	sub	sp, #20
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	607a      	str	r2, [r7, #4]
	return 0;
 800207c:	2300      	movs	r3, #0
}
 800207e:	4618      	mov	r0, r3
 8002080:	3714      	adds	r7, #20
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
	...

0800208c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002094:	4b11      	ldr	r3, [pc, #68]	; (80020dc <_sbrk+0x50>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d102      	bne.n	80020a2 <_sbrk+0x16>
		heap_end = &end;
 800209c:	4b0f      	ldr	r3, [pc, #60]	; (80020dc <_sbrk+0x50>)
 800209e:	4a10      	ldr	r2, [pc, #64]	; (80020e0 <_sbrk+0x54>)
 80020a0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80020a2:	4b0e      	ldr	r3, [pc, #56]	; (80020dc <_sbrk+0x50>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80020a8:	4b0c      	ldr	r3, [pc, #48]	; (80020dc <_sbrk+0x50>)
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4413      	add	r3, r2
 80020b0:	466a      	mov	r2, sp
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d907      	bls.n	80020c6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80020b6:	f004 f88f 	bl	80061d8 <__errno>
 80020ba:	4602      	mov	r2, r0
 80020bc:	230c      	movs	r3, #12
 80020be:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80020c0:	f04f 33ff 	mov.w	r3, #4294967295
 80020c4:	e006      	b.n	80020d4 <_sbrk+0x48>
	}

	heap_end += incr;
 80020c6:	4b05      	ldr	r3, [pc, #20]	; (80020dc <_sbrk+0x50>)
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4413      	add	r3, r2
 80020ce:	4a03      	ldr	r2, [pc, #12]	; (80020dc <_sbrk+0x50>)
 80020d0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80020d2:	68fb      	ldr	r3, [r7, #12]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3710      	adds	r7, #16
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	2000021c 	.word	0x2000021c
 80020e0:	20000890 	.word	0x20000890

080020e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020e8:	4b08      	ldr	r3, [pc, #32]	; (800210c <SystemInit+0x28>)
 80020ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020ee:	4a07      	ldr	r2, [pc, #28]	; (800210c <SystemInit+0x28>)
 80020f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80020f8:	4b04      	ldr	r3, [pc, #16]	; (800210c <SystemInit+0x28>)
 80020fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80020fe:	609a      	str	r2, [r3, #8]
#endif
}
 8002100:	bf00      	nop
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	e000ed00 	.word	0xe000ed00

08002110 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002110:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002148 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002114:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002116:	e003      	b.n	8002120 <LoopCopyDataInit>

08002118 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002118:	4b0c      	ldr	r3, [pc, #48]	; (800214c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800211a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800211c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800211e:	3104      	adds	r1, #4

08002120 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002120:	480b      	ldr	r0, [pc, #44]	; (8002150 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002122:	4b0c      	ldr	r3, [pc, #48]	; (8002154 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002124:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002126:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002128:	d3f6      	bcc.n	8002118 <CopyDataInit>
  ldr  r2, =_sbss
 800212a:	4a0b      	ldr	r2, [pc, #44]	; (8002158 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800212c:	e002      	b.n	8002134 <LoopFillZerobss>

0800212e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800212e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002130:	f842 3b04 	str.w	r3, [r2], #4

08002134 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002134:	4b09      	ldr	r3, [pc, #36]	; (800215c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002136:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002138:	d3f9      	bcc.n	800212e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800213a:	f7ff ffd3 	bl	80020e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800213e:	f004 f8ad 	bl	800629c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002142:	f7ff f845 	bl	80011d0 <main>
  bx  lr    
 8002146:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002148:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800214c:	0800afa0 	.word	0x0800afa0
  ldr  r0, =_sdata
 8002150:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002154:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8002158:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 800215c:	20000890 	.word	0x20000890

08002160 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002160:	e7fe      	b.n	8002160 <CAN1_RX0_IRQHandler>
	...

08002164 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002168:	4b0e      	ldr	r3, [pc, #56]	; (80021a4 <HAL_Init+0x40>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a0d      	ldr	r2, [pc, #52]	; (80021a4 <HAL_Init+0x40>)
 800216e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002172:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002174:	4b0b      	ldr	r3, [pc, #44]	; (80021a4 <HAL_Init+0x40>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a0a      	ldr	r2, [pc, #40]	; (80021a4 <HAL_Init+0x40>)
 800217a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800217e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002180:	4b08      	ldr	r3, [pc, #32]	; (80021a4 <HAL_Init+0x40>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a07      	ldr	r2, [pc, #28]	; (80021a4 <HAL_Init+0x40>)
 8002186:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800218a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800218c:	2003      	movs	r0, #3
 800218e:	f000 feef 	bl	8002f70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002192:	2000      	movs	r0, #0
 8002194:	f000 f808 	bl	80021a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002198:	f7ff fce2 	bl	8001b60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800219c:	2300      	movs	r3, #0
}
 800219e:	4618      	mov	r0, r3
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40023c00 	.word	0x40023c00

080021a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021b0:	4b12      	ldr	r3, [pc, #72]	; (80021fc <HAL_InitTick+0x54>)
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	4b12      	ldr	r3, [pc, #72]	; (8002200 <HAL_InitTick+0x58>)
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	4619      	mov	r1, r3
 80021ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021be:	fbb3 f3f1 	udiv	r3, r3, r1
 80021c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021c6:	4618      	mov	r0, r3
 80021c8:	f000 ff07 	bl	8002fda <HAL_SYSTICK_Config>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e00e      	b.n	80021f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2b0f      	cmp	r3, #15
 80021da:	d80a      	bhi.n	80021f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021dc:	2200      	movs	r2, #0
 80021de:	6879      	ldr	r1, [r7, #4]
 80021e0:	f04f 30ff 	mov.w	r0, #4294967295
 80021e4:	f000 fecf 	bl	8002f86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021e8:	4a06      	ldr	r2, [pc, #24]	; (8002204 <HAL_InitTick+0x5c>)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021ee:	2300      	movs	r3, #0
 80021f0:	e000      	b.n	80021f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3708      	adds	r7, #8
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	20000004 	.word	0x20000004
 8002200:	2000000c 	.word	0x2000000c
 8002204:	20000008 	.word	0x20000008

08002208 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800220c:	4b06      	ldr	r3, [pc, #24]	; (8002228 <HAL_IncTick+0x20>)
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	461a      	mov	r2, r3
 8002212:	4b06      	ldr	r3, [pc, #24]	; (800222c <HAL_IncTick+0x24>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4413      	add	r3, r2
 8002218:	4a04      	ldr	r2, [pc, #16]	; (800222c <HAL_IncTick+0x24>)
 800221a:	6013      	str	r3, [r2, #0]
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	2000000c 	.word	0x2000000c
 800222c:	20000888 	.word	0x20000888

08002230 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  return uwTick;
 8002234:	4b03      	ldr	r3, [pc, #12]	; (8002244 <HAL_GetTick+0x14>)
 8002236:	681b      	ldr	r3, [r3, #0]
}
 8002238:	4618      	mov	r0, r3
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	20000888 	.word	0x20000888

08002248 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002250:	f7ff ffee 	bl	8002230 <HAL_GetTick>
 8002254:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002260:	d005      	beq.n	800226e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002262:	4b09      	ldr	r3, [pc, #36]	; (8002288 <HAL_Delay+0x40>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	461a      	mov	r2, r3
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	4413      	add	r3, r2
 800226c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800226e:	bf00      	nop
 8002270:	f7ff ffde 	bl	8002230 <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	68fa      	ldr	r2, [r7, #12]
 800227c:	429a      	cmp	r2, r3
 800227e:	d8f7      	bhi.n	8002270 <HAL_Delay+0x28>
  {
  }
}
 8002280:	bf00      	nop
 8002282:	3710      	adds	r7, #16
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	2000000c 	.word	0x2000000c

0800228c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002294:	2300      	movs	r3, #0
 8002296:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d101      	bne.n	80022a2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e033      	b.n	800230a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d109      	bne.n	80022be <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f7ff fc80 	bl	8001bb0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2200      	movs	r2, #0
 80022b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c2:	f003 0310 	and.w	r3, r3, #16
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d118      	bne.n	80022fc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80022d2:	f023 0302 	bic.w	r3, r3, #2
 80022d6:	f043 0202 	orr.w	r2, r3, #2
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f000 fbee 	bl	8002ac0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ee:	f023 0303 	bic.w	r3, r3, #3
 80022f2:	f043 0201 	orr.w	r2, r3, #1
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	641a      	str	r2, [r3, #64]	; 0x40
 80022fa:	e001      	b.n	8002300 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002308:	7bfb      	ldrb	r3, [r7, #15]
}
 800230a:	4618      	mov	r0, r3
 800230c:	3710      	adds	r7, #16
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b084      	sub	sp, #16
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	2300      	movs	r3, #0
 8002320:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	2b02      	cmp	r3, #2
 800232e:	bf0c      	ite	eq
 8002330:	2301      	moveq	r3, #1
 8002332:	2300      	movne	r3, #0
 8002334:	b2db      	uxtb	r3, r3
 8002336:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f003 0320 	and.w	r3, r3, #32
 8002342:	2b20      	cmp	r3, #32
 8002344:	bf0c      	ite	eq
 8002346:	2301      	moveq	r3, #1
 8002348:	2300      	movne	r3, #0
 800234a:	b2db      	uxtb	r3, r3
 800234c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d049      	beq.n	80023e8 <HAL_ADC_IRQHandler+0xd6>
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d046      	beq.n	80023e8 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235e:	f003 0310 	and.w	r3, r3, #16
 8002362:	2b00      	cmp	r3, #0
 8002364:	d105      	bne.n	8002372 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d12b      	bne.n	80023d8 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002384:	2b00      	cmp	r3, #0
 8002386:	d127      	bne.n	80023d8 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800238e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002392:	2b00      	cmp	r3, #0
 8002394:	d006      	beq.n	80023a4 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d119      	bne.n	80023d8 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	685a      	ldr	r2, [r3, #4]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f022 0220 	bic.w	r2, r2, #32
 80023b2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d105      	bne.n	80023d8 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d0:	f043 0201 	orr.w	r2, r3, #1
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f000 fa17 	bl	800280c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f06f 0212 	mvn.w	r2, #18
 80023e6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0304 	and.w	r3, r3, #4
 80023f2:	2b04      	cmp	r3, #4
 80023f4:	bf0c      	ite	eq
 80023f6:	2301      	moveq	r3, #1
 80023f8:	2300      	movne	r3, #0
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002408:	2b80      	cmp	r3, #128	; 0x80
 800240a:	bf0c      	ite	eq
 800240c:	2301      	moveq	r3, #1
 800240e:	2300      	movne	r3, #0
 8002410:	b2db      	uxtb	r3, r3
 8002412:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d057      	beq.n	80024ca <HAL_ADC_IRQHandler+0x1b8>
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d054      	beq.n	80024ca <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002424:	f003 0310 	and.w	r3, r3, #16
 8002428:	2b00      	cmp	r3, #0
 800242a:	d105      	bne.n	8002438 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002430:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d139      	bne.n	80024ba <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800244c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002450:	2b00      	cmp	r3, #0
 8002452:	d006      	beq.n	8002462 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800245e:	2b00      	cmp	r3, #0
 8002460:	d12b      	bne.n	80024ba <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800246c:	2b00      	cmp	r3, #0
 800246e:	d124      	bne.n	80024ba <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800247a:	2b00      	cmp	r3, #0
 800247c:	d11d      	bne.n	80024ba <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002482:	2b00      	cmp	r3, #0
 8002484:	d119      	bne.n	80024ba <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	685a      	ldr	r2, [r3, #4]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002494:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d105      	bne.n	80024ba <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b2:	f043 0201 	orr.w	r2, r3, #1
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f000 fc7e 	bl	8002dbc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f06f 020c 	mvn.w	r2, #12
 80024c8:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0301 	and.w	r3, r3, #1
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	bf0c      	ite	eq
 80024d8:	2301      	moveq	r3, #1
 80024da:	2300      	movne	r3, #0
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ea:	2b40      	cmp	r3, #64	; 0x40
 80024ec:	bf0c      	ite	eq
 80024ee:	2301      	moveq	r3, #1
 80024f0:	2300      	movne	r3, #0
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d017      	beq.n	800252c <HAL_ADC_IRQHandler+0x21a>
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d014      	beq.n	800252c <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0301 	and.w	r3, r3, #1
 800250c:	2b01      	cmp	r3, #1
 800250e:	d10d      	bne.n	800252c <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002514:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f000 f989 	bl	8002834 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f06f 0201 	mvn.w	r2, #1
 800252a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0320 	and.w	r3, r3, #32
 8002536:	2b20      	cmp	r3, #32
 8002538:	bf0c      	ite	eq
 800253a:	2301      	moveq	r3, #1
 800253c:	2300      	movne	r3, #0
 800253e:	b2db      	uxtb	r3, r3
 8002540:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800254c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002550:	bf0c      	ite	eq
 8002552:	2301      	moveq	r3, #1
 8002554:	2300      	movne	r3, #0
 8002556:	b2db      	uxtb	r3, r3
 8002558:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d015      	beq.n	800258c <HAL_ADC_IRQHandler+0x27a>
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d012      	beq.n	800258c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800256a:	f043 0202 	orr.w	r2, r3, #2
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f06f 0220 	mvn.w	r2, #32
 800257a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f000 f963 	bl	8002848 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f06f 0220 	mvn.w	r2, #32
 800258a:	601a      	str	r2, [r3, #0]
  }
}
 800258c:	bf00      	nop
 800258e:	3710      	adds	r7, #16
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80025a0:	2300      	movs	r3, #0
 80025a2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d101      	bne.n	80025b2 <HAL_ADC_Start_DMA+0x1e>
 80025ae:	2302      	movs	r3, #2
 80025b0:	e0cc      	b.n	800274c <HAL_ADC_Start_DMA+0x1b8>
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2201      	movs	r2, #1
 80025b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	f003 0301 	and.w	r3, r3, #1
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d018      	beq.n	80025fa <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	689a      	ldr	r2, [r3, #8]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f042 0201 	orr.w	r2, r2, #1
 80025d6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80025d8:	4b5e      	ldr	r3, [pc, #376]	; (8002754 <HAL_ADC_Start_DMA+0x1c0>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a5e      	ldr	r2, [pc, #376]	; (8002758 <HAL_ADC_Start_DMA+0x1c4>)
 80025de:	fba2 2303 	umull	r2, r3, r2, r3
 80025e2:	0c9a      	lsrs	r2, r3, #18
 80025e4:	4613      	mov	r3, r2
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	4413      	add	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80025ec:	e002      	b.n	80025f4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	3b01      	subs	r3, #1
 80025f2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1f9      	bne.n	80025ee <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f003 0301 	and.w	r3, r3, #1
 8002604:	2b01      	cmp	r3, #1
 8002606:	f040 80a0 	bne.w	800274a <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002612:	f023 0301 	bic.w	r3, r3, #1
 8002616:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002628:	2b00      	cmp	r3, #0
 800262a:	d007      	beq.n	800263c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002630:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002634:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002640:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002644:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002648:	d106      	bne.n	8002658 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800264e:	f023 0206 	bic.w	r2, r3, #6
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	645a      	str	r2, [r3, #68]	; 0x44
 8002656:	e002      	b.n	800265e <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2200      	movs	r2, #0
 800265c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2200      	movs	r2, #0
 8002662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002666:	4b3d      	ldr	r3, [pc, #244]	; (800275c <HAL_ADC_Start_DMA+0x1c8>)
 8002668:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800266e:	4a3c      	ldr	r2, [pc, #240]	; (8002760 <HAL_ADC_Start_DMA+0x1cc>)
 8002670:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002676:	4a3b      	ldr	r2, [pc, #236]	; (8002764 <HAL_ADC_Start_DMA+0x1d0>)
 8002678:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800267e:	4a3a      	ldr	r2, [pc, #232]	; (8002768 <HAL_ADC_Start_DMA+0x1d4>)
 8002680:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800268a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	685a      	ldr	r2, [r3, #4]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800269a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	689a      	ldr	r2, [r3, #8]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026aa:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	334c      	adds	r3, #76	; 0x4c
 80026b6:	4619      	mov	r1, r3
 80026b8:	68ba      	ldr	r2, [r7, #8]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f000 fd48 	bl	8003150 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f003 031f 	and.w	r3, r3, #31
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d12a      	bne.n	8002722 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a26      	ldr	r2, [pc, #152]	; (800276c <HAL_ADC_Start_DMA+0x1d8>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d015      	beq.n	8002702 <HAL_ADC_Start_DMA+0x16e>
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a25      	ldr	r2, [pc, #148]	; (8002770 <HAL_ADC_Start_DMA+0x1dc>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d105      	bne.n	80026ec <HAL_ADC_Start_DMA+0x158>
 80026e0:	4b1e      	ldr	r3, [pc, #120]	; (800275c <HAL_ADC_Start_DMA+0x1c8>)
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f003 031f 	and.w	r3, r3, #31
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d00a      	beq.n	8002702 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a20      	ldr	r2, [pc, #128]	; (8002774 <HAL_ADC_Start_DMA+0x1e0>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d129      	bne.n	800274a <HAL_ADC_Start_DMA+0x1b6>
 80026f6:	4b19      	ldr	r3, [pc, #100]	; (800275c <HAL_ADC_Start_DMA+0x1c8>)
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f003 031f 	and.w	r3, r3, #31
 80026fe:	2b0f      	cmp	r3, #15
 8002700:	d823      	bhi.n	800274a <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d11c      	bne.n	800274a <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	689a      	ldr	r2, [r3, #8]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800271e:	609a      	str	r2, [r3, #8]
 8002720:	e013      	b.n	800274a <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a11      	ldr	r2, [pc, #68]	; (800276c <HAL_ADC_Start_DMA+0x1d8>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d10e      	bne.n	800274a <HAL_ADC_Start_DMA+0x1b6>
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d107      	bne.n	800274a <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	689a      	ldr	r2, [r3, #8]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002748:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800274a:	2300      	movs	r3, #0
}
 800274c:	4618      	mov	r0, r3
 800274e:	3718      	adds	r7, #24
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	20000004 	.word	0x20000004
 8002758:	431bde83 	.word	0x431bde83
 800275c:	40012300 	.word	0x40012300
 8002760:	08002cb9 	.word	0x08002cb9
 8002764:	08002d73 	.word	0x08002d73
 8002768:	08002d8f 	.word	0x08002d8f
 800276c:	40012000 	.word	0x40012000
 8002770:	40012100 	.word	0x40012100
 8002774:	40012200 	.word	0x40012200

08002778 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002780:	2300      	movs	r3, #0
 8002782:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800278a:	2b01      	cmp	r3, #1
 800278c:	d101      	bne.n	8002792 <HAL_ADC_Stop_DMA+0x1a>
 800278e:	2302      	movs	r3, #2
 8002790:	e038      	b.n	8002804 <HAL_ADC_Stop_DMA+0x8c>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2201      	movs	r2, #1
 8002796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	689a      	ldr	r2, [r3, #8]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f022 0201 	bic.w	r2, r2, #1
 80027a8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d120      	bne.n	80027fa <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	689a      	ldr	r2, [r3, #8]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80027c6:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027cc:	4618      	mov	r0, r3
 80027ce:	f000 fd17 	bl	8003200 <HAL_DMA_Abort>
 80027d2:	4603      	mov	r3, r0
 80027d4:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	685a      	ldr	r2, [r3, #4]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80027e4:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80027ee:	f023 0301 	bic.w	r3, r3, #1
 80027f2:	f043 0201 	orr.w	r2, r3, #1
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002802:	7bfb      	ldrb	r3, [r7, #15]
}
 8002804:	4618      	mov	r0, r3
 8002806:	3710      	adds	r7, #16
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002814:	bf00      	nop
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002828:	bf00      	nop
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800283c:	bf00      	nop
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr

08002848 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002850:	bf00      	nop
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr

0800285c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800285c:	b480      	push	{r7}
 800285e:	b085      	sub	sp, #20
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002866:	2300      	movs	r3, #0
 8002868:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002870:	2b01      	cmp	r3, #1
 8002872:	d101      	bne.n	8002878 <HAL_ADC_ConfigChannel+0x1c>
 8002874:	2302      	movs	r3, #2
 8002876:	e113      	b.n	8002aa0 <HAL_ADC_ConfigChannel+0x244>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	2b09      	cmp	r3, #9
 8002886:	d925      	bls.n	80028d4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	68d9      	ldr	r1, [r3, #12]
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	b29b      	uxth	r3, r3
 8002894:	461a      	mov	r2, r3
 8002896:	4613      	mov	r3, r2
 8002898:	005b      	lsls	r3, r3, #1
 800289a:	4413      	add	r3, r2
 800289c:	3b1e      	subs	r3, #30
 800289e:	2207      	movs	r2, #7
 80028a0:	fa02 f303 	lsl.w	r3, r2, r3
 80028a4:	43da      	mvns	r2, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	400a      	ands	r2, r1
 80028ac:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	68d9      	ldr	r1, [r3, #12]
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	689a      	ldr	r2, [r3, #8]
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	b29b      	uxth	r3, r3
 80028be:	4618      	mov	r0, r3
 80028c0:	4603      	mov	r3, r0
 80028c2:	005b      	lsls	r3, r3, #1
 80028c4:	4403      	add	r3, r0
 80028c6:	3b1e      	subs	r3, #30
 80028c8:	409a      	lsls	r2, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	430a      	orrs	r2, r1
 80028d0:	60da      	str	r2, [r3, #12]
 80028d2:	e022      	b.n	800291a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	6919      	ldr	r1, [r3, #16]
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	b29b      	uxth	r3, r3
 80028e0:	461a      	mov	r2, r3
 80028e2:	4613      	mov	r3, r2
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	4413      	add	r3, r2
 80028e8:	2207      	movs	r2, #7
 80028ea:	fa02 f303 	lsl.w	r3, r2, r3
 80028ee:	43da      	mvns	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	400a      	ands	r2, r1
 80028f6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	6919      	ldr	r1, [r3, #16]
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	689a      	ldr	r2, [r3, #8]
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	b29b      	uxth	r3, r3
 8002908:	4618      	mov	r0, r3
 800290a:	4603      	mov	r3, r0
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	4403      	add	r3, r0
 8002910:	409a      	lsls	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	2b06      	cmp	r3, #6
 8002920:	d824      	bhi.n	800296c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685a      	ldr	r2, [r3, #4]
 800292c:	4613      	mov	r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	4413      	add	r3, r2
 8002932:	3b05      	subs	r3, #5
 8002934:	221f      	movs	r2, #31
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	43da      	mvns	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	400a      	ands	r2, r1
 8002942:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	b29b      	uxth	r3, r3
 8002950:	4618      	mov	r0, r3
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	685a      	ldr	r2, [r3, #4]
 8002956:	4613      	mov	r3, r2
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	4413      	add	r3, r2
 800295c:	3b05      	subs	r3, #5
 800295e:	fa00 f203 	lsl.w	r2, r0, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	430a      	orrs	r2, r1
 8002968:	635a      	str	r2, [r3, #52]	; 0x34
 800296a:	e04c      	b.n	8002a06 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	2b0c      	cmp	r3, #12
 8002972:	d824      	bhi.n	80029be <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685a      	ldr	r2, [r3, #4]
 800297e:	4613      	mov	r3, r2
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	4413      	add	r3, r2
 8002984:	3b23      	subs	r3, #35	; 0x23
 8002986:	221f      	movs	r2, #31
 8002988:	fa02 f303 	lsl.w	r3, r2, r3
 800298c:	43da      	mvns	r2, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	400a      	ands	r2, r1
 8002994:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	4618      	mov	r0, r3
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	4613      	mov	r3, r2
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	4413      	add	r3, r2
 80029ae:	3b23      	subs	r3, #35	; 0x23
 80029b0:	fa00 f203 	lsl.w	r2, r0, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	430a      	orrs	r2, r1
 80029ba:	631a      	str	r2, [r3, #48]	; 0x30
 80029bc:	e023      	b.n	8002a06 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685a      	ldr	r2, [r3, #4]
 80029c8:	4613      	mov	r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	4413      	add	r3, r2
 80029ce:	3b41      	subs	r3, #65	; 0x41
 80029d0:	221f      	movs	r2, #31
 80029d2:	fa02 f303 	lsl.w	r3, r2, r3
 80029d6:	43da      	mvns	r2, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	400a      	ands	r2, r1
 80029de:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	4618      	mov	r0, r3
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685a      	ldr	r2, [r3, #4]
 80029f2:	4613      	mov	r3, r2
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	4413      	add	r3, r2
 80029f8:	3b41      	subs	r3, #65	; 0x41
 80029fa:	fa00 f203 	lsl.w	r2, r0, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	430a      	orrs	r2, r1
 8002a04:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a06:	4b29      	ldr	r3, [pc, #164]	; (8002aac <HAL_ADC_ConfigChannel+0x250>)
 8002a08:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a28      	ldr	r2, [pc, #160]	; (8002ab0 <HAL_ADC_ConfigChannel+0x254>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d10f      	bne.n	8002a34 <HAL_ADC_ConfigChannel+0x1d8>
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2b12      	cmp	r3, #18
 8002a1a:	d10b      	bne.n	8002a34 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a1d      	ldr	r2, [pc, #116]	; (8002ab0 <HAL_ADC_ConfigChannel+0x254>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d12b      	bne.n	8002a96 <HAL_ADC_ConfigChannel+0x23a>
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a1c      	ldr	r2, [pc, #112]	; (8002ab4 <HAL_ADC_ConfigChannel+0x258>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d003      	beq.n	8002a50 <HAL_ADC_ConfigChannel+0x1f4>
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2b11      	cmp	r3, #17
 8002a4e:	d122      	bne.n	8002a96 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a11      	ldr	r2, [pc, #68]	; (8002ab4 <HAL_ADC_ConfigChannel+0x258>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d111      	bne.n	8002a96 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a72:	4b11      	ldr	r3, [pc, #68]	; (8002ab8 <HAL_ADC_ConfigChannel+0x25c>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a11      	ldr	r2, [pc, #68]	; (8002abc <HAL_ADC_ConfigChannel+0x260>)
 8002a78:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7c:	0c9a      	lsrs	r2, r3, #18
 8002a7e:	4613      	mov	r3, r2
 8002a80:	009b      	lsls	r3, r3, #2
 8002a82:	4413      	add	r3, r2
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002a88:	e002      	b.n	8002a90 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	3b01      	subs	r3, #1
 8002a8e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1f9      	bne.n	8002a8a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3714      	adds	r7, #20
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr
 8002aac:	40012300 	.word	0x40012300
 8002ab0:	40012000 	.word	0x40012000
 8002ab4:	10000012 	.word	0x10000012
 8002ab8:	20000004 	.word	0x20000004
 8002abc:	431bde83 	.word	0x431bde83

08002ac0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b085      	sub	sp, #20
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ac8:	4b79      	ldr	r3, [pc, #484]	; (8002cb0 <ADC_Init+0x1f0>)
 8002aca:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	685a      	ldr	r2, [r3, #4]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	431a      	orrs	r2, r3
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	685a      	ldr	r2, [r3, #4]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002af4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	6859      	ldr	r1, [r3, #4]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	691b      	ldr	r3, [r3, #16]
 8002b00:	021a      	lsls	r2, r3, #8
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	430a      	orrs	r2, r1
 8002b08:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	685a      	ldr	r2, [r3, #4]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002b18:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	6859      	ldr	r1, [r3, #4]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	689a      	ldr	r2, [r3, #8]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	689a      	ldr	r2, [r3, #8]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b3a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	6899      	ldr	r1, [r3, #8]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b52:	4a58      	ldr	r2, [pc, #352]	; (8002cb4 <ADC_Init+0x1f4>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d022      	beq.n	8002b9e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689a      	ldr	r2, [r3, #8]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b66:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	6899      	ldr	r1, [r3, #8]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	430a      	orrs	r2, r1
 8002b78:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	689a      	ldr	r2, [r3, #8]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002b88:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	6899      	ldr	r1, [r3, #8]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	430a      	orrs	r2, r1
 8002b9a:	609a      	str	r2, [r3, #8]
 8002b9c:	e00f      	b.n	8002bbe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	689a      	ldr	r2, [r3, #8]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002bac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	689a      	ldr	r2, [r3, #8]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002bbc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	689a      	ldr	r2, [r3, #8]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f022 0202 	bic.w	r2, r2, #2
 8002bcc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	6899      	ldr	r1, [r3, #8]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	7e1b      	ldrb	r3, [r3, #24]
 8002bd8:	005a      	lsls	r2, r3, #1
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	430a      	orrs	r2, r1
 8002be0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d01b      	beq.n	8002c24 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	685a      	ldr	r2, [r3, #4]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002bfa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002c0a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	6859      	ldr	r1, [r3, #4]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c16:	3b01      	subs	r3, #1
 8002c18:	035a      	lsls	r2, r3, #13
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	605a      	str	r2, [r3, #4]
 8002c22:	e007      	b.n	8002c34 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	685a      	ldr	r2, [r3, #4]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c32:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002c42:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	69db      	ldr	r3, [r3, #28]
 8002c4e:	3b01      	subs	r3, #1
 8002c50:	051a      	lsls	r2, r3, #20
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	430a      	orrs	r2, r1
 8002c58:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002c68:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	6899      	ldr	r1, [r3, #8]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002c76:	025a      	lsls	r2, r3, #9
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	689a      	ldr	r2, [r3, #8]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c8e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	6899      	ldr	r1, [r3, #8]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	695b      	ldr	r3, [r3, #20]
 8002c9a:	029a      	lsls	r2, r3, #10
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	430a      	orrs	r2, r1
 8002ca2:	609a      	str	r2, [r3, #8]
}
 8002ca4:	bf00      	nop
 8002ca6:	3714      	adds	r7, #20
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr
 8002cb0:	40012300 	.word	0x40012300
 8002cb4:	0f000001 	.word	0x0f000001

08002cb8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cca:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d13c      	bne.n	8002d4c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d12b      	bne.n	8002d44 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d127      	bne.n	8002d44 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cfa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d006      	beq.n	8002d10 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d119      	bne.n	8002d44 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	685a      	ldr	r2, [r3, #4]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f022 0220 	bic.w	r2, r2, #32
 8002d1e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d105      	bne.n	8002d44 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3c:	f043 0201 	orr.w	r2, r3, #1
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d44:	68f8      	ldr	r0, [r7, #12]
 8002d46:	f7ff fd61 	bl	800280c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002d4a:	e00e      	b.n	8002d6a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d50:	f003 0310 	and.w	r3, r3, #16
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d003      	beq.n	8002d60 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002d58:	68f8      	ldr	r0, [r7, #12]
 8002d5a:	f7ff fd75 	bl	8002848 <HAL_ADC_ErrorCallback>
}
 8002d5e:	e004      	b.n	8002d6a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	4798      	blx	r3
}
 8002d6a:	bf00      	nop
 8002d6c:	3710      	adds	r7, #16
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b084      	sub	sp, #16
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d7e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d80:	68f8      	ldr	r0, [r7, #12]
 8002d82:	f7ff fd4d 	bl	8002820 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d86:	bf00      	nop
 8002d88:	3710      	adds	r7, #16
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}

08002d8e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b084      	sub	sp, #16
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d9a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2240      	movs	r2, #64	; 0x40
 8002da0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da6:	f043 0204 	orr.w	r2, r3, #4
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002dae:	68f8      	ldr	r0, [r7, #12]
 8002db0:	f7ff fd4a 	bl	8002848 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002db4:	bf00      	nop
 8002db6:	3710      	adds	r7, #16
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002dc4:	bf00      	nop
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b085      	sub	sp, #20
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f003 0307 	and.w	r3, r3, #7
 8002dde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002de0:	4b0c      	ldr	r3, [pc, #48]	; (8002e14 <__NVIC_SetPriorityGrouping+0x44>)
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002de6:	68ba      	ldr	r2, [r7, #8]
 8002de8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002dec:	4013      	ands	r3, r2
 8002dee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002df8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002dfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e02:	4a04      	ldr	r2, [pc, #16]	; (8002e14 <__NVIC_SetPriorityGrouping+0x44>)
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	60d3      	str	r3, [r2, #12]
}
 8002e08:	bf00      	nop
 8002e0a:	3714      	adds	r7, #20
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr
 8002e14:	e000ed00 	.word	0xe000ed00

08002e18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e1c:	4b04      	ldr	r3, [pc, #16]	; (8002e30 <__NVIC_GetPriorityGrouping+0x18>)
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	0a1b      	lsrs	r3, r3, #8
 8002e22:	f003 0307 	and.w	r3, r3, #7
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr
 8002e30:	e000ed00 	.word	0xe000ed00

08002e34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	db0b      	blt.n	8002e5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e46:	79fb      	ldrb	r3, [r7, #7]
 8002e48:	f003 021f 	and.w	r2, r3, #31
 8002e4c:	4907      	ldr	r1, [pc, #28]	; (8002e6c <__NVIC_EnableIRQ+0x38>)
 8002e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e52:	095b      	lsrs	r3, r3, #5
 8002e54:	2001      	movs	r0, #1
 8002e56:	fa00 f202 	lsl.w	r2, r0, r2
 8002e5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e5e:	bf00      	nop
 8002e60:	370c      	adds	r7, #12
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	e000e100 	.word	0xe000e100

08002e70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	4603      	mov	r3, r0
 8002e78:	6039      	str	r1, [r7, #0]
 8002e7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	db0a      	blt.n	8002e9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	b2da      	uxtb	r2, r3
 8002e88:	490c      	ldr	r1, [pc, #48]	; (8002ebc <__NVIC_SetPriority+0x4c>)
 8002e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8e:	0112      	lsls	r2, r2, #4
 8002e90:	b2d2      	uxtb	r2, r2
 8002e92:	440b      	add	r3, r1
 8002e94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e98:	e00a      	b.n	8002eb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	b2da      	uxtb	r2, r3
 8002e9e:	4908      	ldr	r1, [pc, #32]	; (8002ec0 <__NVIC_SetPriority+0x50>)
 8002ea0:	79fb      	ldrb	r3, [r7, #7]
 8002ea2:	f003 030f 	and.w	r3, r3, #15
 8002ea6:	3b04      	subs	r3, #4
 8002ea8:	0112      	lsls	r2, r2, #4
 8002eaa:	b2d2      	uxtb	r2, r2
 8002eac:	440b      	add	r3, r1
 8002eae:	761a      	strb	r2, [r3, #24]
}
 8002eb0:	bf00      	nop
 8002eb2:	370c      	adds	r7, #12
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr
 8002ebc:	e000e100 	.word	0xe000e100
 8002ec0:	e000ed00 	.word	0xe000ed00

08002ec4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b089      	sub	sp, #36	; 0x24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	60b9      	str	r1, [r7, #8]
 8002ece:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f003 0307 	and.w	r3, r3, #7
 8002ed6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	f1c3 0307 	rsb	r3, r3, #7
 8002ede:	2b04      	cmp	r3, #4
 8002ee0:	bf28      	it	cs
 8002ee2:	2304      	movcs	r3, #4
 8002ee4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	3304      	adds	r3, #4
 8002eea:	2b06      	cmp	r3, #6
 8002eec:	d902      	bls.n	8002ef4 <NVIC_EncodePriority+0x30>
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	3b03      	subs	r3, #3
 8002ef2:	e000      	b.n	8002ef6 <NVIC_EncodePriority+0x32>
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8002efc:	69bb      	ldr	r3, [r7, #24]
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
 8002f02:	43da      	mvns	r2, r3
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	401a      	ands	r2, r3
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f0c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	fa01 f303 	lsl.w	r3, r1, r3
 8002f16:	43d9      	mvns	r1, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f1c:	4313      	orrs	r3, r2
         );
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3724      	adds	r7, #36	; 0x24
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
	...

08002f2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	3b01      	subs	r3, #1
 8002f38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f3c:	d301      	bcc.n	8002f42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e00f      	b.n	8002f62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f42:	4a0a      	ldr	r2, [pc, #40]	; (8002f6c <SysTick_Config+0x40>)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	3b01      	subs	r3, #1
 8002f48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f4a:	210f      	movs	r1, #15
 8002f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f50:	f7ff ff8e 	bl	8002e70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f54:	4b05      	ldr	r3, [pc, #20]	; (8002f6c <SysTick_Config+0x40>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f5a:	4b04      	ldr	r3, [pc, #16]	; (8002f6c <SysTick_Config+0x40>)
 8002f5c:	2207      	movs	r2, #7
 8002f5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f60:	2300      	movs	r3, #0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3708      	adds	r7, #8
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	e000e010 	.word	0xe000e010

08002f70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f7ff ff29 	bl	8002dd0 <__NVIC_SetPriorityGrouping>
}
 8002f7e:	bf00      	nop
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}

08002f86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f86:	b580      	push	{r7, lr}
 8002f88:	b086      	sub	sp, #24
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	60b9      	str	r1, [r7, #8]
 8002f90:	607a      	str	r2, [r7, #4]
 8002f92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f94:	2300      	movs	r3, #0
 8002f96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f98:	f7ff ff3e 	bl	8002e18 <__NVIC_GetPriorityGrouping>
 8002f9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	68b9      	ldr	r1, [r7, #8]
 8002fa2:	6978      	ldr	r0, [r7, #20]
 8002fa4:	f7ff ff8e 	bl	8002ec4 <NVIC_EncodePriority>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fae:	4611      	mov	r1, r2
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f7ff ff5d 	bl	8002e70 <__NVIC_SetPriority>
}
 8002fb6:	bf00      	nop
 8002fb8:	3718      	adds	r7, #24
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}

08002fbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fbe:	b580      	push	{r7, lr}
 8002fc0:	b082      	sub	sp, #8
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7ff ff31 	bl	8002e34 <__NVIC_EnableIRQ>
}
 8002fd2:	bf00      	nop
 8002fd4:	3708      	adds	r7, #8
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}

08002fda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	b082      	sub	sp, #8
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f7ff ffa2 	bl	8002f2c <SysTick_Config>
 8002fe8:	4603      	mov	r3, r0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
	...

08002ff4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b086      	sub	sp, #24
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003000:	f7ff f916 	bl	8002230 <HAL_GetTick>
 8003004:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d101      	bne.n	8003010 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	e099      	b.n	8003144 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2202      	movs	r2, #2
 800301c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f022 0201 	bic.w	r2, r2, #1
 800302e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003030:	e00f      	b.n	8003052 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003032:	f7ff f8fd 	bl	8002230 <HAL_GetTick>
 8003036:	4602      	mov	r2, r0
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	2b05      	cmp	r3, #5
 800303e:	d908      	bls.n	8003052 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2220      	movs	r2, #32
 8003044:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2203      	movs	r2, #3
 800304a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e078      	b.n	8003144 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0301 	and.w	r3, r3, #1
 800305c:	2b00      	cmp	r3, #0
 800305e:	d1e8      	bne.n	8003032 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003068:	697a      	ldr	r2, [r7, #20]
 800306a:	4b38      	ldr	r3, [pc, #224]	; (800314c <HAL_DMA_Init+0x158>)
 800306c:	4013      	ands	r3, r2
 800306e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685a      	ldr	r2, [r3, #4]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800307e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	691b      	ldr	r3, [r3, #16]
 8003084:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800308a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	699b      	ldr	r3, [r3, #24]
 8003090:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003096:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a1b      	ldr	r3, [r3, #32]
 800309c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a8:	2b04      	cmp	r3, #4
 80030aa:	d107      	bne.n	80030bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b4:	4313      	orrs	r3, r2
 80030b6:	697a      	ldr	r2, [r7, #20]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	697a      	ldr	r2, [r7, #20]
 80030c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	f023 0307 	bic.w	r3, r3, #7
 80030d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d8:	697a      	ldr	r2, [r7, #20]
 80030da:	4313      	orrs	r3, r2
 80030dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e2:	2b04      	cmp	r3, #4
 80030e4:	d117      	bne.n	8003116 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ea:	697a      	ldr	r2, [r7, #20]
 80030ec:	4313      	orrs	r3, r2
 80030ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d00e      	beq.n	8003116 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f000 fbe1 	bl	80038c0 <DMA_CheckFifoParam>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d008      	beq.n	8003116 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2240      	movs	r2, #64	; 0x40
 8003108:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2201      	movs	r2, #1
 800310e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003112:	2301      	movs	r3, #1
 8003114:	e016      	b.n	8003144 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	697a      	ldr	r2, [r7, #20]
 800311c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 fb98 	bl	8003854 <DMA_CalcBaseAndBitshift>
 8003124:	4603      	mov	r3, r0
 8003126:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800312c:	223f      	movs	r2, #63	; 0x3f
 800312e:	409a      	lsls	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2201      	movs	r2, #1
 800313e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	3718      	adds	r7, #24
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	f010803f 	.word	0xf010803f

08003150 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b086      	sub	sp, #24
 8003154:	af00      	add	r7, sp, #0
 8003156:	60f8      	str	r0, [r7, #12]
 8003158:	60b9      	str	r1, [r7, #8]
 800315a:	607a      	str	r2, [r7, #4]
 800315c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800315e:	2300      	movs	r3, #0
 8003160:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003166:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800316e:	2b01      	cmp	r3, #1
 8003170:	d101      	bne.n	8003176 <HAL_DMA_Start_IT+0x26>
 8003172:	2302      	movs	r3, #2
 8003174:	e040      	b.n	80031f8 <HAL_DMA_Start_IT+0xa8>
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2201      	movs	r2, #1
 800317a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b01      	cmp	r3, #1
 8003188:	d12f      	bne.n	80031ea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2202      	movs	r2, #2
 800318e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2200      	movs	r2, #0
 8003196:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	68b9      	ldr	r1, [r7, #8]
 800319e:	68f8      	ldr	r0, [r7, #12]
 80031a0:	f000 fb2a 	bl	80037f8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031a8:	223f      	movs	r2, #63	; 0x3f
 80031aa:	409a      	lsls	r2, r3
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f042 0216 	orr.w	r2, r2, #22
 80031be:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d007      	beq.n	80031d8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f042 0208 	orr.w	r2, r2, #8
 80031d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f042 0201 	orr.w	r2, r2, #1
 80031e6:	601a      	str	r2, [r3, #0]
 80031e8:	e005      	b.n	80031f6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80031f2:	2302      	movs	r3, #2
 80031f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80031f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	3718      	adds	r7, #24
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}

08003200 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800320c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800320e:	f7ff f80f 	bl	8002230 <HAL_GetTick>
 8003212:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800321a:	b2db      	uxtb	r3, r3
 800321c:	2b02      	cmp	r3, #2
 800321e:	d008      	beq.n	8003232 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2280      	movs	r2, #128	; 0x80
 8003224:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e052      	b.n	80032d8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f022 0216 	bic.w	r2, r2, #22
 8003240:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	695a      	ldr	r2, [r3, #20]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003250:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003256:	2b00      	cmp	r3, #0
 8003258:	d103      	bne.n	8003262 <HAL_DMA_Abort+0x62>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800325e:	2b00      	cmp	r3, #0
 8003260:	d007      	beq.n	8003272 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f022 0208 	bic.w	r2, r2, #8
 8003270:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f022 0201 	bic.w	r2, r2, #1
 8003280:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003282:	e013      	b.n	80032ac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003284:	f7fe ffd4 	bl	8002230 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b05      	cmp	r3, #5
 8003290:	d90c      	bls.n	80032ac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2220      	movs	r2, #32
 8003296:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2203      	movs	r2, #3
 80032a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80032a8:	2303      	movs	r3, #3
 80032aa:	e015      	b.n	80032d8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0301 	and.w	r3, r3, #1
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1e4      	bne.n	8003284 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032be:	223f      	movs	r2, #63	; 0x3f
 80032c0:	409a      	lsls	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2201      	movs	r2, #1
 80032d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3710      	adds	r7, #16
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d004      	beq.n	80032fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2280      	movs	r2, #128	; 0x80
 80032f8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e00c      	b.n	8003318 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2205      	movs	r2, #5
 8003302:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f022 0201 	bic.w	r2, r2, #1
 8003314:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003316:	2300      	movs	r3, #0
}
 8003318:	4618      	mov	r0, r3
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b08a      	sub	sp, #40	; 0x28
 8003328:	af00      	add	r7, sp, #0
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	460b      	mov	r3, r1
 800332e:	607a      	str	r2, [r7, #4]
 8003330:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 8003332:	2300      	movs	r3, #0
 8003334:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 8003336:	f7fe ff7b 	bl	8002230 <HAL_GetTick>
 800333a:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003342:	b2db      	uxtb	r3, r3
 8003344:	2b02      	cmp	r3, #2
 8003346:	d008      	beq.n	800335a <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2280      	movs	r2, #128	; 0x80
 800334c:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2200      	movs	r2, #0
 8003352:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e0bf      	b.n	80034da <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003364:	2b00      	cmp	r3, #0
 8003366:	d005      	beq.n	8003374 <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800336e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e0b2      	b.n	80034da <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8003374:	7afb      	ldrb	r3, [r7, #11]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d106      	bne.n	8003388 <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800337e:	2220      	movs	r2, #32
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	627b      	str	r3, [r7, #36]	; 0x24
 8003386:	e005      	b.n	8003394 <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800338c:	2210      	movs	r2, #16
 800338e:	fa02 f303 	lsl.w	r3, r2, r3
 8003392:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003398:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 80033a0:	e05a      	b.n	8003458 <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a8:	d017      	beq.n	80033da <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d007      	beq.n	80033c0 <HAL_DMA_PollForTransfer+0x9c>
 80033b0:	f7fe ff3e 	bl	8002230 <HAL_GetTick>
 80033b4:	4602      	mov	r2, r0
 80033b6:	69bb      	ldr	r3, [r7, #24]
 80033b8:	1ad3      	subs	r3, r2, r3
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d20c      	bcs.n	80033da <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2220      	movs	r2, #32
 80033c4:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e07f      	b.n	80034da <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e4:	2208      	movs	r2, #8
 80033e6:	409a      	lsls	r2, r3
 80033e8:	6a3b      	ldr	r3, [r7, #32]
 80033ea:	4013      	ands	r3, r2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d00b      	beq.n	8003408 <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033f4:	f043 0201 	orr.w	r2, r3, #1
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003400:	2208      	movs	r2, #8
 8003402:	409a      	lsls	r2, r3
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800340c:	2201      	movs	r2, #1
 800340e:	409a      	lsls	r2, r3
 8003410:	6a3b      	ldr	r3, [r7, #32]
 8003412:	4013      	ands	r3, r2
 8003414:	2b00      	cmp	r3, #0
 8003416:	d00b      	beq.n	8003430 <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800341c:	f043 0202 	orr.w	r2, r3, #2
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003428:	2201      	movs	r2, #1
 800342a:	409a      	lsls	r2, r3
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003434:	2204      	movs	r2, #4
 8003436:	409a      	lsls	r2, r3
 8003438:	6a3b      	ldr	r3, [r7, #32]
 800343a:	4013      	ands	r3, r2
 800343c:	2b00      	cmp	r3, #0
 800343e:	d00b      	beq.n	8003458 <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003444:	f043 0204 	orr.w	r2, r3, #4
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003450:	2204      	movs	r2, #4
 8003452:	409a      	lsls	r2, r3
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8003458:	6a3a      	ldr	r2, [r7, #32]
 800345a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345c:	4013      	ands	r3, r2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d105      	bne.n	800346e <HAL_DMA_PollForTransfer+0x14a>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	2b00      	cmp	r3, #0
 800346c:	d099      	beq.n	80033a2 <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003472:	2b00      	cmp	r3, #0
 8003474:	d018      	beq.n	80034a8 <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800347a:	f003 0301 	and.w	r3, r3, #1
 800347e:	2b00      	cmp	r3, #0
 8003480:	d012      	beq.n	80034a8 <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 8003482:	68f8      	ldr	r0, [r7, #12]
 8003484:	f7ff febc 	bl	8003200 <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800348c:	2230      	movs	r2, #48	; 0x30
 800348e:	409a      	lsls	r2, r3
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	609a      	str	r2, [r3, #8]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e018      	b.n	80034da <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 80034a8:	7afb      	ldrb	r3, [r7, #11]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10e      	bne.n	80034cc <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034b2:	2230      	movs	r2, #48	; 0x30
 80034b4:	409a      	lsls	r2, r3
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hdma->State = HAL_DMA_STATE_READY;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2201      	movs	r2, #1
 80034c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80034ca:	e005      	b.n	80034d8 <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034d0:	2210      	movs	r2, #16
 80034d2:	409a      	lsls	r2, r3
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 80034d8:	7ffb      	ldrb	r3, [r7, #31]
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3728      	adds	r7, #40	; 0x28
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
	...

080034e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80034ec:	2300      	movs	r3, #0
 80034ee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034f0:	4b92      	ldr	r3, [pc, #584]	; (800373c <HAL_DMA_IRQHandler+0x258>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a92      	ldr	r2, [pc, #584]	; (8003740 <HAL_DMA_IRQHandler+0x25c>)
 80034f6:	fba2 2303 	umull	r2, r3, r2, r3
 80034fa:	0a9b      	lsrs	r3, r3, #10
 80034fc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003502:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800350e:	2208      	movs	r2, #8
 8003510:	409a      	lsls	r2, r3
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	4013      	ands	r3, r2
 8003516:	2b00      	cmp	r3, #0
 8003518:	d01a      	beq.n	8003550 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0304 	and.w	r3, r3, #4
 8003524:	2b00      	cmp	r3, #0
 8003526:	d013      	beq.n	8003550 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f022 0204 	bic.w	r2, r2, #4
 8003536:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800353c:	2208      	movs	r2, #8
 800353e:	409a      	lsls	r2, r3
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003548:	f043 0201 	orr.w	r2, r3, #1
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003554:	2201      	movs	r2, #1
 8003556:	409a      	lsls	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	4013      	ands	r3, r2
 800355c:	2b00      	cmp	r3, #0
 800355e:	d012      	beq.n	8003586 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	695b      	ldr	r3, [r3, #20]
 8003566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00b      	beq.n	8003586 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003572:	2201      	movs	r2, #1
 8003574:	409a      	lsls	r2, r3
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800357e:	f043 0202 	orr.w	r2, r3, #2
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800358a:	2204      	movs	r2, #4
 800358c:	409a      	lsls	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	4013      	ands	r3, r2
 8003592:	2b00      	cmp	r3, #0
 8003594:	d012      	beq.n	80035bc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0302 	and.w	r3, r3, #2
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00b      	beq.n	80035bc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035a8:	2204      	movs	r2, #4
 80035aa:	409a      	lsls	r2, r3
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035b4:	f043 0204 	orr.w	r2, r3, #4
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035c0:	2210      	movs	r2, #16
 80035c2:	409a      	lsls	r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	4013      	ands	r3, r2
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d043      	beq.n	8003654 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0308 	and.w	r3, r3, #8
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d03c      	beq.n	8003654 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035de:	2210      	movs	r2, #16
 80035e0:	409a      	lsls	r2, r3
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d018      	beq.n	8003626 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d108      	bne.n	8003614 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003606:	2b00      	cmp	r3, #0
 8003608:	d024      	beq.n	8003654 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	4798      	blx	r3
 8003612:	e01f      	b.n	8003654 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003618:	2b00      	cmp	r3, #0
 800361a:	d01b      	beq.n	8003654 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	4798      	blx	r3
 8003624:	e016      	b.n	8003654 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003630:	2b00      	cmp	r3, #0
 8003632:	d107      	bne.n	8003644 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f022 0208 	bic.w	r2, r2, #8
 8003642:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003648:	2b00      	cmp	r3, #0
 800364a:	d003      	beq.n	8003654 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003658:	2220      	movs	r2, #32
 800365a:	409a      	lsls	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	4013      	ands	r3, r2
 8003660:	2b00      	cmp	r3, #0
 8003662:	f000 808e 	beq.w	8003782 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0310 	and.w	r3, r3, #16
 8003670:	2b00      	cmp	r3, #0
 8003672:	f000 8086 	beq.w	8003782 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800367a:	2220      	movs	r2, #32
 800367c:	409a      	lsls	r2, r3
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b05      	cmp	r3, #5
 800368c:	d136      	bne.n	80036fc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f022 0216 	bic.w	r2, r2, #22
 800369c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	695a      	ldr	r2, [r3, #20]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036ac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d103      	bne.n	80036be <HAL_DMA_IRQHandler+0x1da>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d007      	beq.n	80036ce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f022 0208 	bic.w	r2, r2, #8
 80036cc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036d2:	223f      	movs	r2, #63	; 0x3f
 80036d4:	409a      	lsls	r2, r3
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2201      	movs	r2, #1
 80036e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d07d      	beq.n	80037ee <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	4798      	blx	r3
        }
        return;
 80036fa:	e078      	b.n	80037ee <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d01c      	beq.n	8003744 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d108      	bne.n	800372a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800371c:	2b00      	cmp	r3, #0
 800371e:	d030      	beq.n	8003782 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	4798      	blx	r3
 8003728:	e02b      	b.n	8003782 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800372e:	2b00      	cmp	r3, #0
 8003730:	d027      	beq.n	8003782 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	4798      	blx	r3
 800373a:	e022      	b.n	8003782 <HAL_DMA_IRQHandler+0x29e>
 800373c:	20000004 	.word	0x20000004
 8003740:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800374e:	2b00      	cmp	r3, #0
 8003750:	d10f      	bne.n	8003772 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f022 0210 	bic.w	r2, r2, #16
 8003760:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2201      	movs	r2, #1
 800376e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003776:	2b00      	cmp	r3, #0
 8003778:	d003      	beq.n	8003782 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003786:	2b00      	cmp	r3, #0
 8003788:	d032      	beq.n	80037f0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b00      	cmp	r3, #0
 8003794:	d022      	beq.n	80037dc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2205      	movs	r2, #5
 800379a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f022 0201 	bic.w	r2, r2, #1
 80037ac:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	3301      	adds	r3, #1
 80037b2:	60bb      	str	r3, [r7, #8]
 80037b4:	697a      	ldr	r2, [r7, #20]
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d307      	bcc.n	80037ca <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0301 	and.w	r3, r3, #1
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d1f2      	bne.n	80037ae <HAL_DMA_IRQHandler+0x2ca>
 80037c8:	e000      	b.n	80037cc <HAL_DMA_IRQHandler+0x2e8>
          break;
 80037ca:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d005      	beq.n	80037f0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	4798      	blx	r3
 80037ec:	e000      	b.n	80037f0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80037ee:	bf00      	nop
    }
  }
}
 80037f0:	3718      	adds	r7, #24
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop

080037f8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b085      	sub	sp, #20
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	607a      	str	r2, [r7, #4]
 8003804:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003814:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	683a      	ldr	r2, [r7, #0]
 800381c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	2b40      	cmp	r3, #64	; 0x40
 8003824:	d108      	bne.n	8003838 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	68ba      	ldr	r2, [r7, #8]
 8003834:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003836:	e007      	b.n	8003848 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	68ba      	ldr	r2, [r7, #8]
 800383e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	60da      	str	r2, [r3, #12]
}
 8003848:	bf00      	nop
 800384a:	3714      	adds	r7, #20
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr

08003854 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003854:	b480      	push	{r7}
 8003856:	b085      	sub	sp, #20
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	b2db      	uxtb	r3, r3
 8003862:	3b10      	subs	r3, #16
 8003864:	4a14      	ldr	r2, [pc, #80]	; (80038b8 <DMA_CalcBaseAndBitshift+0x64>)
 8003866:	fba2 2303 	umull	r2, r3, r2, r3
 800386a:	091b      	lsrs	r3, r3, #4
 800386c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800386e:	4a13      	ldr	r2, [pc, #76]	; (80038bc <DMA_CalcBaseAndBitshift+0x68>)
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	4413      	add	r3, r2
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	461a      	mov	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2b03      	cmp	r3, #3
 8003880:	d909      	bls.n	8003896 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800388a:	f023 0303 	bic.w	r3, r3, #3
 800388e:	1d1a      	adds	r2, r3, #4
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	659a      	str	r2, [r3, #88]	; 0x58
 8003894:	e007      	b.n	80038a6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800389e:	f023 0303 	bic.w	r3, r3, #3
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3714      	adds	r7, #20
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	aaaaaaab 	.word	0xaaaaaaab
 80038bc:	0800ac64 	.word	0x0800ac64

080038c0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b085      	sub	sp, #20
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038c8:	2300      	movs	r3, #0
 80038ca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038d0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	699b      	ldr	r3, [r3, #24]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d11f      	bne.n	800391a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	2b03      	cmp	r3, #3
 80038de:	d855      	bhi.n	800398c <DMA_CheckFifoParam+0xcc>
 80038e0:	a201      	add	r2, pc, #4	; (adr r2, 80038e8 <DMA_CheckFifoParam+0x28>)
 80038e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038e6:	bf00      	nop
 80038e8:	080038f9 	.word	0x080038f9
 80038ec:	0800390b 	.word	0x0800390b
 80038f0:	080038f9 	.word	0x080038f9
 80038f4:	0800398d 	.word	0x0800398d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d045      	beq.n	8003990 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003908:	e042      	b.n	8003990 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800390e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003912:	d13f      	bne.n	8003994 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003918:	e03c      	b.n	8003994 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	699b      	ldr	r3, [r3, #24]
 800391e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003922:	d121      	bne.n	8003968 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	2b03      	cmp	r3, #3
 8003928:	d836      	bhi.n	8003998 <DMA_CheckFifoParam+0xd8>
 800392a:	a201      	add	r2, pc, #4	; (adr r2, 8003930 <DMA_CheckFifoParam+0x70>)
 800392c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003930:	08003941 	.word	0x08003941
 8003934:	08003947 	.word	0x08003947
 8003938:	08003941 	.word	0x08003941
 800393c:	08003959 	.word	0x08003959
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	73fb      	strb	r3, [r7, #15]
      break;
 8003944:	e02f      	b.n	80039a6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800394a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d024      	beq.n	800399c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003956:	e021      	b.n	800399c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800395c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003960:	d11e      	bne.n	80039a0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003966:	e01b      	b.n	80039a0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	2b02      	cmp	r3, #2
 800396c:	d902      	bls.n	8003974 <DMA_CheckFifoParam+0xb4>
 800396e:	2b03      	cmp	r3, #3
 8003970:	d003      	beq.n	800397a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003972:	e018      	b.n	80039a6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	73fb      	strb	r3, [r7, #15]
      break;
 8003978:	e015      	b.n	80039a6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800397e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d00e      	beq.n	80039a4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	73fb      	strb	r3, [r7, #15]
      break;
 800398a:	e00b      	b.n	80039a4 <DMA_CheckFifoParam+0xe4>
      break;
 800398c:	bf00      	nop
 800398e:	e00a      	b.n	80039a6 <DMA_CheckFifoParam+0xe6>
      break;
 8003990:	bf00      	nop
 8003992:	e008      	b.n	80039a6 <DMA_CheckFifoParam+0xe6>
      break;
 8003994:	bf00      	nop
 8003996:	e006      	b.n	80039a6 <DMA_CheckFifoParam+0xe6>
      break;
 8003998:	bf00      	nop
 800399a:	e004      	b.n	80039a6 <DMA_CheckFifoParam+0xe6>
      break;
 800399c:	bf00      	nop
 800399e:	e002      	b.n	80039a6 <DMA_CheckFifoParam+0xe6>
      break;   
 80039a0:	bf00      	nop
 80039a2:	e000      	b.n	80039a6 <DMA_CheckFifoParam+0xe6>
      break;
 80039a4:	bf00      	nop
    }
  } 
  
  return status; 
 80039a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3714      	adds	r7, #20
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr

080039b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b089      	sub	sp, #36	; 0x24
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80039be:	2300      	movs	r3, #0
 80039c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80039c2:	2300      	movs	r3, #0
 80039c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80039c6:	2300      	movs	r3, #0
 80039c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039ca:	2300      	movs	r3, #0
 80039cc:	61fb      	str	r3, [r7, #28]
 80039ce:	e165      	b.n	8003c9c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80039d0:	2201      	movs	r2, #1
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	fa02 f303 	lsl.w	r3, r2, r3
 80039d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	697a      	ldr	r2, [r7, #20]
 80039e0:	4013      	ands	r3, r2
 80039e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039e4:	693a      	ldr	r2, [r7, #16]
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	f040 8154 	bne.w	8003c96 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d00b      	beq.n	8003a0e <HAL_GPIO_Init+0x5a>
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d007      	beq.n	8003a0e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a02:	2b11      	cmp	r3, #17
 8003a04:	d003      	beq.n	8003a0e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	2b12      	cmp	r3, #18
 8003a0c:	d130      	bne.n	8003a70 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	2203      	movs	r2, #3
 8003a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1e:	43db      	mvns	r3, r3
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	4013      	ands	r3, r2
 8003a24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	68da      	ldr	r2, [r3, #12]
 8003a2a:	69fb      	ldr	r3, [r7, #28]
 8003a2c:	005b      	lsls	r3, r3, #1
 8003a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a32:	69ba      	ldr	r2, [r7, #24]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a44:	2201      	movs	r2, #1
 8003a46:	69fb      	ldr	r3, [r7, #28]
 8003a48:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4c:	43db      	mvns	r3, r3
 8003a4e:	69ba      	ldr	r2, [r7, #24]
 8003a50:	4013      	ands	r3, r2
 8003a52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	091b      	lsrs	r3, r3, #4
 8003a5a:	f003 0201 	and.w	r2, r3, #1
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	fa02 f303 	lsl.w	r3, r2, r3
 8003a64:	69ba      	ldr	r2, [r7, #24]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	69ba      	ldr	r2, [r7, #24]
 8003a6e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	005b      	lsls	r3, r3, #1
 8003a7a:	2203      	movs	r2, #3
 8003a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a80:	43db      	mvns	r3, r3
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	4013      	ands	r3, r2
 8003a86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	689a      	ldr	r2, [r3, #8]
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	005b      	lsls	r3, r3, #1
 8003a90:	fa02 f303 	lsl.w	r3, r2, r3
 8003a94:	69ba      	ldr	r2, [r7, #24]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	69ba      	ldr	r2, [r7, #24]
 8003a9e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d003      	beq.n	8003ab0 <HAL_GPIO_Init+0xfc>
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	2b12      	cmp	r3, #18
 8003aae:	d123      	bne.n	8003af8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	08da      	lsrs	r2, r3, #3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	3208      	adds	r2, #8
 8003ab8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003abc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	f003 0307 	and.w	r3, r3, #7
 8003ac4:	009b      	lsls	r3, r3, #2
 8003ac6:	220f      	movs	r2, #15
 8003ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8003acc:	43db      	mvns	r3, r3
 8003ace:	69ba      	ldr	r2, [r7, #24]
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	691a      	ldr	r2, [r3, #16]
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	f003 0307 	and.w	r3, r3, #7
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae4:	69ba      	ldr	r2, [r7, #24]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	08da      	lsrs	r2, r3, #3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	3208      	adds	r2, #8
 8003af2:	69b9      	ldr	r1, [r7, #24]
 8003af4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	005b      	lsls	r3, r3, #1
 8003b02:	2203      	movs	r2, #3
 8003b04:	fa02 f303 	lsl.w	r3, r2, r3
 8003b08:	43db      	mvns	r3, r3
 8003b0a:	69ba      	ldr	r2, [r7, #24]
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f003 0203 	and.w	r2, r3, #3
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	005b      	lsls	r3, r3, #1
 8003b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b20:	69ba      	ldr	r2, [r7, #24]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	69ba      	ldr	r2, [r7, #24]
 8003b2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f000 80ae 	beq.w	8003c96 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	60fb      	str	r3, [r7, #12]
 8003b3e:	4b5c      	ldr	r3, [pc, #368]	; (8003cb0 <HAL_GPIO_Init+0x2fc>)
 8003b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b42:	4a5b      	ldr	r2, [pc, #364]	; (8003cb0 <HAL_GPIO_Init+0x2fc>)
 8003b44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b48:	6453      	str	r3, [r2, #68]	; 0x44
 8003b4a:	4b59      	ldr	r3, [pc, #356]	; (8003cb0 <HAL_GPIO_Init+0x2fc>)
 8003b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b52:	60fb      	str	r3, [r7, #12]
 8003b54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b56:	4a57      	ldr	r2, [pc, #348]	; (8003cb4 <HAL_GPIO_Init+0x300>)
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	089b      	lsrs	r3, r3, #2
 8003b5c:	3302      	adds	r3, #2
 8003b5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b64:	69fb      	ldr	r3, [r7, #28]
 8003b66:	f003 0303 	and.w	r3, r3, #3
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	220f      	movs	r2, #15
 8003b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b72:	43db      	mvns	r3, r3
 8003b74:	69ba      	ldr	r2, [r7, #24]
 8003b76:	4013      	ands	r3, r2
 8003b78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4a4e      	ldr	r2, [pc, #312]	; (8003cb8 <HAL_GPIO_Init+0x304>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d025      	beq.n	8003bce <HAL_GPIO_Init+0x21a>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a4d      	ldr	r2, [pc, #308]	; (8003cbc <HAL_GPIO_Init+0x308>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d01f      	beq.n	8003bca <HAL_GPIO_Init+0x216>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a4c      	ldr	r2, [pc, #304]	; (8003cc0 <HAL_GPIO_Init+0x30c>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d019      	beq.n	8003bc6 <HAL_GPIO_Init+0x212>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	4a4b      	ldr	r2, [pc, #300]	; (8003cc4 <HAL_GPIO_Init+0x310>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d013      	beq.n	8003bc2 <HAL_GPIO_Init+0x20e>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a4a      	ldr	r2, [pc, #296]	; (8003cc8 <HAL_GPIO_Init+0x314>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d00d      	beq.n	8003bbe <HAL_GPIO_Init+0x20a>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4a49      	ldr	r2, [pc, #292]	; (8003ccc <HAL_GPIO_Init+0x318>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d007      	beq.n	8003bba <HAL_GPIO_Init+0x206>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a48      	ldr	r2, [pc, #288]	; (8003cd0 <HAL_GPIO_Init+0x31c>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d101      	bne.n	8003bb6 <HAL_GPIO_Init+0x202>
 8003bb2:	2306      	movs	r3, #6
 8003bb4:	e00c      	b.n	8003bd0 <HAL_GPIO_Init+0x21c>
 8003bb6:	2307      	movs	r3, #7
 8003bb8:	e00a      	b.n	8003bd0 <HAL_GPIO_Init+0x21c>
 8003bba:	2305      	movs	r3, #5
 8003bbc:	e008      	b.n	8003bd0 <HAL_GPIO_Init+0x21c>
 8003bbe:	2304      	movs	r3, #4
 8003bc0:	e006      	b.n	8003bd0 <HAL_GPIO_Init+0x21c>
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e004      	b.n	8003bd0 <HAL_GPIO_Init+0x21c>
 8003bc6:	2302      	movs	r3, #2
 8003bc8:	e002      	b.n	8003bd0 <HAL_GPIO_Init+0x21c>
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e000      	b.n	8003bd0 <HAL_GPIO_Init+0x21c>
 8003bce:	2300      	movs	r3, #0
 8003bd0:	69fa      	ldr	r2, [r7, #28]
 8003bd2:	f002 0203 	and.w	r2, r2, #3
 8003bd6:	0092      	lsls	r2, r2, #2
 8003bd8:	4093      	lsls	r3, r2
 8003bda:	69ba      	ldr	r2, [r7, #24]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003be0:	4934      	ldr	r1, [pc, #208]	; (8003cb4 <HAL_GPIO_Init+0x300>)
 8003be2:	69fb      	ldr	r3, [r7, #28]
 8003be4:	089b      	lsrs	r3, r3, #2
 8003be6:	3302      	adds	r3, #2
 8003be8:	69ba      	ldr	r2, [r7, #24]
 8003bea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bee:	4b39      	ldr	r3, [pc, #228]	; (8003cd4 <HAL_GPIO_Init+0x320>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	43db      	mvns	r3, r3
 8003bf8:	69ba      	ldr	r2, [r7, #24]
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d003      	beq.n	8003c12 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003c0a:	69ba      	ldr	r2, [r7, #24]
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c12:	4a30      	ldr	r2, [pc, #192]	; (8003cd4 <HAL_GPIO_Init+0x320>)
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003c18:	4b2e      	ldr	r3, [pc, #184]	; (8003cd4 <HAL_GPIO_Init+0x320>)
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	43db      	mvns	r3, r3
 8003c22:	69ba      	ldr	r2, [r7, #24]
 8003c24:	4013      	ands	r3, r2
 8003c26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d003      	beq.n	8003c3c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c3c:	4a25      	ldr	r2, [pc, #148]	; (8003cd4 <HAL_GPIO_Init+0x320>)
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c42:	4b24      	ldr	r3, [pc, #144]	; (8003cd4 <HAL_GPIO_Init+0x320>)
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	43db      	mvns	r3, r3
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	4013      	ands	r3, r2
 8003c50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d003      	beq.n	8003c66 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003c5e:	69ba      	ldr	r2, [r7, #24]
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c66:	4a1b      	ldr	r2, [pc, #108]	; (8003cd4 <HAL_GPIO_Init+0x320>)
 8003c68:	69bb      	ldr	r3, [r7, #24]
 8003c6a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c6c:	4b19      	ldr	r3, [pc, #100]	; (8003cd4 <HAL_GPIO_Init+0x320>)
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	43db      	mvns	r3, r3
 8003c76:	69ba      	ldr	r2, [r7, #24]
 8003c78:	4013      	ands	r3, r2
 8003c7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d003      	beq.n	8003c90 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003c88:	69ba      	ldr	r2, [r7, #24]
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c90:	4a10      	ldr	r2, [pc, #64]	; (8003cd4 <HAL_GPIO_Init+0x320>)
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	3301      	adds	r3, #1
 8003c9a:	61fb      	str	r3, [r7, #28]
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	2b0f      	cmp	r3, #15
 8003ca0:	f67f ae96 	bls.w	80039d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ca4:	bf00      	nop
 8003ca6:	3724      	adds	r7, #36	; 0x24
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr
 8003cb0:	40023800 	.word	0x40023800
 8003cb4:	40013800 	.word	0x40013800
 8003cb8:	40020000 	.word	0x40020000
 8003cbc:	40020400 	.word	0x40020400
 8003cc0:	40020800 	.word	0x40020800
 8003cc4:	40020c00 	.word	0x40020c00
 8003cc8:	40021000 	.word	0x40021000
 8003ccc:	40021400 	.word	0x40021400
 8003cd0:	40021800 	.word	0x40021800
 8003cd4:	40013c00 	.word	0x40013c00

08003cd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	807b      	strh	r3, [r7, #2]
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ce8:	787b      	ldrb	r3, [r7, #1]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d003      	beq.n	8003cf6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003cee:	887a      	ldrh	r2, [r7, #2]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003cf4:	e003      	b.n	8003cfe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003cf6:	887b      	ldrh	r3, [r7, #2]
 8003cf8:	041a      	lsls	r2, r3, #16
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	619a      	str	r2, [r3, #24]
}
 8003cfe:	bf00      	nop
 8003d00:	370c      	adds	r7, #12
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
	...

08003d0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	4603      	mov	r3, r0
 8003d14:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003d16:	4b08      	ldr	r3, [pc, #32]	; (8003d38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d18:	695a      	ldr	r2, [r3, #20]
 8003d1a:	88fb      	ldrh	r3, [r7, #6]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d006      	beq.n	8003d30 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003d22:	4a05      	ldr	r2, [pc, #20]	; (8003d38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d24:	88fb      	ldrh	r3, [r7, #6]
 8003d26:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003d28:	88fb      	ldrh	r3, [r7, #6]
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f7fd fa10 	bl	8001150 <HAL_GPIO_EXTI_Callback>
  }
}
 8003d30:	bf00      	nop
 8003d32:	3708      	adds	r7, #8
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	40013c00 	.word	0x40013c00

08003d3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d101      	bne.n	8003d50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e0cc      	b.n	8003eea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d50:	4b68      	ldr	r3, [pc, #416]	; (8003ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 030f 	and.w	r3, r3, #15
 8003d58:	683a      	ldr	r2, [r7, #0]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d90c      	bls.n	8003d78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d5e:	4b65      	ldr	r3, [pc, #404]	; (8003ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8003d60:	683a      	ldr	r2, [r7, #0]
 8003d62:	b2d2      	uxtb	r2, r2
 8003d64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d66:	4b63      	ldr	r3, [pc, #396]	; (8003ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 030f 	and.w	r3, r3, #15
 8003d6e:	683a      	ldr	r2, [r7, #0]
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d001      	beq.n	8003d78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e0b8      	b.n	8003eea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0302 	and.w	r3, r3, #2
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d020      	beq.n	8003dc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0304 	and.w	r3, r3, #4
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d005      	beq.n	8003d9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d90:	4b59      	ldr	r3, [pc, #356]	; (8003ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	4a58      	ldr	r2, [pc, #352]	; (8003ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d96:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d9a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0308 	and.w	r3, r3, #8
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d005      	beq.n	8003db4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003da8:	4b53      	ldr	r3, [pc, #332]	; (8003ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	4a52      	ldr	r2, [pc, #328]	; (8003ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003db2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003db4:	4b50      	ldr	r3, [pc, #320]	; (8003ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	494d      	ldr	r1, [pc, #308]	; (8003ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0301 	and.w	r3, r3, #1
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d044      	beq.n	8003e5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d107      	bne.n	8003dea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dda:	4b47      	ldr	r3, [pc, #284]	; (8003ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d119      	bne.n	8003e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e07f      	b.n	8003eea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d003      	beq.n	8003dfa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003df6:	2b03      	cmp	r3, #3
 8003df8:	d107      	bne.n	8003e0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dfa:	4b3f      	ldr	r3, [pc, #252]	; (8003ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d109      	bne.n	8003e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e06f      	b.n	8003eea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e0a:	4b3b      	ldr	r3, [pc, #236]	; (8003ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0302 	and.w	r3, r3, #2
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d101      	bne.n	8003e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e067      	b.n	8003eea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e1a:	4b37      	ldr	r3, [pc, #220]	; (8003ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f023 0203 	bic.w	r2, r3, #3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	4934      	ldr	r1, [pc, #208]	; (8003ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e2c:	f7fe fa00 	bl	8002230 <HAL_GetTick>
 8003e30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e32:	e00a      	b.n	8003e4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e34:	f7fe f9fc 	bl	8002230 <HAL_GetTick>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d901      	bls.n	8003e4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e46:	2303      	movs	r3, #3
 8003e48:	e04f      	b.n	8003eea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e4a:	4b2b      	ldr	r3, [pc, #172]	; (8003ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	f003 020c 	and.w	r2, r3, #12
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d1eb      	bne.n	8003e34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e5c:	4b25      	ldr	r3, [pc, #148]	; (8003ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 030f 	and.w	r3, r3, #15
 8003e64:	683a      	ldr	r2, [r7, #0]
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d20c      	bcs.n	8003e84 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e6a:	4b22      	ldr	r3, [pc, #136]	; (8003ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e6c:	683a      	ldr	r2, [r7, #0]
 8003e6e:	b2d2      	uxtb	r2, r2
 8003e70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e72:	4b20      	ldr	r3, [pc, #128]	; (8003ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 030f 	and.w	r3, r3, #15
 8003e7a:	683a      	ldr	r2, [r7, #0]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d001      	beq.n	8003e84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e032      	b.n	8003eea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0304 	and.w	r3, r3, #4
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d008      	beq.n	8003ea2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e90:	4b19      	ldr	r3, [pc, #100]	; (8003ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	4916      	ldr	r1, [pc, #88]	; (8003ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0308 	and.w	r3, r3, #8
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d009      	beq.n	8003ec2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003eae:	4b12      	ldr	r3, [pc, #72]	; (8003ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	00db      	lsls	r3, r3, #3
 8003ebc:	490e      	ldr	r1, [pc, #56]	; (8003ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ec2:	f000 f855 	bl	8003f70 <HAL_RCC_GetSysClockFreq>
 8003ec6:	4601      	mov	r1, r0
 8003ec8:	4b0b      	ldr	r3, [pc, #44]	; (8003ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	091b      	lsrs	r3, r3, #4
 8003ece:	f003 030f 	and.w	r3, r3, #15
 8003ed2:	4a0a      	ldr	r2, [pc, #40]	; (8003efc <HAL_RCC_ClockConfig+0x1c0>)
 8003ed4:	5cd3      	ldrb	r3, [r2, r3]
 8003ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8003eda:	4a09      	ldr	r2, [pc, #36]	; (8003f00 <HAL_RCC_ClockConfig+0x1c4>)
 8003edc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003ede:	4b09      	ldr	r3, [pc, #36]	; (8003f04 <HAL_RCC_ClockConfig+0x1c8>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f7fe f960 	bl	80021a8 <HAL_InitTick>

  return HAL_OK;
 8003ee8:	2300      	movs	r3, #0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3710      	adds	r7, #16
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	40023c00 	.word	0x40023c00
 8003ef8:	40023800 	.word	0x40023800
 8003efc:	0800ac4c 	.word	0x0800ac4c
 8003f00:	20000004 	.word	0x20000004
 8003f04:	20000008 	.word	0x20000008

08003f08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f0c:	4b03      	ldr	r3, [pc, #12]	; (8003f1c <HAL_RCC_GetHCLKFreq+0x14>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
 8003f1a:	bf00      	nop
 8003f1c:	20000004 	.word	0x20000004

08003f20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f24:	f7ff fff0 	bl	8003f08 <HAL_RCC_GetHCLKFreq>
 8003f28:	4601      	mov	r1, r0
 8003f2a:	4b05      	ldr	r3, [pc, #20]	; (8003f40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	0a9b      	lsrs	r3, r3, #10
 8003f30:	f003 0307 	and.w	r3, r3, #7
 8003f34:	4a03      	ldr	r2, [pc, #12]	; (8003f44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f36:	5cd3      	ldrb	r3, [r2, r3]
 8003f38:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	40023800 	.word	0x40023800
 8003f44:	0800ac5c 	.word	0x0800ac5c

08003f48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f4c:	f7ff ffdc 	bl	8003f08 <HAL_RCC_GetHCLKFreq>
 8003f50:	4601      	mov	r1, r0
 8003f52:	4b05      	ldr	r3, [pc, #20]	; (8003f68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	0b5b      	lsrs	r3, r3, #13
 8003f58:	f003 0307 	and.w	r3, r3, #7
 8003f5c:	4a03      	ldr	r2, [pc, #12]	; (8003f6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f5e:	5cd3      	ldrb	r3, [r2, r3]
 8003f60:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	40023800 	.word	0x40023800
 8003f6c:	0800ac5c 	.word	0x0800ac5c

08003f70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f72:	b087      	sub	sp, #28
 8003f74:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f76:	2300      	movs	r3, #0
 8003f78:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8003f82:	2300      	movs	r3, #0
 8003f84:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003f86:	2300      	movs	r3, #0
 8003f88:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f8a:	4bc6      	ldr	r3, [pc, #792]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x334>)
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f003 030c 	and.w	r3, r3, #12
 8003f92:	2b0c      	cmp	r3, #12
 8003f94:	f200 817e 	bhi.w	8004294 <HAL_RCC_GetSysClockFreq+0x324>
 8003f98:	a201      	add	r2, pc, #4	; (adr r2, 8003fa0 <HAL_RCC_GetSysClockFreq+0x30>)
 8003f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f9e:	bf00      	nop
 8003fa0:	08003fd5 	.word	0x08003fd5
 8003fa4:	08004295 	.word	0x08004295
 8003fa8:	08004295 	.word	0x08004295
 8003fac:	08004295 	.word	0x08004295
 8003fb0:	08003fdb 	.word	0x08003fdb
 8003fb4:	08004295 	.word	0x08004295
 8003fb8:	08004295 	.word	0x08004295
 8003fbc:	08004295 	.word	0x08004295
 8003fc0:	08003fe1 	.word	0x08003fe1
 8003fc4:	08004295 	.word	0x08004295
 8003fc8:	08004295 	.word	0x08004295
 8003fcc:	08004295 	.word	0x08004295
 8003fd0:	0800413d 	.word	0x0800413d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fd4:	4bb4      	ldr	r3, [pc, #720]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x338>)
 8003fd6:	613b      	str	r3, [r7, #16]
       break;
 8003fd8:	e15f      	b.n	800429a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fda:	4bb4      	ldr	r3, [pc, #720]	; (80042ac <HAL_RCC_GetSysClockFreq+0x33c>)
 8003fdc:	613b      	str	r3, [r7, #16]
      break;
 8003fde:	e15c      	b.n	800429a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fe0:	4bb0      	ldr	r3, [pc, #704]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x334>)
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fe8:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fea:	4bae      	ldr	r3, [pc, #696]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x334>)
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d04a      	beq.n	800408c <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ff6:	4bab      	ldr	r3, [pc, #684]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x334>)
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	099b      	lsrs	r3, r3, #6
 8003ffc:	f04f 0400 	mov.w	r4, #0
 8004000:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004004:	f04f 0200 	mov.w	r2, #0
 8004008:	ea03 0501 	and.w	r5, r3, r1
 800400c:	ea04 0602 	and.w	r6, r4, r2
 8004010:	4629      	mov	r1, r5
 8004012:	4632      	mov	r2, r6
 8004014:	f04f 0300 	mov.w	r3, #0
 8004018:	f04f 0400 	mov.w	r4, #0
 800401c:	0154      	lsls	r4, r2, #5
 800401e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004022:	014b      	lsls	r3, r1, #5
 8004024:	4619      	mov	r1, r3
 8004026:	4622      	mov	r2, r4
 8004028:	1b49      	subs	r1, r1, r5
 800402a:	eb62 0206 	sbc.w	r2, r2, r6
 800402e:	f04f 0300 	mov.w	r3, #0
 8004032:	f04f 0400 	mov.w	r4, #0
 8004036:	0194      	lsls	r4, r2, #6
 8004038:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800403c:	018b      	lsls	r3, r1, #6
 800403e:	1a5b      	subs	r3, r3, r1
 8004040:	eb64 0402 	sbc.w	r4, r4, r2
 8004044:	f04f 0100 	mov.w	r1, #0
 8004048:	f04f 0200 	mov.w	r2, #0
 800404c:	00e2      	lsls	r2, r4, #3
 800404e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004052:	00d9      	lsls	r1, r3, #3
 8004054:	460b      	mov	r3, r1
 8004056:	4614      	mov	r4, r2
 8004058:	195b      	adds	r3, r3, r5
 800405a:	eb44 0406 	adc.w	r4, r4, r6
 800405e:	f04f 0100 	mov.w	r1, #0
 8004062:	f04f 0200 	mov.w	r2, #0
 8004066:	0262      	lsls	r2, r4, #9
 8004068:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800406c:	0259      	lsls	r1, r3, #9
 800406e:	460b      	mov	r3, r1
 8004070:	4614      	mov	r4, r2
 8004072:	4618      	mov	r0, r3
 8004074:	4621      	mov	r1, r4
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f04f 0400 	mov.w	r4, #0
 800407c:	461a      	mov	r2, r3
 800407e:	4623      	mov	r3, r4
 8004080:	f7fc fe22 	bl	8000cc8 <__aeabi_uldivmod>
 8004084:	4603      	mov	r3, r0
 8004086:	460c      	mov	r4, r1
 8004088:	617b      	str	r3, [r7, #20]
 800408a:	e049      	b.n	8004120 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800408c:	4b85      	ldr	r3, [pc, #532]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x334>)
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	099b      	lsrs	r3, r3, #6
 8004092:	f04f 0400 	mov.w	r4, #0
 8004096:	f240 11ff 	movw	r1, #511	; 0x1ff
 800409a:	f04f 0200 	mov.w	r2, #0
 800409e:	ea03 0501 	and.w	r5, r3, r1
 80040a2:	ea04 0602 	and.w	r6, r4, r2
 80040a6:	4629      	mov	r1, r5
 80040a8:	4632      	mov	r2, r6
 80040aa:	f04f 0300 	mov.w	r3, #0
 80040ae:	f04f 0400 	mov.w	r4, #0
 80040b2:	0154      	lsls	r4, r2, #5
 80040b4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80040b8:	014b      	lsls	r3, r1, #5
 80040ba:	4619      	mov	r1, r3
 80040bc:	4622      	mov	r2, r4
 80040be:	1b49      	subs	r1, r1, r5
 80040c0:	eb62 0206 	sbc.w	r2, r2, r6
 80040c4:	f04f 0300 	mov.w	r3, #0
 80040c8:	f04f 0400 	mov.w	r4, #0
 80040cc:	0194      	lsls	r4, r2, #6
 80040ce:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80040d2:	018b      	lsls	r3, r1, #6
 80040d4:	1a5b      	subs	r3, r3, r1
 80040d6:	eb64 0402 	sbc.w	r4, r4, r2
 80040da:	f04f 0100 	mov.w	r1, #0
 80040de:	f04f 0200 	mov.w	r2, #0
 80040e2:	00e2      	lsls	r2, r4, #3
 80040e4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80040e8:	00d9      	lsls	r1, r3, #3
 80040ea:	460b      	mov	r3, r1
 80040ec:	4614      	mov	r4, r2
 80040ee:	195b      	adds	r3, r3, r5
 80040f0:	eb44 0406 	adc.w	r4, r4, r6
 80040f4:	f04f 0100 	mov.w	r1, #0
 80040f8:	f04f 0200 	mov.w	r2, #0
 80040fc:	02a2      	lsls	r2, r4, #10
 80040fe:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004102:	0299      	lsls	r1, r3, #10
 8004104:	460b      	mov	r3, r1
 8004106:	4614      	mov	r4, r2
 8004108:	4618      	mov	r0, r3
 800410a:	4621      	mov	r1, r4
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f04f 0400 	mov.w	r4, #0
 8004112:	461a      	mov	r2, r3
 8004114:	4623      	mov	r3, r4
 8004116:	f7fc fdd7 	bl	8000cc8 <__aeabi_uldivmod>
 800411a:	4603      	mov	r3, r0
 800411c:	460c      	mov	r4, r1
 800411e:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004120:	4b60      	ldr	r3, [pc, #384]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x334>)
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	0c1b      	lsrs	r3, r3, #16
 8004126:	f003 0303 	and.w	r3, r3, #3
 800412a:	3301      	adds	r3, #1
 800412c:	005b      	lsls	r3, r3, #1
 800412e:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8004130:	697a      	ldr	r2, [r7, #20]
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	fbb2 f3f3 	udiv	r3, r2, r3
 8004138:	613b      	str	r3, [r7, #16]
      break;
 800413a:	e0ae      	b.n	800429a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800413c:	4b59      	ldr	r3, [pc, #356]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x334>)
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004144:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004146:	4b57      	ldr	r3, [pc, #348]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x334>)
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d04a      	beq.n	80041e8 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004152:	4b54      	ldr	r3, [pc, #336]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x334>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	099b      	lsrs	r3, r3, #6
 8004158:	f04f 0400 	mov.w	r4, #0
 800415c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004160:	f04f 0200 	mov.w	r2, #0
 8004164:	ea03 0501 	and.w	r5, r3, r1
 8004168:	ea04 0602 	and.w	r6, r4, r2
 800416c:	4629      	mov	r1, r5
 800416e:	4632      	mov	r2, r6
 8004170:	f04f 0300 	mov.w	r3, #0
 8004174:	f04f 0400 	mov.w	r4, #0
 8004178:	0154      	lsls	r4, r2, #5
 800417a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800417e:	014b      	lsls	r3, r1, #5
 8004180:	4619      	mov	r1, r3
 8004182:	4622      	mov	r2, r4
 8004184:	1b49      	subs	r1, r1, r5
 8004186:	eb62 0206 	sbc.w	r2, r2, r6
 800418a:	f04f 0300 	mov.w	r3, #0
 800418e:	f04f 0400 	mov.w	r4, #0
 8004192:	0194      	lsls	r4, r2, #6
 8004194:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004198:	018b      	lsls	r3, r1, #6
 800419a:	1a5b      	subs	r3, r3, r1
 800419c:	eb64 0402 	sbc.w	r4, r4, r2
 80041a0:	f04f 0100 	mov.w	r1, #0
 80041a4:	f04f 0200 	mov.w	r2, #0
 80041a8:	00e2      	lsls	r2, r4, #3
 80041aa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80041ae:	00d9      	lsls	r1, r3, #3
 80041b0:	460b      	mov	r3, r1
 80041b2:	4614      	mov	r4, r2
 80041b4:	195b      	adds	r3, r3, r5
 80041b6:	eb44 0406 	adc.w	r4, r4, r6
 80041ba:	f04f 0100 	mov.w	r1, #0
 80041be:	f04f 0200 	mov.w	r2, #0
 80041c2:	0262      	lsls	r2, r4, #9
 80041c4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80041c8:	0259      	lsls	r1, r3, #9
 80041ca:	460b      	mov	r3, r1
 80041cc:	4614      	mov	r4, r2
 80041ce:	4618      	mov	r0, r3
 80041d0:	4621      	mov	r1, r4
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f04f 0400 	mov.w	r4, #0
 80041d8:	461a      	mov	r2, r3
 80041da:	4623      	mov	r3, r4
 80041dc:	f7fc fd74 	bl	8000cc8 <__aeabi_uldivmod>
 80041e0:	4603      	mov	r3, r0
 80041e2:	460c      	mov	r4, r1
 80041e4:	617b      	str	r3, [r7, #20]
 80041e6:	e049      	b.n	800427c <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041e8:	4b2e      	ldr	r3, [pc, #184]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x334>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	099b      	lsrs	r3, r3, #6
 80041ee:	f04f 0400 	mov.w	r4, #0
 80041f2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80041f6:	f04f 0200 	mov.w	r2, #0
 80041fa:	ea03 0501 	and.w	r5, r3, r1
 80041fe:	ea04 0602 	and.w	r6, r4, r2
 8004202:	4629      	mov	r1, r5
 8004204:	4632      	mov	r2, r6
 8004206:	f04f 0300 	mov.w	r3, #0
 800420a:	f04f 0400 	mov.w	r4, #0
 800420e:	0154      	lsls	r4, r2, #5
 8004210:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004214:	014b      	lsls	r3, r1, #5
 8004216:	4619      	mov	r1, r3
 8004218:	4622      	mov	r2, r4
 800421a:	1b49      	subs	r1, r1, r5
 800421c:	eb62 0206 	sbc.w	r2, r2, r6
 8004220:	f04f 0300 	mov.w	r3, #0
 8004224:	f04f 0400 	mov.w	r4, #0
 8004228:	0194      	lsls	r4, r2, #6
 800422a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800422e:	018b      	lsls	r3, r1, #6
 8004230:	1a5b      	subs	r3, r3, r1
 8004232:	eb64 0402 	sbc.w	r4, r4, r2
 8004236:	f04f 0100 	mov.w	r1, #0
 800423a:	f04f 0200 	mov.w	r2, #0
 800423e:	00e2      	lsls	r2, r4, #3
 8004240:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004244:	00d9      	lsls	r1, r3, #3
 8004246:	460b      	mov	r3, r1
 8004248:	4614      	mov	r4, r2
 800424a:	195b      	adds	r3, r3, r5
 800424c:	eb44 0406 	adc.w	r4, r4, r6
 8004250:	f04f 0100 	mov.w	r1, #0
 8004254:	f04f 0200 	mov.w	r2, #0
 8004258:	02a2      	lsls	r2, r4, #10
 800425a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800425e:	0299      	lsls	r1, r3, #10
 8004260:	460b      	mov	r3, r1
 8004262:	4614      	mov	r4, r2
 8004264:	4618      	mov	r0, r3
 8004266:	4621      	mov	r1, r4
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f04f 0400 	mov.w	r4, #0
 800426e:	461a      	mov	r2, r3
 8004270:	4623      	mov	r3, r4
 8004272:	f7fc fd29 	bl	8000cc8 <__aeabi_uldivmod>
 8004276:	4603      	mov	r3, r0
 8004278:	460c      	mov	r4, r1
 800427a:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800427c:	4b09      	ldr	r3, [pc, #36]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x334>)
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	0f1b      	lsrs	r3, r3, #28
 8004282:	f003 0307 	and.w	r3, r3, #7
 8004286:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8004288:	697a      	ldr	r2, [r7, #20]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004290:	613b      	str	r3, [r7, #16]
      break;
 8004292:	e002      	b.n	800429a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004294:	4b04      	ldr	r3, [pc, #16]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x338>)
 8004296:	613b      	str	r3, [r7, #16]
      break;
 8004298:	bf00      	nop
    }
  }
  return sysclockfreq;
 800429a:	693b      	ldr	r3, [r7, #16]
}
 800429c:	4618      	mov	r0, r3
 800429e:	371c      	adds	r7, #28
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042a4:	40023800 	.word	0x40023800
 80042a8:	00f42400 	.word	0x00f42400
 80042ac:	007a1200 	.word	0x007a1200

080042b0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b086      	sub	sp, #24
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80042b8:	2300      	movs	r3, #0
 80042ba:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0301 	and.w	r3, r3, #1
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	f000 8083 	beq.w	80043d0 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80042ca:	4b95      	ldr	r3, [pc, #596]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f003 030c 	and.w	r3, r3, #12
 80042d2:	2b04      	cmp	r3, #4
 80042d4:	d019      	beq.n	800430a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80042d6:	4b92      	ldr	r3, [pc, #584]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80042de:	2b08      	cmp	r3, #8
 80042e0:	d106      	bne.n	80042f0 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80042e2:	4b8f      	ldr	r3, [pc, #572]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042ee:	d00c      	beq.n	800430a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042f0:	4b8b      	ldr	r3, [pc, #556]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80042f8:	2b0c      	cmp	r3, #12
 80042fa:	d112      	bne.n	8004322 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042fc:	4b88      	ldr	r3, [pc, #544]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004304:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004308:	d10b      	bne.n	8004322 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800430a:	4b85      	ldr	r3, [pc, #532]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004312:	2b00      	cmp	r3, #0
 8004314:	d05b      	beq.n	80043ce <HAL_RCC_OscConfig+0x11e>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d157      	bne.n	80043ce <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e216      	b.n	8004750 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800432a:	d106      	bne.n	800433a <HAL_RCC_OscConfig+0x8a>
 800432c:	4b7c      	ldr	r3, [pc, #496]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a7b      	ldr	r2, [pc, #492]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 8004332:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004336:	6013      	str	r3, [r2, #0]
 8004338:	e01d      	b.n	8004376 <HAL_RCC_OscConfig+0xc6>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004342:	d10c      	bne.n	800435e <HAL_RCC_OscConfig+0xae>
 8004344:	4b76      	ldr	r3, [pc, #472]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a75      	ldr	r2, [pc, #468]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 800434a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800434e:	6013      	str	r3, [r2, #0]
 8004350:	4b73      	ldr	r3, [pc, #460]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a72      	ldr	r2, [pc, #456]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 8004356:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800435a:	6013      	str	r3, [r2, #0]
 800435c:	e00b      	b.n	8004376 <HAL_RCC_OscConfig+0xc6>
 800435e:	4b70      	ldr	r3, [pc, #448]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a6f      	ldr	r2, [pc, #444]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 8004364:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004368:	6013      	str	r3, [r2, #0]
 800436a:	4b6d      	ldr	r3, [pc, #436]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a6c      	ldr	r2, [pc, #432]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 8004370:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004374:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d013      	beq.n	80043a6 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800437e:	f7fd ff57 	bl	8002230 <HAL_GetTick>
 8004382:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004384:	e008      	b.n	8004398 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004386:	f7fd ff53 	bl	8002230 <HAL_GetTick>
 800438a:	4602      	mov	r2, r0
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	1ad3      	subs	r3, r2, r3
 8004390:	2b64      	cmp	r3, #100	; 0x64
 8004392:	d901      	bls.n	8004398 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	e1db      	b.n	8004750 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004398:	4b61      	ldr	r3, [pc, #388]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d0f0      	beq.n	8004386 <HAL_RCC_OscConfig+0xd6>
 80043a4:	e014      	b.n	80043d0 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a6:	f7fd ff43 	bl	8002230 <HAL_GetTick>
 80043aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043ac:	e008      	b.n	80043c0 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043ae:	f7fd ff3f 	bl	8002230 <HAL_GetTick>
 80043b2:	4602      	mov	r2, r0
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	1ad3      	subs	r3, r2, r3
 80043b8:	2b64      	cmp	r3, #100	; 0x64
 80043ba:	d901      	bls.n	80043c0 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 80043bc:	2303      	movs	r3, #3
 80043be:	e1c7      	b.n	8004750 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043c0:	4b57      	ldr	r3, [pc, #348]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d1f0      	bne.n	80043ae <HAL_RCC_OscConfig+0xfe>
 80043cc:	e000      	b.n	80043d0 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043ce:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0302 	and.w	r3, r3, #2
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d06f      	beq.n	80044bc <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80043dc:	4b50      	ldr	r3, [pc, #320]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	f003 030c 	and.w	r3, r3, #12
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d017      	beq.n	8004418 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80043e8:	4b4d      	ldr	r3, [pc, #308]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80043f0:	2b08      	cmp	r3, #8
 80043f2:	d105      	bne.n	8004400 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80043f4:	4b4a      	ldr	r3, [pc, #296]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d00b      	beq.n	8004418 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004400:	4b47      	ldr	r3, [pc, #284]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004408:	2b0c      	cmp	r3, #12
 800440a:	d11c      	bne.n	8004446 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800440c:	4b44      	ldr	r3, [pc, #272]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d116      	bne.n	8004446 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004418:	4b41      	ldr	r3, [pc, #260]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0302 	and.w	r3, r3, #2
 8004420:	2b00      	cmp	r3, #0
 8004422:	d005      	beq.n	8004430 <HAL_RCC_OscConfig+0x180>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	2b01      	cmp	r3, #1
 800442a:	d001      	beq.n	8004430 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e18f      	b.n	8004750 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004430:	4b3b      	ldr	r3, [pc, #236]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	691b      	ldr	r3, [r3, #16]
 800443c:	00db      	lsls	r3, r3, #3
 800443e:	4938      	ldr	r1, [pc, #224]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 8004440:	4313      	orrs	r3, r2
 8004442:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004444:	e03a      	b.n	80044bc <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d020      	beq.n	8004490 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800444e:	4b35      	ldr	r3, [pc, #212]	; (8004524 <HAL_RCC_OscConfig+0x274>)
 8004450:	2201      	movs	r2, #1
 8004452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004454:	f7fd feec 	bl	8002230 <HAL_GetTick>
 8004458:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800445a:	e008      	b.n	800446e <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800445c:	f7fd fee8 	bl	8002230 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b02      	cmp	r3, #2
 8004468:	d901      	bls.n	800446e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e170      	b.n	8004750 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800446e:	4b2c      	ldr	r3, [pc, #176]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0302 	and.w	r3, r3, #2
 8004476:	2b00      	cmp	r3, #0
 8004478:	d0f0      	beq.n	800445c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800447a:	4b29      	ldr	r3, [pc, #164]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	691b      	ldr	r3, [r3, #16]
 8004486:	00db      	lsls	r3, r3, #3
 8004488:	4925      	ldr	r1, [pc, #148]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 800448a:	4313      	orrs	r3, r2
 800448c:	600b      	str	r3, [r1, #0]
 800448e:	e015      	b.n	80044bc <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004490:	4b24      	ldr	r3, [pc, #144]	; (8004524 <HAL_RCC_OscConfig+0x274>)
 8004492:	2200      	movs	r2, #0
 8004494:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004496:	f7fd fecb 	bl	8002230 <HAL_GetTick>
 800449a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800449c:	e008      	b.n	80044b0 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800449e:	f7fd fec7 	bl	8002230 <HAL_GetTick>
 80044a2:	4602      	mov	r2, r0
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	2b02      	cmp	r3, #2
 80044aa:	d901      	bls.n	80044b0 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80044ac:	2303      	movs	r3, #3
 80044ae:	e14f      	b.n	8004750 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044b0:	4b1b      	ldr	r3, [pc, #108]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 0302 	and.w	r3, r3, #2
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d1f0      	bne.n	800449e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f003 0308 	and.w	r3, r3, #8
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d037      	beq.n	8004538 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	695b      	ldr	r3, [r3, #20]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d016      	beq.n	80044fe <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044d0:	4b15      	ldr	r3, [pc, #84]	; (8004528 <HAL_RCC_OscConfig+0x278>)
 80044d2:	2201      	movs	r2, #1
 80044d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044d6:	f7fd feab 	bl	8002230 <HAL_GetTick>
 80044da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044dc:	e008      	b.n	80044f0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044de:	f7fd fea7 	bl	8002230 <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d901      	bls.n	80044f0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80044ec:	2303      	movs	r3, #3
 80044ee:	e12f      	b.n	8004750 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044f0:	4b0b      	ldr	r3, [pc, #44]	; (8004520 <HAL_RCC_OscConfig+0x270>)
 80044f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044f4:	f003 0302 	and.w	r3, r3, #2
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d0f0      	beq.n	80044de <HAL_RCC_OscConfig+0x22e>
 80044fc:	e01c      	b.n	8004538 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044fe:	4b0a      	ldr	r3, [pc, #40]	; (8004528 <HAL_RCC_OscConfig+0x278>)
 8004500:	2200      	movs	r2, #0
 8004502:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004504:	f7fd fe94 	bl	8002230 <HAL_GetTick>
 8004508:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800450a:	e00f      	b.n	800452c <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800450c:	f7fd fe90 	bl	8002230 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	2b02      	cmp	r3, #2
 8004518:	d908      	bls.n	800452c <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e118      	b.n	8004750 <HAL_RCC_OscConfig+0x4a0>
 800451e:	bf00      	nop
 8004520:	40023800 	.word	0x40023800
 8004524:	42470000 	.word	0x42470000
 8004528:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800452c:	4b8a      	ldr	r3, [pc, #552]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 800452e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004530:	f003 0302 	and.w	r3, r3, #2
 8004534:	2b00      	cmp	r3, #0
 8004536:	d1e9      	bne.n	800450c <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0304 	and.w	r3, r3, #4
 8004540:	2b00      	cmp	r3, #0
 8004542:	f000 8097 	beq.w	8004674 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004546:	2300      	movs	r3, #0
 8004548:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800454a:	4b83      	ldr	r3, [pc, #524]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 800454c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d10f      	bne.n	8004576 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004556:	2300      	movs	r3, #0
 8004558:	60fb      	str	r3, [r7, #12]
 800455a:	4b7f      	ldr	r3, [pc, #508]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 800455c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455e:	4a7e      	ldr	r2, [pc, #504]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 8004560:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004564:	6413      	str	r3, [r2, #64]	; 0x40
 8004566:	4b7c      	ldr	r3, [pc, #496]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 8004568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800456e:	60fb      	str	r3, [r7, #12]
 8004570:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004572:	2301      	movs	r3, #1
 8004574:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004576:	4b79      	ldr	r3, [pc, #484]	; (800475c <HAL_RCC_OscConfig+0x4ac>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800457e:	2b00      	cmp	r3, #0
 8004580:	d118      	bne.n	80045b4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004582:	4b76      	ldr	r3, [pc, #472]	; (800475c <HAL_RCC_OscConfig+0x4ac>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a75      	ldr	r2, [pc, #468]	; (800475c <HAL_RCC_OscConfig+0x4ac>)
 8004588:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800458c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800458e:	f7fd fe4f 	bl	8002230 <HAL_GetTick>
 8004592:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004594:	e008      	b.n	80045a8 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004596:	f7fd fe4b 	bl	8002230 <HAL_GetTick>
 800459a:	4602      	mov	r2, r0
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	1ad3      	subs	r3, r2, r3
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d901      	bls.n	80045a8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e0d3      	b.n	8004750 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045a8:	4b6c      	ldr	r3, [pc, #432]	; (800475c <HAL_RCC_OscConfig+0x4ac>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d0f0      	beq.n	8004596 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d106      	bne.n	80045ca <HAL_RCC_OscConfig+0x31a>
 80045bc:	4b66      	ldr	r3, [pc, #408]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 80045be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045c0:	4a65      	ldr	r2, [pc, #404]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 80045c2:	f043 0301 	orr.w	r3, r3, #1
 80045c6:	6713      	str	r3, [r2, #112]	; 0x70
 80045c8:	e01c      	b.n	8004604 <HAL_RCC_OscConfig+0x354>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	2b05      	cmp	r3, #5
 80045d0:	d10c      	bne.n	80045ec <HAL_RCC_OscConfig+0x33c>
 80045d2:	4b61      	ldr	r3, [pc, #388]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 80045d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045d6:	4a60      	ldr	r2, [pc, #384]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 80045d8:	f043 0304 	orr.w	r3, r3, #4
 80045dc:	6713      	str	r3, [r2, #112]	; 0x70
 80045de:	4b5e      	ldr	r3, [pc, #376]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 80045e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045e2:	4a5d      	ldr	r2, [pc, #372]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 80045e4:	f043 0301 	orr.w	r3, r3, #1
 80045e8:	6713      	str	r3, [r2, #112]	; 0x70
 80045ea:	e00b      	b.n	8004604 <HAL_RCC_OscConfig+0x354>
 80045ec:	4b5a      	ldr	r3, [pc, #360]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 80045ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045f0:	4a59      	ldr	r2, [pc, #356]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 80045f2:	f023 0301 	bic.w	r3, r3, #1
 80045f6:	6713      	str	r3, [r2, #112]	; 0x70
 80045f8:	4b57      	ldr	r3, [pc, #348]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 80045fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045fc:	4a56      	ldr	r2, [pc, #344]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 80045fe:	f023 0304 	bic.w	r3, r3, #4
 8004602:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d015      	beq.n	8004638 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800460c:	f7fd fe10 	bl	8002230 <HAL_GetTick>
 8004610:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004612:	e00a      	b.n	800462a <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004614:	f7fd fe0c 	bl	8002230 <HAL_GetTick>
 8004618:	4602      	mov	r2, r0
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004622:	4293      	cmp	r3, r2
 8004624:	d901      	bls.n	800462a <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e092      	b.n	8004750 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800462a:	4b4b      	ldr	r3, [pc, #300]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 800462c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b00      	cmp	r3, #0
 8004634:	d0ee      	beq.n	8004614 <HAL_RCC_OscConfig+0x364>
 8004636:	e014      	b.n	8004662 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004638:	f7fd fdfa 	bl	8002230 <HAL_GetTick>
 800463c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800463e:	e00a      	b.n	8004656 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004640:	f7fd fdf6 	bl	8002230 <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	f241 3288 	movw	r2, #5000	; 0x1388
 800464e:	4293      	cmp	r3, r2
 8004650:	d901      	bls.n	8004656 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e07c      	b.n	8004750 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004656:	4b40      	ldr	r3, [pc, #256]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 8004658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800465a:	f003 0302 	and.w	r3, r3, #2
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1ee      	bne.n	8004640 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004662:	7dfb      	ldrb	r3, [r7, #23]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d105      	bne.n	8004674 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004668:	4b3b      	ldr	r3, [pc, #236]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 800466a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466c:	4a3a      	ldr	r2, [pc, #232]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 800466e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004672:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	699b      	ldr	r3, [r3, #24]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d068      	beq.n	800474e <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800467c:	4b36      	ldr	r3, [pc, #216]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	f003 030c 	and.w	r3, r3, #12
 8004684:	2b08      	cmp	r3, #8
 8004686:	d060      	beq.n	800474a <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	699b      	ldr	r3, [r3, #24]
 800468c:	2b02      	cmp	r3, #2
 800468e:	d145      	bne.n	800471c <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004690:	4b33      	ldr	r3, [pc, #204]	; (8004760 <HAL_RCC_OscConfig+0x4b0>)
 8004692:	2200      	movs	r2, #0
 8004694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004696:	f7fd fdcb 	bl	8002230 <HAL_GetTick>
 800469a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800469c:	e008      	b.n	80046b0 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800469e:	f7fd fdc7 	bl	8002230 <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d901      	bls.n	80046b0 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	e04f      	b.n	8004750 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046b0:	4b29      	ldr	r3, [pc, #164]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d1f0      	bne.n	800469e <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	69da      	ldr	r2, [r3, #28]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6a1b      	ldr	r3, [r3, #32]
 80046c4:	431a      	orrs	r2, r3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ca:	019b      	lsls	r3, r3, #6
 80046cc:	431a      	orrs	r2, r3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046d2:	085b      	lsrs	r3, r3, #1
 80046d4:	3b01      	subs	r3, #1
 80046d6:	041b      	lsls	r3, r3, #16
 80046d8:	431a      	orrs	r2, r3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046de:	061b      	lsls	r3, r3, #24
 80046e0:	431a      	orrs	r2, r3
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e6:	071b      	lsls	r3, r3, #28
 80046e8:	491b      	ldr	r1, [pc, #108]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 80046ea:	4313      	orrs	r3, r2
 80046ec:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046ee:	4b1c      	ldr	r3, [pc, #112]	; (8004760 <HAL_RCC_OscConfig+0x4b0>)
 80046f0:	2201      	movs	r2, #1
 80046f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f4:	f7fd fd9c 	bl	8002230 <HAL_GetTick>
 80046f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046fa:	e008      	b.n	800470e <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046fc:	f7fd fd98 	bl	8002230 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b02      	cmp	r3, #2
 8004708:	d901      	bls.n	800470e <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e020      	b.n	8004750 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800470e:	4b12      	ldr	r3, [pc, #72]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004716:	2b00      	cmp	r3, #0
 8004718:	d0f0      	beq.n	80046fc <HAL_RCC_OscConfig+0x44c>
 800471a:	e018      	b.n	800474e <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800471c:	4b10      	ldr	r3, [pc, #64]	; (8004760 <HAL_RCC_OscConfig+0x4b0>)
 800471e:	2200      	movs	r2, #0
 8004720:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004722:	f7fd fd85 	bl	8002230 <HAL_GetTick>
 8004726:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004728:	e008      	b.n	800473c <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800472a:	f7fd fd81 	bl	8002230 <HAL_GetTick>
 800472e:	4602      	mov	r2, r0
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	2b02      	cmp	r3, #2
 8004736:	d901      	bls.n	800473c <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8004738:	2303      	movs	r3, #3
 800473a:	e009      	b.n	8004750 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800473c:	4b06      	ldr	r3, [pc, #24]	; (8004758 <HAL_RCC_OscConfig+0x4a8>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d1f0      	bne.n	800472a <HAL_RCC_OscConfig+0x47a>
 8004748:	e001      	b.n	800474e <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e000      	b.n	8004750 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800474e:	2300      	movs	r3, #0
}
 8004750:	4618      	mov	r0, r3
 8004752:	3718      	adds	r7, #24
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	40023800 	.word	0x40023800
 800475c:	40007000 	.word	0x40007000
 8004760:	42470060 	.word	0x42470060

08004764 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b082      	sub	sp, #8
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d101      	bne.n	8004776 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e056      	b.n	8004824 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004782:	b2db      	uxtb	r3, r3
 8004784:	2b00      	cmp	r3, #0
 8004786:	d106      	bne.n	8004796 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	f7fd fa8d 	bl	8001cb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2202      	movs	r2, #2
 800479a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047ac:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	685a      	ldr	r2, [r3, #4]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	431a      	orrs	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	431a      	orrs	r2, r3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	431a      	orrs	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	695b      	ldr	r3, [r3, #20]
 80047c8:	431a      	orrs	r2, r3
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	699b      	ldr	r3, [r3, #24]
 80047ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	69db      	ldr	r3, [r3, #28]
 80047d8:	431a      	orrs	r2, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a1b      	ldr	r3, [r3, #32]
 80047de:	ea42 0103 	orr.w	r1, r2, r3
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	430a      	orrs	r2, r1
 80047ec:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	699b      	ldr	r3, [r3, #24]
 80047f2:	0c1b      	lsrs	r3, r3, #16
 80047f4:	f003 0104 	and.w	r1, r3, #4
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	430a      	orrs	r2, r1
 8004802:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	69da      	ldr	r2, [r3, #28]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004812:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2201      	movs	r2, #1
 800481e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004822:	2300      	movs	r3, #0
}
 8004824:	4618      	mov	r0, r3
 8004826:	3708      	adds	r7, #8
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b088      	sub	sp, #32
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	603b      	str	r3, [r7, #0]
 8004838:	4613      	mov	r3, r2
 800483a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800483c:	2300      	movs	r3, #0
 800483e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004846:	2b01      	cmp	r3, #1
 8004848:	d101      	bne.n	800484e <HAL_SPI_Transmit+0x22>
 800484a:	2302      	movs	r3, #2
 800484c:	e11e      	b.n	8004a8c <HAL_SPI_Transmit+0x260>
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2201      	movs	r2, #1
 8004852:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004856:	f7fd fceb 	bl	8002230 <HAL_GetTick>
 800485a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800485c:	88fb      	ldrh	r3, [r7, #6]
 800485e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004866:	b2db      	uxtb	r3, r3
 8004868:	2b01      	cmp	r3, #1
 800486a:	d002      	beq.n	8004872 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800486c:	2302      	movs	r3, #2
 800486e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004870:	e103      	b.n	8004a7a <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d002      	beq.n	800487e <HAL_SPI_Transmit+0x52>
 8004878:	88fb      	ldrh	r3, [r7, #6]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d102      	bne.n	8004884 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004882:	e0fa      	b.n	8004a7a <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2203      	movs	r2, #3
 8004888:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2200      	movs	r2, #0
 8004890:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	68ba      	ldr	r2, [r7, #8]
 8004896:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	88fa      	ldrh	r2, [r7, #6]
 800489c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	88fa      	ldrh	r2, [r7, #6]
 80048a2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2200      	movs	r2, #0
 80048a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2200      	movs	r2, #0
 80048ae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2200      	movs	r2, #0
 80048ba:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2200      	movs	r2, #0
 80048c0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048ca:	d107      	bne.n	80048dc <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048da:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048e6:	2b40      	cmp	r3, #64	; 0x40
 80048e8:	d007      	beq.n	80048fa <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048f8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004902:	d14b      	bne.n	800499c <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d002      	beq.n	8004912 <HAL_SPI_Transmit+0xe6>
 800490c:	8afb      	ldrh	r3, [r7, #22]
 800490e:	2b01      	cmp	r3, #1
 8004910:	d13e      	bne.n	8004990 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004916:	881a      	ldrh	r2, [r3, #0]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004922:	1c9a      	adds	r2, r3, #2
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800492c:	b29b      	uxth	r3, r3
 800492e:	3b01      	subs	r3, #1
 8004930:	b29a      	uxth	r2, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004936:	e02b      	b.n	8004990 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	2b02      	cmp	r3, #2
 8004944:	d112      	bne.n	800496c <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494a:	881a      	ldrh	r2, [r3, #0]
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004956:	1c9a      	adds	r2, r3, #2
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004960:	b29b      	uxth	r3, r3
 8004962:	3b01      	subs	r3, #1
 8004964:	b29a      	uxth	r2, r3
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	86da      	strh	r2, [r3, #54]	; 0x36
 800496a:	e011      	b.n	8004990 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800496c:	f7fd fc60 	bl	8002230 <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	69bb      	ldr	r3, [r7, #24]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	683a      	ldr	r2, [r7, #0]
 8004978:	429a      	cmp	r2, r3
 800497a:	d803      	bhi.n	8004984 <HAL_SPI_Transmit+0x158>
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004982:	d102      	bne.n	800498a <HAL_SPI_Transmit+0x15e>
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d102      	bne.n	8004990 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800498a:	2303      	movs	r3, #3
 800498c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800498e:	e074      	b.n	8004a7a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004994:	b29b      	uxth	r3, r3
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1ce      	bne.n	8004938 <HAL_SPI_Transmit+0x10c>
 800499a:	e04c      	b.n	8004a36 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d002      	beq.n	80049aa <HAL_SPI_Transmit+0x17e>
 80049a4:	8afb      	ldrh	r3, [r7, #22]
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d140      	bne.n	8004a2c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	330c      	adds	r3, #12
 80049b4:	7812      	ldrb	r2, [r2, #0]
 80049b6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049bc:	1c5a      	adds	r2, r3, #1
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	3b01      	subs	r3, #1
 80049ca:	b29a      	uxth	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80049d0:	e02c      	b.n	8004a2c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f003 0302 	and.w	r3, r3, #2
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d113      	bne.n	8004a08 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	330c      	adds	r3, #12
 80049ea:	7812      	ldrb	r2, [r2, #0]
 80049ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f2:	1c5a      	adds	r2, r3, #1
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	3b01      	subs	r3, #1
 8004a00:	b29a      	uxth	r2, r3
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	86da      	strh	r2, [r3, #54]	; 0x36
 8004a06:	e011      	b.n	8004a2c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a08:	f7fd fc12 	bl	8002230 <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	683a      	ldr	r2, [r7, #0]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d803      	bhi.n	8004a20 <HAL_SPI_Transmit+0x1f4>
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a1e:	d102      	bne.n	8004a26 <HAL_SPI_Transmit+0x1fa>
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d102      	bne.n	8004a2c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004a2a:	e026      	b.n	8004a7a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d1cd      	bne.n	80049d2 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a36:	69ba      	ldr	r2, [r7, #24]
 8004a38:	6839      	ldr	r1, [r7, #0]
 8004a3a:	68f8      	ldr	r0, [r7, #12]
 8004a3c:	f000 f9b2 	bl	8004da4 <SPI_EndRxTxTransaction>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d002      	beq.n	8004a4c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2220      	movs	r2, #32
 8004a4a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d10a      	bne.n	8004a6a <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a54:	2300      	movs	r3, #0
 8004a56:	613b      	str	r3, [r7, #16]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	613b      	str	r3, [r7, #16]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	613b      	str	r3, [r7, #16]
 8004a68:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d002      	beq.n	8004a78 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	77fb      	strb	r3, [r7, #31]
 8004a76:	e000      	b.n	8004a7a <HAL_SPI_Transmit+0x24e>
  }

error:
 8004a78:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2200      	movs	r2, #0
 8004a86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004a8a:	7ffb      	ldrb	r3, [r7, #31]
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3720      	adds	r7, #32
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b088      	sub	sp, #32
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	099b      	lsrs	r3, r3, #6
 8004ab0:	f003 0301 	and.w	r3, r3, #1
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d10f      	bne.n	8004ad8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004ab8:	69bb      	ldr	r3, [r7, #24]
 8004aba:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d00a      	beq.n	8004ad8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	099b      	lsrs	r3, r3, #6
 8004ac6:	f003 0301 	and.w	r3, r3, #1
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d004      	beq.n	8004ad8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	4798      	blx	r3
    return;
 8004ad6:	e0d8      	b.n	8004c8a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	085b      	lsrs	r3, r3, #1
 8004adc:	f003 0301 	and.w	r3, r3, #1
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d00a      	beq.n	8004afa <HAL_SPI_IRQHandler+0x66>
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	09db      	lsrs	r3, r3, #7
 8004ae8:	f003 0301 	and.w	r3, r3, #1
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d004      	beq.n	8004afa <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004af4:	6878      	ldr	r0, [r7, #4]
 8004af6:	4798      	blx	r3
    return;
 8004af8:	e0c7      	b.n	8004c8a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004afa:	69bb      	ldr	r3, [r7, #24]
 8004afc:	095b      	lsrs	r3, r3, #5
 8004afe:	f003 0301 	and.w	r3, r3, #1
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d10c      	bne.n	8004b20 <HAL_SPI_IRQHandler+0x8c>
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	099b      	lsrs	r3, r3, #6
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d106      	bne.n	8004b20 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	0a1b      	lsrs	r3, r3, #8
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	f000 80b5 	beq.w	8004c8a <HAL_SPI_IRQHandler+0x1f6>
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	095b      	lsrs	r3, r3, #5
 8004b24:	f003 0301 	and.w	r3, r3, #1
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	f000 80ae 	beq.w	8004c8a <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004b2e:	69bb      	ldr	r3, [r7, #24]
 8004b30:	099b      	lsrs	r3, r3, #6
 8004b32:	f003 0301 	and.w	r3, r3, #1
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d023      	beq.n	8004b82 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	2b03      	cmp	r3, #3
 8004b44:	d011      	beq.n	8004b6a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b4a:	f043 0204 	orr.w	r2, r3, #4
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b52:	2300      	movs	r3, #0
 8004b54:	617b      	str	r3, [r7, #20]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	617b      	str	r3, [r7, #20]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	617b      	str	r3, [r7, #20]
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	e00b      	b.n	8004b82 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	613b      	str	r3, [r7, #16]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68db      	ldr	r3, [r3, #12]
 8004b74:	613b      	str	r3, [r7, #16]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	613b      	str	r3, [r7, #16]
 8004b7e:	693b      	ldr	r3, [r7, #16]
        return;
 8004b80:	e083      	b.n	8004c8a <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	095b      	lsrs	r3, r3, #5
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d014      	beq.n	8004bb8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b92:	f043 0201 	orr.w	r2, r3, #1
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	60fb      	str	r3, [r7, #12]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	60fb      	str	r3, [r7, #12]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bb4:	601a      	str	r2, [r3, #0]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004bb8:	69bb      	ldr	r3, [r7, #24]
 8004bba:	0a1b      	lsrs	r3, r3, #8
 8004bbc:	f003 0301 	and.w	r3, r3, #1
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d00c      	beq.n	8004bde <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bc8:	f043 0208 	orr.w	r2, r3, #8
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	60bb      	str	r3, [r7, #8]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	60bb      	str	r3, [r7, #8]
 8004bdc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d050      	beq.n	8004c88 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	685a      	ldr	r2, [r3, #4]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004bf4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	f003 0302 	and.w	r3, r3, #2
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d104      	bne.n	8004c12 <HAL_SPI_IRQHandler+0x17e>
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	f003 0301 	and.w	r3, r3, #1
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d034      	beq.n	8004c7c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	685a      	ldr	r2, [r3, #4]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f022 0203 	bic.w	r2, r2, #3
 8004c20:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d011      	beq.n	8004c4e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c2e:	4a18      	ldr	r2, [pc, #96]	; (8004c90 <HAL_SPI_IRQHandler+0x1fc>)
 8004c30:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c36:	4618      	mov	r0, r3
 8004c38:	f7fe fb52 	bl	80032e0 <HAL_DMA_Abort_IT>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d005      	beq.n	8004c4e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c46:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d016      	beq.n	8004c84 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c5a:	4a0d      	ldr	r2, [pc, #52]	; (8004c90 <HAL_SPI_IRQHandler+0x1fc>)
 8004c5c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c62:	4618      	mov	r0, r3
 8004c64:	f7fe fb3c 	bl	80032e0 <HAL_DMA_Abort_IT>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d00a      	beq.n	8004c84 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c72:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004c7a:	e003      	b.n	8004c84 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f000 f809 	bl	8004c94 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004c82:	e000      	b.n	8004c86 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004c84:	bf00      	nop
    return;
 8004c86:	bf00      	nop
 8004c88:	bf00      	nop
  }
}
 8004c8a:	3720      	adds	r7, #32
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	08004ca9 	.word	0x08004ca9

08004c94 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cb4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004cc2:	68f8      	ldr	r0, [r7, #12]
 8004cc4:	f7ff ffe6 	bl	8004c94 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004cc8:	bf00      	nop
 8004cca:	3710      	adds	r7, #16
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}

08004cd0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	603b      	str	r3, [r7, #0]
 8004cdc:	4613      	mov	r3, r2
 8004cde:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ce0:	e04c      	b.n	8004d7c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce8:	d048      	beq.n	8004d7c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004cea:	f7fd faa1 	bl	8002230 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	69bb      	ldr	r3, [r7, #24]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	683a      	ldr	r2, [r7, #0]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d902      	bls.n	8004d00 <SPI_WaitFlagStateUntilTimeout+0x30>
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d13d      	bne.n	8004d7c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	685a      	ldr	r2, [r3, #4]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004d0e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d18:	d111      	bne.n	8004d3e <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d22:	d004      	beq.n	8004d2e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d2c:	d107      	bne.n	8004d3e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d3c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d46:	d10f      	bne.n	8004d68 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d56:	601a      	str	r2, [r3, #0]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d66:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e00f      	b.n	8004d9c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	689a      	ldr	r2, [r3, #8]
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	4013      	ands	r3, r2
 8004d86:	68ba      	ldr	r2, [r7, #8]
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	bf0c      	ite	eq
 8004d8c:	2301      	moveq	r3, #1
 8004d8e:	2300      	movne	r3, #0
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	461a      	mov	r2, r3
 8004d94:	79fb      	ldrb	r3, [r7, #7]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d1a3      	bne.n	8004ce2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3710      	adds	r7, #16
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b088      	sub	sp, #32
 8004da8:	af02      	add	r7, sp, #8
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004db0:	4b1b      	ldr	r3, [pc, #108]	; (8004e20 <SPI_EndRxTxTransaction+0x7c>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a1b      	ldr	r2, [pc, #108]	; (8004e24 <SPI_EndRxTxTransaction+0x80>)
 8004db6:	fba2 2303 	umull	r2, r3, r2, r3
 8004dba:	0d5b      	lsrs	r3, r3, #21
 8004dbc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004dc0:	fb02 f303 	mul.w	r3, r2, r3
 8004dc4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004dce:	d112      	bne.n	8004df6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	9300      	str	r3, [sp, #0]
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	2180      	movs	r1, #128	; 0x80
 8004dda:	68f8      	ldr	r0, [r7, #12]
 8004ddc:	f7ff ff78 	bl	8004cd0 <SPI_WaitFlagStateUntilTimeout>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d016      	beq.n	8004e14 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dea:	f043 0220 	orr.w	r2, r3, #32
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004df2:	2303      	movs	r3, #3
 8004df4:	e00f      	b.n	8004e16 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d00a      	beq.n	8004e12 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e0c:	2b80      	cmp	r3, #128	; 0x80
 8004e0e:	d0f2      	beq.n	8004df6 <SPI_EndRxTxTransaction+0x52>
 8004e10:	e000      	b.n	8004e14 <SPI_EndRxTxTransaction+0x70>
        break;
 8004e12:	bf00      	nop
  }

  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3718      	adds	r7, #24
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	20000004 	.word	0x20000004
 8004e24:	165e9f81 	.word	0x165e9f81

08004e28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d101      	bne.n	8004e3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e01d      	b.n	8004e76 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d106      	bne.n	8004e54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f7fc ffe2 	bl	8001e18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2202      	movs	r2, #2
 8004e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	3304      	adds	r3, #4
 8004e64:	4619      	mov	r1, r3
 8004e66:	4610      	mov	r0, r2
 8004e68:	f000 f8c0 	bl	8004fec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3708      	adds	r7, #8
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}

08004e7e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e7e:	b580      	push	{r7, lr}
 8004e80:	b084      	sub	sp, #16
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
 8004e86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d101      	bne.n	8004e96 <HAL_TIM_ConfigClockSource+0x18>
 8004e92:	2302      	movs	r3, #2
 8004e94:	e0a6      	b.n	8004fe4 <HAL_TIM_ConfigClockSource+0x166>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2201      	movs	r2, #1
 8004e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2202      	movs	r2, #2
 8004ea2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004eb4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ebc:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	2b40      	cmp	r3, #64	; 0x40
 8004ecc:	d067      	beq.n	8004f9e <HAL_TIM_ConfigClockSource+0x120>
 8004ece:	2b40      	cmp	r3, #64	; 0x40
 8004ed0:	d80b      	bhi.n	8004eea <HAL_TIM_ConfigClockSource+0x6c>
 8004ed2:	2b10      	cmp	r3, #16
 8004ed4:	d073      	beq.n	8004fbe <HAL_TIM_ConfigClockSource+0x140>
 8004ed6:	2b10      	cmp	r3, #16
 8004ed8:	d802      	bhi.n	8004ee0 <HAL_TIM_ConfigClockSource+0x62>
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d06f      	beq.n	8004fbe <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004ede:	e078      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004ee0:	2b20      	cmp	r3, #32
 8004ee2:	d06c      	beq.n	8004fbe <HAL_TIM_ConfigClockSource+0x140>
 8004ee4:	2b30      	cmp	r3, #48	; 0x30
 8004ee6:	d06a      	beq.n	8004fbe <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004ee8:	e073      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004eea:	2b70      	cmp	r3, #112	; 0x70
 8004eec:	d00d      	beq.n	8004f0a <HAL_TIM_ConfigClockSource+0x8c>
 8004eee:	2b70      	cmp	r3, #112	; 0x70
 8004ef0:	d804      	bhi.n	8004efc <HAL_TIM_ConfigClockSource+0x7e>
 8004ef2:	2b50      	cmp	r3, #80	; 0x50
 8004ef4:	d033      	beq.n	8004f5e <HAL_TIM_ConfigClockSource+0xe0>
 8004ef6:	2b60      	cmp	r3, #96	; 0x60
 8004ef8:	d041      	beq.n	8004f7e <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004efa:	e06a      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004efc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f00:	d066      	beq.n	8004fd0 <HAL_TIM_ConfigClockSource+0x152>
 8004f02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f06:	d017      	beq.n	8004f38 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004f08:	e063      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6818      	ldr	r0, [r3, #0]
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	6899      	ldr	r1, [r3, #8]
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	685a      	ldr	r2, [r3, #4]
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	f000 f981 	bl	8005220 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004f2c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	68fa      	ldr	r2, [r7, #12]
 8004f34:	609a      	str	r2, [r3, #8]
      break;
 8004f36:	e04c      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6818      	ldr	r0, [r3, #0]
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	6899      	ldr	r1, [r3, #8]
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	685a      	ldr	r2, [r3, #4]
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	f000 f96a 	bl	8005220 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	689a      	ldr	r2, [r3, #8]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f5a:	609a      	str	r2, [r3, #8]
      break;
 8004f5c:	e039      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6818      	ldr	r0, [r3, #0]
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	6859      	ldr	r1, [r3, #4]
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	f000 f8de 	bl	800512c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2150      	movs	r1, #80	; 0x50
 8004f76:	4618      	mov	r0, r3
 8004f78:	f000 f937 	bl	80051ea <TIM_ITRx_SetConfig>
      break;
 8004f7c:	e029      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6818      	ldr	r0, [r3, #0]
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	6859      	ldr	r1, [r3, #4]
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	f000 f8fd 	bl	800518a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2160      	movs	r1, #96	; 0x60
 8004f96:	4618      	mov	r0, r3
 8004f98:	f000 f927 	bl	80051ea <TIM_ITRx_SetConfig>
      break;
 8004f9c:	e019      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6818      	ldr	r0, [r3, #0]
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	6859      	ldr	r1, [r3, #4]
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	461a      	mov	r2, r3
 8004fac:	f000 f8be 	bl	800512c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	2140      	movs	r1, #64	; 0x40
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f000 f917 	bl	80051ea <TIM_ITRx_SetConfig>
      break;
 8004fbc:	e009      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	4610      	mov	r0, r2
 8004fca:	f000 f90e 	bl	80051ea <TIM_ITRx_SetConfig>
      break;
 8004fce:	e000      	b.n	8004fd2 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004fd0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3710      	adds	r7, #16
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b085      	sub	sp, #20
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a40      	ldr	r2, [pc, #256]	; (8005100 <TIM_Base_SetConfig+0x114>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d013      	beq.n	800502c <TIM_Base_SetConfig+0x40>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800500a:	d00f      	beq.n	800502c <TIM_Base_SetConfig+0x40>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a3d      	ldr	r2, [pc, #244]	; (8005104 <TIM_Base_SetConfig+0x118>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d00b      	beq.n	800502c <TIM_Base_SetConfig+0x40>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4a3c      	ldr	r2, [pc, #240]	; (8005108 <TIM_Base_SetConfig+0x11c>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d007      	beq.n	800502c <TIM_Base_SetConfig+0x40>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	4a3b      	ldr	r2, [pc, #236]	; (800510c <TIM_Base_SetConfig+0x120>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d003      	beq.n	800502c <TIM_Base_SetConfig+0x40>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	4a3a      	ldr	r2, [pc, #232]	; (8005110 <TIM_Base_SetConfig+0x124>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d108      	bne.n	800503e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005032:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	68fa      	ldr	r2, [r7, #12]
 800503a:	4313      	orrs	r3, r2
 800503c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a2f      	ldr	r2, [pc, #188]	; (8005100 <TIM_Base_SetConfig+0x114>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d02b      	beq.n	800509e <TIM_Base_SetConfig+0xb2>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800504c:	d027      	beq.n	800509e <TIM_Base_SetConfig+0xb2>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4a2c      	ldr	r2, [pc, #176]	; (8005104 <TIM_Base_SetConfig+0x118>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d023      	beq.n	800509e <TIM_Base_SetConfig+0xb2>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4a2b      	ldr	r2, [pc, #172]	; (8005108 <TIM_Base_SetConfig+0x11c>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d01f      	beq.n	800509e <TIM_Base_SetConfig+0xb2>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a2a      	ldr	r2, [pc, #168]	; (800510c <TIM_Base_SetConfig+0x120>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d01b      	beq.n	800509e <TIM_Base_SetConfig+0xb2>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a29      	ldr	r2, [pc, #164]	; (8005110 <TIM_Base_SetConfig+0x124>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d017      	beq.n	800509e <TIM_Base_SetConfig+0xb2>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a28      	ldr	r2, [pc, #160]	; (8005114 <TIM_Base_SetConfig+0x128>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d013      	beq.n	800509e <TIM_Base_SetConfig+0xb2>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a27      	ldr	r2, [pc, #156]	; (8005118 <TIM_Base_SetConfig+0x12c>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d00f      	beq.n	800509e <TIM_Base_SetConfig+0xb2>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	4a26      	ldr	r2, [pc, #152]	; (800511c <TIM_Base_SetConfig+0x130>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d00b      	beq.n	800509e <TIM_Base_SetConfig+0xb2>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a25      	ldr	r2, [pc, #148]	; (8005120 <TIM_Base_SetConfig+0x134>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d007      	beq.n	800509e <TIM_Base_SetConfig+0xb2>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a24      	ldr	r2, [pc, #144]	; (8005124 <TIM_Base_SetConfig+0x138>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d003      	beq.n	800509e <TIM_Base_SetConfig+0xb2>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a23      	ldr	r2, [pc, #140]	; (8005128 <TIM_Base_SetConfig+0x13c>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d108      	bne.n	80050b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	68fa      	ldr	r2, [r7, #12]
 80050ac:	4313      	orrs	r3, r2
 80050ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	695b      	ldr	r3, [r3, #20]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	689a      	ldr	r2, [r3, #8]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a0a      	ldr	r2, [pc, #40]	; (8005100 <TIM_Base_SetConfig+0x114>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d003      	beq.n	80050e4 <TIM_Base_SetConfig+0xf8>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a0c      	ldr	r2, [pc, #48]	; (8005110 <TIM_Base_SetConfig+0x124>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d103      	bne.n	80050ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	691a      	ldr	r2, [r3, #16]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2201      	movs	r2, #1
 80050f0:	615a      	str	r2, [r3, #20]
}
 80050f2:	bf00      	nop
 80050f4:	3714      	adds	r7, #20
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	40010000 	.word	0x40010000
 8005104:	40000400 	.word	0x40000400
 8005108:	40000800 	.word	0x40000800
 800510c:	40000c00 	.word	0x40000c00
 8005110:	40010400 	.word	0x40010400
 8005114:	40014000 	.word	0x40014000
 8005118:	40014400 	.word	0x40014400
 800511c:	40014800 	.word	0x40014800
 8005120:	40001800 	.word	0x40001800
 8005124:	40001c00 	.word	0x40001c00
 8005128:	40002000 	.word	0x40002000

0800512c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800512c:	b480      	push	{r7}
 800512e:	b087      	sub	sp, #28
 8005130:	af00      	add	r7, sp, #0
 8005132:	60f8      	str	r0, [r7, #12]
 8005134:	60b9      	str	r1, [r7, #8]
 8005136:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6a1b      	ldr	r3, [r3, #32]
 800513c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	6a1b      	ldr	r3, [r3, #32]
 8005142:	f023 0201 	bic.w	r2, r3, #1
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	699b      	ldr	r3, [r3, #24]
 800514e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005156:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	011b      	lsls	r3, r3, #4
 800515c:	693a      	ldr	r2, [r7, #16]
 800515e:	4313      	orrs	r3, r2
 8005160:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	f023 030a 	bic.w	r3, r3, #10
 8005168:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800516a:	697a      	ldr	r2, [r7, #20]
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	4313      	orrs	r3, r2
 8005170:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	693a      	ldr	r2, [r7, #16]
 8005176:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	697a      	ldr	r2, [r7, #20]
 800517c:	621a      	str	r2, [r3, #32]
}
 800517e:	bf00      	nop
 8005180:	371c      	adds	r7, #28
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr

0800518a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800518a:	b480      	push	{r7}
 800518c:	b087      	sub	sp, #28
 800518e:	af00      	add	r7, sp, #0
 8005190:	60f8      	str	r0, [r7, #12]
 8005192:	60b9      	str	r1, [r7, #8]
 8005194:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6a1b      	ldr	r3, [r3, #32]
 800519a:	f023 0210 	bic.w	r2, r3, #16
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	699b      	ldr	r3, [r3, #24]
 80051a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6a1b      	ldr	r3, [r3, #32]
 80051ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80051b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	031b      	lsls	r3, r3, #12
 80051ba:	697a      	ldr	r2, [r7, #20]
 80051bc:	4313      	orrs	r3, r2
 80051be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80051c6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	011b      	lsls	r3, r3, #4
 80051cc:	693a      	ldr	r2, [r7, #16]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	697a      	ldr	r2, [r7, #20]
 80051d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	693a      	ldr	r2, [r7, #16]
 80051dc:	621a      	str	r2, [r3, #32]
}
 80051de:	bf00      	nop
 80051e0:	371c      	adds	r7, #28
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr

080051ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051ea:	b480      	push	{r7}
 80051ec:	b085      	sub	sp, #20
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	6078      	str	r0, [r7, #4]
 80051f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005200:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005202:	683a      	ldr	r2, [r7, #0]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	4313      	orrs	r3, r2
 8005208:	f043 0307 	orr.w	r3, r3, #7
 800520c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	68fa      	ldr	r2, [r7, #12]
 8005212:	609a      	str	r2, [r3, #8]
}
 8005214:	bf00      	nop
 8005216:	3714      	adds	r7, #20
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005220:	b480      	push	{r7}
 8005222:	b087      	sub	sp, #28
 8005224:	af00      	add	r7, sp, #0
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	60b9      	str	r1, [r7, #8]
 800522a:	607a      	str	r2, [r7, #4]
 800522c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800523a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	021a      	lsls	r2, r3, #8
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	431a      	orrs	r2, r3
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	4313      	orrs	r3, r2
 8005248:	697a      	ldr	r2, [r7, #20]
 800524a:	4313      	orrs	r3, r2
 800524c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	697a      	ldr	r2, [r7, #20]
 8005252:	609a      	str	r2, [r3, #8]
}
 8005254:	bf00      	nop
 8005256:	371c      	adds	r7, #28
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr

08005260 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005260:	b480      	push	{r7}
 8005262:	b085      	sub	sp, #20
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005270:	2b01      	cmp	r3, #1
 8005272:	d101      	bne.n	8005278 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005274:	2302      	movs	r3, #2
 8005276:	e05a      	b.n	800532e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2202      	movs	r2, #2
 8005284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800529e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68fa      	ldr	r2, [r7, #12]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	68fa      	ldr	r2, [r7, #12]
 80052b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a21      	ldr	r2, [pc, #132]	; (800533c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d022      	beq.n	8005302 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052c4:	d01d      	beq.n	8005302 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a1d      	ldr	r2, [pc, #116]	; (8005340 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d018      	beq.n	8005302 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a1b      	ldr	r2, [pc, #108]	; (8005344 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d013      	beq.n	8005302 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a1a      	ldr	r2, [pc, #104]	; (8005348 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d00e      	beq.n	8005302 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a18      	ldr	r2, [pc, #96]	; (800534c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d009      	beq.n	8005302 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a17      	ldr	r2, [pc, #92]	; (8005350 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d004      	beq.n	8005302 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a15      	ldr	r2, [pc, #84]	; (8005354 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d10c      	bne.n	800531c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005308:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	68ba      	ldr	r2, [r7, #8]
 8005310:	4313      	orrs	r3, r2
 8005312:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	68ba      	ldr	r2, [r7, #8]
 800531a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2200      	movs	r2, #0
 8005328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800532c:	2300      	movs	r3, #0
}
 800532e:	4618      	mov	r0, r3
 8005330:	3714      	adds	r7, #20
 8005332:	46bd      	mov	sp, r7
 8005334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005338:	4770      	bx	lr
 800533a:	bf00      	nop
 800533c:	40010000 	.word	0x40010000
 8005340:	40000400 	.word	0x40000400
 8005344:	40000800 	.word	0x40000800
 8005348:	40000c00 	.word	0x40000c00
 800534c:	40010400 	.word	0x40010400
 8005350:	40014000 	.word	0x40014000
 8005354:	40001800 	.word	0x40001800

08005358 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b082      	sub	sp, #8
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d101      	bne.n	800536a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e03f      	b.n	80053ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005370:	b2db      	uxtb	r3, r3
 8005372:	2b00      	cmp	r3, #0
 8005374:	d106      	bne.n	8005384 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f7fc fd6c 	bl	8001e5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2224      	movs	r2, #36	; 0x24
 8005388:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68da      	ldr	r2, [r3, #12]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800539a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f000 fb97 	bl	8005ad0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	691a      	ldr	r2, [r3, #16]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80053b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	695a      	ldr	r2, [r3, #20]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80053c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	68da      	ldr	r2, [r3, #12]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2220      	movs	r2, #32
 80053dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2220      	movs	r2, #32
 80053e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3708      	adds	r7, #8
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}

080053f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053f2:	b580      	push	{r7, lr}
 80053f4:	b088      	sub	sp, #32
 80053f6:	af02      	add	r7, sp, #8
 80053f8:	60f8      	str	r0, [r7, #12]
 80053fa:	60b9      	str	r1, [r7, #8]
 80053fc:	603b      	str	r3, [r7, #0]
 80053fe:	4613      	mov	r3, r2
 8005400:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005402:	2300      	movs	r3, #0
 8005404:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800540c:	b2db      	uxtb	r3, r3
 800540e:	2b20      	cmp	r3, #32
 8005410:	f040 8083 	bne.w	800551a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d002      	beq.n	8005420 <HAL_UART_Transmit+0x2e>
 800541a:	88fb      	ldrh	r3, [r7, #6]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d101      	bne.n	8005424 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005420:	2301      	movs	r3, #1
 8005422:	e07b      	b.n	800551c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800542a:	2b01      	cmp	r3, #1
 800542c:	d101      	bne.n	8005432 <HAL_UART_Transmit+0x40>
 800542e:	2302      	movs	r3, #2
 8005430:	e074      	b.n	800551c <HAL_UART_Transmit+0x12a>
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2201      	movs	r2, #1
 8005436:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2200      	movs	r2, #0
 800543e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2221      	movs	r2, #33	; 0x21
 8005444:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005448:	f7fc fef2 	bl	8002230 <HAL_GetTick>
 800544c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	88fa      	ldrh	r2, [r7, #6]
 8005452:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	88fa      	ldrh	r2, [r7, #6]
 8005458:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2200      	movs	r2, #0
 800545e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8005462:	e042      	b.n	80054ea <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005468:	b29b      	uxth	r3, r3
 800546a:	3b01      	subs	r3, #1
 800546c:	b29a      	uxth	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800547a:	d122      	bne.n	80054c2 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	9300      	str	r3, [sp, #0]
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	2200      	movs	r2, #0
 8005484:	2180      	movs	r1, #128	; 0x80
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f000 f9b6 	bl	80057f8 <UART_WaitOnFlagUntilTimeout>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d001      	beq.n	8005496 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8005492:	2303      	movs	r3, #3
 8005494:	e042      	b.n	800551c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	881b      	ldrh	r3, [r3, #0]
 800549e:	461a      	mov	r2, r3
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054a8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	691b      	ldr	r3, [r3, #16]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d103      	bne.n	80054ba <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	3302      	adds	r3, #2
 80054b6:	60bb      	str	r3, [r7, #8]
 80054b8:	e017      	b.n	80054ea <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	3301      	adds	r3, #1
 80054be:	60bb      	str	r3, [r7, #8]
 80054c0:	e013      	b.n	80054ea <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	9300      	str	r3, [sp, #0]
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	2200      	movs	r2, #0
 80054ca:	2180      	movs	r1, #128	; 0x80
 80054cc:	68f8      	ldr	r0, [r7, #12]
 80054ce:	f000 f993 	bl	80057f8 <UART_WaitOnFlagUntilTimeout>
 80054d2:	4603      	mov	r3, r0
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d001      	beq.n	80054dc <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80054d8:	2303      	movs	r3, #3
 80054da:	e01f      	b.n	800551c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	1c5a      	adds	r2, r3, #1
 80054e0:	60ba      	str	r2, [r7, #8]
 80054e2:	781a      	ldrb	r2, [r3, #0]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d1b7      	bne.n	8005464 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	9300      	str	r3, [sp, #0]
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	2200      	movs	r2, #0
 80054fc:	2140      	movs	r1, #64	; 0x40
 80054fe:	68f8      	ldr	r0, [r7, #12]
 8005500:	f000 f97a 	bl	80057f8 <UART_WaitOnFlagUntilTimeout>
 8005504:	4603      	mov	r3, r0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d001      	beq.n	800550e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	e006      	b.n	800551c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2220      	movs	r2, #32
 8005512:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005516:	2300      	movs	r3, #0
 8005518:	e000      	b.n	800551c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800551a:	2302      	movs	r3, #2
  }
}
 800551c:	4618      	mov	r0, r3
 800551e:	3718      	adds	r7, #24
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	60f8      	str	r0, [r7, #12]
 800552c:	60b9      	str	r1, [r7, #8]
 800552e:	4613      	mov	r3, r2
 8005530:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005538:	b2db      	uxtb	r3, r3
 800553a:	2b20      	cmp	r3, #32
 800553c:	d140      	bne.n	80055c0 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d002      	beq.n	800554a <HAL_UART_Receive_IT+0x26>
 8005544:	88fb      	ldrh	r3, [r7, #6]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d101      	bne.n	800554e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	e039      	b.n	80055c2 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005554:	2b01      	cmp	r3, #1
 8005556:	d101      	bne.n	800555c <HAL_UART_Receive_IT+0x38>
 8005558:	2302      	movs	r3, #2
 800555a:	e032      	b.n	80055c2 <HAL_UART_Receive_IT+0x9e>
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	68ba      	ldr	r2, [r7, #8]
 8005568:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	88fa      	ldrh	r2, [r7, #6]
 800556e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	88fa      	ldrh	r2, [r7, #6]
 8005574:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2200      	movs	r2, #0
 800557a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2222      	movs	r2, #34	; 0x22
 8005580:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2200      	movs	r2, #0
 8005588:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	68da      	ldr	r2, [r3, #12]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800559a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	695a      	ldr	r2, [r3, #20]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f042 0201 	orr.w	r2, r2, #1
 80055aa:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	68da      	ldr	r2, [r3, #12]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f042 0220 	orr.w	r2, r2, #32
 80055ba:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80055bc:	2300      	movs	r3, #0
 80055be:	e000      	b.n	80055c2 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80055c0:	2302      	movs	r3, #2
  }
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3714      	adds	r7, #20
 80055c6:	46bd      	mov	sp, r7
 80055c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055cc:	4770      	bx	lr
	...

080055d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b088      	sub	sp, #32
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	695b      	ldr	r3, [r3, #20]
 80055ee:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80055f0:	2300      	movs	r3, #0
 80055f2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80055f4:	2300      	movs	r3, #0
 80055f6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80055f8:	69fb      	ldr	r3, [r7, #28]
 80055fa:	f003 030f 	and.w	r3, r3, #15
 80055fe:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d10d      	bne.n	8005622 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	f003 0320 	and.w	r3, r3, #32
 800560c:	2b00      	cmp	r3, #0
 800560e:	d008      	beq.n	8005622 <HAL_UART_IRQHandler+0x52>
 8005610:	69bb      	ldr	r3, [r7, #24]
 8005612:	f003 0320 	and.w	r3, r3, #32
 8005616:	2b00      	cmp	r3, #0
 8005618:	d003      	beq.n	8005622 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f000 f9d6 	bl	80059cc <UART_Receive_IT>
      return;
 8005620:	e0d1      	b.n	80057c6 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	2b00      	cmp	r3, #0
 8005626:	f000 80b0 	beq.w	800578a <HAL_UART_IRQHandler+0x1ba>
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	f003 0301 	and.w	r3, r3, #1
 8005630:	2b00      	cmp	r3, #0
 8005632:	d105      	bne.n	8005640 <HAL_UART_IRQHandler+0x70>
 8005634:	69bb      	ldr	r3, [r7, #24]
 8005636:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800563a:	2b00      	cmp	r3, #0
 800563c:	f000 80a5 	beq.w	800578a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005640:	69fb      	ldr	r3, [r7, #28]
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	2b00      	cmp	r3, #0
 8005648:	d00a      	beq.n	8005660 <HAL_UART_IRQHandler+0x90>
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005650:	2b00      	cmp	r3, #0
 8005652:	d005      	beq.n	8005660 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005658:	f043 0201 	orr.w	r2, r3, #1
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005660:	69fb      	ldr	r3, [r7, #28]
 8005662:	f003 0304 	and.w	r3, r3, #4
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00a      	beq.n	8005680 <HAL_UART_IRQHandler+0xb0>
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	f003 0301 	and.w	r3, r3, #1
 8005670:	2b00      	cmp	r3, #0
 8005672:	d005      	beq.n	8005680 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005678:	f043 0202 	orr.w	r2, r3, #2
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005680:	69fb      	ldr	r3, [r7, #28]
 8005682:	f003 0302 	and.w	r3, r3, #2
 8005686:	2b00      	cmp	r3, #0
 8005688:	d00a      	beq.n	80056a0 <HAL_UART_IRQHandler+0xd0>
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	f003 0301 	and.w	r3, r3, #1
 8005690:	2b00      	cmp	r3, #0
 8005692:	d005      	beq.n	80056a0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005698:	f043 0204 	orr.w	r2, r3, #4
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	f003 0308 	and.w	r3, r3, #8
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00f      	beq.n	80056ca <HAL_UART_IRQHandler+0xfa>
 80056aa:	69bb      	ldr	r3, [r7, #24]
 80056ac:	f003 0320 	and.w	r3, r3, #32
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d104      	bne.n	80056be <HAL_UART_IRQHandler+0xee>
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d005      	beq.n	80056ca <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056c2:	f043 0208 	orr.w	r2, r3, #8
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d078      	beq.n	80057c4 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	f003 0320 	and.w	r3, r3, #32
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d007      	beq.n	80056ec <HAL_UART_IRQHandler+0x11c>
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	f003 0320 	and.w	r3, r3, #32
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d002      	beq.n	80056ec <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f000 f970 	bl	80059cc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	695b      	ldr	r3, [r3, #20]
 80056f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056f6:	2b40      	cmp	r3, #64	; 0x40
 80056f8:	bf0c      	ite	eq
 80056fa:	2301      	moveq	r3, #1
 80056fc:	2300      	movne	r3, #0
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005706:	f003 0308 	and.w	r3, r3, #8
 800570a:	2b00      	cmp	r3, #0
 800570c:	d102      	bne.n	8005714 <HAL_UART_IRQHandler+0x144>
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d031      	beq.n	8005778 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005714:	6878      	ldr	r0, [r7, #4]
 8005716:	f000 f8b9 	bl	800588c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	695b      	ldr	r3, [r3, #20]
 8005720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005724:	2b40      	cmp	r3, #64	; 0x40
 8005726:	d123      	bne.n	8005770 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	695a      	ldr	r2, [r3, #20]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005736:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800573c:	2b00      	cmp	r3, #0
 800573e:	d013      	beq.n	8005768 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005744:	4a21      	ldr	r2, [pc, #132]	; (80057cc <HAL_UART_IRQHandler+0x1fc>)
 8005746:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800574c:	4618      	mov	r0, r3
 800574e:	f7fd fdc7 	bl	80032e0 <HAL_DMA_Abort_IT>
 8005752:	4603      	mov	r3, r0
 8005754:	2b00      	cmp	r3, #0
 8005756:	d016      	beq.n	8005786 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800575c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005762:	4610      	mov	r0, r2
 8005764:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005766:	e00e      	b.n	8005786 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f000 f83b 	bl	80057e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800576e:	e00a      	b.n	8005786 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f000 f837 	bl	80057e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005776:	e006      	b.n	8005786 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 f833 	bl	80057e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005784:	e01e      	b.n	80057c4 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005786:	bf00      	nop
    return;
 8005788:	e01c      	b.n	80057c4 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005790:	2b00      	cmp	r3, #0
 8005792:	d008      	beq.n	80057a6 <HAL_UART_IRQHandler+0x1d6>
 8005794:	69bb      	ldr	r3, [r7, #24]
 8005796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800579a:	2b00      	cmp	r3, #0
 800579c:	d003      	beq.n	80057a6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 f8a6 	bl	80058f0 <UART_Transmit_IT>
    return;
 80057a4:	e00f      	b.n	80057c6 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80057a6:	69fb      	ldr	r3, [r7, #28]
 80057a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d00a      	beq.n	80057c6 <HAL_UART_IRQHandler+0x1f6>
 80057b0:	69bb      	ldr	r3, [r7, #24]
 80057b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d005      	beq.n	80057c6 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 f8ee 	bl	800599c <UART_EndTransmit_IT>
    return;
 80057c0:	bf00      	nop
 80057c2:	e000      	b.n	80057c6 <HAL_UART_IRQHandler+0x1f6>
    return;
 80057c4:	bf00      	nop
  }
}
 80057c6:	3720      	adds	r7, #32
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}
 80057cc:	080058c9 	.word	0x080058c9

080057d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b083      	sub	sp, #12
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80057d8:	bf00      	nop
 80057da:	370c      	adds	r7, #12
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b083      	sub	sp, #12
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80057ec:	bf00      	nop
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b084      	sub	sp, #16
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	603b      	str	r3, [r7, #0]
 8005804:	4613      	mov	r3, r2
 8005806:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005808:	e02c      	b.n	8005864 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800580a:	69bb      	ldr	r3, [r7, #24]
 800580c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005810:	d028      	beq.n	8005864 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d007      	beq.n	8005828 <UART_WaitOnFlagUntilTimeout+0x30>
 8005818:	f7fc fd0a 	bl	8002230 <HAL_GetTick>
 800581c:	4602      	mov	r2, r0
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	1ad3      	subs	r3, r2, r3
 8005822:	69ba      	ldr	r2, [r7, #24]
 8005824:	429a      	cmp	r2, r3
 8005826:	d21d      	bcs.n	8005864 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68da      	ldr	r2, [r3, #12]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005836:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	695a      	ldr	r2, [r3, #20]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f022 0201 	bic.w	r2, r2, #1
 8005846:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2220      	movs	r2, #32
 800584c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2220      	movs	r2, #32
 8005854:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2200      	movs	r2, #0
 800585c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005860:	2303      	movs	r3, #3
 8005862:	e00f      	b.n	8005884 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681a      	ldr	r2, [r3, #0]
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	4013      	ands	r3, r2
 800586e:	68ba      	ldr	r2, [r7, #8]
 8005870:	429a      	cmp	r2, r3
 8005872:	bf0c      	ite	eq
 8005874:	2301      	moveq	r3, #1
 8005876:	2300      	movne	r3, #0
 8005878:	b2db      	uxtb	r3, r3
 800587a:	461a      	mov	r2, r3
 800587c:	79fb      	ldrb	r3, [r7, #7]
 800587e:	429a      	cmp	r2, r3
 8005880:	d0c3      	beq.n	800580a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005882:	2300      	movs	r3, #0
}
 8005884:	4618      	mov	r0, r3
 8005886:	3710      	adds	r7, #16
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}

0800588c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	68da      	ldr	r2, [r3, #12]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80058a2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	695a      	ldr	r2, [r3, #20]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f022 0201 	bic.w	r2, r2, #1
 80058b2:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2220      	movs	r2, #32
 80058b8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80058bc:	bf00      	nop
 80058be:	370c      	adds	r7, #12
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr

080058c8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b084      	sub	sp, #16
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058d4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2200      	movs	r2, #0
 80058da:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2200      	movs	r2, #0
 80058e0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058e2:	68f8      	ldr	r0, [r7, #12]
 80058e4:	f7ff ff7e 	bl	80057e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058e8:	bf00      	nop
 80058ea:	3710      	adds	r7, #16
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}

080058f0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	2b21      	cmp	r3, #33	; 0x21
 8005902:	d144      	bne.n	800598e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	689b      	ldr	r3, [r3, #8]
 8005908:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800590c:	d11a      	bne.n	8005944 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6a1b      	ldr	r3, [r3, #32]
 8005912:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	881b      	ldrh	r3, [r3, #0]
 8005918:	461a      	mov	r2, r3
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005922:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	691b      	ldr	r3, [r3, #16]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d105      	bne.n	8005938 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6a1b      	ldr	r3, [r3, #32]
 8005930:	1c9a      	adds	r2, r3, #2
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	621a      	str	r2, [r3, #32]
 8005936:	e00e      	b.n	8005956 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a1b      	ldr	r3, [r3, #32]
 800593c:	1c5a      	adds	r2, r3, #1
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	621a      	str	r2, [r3, #32]
 8005942:	e008      	b.n	8005956 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6a1b      	ldr	r3, [r3, #32]
 8005948:	1c59      	adds	r1, r3, #1
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	6211      	str	r1, [r2, #32]
 800594e:	781a      	ldrb	r2, [r3, #0]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800595a:	b29b      	uxth	r3, r3
 800595c:	3b01      	subs	r3, #1
 800595e:	b29b      	uxth	r3, r3
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	4619      	mov	r1, r3
 8005964:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005966:	2b00      	cmp	r3, #0
 8005968:	d10f      	bne.n	800598a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	68da      	ldr	r2, [r3, #12]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005978:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	68da      	ldr	r2, [r3, #12]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005988:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800598a:	2300      	movs	r3, #0
 800598c:	e000      	b.n	8005990 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800598e:	2302      	movs	r3, #2
  }
}
 8005990:	4618      	mov	r0, r3
 8005992:	3714      	adds	r7, #20
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr

0800599c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b082      	sub	sp, #8
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	68da      	ldr	r2, [r3, #12]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059b2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2220      	movs	r2, #32
 80059b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f7ff ff07 	bl	80057d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80059c2:	2300      	movs	r3, #0
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3708      	adds	r7, #8
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}

080059cc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	2b22      	cmp	r3, #34	; 0x22
 80059de:	d171      	bne.n	8005ac4 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059e8:	d123      	bne.n	8005a32 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ee:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	691b      	ldr	r3, [r3, #16]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d10e      	bne.n	8005a16 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a0e:	1c9a      	adds	r2, r3, #2
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	629a      	str	r2, [r3, #40]	; 0x28
 8005a14:	e029      	b.n	8005a6a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	b29a      	uxth	r2, r3
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a2a:	1c5a      	adds	r2, r3, #1
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	629a      	str	r2, [r3, #40]	; 0x28
 8005a30:	e01b      	b.n	8005a6a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	691b      	ldr	r3, [r3, #16]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d10a      	bne.n	8005a50 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	6858      	ldr	r0, [r3, #4]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a44:	1c59      	adds	r1, r3, #1
 8005a46:	687a      	ldr	r2, [r7, #4]
 8005a48:	6291      	str	r1, [r2, #40]	; 0x28
 8005a4a:	b2c2      	uxtb	r2, r0
 8005a4c:	701a      	strb	r2, [r3, #0]
 8005a4e:	e00c      	b.n	8005a6a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	b2da      	uxtb	r2, r3
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a5c:	1c58      	adds	r0, r3, #1
 8005a5e:	6879      	ldr	r1, [r7, #4]
 8005a60:	6288      	str	r0, [r1, #40]	; 0x28
 8005a62:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005a66:	b2d2      	uxtb	r2, r2
 8005a68:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	3b01      	subs	r3, #1
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	4619      	mov	r1, r3
 8005a78:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d120      	bne.n	8005ac0 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	68da      	ldr	r2, [r3, #12]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f022 0220 	bic.w	r2, r2, #32
 8005a8c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	68da      	ldr	r2, [r3, #12]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a9c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	695a      	ldr	r2, [r3, #20]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f022 0201 	bic.w	r2, r2, #1
 8005aac:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2220      	movs	r2, #32
 8005ab2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f7fb fad6 	bl	8001068 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005abc:	2300      	movs	r3, #0
 8005abe:	e002      	b.n	8005ac6 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	e000      	b.n	8005ac6 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005ac4:	2302      	movs	r3, #2
  }
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3710      	adds	r7, #16
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
	...

08005ad0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ad4:	b085      	sub	sp, #20
 8005ad6:	af00      	add	r7, sp, #0
 8005ad8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	691b      	ldr	r3, [r3, #16]
 8005ae0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	68da      	ldr	r2, [r3, #12]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	430a      	orrs	r2, r1
 8005aee:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	689a      	ldr	r2, [r3, #8]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	691b      	ldr	r3, [r3, #16]
 8005af8:	431a      	orrs	r2, r3
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	695b      	ldr	r3, [r3, #20]
 8005afe:	431a      	orrs	r2, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	69db      	ldr	r3, [r3, #28]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005b12:	f023 030c 	bic.w	r3, r3, #12
 8005b16:	687a      	ldr	r2, [r7, #4]
 8005b18:	6812      	ldr	r2, [r2, #0]
 8005b1a:	68f9      	ldr	r1, [r7, #12]
 8005b1c:	430b      	orrs	r3, r1
 8005b1e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	695b      	ldr	r3, [r3, #20]
 8005b26:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	699a      	ldr	r2, [r3, #24]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	430a      	orrs	r2, r1
 8005b34:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	69db      	ldr	r3, [r3, #28]
 8005b3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b3e:	f040 818b 	bne.w	8005e58 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4ac1      	ldr	r2, [pc, #772]	; (8005e4c <UART_SetConfig+0x37c>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d005      	beq.n	8005b58 <UART_SetConfig+0x88>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4abf      	ldr	r2, [pc, #764]	; (8005e50 <UART_SetConfig+0x380>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	f040 80bd 	bne.w	8005cd2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b58:	f7fe f9f6 	bl	8003f48 <HAL_RCC_GetPCLK2Freq>
 8005b5c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	461d      	mov	r5, r3
 8005b62:	f04f 0600 	mov.w	r6, #0
 8005b66:	46a8      	mov	r8, r5
 8005b68:	46b1      	mov	r9, r6
 8005b6a:	eb18 0308 	adds.w	r3, r8, r8
 8005b6e:	eb49 0409 	adc.w	r4, r9, r9
 8005b72:	4698      	mov	r8, r3
 8005b74:	46a1      	mov	r9, r4
 8005b76:	eb18 0805 	adds.w	r8, r8, r5
 8005b7a:	eb49 0906 	adc.w	r9, r9, r6
 8005b7e:	f04f 0100 	mov.w	r1, #0
 8005b82:	f04f 0200 	mov.w	r2, #0
 8005b86:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005b8a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005b8e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005b92:	4688      	mov	r8, r1
 8005b94:	4691      	mov	r9, r2
 8005b96:	eb18 0005 	adds.w	r0, r8, r5
 8005b9a:	eb49 0106 	adc.w	r1, r9, r6
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	461d      	mov	r5, r3
 8005ba4:	f04f 0600 	mov.w	r6, #0
 8005ba8:	196b      	adds	r3, r5, r5
 8005baa:	eb46 0406 	adc.w	r4, r6, r6
 8005bae:	461a      	mov	r2, r3
 8005bb0:	4623      	mov	r3, r4
 8005bb2:	f7fb f889 	bl	8000cc8 <__aeabi_uldivmod>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	460c      	mov	r4, r1
 8005bba:	461a      	mov	r2, r3
 8005bbc:	4ba5      	ldr	r3, [pc, #660]	; (8005e54 <UART_SetConfig+0x384>)
 8005bbe:	fba3 2302 	umull	r2, r3, r3, r2
 8005bc2:	095b      	lsrs	r3, r3, #5
 8005bc4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	461d      	mov	r5, r3
 8005bcc:	f04f 0600 	mov.w	r6, #0
 8005bd0:	46a9      	mov	r9, r5
 8005bd2:	46b2      	mov	sl, r6
 8005bd4:	eb19 0309 	adds.w	r3, r9, r9
 8005bd8:	eb4a 040a 	adc.w	r4, sl, sl
 8005bdc:	4699      	mov	r9, r3
 8005bde:	46a2      	mov	sl, r4
 8005be0:	eb19 0905 	adds.w	r9, r9, r5
 8005be4:	eb4a 0a06 	adc.w	sl, sl, r6
 8005be8:	f04f 0100 	mov.w	r1, #0
 8005bec:	f04f 0200 	mov.w	r2, #0
 8005bf0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bf4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005bf8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005bfc:	4689      	mov	r9, r1
 8005bfe:	4692      	mov	sl, r2
 8005c00:	eb19 0005 	adds.w	r0, r9, r5
 8005c04:	eb4a 0106 	adc.w	r1, sl, r6
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	461d      	mov	r5, r3
 8005c0e:	f04f 0600 	mov.w	r6, #0
 8005c12:	196b      	adds	r3, r5, r5
 8005c14:	eb46 0406 	adc.w	r4, r6, r6
 8005c18:	461a      	mov	r2, r3
 8005c1a:	4623      	mov	r3, r4
 8005c1c:	f7fb f854 	bl	8000cc8 <__aeabi_uldivmod>
 8005c20:	4603      	mov	r3, r0
 8005c22:	460c      	mov	r4, r1
 8005c24:	461a      	mov	r2, r3
 8005c26:	4b8b      	ldr	r3, [pc, #556]	; (8005e54 <UART_SetConfig+0x384>)
 8005c28:	fba3 1302 	umull	r1, r3, r3, r2
 8005c2c:	095b      	lsrs	r3, r3, #5
 8005c2e:	2164      	movs	r1, #100	; 0x64
 8005c30:	fb01 f303 	mul.w	r3, r1, r3
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	00db      	lsls	r3, r3, #3
 8005c38:	3332      	adds	r3, #50	; 0x32
 8005c3a:	4a86      	ldr	r2, [pc, #536]	; (8005e54 <UART_SetConfig+0x384>)
 8005c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c40:	095b      	lsrs	r3, r3, #5
 8005c42:	005b      	lsls	r3, r3, #1
 8005c44:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c48:	4498      	add	r8, r3
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	461d      	mov	r5, r3
 8005c4e:	f04f 0600 	mov.w	r6, #0
 8005c52:	46a9      	mov	r9, r5
 8005c54:	46b2      	mov	sl, r6
 8005c56:	eb19 0309 	adds.w	r3, r9, r9
 8005c5a:	eb4a 040a 	adc.w	r4, sl, sl
 8005c5e:	4699      	mov	r9, r3
 8005c60:	46a2      	mov	sl, r4
 8005c62:	eb19 0905 	adds.w	r9, r9, r5
 8005c66:	eb4a 0a06 	adc.w	sl, sl, r6
 8005c6a:	f04f 0100 	mov.w	r1, #0
 8005c6e:	f04f 0200 	mov.w	r2, #0
 8005c72:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c76:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005c7a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005c7e:	4689      	mov	r9, r1
 8005c80:	4692      	mov	sl, r2
 8005c82:	eb19 0005 	adds.w	r0, r9, r5
 8005c86:	eb4a 0106 	adc.w	r1, sl, r6
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	461d      	mov	r5, r3
 8005c90:	f04f 0600 	mov.w	r6, #0
 8005c94:	196b      	adds	r3, r5, r5
 8005c96:	eb46 0406 	adc.w	r4, r6, r6
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	4623      	mov	r3, r4
 8005c9e:	f7fb f813 	bl	8000cc8 <__aeabi_uldivmod>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	460c      	mov	r4, r1
 8005ca6:	461a      	mov	r2, r3
 8005ca8:	4b6a      	ldr	r3, [pc, #424]	; (8005e54 <UART_SetConfig+0x384>)
 8005caa:	fba3 1302 	umull	r1, r3, r3, r2
 8005cae:	095b      	lsrs	r3, r3, #5
 8005cb0:	2164      	movs	r1, #100	; 0x64
 8005cb2:	fb01 f303 	mul.w	r3, r1, r3
 8005cb6:	1ad3      	subs	r3, r2, r3
 8005cb8:	00db      	lsls	r3, r3, #3
 8005cba:	3332      	adds	r3, #50	; 0x32
 8005cbc:	4a65      	ldr	r2, [pc, #404]	; (8005e54 <UART_SetConfig+0x384>)
 8005cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8005cc2:	095b      	lsrs	r3, r3, #5
 8005cc4:	f003 0207 	and.w	r2, r3, #7
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4442      	add	r2, r8
 8005cce:	609a      	str	r2, [r3, #8]
 8005cd0:	e26f      	b.n	80061b2 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005cd2:	f7fe f925 	bl	8003f20 <HAL_RCC_GetPCLK1Freq>
 8005cd6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	461d      	mov	r5, r3
 8005cdc:	f04f 0600 	mov.w	r6, #0
 8005ce0:	46a8      	mov	r8, r5
 8005ce2:	46b1      	mov	r9, r6
 8005ce4:	eb18 0308 	adds.w	r3, r8, r8
 8005ce8:	eb49 0409 	adc.w	r4, r9, r9
 8005cec:	4698      	mov	r8, r3
 8005cee:	46a1      	mov	r9, r4
 8005cf0:	eb18 0805 	adds.w	r8, r8, r5
 8005cf4:	eb49 0906 	adc.w	r9, r9, r6
 8005cf8:	f04f 0100 	mov.w	r1, #0
 8005cfc:	f04f 0200 	mov.w	r2, #0
 8005d00:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005d04:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005d08:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005d0c:	4688      	mov	r8, r1
 8005d0e:	4691      	mov	r9, r2
 8005d10:	eb18 0005 	adds.w	r0, r8, r5
 8005d14:	eb49 0106 	adc.w	r1, r9, r6
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	461d      	mov	r5, r3
 8005d1e:	f04f 0600 	mov.w	r6, #0
 8005d22:	196b      	adds	r3, r5, r5
 8005d24:	eb46 0406 	adc.w	r4, r6, r6
 8005d28:	461a      	mov	r2, r3
 8005d2a:	4623      	mov	r3, r4
 8005d2c:	f7fa ffcc 	bl	8000cc8 <__aeabi_uldivmod>
 8005d30:	4603      	mov	r3, r0
 8005d32:	460c      	mov	r4, r1
 8005d34:	461a      	mov	r2, r3
 8005d36:	4b47      	ldr	r3, [pc, #284]	; (8005e54 <UART_SetConfig+0x384>)
 8005d38:	fba3 2302 	umull	r2, r3, r3, r2
 8005d3c:	095b      	lsrs	r3, r3, #5
 8005d3e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	461d      	mov	r5, r3
 8005d46:	f04f 0600 	mov.w	r6, #0
 8005d4a:	46a9      	mov	r9, r5
 8005d4c:	46b2      	mov	sl, r6
 8005d4e:	eb19 0309 	adds.w	r3, r9, r9
 8005d52:	eb4a 040a 	adc.w	r4, sl, sl
 8005d56:	4699      	mov	r9, r3
 8005d58:	46a2      	mov	sl, r4
 8005d5a:	eb19 0905 	adds.w	r9, r9, r5
 8005d5e:	eb4a 0a06 	adc.w	sl, sl, r6
 8005d62:	f04f 0100 	mov.w	r1, #0
 8005d66:	f04f 0200 	mov.w	r2, #0
 8005d6a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d6e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005d72:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005d76:	4689      	mov	r9, r1
 8005d78:	4692      	mov	sl, r2
 8005d7a:	eb19 0005 	adds.w	r0, r9, r5
 8005d7e:	eb4a 0106 	adc.w	r1, sl, r6
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	461d      	mov	r5, r3
 8005d88:	f04f 0600 	mov.w	r6, #0
 8005d8c:	196b      	adds	r3, r5, r5
 8005d8e:	eb46 0406 	adc.w	r4, r6, r6
 8005d92:	461a      	mov	r2, r3
 8005d94:	4623      	mov	r3, r4
 8005d96:	f7fa ff97 	bl	8000cc8 <__aeabi_uldivmod>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	460c      	mov	r4, r1
 8005d9e:	461a      	mov	r2, r3
 8005da0:	4b2c      	ldr	r3, [pc, #176]	; (8005e54 <UART_SetConfig+0x384>)
 8005da2:	fba3 1302 	umull	r1, r3, r3, r2
 8005da6:	095b      	lsrs	r3, r3, #5
 8005da8:	2164      	movs	r1, #100	; 0x64
 8005daa:	fb01 f303 	mul.w	r3, r1, r3
 8005dae:	1ad3      	subs	r3, r2, r3
 8005db0:	00db      	lsls	r3, r3, #3
 8005db2:	3332      	adds	r3, #50	; 0x32
 8005db4:	4a27      	ldr	r2, [pc, #156]	; (8005e54 <UART_SetConfig+0x384>)
 8005db6:	fba2 2303 	umull	r2, r3, r2, r3
 8005dba:	095b      	lsrs	r3, r3, #5
 8005dbc:	005b      	lsls	r3, r3, #1
 8005dbe:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005dc2:	4498      	add	r8, r3
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	461d      	mov	r5, r3
 8005dc8:	f04f 0600 	mov.w	r6, #0
 8005dcc:	46a9      	mov	r9, r5
 8005dce:	46b2      	mov	sl, r6
 8005dd0:	eb19 0309 	adds.w	r3, r9, r9
 8005dd4:	eb4a 040a 	adc.w	r4, sl, sl
 8005dd8:	4699      	mov	r9, r3
 8005dda:	46a2      	mov	sl, r4
 8005ddc:	eb19 0905 	adds.w	r9, r9, r5
 8005de0:	eb4a 0a06 	adc.w	sl, sl, r6
 8005de4:	f04f 0100 	mov.w	r1, #0
 8005de8:	f04f 0200 	mov.w	r2, #0
 8005dec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005df0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005df4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005df8:	4689      	mov	r9, r1
 8005dfa:	4692      	mov	sl, r2
 8005dfc:	eb19 0005 	adds.w	r0, r9, r5
 8005e00:	eb4a 0106 	adc.w	r1, sl, r6
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	461d      	mov	r5, r3
 8005e0a:	f04f 0600 	mov.w	r6, #0
 8005e0e:	196b      	adds	r3, r5, r5
 8005e10:	eb46 0406 	adc.w	r4, r6, r6
 8005e14:	461a      	mov	r2, r3
 8005e16:	4623      	mov	r3, r4
 8005e18:	f7fa ff56 	bl	8000cc8 <__aeabi_uldivmod>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	460c      	mov	r4, r1
 8005e20:	461a      	mov	r2, r3
 8005e22:	4b0c      	ldr	r3, [pc, #48]	; (8005e54 <UART_SetConfig+0x384>)
 8005e24:	fba3 1302 	umull	r1, r3, r3, r2
 8005e28:	095b      	lsrs	r3, r3, #5
 8005e2a:	2164      	movs	r1, #100	; 0x64
 8005e2c:	fb01 f303 	mul.w	r3, r1, r3
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	00db      	lsls	r3, r3, #3
 8005e34:	3332      	adds	r3, #50	; 0x32
 8005e36:	4a07      	ldr	r2, [pc, #28]	; (8005e54 <UART_SetConfig+0x384>)
 8005e38:	fba2 2303 	umull	r2, r3, r2, r3
 8005e3c:	095b      	lsrs	r3, r3, #5
 8005e3e:	f003 0207 	and.w	r2, r3, #7
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4442      	add	r2, r8
 8005e48:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005e4a:	e1b2      	b.n	80061b2 <UART_SetConfig+0x6e2>
 8005e4c:	40011000 	.word	0x40011000
 8005e50:	40011400 	.word	0x40011400
 8005e54:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4ad7      	ldr	r2, [pc, #860]	; (80061bc <UART_SetConfig+0x6ec>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d005      	beq.n	8005e6e <UART_SetConfig+0x39e>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4ad6      	ldr	r2, [pc, #856]	; (80061c0 <UART_SetConfig+0x6f0>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	f040 80d1 	bne.w	8006010 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e6e:	f7fe f86b 	bl	8003f48 <HAL_RCC_GetPCLK2Freq>
 8005e72:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	469a      	mov	sl, r3
 8005e78:	f04f 0b00 	mov.w	fp, #0
 8005e7c:	46d0      	mov	r8, sl
 8005e7e:	46d9      	mov	r9, fp
 8005e80:	eb18 0308 	adds.w	r3, r8, r8
 8005e84:	eb49 0409 	adc.w	r4, r9, r9
 8005e88:	4698      	mov	r8, r3
 8005e8a:	46a1      	mov	r9, r4
 8005e8c:	eb18 080a 	adds.w	r8, r8, sl
 8005e90:	eb49 090b 	adc.w	r9, r9, fp
 8005e94:	f04f 0100 	mov.w	r1, #0
 8005e98:	f04f 0200 	mov.w	r2, #0
 8005e9c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005ea0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005ea4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005ea8:	4688      	mov	r8, r1
 8005eaa:	4691      	mov	r9, r2
 8005eac:	eb1a 0508 	adds.w	r5, sl, r8
 8005eb0:	eb4b 0609 	adc.w	r6, fp, r9
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	4619      	mov	r1, r3
 8005eba:	f04f 0200 	mov.w	r2, #0
 8005ebe:	f04f 0300 	mov.w	r3, #0
 8005ec2:	f04f 0400 	mov.w	r4, #0
 8005ec6:	0094      	lsls	r4, r2, #2
 8005ec8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005ecc:	008b      	lsls	r3, r1, #2
 8005ece:	461a      	mov	r2, r3
 8005ed0:	4623      	mov	r3, r4
 8005ed2:	4628      	mov	r0, r5
 8005ed4:	4631      	mov	r1, r6
 8005ed6:	f7fa fef7 	bl	8000cc8 <__aeabi_uldivmod>
 8005eda:	4603      	mov	r3, r0
 8005edc:	460c      	mov	r4, r1
 8005ede:	461a      	mov	r2, r3
 8005ee0:	4bb8      	ldr	r3, [pc, #736]	; (80061c4 <UART_SetConfig+0x6f4>)
 8005ee2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ee6:	095b      	lsrs	r3, r3, #5
 8005ee8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	469b      	mov	fp, r3
 8005ef0:	f04f 0c00 	mov.w	ip, #0
 8005ef4:	46d9      	mov	r9, fp
 8005ef6:	46e2      	mov	sl, ip
 8005ef8:	eb19 0309 	adds.w	r3, r9, r9
 8005efc:	eb4a 040a 	adc.w	r4, sl, sl
 8005f00:	4699      	mov	r9, r3
 8005f02:	46a2      	mov	sl, r4
 8005f04:	eb19 090b 	adds.w	r9, r9, fp
 8005f08:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005f0c:	f04f 0100 	mov.w	r1, #0
 8005f10:	f04f 0200 	mov.w	r2, #0
 8005f14:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f18:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005f1c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005f20:	4689      	mov	r9, r1
 8005f22:	4692      	mov	sl, r2
 8005f24:	eb1b 0509 	adds.w	r5, fp, r9
 8005f28:	eb4c 060a 	adc.w	r6, ip, sl
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	4619      	mov	r1, r3
 8005f32:	f04f 0200 	mov.w	r2, #0
 8005f36:	f04f 0300 	mov.w	r3, #0
 8005f3a:	f04f 0400 	mov.w	r4, #0
 8005f3e:	0094      	lsls	r4, r2, #2
 8005f40:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005f44:	008b      	lsls	r3, r1, #2
 8005f46:	461a      	mov	r2, r3
 8005f48:	4623      	mov	r3, r4
 8005f4a:	4628      	mov	r0, r5
 8005f4c:	4631      	mov	r1, r6
 8005f4e:	f7fa febb 	bl	8000cc8 <__aeabi_uldivmod>
 8005f52:	4603      	mov	r3, r0
 8005f54:	460c      	mov	r4, r1
 8005f56:	461a      	mov	r2, r3
 8005f58:	4b9a      	ldr	r3, [pc, #616]	; (80061c4 <UART_SetConfig+0x6f4>)
 8005f5a:	fba3 1302 	umull	r1, r3, r3, r2
 8005f5e:	095b      	lsrs	r3, r3, #5
 8005f60:	2164      	movs	r1, #100	; 0x64
 8005f62:	fb01 f303 	mul.w	r3, r1, r3
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	011b      	lsls	r3, r3, #4
 8005f6a:	3332      	adds	r3, #50	; 0x32
 8005f6c:	4a95      	ldr	r2, [pc, #596]	; (80061c4 <UART_SetConfig+0x6f4>)
 8005f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f72:	095b      	lsrs	r3, r3, #5
 8005f74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f78:	4498      	add	r8, r3
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	469b      	mov	fp, r3
 8005f7e:	f04f 0c00 	mov.w	ip, #0
 8005f82:	46d9      	mov	r9, fp
 8005f84:	46e2      	mov	sl, ip
 8005f86:	eb19 0309 	adds.w	r3, r9, r9
 8005f8a:	eb4a 040a 	adc.w	r4, sl, sl
 8005f8e:	4699      	mov	r9, r3
 8005f90:	46a2      	mov	sl, r4
 8005f92:	eb19 090b 	adds.w	r9, r9, fp
 8005f96:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005f9a:	f04f 0100 	mov.w	r1, #0
 8005f9e:	f04f 0200 	mov.w	r2, #0
 8005fa2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005fa6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005faa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005fae:	4689      	mov	r9, r1
 8005fb0:	4692      	mov	sl, r2
 8005fb2:	eb1b 0509 	adds.w	r5, fp, r9
 8005fb6:	eb4c 060a 	adc.w	r6, ip, sl
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	4619      	mov	r1, r3
 8005fc0:	f04f 0200 	mov.w	r2, #0
 8005fc4:	f04f 0300 	mov.w	r3, #0
 8005fc8:	f04f 0400 	mov.w	r4, #0
 8005fcc:	0094      	lsls	r4, r2, #2
 8005fce:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005fd2:	008b      	lsls	r3, r1, #2
 8005fd4:	461a      	mov	r2, r3
 8005fd6:	4623      	mov	r3, r4
 8005fd8:	4628      	mov	r0, r5
 8005fda:	4631      	mov	r1, r6
 8005fdc:	f7fa fe74 	bl	8000cc8 <__aeabi_uldivmod>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	460c      	mov	r4, r1
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	4b77      	ldr	r3, [pc, #476]	; (80061c4 <UART_SetConfig+0x6f4>)
 8005fe8:	fba3 1302 	umull	r1, r3, r3, r2
 8005fec:	095b      	lsrs	r3, r3, #5
 8005fee:	2164      	movs	r1, #100	; 0x64
 8005ff0:	fb01 f303 	mul.w	r3, r1, r3
 8005ff4:	1ad3      	subs	r3, r2, r3
 8005ff6:	011b      	lsls	r3, r3, #4
 8005ff8:	3332      	adds	r3, #50	; 0x32
 8005ffa:	4a72      	ldr	r2, [pc, #456]	; (80061c4 <UART_SetConfig+0x6f4>)
 8005ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8006000:	095b      	lsrs	r3, r3, #5
 8006002:	f003 020f 	and.w	r2, r3, #15
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4442      	add	r2, r8
 800600c:	609a      	str	r2, [r3, #8]
 800600e:	e0d0      	b.n	80061b2 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006010:	f7fd ff86 	bl	8003f20 <HAL_RCC_GetPCLK1Freq>
 8006014:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	469a      	mov	sl, r3
 800601a:	f04f 0b00 	mov.w	fp, #0
 800601e:	46d0      	mov	r8, sl
 8006020:	46d9      	mov	r9, fp
 8006022:	eb18 0308 	adds.w	r3, r8, r8
 8006026:	eb49 0409 	adc.w	r4, r9, r9
 800602a:	4698      	mov	r8, r3
 800602c:	46a1      	mov	r9, r4
 800602e:	eb18 080a 	adds.w	r8, r8, sl
 8006032:	eb49 090b 	adc.w	r9, r9, fp
 8006036:	f04f 0100 	mov.w	r1, #0
 800603a:	f04f 0200 	mov.w	r2, #0
 800603e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006042:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006046:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800604a:	4688      	mov	r8, r1
 800604c:	4691      	mov	r9, r2
 800604e:	eb1a 0508 	adds.w	r5, sl, r8
 8006052:	eb4b 0609 	adc.w	r6, fp, r9
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	4619      	mov	r1, r3
 800605c:	f04f 0200 	mov.w	r2, #0
 8006060:	f04f 0300 	mov.w	r3, #0
 8006064:	f04f 0400 	mov.w	r4, #0
 8006068:	0094      	lsls	r4, r2, #2
 800606a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800606e:	008b      	lsls	r3, r1, #2
 8006070:	461a      	mov	r2, r3
 8006072:	4623      	mov	r3, r4
 8006074:	4628      	mov	r0, r5
 8006076:	4631      	mov	r1, r6
 8006078:	f7fa fe26 	bl	8000cc8 <__aeabi_uldivmod>
 800607c:	4603      	mov	r3, r0
 800607e:	460c      	mov	r4, r1
 8006080:	461a      	mov	r2, r3
 8006082:	4b50      	ldr	r3, [pc, #320]	; (80061c4 <UART_SetConfig+0x6f4>)
 8006084:	fba3 2302 	umull	r2, r3, r3, r2
 8006088:	095b      	lsrs	r3, r3, #5
 800608a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	469b      	mov	fp, r3
 8006092:	f04f 0c00 	mov.w	ip, #0
 8006096:	46d9      	mov	r9, fp
 8006098:	46e2      	mov	sl, ip
 800609a:	eb19 0309 	adds.w	r3, r9, r9
 800609e:	eb4a 040a 	adc.w	r4, sl, sl
 80060a2:	4699      	mov	r9, r3
 80060a4:	46a2      	mov	sl, r4
 80060a6:	eb19 090b 	adds.w	r9, r9, fp
 80060aa:	eb4a 0a0c 	adc.w	sl, sl, ip
 80060ae:	f04f 0100 	mov.w	r1, #0
 80060b2:	f04f 0200 	mov.w	r2, #0
 80060b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80060ba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80060be:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80060c2:	4689      	mov	r9, r1
 80060c4:	4692      	mov	sl, r2
 80060c6:	eb1b 0509 	adds.w	r5, fp, r9
 80060ca:	eb4c 060a 	adc.w	r6, ip, sl
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	4619      	mov	r1, r3
 80060d4:	f04f 0200 	mov.w	r2, #0
 80060d8:	f04f 0300 	mov.w	r3, #0
 80060dc:	f04f 0400 	mov.w	r4, #0
 80060e0:	0094      	lsls	r4, r2, #2
 80060e2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80060e6:	008b      	lsls	r3, r1, #2
 80060e8:	461a      	mov	r2, r3
 80060ea:	4623      	mov	r3, r4
 80060ec:	4628      	mov	r0, r5
 80060ee:	4631      	mov	r1, r6
 80060f0:	f7fa fdea 	bl	8000cc8 <__aeabi_uldivmod>
 80060f4:	4603      	mov	r3, r0
 80060f6:	460c      	mov	r4, r1
 80060f8:	461a      	mov	r2, r3
 80060fa:	4b32      	ldr	r3, [pc, #200]	; (80061c4 <UART_SetConfig+0x6f4>)
 80060fc:	fba3 1302 	umull	r1, r3, r3, r2
 8006100:	095b      	lsrs	r3, r3, #5
 8006102:	2164      	movs	r1, #100	; 0x64
 8006104:	fb01 f303 	mul.w	r3, r1, r3
 8006108:	1ad3      	subs	r3, r2, r3
 800610a:	011b      	lsls	r3, r3, #4
 800610c:	3332      	adds	r3, #50	; 0x32
 800610e:	4a2d      	ldr	r2, [pc, #180]	; (80061c4 <UART_SetConfig+0x6f4>)
 8006110:	fba2 2303 	umull	r2, r3, r2, r3
 8006114:	095b      	lsrs	r3, r3, #5
 8006116:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800611a:	4498      	add	r8, r3
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	469b      	mov	fp, r3
 8006120:	f04f 0c00 	mov.w	ip, #0
 8006124:	46d9      	mov	r9, fp
 8006126:	46e2      	mov	sl, ip
 8006128:	eb19 0309 	adds.w	r3, r9, r9
 800612c:	eb4a 040a 	adc.w	r4, sl, sl
 8006130:	4699      	mov	r9, r3
 8006132:	46a2      	mov	sl, r4
 8006134:	eb19 090b 	adds.w	r9, r9, fp
 8006138:	eb4a 0a0c 	adc.w	sl, sl, ip
 800613c:	f04f 0100 	mov.w	r1, #0
 8006140:	f04f 0200 	mov.w	r2, #0
 8006144:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006148:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800614c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006150:	4689      	mov	r9, r1
 8006152:	4692      	mov	sl, r2
 8006154:	eb1b 0509 	adds.w	r5, fp, r9
 8006158:	eb4c 060a 	adc.w	r6, ip, sl
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	4619      	mov	r1, r3
 8006162:	f04f 0200 	mov.w	r2, #0
 8006166:	f04f 0300 	mov.w	r3, #0
 800616a:	f04f 0400 	mov.w	r4, #0
 800616e:	0094      	lsls	r4, r2, #2
 8006170:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006174:	008b      	lsls	r3, r1, #2
 8006176:	461a      	mov	r2, r3
 8006178:	4623      	mov	r3, r4
 800617a:	4628      	mov	r0, r5
 800617c:	4631      	mov	r1, r6
 800617e:	f7fa fda3 	bl	8000cc8 <__aeabi_uldivmod>
 8006182:	4603      	mov	r3, r0
 8006184:	460c      	mov	r4, r1
 8006186:	461a      	mov	r2, r3
 8006188:	4b0e      	ldr	r3, [pc, #56]	; (80061c4 <UART_SetConfig+0x6f4>)
 800618a:	fba3 1302 	umull	r1, r3, r3, r2
 800618e:	095b      	lsrs	r3, r3, #5
 8006190:	2164      	movs	r1, #100	; 0x64
 8006192:	fb01 f303 	mul.w	r3, r1, r3
 8006196:	1ad3      	subs	r3, r2, r3
 8006198:	011b      	lsls	r3, r3, #4
 800619a:	3332      	adds	r3, #50	; 0x32
 800619c:	4a09      	ldr	r2, [pc, #36]	; (80061c4 <UART_SetConfig+0x6f4>)
 800619e:	fba2 2303 	umull	r2, r3, r2, r3
 80061a2:	095b      	lsrs	r3, r3, #5
 80061a4:	f003 020f 	and.w	r2, r3, #15
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4442      	add	r2, r8
 80061ae:	609a      	str	r2, [r3, #8]
}
 80061b0:	e7ff      	b.n	80061b2 <UART_SetConfig+0x6e2>
 80061b2:	bf00      	nop
 80061b4:	3714      	adds	r7, #20
 80061b6:	46bd      	mov	sp, r7
 80061b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061bc:	40011000 	.word	0x40011000
 80061c0:	40011400 	.word	0x40011400
 80061c4:	51eb851f 	.word	0x51eb851f

080061c8 <atof>:
 80061c8:	2100      	movs	r1, #0
 80061ca:	f001 bdc1 	b.w	8007d50 <strtod>

080061ce <atoi>:
 80061ce:	220a      	movs	r2, #10
 80061d0:	2100      	movs	r1, #0
 80061d2:	f001 be5f 	b.w	8007e94 <strtol>
	...

080061d8 <__errno>:
 80061d8:	4b01      	ldr	r3, [pc, #4]	; (80061e0 <__errno+0x8>)
 80061da:	6818      	ldr	r0, [r3, #0]
 80061dc:	4770      	bx	lr
 80061de:	bf00      	nop
 80061e0:	20000010 	.word	0x20000010

080061e4 <getchar>:
 80061e4:	4b07      	ldr	r3, [pc, #28]	; (8006204 <getchar+0x20>)
 80061e6:	b510      	push	{r4, lr}
 80061e8:	681c      	ldr	r4, [r3, #0]
 80061ea:	b124      	cbz	r4, 80061f6 <getchar+0x12>
 80061ec:	69a3      	ldr	r3, [r4, #24]
 80061ee:	b913      	cbnz	r3, 80061f6 <getchar+0x12>
 80061f0:	4620      	mov	r0, r4
 80061f2:	f002 fe6b 	bl	8008ecc <__sinit>
 80061f6:	6861      	ldr	r1, [r4, #4]
 80061f8:	4620      	mov	r0, r4
 80061fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061fe:	f003 ba31 	b.w	8009664 <_getc_r>
 8006202:	bf00      	nop
 8006204:	20000010 	.word	0x20000010

08006208 <_gets_r>:
 8006208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800620a:	460e      	mov	r6, r1
 800620c:	4605      	mov	r5, r0
 800620e:	b118      	cbz	r0, 8006218 <_gets_r+0x10>
 8006210:	6983      	ldr	r3, [r0, #24]
 8006212:	b90b      	cbnz	r3, 8006218 <_gets_r+0x10>
 8006214:	f002 fe5a 	bl	8008ecc <__sinit>
 8006218:	69ab      	ldr	r3, [r5, #24]
 800621a:	686c      	ldr	r4, [r5, #4]
 800621c:	b913      	cbnz	r3, 8006224 <_gets_r+0x1c>
 800621e:	4628      	mov	r0, r5
 8006220:	f002 fe54 	bl	8008ecc <__sinit>
 8006224:	4b16      	ldr	r3, [pc, #88]	; (8006280 <_gets_r+0x78>)
 8006226:	429c      	cmp	r4, r3
 8006228:	d114      	bne.n	8006254 <_gets_r+0x4c>
 800622a:	686c      	ldr	r4, [r5, #4]
 800622c:	4637      	mov	r7, r6
 800622e:	6863      	ldr	r3, [r4, #4]
 8006230:	3b01      	subs	r3, #1
 8006232:	2b00      	cmp	r3, #0
 8006234:	6063      	str	r3, [r4, #4]
 8006236:	da17      	bge.n	8006268 <_gets_r+0x60>
 8006238:	4621      	mov	r1, r4
 800623a:	4628      	mov	r0, r5
 800623c:	f000 ff14 	bl	8007068 <__srget_r>
 8006240:	280a      	cmp	r0, #10
 8006242:	d003      	beq.n	800624c <_gets_r+0x44>
 8006244:	1c43      	adds	r3, r0, #1
 8006246:	d115      	bne.n	8006274 <_gets_r+0x6c>
 8006248:	42b7      	cmp	r7, r6
 800624a:	d016      	beq.n	800627a <_gets_r+0x72>
 800624c:	2300      	movs	r3, #0
 800624e:	703b      	strb	r3, [r7, #0]
 8006250:	4630      	mov	r0, r6
 8006252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006254:	4b0b      	ldr	r3, [pc, #44]	; (8006284 <_gets_r+0x7c>)
 8006256:	429c      	cmp	r4, r3
 8006258:	d101      	bne.n	800625e <_gets_r+0x56>
 800625a:	68ac      	ldr	r4, [r5, #8]
 800625c:	e7e6      	b.n	800622c <_gets_r+0x24>
 800625e:	4b0a      	ldr	r3, [pc, #40]	; (8006288 <_gets_r+0x80>)
 8006260:	429c      	cmp	r4, r3
 8006262:	bf08      	it	eq
 8006264:	68ec      	ldreq	r4, [r5, #12]
 8006266:	e7e1      	b.n	800622c <_gets_r+0x24>
 8006268:	6823      	ldr	r3, [r4, #0]
 800626a:	1c5a      	adds	r2, r3, #1
 800626c:	6022      	str	r2, [r4, #0]
 800626e:	7818      	ldrb	r0, [r3, #0]
 8006270:	280a      	cmp	r0, #10
 8006272:	d0eb      	beq.n	800624c <_gets_r+0x44>
 8006274:	f807 0b01 	strb.w	r0, [r7], #1
 8006278:	e7d9      	b.n	800622e <_gets_r+0x26>
 800627a:	2000      	movs	r0, #0
 800627c:	e7e9      	b.n	8006252 <_gets_r+0x4a>
 800627e:	bf00      	nop
 8006280:	0800ad30 	.word	0x0800ad30
 8006284:	0800ad50 	.word	0x0800ad50
 8006288:	0800ad10 	.word	0x0800ad10

0800628c <gets>:
 800628c:	4b02      	ldr	r3, [pc, #8]	; (8006298 <gets+0xc>)
 800628e:	4601      	mov	r1, r0
 8006290:	6818      	ldr	r0, [r3, #0]
 8006292:	f7ff bfb9 	b.w	8006208 <_gets_r>
 8006296:	bf00      	nop
 8006298:	20000010 	.word	0x20000010

0800629c <__libc_init_array>:
 800629c:	b570      	push	{r4, r5, r6, lr}
 800629e:	4e0d      	ldr	r6, [pc, #52]	; (80062d4 <__libc_init_array+0x38>)
 80062a0:	4c0d      	ldr	r4, [pc, #52]	; (80062d8 <__libc_init_array+0x3c>)
 80062a2:	1ba4      	subs	r4, r4, r6
 80062a4:	10a4      	asrs	r4, r4, #2
 80062a6:	2500      	movs	r5, #0
 80062a8:	42a5      	cmp	r5, r4
 80062aa:	d109      	bne.n	80062c0 <__libc_init_array+0x24>
 80062ac:	4e0b      	ldr	r6, [pc, #44]	; (80062dc <__libc_init_array+0x40>)
 80062ae:	4c0c      	ldr	r4, [pc, #48]	; (80062e0 <__libc_init_array+0x44>)
 80062b0:	f004 fba2 	bl	800a9f8 <_init>
 80062b4:	1ba4      	subs	r4, r4, r6
 80062b6:	10a4      	asrs	r4, r4, #2
 80062b8:	2500      	movs	r5, #0
 80062ba:	42a5      	cmp	r5, r4
 80062bc:	d105      	bne.n	80062ca <__libc_init_array+0x2e>
 80062be:	bd70      	pop	{r4, r5, r6, pc}
 80062c0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80062c4:	4798      	blx	r3
 80062c6:	3501      	adds	r5, #1
 80062c8:	e7ee      	b.n	80062a8 <__libc_init_array+0xc>
 80062ca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80062ce:	4798      	blx	r3
 80062d0:	3501      	adds	r5, #1
 80062d2:	e7f2      	b.n	80062ba <__libc_init_array+0x1e>
 80062d4:	0800af98 	.word	0x0800af98
 80062d8:	0800af98 	.word	0x0800af98
 80062dc:	0800af98 	.word	0x0800af98
 80062e0:	0800af9c 	.word	0x0800af9c

080062e4 <memset>:
 80062e4:	4402      	add	r2, r0
 80062e6:	4603      	mov	r3, r0
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d100      	bne.n	80062ee <memset+0xa>
 80062ec:	4770      	bx	lr
 80062ee:	f803 1b01 	strb.w	r1, [r3], #1
 80062f2:	e7f9      	b.n	80062e8 <memset+0x4>

080062f4 <__cvt>:
 80062f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062f8:	ec55 4b10 	vmov	r4, r5, d0
 80062fc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80062fe:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006302:	2d00      	cmp	r5, #0
 8006304:	460e      	mov	r6, r1
 8006306:	4691      	mov	r9, r2
 8006308:	4619      	mov	r1, r3
 800630a:	bfb8      	it	lt
 800630c:	4622      	movlt	r2, r4
 800630e:	462b      	mov	r3, r5
 8006310:	f027 0720 	bic.w	r7, r7, #32
 8006314:	bfbb      	ittet	lt
 8006316:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800631a:	461d      	movlt	r5, r3
 800631c:	2300      	movge	r3, #0
 800631e:	232d      	movlt	r3, #45	; 0x2d
 8006320:	bfb8      	it	lt
 8006322:	4614      	movlt	r4, r2
 8006324:	2f46      	cmp	r7, #70	; 0x46
 8006326:	700b      	strb	r3, [r1, #0]
 8006328:	d004      	beq.n	8006334 <__cvt+0x40>
 800632a:	2f45      	cmp	r7, #69	; 0x45
 800632c:	d100      	bne.n	8006330 <__cvt+0x3c>
 800632e:	3601      	adds	r6, #1
 8006330:	2102      	movs	r1, #2
 8006332:	e000      	b.n	8006336 <__cvt+0x42>
 8006334:	2103      	movs	r1, #3
 8006336:	ab03      	add	r3, sp, #12
 8006338:	9301      	str	r3, [sp, #4]
 800633a:	ab02      	add	r3, sp, #8
 800633c:	9300      	str	r3, [sp, #0]
 800633e:	4632      	mov	r2, r6
 8006340:	4653      	mov	r3, sl
 8006342:	ec45 4b10 	vmov	d0, r4, r5
 8006346:	f001 ff07 	bl	8008158 <_dtoa_r>
 800634a:	2f47      	cmp	r7, #71	; 0x47
 800634c:	4680      	mov	r8, r0
 800634e:	d102      	bne.n	8006356 <__cvt+0x62>
 8006350:	f019 0f01 	tst.w	r9, #1
 8006354:	d026      	beq.n	80063a4 <__cvt+0xb0>
 8006356:	2f46      	cmp	r7, #70	; 0x46
 8006358:	eb08 0906 	add.w	r9, r8, r6
 800635c:	d111      	bne.n	8006382 <__cvt+0x8e>
 800635e:	f898 3000 	ldrb.w	r3, [r8]
 8006362:	2b30      	cmp	r3, #48	; 0x30
 8006364:	d10a      	bne.n	800637c <__cvt+0x88>
 8006366:	2200      	movs	r2, #0
 8006368:	2300      	movs	r3, #0
 800636a:	4620      	mov	r0, r4
 800636c:	4629      	mov	r1, r5
 800636e:	f7fa fbcb 	bl	8000b08 <__aeabi_dcmpeq>
 8006372:	b918      	cbnz	r0, 800637c <__cvt+0x88>
 8006374:	f1c6 0601 	rsb	r6, r6, #1
 8006378:	f8ca 6000 	str.w	r6, [sl]
 800637c:	f8da 3000 	ldr.w	r3, [sl]
 8006380:	4499      	add	r9, r3
 8006382:	2200      	movs	r2, #0
 8006384:	2300      	movs	r3, #0
 8006386:	4620      	mov	r0, r4
 8006388:	4629      	mov	r1, r5
 800638a:	f7fa fbbd 	bl	8000b08 <__aeabi_dcmpeq>
 800638e:	b938      	cbnz	r0, 80063a0 <__cvt+0xac>
 8006390:	2230      	movs	r2, #48	; 0x30
 8006392:	9b03      	ldr	r3, [sp, #12]
 8006394:	454b      	cmp	r3, r9
 8006396:	d205      	bcs.n	80063a4 <__cvt+0xb0>
 8006398:	1c59      	adds	r1, r3, #1
 800639a:	9103      	str	r1, [sp, #12]
 800639c:	701a      	strb	r2, [r3, #0]
 800639e:	e7f8      	b.n	8006392 <__cvt+0x9e>
 80063a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80063a4:	9b03      	ldr	r3, [sp, #12]
 80063a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80063a8:	eba3 0308 	sub.w	r3, r3, r8
 80063ac:	4640      	mov	r0, r8
 80063ae:	6013      	str	r3, [r2, #0]
 80063b0:	b004      	add	sp, #16
 80063b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080063b6 <__exponent>:
 80063b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80063b8:	2900      	cmp	r1, #0
 80063ba:	4604      	mov	r4, r0
 80063bc:	bfba      	itte	lt
 80063be:	4249      	neglt	r1, r1
 80063c0:	232d      	movlt	r3, #45	; 0x2d
 80063c2:	232b      	movge	r3, #43	; 0x2b
 80063c4:	2909      	cmp	r1, #9
 80063c6:	f804 2b02 	strb.w	r2, [r4], #2
 80063ca:	7043      	strb	r3, [r0, #1]
 80063cc:	dd20      	ble.n	8006410 <__exponent+0x5a>
 80063ce:	f10d 0307 	add.w	r3, sp, #7
 80063d2:	461f      	mov	r7, r3
 80063d4:	260a      	movs	r6, #10
 80063d6:	fb91 f5f6 	sdiv	r5, r1, r6
 80063da:	fb06 1115 	mls	r1, r6, r5, r1
 80063de:	3130      	adds	r1, #48	; 0x30
 80063e0:	2d09      	cmp	r5, #9
 80063e2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80063e6:	f103 32ff 	add.w	r2, r3, #4294967295
 80063ea:	4629      	mov	r1, r5
 80063ec:	dc09      	bgt.n	8006402 <__exponent+0x4c>
 80063ee:	3130      	adds	r1, #48	; 0x30
 80063f0:	3b02      	subs	r3, #2
 80063f2:	f802 1c01 	strb.w	r1, [r2, #-1]
 80063f6:	42bb      	cmp	r3, r7
 80063f8:	4622      	mov	r2, r4
 80063fa:	d304      	bcc.n	8006406 <__exponent+0x50>
 80063fc:	1a10      	subs	r0, r2, r0
 80063fe:	b003      	add	sp, #12
 8006400:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006402:	4613      	mov	r3, r2
 8006404:	e7e7      	b.n	80063d6 <__exponent+0x20>
 8006406:	f813 2b01 	ldrb.w	r2, [r3], #1
 800640a:	f804 2b01 	strb.w	r2, [r4], #1
 800640e:	e7f2      	b.n	80063f6 <__exponent+0x40>
 8006410:	2330      	movs	r3, #48	; 0x30
 8006412:	4419      	add	r1, r3
 8006414:	7083      	strb	r3, [r0, #2]
 8006416:	1d02      	adds	r2, r0, #4
 8006418:	70c1      	strb	r1, [r0, #3]
 800641a:	e7ef      	b.n	80063fc <__exponent+0x46>

0800641c <_printf_float>:
 800641c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006420:	b08d      	sub	sp, #52	; 0x34
 8006422:	460c      	mov	r4, r1
 8006424:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006428:	4616      	mov	r6, r2
 800642a:	461f      	mov	r7, r3
 800642c:	4605      	mov	r5, r0
 800642e:	f003 f94b 	bl	80096c8 <_localeconv_r>
 8006432:	6803      	ldr	r3, [r0, #0]
 8006434:	9304      	str	r3, [sp, #16]
 8006436:	4618      	mov	r0, r3
 8006438:	f7f9 feea 	bl	8000210 <strlen>
 800643c:	2300      	movs	r3, #0
 800643e:	930a      	str	r3, [sp, #40]	; 0x28
 8006440:	f8d8 3000 	ldr.w	r3, [r8]
 8006444:	9005      	str	r0, [sp, #20]
 8006446:	3307      	adds	r3, #7
 8006448:	f023 0307 	bic.w	r3, r3, #7
 800644c:	f103 0208 	add.w	r2, r3, #8
 8006450:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006454:	f8d4 b000 	ldr.w	fp, [r4]
 8006458:	f8c8 2000 	str.w	r2, [r8]
 800645c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006460:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006464:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006468:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800646c:	9307      	str	r3, [sp, #28]
 800646e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006472:	f04f 32ff 	mov.w	r2, #4294967295
 8006476:	4ba7      	ldr	r3, [pc, #668]	; (8006714 <_printf_float+0x2f8>)
 8006478:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800647c:	f7fa fb76 	bl	8000b6c <__aeabi_dcmpun>
 8006480:	bb70      	cbnz	r0, 80064e0 <_printf_float+0xc4>
 8006482:	f04f 32ff 	mov.w	r2, #4294967295
 8006486:	4ba3      	ldr	r3, [pc, #652]	; (8006714 <_printf_float+0x2f8>)
 8006488:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800648c:	f7fa fb50 	bl	8000b30 <__aeabi_dcmple>
 8006490:	bb30      	cbnz	r0, 80064e0 <_printf_float+0xc4>
 8006492:	2200      	movs	r2, #0
 8006494:	2300      	movs	r3, #0
 8006496:	4640      	mov	r0, r8
 8006498:	4649      	mov	r1, r9
 800649a:	f7fa fb3f 	bl	8000b1c <__aeabi_dcmplt>
 800649e:	b110      	cbz	r0, 80064a6 <_printf_float+0x8a>
 80064a0:	232d      	movs	r3, #45	; 0x2d
 80064a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064a6:	4a9c      	ldr	r2, [pc, #624]	; (8006718 <_printf_float+0x2fc>)
 80064a8:	4b9c      	ldr	r3, [pc, #624]	; (800671c <_printf_float+0x300>)
 80064aa:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80064ae:	bf8c      	ite	hi
 80064b0:	4690      	movhi	r8, r2
 80064b2:	4698      	movls	r8, r3
 80064b4:	2303      	movs	r3, #3
 80064b6:	f02b 0204 	bic.w	r2, fp, #4
 80064ba:	6123      	str	r3, [r4, #16]
 80064bc:	6022      	str	r2, [r4, #0]
 80064be:	f04f 0900 	mov.w	r9, #0
 80064c2:	9700      	str	r7, [sp, #0]
 80064c4:	4633      	mov	r3, r6
 80064c6:	aa0b      	add	r2, sp, #44	; 0x2c
 80064c8:	4621      	mov	r1, r4
 80064ca:	4628      	mov	r0, r5
 80064cc:	f000 f9e6 	bl	800689c <_printf_common>
 80064d0:	3001      	adds	r0, #1
 80064d2:	f040 808d 	bne.w	80065f0 <_printf_float+0x1d4>
 80064d6:	f04f 30ff 	mov.w	r0, #4294967295
 80064da:	b00d      	add	sp, #52	; 0x34
 80064dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064e0:	4642      	mov	r2, r8
 80064e2:	464b      	mov	r3, r9
 80064e4:	4640      	mov	r0, r8
 80064e6:	4649      	mov	r1, r9
 80064e8:	f7fa fb40 	bl	8000b6c <__aeabi_dcmpun>
 80064ec:	b110      	cbz	r0, 80064f4 <_printf_float+0xd8>
 80064ee:	4a8c      	ldr	r2, [pc, #560]	; (8006720 <_printf_float+0x304>)
 80064f0:	4b8c      	ldr	r3, [pc, #560]	; (8006724 <_printf_float+0x308>)
 80064f2:	e7da      	b.n	80064aa <_printf_float+0x8e>
 80064f4:	6861      	ldr	r1, [r4, #4]
 80064f6:	1c4b      	adds	r3, r1, #1
 80064f8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80064fc:	a80a      	add	r0, sp, #40	; 0x28
 80064fe:	d13e      	bne.n	800657e <_printf_float+0x162>
 8006500:	2306      	movs	r3, #6
 8006502:	6063      	str	r3, [r4, #4]
 8006504:	2300      	movs	r3, #0
 8006506:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800650a:	ab09      	add	r3, sp, #36	; 0x24
 800650c:	9300      	str	r3, [sp, #0]
 800650e:	ec49 8b10 	vmov	d0, r8, r9
 8006512:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006516:	6022      	str	r2, [r4, #0]
 8006518:	f8cd a004 	str.w	sl, [sp, #4]
 800651c:	6861      	ldr	r1, [r4, #4]
 800651e:	4628      	mov	r0, r5
 8006520:	f7ff fee8 	bl	80062f4 <__cvt>
 8006524:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006528:	2b47      	cmp	r3, #71	; 0x47
 800652a:	4680      	mov	r8, r0
 800652c:	d109      	bne.n	8006542 <_printf_float+0x126>
 800652e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006530:	1cd8      	adds	r0, r3, #3
 8006532:	db02      	blt.n	800653a <_printf_float+0x11e>
 8006534:	6862      	ldr	r2, [r4, #4]
 8006536:	4293      	cmp	r3, r2
 8006538:	dd47      	ble.n	80065ca <_printf_float+0x1ae>
 800653a:	f1aa 0a02 	sub.w	sl, sl, #2
 800653e:	fa5f fa8a 	uxtb.w	sl, sl
 8006542:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006546:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006548:	d824      	bhi.n	8006594 <_printf_float+0x178>
 800654a:	3901      	subs	r1, #1
 800654c:	4652      	mov	r2, sl
 800654e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006552:	9109      	str	r1, [sp, #36]	; 0x24
 8006554:	f7ff ff2f 	bl	80063b6 <__exponent>
 8006558:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800655a:	1813      	adds	r3, r2, r0
 800655c:	2a01      	cmp	r2, #1
 800655e:	4681      	mov	r9, r0
 8006560:	6123      	str	r3, [r4, #16]
 8006562:	dc02      	bgt.n	800656a <_printf_float+0x14e>
 8006564:	6822      	ldr	r2, [r4, #0]
 8006566:	07d1      	lsls	r1, r2, #31
 8006568:	d501      	bpl.n	800656e <_printf_float+0x152>
 800656a:	3301      	adds	r3, #1
 800656c:	6123      	str	r3, [r4, #16]
 800656e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006572:	2b00      	cmp	r3, #0
 8006574:	d0a5      	beq.n	80064c2 <_printf_float+0xa6>
 8006576:	232d      	movs	r3, #45	; 0x2d
 8006578:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800657c:	e7a1      	b.n	80064c2 <_printf_float+0xa6>
 800657e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006582:	f000 8177 	beq.w	8006874 <_printf_float+0x458>
 8006586:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800658a:	d1bb      	bne.n	8006504 <_printf_float+0xe8>
 800658c:	2900      	cmp	r1, #0
 800658e:	d1b9      	bne.n	8006504 <_printf_float+0xe8>
 8006590:	2301      	movs	r3, #1
 8006592:	e7b6      	b.n	8006502 <_printf_float+0xe6>
 8006594:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8006598:	d119      	bne.n	80065ce <_printf_float+0x1b2>
 800659a:	2900      	cmp	r1, #0
 800659c:	6863      	ldr	r3, [r4, #4]
 800659e:	dd0c      	ble.n	80065ba <_printf_float+0x19e>
 80065a0:	6121      	str	r1, [r4, #16]
 80065a2:	b913      	cbnz	r3, 80065aa <_printf_float+0x18e>
 80065a4:	6822      	ldr	r2, [r4, #0]
 80065a6:	07d2      	lsls	r2, r2, #31
 80065a8:	d502      	bpl.n	80065b0 <_printf_float+0x194>
 80065aa:	3301      	adds	r3, #1
 80065ac:	440b      	add	r3, r1
 80065ae:	6123      	str	r3, [r4, #16]
 80065b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065b2:	65a3      	str	r3, [r4, #88]	; 0x58
 80065b4:	f04f 0900 	mov.w	r9, #0
 80065b8:	e7d9      	b.n	800656e <_printf_float+0x152>
 80065ba:	b913      	cbnz	r3, 80065c2 <_printf_float+0x1a6>
 80065bc:	6822      	ldr	r2, [r4, #0]
 80065be:	07d0      	lsls	r0, r2, #31
 80065c0:	d501      	bpl.n	80065c6 <_printf_float+0x1aa>
 80065c2:	3302      	adds	r3, #2
 80065c4:	e7f3      	b.n	80065ae <_printf_float+0x192>
 80065c6:	2301      	movs	r3, #1
 80065c8:	e7f1      	b.n	80065ae <_printf_float+0x192>
 80065ca:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80065ce:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80065d2:	4293      	cmp	r3, r2
 80065d4:	db05      	blt.n	80065e2 <_printf_float+0x1c6>
 80065d6:	6822      	ldr	r2, [r4, #0]
 80065d8:	6123      	str	r3, [r4, #16]
 80065da:	07d1      	lsls	r1, r2, #31
 80065dc:	d5e8      	bpl.n	80065b0 <_printf_float+0x194>
 80065de:	3301      	adds	r3, #1
 80065e0:	e7e5      	b.n	80065ae <_printf_float+0x192>
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	bfd4      	ite	le
 80065e6:	f1c3 0302 	rsble	r3, r3, #2
 80065ea:	2301      	movgt	r3, #1
 80065ec:	4413      	add	r3, r2
 80065ee:	e7de      	b.n	80065ae <_printf_float+0x192>
 80065f0:	6823      	ldr	r3, [r4, #0]
 80065f2:	055a      	lsls	r2, r3, #21
 80065f4:	d407      	bmi.n	8006606 <_printf_float+0x1ea>
 80065f6:	6923      	ldr	r3, [r4, #16]
 80065f8:	4642      	mov	r2, r8
 80065fa:	4631      	mov	r1, r6
 80065fc:	4628      	mov	r0, r5
 80065fe:	47b8      	blx	r7
 8006600:	3001      	adds	r0, #1
 8006602:	d12b      	bne.n	800665c <_printf_float+0x240>
 8006604:	e767      	b.n	80064d6 <_printf_float+0xba>
 8006606:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800660a:	f240 80dc 	bls.w	80067c6 <_printf_float+0x3aa>
 800660e:	2200      	movs	r2, #0
 8006610:	2300      	movs	r3, #0
 8006612:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006616:	f7fa fa77 	bl	8000b08 <__aeabi_dcmpeq>
 800661a:	2800      	cmp	r0, #0
 800661c:	d033      	beq.n	8006686 <_printf_float+0x26a>
 800661e:	2301      	movs	r3, #1
 8006620:	4a41      	ldr	r2, [pc, #260]	; (8006728 <_printf_float+0x30c>)
 8006622:	4631      	mov	r1, r6
 8006624:	4628      	mov	r0, r5
 8006626:	47b8      	blx	r7
 8006628:	3001      	adds	r0, #1
 800662a:	f43f af54 	beq.w	80064d6 <_printf_float+0xba>
 800662e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006632:	429a      	cmp	r2, r3
 8006634:	db02      	blt.n	800663c <_printf_float+0x220>
 8006636:	6823      	ldr	r3, [r4, #0]
 8006638:	07d8      	lsls	r0, r3, #31
 800663a:	d50f      	bpl.n	800665c <_printf_float+0x240>
 800663c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006640:	4631      	mov	r1, r6
 8006642:	4628      	mov	r0, r5
 8006644:	47b8      	blx	r7
 8006646:	3001      	adds	r0, #1
 8006648:	f43f af45 	beq.w	80064d6 <_printf_float+0xba>
 800664c:	f04f 0800 	mov.w	r8, #0
 8006650:	f104 091a 	add.w	r9, r4, #26
 8006654:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006656:	3b01      	subs	r3, #1
 8006658:	4543      	cmp	r3, r8
 800665a:	dc09      	bgt.n	8006670 <_printf_float+0x254>
 800665c:	6823      	ldr	r3, [r4, #0]
 800665e:	079b      	lsls	r3, r3, #30
 8006660:	f100 8103 	bmi.w	800686a <_printf_float+0x44e>
 8006664:	68e0      	ldr	r0, [r4, #12]
 8006666:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006668:	4298      	cmp	r0, r3
 800666a:	bfb8      	it	lt
 800666c:	4618      	movlt	r0, r3
 800666e:	e734      	b.n	80064da <_printf_float+0xbe>
 8006670:	2301      	movs	r3, #1
 8006672:	464a      	mov	r2, r9
 8006674:	4631      	mov	r1, r6
 8006676:	4628      	mov	r0, r5
 8006678:	47b8      	blx	r7
 800667a:	3001      	adds	r0, #1
 800667c:	f43f af2b 	beq.w	80064d6 <_printf_float+0xba>
 8006680:	f108 0801 	add.w	r8, r8, #1
 8006684:	e7e6      	b.n	8006654 <_printf_float+0x238>
 8006686:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006688:	2b00      	cmp	r3, #0
 800668a:	dc2b      	bgt.n	80066e4 <_printf_float+0x2c8>
 800668c:	2301      	movs	r3, #1
 800668e:	4a26      	ldr	r2, [pc, #152]	; (8006728 <_printf_float+0x30c>)
 8006690:	4631      	mov	r1, r6
 8006692:	4628      	mov	r0, r5
 8006694:	47b8      	blx	r7
 8006696:	3001      	adds	r0, #1
 8006698:	f43f af1d 	beq.w	80064d6 <_printf_float+0xba>
 800669c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800669e:	b923      	cbnz	r3, 80066aa <_printf_float+0x28e>
 80066a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066a2:	b913      	cbnz	r3, 80066aa <_printf_float+0x28e>
 80066a4:	6823      	ldr	r3, [r4, #0]
 80066a6:	07d9      	lsls	r1, r3, #31
 80066a8:	d5d8      	bpl.n	800665c <_printf_float+0x240>
 80066aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066ae:	4631      	mov	r1, r6
 80066b0:	4628      	mov	r0, r5
 80066b2:	47b8      	blx	r7
 80066b4:	3001      	adds	r0, #1
 80066b6:	f43f af0e 	beq.w	80064d6 <_printf_float+0xba>
 80066ba:	f04f 0900 	mov.w	r9, #0
 80066be:	f104 0a1a 	add.w	sl, r4, #26
 80066c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066c4:	425b      	negs	r3, r3
 80066c6:	454b      	cmp	r3, r9
 80066c8:	dc01      	bgt.n	80066ce <_printf_float+0x2b2>
 80066ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066cc:	e794      	b.n	80065f8 <_printf_float+0x1dc>
 80066ce:	2301      	movs	r3, #1
 80066d0:	4652      	mov	r2, sl
 80066d2:	4631      	mov	r1, r6
 80066d4:	4628      	mov	r0, r5
 80066d6:	47b8      	blx	r7
 80066d8:	3001      	adds	r0, #1
 80066da:	f43f aefc 	beq.w	80064d6 <_printf_float+0xba>
 80066de:	f109 0901 	add.w	r9, r9, #1
 80066e2:	e7ee      	b.n	80066c2 <_printf_float+0x2a6>
 80066e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80066e8:	429a      	cmp	r2, r3
 80066ea:	bfa8      	it	ge
 80066ec:	461a      	movge	r2, r3
 80066ee:	2a00      	cmp	r2, #0
 80066f0:	4691      	mov	r9, r2
 80066f2:	dd07      	ble.n	8006704 <_printf_float+0x2e8>
 80066f4:	4613      	mov	r3, r2
 80066f6:	4631      	mov	r1, r6
 80066f8:	4642      	mov	r2, r8
 80066fa:	4628      	mov	r0, r5
 80066fc:	47b8      	blx	r7
 80066fe:	3001      	adds	r0, #1
 8006700:	f43f aee9 	beq.w	80064d6 <_printf_float+0xba>
 8006704:	f104 031a 	add.w	r3, r4, #26
 8006708:	f04f 0b00 	mov.w	fp, #0
 800670c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006710:	9306      	str	r3, [sp, #24]
 8006712:	e015      	b.n	8006740 <_printf_float+0x324>
 8006714:	7fefffff 	.word	0x7fefffff
 8006718:	0800ac74 	.word	0x0800ac74
 800671c:	0800ac70 	.word	0x0800ac70
 8006720:	0800ac7c 	.word	0x0800ac7c
 8006724:	0800ac78 	.word	0x0800ac78
 8006728:	0800ac80 	.word	0x0800ac80
 800672c:	2301      	movs	r3, #1
 800672e:	9a06      	ldr	r2, [sp, #24]
 8006730:	4631      	mov	r1, r6
 8006732:	4628      	mov	r0, r5
 8006734:	47b8      	blx	r7
 8006736:	3001      	adds	r0, #1
 8006738:	f43f aecd 	beq.w	80064d6 <_printf_float+0xba>
 800673c:	f10b 0b01 	add.w	fp, fp, #1
 8006740:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006744:	ebaa 0309 	sub.w	r3, sl, r9
 8006748:	455b      	cmp	r3, fp
 800674a:	dcef      	bgt.n	800672c <_printf_float+0x310>
 800674c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006750:	429a      	cmp	r2, r3
 8006752:	44d0      	add	r8, sl
 8006754:	db15      	blt.n	8006782 <_printf_float+0x366>
 8006756:	6823      	ldr	r3, [r4, #0]
 8006758:	07da      	lsls	r2, r3, #31
 800675a:	d412      	bmi.n	8006782 <_printf_float+0x366>
 800675c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800675e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006760:	eba3 020a 	sub.w	r2, r3, sl
 8006764:	eba3 0a01 	sub.w	sl, r3, r1
 8006768:	4592      	cmp	sl, r2
 800676a:	bfa8      	it	ge
 800676c:	4692      	movge	sl, r2
 800676e:	f1ba 0f00 	cmp.w	sl, #0
 8006772:	dc0e      	bgt.n	8006792 <_printf_float+0x376>
 8006774:	f04f 0800 	mov.w	r8, #0
 8006778:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800677c:	f104 091a 	add.w	r9, r4, #26
 8006780:	e019      	b.n	80067b6 <_printf_float+0x39a>
 8006782:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006786:	4631      	mov	r1, r6
 8006788:	4628      	mov	r0, r5
 800678a:	47b8      	blx	r7
 800678c:	3001      	adds	r0, #1
 800678e:	d1e5      	bne.n	800675c <_printf_float+0x340>
 8006790:	e6a1      	b.n	80064d6 <_printf_float+0xba>
 8006792:	4653      	mov	r3, sl
 8006794:	4642      	mov	r2, r8
 8006796:	4631      	mov	r1, r6
 8006798:	4628      	mov	r0, r5
 800679a:	47b8      	blx	r7
 800679c:	3001      	adds	r0, #1
 800679e:	d1e9      	bne.n	8006774 <_printf_float+0x358>
 80067a0:	e699      	b.n	80064d6 <_printf_float+0xba>
 80067a2:	2301      	movs	r3, #1
 80067a4:	464a      	mov	r2, r9
 80067a6:	4631      	mov	r1, r6
 80067a8:	4628      	mov	r0, r5
 80067aa:	47b8      	blx	r7
 80067ac:	3001      	adds	r0, #1
 80067ae:	f43f ae92 	beq.w	80064d6 <_printf_float+0xba>
 80067b2:	f108 0801 	add.w	r8, r8, #1
 80067b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067ba:	1a9b      	subs	r3, r3, r2
 80067bc:	eba3 030a 	sub.w	r3, r3, sl
 80067c0:	4543      	cmp	r3, r8
 80067c2:	dcee      	bgt.n	80067a2 <_printf_float+0x386>
 80067c4:	e74a      	b.n	800665c <_printf_float+0x240>
 80067c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067c8:	2a01      	cmp	r2, #1
 80067ca:	dc01      	bgt.n	80067d0 <_printf_float+0x3b4>
 80067cc:	07db      	lsls	r3, r3, #31
 80067ce:	d53a      	bpl.n	8006846 <_printf_float+0x42a>
 80067d0:	2301      	movs	r3, #1
 80067d2:	4642      	mov	r2, r8
 80067d4:	4631      	mov	r1, r6
 80067d6:	4628      	mov	r0, r5
 80067d8:	47b8      	blx	r7
 80067da:	3001      	adds	r0, #1
 80067dc:	f43f ae7b 	beq.w	80064d6 <_printf_float+0xba>
 80067e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067e4:	4631      	mov	r1, r6
 80067e6:	4628      	mov	r0, r5
 80067e8:	47b8      	blx	r7
 80067ea:	3001      	adds	r0, #1
 80067ec:	f108 0801 	add.w	r8, r8, #1
 80067f0:	f43f ae71 	beq.w	80064d6 <_printf_float+0xba>
 80067f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067f6:	2200      	movs	r2, #0
 80067f8:	f103 3aff 	add.w	sl, r3, #4294967295
 80067fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006800:	2300      	movs	r3, #0
 8006802:	f7fa f981 	bl	8000b08 <__aeabi_dcmpeq>
 8006806:	b9c8      	cbnz	r0, 800683c <_printf_float+0x420>
 8006808:	4653      	mov	r3, sl
 800680a:	4642      	mov	r2, r8
 800680c:	4631      	mov	r1, r6
 800680e:	4628      	mov	r0, r5
 8006810:	47b8      	blx	r7
 8006812:	3001      	adds	r0, #1
 8006814:	d10e      	bne.n	8006834 <_printf_float+0x418>
 8006816:	e65e      	b.n	80064d6 <_printf_float+0xba>
 8006818:	2301      	movs	r3, #1
 800681a:	4652      	mov	r2, sl
 800681c:	4631      	mov	r1, r6
 800681e:	4628      	mov	r0, r5
 8006820:	47b8      	blx	r7
 8006822:	3001      	adds	r0, #1
 8006824:	f43f ae57 	beq.w	80064d6 <_printf_float+0xba>
 8006828:	f108 0801 	add.w	r8, r8, #1
 800682c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800682e:	3b01      	subs	r3, #1
 8006830:	4543      	cmp	r3, r8
 8006832:	dcf1      	bgt.n	8006818 <_printf_float+0x3fc>
 8006834:	464b      	mov	r3, r9
 8006836:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800683a:	e6de      	b.n	80065fa <_printf_float+0x1de>
 800683c:	f04f 0800 	mov.w	r8, #0
 8006840:	f104 0a1a 	add.w	sl, r4, #26
 8006844:	e7f2      	b.n	800682c <_printf_float+0x410>
 8006846:	2301      	movs	r3, #1
 8006848:	e7df      	b.n	800680a <_printf_float+0x3ee>
 800684a:	2301      	movs	r3, #1
 800684c:	464a      	mov	r2, r9
 800684e:	4631      	mov	r1, r6
 8006850:	4628      	mov	r0, r5
 8006852:	47b8      	blx	r7
 8006854:	3001      	adds	r0, #1
 8006856:	f43f ae3e 	beq.w	80064d6 <_printf_float+0xba>
 800685a:	f108 0801 	add.w	r8, r8, #1
 800685e:	68e3      	ldr	r3, [r4, #12]
 8006860:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006862:	1a9b      	subs	r3, r3, r2
 8006864:	4543      	cmp	r3, r8
 8006866:	dcf0      	bgt.n	800684a <_printf_float+0x42e>
 8006868:	e6fc      	b.n	8006664 <_printf_float+0x248>
 800686a:	f04f 0800 	mov.w	r8, #0
 800686e:	f104 0919 	add.w	r9, r4, #25
 8006872:	e7f4      	b.n	800685e <_printf_float+0x442>
 8006874:	2900      	cmp	r1, #0
 8006876:	f43f ae8b 	beq.w	8006590 <_printf_float+0x174>
 800687a:	2300      	movs	r3, #0
 800687c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006880:	ab09      	add	r3, sp, #36	; 0x24
 8006882:	9300      	str	r3, [sp, #0]
 8006884:	ec49 8b10 	vmov	d0, r8, r9
 8006888:	6022      	str	r2, [r4, #0]
 800688a:	f8cd a004 	str.w	sl, [sp, #4]
 800688e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006892:	4628      	mov	r0, r5
 8006894:	f7ff fd2e 	bl	80062f4 <__cvt>
 8006898:	4680      	mov	r8, r0
 800689a:	e648      	b.n	800652e <_printf_float+0x112>

0800689c <_printf_common>:
 800689c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068a0:	4691      	mov	r9, r2
 80068a2:	461f      	mov	r7, r3
 80068a4:	688a      	ldr	r2, [r1, #8]
 80068a6:	690b      	ldr	r3, [r1, #16]
 80068a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80068ac:	4293      	cmp	r3, r2
 80068ae:	bfb8      	it	lt
 80068b0:	4613      	movlt	r3, r2
 80068b2:	f8c9 3000 	str.w	r3, [r9]
 80068b6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80068ba:	4606      	mov	r6, r0
 80068bc:	460c      	mov	r4, r1
 80068be:	b112      	cbz	r2, 80068c6 <_printf_common+0x2a>
 80068c0:	3301      	adds	r3, #1
 80068c2:	f8c9 3000 	str.w	r3, [r9]
 80068c6:	6823      	ldr	r3, [r4, #0]
 80068c8:	0699      	lsls	r1, r3, #26
 80068ca:	bf42      	ittt	mi
 80068cc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80068d0:	3302      	addmi	r3, #2
 80068d2:	f8c9 3000 	strmi.w	r3, [r9]
 80068d6:	6825      	ldr	r5, [r4, #0]
 80068d8:	f015 0506 	ands.w	r5, r5, #6
 80068dc:	d107      	bne.n	80068ee <_printf_common+0x52>
 80068de:	f104 0a19 	add.w	sl, r4, #25
 80068e2:	68e3      	ldr	r3, [r4, #12]
 80068e4:	f8d9 2000 	ldr.w	r2, [r9]
 80068e8:	1a9b      	subs	r3, r3, r2
 80068ea:	42ab      	cmp	r3, r5
 80068ec:	dc28      	bgt.n	8006940 <_printf_common+0xa4>
 80068ee:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80068f2:	6822      	ldr	r2, [r4, #0]
 80068f4:	3300      	adds	r3, #0
 80068f6:	bf18      	it	ne
 80068f8:	2301      	movne	r3, #1
 80068fa:	0692      	lsls	r2, r2, #26
 80068fc:	d42d      	bmi.n	800695a <_printf_common+0xbe>
 80068fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006902:	4639      	mov	r1, r7
 8006904:	4630      	mov	r0, r6
 8006906:	47c0      	blx	r8
 8006908:	3001      	adds	r0, #1
 800690a:	d020      	beq.n	800694e <_printf_common+0xb2>
 800690c:	6823      	ldr	r3, [r4, #0]
 800690e:	68e5      	ldr	r5, [r4, #12]
 8006910:	f8d9 2000 	ldr.w	r2, [r9]
 8006914:	f003 0306 	and.w	r3, r3, #6
 8006918:	2b04      	cmp	r3, #4
 800691a:	bf08      	it	eq
 800691c:	1aad      	subeq	r5, r5, r2
 800691e:	68a3      	ldr	r3, [r4, #8]
 8006920:	6922      	ldr	r2, [r4, #16]
 8006922:	bf0c      	ite	eq
 8006924:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006928:	2500      	movne	r5, #0
 800692a:	4293      	cmp	r3, r2
 800692c:	bfc4      	itt	gt
 800692e:	1a9b      	subgt	r3, r3, r2
 8006930:	18ed      	addgt	r5, r5, r3
 8006932:	f04f 0900 	mov.w	r9, #0
 8006936:	341a      	adds	r4, #26
 8006938:	454d      	cmp	r5, r9
 800693a:	d11a      	bne.n	8006972 <_printf_common+0xd6>
 800693c:	2000      	movs	r0, #0
 800693e:	e008      	b.n	8006952 <_printf_common+0xb6>
 8006940:	2301      	movs	r3, #1
 8006942:	4652      	mov	r2, sl
 8006944:	4639      	mov	r1, r7
 8006946:	4630      	mov	r0, r6
 8006948:	47c0      	blx	r8
 800694a:	3001      	adds	r0, #1
 800694c:	d103      	bne.n	8006956 <_printf_common+0xba>
 800694e:	f04f 30ff 	mov.w	r0, #4294967295
 8006952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006956:	3501      	adds	r5, #1
 8006958:	e7c3      	b.n	80068e2 <_printf_common+0x46>
 800695a:	18e1      	adds	r1, r4, r3
 800695c:	1c5a      	adds	r2, r3, #1
 800695e:	2030      	movs	r0, #48	; 0x30
 8006960:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006964:	4422      	add	r2, r4
 8006966:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800696a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800696e:	3302      	adds	r3, #2
 8006970:	e7c5      	b.n	80068fe <_printf_common+0x62>
 8006972:	2301      	movs	r3, #1
 8006974:	4622      	mov	r2, r4
 8006976:	4639      	mov	r1, r7
 8006978:	4630      	mov	r0, r6
 800697a:	47c0      	blx	r8
 800697c:	3001      	adds	r0, #1
 800697e:	d0e6      	beq.n	800694e <_printf_common+0xb2>
 8006980:	f109 0901 	add.w	r9, r9, #1
 8006984:	e7d8      	b.n	8006938 <_printf_common+0x9c>
	...

08006988 <_printf_i>:
 8006988:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800698c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006990:	460c      	mov	r4, r1
 8006992:	7e09      	ldrb	r1, [r1, #24]
 8006994:	b085      	sub	sp, #20
 8006996:	296e      	cmp	r1, #110	; 0x6e
 8006998:	4617      	mov	r7, r2
 800699a:	4606      	mov	r6, r0
 800699c:	4698      	mov	r8, r3
 800699e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069a0:	f000 80b3 	beq.w	8006b0a <_printf_i+0x182>
 80069a4:	d822      	bhi.n	80069ec <_printf_i+0x64>
 80069a6:	2963      	cmp	r1, #99	; 0x63
 80069a8:	d036      	beq.n	8006a18 <_printf_i+0x90>
 80069aa:	d80a      	bhi.n	80069c2 <_printf_i+0x3a>
 80069ac:	2900      	cmp	r1, #0
 80069ae:	f000 80b9 	beq.w	8006b24 <_printf_i+0x19c>
 80069b2:	2958      	cmp	r1, #88	; 0x58
 80069b4:	f000 8083 	beq.w	8006abe <_printf_i+0x136>
 80069b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80069bc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80069c0:	e032      	b.n	8006a28 <_printf_i+0xa0>
 80069c2:	2964      	cmp	r1, #100	; 0x64
 80069c4:	d001      	beq.n	80069ca <_printf_i+0x42>
 80069c6:	2969      	cmp	r1, #105	; 0x69
 80069c8:	d1f6      	bne.n	80069b8 <_printf_i+0x30>
 80069ca:	6820      	ldr	r0, [r4, #0]
 80069cc:	6813      	ldr	r3, [r2, #0]
 80069ce:	0605      	lsls	r5, r0, #24
 80069d0:	f103 0104 	add.w	r1, r3, #4
 80069d4:	d52a      	bpl.n	8006a2c <_printf_i+0xa4>
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	6011      	str	r1, [r2, #0]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	da03      	bge.n	80069e6 <_printf_i+0x5e>
 80069de:	222d      	movs	r2, #45	; 0x2d
 80069e0:	425b      	negs	r3, r3
 80069e2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80069e6:	486f      	ldr	r0, [pc, #444]	; (8006ba4 <_printf_i+0x21c>)
 80069e8:	220a      	movs	r2, #10
 80069ea:	e039      	b.n	8006a60 <_printf_i+0xd8>
 80069ec:	2973      	cmp	r1, #115	; 0x73
 80069ee:	f000 809d 	beq.w	8006b2c <_printf_i+0x1a4>
 80069f2:	d808      	bhi.n	8006a06 <_printf_i+0x7e>
 80069f4:	296f      	cmp	r1, #111	; 0x6f
 80069f6:	d020      	beq.n	8006a3a <_printf_i+0xb2>
 80069f8:	2970      	cmp	r1, #112	; 0x70
 80069fa:	d1dd      	bne.n	80069b8 <_printf_i+0x30>
 80069fc:	6823      	ldr	r3, [r4, #0]
 80069fe:	f043 0320 	orr.w	r3, r3, #32
 8006a02:	6023      	str	r3, [r4, #0]
 8006a04:	e003      	b.n	8006a0e <_printf_i+0x86>
 8006a06:	2975      	cmp	r1, #117	; 0x75
 8006a08:	d017      	beq.n	8006a3a <_printf_i+0xb2>
 8006a0a:	2978      	cmp	r1, #120	; 0x78
 8006a0c:	d1d4      	bne.n	80069b8 <_printf_i+0x30>
 8006a0e:	2378      	movs	r3, #120	; 0x78
 8006a10:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006a14:	4864      	ldr	r0, [pc, #400]	; (8006ba8 <_printf_i+0x220>)
 8006a16:	e055      	b.n	8006ac4 <_printf_i+0x13c>
 8006a18:	6813      	ldr	r3, [r2, #0]
 8006a1a:	1d19      	adds	r1, r3, #4
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	6011      	str	r1, [r2, #0]
 8006a20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006a28:	2301      	movs	r3, #1
 8006a2a:	e08c      	b.n	8006b46 <_printf_i+0x1be>
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	6011      	str	r1, [r2, #0]
 8006a30:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006a34:	bf18      	it	ne
 8006a36:	b21b      	sxthne	r3, r3
 8006a38:	e7cf      	b.n	80069da <_printf_i+0x52>
 8006a3a:	6813      	ldr	r3, [r2, #0]
 8006a3c:	6825      	ldr	r5, [r4, #0]
 8006a3e:	1d18      	adds	r0, r3, #4
 8006a40:	6010      	str	r0, [r2, #0]
 8006a42:	0628      	lsls	r0, r5, #24
 8006a44:	d501      	bpl.n	8006a4a <_printf_i+0xc2>
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	e002      	b.n	8006a50 <_printf_i+0xc8>
 8006a4a:	0668      	lsls	r0, r5, #25
 8006a4c:	d5fb      	bpl.n	8006a46 <_printf_i+0xbe>
 8006a4e:	881b      	ldrh	r3, [r3, #0]
 8006a50:	4854      	ldr	r0, [pc, #336]	; (8006ba4 <_printf_i+0x21c>)
 8006a52:	296f      	cmp	r1, #111	; 0x6f
 8006a54:	bf14      	ite	ne
 8006a56:	220a      	movne	r2, #10
 8006a58:	2208      	moveq	r2, #8
 8006a5a:	2100      	movs	r1, #0
 8006a5c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006a60:	6865      	ldr	r5, [r4, #4]
 8006a62:	60a5      	str	r5, [r4, #8]
 8006a64:	2d00      	cmp	r5, #0
 8006a66:	f2c0 8095 	blt.w	8006b94 <_printf_i+0x20c>
 8006a6a:	6821      	ldr	r1, [r4, #0]
 8006a6c:	f021 0104 	bic.w	r1, r1, #4
 8006a70:	6021      	str	r1, [r4, #0]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d13d      	bne.n	8006af2 <_printf_i+0x16a>
 8006a76:	2d00      	cmp	r5, #0
 8006a78:	f040 808e 	bne.w	8006b98 <_printf_i+0x210>
 8006a7c:	4665      	mov	r5, ip
 8006a7e:	2a08      	cmp	r2, #8
 8006a80:	d10b      	bne.n	8006a9a <_printf_i+0x112>
 8006a82:	6823      	ldr	r3, [r4, #0]
 8006a84:	07db      	lsls	r3, r3, #31
 8006a86:	d508      	bpl.n	8006a9a <_printf_i+0x112>
 8006a88:	6923      	ldr	r3, [r4, #16]
 8006a8a:	6862      	ldr	r2, [r4, #4]
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	bfde      	ittt	le
 8006a90:	2330      	movle	r3, #48	; 0x30
 8006a92:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006a96:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006a9a:	ebac 0305 	sub.w	r3, ip, r5
 8006a9e:	6123      	str	r3, [r4, #16]
 8006aa0:	f8cd 8000 	str.w	r8, [sp]
 8006aa4:	463b      	mov	r3, r7
 8006aa6:	aa03      	add	r2, sp, #12
 8006aa8:	4621      	mov	r1, r4
 8006aaa:	4630      	mov	r0, r6
 8006aac:	f7ff fef6 	bl	800689c <_printf_common>
 8006ab0:	3001      	adds	r0, #1
 8006ab2:	d14d      	bne.n	8006b50 <_printf_i+0x1c8>
 8006ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ab8:	b005      	add	sp, #20
 8006aba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006abe:	4839      	ldr	r0, [pc, #228]	; (8006ba4 <_printf_i+0x21c>)
 8006ac0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006ac4:	6813      	ldr	r3, [r2, #0]
 8006ac6:	6821      	ldr	r1, [r4, #0]
 8006ac8:	1d1d      	adds	r5, r3, #4
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	6015      	str	r5, [r2, #0]
 8006ace:	060a      	lsls	r2, r1, #24
 8006ad0:	d50b      	bpl.n	8006aea <_printf_i+0x162>
 8006ad2:	07ca      	lsls	r2, r1, #31
 8006ad4:	bf44      	itt	mi
 8006ad6:	f041 0120 	orrmi.w	r1, r1, #32
 8006ada:	6021      	strmi	r1, [r4, #0]
 8006adc:	b91b      	cbnz	r3, 8006ae6 <_printf_i+0x15e>
 8006ade:	6822      	ldr	r2, [r4, #0]
 8006ae0:	f022 0220 	bic.w	r2, r2, #32
 8006ae4:	6022      	str	r2, [r4, #0]
 8006ae6:	2210      	movs	r2, #16
 8006ae8:	e7b7      	b.n	8006a5a <_printf_i+0xd2>
 8006aea:	064d      	lsls	r5, r1, #25
 8006aec:	bf48      	it	mi
 8006aee:	b29b      	uxthmi	r3, r3
 8006af0:	e7ef      	b.n	8006ad2 <_printf_i+0x14a>
 8006af2:	4665      	mov	r5, ip
 8006af4:	fbb3 f1f2 	udiv	r1, r3, r2
 8006af8:	fb02 3311 	mls	r3, r2, r1, r3
 8006afc:	5cc3      	ldrb	r3, [r0, r3]
 8006afe:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006b02:	460b      	mov	r3, r1
 8006b04:	2900      	cmp	r1, #0
 8006b06:	d1f5      	bne.n	8006af4 <_printf_i+0x16c>
 8006b08:	e7b9      	b.n	8006a7e <_printf_i+0xf6>
 8006b0a:	6813      	ldr	r3, [r2, #0]
 8006b0c:	6825      	ldr	r5, [r4, #0]
 8006b0e:	6961      	ldr	r1, [r4, #20]
 8006b10:	1d18      	adds	r0, r3, #4
 8006b12:	6010      	str	r0, [r2, #0]
 8006b14:	0628      	lsls	r0, r5, #24
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	d501      	bpl.n	8006b1e <_printf_i+0x196>
 8006b1a:	6019      	str	r1, [r3, #0]
 8006b1c:	e002      	b.n	8006b24 <_printf_i+0x19c>
 8006b1e:	066a      	lsls	r2, r5, #25
 8006b20:	d5fb      	bpl.n	8006b1a <_printf_i+0x192>
 8006b22:	8019      	strh	r1, [r3, #0]
 8006b24:	2300      	movs	r3, #0
 8006b26:	6123      	str	r3, [r4, #16]
 8006b28:	4665      	mov	r5, ip
 8006b2a:	e7b9      	b.n	8006aa0 <_printf_i+0x118>
 8006b2c:	6813      	ldr	r3, [r2, #0]
 8006b2e:	1d19      	adds	r1, r3, #4
 8006b30:	6011      	str	r1, [r2, #0]
 8006b32:	681d      	ldr	r5, [r3, #0]
 8006b34:	6862      	ldr	r2, [r4, #4]
 8006b36:	2100      	movs	r1, #0
 8006b38:	4628      	mov	r0, r5
 8006b3a:	f7f9 fb71 	bl	8000220 <memchr>
 8006b3e:	b108      	cbz	r0, 8006b44 <_printf_i+0x1bc>
 8006b40:	1b40      	subs	r0, r0, r5
 8006b42:	6060      	str	r0, [r4, #4]
 8006b44:	6863      	ldr	r3, [r4, #4]
 8006b46:	6123      	str	r3, [r4, #16]
 8006b48:	2300      	movs	r3, #0
 8006b4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b4e:	e7a7      	b.n	8006aa0 <_printf_i+0x118>
 8006b50:	6923      	ldr	r3, [r4, #16]
 8006b52:	462a      	mov	r2, r5
 8006b54:	4639      	mov	r1, r7
 8006b56:	4630      	mov	r0, r6
 8006b58:	47c0      	blx	r8
 8006b5a:	3001      	adds	r0, #1
 8006b5c:	d0aa      	beq.n	8006ab4 <_printf_i+0x12c>
 8006b5e:	6823      	ldr	r3, [r4, #0]
 8006b60:	079b      	lsls	r3, r3, #30
 8006b62:	d413      	bmi.n	8006b8c <_printf_i+0x204>
 8006b64:	68e0      	ldr	r0, [r4, #12]
 8006b66:	9b03      	ldr	r3, [sp, #12]
 8006b68:	4298      	cmp	r0, r3
 8006b6a:	bfb8      	it	lt
 8006b6c:	4618      	movlt	r0, r3
 8006b6e:	e7a3      	b.n	8006ab8 <_printf_i+0x130>
 8006b70:	2301      	movs	r3, #1
 8006b72:	464a      	mov	r2, r9
 8006b74:	4639      	mov	r1, r7
 8006b76:	4630      	mov	r0, r6
 8006b78:	47c0      	blx	r8
 8006b7a:	3001      	adds	r0, #1
 8006b7c:	d09a      	beq.n	8006ab4 <_printf_i+0x12c>
 8006b7e:	3501      	adds	r5, #1
 8006b80:	68e3      	ldr	r3, [r4, #12]
 8006b82:	9a03      	ldr	r2, [sp, #12]
 8006b84:	1a9b      	subs	r3, r3, r2
 8006b86:	42ab      	cmp	r3, r5
 8006b88:	dcf2      	bgt.n	8006b70 <_printf_i+0x1e8>
 8006b8a:	e7eb      	b.n	8006b64 <_printf_i+0x1dc>
 8006b8c:	2500      	movs	r5, #0
 8006b8e:	f104 0919 	add.w	r9, r4, #25
 8006b92:	e7f5      	b.n	8006b80 <_printf_i+0x1f8>
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d1ac      	bne.n	8006af2 <_printf_i+0x16a>
 8006b98:	7803      	ldrb	r3, [r0, #0]
 8006b9a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b9e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ba2:	e76c      	b.n	8006a7e <_printf_i+0xf6>
 8006ba4:	0800ac82 	.word	0x0800ac82
 8006ba8:	0800ac93 	.word	0x0800ac93

08006bac <_scanf_float>:
 8006bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bb0:	469a      	mov	sl, r3
 8006bb2:	688b      	ldr	r3, [r1, #8]
 8006bb4:	4616      	mov	r6, r2
 8006bb6:	1e5a      	subs	r2, r3, #1
 8006bb8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006bbc:	b087      	sub	sp, #28
 8006bbe:	bf83      	ittte	hi
 8006bc0:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8006bc4:	189b      	addhi	r3, r3, r2
 8006bc6:	9301      	strhi	r3, [sp, #4]
 8006bc8:	2300      	movls	r3, #0
 8006bca:	bf86      	itte	hi
 8006bcc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006bd0:	608b      	strhi	r3, [r1, #8]
 8006bd2:	9301      	strls	r3, [sp, #4]
 8006bd4:	680b      	ldr	r3, [r1, #0]
 8006bd6:	4688      	mov	r8, r1
 8006bd8:	f04f 0b00 	mov.w	fp, #0
 8006bdc:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006be0:	f848 3b1c 	str.w	r3, [r8], #28
 8006be4:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8006be8:	4607      	mov	r7, r0
 8006bea:	460c      	mov	r4, r1
 8006bec:	4645      	mov	r5, r8
 8006bee:	465a      	mov	r2, fp
 8006bf0:	46d9      	mov	r9, fp
 8006bf2:	f8cd b008 	str.w	fp, [sp, #8]
 8006bf6:	68a1      	ldr	r1, [r4, #8]
 8006bf8:	b181      	cbz	r1, 8006c1c <_scanf_float+0x70>
 8006bfa:	6833      	ldr	r3, [r6, #0]
 8006bfc:	781b      	ldrb	r3, [r3, #0]
 8006bfe:	2b49      	cmp	r3, #73	; 0x49
 8006c00:	d071      	beq.n	8006ce6 <_scanf_float+0x13a>
 8006c02:	d84d      	bhi.n	8006ca0 <_scanf_float+0xf4>
 8006c04:	2b39      	cmp	r3, #57	; 0x39
 8006c06:	d840      	bhi.n	8006c8a <_scanf_float+0xde>
 8006c08:	2b31      	cmp	r3, #49	; 0x31
 8006c0a:	f080 8088 	bcs.w	8006d1e <_scanf_float+0x172>
 8006c0e:	2b2d      	cmp	r3, #45	; 0x2d
 8006c10:	f000 8090 	beq.w	8006d34 <_scanf_float+0x188>
 8006c14:	d815      	bhi.n	8006c42 <_scanf_float+0x96>
 8006c16:	2b2b      	cmp	r3, #43	; 0x2b
 8006c18:	f000 808c 	beq.w	8006d34 <_scanf_float+0x188>
 8006c1c:	f1b9 0f00 	cmp.w	r9, #0
 8006c20:	d003      	beq.n	8006c2a <_scanf_float+0x7e>
 8006c22:	6823      	ldr	r3, [r4, #0]
 8006c24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c28:	6023      	str	r3, [r4, #0]
 8006c2a:	3a01      	subs	r2, #1
 8006c2c:	2a01      	cmp	r2, #1
 8006c2e:	f200 80ea 	bhi.w	8006e06 <_scanf_float+0x25a>
 8006c32:	4545      	cmp	r5, r8
 8006c34:	f200 80dc 	bhi.w	8006df0 <_scanf_float+0x244>
 8006c38:	2601      	movs	r6, #1
 8006c3a:	4630      	mov	r0, r6
 8006c3c:	b007      	add	sp, #28
 8006c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c42:	2b2e      	cmp	r3, #46	; 0x2e
 8006c44:	f000 809f 	beq.w	8006d86 <_scanf_float+0x1da>
 8006c48:	2b30      	cmp	r3, #48	; 0x30
 8006c4a:	d1e7      	bne.n	8006c1c <_scanf_float+0x70>
 8006c4c:	6820      	ldr	r0, [r4, #0]
 8006c4e:	f410 7f80 	tst.w	r0, #256	; 0x100
 8006c52:	d064      	beq.n	8006d1e <_scanf_float+0x172>
 8006c54:	9b01      	ldr	r3, [sp, #4]
 8006c56:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8006c5a:	6020      	str	r0, [r4, #0]
 8006c5c:	f109 0901 	add.w	r9, r9, #1
 8006c60:	b11b      	cbz	r3, 8006c6a <_scanf_float+0xbe>
 8006c62:	3b01      	subs	r3, #1
 8006c64:	3101      	adds	r1, #1
 8006c66:	9301      	str	r3, [sp, #4]
 8006c68:	60a1      	str	r1, [r4, #8]
 8006c6a:	68a3      	ldr	r3, [r4, #8]
 8006c6c:	3b01      	subs	r3, #1
 8006c6e:	60a3      	str	r3, [r4, #8]
 8006c70:	6923      	ldr	r3, [r4, #16]
 8006c72:	3301      	adds	r3, #1
 8006c74:	6123      	str	r3, [r4, #16]
 8006c76:	6873      	ldr	r3, [r6, #4]
 8006c78:	3b01      	subs	r3, #1
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	6073      	str	r3, [r6, #4]
 8006c7e:	f340 80ac 	ble.w	8006dda <_scanf_float+0x22e>
 8006c82:	6833      	ldr	r3, [r6, #0]
 8006c84:	3301      	adds	r3, #1
 8006c86:	6033      	str	r3, [r6, #0]
 8006c88:	e7b5      	b.n	8006bf6 <_scanf_float+0x4a>
 8006c8a:	2b45      	cmp	r3, #69	; 0x45
 8006c8c:	f000 8085 	beq.w	8006d9a <_scanf_float+0x1ee>
 8006c90:	2b46      	cmp	r3, #70	; 0x46
 8006c92:	d06a      	beq.n	8006d6a <_scanf_float+0x1be>
 8006c94:	2b41      	cmp	r3, #65	; 0x41
 8006c96:	d1c1      	bne.n	8006c1c <_scanf_float+0x70>
 8006c98:	2a01      	cmp	r2, #1
 8006c9a:	d1bf      	bne.n	8006c1c <_scanf_float+0x70>
 8006c9c:	2202      	movs	r2, #2
 8006c9e:	e046      	b.n	8006d2e <_scanf_float+0x182>
 8006ca0:	2b65      	cmp	r3, #101	; 0x65
 8006ca2:	d07a      	beq.n	8006d9a <_scanf_float+0x1ee>
 8006ca4:	d818      	bhi.n	8006cd8 <_scanf_float+0x12c>
 8006ca6:	2b54      	cmp	r3, #84	; 0x54
 8006ca8:	d066      	beq.n	8006d78 <_scanf_float+0x1cc>
 8006caa:	d811      	bhi.n	8006cd0 <_scanf_float+0x124>
 8006cac:	2b4e      	cmp	r3, #78	; 0x4e
 8006cae:	d1b5      	bne.n	8006c1c <_scanf_float+0x70>
 8006cb0:	2a00      	cmp	r2, #0
 8006cb2:	d146      	bne.n	8006d42 <_scanf_float+0x196>
 8006cb4:	f1b9 0f00 	cmp.w	r9, #0
 8006cb8:	d145      	bne.n	8006d46 <_scanf_float+0x19a>
 8006cba:	6821      	ldr	r1, [r4, #0]
 8006cbc:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006cc0:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006cc4:	d13f      	bne.n	8006d46 <_scanf_float+0x19a>
 8006cc6:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006cca:	6021      	str	r1, [r4, #0]
 8006ccc:	2201      	movs	r2, #1
 8006cce:	e02e      	b.n	8006d2e <_scanf_float+0x182>
 8006cd0:	2b59      	cmp	r3, #89	; 0x59
 8006cd2:	d01e      	beq.n	8006d12 <_scanf_float+0x166>
 8006cd4:	2b61      	cmp	r3, #97	; 0x61
 8006cd6:	e7de      	b.n	8006c96 <_scanf_float+0xea>
 8006cd8:	2b6e      	cmp	r3, #110	; 0x6e
 8006cda:	d0e9      	beq.n	8006cb0 <_scanf_float+0x104>
 8006cdc:	d815      	bhi.n	8006d0a <_scanf_float+0x15e>
 8006cde:	2b66      	cmp	r3, #102	; 0x66
 8006ce0:	d043      	beq.n	8006d6a <_scanf_float+0x1be>
 8006ce2:	2b69      	cmp	r3, #105	; 0x69
 8006ce4:	d19a      	bne.n	8006c1c <_scanf_float+0x70>
 8006ce6:	f1bb 0f00 	cmp.w	fp, #0
 8006cea:	d138      	bne.n	8006d5e <_scanf_float+0x1b2>
 8006cec:	f1b9 0f00 	cmp.w	r9, #0
 8006cf0:	d197      	bne.n	8006c22 <_scanf_float+0x76>
 8006cf2:	6821      	ldr	r1, [r4, #0]
 8006cf4:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006cf8:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006cfc:	d195      	bne.n	8006c2a <_scanf_float+0x7e>
 8006cfe:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006d02:	6021      	str	r1, [r4, #0]
 8006d04:	f04f 0b01 	mov.w	fp, #1
 8006d08:	e011      	b.n	8006d2e <_scanf_float+0x182>
 8006d0a:	2b74      	cmp	r3, #116	; 0x74
 8006d0c:	d034      	beq.n	8006d78 <_scanf_float+0x1cc>
 8006d0e:	2b79      	cmp	r3, #121	; 0x79
 8006d10:	d184      	bne.n	8006c1c <_scanf_float+0x70>
 8006d12:	f1bb 0f07 	cmp.w	fp, #7
 8006d16:	d181      	bne.n	8006c1c <_scanf_float+0x70>
 8006d18:	f04f 0b08 	mov.w	fp, #8
 8006d1c:	e007      	b.n	8006d2e <_scanf_float+0x182>
 8006d1e:	eb12 0f0b 	cmn.w	r2, fp
 8006d22:	f47f af7b 	bne.w	8006c1c <_scanf_float+0x70>
 8006d26:	6821      	ldr	r1, [r4, #0]
 8006d28:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8006d2c:	6021      	str	r1, [r4, #0]
 8006d2e:	702b      	strb	r3, [r5, #0]
 8006d30:	3501      	adds	r5, #1
 8006d32:	e79a      	b.n	8006c6a <_scanf_float+0xbe>
 8006d34:	6821      	ldr	r1, [r4, #0]
 8006d36:	0608      	lsls	r0, r1, #24
 8006d38:	f57f af70 	bpl.w	8006c1c <_scanf_float+0x70>
 8006d3c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006d40:	e7f4      	b.n	8006d2c <_scanf_float+0x180>
 8006d42:	2a02      	cmp	r2, #2
 8006d44:	d047      	beq.n	8006dd6 <_scanf_float+0x22a>
 8006d46:	f1bb 0f01 	cmp.w	fp, #1
 8006d4a:	d003      	beq.n	8006d54 <_scanf_float+0x1a8>
 8006d4c:	f1bb 0f04 	cmp.w	fp, #4
 8006d50:	f47f af64 	bne.w	8006c1c <_scanf_float+0x70>
 8006d54:	f10b 0b01 	add.w	fp, fp, #1
 8006d58:	fa5f fb8b 	uxtb.w	fp, fp
 8006d5c:	e7e7      	b.n	8006d2e <_scanf_float+0x182>
 8006d5e:	f1bb 0f03 	cmp.w	fp, #3
 8006d62:	d0f7      	beq.n	8006d54 <_scanf_float+0x1a8>
 8006d64:	f1bb 0f05 	cmp.w	fp, #5
 8006d68:	e7f2      	b.n	8006d50 <_scanf_float+0x1a4>
 8006d6a:	f1bb 0f02 	cmp.w	fp, #2
 8006d6e:	f47f af55 	bne.w	8006c1c <_scanf_float+0x70>
 8006d72:	f04f 0b03 	mov.w	fp, #3
 8006d76:	e7da      	b.n	8006d2e <_scanf_float+0x182>
 8006d78:	f1bb 0f06 	cmp.w	fp, #6
 8006d7c:	f47f af4e 	bne.w	8006c1c <_scanf_float+0x70>
 8006d80:	f04f 0b07 	mov.w	fp, #7
 8006d84:	e7d3      	b.n	8006d2e <_scanf_float+0x182>
 8006d86:	6821      	ldr	r1, [r4, #0]
 8006d88:	0588      	lsls	r0, r1, #22
 8006d8a:	f57f af47 	bpl.w	8006c1c <_scanf_float+0x70>
 8006d8e:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8006d92:	6021      	str	r1, [r4, #0]
 8006d94:	f8cd 9008 	str.w	r9, [sp, #8]
 8006d98:	e7c9      	b.n	8006d2e <_scanf_float+0x182>
 8006d9a:	6821      	ldr	r1, [r4, #0]
 8006d9c:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8006da0:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8006da4:	d006      	beq.n	8006db4 <_scanf_float+0x208>
 8006da6:	0548      	lsls	r0, r1, #21
 8006da8:	f57f af38 	bpl.w	8006c1c <_scanf_float+0x70>
 8006dac:	f1b9 0f00 	cmp.w	r9, #0
 8006db0:	f43f af3b 	beq.w	8006c2a <_scanf_float+0x7e>
 8006db4:	0588      	lsls	r0, r1, #22
 8006db6:	bf58      	it	pl
 8006db8:	9802      	ldrpl	r0, [sp, #8]
 8006dba:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006dbe:	bf58      	it	pl
 8006dc0:	eba9 0000 	subpl.w	r0, r9, r0
 8006dc4:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8006dc8:	bf58      	it	pl
 8006dca:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8006dce:	6021      	str	r1, [r4, #0]
 8006dd0:	f04f 0900 	mov.w	r9, #0
 8006dd4:	e7ab      	b.n	8006d2e <_scanf_float+0x182>
 8006dd6:	2203      	movs	r2, #3
 8006dd8:	e7a9      	b.n	8006d2e <_scanf_float+0x182>
 8006dda:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006dde:	9205      	str	r2, [sp, #20]
 8006de0:	4631      	mov	r1, r6
 8006de2:	4638      	mov	r0, r7
 8006de4:	4798      	blx	r3
 8006de6:	9a05      	ldr	r2, [sp, #20]
 8006de8:	2800      	cmp	r0, #0
 8006dea:	f43f af04 	beq.w	8006bf6 <_scanf_float+0x4a>
 8006dee:	e715      	b.n	8006c1c <_scanf_float+0x70>
 8006df0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006df4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006df8:	4632      	mov	r2, r6
 8006dfa:	4638      	mov	r0, r7
 8006dfc:	4798      	blx	r3
 8006dfe:	6923      	ldr	r3, [r4, #16]
 8006e00:	3b01      	subs	r3, #1
 8006e02:	6123      	str	r3, [r4, #16]
 8006e04:	e715      	b.n	8006c32 <_scanf_float+0x86>
 8006e06:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006e0a:	2b06      	cmp	r3, #6
 8006e0c:	d80a      	bhi.n	8006e24 <_scanf_float+0x278>
 8006e0e:	f1bb 0f02 	cmp.w	fp, #2
 8006e12:	d968      	bls.n	8006ee6 <_scanf_float+0x33a>
 8006e14:	f1ab 0b03 	sub.w	fp, fp, #3
 8006e18:	fa5f fb8b 	uxtb.w	fp, fp
 8006e1c:	eba5 0b0b 	sub.w	fp, r5, fp
 8006e20:	455d      	cmp	r5, fp
 8006e22:	d14b      	bne.n	8006ebc <_scanf_float+0x310>
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	05da      	lsls	r2, r3, #23
 8006e28:	d51f      	bpl.n	8006e6a <_scanf_float+0x2be>
 8006e2a:	055b      	lsls	r3, r3, #21
 8006e2c:	d468      	bmi.n	8006f00 <_scanf_float+0x354>
 8006e2e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006e32:	6923      	ldr	r3, [r4, #16]
 8006e34:	2965      	cmp	r1, #101	; 0x65
 8006e36:	f103 33ff 	add.w	r3, r3, #4294967295
 8006e3a:	f105 3bff 	add.w	fp, r5, #4294967295
 8006e3e:	6123      	str	r3, [r4, #16]
 8006e40:	d00d      	beq.n	8006e5e <_scanf_float+0x2b2>
 8006e42:	2945      	cmp	r1, #69	; 0x45
 8006e44:	d00b      	beq.n	8006e5e <_scanf_float+0x2b2>
 8006e46:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006e4a:	4632      	mov	r2, r6
 8006e4c:	4638      	mov	r0, r7
 8006e4e:	4798      	blx	r3
 8006e50:	6923      	ldr	r3, [r4, #16]
 8006e52:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8006e56:	3b01      	subs	r3, #1
 8006e58:	f1a5 0b02 	sub.w	fp, r5, #2
 8006e5c:	6123      	str	r3, [r4, #16]
 8006e5e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006e62:	4632      	mov	r2, r6
 8006e64:	4638      	mov	r0, r7
 8006e66:	4798      	blx	r3
 8006e68:	465d      	mov	r5, fp
 8006e6a:	6826      	ldr	r6, [r4, #0]
 8006e6c:	f016 0610 	ands.w	r6, r6, #16
 8006e70:	d17a      	bne.n	8006f68 <_scanf_float+0x3bc>
 8006e72:	702e      	strb	r6, [r5, #0]
 8006e74:	6823      	ldr	r3, [r4, #0]
 8006e76:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006e7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e7e:	d142      	bne.n	8006f06 <_scanf_float+0x35a>
 8006e80:	9b02      	ldr	r3, [sp, #8]
 8006e82:	eba9 0303 	sub.w	r3, r9, r3
 8006e86:	425a      	negs	r2, r3
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d149      	bne.n	8006f20 <_scanf_float+0x374>
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	4641      	mov	r1, r8
 8006e90:	4638      	mov	r0, r7
 8006e92:	f000 ff4d 	bl	8007d30 <_strtod_r>
 8006e96:	6825      	ldr	r5, [r4, #0]
 8006e98:	f8da 3000 	ldr.w	r3, [sl]
 8006e9c:	f015 0f02 	tst.w	r5, #2
 8006ea0:	f103 0204 	add.w	r2, r3, #4
 8006ea4:	ec59 8b10 	vmov	r8, r9, d0
 8006ea8:	f8ca 2000 	str.w	r2, [sl]
 8006eac:	d043      	beq.n	8006f36 <_scanf_float+0x38a>
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	e9c3 8900 	strd	r8, r9, [r3]
 8006eb4:	68e3      	ldr	r3, [r4, #12]
 8006eb6:	3301      	adds	r3, #1
 8006eb8:	60e3      	str	r3, [r4, #12]
 8006eba:	e6be      	b.n	8006c3a <_scanf_float+0x8e>
 8006ebc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ec0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006ec4:	4632      	mov	r2, r6
 8006ec6:	4638      	mov	r0, r7
 8006ec8:	4798      	blx	r3
 8006eca:	6923      	ldr	r3, [r4, #16]
 8006ecc:	3b01      	subs	r3, #1
 8006ece:	6123      	str	r3, [r4, #16]
 8006ed0:	e7a6      	b.n	8006e20 <_scanf_float+0x274>
 8006ed2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ed6:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006eda:	4632      	mov	r2, r6
 8006edc:	4638      	mov	r0, r7
 8006ede:	4798      	blx	r3
 8006ee0:	6923      	ldr	r3, [r4, #16]
 8006ee2:	3b01      	subs	r3, #1
 8006ee4:	6123      	str	r3, [r4, #16]
 8006ee6:	4545      	cmp	r5, r8
 8006ee8:	d8f3      	bhi.n	8006ed2 <_scanf_float+0x326>
 8006eea:	e6a5      	b.n	8006c38 <_scanf_float+0x8c>
 8006eec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ef0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006ef4:	4632      	mov	r2, r6
 8006ef6:	4638      	mov	r0, r7
 8006ef8:	4798      	blx	r3
 8006efa:	6923      	ldr	r3, [r4, #16]
 8006efc:	3b01      	subs	r3, #1
 8006efe:	6123      	str	r3, [r4, #16]
 8006f00:	4545      	cmp	r5, r8
 8006f02:	d8f3      	bhi.n	8006eec <_scanf_float+0x340>
 8006f04:	e698      	b.n	8006c38 <_scanf_float+0x8c>
 8006f06:	9b03      	ldr	r3, [sp, #12]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d0bf      	beq.n	8006e8c <_scanf_float+0x2e0>
 8006f0c:	9904      	ldr	r1, [sp, #16]
 8006f0e:	230a      	movs	r3, #10
 8006f10:	4632      	mov	r2, r6
 8006f12:	3101      	adds	r1, #1
 8006f14:	4638      	mov	r0, r7
 8006f16:	f000 ffab 	bl	8007e70 <_strtol_r>
 8006f1a:	9b03      	ldr	r3, [sp, #12]
 8006f1c:	9d04      	ldr	r5, [sp, #16]
 8006f1e:	1ac2      	subs	r2, r0, r3
 8006f20:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006f24:	429d      	cmp	r5, r3
 8006f26:	bf28      	it	cs
 8006f28:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8006f2c:	490f      	ldr	r1, [pc, #60]	; (8006f6c <_scanf_float+0x3c0>)
 8006f2e:	4628      	mov	r0, r5
 8006f30:	f000 f8cc 	bl	80070cc <siprintf>
 8006f34:	e7aa      	b.n	8006e8c <_scanf_float+0x2e0>
 8006f36:	f015 0504 	ands.w	r5, r5, #4
 8006f3a:	d1b8      	bne.n	8006eae <_scanf_float+0x302>
 8006f3c:	681f      	ldr	r7, [r3, #0]
 8006f3e:	ee10 2a10 	vmov	r2, s0
 8006f42:	464b      	mov	r3, r9
 8006f44:	ee10 0a10 	vmov	r0, s0
 8006f48:	4649      	mov	r1, r9
 8006f4a:	f7f9 fe0f 	bl	8000b6c <__aeabi_dcmpun>
 8006f4e:	b128      	cbz	r0, 8006f5c <_scanf_float+0x3b0>
 8006f50:	4628      	mov	r0, r5
 8006f52:	f000 f8b5 	bl	80070c0 <nanf>
 8006f56:	ed87 0a00 	vstr	s0, [r7]
 8006f5a:	e7ab      	b.n	8006eb4 <_scanf_float+0x308>
 8006f5c:	4640      	mov	r0, r8
 8006f5e:	4649      	mov	r1, r9
 8006f60:	f7f9 fe62 	bl	8000c28 <__aeabi_d2f>
 8006f64:	6038      	str	r0, [r7, #0]
 8006f66:	e7a5      	b.n	8006eb4 <_scanf_float+0x308>
 8006f68:	2600      	movs	r6, #0
 8006f6a:	e666      	b.n	8006c3a <_scanf_float+0x8e>
 8006f6c:	0800aca4 	.word	0x0800aca4

08006f70 <iprintf>:
 8006f70:	b40f      	push	{r0, r1, r2, r3}
 8006f72:	4b0a      	ldr	r3, [pc, #40]	; (8006f9c <iprintf+0x2c>)
 8006f74:	b513      	push	{r0, r1, r4, lr}
 8006f76:	681c      	ldr	r4, [r3, #0]
 8006f78:	b124      	cbz	r4, 8006f84 <iprintf+0x14>
 8006f7a:	69a3      	ldr	r3, [r4, #24]
 8006f7c:	b913      	cbnz	r3, 8006f84 <iprintf+0x14>
 8006f7e:	4620      	mov	r0, r4
 8006f80:	f001 ffa4 	bl	8008ecc <__sinit>
 8006f84:	ab05      	add	r3, sp, #20
 8006f86:	9a04      	ldr	r2, [sp, #16]
 8006f88:	68a1      	ldr	r1, [r4, #8]
 8006f8a:	9301      	str	r3, [sp, #4]
 8006f8c:	4620      	mov	r0, r4
 8006f8e:	f003 fa63 	bl	800a458 <_vfiprintf_r>
 8006f92:	b002      	add	sp, #8
 8006f94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f98:	b004      	add	sp, #16
 8006f9a:	4770      	bx	lr
 8006f9c:	20000010 	.word	0x20000010

08006fa0 <_puts_r>:
 8006fa0:	b570      	push	{r4, r5, r6, lr}
 8006fa2:	460e      	mov	r6, r1
 8006fa4:	4605      	mov	r5, r0
 8006fa6:	b118      	cbz	r0, 8006fb0 <_puts_r+0x10>
 8006fa8:	6983      	ldr	r3, [r0, #24]
 8006faa:	b90b      	cbnz	r3, 8006fb0 <_puts_r+0x10>
 8006fac:	f001 ff8e 	bl	8008ecc <__sinit>
 8006fb0:	69ab      	ldr	r3, [r5, #24]
 8006fb2:	68ac      	ldr	r4, [r5, #8]
 8006fb4:	b913      	cbnz	r3, 8006fbc <_puts_r+0x1c>
 8006fb6:	4628      	mov	r0, r5
 8006fb8:	f001 ff88 	bl	8008ecc <__sinit>
 8006fbc:	4b23      	ldr	r3, [pc, #140]	; (800704c <_puts_r+0xac>)
 8006fbe:	429c      	cmp	r4, r3
 8006fc0:	d117      	bne.n	8006ff2 <_puts_r+0x52>
 8006fc2:	686c      	ldr	r4, [r5, #4]
 8006fc4:	89a3      	ldrh	r3, [r4, #12]
 8006fc6:	071b      	lsls	r3, r3, #28
 8006fc8:	d51d      	bpl.n	8007006 <_puts_r+0x66>
 8006fca:	6923      	ldr	r3, [r4, #16]
 8006fcc:	b1db      	cbz	r3, 8007006 <_puts_r+0x66>
 8006fce:	3e01      	subs	r6, #1
 8006fd0:	68a3      	ldr	r3, [r4, #8]
 8006fd2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006fd6:	3b01      	subs	r3, #1
 8006fd8:	60a3      	str	r3, [r4, #8]
 8006fda:	b9e9      	cbnz	r1, 8007018 <_puts_r+0x78>
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	da2e      	bge.n	800703e <_puts_r+0x9e>
 8006fe0:	4622      	mov	r2, r4
 8006fe2:	210a      	movs	r1, #10
 8006fe4:	4628      	mov	r0, r5
 8006fe6:	f000 ff6b 	bl	8007ec0 <__swbuf_r>
 8006fea:	3001      	adds	r0, #1
 8006fec:	d011      	beq.n	8007012 <_puts_r+0x72>
 8006fee:	200a      	movs	r0, #10
 8006ff0:	e011      	b.n	8007016 <_puts_r+0x76>
 8006ff2:	4b17      	ldr	r3, [pc, #92]	; (8007050 <_puts_r+0xb0>)
 8006ff4:	429c      	cmp	r4, r3
 8006ff6:	d101      	bne.n	8006ffc <_puts_r+0x5c>
 8006ff8:	68ac      	ldr	r4, [r5, #8]
 8006ffa:	e7e3      	b.n	8006fc4 <_puts_r+0x24>
 8006ffc:	4b15      	ldr	r3, [pc, #84]	; (8007054 <_puts_r+0xb4>)
 8006ffe:	429c      	cmp	r4, r3
 8007000:	bf08      	it	eq
 8007002:	68ec      	ldreq	r4, [r5, #12]
 8007004:	e7de      	b.n	8006fc4 <_puts_r+0x24>
 8007006:	4621      	mov	r1, r4
 8007008:	4628      	mov	r0, r5
 800700a:	f000 ffab 	bl	8007f64 <__swsetup_r>
 800700e:	2800      	cmp	r0, #0
 8007010:	d0dd      	beq.n	8006fce <_puts_r+0x2e>
 8007012:	f04f 30ff 	mov.w	r0, #4294967295
 8007016:	bd70      	pop	{r4, r5, r6, pc}
 8007018:	2b00      	cmp	r3, #0
 800701a:	da04      	bge.n	8007026 <_puts_r+0x86>
 800701c:	69a2      	ldr	r2, [r4, #24]
 800701e:	429a      	cmp	r2, r3
 8007020:	dc06      	bgt.n	8007030 <_puts_r+0x90>
 8007022:	290a      	cmp	r1, #10
 8007024:	d004      	beq.n	8007030 <_puts_r+0x90>
 8007026:	6823      	ldr	r3, [r4, #0]
 8007028:	1c5a      	adds	r2, r3, #1
 800702a:	6022      	str	r2, [r4, #0]
 800702c:	7019      	strb	r1, [r3, #0]
 800702e:	e7cf      	b.n	8006fd0 <_puts_r+0x30>
 8007030:	4622      	mov	r2, r4
 8007032:	4628      	mov	r0, r5
 8007034:	f000 ff44 	bl	8007ec0 <__swbuf_r>
 8007038:	3001      	adds	r0, #1
 800703a:	d1c9      	bne.n	8006fd0 <_puts_r+0x30>
 800703c:	e7e9      	b.n	8007012 <_puts_r+0x72>
 800703e:	6823      	ldr	r3, [r4, #0]
 8007040:	200a      	movs	r0, #10
 8007042:	1c5a      	adds	r2, r3, #1
 8007044:	6022      	str	r2, [r4, #0]
 8007046:	7018      	strb	r0, [r3, #0]
 8007048:	e7e5      	b.n	8007016 <_puts_r+0x76>
 800704a:	bf00      	nop
 800704c:	0800ad30 	.word	0x0800ad30
 8007050:	0800ad50 	.word	0x0800ad50
 8007054:	0800ad10 	.word	0x0800ad10

08007058 <puts>:
 8007058:	4b02      	ldr	r3, [pc, #8]	; (8007064 <puts+0xc>)
 800705a:	4601      	mov	r1, r0
 800705c:	6818      	ldr	r0, [r3, #0]
 800705e:	f7ff bf9f 	b.w	8006fa0 <_puts_r>
 8007062:	bf00      	nop
 8007064:	20000010 	.word	0x20000010

08007068 <__srget_r>:
 8007068:	b538      	push	{r3, r4, r5, lr}
 800706a:	460c      	mov	r4, r1
 800706c:	4605      	mov	r5, r0
 800706e:	b118      	cbz	r0, 8007078 <__srget_r+0x10>
 8007070:	6983      	ldr	r3, [r0, #24]
 8007072:	b90b      	cbnz	r3, 8007078 <__srget_r+0x10>
 8007074:	f001 ff2a 	bl	8008ecc <__sinit>
 8007078:	4b0e      	ldr	r3, [pc, #56]	; (80070b4 <__srget_r+0x4c>)
 800707a:	429c      	cmp	r4, r3
 800707c:	d10d      	bne.n	800709a <__srget_r+0x32>
 800707e:	686c      	ldr	r4, [r5, #4]
 8007080:	4621      	mov	r1, r4
 8007082:	4628      	mov	r0, r5
 8007084:	f003 fb08 	bl	800a698 <__srefill_r>
 8007088:	b988      	cbnz	r0, 80070ae <__srget_r+0x46>
 800708a:	6863      	ldr	r3, [r4, #4]
 800708c:	3b01      	subs	r3, #1
 800708e:	6063      	str	r3, [r4, #4]
 8007090:	6823      	ldr	r3, [r4, #0]
 8007092:	1c5a      	adds	r2, r3, #1
 8007094:	6022      	str	r2, [r4, #0]
 8007096:	7818      	ldrb	r0, [r3, #0]
 8007098:	bd38      	pop	{r3, r4, r5, pc}
 800709a:	4b07      	ldr	r3, [pc, #28]	; (80070b8 <__srget_r+0x50>)
 800709c:	429c      	cmp	r4, r3
 800709e:	d101      	bne.n	80070a4 <__srget_r+0x3c>
 80070a0:	68ac      	ldr	r4, [r5, #8]
 80070a2:	e7ed      	b.n	8007080 <__srget_r+0x18>
 80070a4:	4b05      	ldr	r3, [pc, #20]	; (80070bc <__srget_r+0x54>)
 80070a6:	429c      	cmp	r4, r3
 80070a8:	bf08      	it	eq
 80070aa:	68ec      	ldreq	r4, [r5, #12]
 80070ac:	e7e8      	b.n	8007080 <__srget_r+0x18>
 80070ae:	f04f 30ff 	mov.w	r0, #4294967295
 80070b2:	e7f1      	b.n	8007098 <__srget_r+0x30>
 80070b4:	0800ad30 	.word	0x0800ad30
 80070b8:	0800ad50 	.word	0x0800ad50
 80070bc:	0800ad10 	.word	0x0800ad10

080070c0 <nanf>:
 80070c0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80070c8 <nanf+0x8>
 80070c4:	4770      	bx	lr
 80070c6:	bf00      	nop
 80070c8:	7fc00000 	.word	0x7fc00000

080070cc <siprintf>:
 80070cc:	b40e      	push	{r1, r2, r3}
 80070ce:	b500      	push	{lr}
 80070d0:	b09c      	sub	sp, #112	; 0x70
 80070d2:	ab1d      	add	r3, sp, #116	; 0x74
 80070d4:	9002      	str	r0, [sp, #8]
 80070d6:	9006      	str	r0, [sp, #24]
 80070d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80070dc:	4809      	ldr	r0, [pc, #36]	; (8007104 <siprintf+0x38>)
 80070de:	9107      	str	r1, [sp, #28]
 80070e0:	9104      	str	r1, [sp, #16]
 80070e2:	4909      	ldr	r1, [pc, #36]	; (8007108 <siprintf+0x3c>)
 80070e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80070e8:	9105      	str	r1, [sp, #20]
 80070ea:	6800      	ldr	r0, [r0, #0]
 80070ec:	9301      	str	r3, [sp, #4]
 80070ee:	a902      	add	r1, sp, #8
 80070f0:	f003 f890 	bl	800a214 <_svfiprintf_r>
 80070f4:	9b02      	ldr	r3, [sp, #8]
 80070f6:	2200      	movs	r2, #0
 80070f8:	701a      	strb	r2, [r3, #0]
 80070fa:	b01c      	add	sp, #112	; 0x70
 80070fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007100:	b003      	add	sp, #12
 8007102:	4770      	bx	lr
 8007104:	20000010 	.word	0x20000010
 8007108:	ffff0208 	.word	0xffff0208

0800710c <sulp>:
 800710c:	b570      	push	{r4, r5, r6, lr}
 800710e:	4604      	mov	r4, r0
 8007110:	460d      	mov	r5, r1
 8007112:	ec45 4b10 	vmov	d0, r4, r5
 8007116:	4616      	mov	r6, r2
 8007118:	f002 fe38 	bl	8009d8c <__ulp>
 800711c:	ec51 0b10 	vmov	r0, r1, d0
 8007120:	b17e      	cbz	r6, 8007142 <sulp+0x36>
 8007122:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007126:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800712a:	2b00      	cmp	r3, #0
 800712c:	dd09      	ble.n	8007142 <sulp+0x36>
 800712e:	051b      	lsls	r3, r3, #20
 8007130:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007134:	2400      	movs	r4, #0
 8007136:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800713a:	4622      	mov	r2, r4
 800713c:	462b      	mov	r3, r5
 800713e:	f7f9 fa7b 	bl	8000638 <__aeabi_dmul>
 8007142:	bd70      	pop	{r4, r5, r6, pc}
 8007144:	0000      	movs	r0, r0
	...

08007148 <_strtod_l>:
 8007148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800714c:	461f      	mov	r7, r3
 800714e:	b0a1      	sub	sp, #132	; 0x84
 8007150:	2300      	movs	r3, #0
 8007152:	4681      	mov	r9, r0
 8007154:	4638      	mov	r0, r7
 8007156:	460e      	mov	r6, r1
 8007158:	9217      	str	r2, [sp, #92]	; 0x5c
 800715a:	931c      	str	r3, [sp, #112]	; 0x70
 800715c:	f002 fab1 	bl	80096c2 <__localeconv_l>
 8007160:	4680      	mov	r8, r0
 8007162:	6800      	ldr	r0, [r0, #0]
 8007164:	f7f9 f854 	bl	8000210 <strlen>
 8007168:	f04f 0a00 	mov.w	sl, #0
 800716c:	4604      	mov	r4, r0
 800716e:	f04f 0b00 	mov.w	fp, #0
 8007172:	961b      	str	r6, [sp, #108]	; 0x6c
 8007174:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007176:	781a      	ldrb	r2, [r3, #0]
 8007178:	2a0d      	cmp	r2, #13
 800717a:	d832      	bhi.n	80071e2 <_strtod_l+0x9a>
 800717c:	2a09      	cmp	r2, #9
 800717e:	d236      	bcs.n	80071ee <_strtod_l+0xa6>
 8007180:	2a00      	cmp	r2, #0
 8007182:	d03e      	beq.n	8007202 <_strtod_l+0xba>
 8007184:	2300      	movs	r3, #0
 8007186:	930d      	str	r3, [sp, #52]	; 0x34
 8007188:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800718a:	782b      	ldrb	r3, [r5, #0]
 800718c:	2b30      	cmp	r3, #48	; 0x30
 800718e:	f040 80ac 	bne.w	80072ea <_strtod_l+0x1a2>
 8007192:	786b      	ldrb	r3, [r5, #1]
 8007194:	2b58      	cmp	r3, #88	; 0x58
 8007196:	d001      	beq.n	800719c <_strtod_l+0x54>
 8007198:	2b78      	cmp	r3, #120	; 0x78
 800719a:	d167      	bne.n	800726c <_strtod_l+0x124>
 800719c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800719e:	9301      	str	r3, [sp, #4]
 80071a0:	ab1c      	add	r3, sp, #112	; 0x70
 80071a2:	9300      	str	r3, [sp, #0]
 80071a4:	9702      	str	r7, [sp, #8]
 80071a6:	ab1d      	add	r3, sp, #116	; 0x74
 80071a8:	4a88      	ldr	r2, [pc, #544]	; (80073cc <_strtod_l+0x284>)
 80071aa:	a91b      	add	r1, sp, #108	; 0x6c
 80071ac:	4648      	mov	r0, r9
 80071ae:	f001 ff82 	bl	80090b6 <__gethex>
 80071b2:	f010 0407 	ands.w	r4, r0, #7
 80071b6:	4606      	mov	r6, r0
 80071b8:	d005      	beq.n	80071c6 <_strtod_l+0x7e>
 80071ba:	2c06      	cmp	r4, #6
 80071bc:	d12b      	bne.n	8007216 <_strtod_l+0xce>
 80071be:	3501      	adds	r5, #1
 80071c0:	2300      	movs	r3, #0
 80071c2:	951b      	str	r5, [sp, #108]	; 0x6c
 80071c4:	930d      	str	r3, [sp, #52]	; 0x34
 80071c6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	f040 859a 	bne.w	8007d02 <_strtod_l+0xbba>
 80071ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071d0:	b1e3      	cbz	r3, 800720c <_strtod_l+0xc4>
 80071d2:	4652      	mov	r2, sl
 80071d4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80071d8:	ec43 2b10 	vmov	d0, r2, r3
 80071dc:	b021      	add	sp, #132	; 0x84
 80071de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071e2:	2a2b      	cmp	r2, #43	; 0x2b
 80071e4:	d015      	beq.n	8007212 <_strtod_l+0xca>
 80071e6:	2a2d      	cmp	r2, #45	; 0x2d
 80071e8:	d004      	beq.n	80071f4 <_strtod_l+0xac>
 80071ea:	2a20      	cmp	r2, #32
 80071ec:	d1ca      	bne.n	8007184 <_strtod_l+0x3c>
 80071ee:	3301      	adds	r3, #1
 80071f0:	931b      	str	r3, [sp, #108]	; 0x6c
 80071f2:	e7bf      	b.n	8007174 <_strtod_l+0x2c>
 80071f4:	2201      	movs	r2, #1
 80071f6:	920d      	str	r2, [sp, #52]	; 0x34
 80071f8:	1c5a      	adds	r2, r3, #1
 80071fa:	921b      	str	r2, [sp, #108]	; 0x6c
 80071fc:	785b      	ldrb	r3, [r3, #1]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d1c2      	bne.n	8007188 <_strtod_l+0x40>
 8007202:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007204:	961b      	str	r6, [sp, #108]	; 0x6c
 8007206:	2b00      	cmp	r3, #0
 8007208:	f040 8579 	bne.w	8007cfe <_strtod_l+0xbb6>
 800720c:	4652      	mov	r2, sl
 800720e:	465b      	mov	r3, fp
 8007210:	e7e2      	b.n	80071d8 <_strtod_l+0x90>
 8007212:	2200      	movs	r2, #0
 8007214:	e7ef      	b.n	80071f6 <_strtod_l+0xae>
 8007216:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007218:	b13a      	cbz	r2, 800722a <_strtod_l+0xe2>
 800721a:	2135      	movs	r1, #53	; 0x35
 800721c:	a81e      	add	r0, sp, #120	; 0x78
 800721e:	f002 fead 	bl	8009f7c <__copybits>
 8007222:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007224:	4648      	mov	r0, r9
 8007226:	f002 fb1a 	bl	800985e <_Bfree>
 800722a:	3c01      	subs	r4, #1
 800722c:	2c04      	cmp	r4, #4
 800722e:	d806      	bhi.n	800723e <_strtod_l+0xf6>
 8007230:	e8df f004 	tbb	[pc, r4]
 8007234:	1714030a 	.word	0x1714030a
 8007238:	0a          	.byte	0x0a
 8007239:	00          	.byte	0x00
 800723a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800723e:	0730      	lsls	r0, r6, #28
 8007240:	d5c1      	bpl.n	80071c6 <_strtod_l+0x7e>
 8007242:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007246:	e7be      	b.n	80071c6 <_strtod_l+0x7e>
 8007248:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800724c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800724e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007252:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007256:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800725a:	e7f0      	b.n	800723e <_strtod_l+0xf6>
 800725c:	f8df b170 	ldr.w	fp, [pc, #368]	; 80073d0 <_strtod_l+0x288>
 8007260:	e7ed      	b.n	800723e <_strtod_l+0xf6>
 8007262:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007266:	f04f 3aff 	mov.w	sl, #4294967295
 800726a:	e7e8      	b.n	800723e <_strtod_l+0xf6>
 800726c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800726e:	1c5a      	adds	r2, r3, #1
 8007270:	921b      	str	r2, [sp, #108]	; 0x6c
 8007272:	785b      	ldrb	r3, [r3, #1]
 8007274:	2b30      	cmp	r3, #48	; 0x30
 8007276:	d0f9      	beq.n	800726c <_strtod_l+0x124>
 8007278:	2b00      	cmp	r3, #0
 800727a:	d0a4      	beq.n	80071c6 <_strtod_l+0x7e>
 800727c:	2301      	movs	r3, #1
 800727e:	2500      	movs	r5, #0
 8007280:	9306      	str	r3, [sp, #24]
 8007282:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007284:	9308      	str	r3, [sp, #32]
 8007286:	9507      	str	r5, [sp, #28]
 8007288:	9505      	str	r5, [sp, #20]
 800728a:	220a      	movs	r2, #10
 800728c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800728e:	7807      	ldrb	r7, [r0, #0]
 8007290:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8007294:	b2d9      	uxtb	r1, r3
 8007296:	2909      	cmp	r1, #9
 8007298:	d929      	bls.n	80072ee <_strtod_l+0x1a6>
 800729a:	4622      	mov	r2, r4
 800729c:	f8d8 1000 	ldr.w	r1, [r8]
 80072a0:	f003 fad9 	bl	800a856 <strncmp>
 80072a4:	2800      	cmp	r0, #0
 80072a6:	d031      	beq.n	800730c <_strtod_l+0x1c4>
 80072a8:	2000      	movs	r0, #0
 80072aa:	9c05      	ldr	r4, [sp, #20]
 80072ac:	9004      	str	r0, [sp, #16]
 80072ae:	463b      	mov	r3, r7
 80072b0:	4602      	mov	r2, r0
 80072b2:	2b65      	cmp	r3, #101	; 0x65
 80072b4:	d001      	beq.n	80072ba <_strtod_l+0x172>
 80072b6:	2b45      	cmp	r3, #69	; 0x45
 80072b8:	d114      	bne.n	80072e4 <_strtod_l+0x19c>
 80072ba:	b924      	cbnz	r4, 80072c6 <_strtod_l+0x17e>
 80072bc:	b910      	cbnz	r0, 80072c4 <_strtod_l+0x17c>
 80072be:	9b06      	ldr	r3, [sp, #24]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d09e      	beq.n	8007202 <_strtod_l+0xba>
 80072c4:	2400      	movs	r4, #0
 80072c6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80072c8:	1c73      	adds	r3, r6, #1
 80072ca:	931b      	str	r3, [sp, #108]	; 0x6c
 80072cc:	7873      	ldrb	r3, [r6, #1]
 80072ce:	2b2b      	cmp	r3, #43	; 0x2b
 80072d0:	d078      	beq.n	80073c4 <_strtod_l+0x27c>
 80072d2:	2b2d      	cmp	r3, #45	; 0x2d
 80072d4:	d070      	beq.n	80073b8 <_strtod_l+0x270>
 80072d6:	f04f 0c00 	mov.w	ip, #0
 80072da:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80072de:	2f09      	cmp	r7, #9
 80072e0:	d97c      	bls.n	80073dc <_strtod_l+0x294>
 80072e2:	961b      	str	r6, [sp, #108]	; 0x6c
 80072e4:	f04f 0e00 	mov.w	lr, #0
 80072e8:	e09a      	b.n	8007420 <_strtod_l+0x2d8>
 80072ea:	2300      	movs	r3, #0
 80072ec:	e7c7      	b.n	800727e <_strtod_l+0x136>
 80072ee:	9905      	ldr	r1, [sp, #20]
 80072f0:	2908      	cmp	r1, #8
 80072f2:	bfdd      	ittte	le
 80072f4:	9907      	ldrle	r1, [sp, #28]
 80072f6:	fb02 3301 	mlale	r3, r2, r1, r3
 80072fa:	9307      	strle	r3, [sp, #28]
 80072fc:	fb02 3505 	mlagt	r5, r2, r5, r3
 8007300:	9b05      	ldr	r3, [sp, #20]
 8007302:	3001      	adds	r0, #1
 8007304:	3301      	adds	r3, #1
 8007306:	9305      	str	r3, [sp, #20]
 8007308:	901b      	str	r0, [sp, #108]	; 0x6c
 800730a:	e7bf      	b.n	800728c <_strtod_l+0x144>
 800730c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800730e:	191a      	adds	r2, r3, r4
 8007310:	921b      	str	r2, [sp, #108]	; 0x6c
 8007312:	9a05      	ldr	r2, [sp, #20]
 8007314:	5d1b      	ldrb	r3, [r3, r4]
 8007316:	2a00      	cmp	r2, #0
 8007318:	d037      	beq.n	800738a <_strtod_l+0x242>
 800731a:	9c05      	ldr	r4, [sp, #20]
 800731c:	4602      	mov	r2, r0
 800731e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007322:	2909      	cmp	r1, #9
 8007324:	d913      	bls.n	800734e <_strtod_l+0x206>
 8007326:	2101      	movs	r1, #1
 8007328:	9104      	str	r1, [sp, #16]
 800732a:	e7c2      	b.n	80072b2 <_strtod_l+0x16a>
 800732c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800732e:	1c5a      	adds	r2, r3, #1
 8007330:	921b      	str	r2, [sp, #108]	; 0x6c
 8007332:	785b      	ldrb	r3, [r3, #1]
 8007334:	3001      	adds	r0, #1
 8007336:	2b30      	cmp	r3, #48	; 0x30
 8007338:	d0f8      	beq.n	800732c <_strtod_l+0x1e4>
 800733a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800733e:	2a08      	cmp	r2, #8
 8007340:	f200 84e4 	bhi.w	8007d0c <_strtod_l+0xbc4>
 8007344:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007346:	9208      	str	r2, [sp, #32]
 8007348:	4602      	mov	r2, r0
 800734a:	2000      	movs	r0, #0
 800734c:	4604      	mov	r4, r0
 800734e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8007352:	f100 0101 	add.w	r1, r0, #1
 8007356:	d012      	beq.n	800737e <_strtod_l+0x236>
 8007358:	440a      	add	r2, r1
 800735a:	eb00 0c04 	add.w	ip, r0, r4
 800735e:	4621      	mov	r1, r4
 8007360:	270a      	movs	r7, #10
 8007362:	458c      	cmp	ip, r1
 8007364:	d113      	bne.n	800738e <_strtod_l+0x246>
 8007366:	1821      	adds	r1, r4, r0
 8007368:	2908      	cmp	r1, #8
 800736a:	f104 0401 	add.w	r4, r4, #1
 800736e:	4404      	add	r4, r0
 8007370:	dc19      	bgt.n	80073a6 <_strtod_l+0x25e>
 8007372:	9b07      	ldr	r3, [sp, #28]
 8007374:	210a      	movs	r1, #10
 8007376:	fb01 e303 	mla	r3, r1, r3, lr
 800737a:	9307      	str	r3, [sp, #28]
 800737c:	2100      	movs	r1, #0
 800737e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007380:	1c58      	adds	r0, r3, #1
 8007382:	901b      	str	r0, [sp, #108]	; 0x6c
 8007384:	785b      	ldrb	r3, [r3, #1]
 8007386:	4608      	mov	r0, r1
 8007388:	e7c9      	b.n	800731e <_strtod_l+0x1d6>
 800738a:	9805      	ldr	r0, [sp, #20]
 800738c:	e7d3      	b.n	8007336 <_strtod_l+0x1ee>
 800738e:	2908      	cmp	r1, #8
 8007390:	f101 0101 	add.w	r1, r1, #1
 8007394:	dc03      	bgt.n	800739e <_strtod_l+0x256>
 8007396:	9b07      	ldr	r3, [sp, #28]
 8007398:	437b      	muls	r3, r7
 800739a:	9307      	str	r3, [sp, #28]
 800739c:	e7e1      	b.n	8007362 <_strtod_l+0x21a>
 800739e:	2910      	cmp	r1, #16
 80073a0:	bfd8      	it	le
 80073a2:	437d      	mulle	r5, r7
 80073a4:	e7dd      	b.n	8007362 <_strtod_l+0x21a>
 80073a6:	2c10      	cmp	r4, #16
 80073a8:	bfdc      	itt	le
 80073aa:	210a      	movle	r1, #10
 80073ac:	fb01 e505 	mlale	r5, r1, r5, lr
 80073b0:	e7e4      	b.n	800737c <_strtod_l+0x234>
 80073b2:	2301      	movs	r3, #1
 80073b4:	9304      	str	r3, [sp, #16]
 80073b6:	e781      	b.n	80072bc <_strtod_l+0x174>
 80073b8:	f04f 0c01 	mov.w	ip, #1
 80073bc:	1cb3      	adds	r3, r6, #2
 80073be:	931b      	str	r3, [sp, #108]	; 0x6c
 80073c0:	78b3      	ldrb	r3, [r6, #2]
 80073c2:	e78a      	b.n	80072da <_strtod_l+0x192>
 80073c4:	f04f 0c00 	mov.w	ip, #0
 80073c8:	e7f8      	b.n	80073bc <_strtod_l+0x274>
 80073ca:	bf00      	nop
 80073cc:	0800acac 	.word	0x0800acac
 80073d0:	7ff00000 	.word	0x7ff00000
 80073d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80073d6:	1c5f      	adds	r7, r3, #1
 80073d8:	971b      	str	r7, [sp, #108]	; 0x6c
 80073da:	785b      	ldrb	r3, [r3, #1]
 80073dc:	2b30      	cmp	r3, #48	; 0x30
 80073de:	d0f9      	beq.n	80073d4 <_strtod_l+0x28c>
 80073e0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80073e4:	2f08      	cmp	r7, #8
 80073e6:	f63f af7d 	bhi.w	80072e4 <_strtod_l+0x19c>
 80073ea:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80073ee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80073f0:	930a      	str	r3, [sp, #40]	; 0x28
 80073f2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80073f4:	1c5f      	adds	r7, r3, #1
 80073f6:	971b      	str	r7, [sp, #108]	; 0x6c
 80073f8:	785b      	ldrb	r3, [r3, #1]
 80073fa:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80073fe:	f1b8 0f09 	cmp.w	r8, #9
 8007402:	d937      	bls.n	8007474 <_strtod_l+0x32c>
 8007404:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007406:	1a7f      	subs	r7, r7, r1
 8007408:	2f08      	cmp	r7, #8
 800740a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800740e:	dc37      	bgt.n	8007480 <_strtod_l+0x338>
 8007410:	45be      	cmp	lr, r7
 8007412:	bfa8      	it	ge
 8007414:	46be      	movge	lr, r7
 8007416:	f1bc 0f00 	cmp.w	ip, #0
 800741a:	d001      	beq.n	8007420 <_strtod_l+0x2d8>
 800741c:	f1ce 0e00 	rsb	lr, lr, #0
 8007420:	2c00      	cmp	r4, #0
 8007422:	d151      	bne.n	80074c8 <_strtod_l+0x380>
 8007424:	2800      	cmp	r0, #0
 8007426:	f47f aece 	bne.w	80071c6 <_strtod_l+0x7e>
 800742a:	9a06      	ldr	r2, [sp, #24]
 800742c:	2a00      	cmp	r2, #0
 800742e:	f47f aeca 	bne.w	80071c6 <_strtod_l+0x7e>
 8007432:	9a04      	ldr	r2, [sp, #16]
 8007434:	2a00      	cmp	r2, #0
 8007436:	f47f aee4 	bne.w	8007202 <_strtod_l+0xba>
 800743a:	2b4e      	cmp	r3, #78	; 0x4e
 800743c:	d027      	beq.n	800748e <_strtod_l+0x346>
 800743e:	dc21      	bgt.n	8007484 <_strtod_l+0x33c>
 8007440:	2b49      	cmp	r3, #73	; 0x49
 8007442:	f47f aede 	bne.w	8007202 <_strtod_l+0xba>
 8007446:	49a0      	ldr	r1, [pc, #640]	; (80076c8 <_strtod_l+0x580>)
 8007448:	a81b      	add	r0, sp, #108	; 0x6c
 800744a:	f002 f867 	bl	800951c <__match>
 800744e:	2800      	cmp	r0, #0
 8007450:	f43f aed7 	beq.w	8007202 <_strtod_l+0xba>
 8007454:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007456:	499d      	ldr	r1, [pc, #628]	; (80076cc <_strtod_l+0x584>)
 8007458:	3b01      	subs	r3, #1
 800745a:	a81b      	add	r0, sp, #108	; 0x6c
 800745c:	931b      	str	r3, [sp, #108]	; 0x6c
 800745e:	f002 f85d 	bl	800951c <__match>
 8007462:	b910      	cbnz	r0, 800746a <_strtod_l+0x322>
 8007464:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007466:	3301      	adds	r3, #1
 8007468:	931b      	str	r3, [sp, #108]	; 0x6c
 800746a:	f8df b274 	ldr.w	fp, [pc, #628]	; 80076e0 <_strtod_l+0x598>
 800746e:	f04f 0a00 	mov.w	sl, #0
 8007472:	e6a8      	b.n	80071c6 <_strtod_l+0x7e>
 8007474:	210a      	movs	r1, #10
 8007476:	fb01 3e0e 	mla	lr, r1, lr, r3
 800747a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800747e:	e7b8      	b.n	80073f2 <_strtod_l+0x2aa>
 8007480:	46be      	mov	lr, r7
 8007482:	e7c8      	b.n	8007416 <_strtod_l+0x2ce>
 8007484:	2b69      	cmp	r3, #105	; 0x69
 8007486:	d0de      	beq.n	8007446 <_strtod_l+0x2fe>
 8007488:	2b6e      	cmp	r3, #110	; 0x6e
 800748a:	f47f aeba 	bne.w	8007202 <_strtod_l+0xba>
 800748e:	4990      	ldr	r1, [pc, #576]	; (80076d0 <_strtod_l+0x588>)
 8007490:	a81b      	add	r0, sp, #108	; 0x6c
 8007492:	f002 f843 	bl	800951c <__match>
 8007496:	2800      	cmp	r0, #0
 8007498:	f43f aeb3 	beq.w	8007202 <_strtod_l+0xba>
 800749c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800749e:	781b      	ldrb	r3, [r3, #0]
 80074a0:	2b28      	cmp	r3, #40	; 0x28
 80074a2:	d10e      	bne.n	80074c2 <_strtod_l+0x37a>
 80074a4:	aa1e      	add	r2, sp, #120	; 0x78
 80074a6:	498b      	ldr	r1, [pc, #556]	; (80076d4 <_strtod_l+0x58c>)
 80074a8:	a81b      	add	r0, sp, #108	; 0x6c
 80074aa:	f002 f84b 	bl	8009544 <__hexnan>
 80074ae:	2805      	cmp	r0, #5
 80074b0:	d107      	bne.n	80074c2 <_strtod_l+0x37a>
 80074b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80074b4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80074b8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80074bc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80074c0:	e681      	b.n	80071c6 <_strtod_l+0x7e>
 80074c2:	f8df b224 	ldr.w	fp, [pc, #548]	; 80076e8 <_strtod_l+0x5a0>
 80074c6:	e7d2      	b.n	800746e <_strtod_l+0x326>
 80074c8:	ebae 0302 	sub.w	r3, lr, r2
 80074cc:	9306      	str	r3, [sp, #24]
 80074ce:	9b05      	ldr	r3, [sp, #20]
 80074d0:	9807      	ldr	r0, [sp, #28]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	bf08      	it	eq
 80074d6:	4623      	moveq	r3, r4
 80074d8:	2c10      	cmp	r4, #16
 80074da:	9305      	str	r3, [sp, #20]
 80074dc:	46a0      	mov	r8, r4
 80074de:	bfa8      	it	ge
 80074e0:	f04f 0810 	movge.w	r8, #16
 80074e4:	f7f9 f82e 	bl	8000544 <__aeabi_ui2d>
 80074e8:	2c09      	cmp	r4, #9
 80074ea:	4682      	mov	sl, r0
 80074ec:	468b      	mov	fp, r1
 80074ee:	dc13      	bgt.n	8007518 <_strtod_l+0x3d0>
 80074f0:	9b06      	ldr	r3, [sp, #24]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	f43f ae67 	beq.w	80071c6 <_strtod_l+0x7e>
 80074f8:	9b06      	ldr	r3, [sp, #24]
 80074fa:	dd7a      	ble.n	80075f2 <_strtod_l+0x4aa>
 80074fc:	2b16      	cmp	r3, #22
 80074fe:	dc61      	bgt.n	80075c4 <_strtod_l+0x47c>
 8007500:	4a75      	ldr	r2, [pc, #468]	; (80076d8 <_strtod_l+0x590>)
 8007502:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8007506:	e9de 0100 	ldrd	r0, r1, [lr]
 800750a:	4652      	mov	r2, sl
 800750c:	465b      	mov	r3, fp
 800750e:	f7f9 f893 	bl	8000638 <__aeabi_dmul>
 8007512:	4682      	mov	sl, r0
 8007514:	468b      	mov	fp, r1
 8007516:	e656      	b.n	80071c6 <_strtod_l+0x7e>
 8007518:	4b6f      	ldr	r3, [pc, #444]	; (80076d8 <_strtod_l+0x590>)
 800751a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800751e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007522:	f7f9 f889 	bl	8000638 <__aeabi_dmul>
 8007526:	4606      	mov	r6, r0
 8007528:	4628      	mov	r0, r5
 800752a:	460f      	mov	r7, r1
 800752c:	f7f9 f80a 	bl	8000544 <__aeabi_ui2d>
 8007530:	4602      	mov	r2, r0
 8007532:	460b      	mov	r3, r1
 8007534:	4630      	mov	r0, r6
 8007536:	4639      	mov	r1, r7
 8007538:	f7f8 fec8 	bl	80002cc <__adddf3>
 800753c:	2c0f      	cmp	r4, #15
 800753e:	4682      	mov	sl, r0
 8007540:	468b      	mov	fp, r1
 8007542:	ddd5      	ble.n	80074f0 <_strtod_l+0x3a8>
 8007544:	9b06      	ldr	r3, [sp, #24]
 8007546:	eba4 0808 	sub.w	r8, r4, r8
 800754a:	4498      	add	r8, r3
 800754c:	f1b8 0f00 	cmp.w	r8, #0
 8007550:	f340 8096 	ble.w	8007680 <_strtod_l+0x538>
 8007554:	f018 030f 	ands.w	r3, r8, #15
 8007558:	d00a      	beq.n	8007570 <_strtod_l+0x428>
 800755a:	495f      	ldr	r1, [pc, #380]	; (80076d8 <_strtod_l+0x590>)
 800755c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007560:	4652      	mov	r2, sl
 8007562:	465b      	mov	r3, fp
 8007564:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007568:	f7f9 f866 	bl	8000638 <__aeabi_dmul>
 800756c:	4682      	mov	sl, r0
 800756e:	468b      	mov	fp, r1
 8007570:	f038 080f 	bics.w	r8, r8, #15
 8007574:	d073      	beq.n	800765e <_strtod_l+0x516>
 8007576:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800757a:	dd47      	ble.n	800760c <_strtod_l+0x4c4>
 800757c:	2400      	movs	r4, #0
 800757e:	46a0      	mov	r8, r4
 8007580:	9407      	str	r4, [sp, #28]
 8007582:	9405      	str	r4, [sp, #20]
 8007584:	2322      	movs	r3, #34	; 0x22
 8007586:	f8df b158 	ldr.w	fp, [pc, #344]	; 80076e0 <_strtod_l+0x598>
 800758a:	f8c9 3000 	str.w	r3, [r9]
 800758e:	f04f 0a00 	mov.w	sl, #0
 8007592:	9b07      	ldr	r3, [sp, #28]
 8007594:	2b00      	cmp	r3, #0
 8007596:	f43f ae16 	beq.w	80071c6 <_strtod_l+0x7e>
 800759a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800759c:	4648      	mov	r0, r9
 800759e:	f002 f95e 	bl	800985e <_Bfree>
 80075a2:	9905      	ldr	r1, [sp, #20]
 80075a4:	4648      	mov	r0, r9
 80075a6:	f002 f95a 	bl	800985e <_Bfree>
 80075aa:	4641      	mov	r1, r8
 80075ac:	4648      	mov	r0, r9
 80075ae:	f002 f956 	bl	800985e <_Bfree>
 80075b2:	9907      	ldr	r1, [sp, #28]
 80075b4:	4648      	mov	r0, r9
 80075b6:	f002 f952 	bl	800985e <_Bfree>
 80075ba:	4621      	mov	r1, r4
 80075bc:	4648      	mov	r0, r9
 80075be:	f002 f94e 	bl	800985e <_Bfree>
 80075c2:	e600      	b.n	80071c6 <_strtod_l+0x7e>
 80075c4:	9a06      	ldr	r2, [sp, #24]
 80075c6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80075ca:	4293      	cmp	r3, r2
 80075cc:	dbba      	blt.n	8007544 <_strtod_l+0x3fc>
 80075ce:	4d42      	ldr	r5, [pc, #264]	; (80076d8 <_strtod_l+0x590>)
 80075d0:	f1c4 040f 	rsb	r4, r4, #15
 80075d4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80075d8:	4652      	mov	r2, sl
 80075da:	465b      	mov	r3, fp
 80075dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80075e0:	f7f9 f82a 	bl	8000638 <__aeabi_dmul>
 80075e4:	9b06      	ldr	r3, [sp, #24]
 80075e6:	1b1c      	subs	r4, r3, r4
 80075e8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80075ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 80075f0:	e78d      	b.n	800750e <_strtod_l+0x3c6>
 80075f2:	f113 0f16 	cmn.w	r3, #22
 80075f6:	dba5      	blt.n	8007544 <_strtod_l+0x3fc>
 80075f8:	4a37      	ldr	r2, [pc, #220]	; (80076d8 <_strtod_l+0x590>)
 80075fa:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80075fe:	e9d2 2300 	ldrd	r2, r3, [r2]
 8007602:	4650      	mov	r0, sl
 8007604:	4659      	mov	r1, fp
 8007606:	f7f9 f941 	bl	800088c <__aeabi_ddiv>
 800760a:	e782      	b.n	8007512 <_strtod_l+0x3ca>
 800760c:	2300      	movs	r3, #0
 800760e:	4e33      	ldr	r6, [pc, #204]	; (80076dc <_strtod_l+0x594>)
 8007610:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007614:	4650      	mov	r0, sl
 8007616:	4659      	mov	r1, fp
 8007618:	461d      	mov	r5, r3
 800761a:	f1b8 0f01 	cmp.w	r8, #1
 800761e:	dc21      	bgt.n	8007664 <_strtod_l+0x51c>
 8007620:	b10b      	cbz	r3, 8007626 <_strtod_l+0x4de>
 8007622:	4682      	mov	sl, r0
 8007624:	468b      	mov	fp, r1
 8007626:	4b2d      	ldr	r3, [pc, #180]	; (80076dc <_strtod_l+0x594>)
 8007628:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800762c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007630:	4652      	mov	r2, sl
 8007632:	465b      	mov	r3, fp
 8007634:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007638:	f7f8 fffe 	bl	8000638 <__aeabi_dmul>
 800763c:	4b28      	ldr	r3, [pc, #160]	; (80076e0 <_strtod_l+0x598>)
 800763e:	460a      	mov	r2, r1
 8007640:	400b      	ands	r3, r1
 8007642:	4928      	ldr	r1, [pc, #160]	; (80076e4 <_strtod_l+0x59c>)
 8007644:	428b      	cmp	r3, r1
 8007646:	4682      	mov	sl, r0
 8007648:	d898      	bhi.n	800757c <_strtod_l+0x434>
 800764a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800764e:	428b      	cmp	r3, r1
 8007650:	bf86      	itte	hi
 8007652:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80076ec <_strtod_l+0x5a4>
 8007656:	f04f 3aff 	movhi.w	sl, #4294967295
 800765a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800765e:	2300      	movs	r3, #0
 8007660:	9304      	str	r3, [sp, #16]
 8007662:	e077      	b.n	8007754 <_strtod_l+0x60c>
 8007664:	f018 0f01 	tst.w	r8, #1
 8007668:	d006      	beq.n	8007678 <_strtod_l+0x530>
 800766a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800766e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007672:	f7f8 ffe1 	bl	8000638 <__aeabi_dmul>
 8007676:	2301      	movs	r3, #1
 8007678:	3501      	adds	r5, #1
 800767a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800767e:	e7cc      	b.n	800761a <_strtod_l+0x4d2>
 8007680:	d0ed      	beq.n	800765e <_strtod_l+0x516>
 8007682:	f1c8 0800 	rsb	r8, r8, #0
 8007686:	f018 020f 	ands.w	r2, r8, #15
 800768a:	d00a      	beq.n	80076a2 <_strtod_l+0x55a>
 800768c:	4b12      	ldr	r3, [pc, #72]	; (80076d8 <_strtod_l+0x590>)
 800768e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007692:	4650      	mov	r0, sl
 8007694:	4659      	mov	r1, fp
 8007696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800769a:	f7f9 f8f7 	bl	800088c <__aeabi_ddiv>
 800769e:	4682      	mov	sl, r0
 80076a0:	468b      	mov	fp, r1
 80076a2:	ea5f 1828 	movs.w	r8, r8, asr #4
 80076a6:	d0da      	beq.n	800765e <_strtod_l+0x516>
 80076a8:	f1b8 0f1f 	cmp.w	r8, #31
 80076ac:	dd20      	ble.n	80076f0 <_strtod_l+0x5a8>
 80076ae:	2400      	movs	r4, #0
 80076b0:	46a0      	mov	r8, r4
 80076b2:	9407      	str	r4, [sp, #28]
 80076b4:	9405      	str	r4, [sp, #20]
 80076b6:	2322      	movs	r3, #34	; 0x22
 80076b8:	f04f 0a00 	mov.w	sl, #0
 80076bc:	f04f 0b00 	mov.w	fp, #0
 80076c0:	f8c9 3000 	str.w	r3, [r9]
 80076c4:	e765      	b.n	8007592 <_strtod_l+0x44a>
 80076c6:	bf00      	nop
 80076c8:	0800ac75 	.word	0x0800ac75
 80076cc:	0800ad03 	.word	0x0800ad03
 80076d0:	0800ac7d 	.word	0x0800ac7d
 80076d4:	0800acc0 	.word	0x0800acc0
 80076d8:	0800ada8 	.word	0x0800ada8
 80076dc:	0800ad80 	.word	0x0800ad80
 80076e0:	7ff00000 	.word	0x7ff00000
 80076e4:	7ca00000 	.word	0x7ca00000
 80076e8:	fff80000 	.word	0xfff80000
 80076ec:	7fefffff 	.word	0x7fefffff
 80076f0:	f018 0310 	ands.w	r3, r8, #16
 80076f4:	bf18      	it	ne
 80076f6:	236a      	movne	r3, #106	; 0x6a
 80076f8:	4da0      	ldr	r5, [pc, #640]	; (800797c <_strtod_l+0x834>)
 80076fa:	9304      	str	r3, [sp, #16]
 80076fc:	4650      	mov	r0, sl
 80076fe:	4659      	mov	r1, fp
 8007700:	2300      	movs	r3, #0
 8007702:	f1b8 0f00 	cmp.w	r8, #0
 8007706:	f300 810a 	bgt.w	800791e <_strtod_l+0x7d6>
 800770a:	b10b      	cbz	r3, 8007710 <_strtod_l+0x5c8>
 800770c:	4682      	mov	sl, r0
 800770e:	468b      	mov	fp, r1
 8007710:	9b04      	ldr	r3, [sp, #16]
 8007712:	b1bb      	cbz	r3, 8007744 <_strtod_l+0x5fc>
 8007714:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8007718:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800771c:	2b00      	cmp	r3, #0
 800771e:	4659      	mov	r1, fp
 8007720:	dd10      	ble.n	8007744 <_strtod_l+0x5fc>
 8007722:	2b1f      	cmp	r3, #31
 8007724:	f340 8107 	ble.w	8007936 <_strtod_l+0x7ee>
 8007728:	2b34      	cmp	r3, #52	; 0x34
 800772a:	bfde      	ittt	le
 800772c:	3b20      	suble	r3, #32
 800772e:	f04f 32ff 	movle.w	r2, #4294967295
 8007732:	fa02 f303 	lslle.w	r3, r2, r3
 8007736:	f04f 0a00 	mov.w	sl, #0
 800773a:	bfcc      	ite	gt
 800773c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007740:	ea03 0b01 	andle.w	fp, r3, r1
 8007744:	2200      	movs	r2, #0
 8007746:	2300      	movs	r3, #0
 8007748:	4650      	mov	r0, sl
 800774a:	4659      	mov	r1, fp
 800774c:	f7f9 f9dc 	bl	8000b08 <__aeabi_dcmpeq>
 8007750:	2800      	cmp	r0, #0
 8007752:	d1ac      	bne.n	80076ae <_strtod_l+0x566>
 8007754:	9b07      	ldr	r3, [sp, #28]
 8007756:	9300      	str	r3, [sp, #0]
 8007758:	9a05      	ldr	r2, [sp, #20]
 800775a:	9908      	ldr	r1, [sp, #32]
 800775c:	4623      	mov	r3, r4
 800775e:	4648      	mov	r0, r9
 8007760:	f002 f8cf 	bl	8009902 <__s2b>
 8007764:	9007      	str	r0, [sp, #28]
 8007766:	2800      	cmp	r0, #0
 8007768:	f43f af08 	beq.w	800757c <_strtod_l+0x434>
 800776c:	9a06      	ldr	r2, [sp, #24]
 800776e:	9b06      	ldr	r3, [sp, #24]
 8007770:	2a00      	cmp	r2, #0
 8007772:	f1c3 0300 	rsb	r3, r3, #0
 8007776:	bfa8      	it	ge
 8007778:	2300      	movge	r3, #0
 800777a:	930e      	str	r3, [sp, #56]	; 0x38
 800777c:	2400      	movs	r4, #0
 800777e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007782:	9316      	str	r3, [sp, #88]	; 0x58
 8007784:	46a0      	mov	r8, r4
 8007786:	9b07      	ldr	r3, [sp, #28]
 8007788:	4648      	mov	r0, r9
 800778a:	6859      	ldr	r1, [r3, #4]
 800778c:	f002 f833 	bl	80097f6 <_Balloc>
 8007790:	9005      	str	r0, [sp, #20]
 8007792:	2800      	cmp	r0, #0
 8007794:	f43f aef6 	beq.w	8007584 <_strtod_l+0x43c>
 8007798:	9b07      	ldr	r3, [sp, #28]
 800779a:	691a      	ldr	r2, [r3, #16]
 800779c:	3202      	adds	r2, #2
 800779e:	f103 010c 	add.w	r1, r3, #12
 80077a2:	0092      	lsls	r2, r2, #2
 80077a4:	300c      	adds	r0, #12
 80077a6:	f002 f81b 	bl	80097e0 <memcpy>
 80077aa:	aa1e      	add	r2, sp, #120	; 0x78
 80077ac:	a91d      	add	r1, sp, #116	; 0x74
 80077ae:	ec4b ab10 	vmov	d0, sl, fp
 80077b2:	4648      	mov	r0, r9
 80077b4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80077b8:	f002 fb5e 	bl	8009e78 <__d2b>
 80077bc:	901c      	str	r0, [sp, #112]	; 0x70
 80077be:	2800      	cmp	r0, #0
 80077c0:	f43f aee0 	beq.w	8007584 <_strtod_l+0x43c>
 80077c4:	2101      	movs	r1, #1
 80077c6:	4648      	mov	r0, r9
 80077c8:	f002 f927 	bl	8009a1a <__i2b>
 80077cc:	4680      	mov	r8, r0
 80077ce:	2800      	cmp	r0, #0
 80077d0:	f43f aed8 	beq.w	8007584 <_strtod_l+0x43c>
 80077d4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80077d6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80077d8:	2e00      	cmp	r6, #0
 80077da:	bfab      	itete	ge
 80077dc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80077de:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80077e0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80077e2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80077e4:	bfac      	ite	ge
 80077e6:	18f7      	addge	r7, r6, r3
 80077e8:	1b9d      	sublt	r5, r3, r6
 80077ea:	9b04      	ldr	r3, [sp, #16]
 80077ec:	1af6      	subs	r6, r6, r3
 80077ee:	4416      	add	r6, r2
 80077f0:	4b63      	ldr	r3, [pc, #396]	; (8007980 <_strtod_l+0x838>)
 80077f2:	3e01      	subs	r6, #1
 80077f4:	429e      	cmp	r6, r3
 80077f6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80077fa:	f280 80af 	bge.w	800795c <_strtod_l+0x814>
 80077fe:	1b9b      	subs	r3, r3, r6
 8007800:	2b1f      	cmp	r3, #31
 8007802:	eba2 0203 	sub.w	r2, r2, r3
 8007806:	f04f 0101 	mov.w	r1, #1
 800780a:	f300 809b 	bgt.w	8007944 <_strtod_l+0x7fc>
 800780e:	fa01 f303 	lsl.w	r3, r1, r3
 8007812:	930f      	str	r3, [sp, #60]	; 0x3c
 8007814:	2300      	movs	r3, #0
 8007816:	930a      	str	r3, [sp, #40]	; 0x28
 8007818:	18be      	adds	r6, r7, r2
 800781a:	9b04      	ldr	r3, [sp, #16]
 800781c:	42b7      	cmp	r7, r6
 800781e:	4415      	add	r5, r2
 8007820:	441d      	add	r5, r3
 8007822:	463b      	mov	r3, r7
 8007824:	bfa8      	it	ge
 8007826:	4633      	movge	r3, r6
 8007828:	42ab      	cmp	r3, r5
 800782a:	bfa8      	it	ge
 800782c:	462b      	movge	r3, r5
 800782e:	2b00      	cmp	r3, #0
 8007830:	bfc2      	ittt	gt
 8007832:	1af6      	subgt	r6, r6, r3
 8007834:	1aed      	subgt	r5, r5, r3
 8007836:	1aff      	subgt	r7, r7, r3
 8007838:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800783a:	b1bb      	cbz	r3, 800786c <_strtod_l+0x724>
 800783c:	4641      	mov	r1, r8
 800783e:	461a      	mov	r2, r3
 8007840:	4648      	mov	r0, r9
 8007842:	f002 f989 	bl	8009b58 <__pow5mult>
 8007846:	4680      	mov	r8, r0
 8007848:	2800      	cmp	r0, #0
 800784a:	f43f ae9b 	beq.w	8007584 <_strtod_l+0x43c>
 800784e:	4601      	mov	r1, r0
 8007850:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007852:	4648      	mov	r0, r9
 8007854:	f002 f8ea 	bl	8009a2c <__multiply>
 8007858:	900c      	str	r0, [sp, #48]	; 0x30
 800785a:	2800      	cmp	r0, #0
 800785c:	f43f ae92 	beq.w	8007584 <_strtod_l+0x43c>
 8007860:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007862:	4648      	mov	r0, r9
 8007864:	f001 fffb 	bl	800985e <_Bfree>
 8007868:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800786a:	931c      	str	r3, [sp, #112]	; 0x70
 800786c:	2e00      	cmp	r6, #0
 800786e:	dc7a      	bgt.n	8007966 <_strtod_l+0x81e>
 8007870:	9b06      	ldr	r3, [sp, #24]
 8007872:	2b00      	cmp	r3, #0
 8007874:	dd08      	ble.n	8007888 <_strtod_l+0x740>
 8007876:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007878:	9905      	ldr	r1, [sp, #20]
 800787a:	4648      	mov	r0, r9
 800787c:	f002 f96c 	bl	8009b58 <__pow5mult>
 8007880:	9005      	str	r0, [sp, #20]
 8007882:	2800      	cmp	r0, #0
 8007884:	f43f ae7e 	beq.w	8007584 <_strtod_l+0x43c>
 8007888:	2d00      	cmp	r5, #0
 800788a:	dd08      	ble.n	800789e <_strtod_l+0x756>
 800788c:	462a      	mov	r2, r5
 800788e:	9905      	ldr	r1, [sp, #20]
 8007890:	4648      	mov	r0, r9
 8007892:	f002 f9af 	bl	8009bf4 <__lshift>
 8007896:	9005      	str	r0, [sp, #20]
 8007898:	2800      	cmp	r0, #0
 800789a:	f43f ae73 	beq.w	8007584 <_strtod_l+0x43c>
 800789e:	2f00      	cmp	r7, #0
 80078a0:	dd08      	ble.n	80078b4 <_strtod_l+0x76c>
 80078a2:	4641      	mov	r1, r8
 80078a4:	463a      	mov	r2, r7
 80078a6:	4648      	mov	r0, r9
 80078a8:	f002 f9a4 	bl	8009bf4 <__lshift>
 80078ac:	4680      	mov	r8, r0
 80078ae:	2800      	cmp	r0, #0
 80078b0:	f43f ae68 	beq.w	8007584 <_strtod_l+0x43c>
 80078b4:	9a05      	ldr	r2, [sp, #20]
 80078b6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80078b8:	4648      	mov	r0, r9
 80078ba:	f002 fa09 	bl	8009cd0 <__mdiff>
 80078be:	4604      	mov	r4, r0
 80078c0:	2800      	cmp	r0, #0
 80078c2:	f43f ae5f 	beq.w	8007584 <_strtod_l+0x43c>
 80078c6:	68c3      	ldr	r3, [r0, #12]
 80078c8:	930c      	str	r3, [sp, #48]	; 0x30
 80078ca:	2300      	movs	r3, #0
 80078cc:	60c3      	str	r3, [r0, #12]
 80078ce:	4641      	mov	r1, r8
 80078d0:	f002 f9e4 	bl	8009c9c <__mcmp>
 80078d4:	2800      	cmp	r0, #0
 80078d6:	da55      	bge.n	8007984 <_strtod_l+0x83c>
 80078d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078da:	b9e3      	cbnz	r3, 8007916 <_strtod_l+0x7ce>
 80078dc:	f1ba 0f00 	cmp.w	sl, #0
 80078e0:	d119      	bne.n	8007916 <_strtod_l+0x7ce>
 80078e2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80078e6:	b9b3      	cbnz	r3, 8007916 <_strtod_l+0x7ce>
 80078e8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80078ec:	0d1b      	lsrs	r3, r3, #20
 80078ee:	051b      	lsls	r3, r3, #20
 80078f0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80078f4:	d90f      	bls.n	8007916 <_strtod_l+0x7ce>
 80078f6:	6963      	ldr	r3, [r4, #20]
 80078f8:	b913      	cbnz	r3, 8007900 <_strtod_l+0x7b8>
 80078fa:	6923      	ldr	r3, [r4, #16]
 80078fc:	2b01      	cmp	r3, #1
 80078fe:	dd0a      	ble.n	8007916 <_strtod_l+0x7ce>
 8007900:	4621      	mov	r1, r4
 8007902:	2201      	movs	r2, #1
 8007904:	4648      	mov	r0, r9
 8007906:	f002 f975 	bl	8009bf4 <__lshift>
 800790a:	4641      	mov	r1, r8
 800790c:	4604      	mov	r4, r0
 800790e:	f002 f9c5 	bl	8009c9c <__mcmp>
 8007912:	2800      	cmp	r0, #0
 8007914:	dc67      	bgt.n	80079e6 <_strtod_l+0x89e>
 8007916:	9b04      	ldr	r3, [sp, #16]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d171      	bne.n	8007a00 <_strtod_l+0x8b8>
 800791c:	e63d      	b.n	800759a <_strtod_l+0x452>
 800791e:	f018 0f01 	tst.w	r8, #1
 8007922:	d004      	beq.n	800792e <_strtod_l+0x7e6>
 8007924:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007928:	f7f8 fe86 	bl	8000638 <__aeabi_dmul>
 800792c:	2301      	movs	r3, #1
 800792e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007932:	3508      	adds	r5, #8
 8007934:	e6e5      	b.n	8007702 <_strtod_l+0x5ba>
 8007936:	f04f 32ff 	mov.w	r2, #4294967295
 800793a:	fa02 f303 	lsl.w	r3, r2, r3
 800793e:	ea03 0a0a 	and.w	sl, r3, sl
 8007942:	e6ff      	b.n	8007744 <_strtod_l+0x5fc>
 8007944:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007948:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800794c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007950:	36e2      	adds	r6, #226	; 0xe2
 8007952:	fa01 f306 	lsl.w	r3, r1, r6
 8007956:	930a      	str	r3, [sp, #40]	; 0x28
 8007958:	910f      	str	r1, [sp, #60]	; 0x3c
 800795a:	e75d      	b.n	8007818 <_strtod_l+0x6d0>
 800795c:	2300      	movs	r3, #0
 800795e:	930a      	str	r3, [sp, #40]	; 0x28
 8007960:	2301      	movs	r3, #1
 8007962:	930f      	str	r3, [sp, #60]	; 0x3c
 8007964:	e758      	b.n	8007818 <_strtod_l+0x6d0>
 8007966:	4632      	mov	r2, r6
 8007968:	991c      	ldr	r1, [sp, #112]	; 0x70
 800796a:	4648      	mov	r0, r9
 800796c:	f002 f942 	bl	8009bf4 <__lshift>
 8007970:	901c      	str	r0, [sp, #112]	; 0x70
 8007972:	2800      	cmp	r0, #0
 8007974:	f47f af7c 	bne.w	8007870 <_strtod_l+0x728>
 8007978:	e604      	b.n	8007584 <_strtod_l+0x43c>
 800797a:	bf00      	nop
 800797c:	0800acd8 	.word	0x0800acd8
 8007980:	fffffc02 	.word	0xfffffc02
 8007984:	465d      	mov	r5, fp
 8007986:	f040 8086 	bne.w	8007a96 <_strtod_l+0x94e>
 800798a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800798c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007990:	b32a      	cbz	r2, 80079de <_strtod_l+0x896>
 8007992:	4aaf      	ldr	r2, [pc, #700]	; (8007c50 <_strtod_l+0xb08>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d153      	bne.n	8007a40 <_strtod_l+0x8f8>
 8007998:	9b04      	ldr	r3, [sp, #16]
 800799a:	4650      	mov	r0, sl
 800799c:	b1d3      	cbz	r3, 80079d4 <_strtod_l+0x88c>
 800799e:	4aad      	ldr	r2, [pc, #692]	; (8007c54 <_strtod_l+0xb0c>)
 80079a0:	402a      	ands	r2, r5
 80079a2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80079a6:	f04f 31ff 	mov.w	r1, #4294967295
 80079aa:	d816      	bhi.n	80079da <_strtod_l+0x892>
 80079ac:	0d12      	lsrs	r2, r2, #20
 80079ae:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80079b2:	fa01 f303 	lsl.w	r3, r1, r3
 80079b6:	4298      	cmp	r0, r3
 80079b8:	d142      	bne.n	8007a40 <_strtod_l+0x8f8>
 80079ba:	4ba7      	ldr	r3, [pc, #668]	; (8007c58 <_strtod_l+0xb10>)
 80079bc:	429d      	cmp	r5, r3
 80079be:	d102      	bne.n	80079c6 <_strtod_l+0x87e>
 80079c0:	3001      	adds	r0, #1
 80079c2:	f43f addf 	beq.w	8007584 <_strtod_l+0x43c>
 80079c6:	4ba3      	ldr	r3, [pc, #652]	; (8007c54 <_strtod_l+0xb0c>)
 80079c8:	402b      	ands	r3, r5
 80079ca:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80079ce:	f04f 0a00 	mov.w	sl, #0
 80079d2:	e7a0      	b.n	8007916 <_strtod_l+0x7ce>
 80079d4:	f04f 33ff 	mov.w	r3, #4294967295
 80079d8:	e7ed      	b.n	80079b6 <_strtod_l+0x86e>
 80079da:	460b      	mov	r3, r1
 80079dc:	e7eb      	b.n	80079b6 <_strtod_l+0x86e>
 80079de:	bb7b      	cbnz	r3, 8007a40 <_strtod_l+0x8f8>
 80079e0:	f1ba 0f00 	cmp.w	sl, #0
 80079e4:	d12c      	bne.n	8007a40 <_strtod_l+0x8f8>
 80079e6:	9904      	ldr	r1, [sp, #16]
 80079e8:	4a9a      	ldr	r2, [pc, #616]	; (8007c54 <_strtod_l+0xb0c>)
 80079ea:	465b      	mov	r3, fp
 80079ec:	b1f1      	cbz	r1, 8007a2c <_strtod_l+0x8e4>
 80079ee:	ea02 010b 	and.w	r1, r2, fp
 80079f2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80079f6:	dc19      	bgt.n	8007a2c <_strtod_l+0x8e4>
 80079f8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80079fc:	f77f ae5b 	ble.w	80076b6 <_strtod_l+0x56e>
 8007a00:	4a96      	ldr	r2, [pc, #600]	; (8007c5c <_strtod_l+0xb14>)
 8007a02:	2300      	movs	r3, #0
 8007a04:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8007a08:	4650      	mov	r0, sl
 8007a0a:	4659      	mov	r1, fp
 8007a0c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007a10:	f7f8 fe12 	bl	8000638 <__aeabi_dmul>
 8007a14:	4682      	mov	sl, r0
 8007a16:	468b      	mov	fp, r1
 8007a18:	2900      	cmp	r1, #0
 8007a1a:	f47f adbe 	bne.w	800759a <_strtod_l+0x452>
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	f47f adbb 	bne.w	800759a <_strtod_l+0x452>
 8007a24:	2322      	movs	r3, #34	; 0x22
 8007a26:	f8c9 3000 	str.w	r3, [r9]
 8007a2a:	e5b6      	b.n	800759a <_strtod_l+0x452>
 8007a2c:	4013      	ands	r3, r2
 8007a2e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007a32:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007a36:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007a3a:	f04f 3aff 	mov.w	sl, #4294967295
 8007a3e:	e76a      	b.n	8007916 <_strtod_l+0x7ce>
 8007a40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a42:	b193      	cbz	r3, 8007a6a <_strtod_l+0x922>
 8007a44:	422b      	tst	r3, r5
 8007a46:	f43f af66 	beq.w	8007916 <_strtod_l+0x7ce>
 8007a4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a4c:	9a04      	ldr	r2, [sp, #16]
 8007a4e:	4650      	mov	r0, sl
 8007a50:	4659      	mov	r1, fp
 8007a52:	b173      	cbz	r3, 8007a72 <_strtod_l+0x92a>
 8007a54:	f7ff fb5a 	bl	800710c <sulp>
 8007a58:	4602      	mov	r2, r0
 8007a5a:	460b      	mov	r3, r1
 8007a5c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a60:	f7f8 fc34 	bl	80002cc <__adddf3>
 8007a64:	4682      	mov	sl, r0
 8007a66:	468b      	mov	fp, r1
 8007a68:	e755      	b.n	8007916 <_strtod_l+0x7ce>
 8007a6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a6c:	ea13 0f0a 	tst.w	r3, sl
 8007a70:	e7e9      	b.n	8007a46 <_strtod_l+0x8fe>
 8007a72:	f7ff fb4b 	bl	800710c <sulp>
 8007a76:	4602      	mov	r2, r0
 8007a78:	460b      	mov	r3, r1
 8007a7a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a7e:	f7f8 fc23 	bl	80002c8 <__aeabi_dsub>
 8007a82:	2200      	movs	r2, #0
 8007a84:	2300      	movs	r3, #0
 8007a86:	4682      	mov	sl, r0
 8007a88:	468b      	mov	fp, r1
 8007a8a:	f7f9 f83d 	bl	8000b08 <__aeabi_dcmpeq>
 8007a8e:	2800      	cmp	r0, #0
 8007a90:	f47f ae11 	bne.w	80076b6 <_strtod_l+0x56e>
 8007a94:	e73f      	b.n	8007916 <_strtod_l+0x7ce>
 8007a96:	4641      	mov	r1, r8
 8007a98:	4620      	mov	r0, r4
 8007a9a:	f002 fa3c 	bl	8009f16 <__ratio>
 8007a9e:	ec57 6b10 	vmov	r6, r7, d0
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007aa8:	ee10 0a10 	vmov	r0, s0
 8007aac:	4639      	mov	r1, r7
 8007aae:	f7f9 f83f 	bl	8000b30 <__aeabi_dcmple>
 8007ab2:	2800      	cmp	r0, #0
 8007ab4:	d077      	beq.n	8007ba6 <_strtod_l+0xa5e>
 8007ab6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d04a      	beq.n	8007b52 <_strtod_l+0xa0a>
 8007abc:	4b68      	ldr	r3, [pc, #416]	; (8007c60 <_strtod_l+0xb18>)
 8007abe:	2200      	movs	r2, #0
 8007ac0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007ac4:	4f66      	ldr	r7, [pc, #408]	; (8007c60 <_strtod_l+0xb18>)
 8007ac6:	2600      	movs	r6, #0
 8007ac8:	4b62      	ldr	r3, [pc, #392]	; (8007c54 <_strtod_l+0xb0c>)
 8007aca:	402b      	ands	r3, r5
 8007acc:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ace:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007ad0:	4b64      	ldr	r3, [pc, #400]	; (8007c64 <_strtod_l+0xb1c>)
 8007ad2:	429a      	cmp	r2, r3
 8007ad4:	f040 80ce 	bne.w	8007c74 <_strtod_l+0xb2c>
 8007ad8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007adc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007ae0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8007ae4:	ec4b ab10 	vmov	d0, sl, fp
 8007ae8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8007aec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007af0:	f002 f94c 	bl	8009d8c <__ulp>
 8007af4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007af8:	ec53 2b10 	vmov	r2, r3, d0
 8007afc:	f7f8 fd9c 	bl	8000638 <__aeabi_dmul>
 8007b00:	4652      	mov	r2, sl
 8007b02:	465b      	mov	r3, fp
 8007b04:	f7f8 fbe2 	bl	80002cc <__adddf3>
 8007b08:	460b      	mov	r3, r1
 8007b0a:	4952      	ldr	r1, [pc, #328]	; (8007c54 <_strtod_l+0xb0c>)
 8007b0c:	4a56      	ldr	r2, [pc, #344]	; (8007c68 <_strtod_l+0xb20>)
 8007b0e:	4019      	ands	r1, r3
 8007b10:	4291      	cmp	r1, r2
 8007b12:	4682      	mov	sl, r0
 8007b14:	d95b      	bls.n	8007bce <_strtod_l+0xa86>
 8007b16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b18:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d103      	bne.n	8007b28 <_strtod_l+0x9e0>
 8007b20:	9b08      	ldr	r3, [sp, #32]
 8007b22:	3301      	adds	r3, #1
 8007b24:	f43f ad2e 	beq.w	8007584 <_strtod_l+0x43c>
 8007b28:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8007c58 <_strtod_l+0xb10>
 8007b2c:	f04f 3aff 	mov.w	sl, #4294967295
 8007b30:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007b32:	4648      	mov	r0, r9
 8007b34:	f001 fe93 	bl	800985e <_Bfree>
 8007b38:	9905      	ldr	r1, [sp, #20]
 8007b3a:	4648      	mov	r0, r9
 8007b3c:	f001 fe8f 	bl	800985e <_Bfree>
 8007b40:	4641      	mov	r1, r8
 8007b42:	4648      	mov	r0, r9
 8007b44:	f001 fe8b 	bl	800985e <_Bfree>
 8007b48:	4621      	mov	r1, r4
 8007b4a:	4648      	mov	r0, r9
 8007b4c:	f001 fe87 	bl	800985e <_Bfree>
 8007b50:	e619      	b.n	8007786 <_strtod_l+0x63e>
 8007b52:	f1ba 0f00 	cmp.w	sl, #0
 8007b56:	d11a      	bne.n	8007b8e <_strtod_l+0xa46>
 8007b58:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b5c:	b9eb      	cbnz	r3, 8007b9a <_strtod_l+0xa52>
 8007b5e:	2200      	movs	r2, #0
 8007b60:	4b3f      	ldr	r3, [pc, #252]	; (8007c60 <_strtod_l+0xb18>)
 8007b62:	4630      	mov	r0, r6
 8007b64:	4639      	mov	r1, r7
 8007b66:	f7f8 ffd9 	bl	8000b1c <__aeabi_dcmplt>
 8007b6a:	b9c8      	cbnz	r0, 8007ba0 <_strtod_l+0xa58>
 8007b6c:	4630      	mov	r0, r6
 8007b6e:	4639      	mov	r1, r7
 8007b70:	2200      	movs	r2, #0
 8007b72:	4b3e      	ldr	r3, [pc, #248]	; (8007c6c <_strtod_l+0xb24>)
 8007b74:	f7f8 fd60 	bl	8000638 <__aeabi_dmul>
 8007b78:	4606      	mov	r6, r0
 8007b7a:	460f      	mov	r7, r1
 8007b7c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007b80:	9618      	str	r6, [sp, #96]	; 0x60
 8007b82:	9319      	str	r3, [sp, #100]	; 0x64
 8007b84:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8007b88:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007b8c:	e79c      	b.n	8007ac8 <_strtod_l+0x980>
 8007b8e:	f1ba 0f01 	cmp.w	sl, #1
 8007b92:	d102      	bne.n	8007b9a <_strtod_l+0xa52>
 8007b94:	2d00      	cmp	r5, #0
 8007b96:	f43f ad8e 	beq.w	80076b6 <_strtod_l+0x56e>
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	4b34      	ldr	r3, [pc, #208]	; (8007c70 <_strtod_l+0xb28>)
 8007b9e:	e78f      	b.n	8007ac0 <_strtod_l+0x978>
 8007ba0:	2600      	movs	r6, #0
 8007ba2:	4f32      	ldr	r7, [pc, #200]	; (8007c6c <_strtod_l+0xb24>)
 8007ba4:	e7ea      	b.n	8007b7c <_strtod_l+0xa34>
 8007ba6:	4b31      	ldr	r3, [pc, #196]	; (8007c6c <_strtod_l+0xb24>)
 8007ba8:	4630      	mov	r0, r6
 8007baa:	4639      	mov	r1, r7
 8007bac:	2200      	movs	r2, #0
 8007bae:	f7f8 fd43 	bl	8000638 <__aeabi_dmul>
 8007bb2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bb4:	4606      	mov	r6, r0
 8007bb6:	460f      	mov	r7, r1
 8007bb8:	b933      	cbnz	r3, 8007bc8 <_strtod_l+0xa80>
 8007bba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007bbe:	9010      	str	r0, [sp, #64]	; 0x40
 8007bc0:	9311      	str	r3, [sp, #68]	; 0x44
 8007bc2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007bc6:	e7df      	b.n	8007b88 <_strtod_l+0xa40>
 8007bc8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8007bcc:	e7f9      	b.n	8007bc2 <_strtod_l+0xa7a>
 8007bce:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007bd2:	9b04      	ldr	r3, [sp, #16]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d1ab      	bne.n	8007b30 <_strtod_l+0x9e8>
 8007bd8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007bdc:	0d1b      	lsrs	r3, r3, #20
 8007bde:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007be0:	051b      	lsls	r3, r3, #20
 8007be2:	429a      	cmp	r2, r3
 8007be4:	465d      	mov	r5, fp
 8007be6:	d1a3      	bne.n	8007b30 <_strtod_l+0x9e8>
 8007be8:	4639      	mov	r1, r7
 8007bea:	4630      	mov	r0, r6
 8007bec:	f7f8 ffd4 	bl	8000b98 <__aeabi_d2iz>
 8007bf0:	f7f8 fcb8 	bl	8000564 <__aeabi_i2d>
 8007bf4:	460b      	mov	r3, r1
 8007bf6:	4602      	mov	r2, r0
 8007bf8:	4639      	mov	r1, r7
 8007bfa:	4630      	mov	r0, r6
 8007bfc:	f7f8 fb64 	bl	80002c8 <__aeabi_dsub>
 8007c00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c02:	4606      	mov	r6, r0
 8007c04:	460f      	mov	r7, r1
 8007c06:	b933      	cbnz	r3, 8007c16 <_strtod_l+0xace>
 8007c08:	f1ba 0f00 	cmp.w	sl, #0
 8007c0c:	d103      	bne.n	8007c16 <_strtod_l+0xace>
 8007c0e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8007c12:	2d00      	cmp	r5, #0
 8007c14:	d06d      	beq.n	8007cf2 <_strtod_l+0xbaa>
 8007c16:	a30a      	add	r3, pc, #40	; (adr r3, 8007c40 <_strtod_l+0xaf8>)
 8007c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c1c:	4630      	mov	r0, r6
 8007c1e:	4639      	mov	r1, r7
 8007c20:	f7f8 ff7c 	bl	8000b1c <__aeabi_dcmplt>
 8007c24:	2800      	cmp	r0, #0
 8007c26:	f47f acb8 	bne.w	800759a <_strtod_l+0x452>
 8007c2a:	a307      	add	r3, pc, #28	; (adr r3, 8007c48 <_strtod_l+0xb00>)
 8007c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c30:	4630      	mov	r0, r6
 8007c32:	4639      	mov	r1, r7
 8007c34:	f7f8 ff90 	bl	8000b58 <__aeabi_dcmpgt>
 8007c38:	2800      	cmp	r0, #0
 8007c3a:	f43f af79 	beq.w	8007b30 <_strtod_l+0x9e8>
 8007c3e:	e4ac      	b.n	800759a <_strtod_l+0x452>
 8007c40:	94a03595 	.word	0x94a03595
 8007c44:	3fdfffff 	.word	0x3fdfffff
 8007c48:	35afe535 	.word	0x35afe535
 8007c4c:	3fe00000 	.word	0x3fe00000
 8007c50:	000fffff 	.word	0x000fffff
 8007c54:	7ff00000 	.word	0x7ff00000
 8007c58:	7fefffff 	.word	0x7fefffff
 8007c5c:	39500000 	.word	0x39500000
 8007c60:	3ff00000 	.word	0x3ff00000
 8007c64:	7fe00000 	.word	0x7fe00000
 8007c68:	7c9fffff 	.word	0x7c9fffff
 8007c6c:	3fe00000 	.word	0x3fe00000
 8007c70:	bff00000 	.word	0xbff00000
 8007c74:	9b04      	ldr	r3, [sp, #16]
 8007c76:	b333      	cbz	r3, 8007cc6 <_strtod_l+0xb7e>
 8007c78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c7a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007c7e:	d822      	bhi.n	8007cc6 <_strtod_l+0xb7e>
 8007c80:	a327      	add	r3, pc, #156	; (adr r3, 8007d20 <_strtod_l+0xbd8>)
 8007c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c86:	4630      	mov	r0, r6
 8007c88:	4639      	mov	r1, r7
 8007c8a:	f7f8 ff51 	bl	8000b30 <__aeabi_dcmple>
 8007c8e:	b1a0      	cbz	r0, 8007cba <_strtod_l+0xb72>
 8007c90:	4639      	mov	r1, r7
 8007c92:	4630      	mov	r0, r6
 8007c94:	f7f8 ffa8 	bl	8000be8 <__aeabi_d2uiz>
 8007c98:	2800      	cmp	r0, #0
 8007c9a:	bf08      	it	eq
 8007c9c:	2001      	moveq	r0, #1
 8007c9e:	f7f8 fc51 	bl	8000544 <__aeabi_ui2d>
 8007ca2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ca4:	4606      	mov	r6, r0
 8007ca6:	460f      	mov	r7, r1
 8007ca8:	bb03      	cbnz	r3, 8007cec <_strtod_l+0xba4>
 8007caa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007cae:	9012      	str	r0, [sp, #72]	; 0x48
 8007cb0:	9313      	str	r3, [sp, #76]	; 0x4c
 8007cb2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007cb6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007cba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cbc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007cbe:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007cc2:	1a9b      	subs	r3, r3, r2
 8007cc4:	930b      	str	r3, [sp, #44]	; 0x2c
 8007cc6:	ed9d 0b08 	vldr	d0, [sp, #32]
 8007cca:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8007cce:	f002 f85d 	bl	8009d8c <__ulp>
 8007cd2:	4650      	mov	r0, sl
 8007cd4:	ec53 2b10 	vmov	r2, r3, d0
 8007cd8:	4659      	mov	r1, fp
 8007cda:	f7f8 fcad 	bl	8000638 <__aeabi_dmul>
 8007cde:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007ce2:	f7f8 faf3 	bl	80002cc <__adddf3>
 8007ce6:	4682      	mov	sl, r0
 8007ce8:	468b      	mov	fp, r1
 8007cea:	e772      	b.n	8007bd2 <_strtod_l+0xa8a>
 8007cec:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8007cf0:	e7df      	b.n	8007cb2 <_strtod_l+0xb6a>
 8007cf2:	a30d      	add	r3, pc, #52	; (adr r3, 8007d28 <_strtod_l+0xbe0>)
 8007cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cf8:	f7f8 ff10 	bl	8000b1c <__aeabi_dcmplt>
 8007cfc:	e79c      	b.n	8007c38 <_strtod_l+0xaf0>
 8007cfe:	2300      	movs	r3, #0
 8007d00:	930d      	str	r3, [sp, #52]	; 0x34
 8007d02:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007d04:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007d06:	6013      	str	r3, [r2, #0]
 8007d08:	f7ff ba61 	b.w	80071ce <_strtod_l+0x86>
 8007d0c:	2b65      	cmp	r3, #101	; 0x65
 8007d0e:	f04f 0200 	mov.w	r2, #0
 8007d12:	f43f ab4e 	beq.w	80073b2 <_strtod_l+0x26a>
 8007d16:	2101      	movs	r1, #1
 8007d18:	4614      	mov	r4, r2
 8007d1a:	9104      	str	r1, [sp, #16]
 8007d1c:	f7ff bacb 	b.w	80072b6 <_strtod_l+0x16e>
 8007d20:	ffc00000 	.word	0xffc00000
 8007d24:	41dfffff 	.word	0x41dfffff
 8007d28:	94a03595 	.word	0x94a03595
 8007d2c:	3fcfffff 	.word	0x3fcfffff

08007d30 <_strtod_r>:
 8007d30:	4b05      	ldr	r3, [pc, #20]	; (8007d48 <_strtod_r+0x18>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	b410      	push	{r4}
 8007d36:	6a1b      	ldr	r3, [r3, #32]
 8007d38:	4c04      	ldr	r4, [pc, #16]	; (8007d4c <_strtod_r+0x1c>)
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	bf08      	it	eq
 8007d3e:	4623      	moveq	r3, r4
 8007d40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d44:	f7ff ba00 	b.w	8007148 <_strtod_l>
 8007d48:	20000010 	.word	0x20000010
 8007d4c:	20000074 	.word	0x20000074

08007d50 <strtod>:
 8007d50:	4b07      	ldr	r3, [pc, #28]	; (8007d70 <strtod+0x20>)
 8007d52:	4a08      	ldr	r2, [pc, #32]	; (8007d74 <strtod+0x24>)
 8007d54:	b410      	push	{r4}
 8007d56:	681c      	ldr	r4, [r3, #0]
 8007d58:	6a23      	ldr	r3, [r4, #32]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	bf08      	it	eq
 8007d5e:	4613      	moveq	r3, r2
 8007d60:	460a      	mov	r2, r1
 8007d62:	4601      	mov	r1, r0
 8007d64:	4620      	mov	r0, r4
 8007d66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d6a:	f7ff b9ed 	b.w	8007148 <_strtod_l>
 8007d6e:	bf00      	nop
 8007d70:	20000010 	.word	0x20000010
 8007d74:	20000074 	.word	0x20000074

08007d78 <_strtol_l.isra.0>:
 8007d78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d7c:	4680      	mov	r8, r0
 8007d7e:	4689      	mov	r9, r1
 8007d80:	4692      	mov	sl, r2
 8007d82:	461e      	mov	r6, r3
 8007d84:	460f      	mov	r7, r1
 8007d86:	463d      	mov	r5, r7
 8007d88:	9808      	ldr	r0, [sp, #32]
 8007d8a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d8e:	f001 fc95 	bl	80096bc <__locale_ctype_ptr_l>
 8007d92:	4420      	add	r0, r4
 8007d94:	7843      	ldrb	r3, [r0, #1]
 8007d96:	f013 0308 	ands.w	r3, r3, #8
 8007d9a:	d132      	bne.n	8007e02 <_strtol_l.isra.0+0x8a>
 8007d9c:	2c2d      	cmp	r4, #45	; 0x2d
 8007d9e:	d132      	bne.n	8007e06 <_strtol_l.isra.0+0x8e>
 8007da0:	787c      	ldrb	r4, [r7, #1]
 8007da2:	1cbd      	adds	r5, r7, #2
 8007da4:	2201      	movs	r2, #1
 8007da6:	2e00      	cmp	r6, #0
 8007da8:	d05d      	beq.n	8007e66 <_strtol_l.isra.0+0xee>
 8007daa:	2e10      	cmp	r6, #16
 8007dac:	d109      	bne.n	8007dc2 <_strtol_l.isra.0+0x4a>
 8007dae:	2c30      	cmp	r4, #48	; 0x30
 8007db0:	d107      	bne.n	8007dc2 <_strtol_l.isra.0+0x4a>
 8007db2:	782b      	ldrb	r3, [r5, #0]
 8007db4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007db8:	2b58      	cmp	r3, #88	; 0x58
 8007dba:	d14f      	bne.n	8007e5c <_strtol_l.isra.0+0xe4>
 8007dbc:	786c      	ldrb	r4, [r5, #1]
 8007dbe:	2610      	movs	r6, #16
 8007dc0:	3502      	adds	r5, #2
 8007dc2:	2a00      	cmp	r2, #0
 8007dc4:	bf14      	ite	ne
 8007dc6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007dca:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007dce:	2700      	movs	r7, #0
 8007dd0:	fbb1 fcf6 	udiv	ip, r1, r6
 8007dd4:	4638      	mov	r0, r7
 8007dd6:	fb06 1e1c 	mls	lr, r6, ip, r1
 8007dda:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007dde:	2b09      	cmp	r3, #9
 8007de0:	d817      	bhi.n	8007e12 <_strtol_l.isra.0+0x9a>
 8007de2:	461c      	mov	r4, r3
 8007de4:	42a6      	cmp	r6, r4
 8007de6:	dd23      	ble.n	8007e30 <_strtol_l.isra.0+0xb8>
 8007de8:	1c7b      	adds	r3, r7, #1
 8007dea:	d007      	beq.n	8007dfc <_strtol_l.isra.0+0x84>
 8007dec:	4584      	cmp	ip, r0
 8007dee:	d31c      	bcc.n	8007e2a <_strtol_l.isra.0+0xb2>
 8007df0:	d101      	bne.n	8007df6 <_strtol_l.isra.0+0x7e>
 8007df2:	45a6      	cmp	lr, r4
 8007df4:	db19      	blt.n	8007e2a <_strtol_l.isra.0+0xb2>
 8007df6:	fb00 4006 	mla	r0, r0, r6, r4
 8007dfa:	2701      	movs	r7, #1
 8007dfc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007e00:	e7eb      	b.n	8007dda <_strtol_l.isra.0+0x62>
 8007e02:	462f      	mov	r7, r5
 8007e04:	e7bf      	b.n	8007d86 <_strtol_l.isra.0+0xe>
 8007e06:	2c2b      	cmp	r4, #43	; 0x2b
 8007e08:	bf04      	itt	eq
 8007e0a:	1cbd      	addeq	r5, r7, #2
 8007e0c:	787c      	ldrbeq	r4, [r7, #1]
 8007e0e:	461a      	mov	r2, r3
 8007e10:	e7c9      	b.n	8007da6 <_strtol_l.isra.0+0x2e>
 8007e12:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007e16:	2b19      	cmp	r3, #25
 8007e18:	d801      	bhi.n	8007e1e <_strtol_l.isra.0+0xa6>
 8007e1a:	3c37      	subs	r4, #55	; 0x37
 8007e1c:	e7e2      	b.n	8007de4 <_strtol_l.isra.0+0x6c>
 8007e1e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007e22:	2b19      	cmp	r3, #25
 8007e24:	d804      	bhi.n	8007e30 <_strtol_l.isra.0+0xb8>
 8007e26:	3c57      	subs	r4, #87	; 0x57
 8007e28:	e7dc      	b.n	8007de4 <_strtol_l.isra.0+0x6c>
 8007e2a:	f04f 37ff 	mov.w	r7, #4294967295
 8007e2e:	e7e5      	b.n	8007dfc <_strtol_l.isra.0+0x84>
 8007e30:	1c7b      	adds	r3, r7, #1
 8007e32:	d108      	bne.n	8007e46 <_strtol_l.isra.0+0xce>
 8007e34:	2322      	movs	r3, #34	; 0x22
 8007e36:	f8c8 3000 	str.w	r3, [r8]
 8007e3a:	4608      	mov	r0, r1
 8007e3c:	f1ba 0f00 	cmp.w	sl, #0
 8007e40:	d107      	bne.n	8007e52 <_strtol_l.isra.0+0xda>
 8007e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e46:	b102      	cbz	r2, 8007e4a <_strtol_l.isra.0+0xd2>
 8007e48:	4240      	negs	r0, r0
 8007e4a:	f1ba 0f00 	cmp.w	sl, #0
 8007e4e:	d0f8      	beq.n	8007e42 <_strtol_l.isra.0+0xca>
 8007e50:	b10f      	cbz	r7, 8007e56 <_strtol_l.isra.0+0xde>
 8007e52:	f105 39ff 	add.w	r9, r5, #4294967295
 8007e56:	f8ca 9000 	str.w	r9, [sl]
 8007e5a:	e7f2      	b.n	8007e42 <_strtol_l.isra.0+0xca>
 8007e5c:	2430      	movs	r4, #48	; 0x30
 8007e5e:	2e00      	cmp	r6, #0
 8007e60:	d1af      	bne.n	8007dc2 <_strtol_l.isra.0+0x4a>
 8007e62:	2608      	movs	r6, #8
 8007e64:	e7ad      	b.n	8007dc2 <_strtol_l.isra.0+0x4a>
 8007e66:	2c30      	cmp	r4, #48	; 0x30
 8007e68:	d0a3      	beq.n	8007db2 <_strtol_l.isra.0+0x3a>
 8007e6a:	260a      	movs	r6, #10
 8007e6c:	e7a9      	b.n	8007dc2 <_strtol_l.isra.0+0x4a>
	...

08007e70 <_strtol_r>:
 8007e70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e72:	4c06      	ldr	r4, [pc, #24]	; (8007e8c <_strtol_r+0x1c>)
 8007e74:	4d06      	ldr	r5, [pc, #24]	; (8007e90 <_strtol_r+0x20>)
 8007e76:	6824      	ldr	r4, [r4, #0]
 8007e78:	6a24      	ldr	r4, [r4, #32]
 8007e7a:	2c00      	cmp	r4, #0
 8007e7c:	bf08      	it	eq
 8007e7e:	462c      	moveq	r4, r5
 8007e80:	9400      	str	r4, [sp, #0]
 8007e82:	f7ff ff79 	bl	8007d78 <_strtol_l.isra.0>
 8007e86:	b003      	add	sp, #12
 8007e88:	bd30      	pop	{r4, r5, pc}
 8007e8a:	bf00      	nop
 8007e8c:	20000010 	.word	0x20000010
 8007e90:	20000074 	.word	0x20000074

08007e94 <strtol>:
 8007e94:	4b08      	ldr	r3, [pc, #32]	; (8007eb8 <strtol+0x24>)
 8007e96:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e98:	681c      	ldr	r4, [r3, #0]
 8007e9a:	4d08      	ldr	r5, [pc, #32]	; (8007ebc <strtol+0x28>)
 8007e9c:	6a23      	ldr	r3, [r4, #32]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	bf08      	it	eq
 8007ea2:	462b      	moveq	r3, r5
 8007ea4:	9300      	str	r3, [sp, #0]
 8007ea6:	4613      	mov	r3, r2
 8007ea8:	460a      	mov	r2, r1
 8007eaa:	4601      	mov	r1, r0
 8007eac:	4620      	mov	r0, r4
 8007eae:	f7ff ff63 	bl	8007d78 <_strtol_l.isra.0>
 8007eb2:	b003      	add	sp, #12
 8007eb4:	bd30      	pop	{r4, r5, pc}
 8007eb6:	bf00      	nop
 8007eb8:	20000010 	.word	0x20000010
 8007ebc:	20000074 	.word	0x20000074

08007ec0 <__swbuf_r>:
 8007ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ec2:	460e      	mov	r6, r1
 8007ec4:	4614      	mov	r4, r2
 8007ec6:	4605      	mov	r5, r0
 8007ec8:	b118      	cbz	r0, 8007ed2 <__swbuf_r+0x12>
 8007eca:	6983      	ldr	r3, [r0, #24]
 8007ecc:	b90b      	cbnz	r3, 8007ed2 <__swbuf_r+0x12>
 8007ece:	f000 fffd 	bl	8008ecc <__sinit>
 8007ed2:	4b21      	ldr	r3, [pc, #132]	; (8007f58 <__swbuf_r+0x98>)
 8007ed4:	429c      	cmp	r4, r3
 8007ed6:	d12a      	bne.n	8007f2e <__swbuf_r+0x6e>
 8007ed8:	686c      	ldr	r4, [r5, #4]
 8007eda:	69a3      	ldr	r3, [r4, #24]
 8007edc:	60a3      	str	r3, [r4, #8]
 8007ede:	89a3      	ldrh	r3, [r4, #12]
 8007ee0:	071a      	lsls	r2, r3, #28
 8007ee2:	d52e      	bpl.n	8007f42 <__swbuf_r+0x82>
 8007ee4:	6923      	ldr	r3, [r4, #16]
 8007ee6:	b363      	cbz	r3, 8007f42 <__swbuf_r+0x82>
 8007ee8:	6923      	ldr	r3, [r4, #16]
 8007eea:	6820      	ldr	r0, [r4, #0]
 8007eec:	1ac0      	subs	r0, r0, r3
 8007eee:	6963      	ldr	r3, [r4, #20]
 8007ef0:	b2f6      	uxtb	r6, r6
 8007ef2:	4283      	cmp	r3, r0
 8007ef4:	4637      	mov	r7, r6
 8007ef6:	dc04      	bgt.n	8007f02 <__swbuf_r+0x42>
 8007ef8:	4621      	mov	r1, r4
 8007efa:	4628      	mov	r0, r5
 8007efc:	f000 ff6a 	bl	8008dd4 <_fflush_r>
 8007f00:	bb28      	cbnz	r0, 8007f4e <__swbuf_r+0x8e>
 8007f02:	68a3      	ldr	r3, [r4, #8]
 8007f04:	3b01      	subs	r3, #1
 8007f06:	60a3      	str	r3, [r4, #8]
 8007f08:	6823      	ldr	r3, [r4, #0]
 8007f0a:	1c5a      	adds	r2, r3, #1
 8007f0c:	6022      	str	r2, [r4, #0]
 8007f0e:	701e      	strb	r6, [r3, #0]
 8007f10:	6963      	ldr	r3, [r4, #20]
 8007f12:	3001      	adds	r0, #1
 8007f14:	4283      	cmp	r3, r0
 8007f16:	d004      	beq.n	8007f22 <__swbuf_r+0x62>
 8007f18:	89a3      	ldrh	r3, [r4, #12]
 8007f1a:	07db      	lsls	r3, r3, #31
 8007f1c:	d519      	bpl.n	8007f52 <__swbuf_r+0x92>
 8007f1e:	2e0a      	cmp	r6, #10
 8007f20:	d117      	bne.n	8007f52 <__swbuf_r+0x92>
 8007f22:	4621      	mov	r1, r4
 8007f24:	4628      	mov	r0, r5
 8007f26:	f000 ff55 	bl	8008dd4 <_fflush_r>
 8007f2a:	b190      	cbz	r0, 8007f52 <__swbuf_r+0x92>
 8007f2c:	e00f      	b.n	8007f4e <__swbuf_r+0x8e>
 8007f2e:	4b0b      	ldr	r3, [pc, #44]	; (8007f5c <__swbuf_r+0x9c>)
 8007f30:	429c      	cmp	r4, r3
 8007f32:	d101      	bne.n	8007f38 <__swbuf_r+0x78>
 8007f34:	68ac      	ldr	r4, [r5, #8]
 8007f36:	e7d0      	b.n	8007eda <__swbuf_r+0x1a>
 8007f38:	4b09      	ldr	r3, [pc, #36]	; (8007f60 <__swbuf_r+0xa0>)
 8007f3a:	429c      	cmp	r4, r3
 8007f3c:	bf08      	it	eq
 8007f3e:	68ec      	ldreq	r4, [r5, #12]
 8007f40:	e7cb      	b.n	8007eda <__swbuf_r+0x1a>
 8007f42:	4621      	mov	r1, r4
 8007f44:	4628      	mov	r0, r5
 8007f46:	f000 f80d 	bl	8007f64 <__swsetup_r>
 8007f4a:	2800      	cmp	r0, #0
 8007f4c:	d0cc      	beq.n	8007ee8 <__swbuf_r+0x28>
 8007f4e:	f04f 37ff 	mov.w	r7, #4294967295
 8007f52:	4638      	mov	r0, r7
 8007f54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f56:	bf00      	nop
 8007f58:	0800ad30 	.word	0x0800ad30
 8007f5c:	0800ad50 	.word	0x0800ad50
 8007f60:	0800ad10 	.word	0x0800ad10

08007f64 <__swsetup_r>:
 8007f64:	4b32      	ldr	r3, [pc, #200]	; (8008030 <__swsetup_r+0xcc>)
 8007f66:	b570      	push	{r4, r5, r6, lr}
 8007f68:	681d      	ldr	r5, [r3, #0]
 8007f6a:	4606      	mov	r6, r0
 8007f6c:	460c      	mov	r4, r1
 8007f6e:	b125      	cbz	r5, 8007f7a <__swsetup_r+0x16>
 8007f70:	69ab      	ldr	r3, [r5, #24]
 8007f72:	b913      	cbnz	r3, 8007f7a <__swsetup_r+0x16>
 8007f74:	4628      	mov	r0, r5
 8007f76:	f000 ffa9 	bl	8008ecc <__sinit>
 8007f7a:	4b2e      	ldr	r3, [pc, #184]	; (8008034 <__swsetup_r+0xd0>)
 8007f7c:	429c      	cmp	r4, r3
 8007f7e:	d10f      	bne.n	8007fa0 <__swsetup_r+0x3c>
 8007f80:	686c      	ldr	r4, [r5, #4]
 8007f82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f86:	b29a      	uxth	r2, r3
 8007f88:	0715      	lsls	r5, r2, #28
 8007f8a:	d42c      	bmi.n	8007fe6 <__swsetup_r+0x82>
 8007f8c:	06d0      	lsls	r0, r2, #27
 8007f8e:	d411      	bmi.n	8007fb4 <__swsetup_r+0x50>
 8007f90:	2209      	movs	r2, #9
 8007f92:	6032      	str	r2, [r6, #0]
 8007f94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f98:	81a3      	strh	r3, [r4, #12]
 8007f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f9e:	e03e      	b.n	800801e <__swsetup_r+0xba>
 8007fa0:	4b25      	ldr	r3, [pc, #148]	; (8008038 <__swsetup_r+0xd4>)
 8007fa2:	429c      	cmp	r4, r3
 8007fa4:	d101      	bne.n	8007faa <__swsetup_r+0x46>
 8007fa6:	68ac      	ldr	r4, [r5, #8]
 8007fa8:	e7eb      	b.n	8007f82 <__swsetup_r+0x1e>
 8007faa:	4b24      	ldr	r3, [pc, #144]	; (800803c <__swsetup_r+0xd8>)
 8007fac:	429c      	cmp	r4, r3
 8007fae:	bf08      	it	eq
 8007fb0:	68ec      	ldreq	r4, [r5, #12]
 8007fb2:	e7e6      	b.n	8007f82 <__swsetup_r+0x1e>
 8007fb4:	0751      	lsls	r1, r2, #29
 8007fb6:	d512      	bpl.n	8007fde <__swsetup_r+0x7a>
 8007fb8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007fba:	b141      	cbz	r1, 8007fce <__swsetup_r+0x6a>
 8007fbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fc0:	4299      	cmp	r1, r3
 8007fc2:	d002      	beq.n	8007fca <__swsetup_r+0x66>
 8007fc4:	4630      	mov	r0, r6
 8007fc6:	f002 f823 	bl	800a010 <_free_r>
 8007fca:	2300      	movs	r3, #0
 8007fcc:	6363      	str	r3, [r4, #52]	; 0x34
 8007fce:	89a3      	ldrh	r3, [r4, #12]
 8007fd0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007fd4:	81a3      	strh	r3, [r4, #12]
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	6063      	str	r3, [r4, #4]
 8007fda:	6923      	ldr	r3, [r4, #16]
 8007fdc:	6023      	str	r3, [r4, #0]
 8007fde:	89a3      	ldrh	r3, [r4, #12]
 8007fe0:	f043 0308 	orr.w	r3, r3, #8
 8007fe4:	81a3      	strh	r3, [r4, #12]
 8007fe6:	6923      	ldr	r3, [r4, #16]
 8007fe8:	b94b      	cbnz	r3, 8007ffe <__swsetup_r+0x9a>
 8007fea:	89a3      	ldrh	r3, [r4, #12]
 8007fec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007ff0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ff4:	d003      	beq.n	8007ffe <__swsetup_r+0x9a>
 8007ff6:	4621      	mov	r1, r4
 8007ff8:	4630      	mov	r0, r6
 8007ffa:	f001 fb97 	bl	800972c <__smakebuf_r>
 8007ffe:	89a2      	ldrh	r2, [r4, #12]
 8008000:	f012 0301 	ands.w	r3, r2, #1
 8008004:	d00c      	beq.n	8008020 <__swsetup_r+0xbc>
 8008006:	2300      	movs	r3, #0
 8008008:	60a3      	str	r3, [r4, #8]
 800800a:	6963      	ldr	r3, [r4, #20]
 800800c:	425b      	negs	r3, r3
 800800e:	61a3      	str	r3, [r4, #24]
 8008010:	6923      	ldr	r3, [r4, #16]
 8008012:	b953      	cbnz	r3, 800802a <__swsetup_r+0xc6>
 8008014:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008018:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800801c:	d1ba      	bne.n	8007f94 <__swsetup_r+0x30>
 800801e:	bd70      	pop	{r4, r5, r6, pc}
 8008020:	0792      	lsls	r2, r2, #30
 8008022:	bf58      	it	pl
 8008024:	6963      	ldrpl	r3, [r4, #20]
 8008026:	60a3      	str	r3, [r4, #8]
 8008028:	e7f2      	b.n	8008010 <__swsetup_r+0xac>
 800802a:	2000      	movs	r0, #0
 800802c:	e7f7      	b.n	800801e <__swsetup_r+0xba>
 800802e:	bf00      	nop
 8008030:	20000010 	.word	0x20000010
 8008034:	0800ad30 	.word	0x0800ad30
 8008038:	0800ad50 	.word	0x0800ad50
 800803c:	0800ad10 	.word	0x0800ad10

08008040 <quorem>:
 8008040:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008044:	6903      	ldr	r3, [r0, #16]
 8008046:	690c      	ldr	r4, [r1, #16]
 8008048:	42a3      	cmp	r3, r4
 800804a:	4680      	mov	r8, r0
 800804c:	f2c0 8082 	blt.w	8008154 <quorem+0x114>
 8008050:	3c01      	subs	r4, #1
 8008052:	f101 0714 	add.w	r7, r1, #20
 8008056:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800805a:	f100 0614 	add.w	r6, r0, #20
 800805e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008062:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008066:	eb06 030c 	add.w	r3, r6, ip
 800806a:	3501      	adds	r5, #1
 800806c:	eb07 090c 	add.w	r9, r7, ip
 8008070:	9301      	str	r3, [sp, #4]
 8008072:	fbb0 f5f5 	udiv	r5, r0, r5
 8008076:	b395      	cbz	r5, 80080de <quorem+0x9e>
 8008078:	f04f 0a00 	mov.w	sl, #0
 800807c:	4638      	mov	r0, r7
 800807e:	46b6      	mov	lr, r6
 8008080:	46d3      	mov	fp, sl
 8008082:	f850 2b04 	ldr.w	r2, [r0], #4
 8008086:	b293      	uxth	r3, r2
 8008088:	fb05 a303 	mla	r3, r5, r3, sl
 800808c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008090:	b29b      	uxth	r3, r3
 8008092:	ebab 0303 	sub.w	r3, fp, r3
 8008096:	0c12      	lsrs	r2, r2, #16
 8008098:	f8de b000 	ldr.w	fp, [lr]
 800809c:	fb05 a202 	mla	r2, r5, r2, sl
 80080a0:	fa13 f38b 	uxtah	r3, r3, fp
 80080a4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80080a8:	fa1f fb82 	uxth.w	fp, r2
 80080ac:	f8de 2000 	ldr.w	r2, [lr]
 80080b0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80080b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80080be:	4581      	cmp	r9, r0
 80080c0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80080c4:	f84e 3b04 	str.w	r3, [lr], #4
 80080c8:	d2db      	bcs.n	8008082 <quorem+0x42>
 80080ca:	f856 300c 	ldr.w	r3, [r6, ip]
 80080ce:	b933      	cbnz	r3, 80080de <quorem+0x9e>
 80080d0:	9b01      	ldr	r3, [sp, #4]
 80080d2:	3b04      	subs	r3, #4
 80080d4:	429e      	cmp	r6, r3
 80080d6:	461a      	mov	r2, r3
 80080d8:	d330      	bcc.n	800813c <quorem+0xfc>
 80080da:	f8c8 4010 	str.w	r4, [r8, #16]
 80080de:	4640      	mov	r0, r8
 80080e0:	f001 fddc 	bl	8009c9c <__mcmp>
 80080e4:	2800      	cmp	r0, #0
 80080e6:	db25      	blt.n	8008134 <quorem+0xf4>
 80080e8:	3501      	adds	r5, #1
 80080ea:	4630      	mov	r0, r6
 80080ec:	f04f 0c00 	mov.w	ip, #0
 80080f0:	f857 2b04 	ldr.w	r2, [r7], #4
 80080f4:	f8d0 e000 	ldr.w	lr, [r0]
 80080f8:	b293      	uxth	r3, r2
 80080fa:	ebac 0303 	sub.w	r3, ip, r3
 80080fe:	0c12      	lsrs	r2, r2, #16
 8008100:	fa13 f38e 	uxtah	r3, r3, lr
 8008104:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008108:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800810c:	b29b      	uxth	r3, r3
 800810e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008112:	45b9      	cmp	r9, r7
 8008114:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008118:	f840 3b04 	str.w	r3, [r0], #4
 800811c:	d2e8      	bcs.n	80080f0 <quorem+0xb0>
 800811e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008122:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8008126:	b92a      	cbnz	r2, 8008134 <quorem+0xf4>
 8008128:	3b04      	subs	r3, #4
 800812a:	429e      	cmp	r6, r3
 800812c:	461a      	mov	r2, r3
 800812e:	d30b      	bcc.n	8008148 <quorem+0x108>
 8008130:	f8c8 4010 	str.w	r4, [r8, #16]
 8008134:	4628      	mov	r0, r5
 8008136:	b003      	add	sp, #12
 8008138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800813c:	6812      	ldr	r2, [r2, #0]
 800813e:	3b04      	subs	r3, #4
 8008140:	2a00      	cmp	r2, #0
 8008142:	d1ca      	bne.n	80080da <quorem+0x9a>
 8008144:	3c01      	subs	r4, #1
 8008146:	e7c5      	b.n	80080d4 <quorem+0x94>
 8008148:	6812      	ldr	r2, [r2, #0]
 800814a:	3b04      	subs	r3, #4
 800814c:	2a00      	cmp	r2, #0
 800814e:	d1ef      	bne.n	8008130 <quorem+0xf0>
 8008150:	3c01      	subs	r4, #1
 8008152:	e7ea      	b.n	800812a <quorem+0xea>
 8008154:	2000      	movs	r0, #0
 8008156:	e7ee      	b.n	8008136 <quorem+0xf6>

08008158 <_dtoa_r>:
 8008158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800815c:	ec57 6b10 	vmov	r6, r7, d0
 8008160:	b097      	sub	sp, #92	; 0x5c
 8008162:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008164:	9106      	str	r1, [sp, #24]
 8008166:	4604      	mov	r4, r0
 8008168:	920b      	str	r2, [sp, #44]	; 0x2c
 800816a:	9312      	str	r3, [sp, #72]	; 0x48
 800816c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008170:	e9cd 6700 	strd	r6, r7, [sp]
 8008174:	b93d      	cbnz	r5, 8008186 <_dtoa_r+0x2e>
 8008176:	2010      	movs	r0, #16
 8008178:	f001 fb18 	bl	80097ac <malloc>
 800817c:	6260      	str	r0, [r4, #36]	; 0x24
 800817e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008182:	6005      	str	r5, [r0, #0]
 8008184:	60c5      	str	r5, [r0, #12]
 8008186:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008188:	6819      	ldr	r1, [r3, #0]
 800818a:	b151      	cbz	r1, 80081a2 <_dtoa_r+0x4a>
 800818c:	685a      	ldr	r2, [r3, #4]
 800818e:	604a      	str	r2, [r1, #4]
 8008190:	2301      	movs	r3, #1
 8008192:	4093      	lsls	r3, r2
 8008194:	608b      	str	r3, [r1, #8]
 8008196:	4620      	mov	r0, r4
 8008198:	f001 fb61 	bl	800985e <_Bfree>
 800819c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800819e:	2200      	movs	r2, #0
 80081a0:	601a      	str	r2, [r3, #0]
 80081a2:	1e3b      	subs	r3, r7, #0
 80081a4:	bfbb      	ittet	lt
 80081a6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80081aa:	9301      	strlt	r3, [sp, #4]
 80081ac:	2300      	movge	r3, #0
 80081ae:	2201      	movlt	r2, #1
 80081b0:	bfac      	ite	ge
 80081b2:	f8c8 3000 	strge.w	r3, [r8]
 80081b6:	f8c8 2000 	strlt.w	r2, [r8]
 80081ba:	4baf      	ldr	r3, [pc, #700]	; (8008478 <_dtoa_r+0x320>)
 80081bc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80081c0:	ea33 0308 	bics.w	r3, r3, r8
 80081c4:	d114      	bne.n	80081f0 <_dtoa_r+0x98>
 80081c6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80081c8:	f242 730f 	movw	r3, #9999	; 0x270f
 80081cc:	6013      	str	r3, [r2, #0]
 80081ce:	9b00      	ldr	r3, [sp, #0]
 80081d0:	b923      	cbnz	r3, 80081dc <_dtoa_r+0x84>
 80081d2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80081d6:	2800      	cmp	r0, #0
 80081d8:	f000 8542 	beq.w	8008c60 <_dtoa_r+0xb08>
 80081dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081de:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800848c <_dtoa_r+0x334>
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	f000 8544 	beq.w	8008c70 <_dtoa_r+0xb18>
 80081e8:	f10b 0303 	add.w	r3, fp, #3
 80081ec:	f000 bd3e 	b.w	8008c6c <_dtoa_r+0xb14>
 80081f0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80081f4:	2200      	movs	r2, #0
 80081f6:	2300      	movs	r3, #0
 80081f8:	4630      	mov	r0, r6
 80081fa:	4639      	mov	r1, r7
 80081fc:	f7f8 fc84 	bl	8000b08 <__aeabi_dcmpeq>
 8008200:	4681      	mov	r9, r0
 8008202:	b168      	cbz	r0, 8008220 <_dtoa_r+0xc8>
 8008204:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008206:	2301      	movs	r3, #1
 8008208:	6013      	str	r3, [r2, #0]
 800820a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800820c:	2b00      	cmp	r3, #0
 800820e:	f000 8524 	beq.w	8008c5a <_dtoa_r+0xb02>
 8008212:	4b9a      	ldr	r3, [pc, #616]	; (800847c <_dtoa_r+0x324>)
 8008214:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008216:	f103 3bff 	add.w	fp, r3, #4294967295
 800821a:	6013      	str	r3, [r2, #0]
 800821c:	f000 bd28 	b.w	8008c70 <_dtoa_r+0xb18>
 8008220:	aa14      	add	r2, sp, #80	; 0x50
 8008222:	a915      	add	r1, sp, #84	; 0x54
 8008224:	ec47 6b10 	vmov	d0, r6, r7
 8008228:	4620      	mov	r0, r4
 800822a:	f001 fe25 	bl	8009e78 <__d2b>
 800822e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008232:	9004      	str	r0, [sp, #16]
 8008234:	2d00      	cmp	r5, #0
 8008236:	d07c      	beq.n	8008332 <_dtoa_r+0x1da>
 8008238:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800823c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8008240:	46b2      	mov	sl, r6
 8008242:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8008246:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800824a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800824e:	2200      	movs	r2, #0
 8008250:	4b8b      	ldr	r3, [pc, #556]	; (8008480 <_dtoa_r+0x328>)
 8008252:	4650      	mov	r0, sl
 8008254:	4659      	mov	r1, fp
 8008256:	f7f8 f837 	bl	80002c8 <__aeabi_dsub>
 800825a:	a381      	add	r3, pc, #516	; (adr r3, 8008460 <_dtoa_r+0x308>)
 800825c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008260:	f7f8 f9ea 	bl	8000638 <__aeabi_dmul>
 8008264:	a380      	add	r3, pc, #512	; (adr r3, 8008468 <_dtoa_r+0x310>)
 8008266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800826a:	f7f8 f82f 	bl	80002cc <__adddf3>
 800826e:	4606      	mov	r6, r0
 8008270:	4628      	mov	r0, r5
 8008272:	460f      	mov	r7, r1
 8008274:	f7f8 f976 	bl	8000564 <__aeabi_i2d>
 8008278:	a37d      	add	r3, pc, #500	; (adr r3, 8008470 <_dtoa_r+0x318>)
 800827a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800827e:	f7f8 f9db 	bl	8000638 <__aeabi_dmul>
 8008282:	4602      	mov	r2, r0
 8008284:	460b      	mov	r3, r1
 8008286:	4630      	mov	r0, r6
 8008288:	4639      	mov	r1, r7
 800828a:	f7f8 f81f 	bl	80002cc <__adddf3>
 800828e:	4606      	mov	r6, r0
 8008290:	460f      	mov	r7, r1
 8008292:	f7f8 fc81 	bl	8000b98 <__aeabi_d2iz>
 8008296:	2200      	movs	r2, #0
 8008298:	4682      	mov	sl, r0
 800829a:	2300      	movs	r3, #0
 800829c:	4630      	mov	r0, r6
 800829e:	4639      	mov	r1, r7
 80082a0:	f7f8 fc3c 	bl	8000b1c <__aeabi_dcmplt>
 80082a4:	b148      	cbz	r0, 80082ba <_dtoa_r+0x162>
 80082a6:	4650      	mov	r0, sl
 80082a8:	f7f8 f95c 	bl	8000564 <__aeabi_i2d>
 80082ac:	4632      	mov	r2, r6
 80082ae:	463b      	mov	r3, r7
 80082b0:	f7f8 fc2a 	bl	8000b08 <__aeabi_dcmpeq>
 80082b4:	b908      	cbnz	r0, 80082ba <_dtoa_r+0x162>
 80082b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80082ba:	f1ba 0f16 	cmp.w	sl, #22
 80082be:	d859      	bhi.n	8008374 <_dtoa_r+0x21c>
 80082c0:	4970      	ldr	r1, [pc, #448]	; (8008484 <_dtoa_r+0x32c>)
 80082c2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80082c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082ce:	f7f8 fc43 	bl	8000b58 <__aeabi_dcmpgt>
 80082d2:	2800      	cmp	r0, #0
 80082d4:	d050      	beq.n	8008378 <_dtoa_r+0x220>
 80082d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80082da:	2300      	movs	r3, #0
 80082dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80082de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80082e0:	1b5d      	subs	r5, r3, r5
 80082e2:	f1b5 0801 	subs.w	r8, r5, #1
 80082e6:	bf49      	itett	mi
 80082e8:	f1c5 0301 	rsbmi	r3, r5, #1
 80082ec:	2300      	movpl	r3, #0
 80082ee:	9305      	strmi	r3, [sp, #20]
 80082f0:	f04f 0800 	movmi.w	r8, #0
 80082f4:	bf58      	it	pl
 80082f6:	9305      	strpl	r3, [sp, #20]
 80082f8:	f1ba 0f00 	cmp.w	sl, #0
 80082fc:	db3e      	blt.n	800837c <_dtoa_r+0x224>
 80082fe:	2300      	movs	r3, #0
 8008300:	44d0      	add	r8, sl
 8008302:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8008306:	9307      	str	r3, [sp, #28]
 8008308:	9b06      	ldr	r3, [sp, #24]
 800830a:	2b09      	cmp	r3, #9
 800830c:	f200 8090 	bhi.w	8008430 <_dtoa_r+0x2d8>
 8008310:	2b05      	cmp	r3, #5
 8008312:	bfc4      	itt	gt
 8008314:	3b04      	subgt	r3, #4
 8008316:	9306      	strgt	r3, [sp, #24]
 8008318:	9b06      	ldr	r3, [sp, #24]
 800831a:	f1a3 0302 	sub.w	r3, r3, #2
 800831e:	bfcc      	ite	gt
 8008320:	2500      	movgt	r5, #0
 8008322:	2501      	movle	r5, #1
 8008324:	2b03      	cmp	r3, #3
 8008326:	f200 808f 	bhi.w	8008448 <_dtoa_r+0x2f0>
 800832a:	e8df f003 	tbb	[pc, r3]
 800832e:	7f7d      	.short	0x7f7d
 8008330:	7131      	.short	0x7131
 8008332:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8008336:	441d      	add	r5, r3
 8008338:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800833c:	2820      	cmp	r0, #32
 800833e:	dd13      	ble.n	8008368 <_dtoa_r+0x210>
 8008340:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8008344:	9b00      	ldr	r3, [sp, #0]
 8008346:	fa08 f800 	lsl.w	r8, r8, r0
 800834a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800834e:	fa23 f000 	lsr.w	r0, r3, r0
 8008352:	ea48 0000 	orr.w	r0, r8, r0
 8008356:	f7f8 f8f5 	bl	8000544 <__aeabi_ui2d>
 800835a:	2301      	movs	r3, #1
 800835c:	4682      	mov	sl, r0
 800835e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8008362:	3d01      	subs	r5, #1
 8008364:	9313      	str	r3, [sp, #76]	; 0x4c
 8008366:	e772      	b.n	800824e <_dtoa_r+0xf6>
 8008368:	9b00      	ldr	r3, [sp, #0]
 800836a:	f1c0 0020 	rsb	r0, r0, #32
 800836e:	fa03 f000 	lsl.w	r0, r3, r0
 8008372:	e7f0      	b.n	8008356 <_dtoa_r+0x1fe>
 8008374:	2301      	movs	r3, #1
 8008376:	e7b1      	b.n	80082dc <_dtoa_r+0x184>
 8008378:	900f      	str	r0, [sp, #60]	; 0x3c
 800837a:	e7b0      	b.n	80082de <_dtoa_r+0x186>
 800837c:	9b05      	ldr	r3, [sp, #20]
 800837e:	eba3 030a 	sub.w	r3, r3, sl
 8008382:	9305      	str	r3, [sp, #20]
 8008384:	f1ca 0300 	rsb	r3, sl, #0
 8008388:	9307      	str	r3, [sp, #28]
 800838a:	2300      	movs	r3, #0
 800838c:	930e      	str	r3, [sp, #56]	; 0x38
 800838e:	e7bb      	b.n	8008308 <_dtoa_r+0x1b0>
 8008390:	2301      	movs	r3, #1
 8008392:	930a      	str	r3, [sp, #40]	; 0x28
 8008394:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008396:	2b00      	cmp	r3, #0
 8008398:	dd59      	ble.n	800844e <_dtoa_r+0x2f6>
 800839a:	9302      	str	r3, [sp, #8]
 800839c:	4699      	mov	r9, r3
 800839e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80083a0:	2200      	movs	r2, #0
 80083a2:	6072      	str	r2, [r6, #4]
 80083a4:	2204      	movs	r2, #4
 80083a6:	f102 0014 	add.w	r0, r2, #20
 80083aa:	4298      	cmp	r0, r3
 80083ac:	6871      	ldr	r1, [r6, #4]
 80083ae:	d953      	bls.n	8008458 <_dtoa_r+0x300>
 80083b0:	4620      	mov	r0, r4
 80083b2:	f001 fa20 	bl	80097f6 <_Balloc>
 80083b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083b8:	6030      	str	r0, [r6, #0]
 80083ba:	f1b9 0f0e 	cmp.w	r9, #14
 80083be:	f8d3 b000 	ldr.w	fp, [r3]
 80083c2:	f200 80e6 	bhi.w	8008592 <_dtoa_r+0x43a>
 80083c6:	2d00      	cmp	r5, #0
 80083c8:	f000 80e3 	beq.w	8008592 <_dtoa_r+0x43a>
 80083cc:	ed9d 7b00 	vldr	d7, [sp]
 80083d0:	f1ba 0f00 	cmp.w	sl, #0
 80083d4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80083d8:	dd74      	ble.n	80084c4 <_dtoa_r+0x36c>
 80083da:	4a2a      	ldr	r2, [pc, #168]	; (8008484 <_dtoa_r+0x32c>)
 80083dc:	f00a 030f 	and.w	r3, sl, #15
 80083e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80083e4:	ed93 7b00 	vldr	d7, [r3]
 80083e8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80083ec:	06f0      	lsls	r0, r6, #27
 80083ee:	ed8d 7b08 	vstr	d7, [sp, #32]
 80083f2:	d565      	bpl.n	80084c0 <_dtoa_r+0x368>
 80083f4:	4b24      	ldr	r3, [pc, #144]	; (8008488 <_dtoa_r+0x330>)
 80083f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80083fa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80083fe:	f7f8 fa45 	bl	800088c <__aeabi_ddiv>
 8008402:	e9cd 0100 	strd	r0, r1, [sp]
 8008406:	f006 060f 	and.w	r6, r6, #15
 800840a:	2503      	movs	r5, #3
 800840c:	4f1e      	ldr	r7, [pc, #120]	; (8008488 <_dtoa_r+0x330>)
 800840e:	e04c      	b.n	80084aa <_dtoa_r+0x352>
 8008410:	2301      	movs	r3, #1
 8008412:	930a      	str	r3, [sp, #40]	; 0x28
 8008414:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008416:	4453      	add	r3, sl
 8008418:	f103 0901 	add.w	r9, r3, #1
 800841c:	9302      	str	r3, [sp, #8]
 800841e:	464b      	mov	r3, r9
 8008420:	2b01      	cmp	r3, #1
 8008422:	bfb8      	it	lt
 8008424:	2301      	movlt	r3, #1
 8008426:	e7ba      	b.n	800839e <_dtoa_r+0x246>
 8008428:	2300      	movs	r3, #0
 800842a:	e7b2      	b.n	8008392 <_dtoa_r+0x23a>
 800842c:	2300      	movs	r3, #0
 800842e:	e7f0      	b.n	8008412 <_dtoa_r+0x2ba>
 8008430:	2501      	movs	r5, #1
 8008432:	2300      	movs	r3, #0
 8008434:	9306      	str	r3, [sp, #24]
 8008436:	950a      	str	r5, [sp, #40]	; 0x28
 8008438:	f04f 33ff 	mov.w	r3, #4294967295
 800843c:	9302      	str	r3, [sp, #8]
 800843e:	4699      	mov	r9, r3
 8008440:	2200      	movs	r2, #0
 8008442:	2312      	movs	r3, #18
 8008444:	920b      	str	r2, [sp, #44]	; 0x2c
 8008446:	e7aa      	b.n	800839e <_dtoa_r+0x246>
 8008448:	2301      	movs	r3, #1
 800844a:	930a      	str	r3, [sp, #40]	; 0x28
 800844c:	e7f4      	b.n	8008438 <_dtoa_r+0x2e0>
 800844e:	2301      	movs	r3, #1
 8008450:	9302      	str	r3, [sp, #8]
 8008452:	4699      	mov	r9, r3
 8008454:	461a      	mov	r2, r3
 8008456:	e7f5      	b.n	8008444 <_dtoa_r+0x2ec>
 8008458:	3101      	adds	r1, #1
 800845a:	6071      	str	r1, [r6, #4]
 800845c:	0052      	lsls	r2, r2, #1
 800845e:	e7a2      	b.n	80083a6 <_dtoa_r+0x24e>
 8008460:	636f4361 	.word	0x636f4361
 8008464:	3fd287a7 	.word	0x3fd287a7
 8008468:	8b60c8b3 	.word	0x8b60c8b3
 800846c:	3fc68a28 	.word	0x3fc68a28
 8008470:	509f79fb 	.word	0x509f79fb
 8008474:	3fd34413 	.word	0x3fd34413
 8008478:	7ff00000 	.word	0x7ff00000
 800847c:	0800ac81 	.word	0x0800ac81
 8008480:	3ff80000 	.word	0x3ff80000
 8008484:	0800ada8 	.word	0x0800ada8
 8008488:	0800ad80 	.word	0x0800ad80
 800848c:	0800ad09 	.word	0x0800ad09
 8008490:	07f1      	lsls	r1, r6, #31
 8008492:	d508      	bpl.n	80084a6 <_dtoa_r+0x34e>
 8008494:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008498:	e9d7 2300 	ldrd	r2, r3, [r7]
 800849c:	f7f8 f8cc 	bl	8000638 <__aeabi_dmul>
 80084a0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80084a4:	3501      	adds	r5, #1
 80084a6:	1076      	asrs	r6, r6, #1
 80084a8:	3708      	adds	r7, #8
 80084aa:	2e00      	cmp	r6, #0
 80084ac:	d1f0      	bne.n	8008490 <_dtoa_r+0x338>
 80084ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80084b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80084b6:	f7f8 f9e9 	bl	800088c <__aeabi_ddiv>
 80084ba:	e9cd 0100 	strd	r0, r1, [sp]
 80084be:	e01a      	b.n	80084f6 <_dtoa_r+0x39e>
 80084c0:	2502      	movs	r5, #2
 80084c2:	e7a3      	b.n	800840c <_dtoa_r+0x2b4>
 80084c4:	f000 80a0 	beq.w	8008608 <_dtoa_r+0x4b0>
 80084c8:	f1ca 0600 	rsb	r6, sl, #0
 80084cc:	4b9f      	ldr	r3, [pc, #636]	; (800874c <_dtoa_r+0x5f4>)
 80084ce:	4fa0      	ldr	r7, [pc, #640]	; (8008750 <_dtoa_r+0x5f8>)
 80084d0:	f006 020f 	and.w	r2, r6, #15
 80084d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80084e0:	f7f8 f8aa 	bl	8000638 <__aeabi_dmul>
 80084e4:	e9cd 0100 	strd	r0, r1, [sp]
 80084e8:	1136      	asrs	r6, r6, #4
 80084ea:	2300      	movs	r3, #0
 80084ec:	2502      	movs	r5, #2
 80084ee:	2e00      	cmp	r6, #0
 80084f0:	d17f      	bne.n	80085f2 <_dtoa_r+0x49a>
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d1e1      	bne.n	80084ba <_dtoa_r+0x362>
 80084f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	f000 8087 	beq.w	800860c <_dtoa_r+0x4b4>
 80084fe:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008502:	2200      	movs	r2, #0
 8008504:	4b93      	ldr	r3, [pc, #588]	; (8008754 <_dtoa_r+0x5fc>)
 8008506:	4630      	mov	r0, r6
 8008508:	4639      	mov	r1, r7
 800850a:	f7f8 fb07 	bl	8000b1c <__aeabi_dcmplt>
 800850e:	2800      	cmp	r0, #0
 8008510:	d07c      	beq.n	800860c <_dtoa_r+0x4b4>
 8008512:	f1b9 0f00 	cmp.w	r9, #0
 8008516:	d079      	beq.n	800860c <_dtoa_r+0x4b4>
 8008518:	9b02      	ldr	r3, [sp, #8]
 800851a:	2b00      	cmp	r3, #0
 800851c:	dd35      	ble.n	800858a <_dtoa_r+0x432>
 800851e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008522:	9308      	str	r3, [sp, #32]
 8008524:	4639      	mov	r1, r7
 8008526:	2200      	movs	r2, #0
 8008528:	4b8b      	ldr	r3, [pc, #556]	; (8008758 <_dtoa_r+0x600>)
 800852a:	4630      	mov	r0, r6
 800852c:	f7f8 f884 	bl	8000638 <__aeabi_dmul>
 8008530:	e9cd 0100 	strd	r0, r1, [sp]
 8008534:	9f02      	ldr	r7, [sp, #8]
 8008536:	3501      	adds	r5, #1
 8008538:	4628      	mov	r0, r5
 800853a:	f7f8 f813 	bl	8000564 <__aeabi_i2d>
 800853e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008542:	f7f8 f879 	bl	8000638 <__aeabi_dmul>
 8008546:	2200      	movs	r2, #0
 8008548:	4b84      	ldr	r3, [pc, #528]	; (800875c <_dtoa_r+0x604>)
 800854a:	f7f7 febf 	bl	80002cc <__adddf3>
 800854e:	4605      	mov	r5, r0
 8008550:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008554:	2f00      	cmp	r7, #0
 8008556:	d15d      	bne.n	8008614 <_dtoa_r+0x4bc>
 8008558:	2200      	movs	r2, #0
 800855a:	4b81      	ldr	r3, [pc, #516]	; (8008760 <_dtoa_r+0x608>)
 800855c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008560:	f7f7 feb2 	bl	80002c8 <__aeabi_dsub>
 8008564:	462a      	mov	r2, r5
 8008566:	4633      	mov	r3, r6
 8008568:	e9cd 0100 	strd	r0, r1, [sp]
 800856c:	f7f8 faf4 	bl	8000b58 <__aeabi_dcmpgt>
 8008570:	2800      	cmp	r0, #0
 8008572:	f040 8288 	bne.w	8008a86 <_dtoa_r+0x92e>
 8008576:	462a      	mov	r2, r5
 8008578:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800857c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008580:	f7f8 facc 	bl	8000b1c <__aeabi_dcmplt>
 8008584:	2800      	cmp	r0, #0
 8008586:	f040 827c 	bne.w	8008a82 <_dtoa_r+0x92a>
 800858a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800858e:	e9cd 2300 	strd	r2, r3, [sp]
 8008592:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008594:	2b00      	cmp	r3, #0
 8008596:	f2c0 8150 	blt.w	800883a <_dtoa_r+0x6e2>
 800859a:	f1ba 0f0e 	cmp.w	sl, #14
 800859e:	f300 814c 	bgt.w	800883a <_dtoa_r+0x6e2>
 80085a2:	4b6a      	ldr	r3, [pc, #424]	; (800874c <_dtoa_r+0x5f4>)
 80085a4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80085a8:	ed93 7b00 	vldr	d7, [r3]
 80085ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80085b4:	f280 80d8 	bge.w	8008768 <_dtoa_r+0x610>
 80085b8:	f1b9 0f00 	cmp.w	r9, #0
 80085bc:	f300 80d4 	bgt.w	8008768 <_dtoa_r+0x610>
 80085c0:	f040 825e 	bne.w	8008a80 <_dtoa_r+0x928>
 80085c4:	2200      	movs	r2, #0
 80085c6:	4b66      	ldr	r3, [pc, #408]	; (8008760 <_dtoa_r+0x608>)
 80085c8:	ec51 0b17 	vmov	r0, r1, d7
 80085cc:	f7f8 f834 	bl	8000638 <__aeabi_dmul>
 80085d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80085d4:	f7f8 fab6 	bl	8000b44 <__aeabi_dcmpge>
 80085d8:	464f      	mov	r7, r9
 80085da:	464e      	mov	r6, r9
 80085dc:	2800      	cmp	r0, #0
 80085de:	f040 8234 	bne.w	8008a4a <_dtoa_r+0x8f2>
 80085e2:	2331      	movs	r3, #49	; 0x31
 80085e4:	f10b 0501 	add.w	r5, fp, #1
 80085e8:	f88b 3000 	strb.w	r3, [fp]
 80085ec:	f10a 0a01 	add.w	sl, sl, #1
 80085f0:	e22f      	b.n	8008a52 <_dtoa_r+0x8fa>
 80085f2:	07f2      	lsls	r2, r6, #31
 80085f4:	d505      	bpl.n	8008602 <_dtoa_r+0x4aa>
 80085f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085fa:	f7f8 f81d 	bl	8000638 <__aeabi_dmul>
 80085fe:	3501      	adds	r5, #1
 8008600:	2301      	movs	r3, #1
 8008602:	1076      	asrs	r6, r6, #1
 8008604:	3708      	adds	r7, #8
 8008606:	e772      	b.n	80084ee <_dtoa_r+0x396>
 8008608:	2502      	movs	r5, #2
 800860a:	e774      	b.n	80084f6 <_dtoa_r+0x39e>
 800860c:	f8cd a020 	str.w	sl, [sp, #32]
 8008610:	464f      	mov	r7, r9
 8008612:	e791      	b.n	8008538 <_dtoa_r+0x3e0>
 8008614:	4b4d      	ldr	r3, [pc, #308]	; (800874c <_dtoa_r+0x5f4>)
 8008616:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800861a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800861e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008620:	2b00      	cmp	r3, #0
 8008622:	d047      	beq.n	80086b4 <_dtoa_r+0x55c>
 8008624:	4602      	mov	r2, r0
 8008626:	460b      	mov	r3, r1
 8008628:	2000      	movs	r0, #0
 800862a:	494e      	ldr	r1, [pc, #312]	; (8008764 <_dtoa_r+0x60c>)
 800862c:	f7f8 f92e 	bl	800088c <__aeabi_ddiv>
 8008630:	462a      	mov	r2, r5
 8008632:	4633      	mov	r3, r6
 8008634:	f7f7 fe48 	bl	80002c8 <__aeabi_dsub>
 8008638:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800863c:	465d      	mov	r5, fp
 800863e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008642:	f7f8 faa9 	bl	8000b98 <__aeabi_d2iz>
 8008646:	4606      	mov	r6, r0
 8008648:	f7f7 ff8c 	bl	8000564 <__aeabi_i2d>
 800864c:	4602      	mov	r2, r0
 800864e:	460b      	mov	r3, r1
 8008650:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008654:	f7f7 fe38 	bl	80002c8 <__aeabi_dsub>
 8008658:	3630      	adds	r6, #48	; 0x30
 800865a:	f805 6b01 	strb.w	r6, [r5], #1
 800865e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008662:	e9cd 0100 	strd	r0, r1, [sp]
 8008666:	f7f8 fa59 	bl	8000b1c <__aeabi_dcmplt>
 800866a:	2800      	cmp	r0, #0
 800866c:	d163      	bne.n	8008736 <_dtoa_r+0x5de>
 800866e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008672:	2000      	movs	r0, #0
 8008674:	4937      	ldr	r1, [pc, #220]	; (8008754 <_dtoa_r+0x5fc>)
 8008676:	f7f7 fe27 	bl	80002c8 <__aeabi_dsub>
 800867a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800867e:	f7f8 fa4d 	bl	8000b1c <__aeabi_dcmplt>
 8008682:	2800      	cmp	r0, #0
 8008684:	f040 80b7 	bne.w	80087f6 <_dtoa_r+0x69e>
 8008688:	eba5 030b 	sub.w	r3, r5, fp
 800868c:	429f      	cmp	r7, r3
 800868e:	f77f af7c 	ble.w	800858a <_dtoa_r+0x432>
 8008692:	2200      	movs	r2, #0
 8008694:	4b30      	ldr	r3, [pc, #192]	; (8008758 <_dtoa_r+0x600>)
 8008696:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800869a:	f7f7 ffcd 	bl	8000638 <__aeabi_dmul>
 800869e:	2200      	movs	r2, #0
 80086a0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80086a4:	4b2c      	ldr	r3, [pc, #176]	; (8008758 <_dtoa_r+0x600>)
 80086a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80086aa:	f7f7 ffc5 	bl	8000638 <__aeabi_dmul>
 80086ae:	e9cd 0100 	strd	r0, r1, [sp]
 80086b2:	e7c4      	b.n	800863e <_dtoa_r+0x4e6>
 80086b4:	462a      	mov	r2, r5
 80086b6:	4633      	mov	r3, r6
 80086b8:	f7f7 ffbe 	bl	8000638 <__aeabi_dmul>
 80086bc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80086c0:	eb0b 0507 	add.w	r5, fp, r7
 80086c4:	465e      	mov	r6, fp
 80086c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80086ca:	f7f8 fa65 	bl	8000b98 <__aeabi_d2iz>
 80086ce:	4607      	mov	r7, r0
 80086d0:	f7f7 ff48 	bl	8000564 <__aeabi_i2d>
 80086d4:	3730      	adds	r7, #48	; 0x30
 80086d6:	4602      	mov	r2, r0
 80086d8:	460b      	mov	r3, r1
 80086da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80086de:	f7f7 fdf3 	bl	80002c8 <__aeabi_dsub>
 80086e2:	f806 7b01 	strb.w	r7, [r6], #1
 80086e6:	42ae      	cmp	r6, r5
 80086e8:	e9cd 0100 	strd	r0, r1, [sp]
 80086ec:	f04f 0200 	mov.w	r2, #0
 80086f0:	d126      	bne.n	8008740 <_dtoa_r+0x5e8>
 80086f2:	4b1c      	ldr	r3, [pc, #112]	; (8008764 <_dtoa_r+0x60c>)
 80086f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80086f8:	f7f7 fde8 	bl	80002cc <__adddf3>
 80086fc:	4602      	mov	r2, r0
 80086fe:	460b      	mov	r3, r1
 8008700:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008704:	f7f8 fa28 	bl	8000b58 <__aeabi_dcmpgt>
 8008708:	2800      	cmp	r0, #0
 800870a:	d174      	bne.n	80087f6 <_dtoa_r+0x69e>
 800870c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008710:	2000      	movs	r0, #0
 8008712:	4914      	ldr	r1, [pc, #80]	; (8008764 <_dtoa_r+0x60c>)
 8008714:	f7f7 fdd8 	bl	80002c8 <__aeabi_dsub>
 8008718:	4602      	mov	r2, r0
 800871a:	460b      	mov	r3, r1
 800871c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008720:	f7f8 f9fc 	bl	8000b1c <__aeabi_dcmplt>
 8008724:	2800      	cmp	r0, #0
 8008726:	f43f af30 	beq.w	800858a <_dtoa_r+0x432>
 800872a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800872e:	2b30      	cmp	r3, #48	; 0x30
 8008730:	f105 32ff 	add.w	r2, r5, #4294967295
 8008734:	d002      	beq.n	800873c <_dtoa_r+0x5e4>
 8008736:	f8dd a020 	ldr.w	sl, [sp, #32]
 800873a:	e04a      	b.n	80087d2 <_dtoa_r+0x67a>
 800873c:	4615      	mov	r5, r2
 800873e:	e7f4      	b.n	800872a <_dtoa_r+0x5d2>
 8008740:	4b05      	ldr	r3, [pc, #20]	; (8008758 <_dtoa_r+0x600>)
 8008742:	f7f7 ff79 	bl	8000638 <__aeabi_dmul>
 8008746:	e9cd 0100 	strd	r0, r1, [sp]
 800874a:	e7bc      	b.n	80086c6 <_dtoa_r+0x56e>
 800874c:	0800ada8 	.word	0x0800ada8
 8008750:	0800ad80 	.word	0x0800ad80
 8008754:	3ff00000 	.word	0x3ff00000
 8008758:	40240000 	.word	0x40240000
 800875c:	401c0000 	.word	0x401c0000
 8008760:	40140000 	.word	0x40140000
 8008764:	3fe00000 	.word	0x3fe00000
 8008768:	e9dd 6700 	ldrd	r6, r7, [sp]
 800876c:	465d      	mov	r5, fp
 800876e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008772:	4630      	mov	r0, r6
 8008774:	4639      	mov	r1, r7
 8008776:	f7f8 f889 	bl	800088c <__aeabi_ddiv>
 800877a:	f7f8 fa0d 	bl	8000b98 <__aeabi_d2iz>
 800877e:	4680      	mov	r8, r0
 8008780:	f7f7 fef0 	bl	8000564 <__aeabi_i2d>
 8008784:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008788:	f7f7 ff56 	bl	8000638 <__aeabi_dmul>
 800878c:	4602      	mov	r2, r0
 800878e:	460b      	mov	r3, r1
 8008790:	4630      	mov	r0, r6
 8008792:	4639      	mov	r1, r7
 8008794:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008798:	f7f7 fd96 	bl	80002c8 <__aeabi_dsub>
 800879c:	f805 6b01 	strb.w	r6, [r5], #1
 80087a0:	eba5 060b 	sub.w	r6, r5, fp
 80087a4:	45b1      	cmp	r9, r6
 80087a6:	4602      	mov	r2, r0
 80087a8:	460b      	mov	r3, r1
 80087aa:	d139      	bne.n	8008820 <_dtoa_r+0x6c8>
 80087ac:	f7f7 fd8e 	bl	80002cc <__adddf3>
 80087b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80087b4:	4606      	mov	r6, r0
 80087b6:	460f      	mov	r7, r1
 80087b8:	f7f8 f9ce 	bl	8000b58 <__aeabi_dcmpgt>
 80087bc:	b9c8      	cbnz	r0, 80087f2 <_dtoa_r+0x69a>
 80087be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80087c2:	4630      	mov	r0, r6
 80087c4:	4639      	mov	r1, r7
 80087c6:	f7f8 f99f 	bl	8000b08 <__aeabi_dcmpeq>
 80087ca:	b110      	cbz	r0, 80087d2 <_dtoa_r+0x67a>
 80087cc:	f018 0f01 	tst.w	r8, #1
 80087d0:	d10f      	bne.n	80087f2 <_dtoa_r+0x69a>
 80087d2:	9904      	ldr	r1, [sp, #16]
 80087d4:	4620      	mov	r0, r4
 80087d6:	f001 f842 	bl	800985e <_Bfree>
 80087da:	2300      	movs	r3, #0
 80087dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80087de:	702b      	strb	r3, [r5, #0]
 80087e0:	f10a 0301 	add.w	r3, sl, #1
 80087e4:	6013      	str	r3, [r2, #0]
 80087e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	f000 8241 	beq.w	8008c70 <_dtoa_r+0xb18>
 80087ee:	601d      	str	r5, [r3, #0]
 80087f0:	e23e      	b.n	8008c70 <_dtoa_r+0xb18>
 80087f2:	f8cd a020 	str.w	sl, [sp, #32]
 80087f6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80087fa:	2a39      	cmp	r2, #57	; 0x39
 80087fc:	f105 33ff 	add.w	r3, r5, #4294967295
 8008800:	d108      	bne.n	8008814 <_dtoa_r+0x6bc>
 8008802:	459b      	cmp	fp, r3
 8008804:	d10a      	bne.n	800881c <_dtoa_r+0x6c4>
 8008806:	9b08      	ldr	r3, [sp, #32]
 8008808:	3301      	adds	r3, #1
 800880a:	9308      	str	r3, [sp, #32]
 800880c:	2330      	movs	r3, #48	; 0x30
 800880e:	f88b 3000 	strb.w	r3, [fp]
 8008812:	465b      	mov	r3, fp
 8008814:	781a      	ldrb	r2, [r3, #0]
 8008816:	3201      	adds	r2, #1
 8008818:	701a      	strb	r2, [r3, #0]
 800881a:	e78c      	b.n	8008736 <_dtoa_r+0x5de>
 800881c:	461d      	mov	r5, r3
 800881e:	e7ea      	b.n	80087f6 <_dtoa_r+0x69e>
 8008820:	2200      	movs	r2, #0
 8008822:	4b9b      	ldr	r3, [pc, #620]	; (8008a90 <_dtoa_r+0x938>)
 8008824:	f7f7 ff08 	bl	8000638 <__aeabi_dmul>
 8008828:	2200      	movs	r2, #0
 800882a:	2300      	movs	r3, #0
 800882c:	4606      	mov	r6, r0
 800882e:	460f      	mov	r7, r1
 8008830:	f7f8 f96a 	bl	8000b08 <__aeabi_dcmpeq>
 8008834:	2800      	cmp	r0, #0
 8008836:	d09a      	beq.n	800876e <_dtoa_r+0x616>
 8008838:	e7cb      	b.n	80087d2 <_dtoa_r+0x67a>
 800883a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800883c:	2a00      	cmp	r2, #0
 800883e:	f000 808b 	beq.w	8008958 <_dtoa_r+0x800>
 8008842:	9a06      	ldr	r2, [sp, #24]
 8008844:	2a01      	cmp	r2, #1
 8008846:	dc6e      	bgt.n	8008926 <_dtoa_r+0x7ce>
 8008848:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800884a:	2a00      	cmp	r2, #0
 800884c:	d067      	beq.n	800891e <_dtoa_r+0x7c6>
 800884e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008852:	9f07      	ldr	r7, [sp, #28]
 8008854:	9d05      	ldr	r5, [sp, #20]
 8008856:	9a05      	ldr	r2, [sp, #20]
 8008858:	2101      	movs	r1, #1
 800885a:	441a      	add	r2, r3
 800885c:	4620      	mov	r0, r4
 800885e:	9205      	str	r2, [sp, #20]
 8008860:	4498      	add	r8, r3
 8008862:	f001 f8da 	bl	8009a1a <__i2b>
 8008866:	4606      	mov	r6, r0
 8008868:	2d00      	cmp	r5, #0
 800886a:	dd0c      	ble.n	8008886 <_dtoa_r+0x72e>
 800886c:	f1b8 0f00 	cmp.w	r8, #0
 8008870:	dd09      	ble.n	8008886 <_dtoa_r+0x72e>
 8008872:	4545      	cmp	r5, r8
 8008874:	9a05      	ldr	r2, [sp, #20]
 8008876:	462b      	mov	r3, r5
 8008878:	bfa8      	it	ge
 800887a:	4643      	movge	r3, r8
 800887c:	1ad2      	subs	r2, r2, r3
 800887e:	9205      	str	r2, [sp, #20]
 8008880:	1aed      	subs	r5, r5, r3
 8008882:	eba8 0803 	sub.w	r8, r8, r3
 8008886:	9b07      	ldr	r3, [sp, #28]
 8008888:	b1eb      	cbz	r3, 80088c6 <_dtoa_r+0x76e>
 800888a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800888c:	2b00      	cmp	r3, #0
 800888e:	d067      	beq.n	8008960 <_dtoa_r+0x808>
 8008890:	b18f      	cbz	r7, 80088b6 <_dtoa_r+0x75e>
 8008892:	4631      	mov	r1, r6
 8008894:	463a      	mov	r2, r7
 8008896:	4620      	mov	r0, r4
 8008898:	f001 f95e 	bl	8009b58 <__pow5mult>
 800889c:	9a04      	ldr	r2, [sp, #16]
 800889e:	4601      	mov	r1, r0
 80088a0:	4606      	mov	r6, r0
 80088a2:	4620      	mov	r0, r4
 80088a4:	f001 f8c2 	bl	8009a2c <__multiply>
 80088a8:	9904      	ldr	r1, [sp, #16]
 80088aa:	9008      	str	r0, [sp, #32]
 80088ac:	4620      	mov	r0, r4
 80088ae:	f000 ffd6 	bl	800985e <_Bfree>
 80088b2:	9b08      	ldr	r3, [sp, #32]
 80088b4:	9304      	str	r3, [sp, #16]
 80088b6:	9b07      	ldr	r3, [sp, #28]
 80088b8:	1bda      	subs	r2, r3, r7
 80088ba:	d004      	beq.n	80088c6 <_dtoa_r+0x76e>
 80088bc:	9904      	ldr	r1, [sp, #16]
 80088be:	4620      	mov	r0, r4
 80088c0:	f001 f94a 	bl	8009b58 <__pow5mult>
 80088c4:	9004      	str	r0, [sp, #16]
 80088c6:	2101      	movs	r1, #1
 80088c8:	4620      	mov	r0, r4
 80088ca:	f001 f8a6 	bl	8009a1a <__i2b>
 80088ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088d0:	4607      	mov	r7, r0
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	f000 81d0 	beq.w	8008c78 <_dtoa_r+0xb20>
 80088d8:	461a      	mov	r2, r3
 80088da:	4601      	mov	r1, r0
 80088dc:	4620      	mov	r0, r4
 80088de:	f001 f93b 	bl	8009b58 <__pow5mult>
 80088e2:	9b06      	ldr	r3, [sp, #24]
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	4607      	mov	r7, r0
 80088e8:	dc40      	bgt.n	800896c <_dtoa_r+0x814>
 80088ea:	9b00      	ldr	r3, [sp, #0]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d139      	bne.n	8008964 <_dtoa_r+0x80c>
 80088f0:	9b01      	ldr	r3, [sp, #4]
 80088f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d136      	bne.n	8008968 <_dtoa_r+0x810>
 80088fa:	9b01      	ldr	r3, [sp, #4]
 80088fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008900:	0d1b      	lsrs	r3, r3, #20
 8008902:	051b      	lsls	r3, r3, #20
 8008904:	b12b      	cbz	r3, 8008912 <_dtoa_r+0x7ba>
 8008906:	9b05      	ldr	r3, [sp, #20]
 8008908:	3301      	adds	r3, #1
 800890a:	9305      	str	r3, [sp, #20]
 800890c:	f108 0801 	add.w	r8, r8, #1
 8008910:	2301      	movs	r3, #1
 8008912:	9307      	str	r3, [sp, #28]
 8008914:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008916:	2b00      	cmp	r3, #0
 8008918:	d12a      	bne.n	8008970 <_dtoa_r+0x818>
 800891a:	2001      	movs	r0, #1
 800891c:	e030      	b.n	8008980 <_dtoa_r+0x828>
 800891e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008920:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008924:	e795      	b.n	8008852 <_dtoa_r+0x6fa>
 8008926:	9b07      	ldr	r3, [sp, #28]
 8008928:	f109 37ff 	add.w	r7, r9, #4294967295
 800892c:	42bb      	cmp	r3, r7
 800892e:	bfbf      	itttt	lt
 8008930:	9b07      	ldrlt	r3, [sp, #28]
 8008932:	9707      	strlt	r7, [sp, #28]
 8008934:	1afa      	sublt	r2, r7, r3
 8008936:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008938:	bfbb      	ittet	lt
 800893a:	189b      	addlt	r3, r3, r2
 800893c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800893e:	1bdf      	subge	r7, r3, r7
 8008940:	2700      	movlt	r7, #0
 8008942:	f1b9 0f00 	cmp.w	r9, #0
 8008946:	bfb5      	itete	lt
 8008948:	9b05      	ldrlt	r3, [sp, #20]
 800894a:	9d05      	ldrge	r5, [sp, #20]
 800894c:	eba3 0509 	sublt.w	r5, r3, r9
 8008950:	464b      	movge	r3, r9
 8008952:	bfb8      	it	lt
 8008954:	2300      	movlt	r3, #0
 8008956:	e77e      	b.n	8008856 <_dtoa_r+0x6fe>
 8008958:	9f07      	ldr	r7, [sp, #28]
 800895a:	9d05      	ldr	r5, [sp, #20]
 800895c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800895e:	e783      	b.n	8008868 <_dtoa_r+0x710>
 8008960:	9a07      	ldr	r2, [sp, #28]
 8008962:	e7ab      	b.n	80088bc <_dtoa_r+0x764>
 8008964:	2300      	movs	r3, #0
 8008966:	e7d4      	b.n	8008912 <_dtoa_r+0x7ba>
 8008968:	9b00      	ldr	r3, [sp, #0]
 800896a:	e7d2      	b.n	8008912 <_dtoa_r+0x7ba>
 800896c:	2300      	movs	r3, #0
 800896e:	9307      	str	r3, [sp, #28]
 8008970:	693b      	ldr	r3, [r7, #16]
 8008972:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008976:	6918      	ldr	r0, [r3, #16]
 8008978:	f001 f801 	bl	800997e <__hi0bits>
 800897c:	f1c0 0020 	rsb	r0, r0, #32
 8008980:	4440      	add	r0, r8
 8008982:	f010 001f 	ands.w	r0, r0, #31
 8008986:	d047      	beq.n	8008a18 <_dtoa_r+0x8c0>
 8008988:	f1c0 0320 	rsb	r3, r0, #32
 800898c:	2b04      	cmp	r3, #4
 800898e:	dd3b      	ble.n	8008a08 <_dtoa_r+0x8b0>
 8008990:	9b05      	ldr	r3, [sp, #20]
 8008992:	f1c0 001c 	rsb	r0, r0, #28
 8008996:	4403      	add	r3, r0
 8008998:	9305      	str	r3, [sp, #20]
 800899a:	4405      	add	r5, r0
 800899c:	4480      	add	r8, r0
 800899e:	9b05      	ldr	r3, [sp, #20]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	dd05      	ble.n	80089b0 <_dtoa_r+0x858>
 80089a4:	461a      	mov	r2, r3
 80089a6:	9904      	ldr	r1, [sp, #16]
 80089a8:	4620      	mov	r0, r4
 80089aa:	f001 f923 	bl	8009bf4 <__lshift>
 80089ae:	9004      	str	r0, [sp, #16]
 80089b0:	f1b8 0f00 	cmp.w	r8, #0
 80089b4:	dd05      	ble.n	80089c2 <_dtoa_r+0x86a>
 80089b6:	4639      	mov	r1, r7
 80089b8:	4642      	mov	r2, r8
 80089ba:	4620      	mov	r0, r4
 80089bc:	f001 f91a 	bl	8009bf4 <__lshift>
 80089c0:	4607      	mov	r7, r0
 80089c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80089c4:	b353      	cbz	r3, 8008a1c <_dtoa_r+0x8c4>
 80089c6:	4639      	mov	r1, r7
 80089c8:	9804      	ldr	r0, [sp, #16]
 80089ca:	f001 f967 	bl	8009c9c <__mcmp>
 80089ce:	2800      	cmp	r0, #0
 80089d0:	da24      	bge.n	8008a1c <_dtoa_r+0x8c4>
 80089d2:	2300      	movs	r3, #0
 80089d4:	220a      	movs	r2, #10
 80089d6:	9904      	ldr	r1, [sp, #16]
 80089d8:	4620      	mov	r0, r4
 80089da:	f000 ff57 	bl	800988c <__multadd>
 80089de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089e0:	9004      	str	r0, [sp, #16]
 80089e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	f000 814d 	beq.w	8008c86 <_dtoa_r+0xb2e>
 80089ec:	2300      	movs	r3, #0
 80089ee:	4631      	mov	r1, r6
 80089f0:	220a      	movs	r2, #10
 80089f2:	4620      	mov	r0, r4
 80089f4:	f000 ff4a 	bl	800988c <__multadd>
 80089f8:	9b02      	ldr	r3, [sp, #8]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	4606      	mov	r6, r0
 80089fe:	dc4f      	bgt.n	8008aa0 <_dtoa_r+0x948>
 8008a00:	9b06      	ldr	r3, [sp, #24]
 8008a02:	2b02      	cmp	r3, #2
 8008a04:	dd4c      	ble.n	8008aa0 <_dtoa_r+0x948>
 8008a06:	e011      	b.n	8008a2c <_dtoa_r+0x8d4>
 8008a08:	d0c9      	beq.n	800899e <_dtoa_r+0x846>
 8008a0a:	9a05      	ldr	r2, [sp, #20]
 8008a0c:	331c      	adds	r3, #28
 8008a0e:	441a      	add	r2, r3
 8008a10:	9205      	str	r2, [sp, #20]
 8008a12:	441d      	add	r5, r3
 8008a14:	4498      	add	r8, r3
 8008a16:	e7c2      	b.n	800899e <_dtoa_r+0x846>
 8008a18:	4603      	mov	r3, r0
 8008a1a:	e7f6      	b.n	8008a0a <_dtoa_r+0x8b2>
 8008a1c:	f1b9 0f00 	cmp.w	r9, #0
 8008a20:	dc38      	bgt.n	8008a94 <_dtoa_r+0x93c>
 8008a22:	9b06      	ldr	r3, [sp, #24]
 8008a24:	2b02      	cmp	r3, #2
 8008a26:	dd35      	ble.n	8008a94 <_dtoa_r+0x93c>
 8008a28:	f8cd 9008 	str.w	r9, [sp, #8]
 8008a2c:	9b02      	ldr	r3, [sp, #8]
 8008a2e:	b963      	cbnz	r3, 8008a4a <_dtoa_r+0x8f2>
 8008a30:	4639      	mov	r1, r7
 8008a32:	2205      	movs	r2, #5
 8008a34:	4620      	mov	r0, r4
 8008a36:	f000 ff29 	bl	800988c <__multadd>
 8008a3a:	4601      	mov	r1, r0
 8008a3c:	4607      	mov	r7, r0
 8008a3e:	9804      	ldr	r0, [sp, #16]
 8008a40:	f001 f92c 	bl	8009c9c <__mcmp>
 8008a44:	2800      	cmp	r0, #0
 8008a46:	f73f adcc 	bgt.w	80085e2 <_dtoa_r+0x48a>
 8008a4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a4c:	465d      	mov	r5, fp
 8008a4e:	ea6f 0a03 	mvn.w	sl, r3
 8008a52:	f04f 0900 	mov.w	r9, #0
 8008a56:	4639      	mov	r1, r7
 8008a58:	4620      	mov	r0, r4
 8008a5a:	f000 ff00 	bl	800985e <_Bfree>
 8008a5e:	2e00      	cmp	r6, #0
 8008a60:	f43f aeb7 	beq.w	80087d2 <_dtoa_r+0x67a>
 8008a64:	f1b9 0f00 	cmp.w	r9, #0
 8008a68:	d005      	beq.n	8008a76 <_dtoa_r+0x91e>
 8008a6a:	45b1      	cmp	r9, r6
 8008a6c:	d003      	beq.n	8008a76 <_dtoa_r+0x91e>
 8008a6e:	4649      	mov	r1, r9
 8008a70:	4620      	mov	r0, r4
 8008a72:	f000 fef4 	bl	800985e <_Bfree>
 8008a76:	4631      	mov	r1, r6
 8008a78:	4620      	mov	r0, r4
 8008a7a:	f000 fef0 	bl	800985e <_Bfree>
 8008a7e:	e6a8      	b.n	80087d2 <_dtoa_r+0x67a>
 8008a80:	2700      	movs	r7, #0
 8008a82:	463e      	mov	r6, r7
 8008a84:	e7e1      	b.n	8008a4a <_dtoa_r+0x8f2>
 8008a86:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008a8a:	463e      	mov	r6, r7
 8008a8c:	e5a9      	b.n	80085e2 <_dtoa_r+0x48a>
 8008a8e:	bf00      	nop
 8008a90:	40240000 	.word	0x40240000
 8008a94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a96:	f8cd 9008 	str.w	r9, [sp, #8]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	f000 80fa 	beq.w	8008c94 <_dtoa_r+0xb3c>
 8008aa0:	2d00      	cmp	r5, #0
 8008aa2:	dd05      	ble.n	8008ab0 <_dtoa_r+0x958>
 8008aa4:	4631      	mov	r1, r6
 8008aa6:	462a      	mov	r2, r5
 8008aa8:	4620      	mov	r0, r4
 8008aaa:	f001 f8a3 	bl	8009bf4 <__lshift>
 8008aae:	4606      	mov	r6, r0
 8008ab0:	9b07      	ldr	r3, [sp, #28]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d04c      	beq.n	8008b50 <_dtoa_r+0x9f8>
 8008ab6:	6871      	ldr	r1, [r6, #4]
 8008ab8:	4620      	mov	r0, r4
 8008aba:	f000 fe9c 	bl	80097f6 <_Balloc>
 8008abe:	6932      	ldr	r2, [r6, #16]
 8008ac0:	3202      	adds	r2, #2
 8008ac2:	4605      	mov	r5, r0
 8008ac4:	0092      	lsls	r2, r2, #2
 8008ac6:	f106 010c 	add.w	r1, r6, #12
 8008aca:	300c      	adds	r0, #12
 8008acc:	f000 fe88 	bl	80097e0 <memcpy>
 8008ad0:	2201      	movs	r2, #1
 8008ad2:	4629      	mov	r1, r5
 8008ad4:	4620      	mov	r0, r4
 8008ad6:	f001 f88d 	bl	8009bf4 <__lshift>
 8008ada:	9b00      	ldr	r3, [sp, #0]
 8008adc:	f8cd b014 	str.w	fp, [sp, #20]
 8008ae0:	f003 0301 	and.w	r3, r3, #1
 8008ae4:	46b1      	mov	r9, r6
 8008ae6:	9307      	str	r3, [sp, #28]
 8008ae8:	4606      	mov	r6, r0
 8008aea:	4639      	mov	r1, r7
 8008aec:	9804      	ldr	r0, [sp, #16]
 8008aee:	f7ff faa7 	bl	8008040 <quorem>
 8008af2:	4649      	mov	r1, r9
 8008af4:	4605      	mov	r5, r0
 8008af6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008afa:	9804      	ldr	r0, [sp, #16]
 8008afc:	f001 f8ce 	bl	8009c9c <__mcmp>
 8008b00:	4632      	mov	r2, r6
 8008b02:	9000      	str	r0, [sp, #0]
 8008b04:	4639      	mov	r1, r7
 8008b06:	4620      	mov	r0, r4
 8008b08:	f001 f8e2 	bl	8009cd0 <__mdiff>
 8008b0c:	68c3      	ldr	r3, [r0, #12]
 8008b0e:	4602      	mov	r2, r0
 8008b10:	bb03      	cbnz	r3, 8008b54 <_dtoa_r+0x9fc>
 8008b12:	4601      	mov	r1, r0
 8008b14:	9008      	str	r0, [sp, #32]
 8008b16:	9804      	ldr	r0, [sp, #16]
 8008b18:	f001 f8c0 	bl	8009c9c <__mcmp>
 8008b1c:	9a08      	ldr	r2, [sp, #32]
 8008b1e:	4603      	mov	r3, r0
 8008b20:	4611      	mov	r1, r2
 8008b22:	4620      	mov	r0, r4
 8008b24:	9308      	str	r3, [sp, #32]
 8008b26:	f000 fe9a 	bl	800985e <_Bfree>
 8008b2a:	9b08      	ldr	r3, [sp, #32]
 8008b2c:	b9a3      	cbnz	r3, 8008b58 <_dtoa_r+0xa00>
 8008b2e:	9a06      	ldr	r2, [sp, #24]
 8008b30:	b992      	cbnz	r2, 8008b58 <_dtoa_r+0xa00>
 8008b32:	9a07      	ldr	r2, [sp, #28]
 8008b34:	b982      	cbnz	r2, 8008b58 <_dtoa_r+0xa00>
 8008b36:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008b3a:	d029      	beq.n	8008b90 <_dtoa_r+0xa38>
 8008b3c:	9b00      	ldr	r3, [sp, #0]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	dd01      	ble.n	8008b46 <_dtoa_r+0x9ee>
 8008b42:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8008b46:	9b05      	ldr	r3, [sp, #20]
 8008b48:	1c5d      	adds	r5, r3, #1
 8008b4a:	f883 8000 	strb.w	r8, [r3]
 8008b4e:	e782      	b.n	8008a56 <_dtoa_r+0x8fe>
 8008b50:	4630      	mov	r0, r6
 8008b52:	e7c2      	b.n	8008ada <_dtoa_r+0x982>
 8008b54:	2301      	movs	r3, #1
 8008b56:	e7e3      	b.n	8008b20 <_dtoa_r+0x9c8>
 8008b58:	9a00      	ldr	r2, [sp, #0]
 8008b5a:	2a00      	cmp	r2, #0
 8008b5c:	db04      	blt.n	8008b68 <_dtoa_r+0xa10>
 8008b5e:	d125      	bne.n	8008bac <_dtoa_r+0xa54>
 8008b60:	9a06      	ldr	r2, [sp, #24]
 8008b62:	bb1a      	cbnz	r2, 8008bac <_dtoa_r+0xa54>
 8008b64:	9a07      	ldr	r2, [sp, #28]
 8008b66:	bb0a      	cbnz	r2, 8008bac <_dtoa_r+0xa54>
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	ddec      	ble.n	8008b46 <_dtoa_r+0x9ee>
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	9904      	ldr	r1, [sp, #16]
 8008b70:	4620      	mov	r0, r4
 8008b72:	f001 f83f 	bl	8009bf4 <__lshift>
 8008b76:	4639      	mov	r1, r7
 8008b78:	9004      	str	r0, [sp, #16]
 8008b7a:	f001 f88f 	bl	8009c9c <__mcmp>
 8008b7e:	2800      	cmp	r0, #0
 8008b80:	dc03      	bgt.n	8008b8a <_dtoa_r+0xa32>
 8008b82:	d1e0      	bne.n	8008b46 <_dtoa_r+0x9ee>
 8008b84:	f018 0f01 	tst.w	r8, #1
 8008b88:	d0dd      	beq.n	8008b46 <_dtoa_r+0x9ee>
 8008b8a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008b8e:	d1d8      	bne.n	8008b42 <_dtoa_r+0x9ea>
 8008b90:	9b05      	ldr	r3, [sp, #20]
 8008b92:	9a05      	ldr	r2, [sp, #20]
 8008b94:	1c5d      	adds	r5, r3, #1
 8008b96:	2339      	movs	r3, #57	; 0x39
 8008b98:	7013      	strb	r3, [r2, #0]
 8008b9a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008b9e:	2b39      	cmp	r3, #57	; 0x39
 8008ba0:	f105 32ff 	add.w	r2, r5, #4294967295
 8008ba4:	d04f      	beq.n	8008c46 <_dtoa_r+0xaee>
 8008ba6:	3301      	adds	r3, #1
 8008ba8:	7013      	strb	r3, [r2, #0]
 8008baa:	e754      	b.n	8008a56 <_dtoa_r+0x8fe>
 8008bac:	9a05      	ldr	r2, [sp, #20]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	f102 0501 	add.w	r5, r2, #1
 8008bb4:	dd06      	ble.n	8008bc4 <_dtoa_r+0xa6c>
 8008bb6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008bba:	d0e9      	beq.n	8008b90 <_dtoa_r+0xa38>
 8008bbc:	f108 0801 	add.w	r8, r8, #1
 8008bc0:	9b05      	ldr	r3, [sp, #20]
 8008bc2:	e7c2      	b.n	8008b4a <_dtoa_r+0x9f2>
 8008bc4:	9a02      	ldr	r2, [sp, #8]
 8008bc6:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008bca:	eba5 030b 	sub.w	r3, r5, fp
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d021      	beq.n	8008c16 <_dtoa_r+0xabe>
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	220a      	movs	r2, #10
 8008bd6:	9904      	ldr	r1, [sp, #16]
 8008bd8:	4620      	mov	r0, r4
 8008bda:	f000 fe57 	bl	800988c <__multadd>
 8008bde:	45b1      	cmp	r9, r6
 8008be0:	9004      	str	r0, [sp, #16]
 8008be2:	f04f 0300 	mov.w	r3, #0
 8008be6:	f04f 020a 	mov.w	r2, #10
 8008bea:	4649      	mov	r1, r9
 8008bec:	4620      	mov	r0, r4
 8008bee:	d105      	bne.n	8008bfc <_dtoa_r+0xaa4>
 8008bf0:	f000 fe4c 	bl	800988c <__multadd>
 8008bf4:	4681      	mov	r9, r0
 8008bf6:	4606      	mov	r6, r0
 8008bf8:	9505      	str	r5, [sp, #20]
 8008bfa:	e776      	b.n	8008aea <_dtoa_r+0x992>
 8008bfc:	f000 fe46 	bl	800988c <__multadd>
 8008c00:	4631      	mov	r1, r6
 8008c02:	4681      	mov	r9, r0
 8008c04:	2300      	movs	r3, #0
 8008c06:	220a      	movs	r2, #10
 8008c08:	4620      	mov	r0, r4
 8008c0a:	f000 fe3f 	bl	800988c <__multadd>
 8008c0e:	4606      	mov	r6, r0
 8008c10:	e7f2      	b.n	8008bf8 <_dtoa_r+0xaa0>
 8008c12:	f04f 0900 	mov.w	r9, #0
 8008c16:	2201      	movs	r2, #1
 8008c18:	9904      	ldr	r1, [sp, #16]
 8008c1a:	4620      	mov	r0, r4
 8008c1c:	f000 ffea 	bl	8009bf4 <__lshift>
 8008c20:	4639      	mov	r1, r7
 8008c22:	9004      	str	r0, [sp, #16]
 8008c24:	f001 f83a 	bl	8009c9c <__mcmp>
 8008c28:	2800      	cmp	r0, #0
 8008c2a:	dcb6      	bgt.n	8008b9a <_dtoa_r+0xa42>
 8008c2c:	d102      	bne.n	8008c34 <_dtoa_r+0xadc>
 8008c2e:	f018 0f01 	tst.w	r8, #1
 8008c32:	d1b2      	bne.n	8008b9a <_dtoa_r+0xa42>
 8008c34:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008c38:	2b30      	cmp	r3, #48	; 0x30
 8008c3a:	f105 32ff 	add.w	r2, r5, #4294967295
 8008c3e:	f47f af0a 	bne.w	8008a56 <_dtoa_r+0x8fe>
 8008c42:	4615      	mov	r5, r2
 8008c44:	e7f6      	b.n	8008c34 <_dtoa_r+0xadc>
 8008c46:	4593      	cmp	fp, r2
 8008c48:	d105      	bne.n	8008c56 <_dtoa_r+0xafe>
 8008c4a:	2331      	movs	r3, #49	; 0x31
 8008c4c:	f10a 0a01 	add.w	sl, sl, #1
 8008c50:	f88b 3000 	strb.w	r3, [fp]
 8008c54:	e6ff      	b.n	8008a56 <_dtoa_r+0x8fe>
 8008c56:	4615      	mov	r5, r2
 8008c58:	e79f      	b.n	8008b9a <_dtoa_r+0xa42>
 8008c5a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008cc0 <_dtoa_r+0xb68>
 8008c5e:	e007      	b.n	8008c70 <_dtoa_r+0xb18>
 8008c60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c62:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008cc4 <_dtoa_r+0xb6c>
 8008c66:	b11b      	cbz	r3, 8008c70 <_dtoa_r+0xb18>
 8008c68:	f10b 0308 	add.w	r3, fp, #8
 8008c6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008c6e:	6013      	str	r3, [r2, #0]
 8008c70:	4658      	mov	r0, fp
 8008c72:	b017      	add	sp, #92	; 0x5c
 8008c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c78:	9b06      	ldr	r3, [sp, #24]
 8008c7a:	2b01      	cmp	r3, #1
 8008c7c:	f77f ae35 	ble.w	80088ea <_dtoa_r+0x792>
 8008c80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c82:	9307      	str	r3, [sp, #28]
 8008c84:	e649      	b.n	800891a <_dtoa_r+0x7c2>
 8008c86:	9b02      	ldr	r3, [sp, #8]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	dc03      	bgt.n	8008c94 <_dtoa_r+0xb3c>
 8008c8c:	9b06      	ldr	r3, [sp, #24]
 8008c8e:	2b02      	cmp	r3, #2
 8008c90:	f73f aecc 	bgt.w	8008a2c <_dtoa_r+0x8d4>
 8008c94:	465d      	mov	r5, fp
 8008c96:	4639      	mov	r1, r7
 8008c98:	9804      	ldr	r0, [sp, #16]
 8008c9a:	f7ff f9d1 	bl	8008040 <quorem>
 8008c9e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008ca2:	f805 8b01 	strb.w	r8, [r5], #1
 8008ca6:	9a02      	ldr	r2, [sp, #8]
 8008ca8:	eba5 030b 	sub.w	r3, r5, fp
 8008cac:	429a      	cmp	r2, r3
 8008cae:	ddb0      	ble.n	8008c12 <_dtoa_r+0xaba>
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	220a      	movs	r2, #10
 8008cb4:	9904      	ldr	r1, [sp, #16]
 8008cb6:	4620      	mov	r0, r4
 8008cb8:	f000 fde8 	bl	800988c <__multadd>
 8008cbc:	9004      	str	r0, [sp, #16]
 8008cbe:	e7ea      	b.n	8008c96 <_dtoa_r+0xb3e>
 8008cc0:	0800ac80 	.word	0x0800ac80
 8008cc4:	0800ad00 	.word	0x0800ad00

08008cc8 <__sflush_r>:
 8008cc8:	898a      	ldrh	r2, [r1, #12]
 8008cca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cce:	4605      	mov	r5, r0
 8008cd0:	0710      	lsls	r0, r2, #28
 8008cd2:	460c      	mov	r4, r1
 8008cd4:	d458      	bmi.n	8008d88 <__sflush_r+0xc0>
 8008cd6:	684b      	ldr	r3, [r1, #4]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	dc05      	bgt.n	8008ce8 <__sflush_r+0x20>
 8008cdc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	dc02      	bgt.n	8008ce8 <__sflush_r+0x20>
 8008ce2:	2000      	movs	r0, #0
 8008ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ce8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008cea:	2e00      	cmp	r6, #0
 8008cec:	d0f9      	beq.n	8008ce2 <__sflush_r+0x1a>
 8008cee:	2300      	movs	r3, #0
 8008cf0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008cf4:	682f      	ldr	r7, [r5, #0]
 8008cf6:	6a21      	ldr	r1, [r4, #32]
 8008cf8:	602b      	str	r3, [r5, #0]
 8008cfa:	d032      	beq.n	8008d62 <__sflush_r+0x9a>
 8008cfc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008cfe:	89a3      	ldrh	r3, [r4, #12]
 8008d00:	075a      	lsls	r2, r3, #29
 8008d02:	d505      	bpl.n	8008d10 <__sflush_r+0x48>
 8008d04:	6863      	ldr	r3, [r4, #4]
 8008d06:	1ac0      	subs	r0, r0, r3
 8008d08:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008d0a:	b10b      	cbz	r3, 8008d10 <__sflush_r+0x48>
 8008d0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008d0e:	1ac0      	subs	r0, r0, r3
 8008d10:	2300      	movs	r3, #0
 8008d12:	4602      	mov	r2, r0
 8008d14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d16:	6a21      	ldr	r1, [r4, #32]
 8008d18:	4628      	mov	r0, r5
 8008d1a:	47b0      	blx	r6
 8008d1c:	1c43      	adds	r3, r0, #1
 8008d1e:	89a3      	ldrh	r3, [r4, #12]
 8008d20:	d106      	bne.n	8008d30 <__sflush_r+0x68>
 8008d22:	6829      	ldr	r1, [r5, #0]
 8008d24:	291d      	cmp	r1, #29
 8008d26:	d848      	bhi.n	8008dba <__sflush_r+0xf2>
 8008d28:	4a29      	ldr	r2, [pc, #164]	; (8008dd0 <__sflush_r+0x108>)
 8008d2a:	40ca      	lsrs	r2, r1
 8008d2c:	07d6      	lsls	r6, r2, #31
 8008d2e:	d544      	bpl.n	8008dba <__sflush_r+0xf2>
 8008d30:	2200      	movs	r2, #0
 8008d32:	6062      	str	r2, [r4, #4]
 8008d34:	04d9      	lsls	r1, r3, #19
 8008d36:	6922      	ldr	r2, [r4, #16]
 8008d38:	6022      	str	r2, [r4, #0]
 8008d3a:	d504      	bpl.n	8008d46 <__sflush_r+0x7e>
 8008d3c:	1c42      	adds	r2, r0, #1
 8008d3e:	d101      	bne.n	8008d44 <__sflush_r+0x7c>
 8008d40:	682b      	ldr	r3, [r5, #0]
 8008d42:	b903      	cbnz	r3, 8008d46 <__sflush_r+0x7e>
 8008d44:	6560      	str	r0, [r4, #84]	; 0x54
 8008d46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d48:	602f      	str	r7, [r5, #0]
 8008d4a:	2900      	cmp	r1, #0
 8008d4c:	d0c9      	beq.n	8008ce2 <__sflush_r+0x1a>
 8008d4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d52:	4299      	cmp	r1, r3
 8008d54:	d002      	beq.n	8008d5c <__sflush_r+0x94>
 8008d56:	4628      	mov	r0, r5
 8008d58:	f001 f95a 	bl	800a010 <_free_r>
 8008d5c:	2000      	movs	r0, #0
 8008d5e:	6360      	str	r0, [r4, #52]	; 0x34
 8008d60:	e7c0      	b.n	8008ce4 <__sflush_r+0x1c>
 8008d62:	2301      	movs	r3, #1
 8008d64:	4628      	mov	r0, r5
 8008d66:	47b0      	blx	r6
 8008d68:	1c41      	adds	r1, r0, #1
 8008d6a:	d1c8      	bne.n	8008cfe <__sflush_r+0x36>
 8008d6c:	682b      	ldr	r3, [r5, #0]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d0c5      	beq.n	8008cfe <__sflush_r+0x36>
 8008d72:	2b1d      	cmp	r3, #29
 8008d74:	d001      	beq.n	8008d7a <__sflush_r+0xb2>
 8008d76:	2b16      	cmp	r3, #22
 8008d78:	d101      	bne.n	8008d7e <__sflush_r+0xb6>
 8008d7a:	602f      	str	r7, [r5, #0]
 8008d7c:	e7b1      	b.n	8008ce2 <__sflush_r+0x1a>
 8008d7e:	89a3      	ldrh	r3, [r4, #12]
 8008d80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d84:	81a3      	strh	r3, [r4, #12]
 8008d86:	e7ad      	b.n	8008ce4 <__sflush_r+0x1c>
 8008d88:	690f      	ldr	r7, [r1, #16]
 8008d8a:	2f00      	cmp	r7, #0
 8008d8c:	d0a9      	beq.n	8008ce2 <__sflush_r+0x1a>
 8008d8e:	0793      	lsls	r3, r2, #30
 8008d90:	680e      	ldr	r6, [r1, #0]
 8008d92:	bf08      	it	eq
 8008d94:	694b      	ldreq	r3, [r1, #20]
 8008d96:	600f      	str	r7, [r1, #0]
 8008d98:	bf18      	it	ne
 8008d9a:	2300      	movne	r3, #0
 8008d9c:	eba6 0807 	sub.w	r8, r6, r7
 8008da0:	608b      	str	r3, [r1, #8]
 8008da2:	f1b8 0f00 	cmp.w	r8, #0
 8008da6:	dd9c      	ble.n	8008ce2 <__sflush_r+0x1a>
 8008da8:	4643      	mov	r3, r8
 8008daa:	463a      	mov	r2, r7
 8008dac:	6a21      	ldr	r1, [r4, #32]
 8008dae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008db0:	4628      	mov	r0, r5
 8008db2:	47b0      	blx	r6
 8008db4:	2800      	cmp	r0, #0
 8008db6:	dc06      	bgt.n	8008dc6 <__sflush_r+0xfe>
 8008db8:	89a3      	ldrh	r3, [r4, #12]
 8008dba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008dbe:	81a3      	strh	r3, [r4, #12]
 8008dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8008dc4:	e78e      	b.n	8008ce4 <__sflush_r+0x1c>
 8008dc6:	4407      	add	r7, r0
 8008dc8:	eba8 0800 	sub.w	r8, r8, r0
 8008dcc:	e7e9      	b.n	8008da2 <__sflush_r+0xda>
 8008dce:	bf00      	nop
 8008dd0:	20400001 	.word	0x20400001

08008dd4 <_fflush_r>:
 8008dd4:	b538      	push	{r3, r4, r5, lr}
 8008dd6:	690b      	ldr	r3, [r1, #16]
 8008dd8:	4605      	mov	r5, r0
 8008dda:	460c      	mov	r4, r1
 8008ddc:	b1db      	cbz	r3, 8008e16 <_fflush_r+0x42>
 8008dde:	b118      	cbz	r0, 8008de8 <_fflush_r+0x14>
 8008de0:	6983      	ldr	r3, [r0, #24]
 8008de2:	b90b      	cbnz	r3, 8008de8 <_fflush_r+0x14>
 8008de4:	f000 f872 	bl	8008ecc <__sinit>
 8008de8:	4b0c      	ldr	r3, [pc, #48]	; (8008e1c <_fflush_r+0x48>)
 8008dea:	429c      	cmp	r4, r3
 8008dec:	d109      	bne.n	8008e02 <_fflush_r+0x2e>
 8008dee:	686c      	ldr	r4, [r5, #4]
 8008df0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008df4:	b17b      	cbz	r3, 8008e16 <_fflush_r+0x42>
 8008df6:	4621      	mov	r1, r4
 8008df8:	4628      	mov	r0, r5
 8008dfa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008dfe:	f7ff bf63 	b.w	8008cc8 <__sflush_r>
 8008e02:	4b07      	ldr	r3, [pc, #28]	; (8008e20 <_fflush_r+0x4c>)
 8008e04:	429c      	cmp	r4, r3
 8008e06:	d101      	bne.n	8008e0c <_fflush_r+0x38>
 8008e08:	68ac      	ldr	r4, [r5, #8]
 8008e0a:	e7f1      	b.n	8008df0 <_fflush_r+0x1c>
 8008e0c:	4b05      	ldr	r3, [pc, #20]	; (8008e24 <_fflush_r+0x50>)
 8008e0e:	429c      	cmp	r4, r3
 8008e10:	bf08      	it	eq
 8008e12:	68ec      	ldreq	r4, [r5, #12]
 8008e14:	e7ec      	b.n	8008df0 <_fflush_r+0x1c>
 8008e16:	2000      	movs	r0, #0
 8008e18:	bd38      	pop	{r3, r4, r5, pc}
 8008e1a:	bf00      	nop
 8008e1c:	0800ad30 	.word	0x0800ad30
 8008e20:	0800ad50 	.word	0x0800ad50
 8008e24:	0800ad10 	.word	0x0800ad10

08008e28 <fflush>:
 8008e28:	4601      	mov	r1, r0
 8008e2a:	b920      	cbnz	r0, 8008e36 <fflush+0xe>
 8008e2c:	4b04      	ldr	r3, [pc, #16]	; (8008e40 <fflush+0x18>)
 8008e2e:	4905      	ldr	r1, [pc, #20]	; (8008e44 <fflush+0x1c>)
 8008e30:	6818      	ldr	r0, [r3, #0]
 8008e32:	f000 b8d3 	b.w	8008fdc <_fwalk_reent>
 8008e36:	4b04      	ldr	r3, [pc, #16]	; (8008e48 <fflush+0x20>)
 8008e38:	6818      	ldr	r0, [r3, #0]
 8008e3a:	f7ff bfcb 	b.w	8008dd4 <_fflush_r>
 8008e3e:	bf00      	nop
 8008e40:	0800ac6c 	.word	0x0800ac6c
 8008e44:	08008dd5 	.word	0x08008dd5
 8008e48:	20000010 	.word	0x20000010

08008e4c <std>:
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	b510      	push	{r4, lr}
 8008e50:	4604      	mov	r4, r0
 8008e52:	e9c0 3300 	strd	r3, r3, [r0]
 8008e56:	6083      	str	r3, [r0, #8]
 8008e58:	8181      	strh	r1, [r0, #12]
 8008e5a:	6643      	str	r3, [r0, #100]	; 0x64
 8008e5c:	81c2      	strh	r2, [r0, #14]
 8008e5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008e62:	6183      	str	r3, [r0, #24]
 8008e64:	4619      	mov	r1, r3
 8008e66:	2208      	movs	r2, #8
 8008e68:	305c      	adds	r0, #92	; 0x5c
 8008e6a:	f7fd fa3b 	bl	80062e4 <memset>
 8008e6e:	4b05      	ldr	r3, [pc, #20]	; (8008e84 <std+0x38>)
 8008e70:	6263      	str	r3, [r4, #36]	; 0x24
 8008e72:	4b05      	ldr	r3, [pc, #20]	; (8008e88 <std+0x3c>)
 8008e74:	62a3      	str	r3, [r4, #40]	; 0x28
 8008e76:	4b05      	ldr	r3, [pc, #20]	; (8008e8c <std+0x40>)
 8008e78:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008e7a:	4b05      	ldr	r3, [pc, #20]	; (8008e90 <std+0x44>)
 8008e7c:	6224      	str	r4, [r4, #32]
 8008e7e:	6323      	str	r3, [r4, #48]	; 0x30
 8008e80:	bd10      	pop	{r4, pc}
 8008e82:	bf00      	nop
 8008e84:	0800a7d1 	.word	0x0800a7d1
 8008e88:	0800a7f3 	.word	0x0800a7f3
 8008e8c:	0800a82b 	.word	0x0800a82b
 8008e90:	0800a84f 	.word	0x0800a84f

08008e94 <_cleanup_r>:
 8008e94:	4901      	ldr	r1, [pc, #4]	; (8008e9c <_cleanup_r+0x8>)
 8008e96:	f000 b8a1 	b.w	8008fdc <_fwalk_reent>
 8008e9a:	bf00      	nop
 8008e9c:	08008dd5 	.word	0x08008dd5

08008ea0 <__sfmoreglue>:
 8008ea0:	b570      	push	{r4, r5, r6, lr}
 8008ea2:	1e4a      	subs	r2, r1, #1
 8008ea4:	2568      	movs	r5, #104	; 0x68
 8008ea6:	4355      	muls	r5, r2
 8008ea8:	460e      	mov	r6, r1
 8008eaa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008eae:	f001 f8fd 	bl	800a0ac <_malloc_r>
 8008eb2:	4604      	mov	r4, r0
 8008eb4:	b140      	cbz	r0, 8008ec8 <__sfmoreglue+0x28>
 8008eb6:	2100      	movs	r1, #0
 8008eb8:	e9c0 1600 	strd	r1, r6, [r0]
 8008ebc:	300c      	adds	r0, #12
 8008ebe:	60a0      	str	r0, [r4, #8]
 8008ec0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008ec4:	f7fd fa0e 	bl	80062e4 <memset>
 8008ec8:	4620      	mov	r0, r4
 8008eca:	bd70      	pop	{r4, r5, r6, pc}

08008ecc <__sinit>:
 8008ecc:	6983      	ldr	r3, [r0, #24]
 8008ece:	b510      	push	{r4, lr}
 8008ed0:	4604      	mov	r4, r0
 8008ed2:	bb33      	cbnz	r3, 8008f22 <__sinit+0x56>
 8008ed4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008ed8:	6503      	str	r3, [r0, #80]	; 0x50
 8008eda:	4b12      	ldr	r3, [pc, #72]	; (8008f24 <__sinit+0x58>)
 8008edc:	4a12      	ldr	r2, [pc, #72]	; (8008f28 <__sinit+0x5c>)
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	6282      	str	r2, [r0, #40]	; 0x28
 8008ee2:	4298      	cmp	r0, r3
 8008ee4:	bf04      	itt	eq
 8008ee6:	2301      	moveq	r3, #1
 8008ee8:	6183      	streq	r3, [r0, #24]
 8008eea:	f000 f81f 	bl	8008f2c <__sfp>
 8008eee:	6060      	str	r0, [r4, #4]
 8008ef0:	4620      	mov	r0, r4
 8008ef2:	f000 f81b 	bl	8008f2c <__sfp>
 8008ef6:	60a0      	str	r0, [r4, #8]
 8008ef8:	4620      	mov	r0, r4
 8008efa:	f000 f817 	bl	8008f2c <__sfp>
 8008efe:	2200      	movs	r2, #0
 8008f00:	60e0      	str	r0, [r4, #12]
 8008f02:	2104      	movs	r1, #4
 8008f04:	6860      	ldr	r0, [r4, #4]
 8008f06:	f7ff ffa1 	bl	8008e4c <std>
 8008f0a:	2201      	movs	r2, #1
 8008f0c:	2109      	movs	r1, #9
 8008f0e:	68a0      	ldr	r0, [r4, #8]
 8008f10:	f7ff ff9c 	bl	8008e4c <std>
 8008f14:	2202      	movs	r2, #2
 8008f16:	2112      	movs	r1, #18
 8008f18:	68e0      	ldr	r0, [r4, #12]
 8008f1a:	f7ff ff97 	bl	8008e4c <std>
 8008f1e:	2301      	movs	r3, #1
 8008f20:	61a3      	str	r3, [r4, #24]
 8008f22:	bd10      	pop	{r4, pc}
 8008f24:	0800ac6c 	.word	0x0800ac6c
 8008f28:	08008e95 	.word	0x08008e95

08008f2c <__sfp>:
 8008f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f2e:	4b1b      	ldr	r3, [pc, #108]	; (8008f9c <__sfp+0x70>)
 8008f30:	681e      	ldr	r6, [r3, #0]
 8008f32:	69b3      	ldr	r3, [r6, #24]
 8008f34:	4607      	mov	r7, r0
 8008f36:	b913      	cbnz	r3, 8008f3e <__sfp+0x12>
 8008f38:	4630      	mov	r0, r6
 8008f3a:	f7ff ffc7 	bl	8008ecc <__sinit>
 8008f3e:	3648      	adds	r6, #72	; 0x48
 8008f40:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008f44:	3b01      	subs	r3, #1
 8008f46:	d503      	bpl.n	8008f50 <__sfp+0x24>
 8008f48:	6833      	ldr	r3, [r6, #0]
 8008f4a:	b133      	cbz	r3, 8008f5a <__sfp+0x2e>
 8008f4c:	6836      	ldr	r6, [r6, #0]
 8008f4e:	e7f7      	b.n	8008f40 <__sfp+0x14>
 8008f50:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008f54:	b16d      	cbz	r5, 8008f72 <__sfp+0x46>
 8008f56:	3468      	adds	r4, #104	; 0x68
 8008f58:	e7f4      	b.n	8008f44 <__sfp+0x18>
 8008f5a:	2104      	movs	r1, #4
 8008f5c:	4638      	mov	r0, r7
 8008f5e:	f7ff ff9f 	bl	8008ea0 <__sfmoreglue>
 8008f62:	6030      	str	r0, [r6, #0]
 8008f64:	2800      	cmp	r0, #0
 8008f66:	d1f1      	bne.n	8008f4c <__sfp+0x20>
 8008f68:	230c      	movs	r3, #12
 8008f6a:	603b      	str	r3, [r7, #0]
 8008f6c:	4604      	mov	r4, r0
 8008f6e:	4620      	mov	r0, r4
 8008f70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f72:	4b0b      	ldr	r3, [pc, #44]	; (8008fa0 <__sfp+0x74>)
 8008f74:	6665      	str	r5, [r4, #100]	; 0x64
 8008f76:	e9c4 5500 	strd	r5, r5, [r4]
 8008f7a:	60a5      	str	r5, [r4, #8]
 8008f7c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8008f80:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8008f84:	2208      	movs	r2, #8
 8008f86:	4629      	mov	r1, r5
 8008f88:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008f8c:	f7fd f9aa 	bl	80062e4 <memset>
 8008f90:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008f94:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008f98:	e7e9      	b.n	8008f6e <__sfp+0x42>
 8008f9a:	bf00      	nop
 8008f9c:	0800ac6c 	.word	0x0800ac6c
 8008fa0:	ffff0001 	.word	0xffff0001

08008fa4 <_fwalk>:
 8008fa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fa8:	4688      	mov	r8, r1
 8008faa:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008fae:	2600      	movs	r6, #0
 8008fb0:	b914      	cbnz	r4, 8008fb8 <_fwalk+0x14>
 8008fb2:	4630      	mov	r0, r6
 8008fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fb8:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8008fbc:	3f01      	subs	r7, #1
 8008fbe:	d501      	bpl.n	8008fc4 <_fwalk+0x20>
 8008fc0:	6824      	ldr	r4, [r4, #0]
 8008fc2:	e7f5      	b.n	8008fb0 <_fwalk+0xc>
 8008fc4:	89ab      	ldrh	r3, [r5, #12]
 8008fc6:	2b01      	cmp	r3, #1
 8008fc8:	d906      	bls.n	8008fd8 <_fwalk+0x34>
 8008fca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008fce:	3301      	adds	r3, #1
 8008fd0:	d002      	beq.n	8008fd8 <_fwalk+0x34>
 8008fd2:	4628      	mov	r0, r5
 8008fd4:	47c0      	blx	r8
 8008fd6:	4306      	orrs	r6, r0
 8008fd8:	3568      	adds	r5, #104	; 0x68
 8008fda:	e7ef      	b.n	8008fbc <_fwalk+0x18>

08008fdc <_fwalk_reent>:
 8008fdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fe0:	4680      	mov	r8, r0
 8008fe2:	4689      	mov	r9, r1
 8008fe4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008fe8:	2600      	movs	r6, #0
 8008fea:	b914      	cbnz	r4, 8008ff2 <_fwalk_reent+0x16>
 8008fec:	4630      	mov	r0, r6
 8008fee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ff2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8008ff6:	3f01      	subs	r7, #1
 8008ff8:	d501      	bpl.n	8008ffe <_fwalk_reent+0x22>
 8008ffa:	6824      	ldr	r4, [r4, #0]
 8008ffc:	e7f5      	b.n	8008fea <_fwalk_reent+0xe>
 8008ffe:	89ab      	ldrh	r3, [r5, #12]
 8009000:	2b01      	cmp	r3, #1
 8009002:	d907      	bls.n	8009014 <_fwalk_reent+0x38>
 8009004:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009008:	3301      	adds	r3, #1
 800900a:	d003      	beq.n	8009014 <_fwalk_reent+0x38>
 800900c:	4629      	mov	r1, r5
 800900e:	4640      	mov	r0, r8
 8009010:	47c8      	blx	r9
 8009012:	4306      	orrs	r6, r0
 8009014:	3568      	adds	r5, #104	; 0x68
 8009016:	e7ee      	b.n	8008ff6 <_fwalk_reent+0x1a>

08009018 <rshift>:
 8009018:	b5f0      	push	{r4, r5, r6, r7, lr}
 800901a:	6906      	ldr	r6, [r0, #16]
 800901c:	114b      	asrs	r3, r1, #5
 800901e:	429e      	cmp	r6, r3
 8009020:	f100 0414 	add.w	r4, r0, #20
 8009024:	dd30      	ble.n	8009088 <rshift+0x70>
 8009026:	f011 011f 	ands.w	r1, r1, #31
 800902a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800902e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8009032:	d108      	bne.n	8009046 <rshift+0x2e>
 8009034:	4621      	mov	r1, r4
 8009036:	42b2      	cmp	r2, r6
 8009038:	460b      	mov	r3, r1
 800903a:	d211      	bcs.n	8009060 <rshift+0x48>
 800903c:	f852 3b04 	ldr.w	r3, [r2], #4
 8009040:	f841 3b04 	str.w	r3, [r1], #4
 8009044:	e7f7      	b.n	8009036 <rshift+0x1e>
 8009046:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800904a:	f1c1 0c20 	rsb	ip, r1, #32
 800904e:	40cd      	lsrs	r5, r1
 8009050:	3204      	adds	r2, #4
 8009052:	4623      	mov	r3, r4
 8009054:	42b2      	cmp	r2, r6
 8009056:	4617      	mov	r7, r2
 8009058:	d30c      	bcc.n	8009074 <rshift+0x5c>
 800905a:	601d      	str	r5, [r3, #0]
 800905c:	b105      	cbz	r5, 8009060 <rshift+0x48>
 800905e:	3304      	adds	r3, #4
 8009060:	1b1a      	subs	r2, r3, r4
 8009062:	42a3      	cmp	r3, r4
 8009064:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009068:	bf08      	it	eq
 800906a:	2300      	moveq	r3, #0
 800906c:	6102      	str	r2, [r0, #16]
 800906e:	bf08      	it	eq
 8009070:	6143      	streq	r3, [r0, #20]
 8009072:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009074:	683f      	ldr	r7, [r7, #0]
 8009076:	fa07 f70c 	lsl.w	r7, r7, ip
 800907a:	433d      	orrs	r5, r7
 800907c:	f843 5b04 	str.w	r5, [r3], #4
 8009080:	f852 5b04 	ldr.w	r5, [r2], #4
 8009084:	40cd      	lsrs	r5, r1
 8009086:	e7e5      	b.n	8009054 <rshift+0x3c>
 8009088:	4623      	mov	r3, r4
 800908a:	e7e9      	b.n	8009060 <rshift+0x48>

0800908c <__hexdig_fun>:
 800908c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009090:	2b09      	cmp	r3, #9
 8009092:	d802      	bhi.n	800909a <__hexdig_fun+0xe>
 8009094:	3820      	subs	r0, #32
 8009096:	b2c0      	uxtb	r0, r0
 8009098:	4770      	bx	lr
 800909a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800909e:	2b05      	cmp	r3, #5
 80090a0:	d801      	bhi.n	80090a6 <__hexdig_fun+0x1a>
 80090a2:	3847      	subs	r0, #71	; 0x47
 80090a4:	e7f7      	b.n	8009096 <__hexdig_fun+0xa>
 80090a6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80090aa:	2b05      	cmp	r3, #5
 80090ac:	d801      	bhi.n	80090b2 <__hexdig_fun+0x26>
 80090ae:	3827      	subs	r0, #39	; 0x27
 80090b0:	e7f1      	b.n	8009096 <__hexdig_fun+0xa>
 80090b2:	2000      	movs	r0, #0
 80090b4:	4770      	bx	lr

080090b6 <__gethex>:
 80090b6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090ba:	b08b      	sub	sp, #44	; 0x2c
 80090bc:	468a      	mov	sl, r1
 80090be:	9002      	str	r0, [sp, #8]
 80090c0:	9816      	ldr	r0, [sp, #88]	; 0x58
 80090c2:	9306      	str	r3, [sp, #24]
 80090c4:	4690      	mov	r8, r2
 80090c6:	f000 fafc 	bl	80096c2 <__localeconv_l>
 80090ca:	6803      	ldr	r3, [r0, #0]
 80090cc:	9303      	str	r3, [sp, #12]
 80090ce:	4618      	mov	r0, r3
 80090d0:	f7f7 f89e 	bl	8000210 <strlen>
 80090d4:	9b03      	ldr	r3, [sp, #12]
 80090d6:	9001      	str	r0, [sp, #4]
 80090d8:	4403      	add	r3, r0
 80090da:	f04f 0b00 	mov.w	fp, #0
 80090de:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80090e2:	9307      	str	r3, [sp, #28]
 80090e4:	f8da 3000 	ldr.w	r3, [sl]
 80090e8:	3302      	adds	r3, #2
 80090ea:	461f      	mov	r7, r3
 80090ec:	f813 0b01 	ldrb.w	r0, [r3], #1
 80090f0:	2830      	cmp	r0, #48	; 0x30
 80090f2:	d06c      	beq.n	80091ce <__gethex+0x118>
 80090f4:	f7ff ffca 	bl	800908c <__hexdig_fun>
 80090f8:	4604      	mov	r4, r0
 80090fa:	2800      	cmp	r0, #0
 80090fc:	d16a      	bne.n	80091d4 <__gethex+0x11e>
 80090fe:	9a01      	ldr	r2, [sp, #4]
 8009100:	9903      	ldr	r1, [sp, #12]
 8009102:	4638      	mov	r0, r7
 8009104:	f001 fba7 	bl	800a856 <strncmp>
 8009108:	2800      	cmp	r0, #0
 800910a:	d166      	bne.n	80091da <__gethex+0x124>
 800910c:	9b01      	ldr	r3, [sp, #4]
 800910e:	5cf8      	ldrb	r0, [r7, r3]
 8009110:	18fe      	adds	r6, r7, r3
 8009112:	f7ff ffbb 	bl	800908c <__hexdig_fun>
 8009116:	2800      	cmp	r0, #0
 8009118:	d062      	beq.n	80091e0 <__gethex+0x12a>
 800911a:	4633      	mov	r3, r6
 800911c:	7818      	ldrb	r0, [r3, #0]
 800911e:	2830      	cmp	r0, #48	; 0x30
 8009120:	461f      	mov	r7, r3
 8009122:	f103 0301 	add.w	r3, r3, #1
 8009126:	d0f9      	beq.n	800911c <__gethex+0x66>
 8009128:	f7ff ffb0 	bl	800908c <__hexdig_fun>
 800912c:	fab0 f580 	clz	r5, r0
 8009130:	096d      	lsrs	r5, r5, #5
 8009132:	4634      	mov	r4, r6
 8009134:	f04f 0b01 	mov.w	fp, #1
 8009138:	463a      	mov	r2, r7
 800913a:	4616      	mov	r6, r2
 800913c:	3201      	adds	r2, #1
 800913e:	7830      	ldrb	r0, [r6, #0]
 8009140:	f7ff ffa4 	bl	800908c <__hexdig_fun>
 8009144:	2800      	cmp	r0, #0
 8009146:	d1f8      	bne.n	800913a <__gethex+0x84>
 8009148:	9a01      	ldr	r2, [sp, #4]
 800914a:	9903      	ldr	r1, [sp, #12]
 800914c:	4630      	mov	r0, r6
 800914e:	f001 fb82 	bl	800a856 <strncmp>
 8009152:	b950      	cbnz	r0, 800916a <__gethex+0xb4>
 8009154:	b954      	cbnz	r4, 800916c <__gethex+0xb6>
 8009156:	9b01      	ldr	r3, [sp, #4]
 8009158:	18f4      	adds	r4, r6, r3
 800915a:	4622      	mov	r2, r4
 800915c:	4616      	mov	r6, r2
 800915e:	3201      	adds	r2, #1
 8009160:	7830      	ldrb	r0, [r6, #0]
 8009162:	f7ff ff93 	bl	800908c <__hexdig_fun>
 8009166:	2800      	cmp	r0, #0
 8009168:	d1f8      	bne.n	800915c <__gethex+0xa6>
 800916a:	b10c      	cbz	r4, 8009170 <__gethex+0xba>
 800916c:	1ba4      	subs	r4, r4, r6
 800916e:	00a4      	lsls	r4, r4, #2
 8009170:	7833      	ldrb	r3, [r6, #0]
 8009172:	2b50      	cmp	r3, #80	; 0x50
 8009174:	d001      	beq.n	800917a <__gethex+0xc4>
 8009176:	2b70      	cmp	r3, #112	; 0x70
 8009178:	d140      	bne.n	80091fc <__gethex+0x146>
 800917a:	7873      	ldrb	r3, [r6, #1]
 800917c:	2b2b      	cmp	r3, #43	; 0x2b
 800917e:	d031      	beq.n	80091e4 <__gethex+0x12e>
 8009180:	2b2d      	cmp	r3, #45	; 0x2d
 8009182:	d033      	beq.n	80091ec <__gethex+0x136>
 8009184:	1c71      	adds	r1, r6, #1
 8009186:	f04f 0900 	mov.w	r9, #0
 800918a:	7808      	ldrb	r0, [r1, #0]
 800918c:	f7ff ff7e 	bl	800908c <__hexdig_fun>
 8009190:	1e43      	subs	r3, r0, #1
 8009192:	b2db      	uxtb	r3, r3
 8009194:	2b18      	cmp	r3, #24
 8009196:	d831      	bhi.n	80091fc <__gethex+0x146>
 8009198:	f1a0 0210 	sub.w	r2, r0, #16
 800919c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80091a0:	f7ff ff74 	bl	800908c <__hexdig_fun>
 80091a4:	1e43      	subs	r3, r0, #1
 80091a6:	b2db      	uxtb	r3, r3
 80091a8:	2b18      	cmp	r3, #24
 80091aa:	d922      	bls.n	80091f2 <__gethex+0x13c>
 80091ac:	f1b9 0f00 	cmp.w	r9, #0
 80091b0:	d000      	beq.n	80091b4 <__gethex+0xfe>
 80091b2:	4252      	negs	r2, r2
 80091b4:	4414      	add	r4, r2
 80091b6:	f8ca 1000 	str.w	r1, [sl]
 80091ba:	b30d      	cbz	r5, 8009200 <__gethex+0x14a>
 80091bc:	f1bb 0f00 	cmp.w	fp, #0
 80091c0:	bf0c      	ite	eq
 80091c2:	2706      	moveq	r7, #6
 80091c4:	2700      	movne	r7, #0
 80091c6:	4638      	mov	r0, r7
 80091c8:	b00b      	add	sp, #44	; 0x2c
 80091ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091ce:	f10b 0b01 	add.w	fp, fp, #1
 80091d2:	e78a      	b.n	80090ea <__gethex+0x34>
 80091d4:	2500      	movs	r5, #0
 80091d6:	462c      	mov	r4, r5
 80091d8:	e7ae      	b.n	8009138 <__gethex+0x82>
 80091da:	463e      	mov	r6, r7
 80091dc:	2501      	movs	r5, #1
 80091de:	e7c7      	b.n	8009170 <__gethex+0xba>
 80091e0:	4604      	mov	r4, r0
 80091e2:	e7fb      	b.n	80091dc <__gethex+0x126>
 80091e4:	f04f 0900 	mov.w	r9, #0
 80091e8:	1cb1      	adds	r1, r6, #2
 80091ea:	e7ce      	b.n	800918a <__gethex+0xd4>
 80091ec:	f04f 0901 	mov.w	r9, #1
 80091f0:	e7fa      	b.n	80091e8 <__gethex+0x132>
 80091f2:	230a      	movs	r3, #10
 80091f4:	fb03 0202 	mla	r2, r3, r2, r0
 80091f8:	3a10      	subs	r2, #16
 80091fa:	e7cf      	b.n	800919c <__gethex+0xe6>
 80091fc:	4631      	mov	r1, r6
 80091fe:	e7da      	b.n	80091b6 <__gethex+0x100>
 8009200:	1bf3      	subs	r3, r6, r7
 8009202:	3b01      	subs	r3, #1
 8009204:	4629      	mov	r1, r5
 8009206:	2b07      	cmp	r3, #7
 8009208:	dc49      	bgt.n	800929e <__gethex+0x1e8>
 800920a:	9802      	ldr	r0, [sp, #8]
 800920c:	f000 faf3 	bl	80097f6 <_Balloc>
 8009210:	9b01      	ldr	r3, [sp, #4]
 8009212:	f100 0914 	add.w	r9, r0, #20
 8009216:	f04f 0b00 	mov.w	fp, #0
 800921a:	f1c3 0301 	rsb	r3, r3, #1
 800921e:	4605      	mov	r5, r0
 8009220:	f8cd 9010 	str.w	r9, [sp, #16]
 8009224:	46da      	mov	sl, fp
 8009226:	9308      	str	r3, [sp, #32]
 8009228:	42b7      	cmp	r7, r6
 800922a:	d33b      	bcc.n	80092a4 <__gethex+0x1ee>
 800922c:	9804      	ldr	r0, [sp, #16]
 800922e:	f840 ab04 	str.w	sl, [r0], #4
 8009232:	eba0 0009 	sub.w	r0, r0, r9
 8009236:	1080      	asrs	r0, r0, #2
 8009238:	6128      	str	r0, [r5, #16]
 800923a:	0147      	lsls	r7, r0, #5
 800923c:	4650      	mov	r0, sl
 800923e:	f000 fb9e 	bl	800997e <__hi0bits>
 8009242:	f8d8 6000 	ldr.w	r6, [r8]
 8009246:	1a3f      	subs	r7, r7, r0
 8009248:	42b7      	cmp	r7, r6
 800924a:	dd64      	ble.n	8009316 <__gethex+0x260>
 800924c:	1bbf      	subs	r7, r7, r6
 800924e:	4639      	mov	r1, r7
 8009250:	4628      	mov	r0, r5
 8009252:	f000 fead 	bl	8009fb0 <__any_on>
 8009256:	4682      	mov	sl, r0
 8009258:	b178      	cbz	r0, 800927a <__gethex+0x1c4>
 800925a:	1e7b      	subs	r3, r7, #1
 800925c:	1159      	asrs	r1, r3, #5
 800925e:	f003 021f 	and.w	r2, r3, #31
 8009262:	f04f 0a01 	mov.w	sl, #1
 8009266:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800926a:	fa0a f202 	lsl.w	r2, sl, r2
 800926e:	420a      	tst	r2, r1
 8009270:	d003      	beq.n	800927a <__gethex+0x1c4>
 8009272:	4553      	cmp	r3, sl
 8009274:	dc46      	bgt.n	8009304 <__gethex+0x24e>
 8009276:	f04f 0a02 	mov.w	sl, #2
 800927a:	4639      	mov	r1, r7
 800927c:	4628      	mov	r0, r5
 800927e:	f7ff fecb 	bl	8009018 <rshift>
 8009282:	443c      	add	r4, r7
 8009284:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009288:	42a3      	cmp	r3, r4
 800928a:	da52      	bge.n	8009332 <__gethex+0x27c>
 800928c:	4629      	mov	r1, r5
 800928e:	9802      	ldr	r0, [sp, #8]
 8009290:	f000 fae5 	bl	800985e <_Bfree>
 8009294:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009296:	2300      	movs	r3, #0
 8009298:	6013      	str	r3, [r2, #0]
 800929a:	27a3      	movs	r7, #163	; 0xa3
 800929c:	e793      	b.n	80091c6 <__gethex+0x110>
 800929e:	3101      	adds	r1, #1
 80092a0:	105b      	asrs	r3, r3, #1
 80092a2:	e7b0      	b.n	8009206 <__gethex+0x150>
 80092a4:	1e73      	subs	r3, r6, #1
 80092a6:	9305      	str	r3, [sp, #20]
 80092a8:	9a07      	ldr	r2, [sp, #28]
 80092aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80092ae:	4293      	cmp	r3, r2
 80092b0:	d018      	beq.n	80092e4 <__gethex+0x22e>
 80092b2:	f1bb 0f20 	cmp.w	fp, #32
 80092b6:	d107      	bne.n	80092c8 <__gethex+0x212>
 80092b8:	9b04      	ldr	r3, [sp, #16]
 80092ba:	f8c3 a000 	str.w	sl, [r3]
 80092be:	3304      	adds	r3, #4
 80092c0:	f04f 0a00 	mov.w	sl, #0
 80092c4:	9304      	str	r3, [sp, #16]
 80092c6:	46d3      	mov	fp, sl
 80092c8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80092cc:	f7ff fede 	bl	800908c <__hexdig_fun>
 80092d0:	f000 000f 	and.w	r0, r0, #15
 80092d4:	fa00 f00b 	lsl.w	r0, r0, fp
 80092d8:	ea4a 0a00 	orr.w	sl, sl, r0
 80092dc:	f10b 0b04 	add.w	fp, fp, #4
 80092e0:	9b05      	ldr	r3, [sp, #20]
 80092e2:	e00d      	b.n	8009300 <__gethex+0x24a>
 80092e4:	9b05      	ldr	r3, [sp, #20]
 80092e6:	9a08      	ldr	r2, [sp, #32]
 80092e8:	4413      	add	r3, r2
 80092ea:	42bb      	cmp	r3, r7
 80092ec:	d3e1      	bcc.n	80092b2 <__gethex+0x1fc>
 80092ee:	4618      	mov	r0, r3
 80092f0:	9a01      	ldr	r2, [sp, #4]
 80092f2:	9903      	ldr	r1, [sp, #12]
 80092f4:	9309      	str	r3, [sp, #36]	; 0x24
 80092f6:	f001 faae 	bl	800a856 <strncmp>
 80092fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092fc:	2800      	cmp	r0, #0
 80092fe:	d1d8      	bne.n	80092b2 <__gethex+0x1fc>
 8009300:	461e      	mov	r6, r3
 8009302:	e791      	b.n	8009228 <__gethex+0x172>
 8009304:	1eb9      	subs	r1, r7, #2
 8009306:	4628      	mov	r0, r5
 8009308:	f000 fe52 	bl	8009fb0 <__any_on>
 800930c:	2800      	cmp	r0, #0
 800930e:	d0b2      	beq.n	8009276 <__gethex+0x1c0>
 8009310:	f04f 0a03 	mov.w	sl, #3
 8009314:	e7b1      	b.n	800927a <__gethex+0x1c4>
 8009316:	da09      	bge.n	800932c <__gethex+0x276>
 8009318:	1bf7      	subs	r7, r6, r7
 800931a:	4629      	mov	r1, r5
 800931c:	463a      	mov	r2, r7
 800931e:	9802      	ldr	r0, [sp, #8]
 8009320:	f000 fc68 	bl	8009bf4 <__lshift>
 8009324:	1be4      	subs	r4, r4, r7
 8009326:	4605      	mov	r5, r0
 8009328:	f100 0914 	add.w	r9, r0, #20
 800932c:	f04f 0a00 	mov.w	sl, #0
 8009330:	e7a8      	b.n	8009284 <__gethex+0x1ce>
 8009332:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009336:	42a0      	cmp	r0, r4
 8009338:	dd6a      	ble.n	8009410 <__gethex+0x35a>
 800933a:	1b04      	subs	r4, r0, r4
 800933c:	42a6      	cmp	r6, r4
 800933e:	dc2e      	bgt.n	800939e <__gethex+0x2e8>
 8009340:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009344:	2b02      	cmp	r3, #2
 8009346:	d022      	beq.n	800938e <__gethex+0x2d8>
 8009348:	2b03      	cmp	r3, #3
 800934a:	d024      	beq.n	8009396 <__gethex+0x2e0>
 800934c:	2b01      	cmp	r3, #1
 800934e:	d115      	bne.n	800937c <__gethex+0x2c6>
 8009350:	42a6      	cmp	r6, r4
 8009352:	d113      	bne.n	800937c <__gethex+0x2c6>
 8009354:	2e01      	cmp	r6, #1
 8009356:	dc0b      	bgt.n	8009370 <__gethex+0x2ba>
 8009358:	9a06      	ldr	r2, [sp, #24]
 800935a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800935e:	6013      	str	r3, [r2, #0]
 8009360:	2301      	movs	r3, #1
 8009362:	612b      	str	r3, [r5, #16]
 8009364:	f8c9 3000 	str.w	r3, [r9]
 8009368:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800936a:	2762      	movs	r7, #98	; 0x62
 800936c:	601d      	str	r5, [r3, #0]
 800936e:	e72a      	b.n	80091c6 <__gethex+0x110>
 8009370:	1e71      	subs	r1, r6, #1
 8009372:	4628      	mov	r0, r5
 8009374:	f000 fe1c 	bl	8009fb0 <__any_on>
 8009378:	2800      	cmp	r0, #0
 800937a:	d1ed      	bne.n	8009358 <__gethex+0x2a2>
 800937c:	4629      	mov	r1, r5
 800937e:	9802      	ldr	r0, [sp, #8]
 8009380:	f000 fa6d 	bl	800985e <_Bfree>
 8009384:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009386:	2300      	movs	r3, #0
 8009388:	6013      	str	r3, [r2, #0]
 800938a:	2750      	movs	r7, #80	; 0x50
 800938c:	e71b      	b.n	80091c6 <__gethex+0x110>
 800938e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009390:	2b00      	cmp	r3, #0
 8009392:	d0e1      	beq.n	8009358 <__gethex+0x2a2>
 8009394:	e7f2      	b.n	800937c <__gethex+0x2c6>
 8009396:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009398:	2b00      	cmp	r3, #0
 800939a:	d1dd      	bne.n	8009358 <__gethex+0x2a2>
 800939c:	e7ee      	b.n	800937c <__gethex+0x2c6>
 800939e:	1e67      	subs	r7, r4, #1
 80093a0:	f1ba 0f00 	cmp.w	sl, #0
 80093a4:	d131      	bne.n	800940a <__gethex+0x354>
 80093a6:	b127      	cbz	r7, 80093b2 <__gethex+0x2fc>
 80093a8:	4639      	mov	r1, r7
 80093aa:	4628      	mov	r0, r5
 80093ac:	f000 fe00 	bl	8009fb0 <__any_on>
 80093b0:	4682      	mov	sl, r0
 80093b2:	117a      	asrs	r2, r7, #5
 80093b4:	2301      	movs	r3, #1
 80093b6:	f007 071f 	and.w	r7, r7, #31
 80093ba:	fa03 f707 	lsl.w	r7, r3, r7
 80093be:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80093c2:	4621      	mov	r1, r4
 80093c4:	421f      	tst	r7, r3
 80093c6:	4628      	mov	r0, r5
 80093c8:	bf18      	it	ne
 80093ca:	f04a 0a02 	orrne.w	sl, sl, #2
 80093ce:	1b36      	subs	r6, r6, r4
 80093d0:	f7ff fe22 	bl	8009018 <rshift>
 80093d4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80093d8:	2702      	movs	r7, #2
 80093da:	f1ba 0f00 	cmp.w	sl, #0
 80093de:	d048      	beq.n	8009472 <__gethex+0x3bc>
 80093e0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80093e4:	2b02      	cmp	r3, #2
 80093e6:	d015      	beq.n	8009414 <__gethex+0x35e>
 80093e8:	2b03      	cmp	r3, #3
 80093ea:	d017      	beq.n	800941c <__gethex+0x366>
 80093ec:	2b01      	cmp	r3, #1
 80093ee:	d109      	bne.n	8009404 <__gethex+0x34e>
 80093f0:	f01a 0f02 	tst.w	sl, #2
 80093f4:	d006      	beq.n	8009404 <__gethex+0x34e>
 80093f6:	f8d9 3000 	ldr.w	r3, [r9]
 80093fa:	ea4a 0a03 	orr.w	sl, sl, r3
 80093fe:	f01a 0f01 	tst.w	sl, #1
 8009402:	d10e      	bne.n	8009422 <__gethex+0x36c>
 8009404:	f047 0710 	orr.w	r7, r7, #16
 8009408:	e033      	b.n	8009472 <__gethex+0x3bc>
 800940a:	f04f 0a01 	mov.w	sl, #1
 800940e:	e7d0      	b.n	80093b2 <__gethex+0x2fc>
 8009410:	2701      	movs	r7, #1
 8009412:	e7e2      	b.n	80093da <__gethex+0x324>
 8009414:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009416:	f1c3 0301 	rsb	r3, r3, #1
 800941a:	9315      	str	r3, [sp, #84]	; 0x54
 800941c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800941e:	2b00      	cmp	r3, #0
 8009420:	d0f0      	beq.n	8009404 <__gethex+0x34e>
 8009422:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8009426:	f105 0314 	add.w	r3, r5, #20
 800942a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800942e:	eb03 010a 	add.w	r1, r3, sl
 8009432:	f04f 0c00 	mov.w	ip, #0
 8009436:	4618      	mov	r0, r3
 8009438:	f853 2b04 	ldr.w	r2, [r3], #4
 800943c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009440:	d01c      	beq.n	800947c <__gethex+0x3c6>
 8009442:	3201      	adds	r2, #1
 8009444:	6002      	str	r2, [r0, #0]
 8009446:	2f02      	cmp	r7, #2
 8009448:	f105 0314 	add.w	r3, r5, #20
 800944c:	d138      	bne.n	80094c0 <__gethex+0x40a>
 800944e:	f8d8 2000 	ldr.w	r2, [r8]
 8009452:	3a01      	subs	r2, #1
 8009454:	42b2      	cmp	r2, r6
 8009456:	d10a      	bne.n	800946e <__gethex+0x3b8>
 8009458:	1171      	asrs	r1, r6, #5
 800945a:	2201      	movs	r2, #1
 800945c:	f006 061f 	and.w	r6, r6, #31
 8009460:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009464:	fa02 f606 	lsl.w	r6, r2, r6
 8009468:	421e      	tst	r6, r3
 800946a:	bf18      	it	ne
 800946c:	4617      	movne	r7, r2
 800946e:	f047 0720 	orr.w	r7, r7, #32
 8009472:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009474:	601d      	str	r5, [r3, #0]
 8009476:	9b06      	ldr	r3, [sp, #24]
 8009478:	601c      	str	r4, [r3, #0]
 800947a:	e6a4      	b.n	80091c6 <__gethex+0x110>
 800947c:	4299      	cmp	r1, r3
 800947e:	f843 cc04 	str.w	ip, [r3, #-4]
 8009482:	d8d8      	bhi.n	8009436 <__gethex+0x380>
 8009484:	68ab      	ldr	r3, [r5, #8]
 8009486:	4599      	cmp	r9, r3
 8009488:	db12      	blt.n	80094b0 <__gethex+0x3fa>
 800948a:	6869      	ldr	r1, [r5, #4]
 800948c:	9802      	ldr	r0, [sp, #8]
 800948e:	3101      	adds	r1, #1
 8009490:	f000 f9b1 	bl	80097f6 <_Balloc>
 8009494:	692a      	ldr	r2, [r5, #16]
 8009496:	3202      	adds	r2, #2
 8009498:	f105 010c 	add.w	r1, r5, #12
 800949c:	4683      	mov	fp, r0
 800949e:	0092      	lsls	r2, r2, #2
 80094a0:	300c      	adds	r0, #12
 80094a2:	f000 f99d 	bl	80097e0 <memcpy>
 80094a6:	4629      	mov	r1, r5
 80094a8:	9802      	ldr	r0, [sp, #8]
 80094aa:	f000 f9d8 	bl	800985e <_Bfree>
 80094ae:	465d      	mov	r5, fp
 80094b0:	692b      	ldr	r3, [r5, #16]
 80094b2:	1c5a      	adds	r2, r3, #1
 80094b4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80094b8:	612a      	str	r2, [r5, #16]
 80094ba:	2201      	movs	r2, #1
 80094bc:	615a      	str	r2, [r3, #20]
 80094be:	e7c2      	b.n	8009446 <__gethex+0x390>
 80094c0:	692a      	ldr	r2, [r5, #16]
 80094c2:	454a      	cmp	r2, r9
 80094c4:	dd0b      	ble.n	80094de <__gethex+0x428>
 80094c6:	2101      	movs	r1, #1
 80094c8:	4628      	mov	r0, r5
 80094ca:	f7ff fda5 	bl	8009018 <rshift>
 80094ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80094d2:	3401      	adds	r4, #1
 80094d4:	42a3      	cmp	r3, r4
 80094d6:	f6ff aed9 	blt.w	800928c <__gethex+0x1d6>
 80094da:	2701      	movs	r7, #1
 80094dc:	e7c7      	b.n	800946e <__gethex+0x3b8>
 80094de:	f016 061f 	ands.w	r6, r6, #31
 80094e2:	d0fa      	beq.n	80094da <__gethex+0x424>
 80094e4:	449a      	add	sl, r3
 80094e6:	f1c6 0620 	rsb	r6, r6, #32
 80094ea:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80094ee:	f000 fa46 	bl	800997e <__hi0bits>
 80094f2:	42b0      	cmp	r0, r6
 80094f4:	dbe7      	blt.n	80094c6 <__gethex+0x410>
 80094f6:	e7f0      	b.n	80094da <__gethex+0x424>

080094f8 <L_shift>:
 80094f8:	f1c2 0208 	rsb	r2, r2, #8
 80094fc:	0092      	lsls	r2, r2, #2
 80094fe:	b570      	push	{r4, r5, r6, lr}
 8009500:	f1c2 0620 	rsb	r6, r2, #32
 8009504:	6843      	ldr	r3, [r0, #4]
 8009506:	6804      	ldr	r4, [r0, #0]
 8009508:	fa03 f506 	lsl.w	r5, r3, r6
 800950c:	432c      	orrs	r4, r5
 800950e:	40d3      	lsrs	r3, r2
 8009510:	6004      	str	r4, [r0, #0]
 8009512:	f840 3f04 	str.w	r3, [r0, #4]!
 8009516:	4288      	cmp	r0, r1
 8009518:	d3f4      	bcc.n	8009504 <L_shift+0xc>
 800951a:	bd70      	pop	{r4, r5, r6, pc}

0800951c <__match>:
 800951c:	b530      	push	{r4, r5, lr}
 800951e:	6803      	ldr	r3, [r0, #0]
 8009520:	3301      	adds	r3, #1
 8009522:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009526:	b914      	cbnz	r4, 800952e <__match+0x12>
 8009528:	6003      	str	r3, [r0, #0]
 800952a:	2001      	movs	r0, #1
 800952c:	bd30      	pop	{r4, r5, pc}
 800952e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009532:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009536:	2d19      	cmp	r5, #25
 8009538:	bf98      	it	ls
 800953a:	3220      	addls	r2, #32
 800953c:	42a2      	cmp	r2, r4
 800953e:	d0f0      	beq.n	8009522 <__match+0x6>
 8009540:	2000      	movs	r0, #0
 8009542:	e7f3      	b.n	800952c <__match+0x10>

08009544 <__hexnan>:
 8009544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009548:	680b      	ldr	r3, [r1, #0]
 800954a:	6801      	ldr	r1, [r0, #0]
 800954c:	115f      	asrs	r7, r3, #5
 800954e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8009552:	f013 031f 	ands.w	r3, r3, #31
 8009556:	b087      	sub	sp, #28
 8009558:	bf18      	it	ne
 800955a:	3704      	addne	r7, #4
 800955c:	2500      	movs	r5, #0
 800955e:	1f3e      	subs	r6, r7, #4
 8009560:	4682      	mov	sl, r0
 8009562:	4690      	mov	r8, r2
 8009564:	9301      	str	r3, [sp, #4]
 8009566:	f847 5c04 	str.w	r5, [r7, #-4]
 800956a:	46b1      	mov	r9, r6
 800956c:	4634      	mov	r4, r6
 800956e:	9502      	str	r5, [sp, #8]
 8009570:	46ab      	mov	fp, r5
 8009572:	784a      	ldrb	r2, [r1, #1]
 8009574:	1c4b      	adds	r3, r1, #1
 8009576:	9303      	str	r3, [sp, #12]
 8009578:	b342      	cbz	r2, 80095cc <__hexnan+0x88>
 800957a:	4610      	mov	r0, r2
 800957c:	9105      	str	r1, [sp, #20]
 800957e:	9204      	str	r2, [sp, #16]
 8009580:	f7ff fd84 	bl	800908c <__hexdig_fun>
 8009584:	2800      	cmp	r0, #0
 8009586:	d143      	bne.n	8009610 <__hexnan+0xcc>
 8009588:	9a04      	ldr	r2, [sp, #16]
 800958a:	9905      	ldr	r1, [sp, #20]
 800958c:	2a20      	cmp	r2, #32
 800958e:	d818      	bhi.n	80095c2 <__hexnan+0x7e>
 8009590:	9b02      	ldr	r3, [sp, #8]
 8009592:	459b      	cmp	fp, r3
 8009594:	dd13      	ble.n	80095be <__hexnan+0x7a>
 8009596:	454c      	cmp	r4, r9
 8009598:	d206      	bcs.n	80095a8 <__hexnan+0x64>
 800959a:	2d07      	cmp	r5, #7
 800959c:	dc04      	bgt.n	80095a8 <__hexnan+0x64>
 800959e:	462a      	mov	r2, r5
 80095a0:	4649      	mov	r1, r9
 80095a2:	4620      	mov	r0, r4
 80095a4:	f7ff ffa8 	bl	80094f8 <L_shift>
 80095a8:	4544      	cmp	r4, r8
 80095aa:	d944      	bls.n	8009636 <__hexnan+0xf2>
 80095ac:	2300      	movs	r3, #0
 80095ae:	f1a4 0904 	sub.w	r9, r4, #4
 80095b2:	f844 3c04 	str.w	r3, [r4, #-4]
 80095b6:	f8cd b008 	str.w	fp, [sp, #8]
 80095ba:	464c      	mov	r4, r9
 80095bc:	461d      	mov	r5, r3
 80095be:	9903      	ldr	r1, [sp, #12]
 80095c0:	e7d7      	b.n	8009572 <__hexnan+0x2e>
 80095c2:	2a29      	cmp	r2, #41	; 0x29
 80095c4:	d14a      	bne.n	800965c <__hexnan+0x118>
 80095c6:	3102      	adds	r1, #2
 80095c8:	f8ca 1000 	str.w	r1, [sl]
 80095cc:	f1bb 0f00 	cmp.w	fp, #0
 80095d0:	d044      	beq.n	800965c <__hexnan+0x118>
 80095d2:	454c      	cmp	r4, r9
 80095d4:	d206      	bcs.n	80095e4 <__hexnan+0xa0>
 80095d6:	2d07      	cmp	r5, #7
 80095d8:	dc04      	bgt.n	80095e4 <__hexnan+0xa0>
 80095da:	462a      	mov	r2, r5
 80095dc:	4649      	mov	r1, r9
 80095de:	4620      	mov	r0, r4
 80095e0:	f7ff ff8a 	bl	80094f8 <L_shift>
 80095e4:	4544      	cmp	r4, r8
 80095e6:	d928      	bls.n	800963a <__hexnan+0xf6>
 80095e8:	4643      	mov	r3, r8
 80095ea:	f854 2b04 	ldr.w	r2, [r4], #4
 80095ee:	f843 2b04 	str.w	r2, [r3], #4
 80095f2:	42a6      	cmp	r6, r4
 80095f4:	d2f9      	bcs.n	80095ea <__hexnan+0xa6>
 80095f6:	2200      	movs	r2, #0
 80095f8:	f843 2b04 	str.w	r2, [r3], #4
 80095fc:	429e      	cmp	r6, r3
 80095fe:	d2fb      	bcs.n	80095f8 <__hexnan+0xb4>
 8009600:	6833      	ldr	r3, [r6, #0]
 8009602:	b91b      	cbnz	r3, 800960c <__hexnan+0xc8>
 8009604:	4546      	cmp	r6, r8
 8009606:	d127      	bne.n	8009658 <__hexnan+0x114>
 8009608:	2301      	movs	r3, #1
 800960a:	6033      	str	r3, [r6, #0]
 800960c:	2005      	movs	r0, #5
 800960e:	e026      	b.n	800965e <__hexnan+0x11a>
 8009610:	3501      	adds	r5, #1
 8009612:	2d08      	cmp	r5, #8
 8009614:	f10b 0b01 	add.w	fp, fp, #1
 8009618:	dd06      	ble.n	8009628 <__hexnan+0xe4>
 800961a:	4544      	cmp	r4, r8
 800961c:	d9cf      	bls.n	80095be <__hexnan+0x7a>
 800961e:	2300      	movs	r3, #0
 8009620:	f844 3c04 	str.w	r3, [r4, #-4]
 8009624:	2501      	movs	r5, #1
 8009626:	3c04      	subs	r4, #4
 8009628:	6822      	ldr	r2, [r4, #0]
 800962a:	f000 000f 	and.w	r0, r0, #15
 800962e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009632:	6020      	str	r0, [r4, #0]
 8009634:	e7c3      	b.n	80095be <__hexnan+0x7a>
 8009636:	2508      	movs	r5, #8
 8009638:	e7c1      	b.n	80095be <__hexnan+0x7a>
 800963a:	9b01      	ldr	r3, [sp, #4]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d0df      	beq.n	8009600 <__hexnan+0xbc>
 8009640:	f04f 32ff 	mov.w	r2, #4294967295
 8009644:	f1c3 0320 	rsb	r3, r3, #32
 8009648:	fa22 f303 	lsr.w	r3, r2, r3
 800964c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009650:	401a      	ands	r2, r3
 8009652:	f847 2c04 	str.w	r2, [r7, #-4]
 8009656:	e7d3      	b.n	8009600 <__hexnan+0xbc>
 8009658:	3e04      	subs	r6, #4
 800965a:	e7d1      	b.n	8009600 <__hexnan+0xbc>
 800965c:	2004      	movs	r0, #4
 800965e:	b007      	add	sp, #28
 8009660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009664 <_getc_r>:
 8009664:	b538      	push	{r3, r4, r5, lr}
 8009666:	460c      	mov	r4, r1
 8009668:	4605      	mov	r5, r0
 800966a:	b118      	cbz	r0, 8009674 <_getc_r+0x10>
 800966c:	6983      	ldr	r3, [r0, #24]
 800966e:	b90b      	cbnz	r3, 8009674 <_getc_r+0x10>
 8009670:	f7ff fc2c 	bl	8008ecc <__sinit>
 8009674:	4b0e      	ldr	r3, [pc, #56]	; (80096b0 <_getc_r+0x4c>)
 8009676:	429c      	cmp	r4, r3
 8009678:	d10b      	bne.n	8009692 <_getc_r+0x2e>
 800967a:	686c      	ldr	r4, [r5, #4]
 800967c:	6863      	ldr	r3, [r4, #4]
 800967e:	3b01      	subs	r3, #1
 8009680:	2b00      	cmp	r3, #0
 8009682:	6063      	str	r3, [r4, #4]
 8009684:	da0f      	bge.n	80096a6 <_getc_r+0x42>
 8009686:	4621      	mov	r1, r4
 8009688:	4628      	mov	r0, r5
 800968a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800968e:	f7fd bceb 	b.w	8007068 <__srget_r>
 8009692:	4b08      	ldr	r3, [pc, #32]	; (80096b4 <_getc_r+0x50>)
 8009694:	429c      	cmp	r4, r3
 8009696:	d101      	bne.n	800969c <_getc_r+0x38>
 8009698:	68ac      	ldr	r4, [r5, #8]
 800969a:	e7ef      	b.n	800967c <_getc_r+0x18>
 800969c:	4b06      	ldr	r3, [pc, #24]	; (80096b8 <_getc_r+0x54>)
 800969e:	429c      	cmp	r4, r3
 80096a0:	bf08      	it	eq
 80096a2:	68ec      	ldreq	r4, [r5, #12]
 80096a4:	e7ea      	b.n	800967c <_getc_r+0x18>
 80096a6:	6823      	ldr	r3, [r4, #0]
 80096a8:	1c5a      	adds	r2, r3, #1
 80096aa:	6022      	str	r2, [r4, #0]
 80096ac:	7818      	ldrb	r0, [r3, #0]
 80096ae:	bd38      	pop	{r3, r4, r5, pc}
 80096b0:	0800ad30 	.word	0x0800ad30
 80096b4:	0800ad50 	.word	0x0800ad50
 80096b8:	0800ad10 	.word	0x0800ad10

080096bc <__locale_ctype_ptr_l>:
 80096bc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80096c0:	4770      	bx	lr

080096c2 <__localeconv_l>:
 80096c2:	30f0      	adds	r0, #240	; 0xf0
 80096c4:	4770      	bx	lr
	...

080096c8 <_localeconv_r>:
 80096c8:	4b04      	ldr	r3, [pc, #16]	; (80096dc <_localeconv_r+0x14>)
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	6a18      	ldr	r0, [r3, #32]
 80096ce:	4b04      	ldr	r3, [pc, #16]	; (80096e0 <_localeconv_r+0x18>)
 80096d0:	2800      	cmp	r0, #0
 80096d2:	bf08      	it	eq
 80096d4:	4618      	moveq	r0, r3
 80096d6:	30f0      	adds	r0, #240	; 0xf0
 80096d8:	4770      	bx	lr
 80096da:	bf00      	nop
 80096dc:	20000010 	.word	0x20000010
 80096e0:	20000074 	.word	0x20000074

080096e4 <__swhatbuf_r>:
 80096e4:	b570      	push	{r4, r5, r6, lr}
 80096e6:	460e      	mov	r6, r1
 80096e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096ec:	2900      	cmp	r1, #0
 80096ee:	b096      	sub	sp, #88	; 0x58
 80096f0:	4614      	mov	r4, r2
 80096f2:	461d      	mov	r5, r3
 80096f4:	da07      	bge.n	8009706 <__swhatbuf_r+0x22>
 80096f6:	2300      	movs	r3, #0
 80096f8:	602b      	str	r3, [r5, #0]
 80096fa:	89b3      	ldrh	r3, [r6, #12]
 80096fc:	061a      	lsls	r2, r3, #24
 80096fe:	d410      	bmi.n	8009722 <__swhatbuf_r+0x3e>
 8009700:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009704:	e00e      	b.n	8009724 <__swhatbuf_r+0x40>
 8009706:	466a      	mov	r2, sp
 8009708:	f001 f8e6 	bl	800a8d8 <_fstat_r>
 800970c:	2800      	cmp	r0, #0
 800970e:	dbf2      	blt.n	80096f6 <__swhatbuf_r+0x12>
 8009710:	9a01      	ldr	r2, [sp, #4]
 8009712:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009716:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800971a:	425a      	negs	r2, r3
 800971c:	415a      	adcs	r2, r3
 800971e:	602a      	str	r2, [r5, #0]
 8009720:	e7ee      	b.n	8009700 <__swhatbuf_r+0x1c>
 8009722:	2340      	movs	r3, #64	; 0x40
 8009724:	2000      	movs	r0, #0
 8009726:	6023      	str	r3, [r4, #0]
 8009728:	b016      	add	sp, #88	; 0x58
 800972a:	bd70      	pop	{r4, r5, r6, pc}

0800972c <__smakebuf_r>:
 800972c:	898b      	ldrh	r3, [r1, #12]
 800972e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009730:	079d      	lsls	r5, r3, #30
 8009732:	4606      	mov	r6, r0
 8009734:	460c      	mov	r4, r1
 8009736:	d507      	bpl.n	8009748 <__smakebuf_r+0x1c>
 8009738:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800973c:	6023      	str	r3, [r4, #0]
 800973e:	6123      	str	r3, [r4, #16]
 8009740:	2301      	movs	r3, #1
 8009742:	6163      	str	r3, [r4, #20]
 8009744:	b002      	add	sp, #8
 8009746:	bd70      	pop	{r4, r5, r6, pc}
 8009748:	ab01      	add	r3, sp, #4
 800974a:	466a      	mov	r2, sp
 800974c:	f7ff ffca 	bl	80096e4 <__swhatbuf_r>
 8009750:	9900      	ldr	r1, [sp, #0]
 8009752:	4605      	mov	r5, r0
 8009754:	4630      	mov	r0, r6
 8009756:	f000 fca9 	bl	800a0ac <_malloc_r>
 800975a:	b948      	cbnz	r0, 8009770 <__smakebuf_r+0x44>
 800975c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009760:	059a      	lsls	r2, r3, #22
 8009762:	d4ef      	bmi.n	8009744 <__smakebuf_r+0x18>
 8009764:	f023 0303 	bic.w	r3, r3, #3
 8009768:	f043 0302 	orr.w	r3, r3, #2
 800976c:	81a3      	strh	r3, [r4, #12]
 800976e:	e7e3      	b.n	8009738 <__smakebuf_r+0xc>
 8009770:	4b0d      	ldr	r3, [pc, #52]	; (80097a8 <__smakebuf_r+0x7c>)
 8009772:	62b3      	str	r3, [r6, #40]	; 0x28
 8009774:	89a3      	ldrh	r3, [r4, #12]
 8009776:	6020      	str	r0, [r4, #0]
 8009778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800977c:	81a3      	strh	r3, [r4, #12]
 800977e:	9b00      	ldr	r3, [sp, #0]
 8009780:	6163      	str	r3, [r4, #20]
 8009782:	9b01      	ldr	r3, [sp, #4]
 8009784:	6120      	str	r0, [r4, #16]
 8009786:	b15b      	cbz	r3, 80097a0 <__smakebuf_r+0x74>
 8009788:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800978c:	4630      	mov	r0, r6
 800978e:	f001 f8b5 	bl	800a8fc <_isatty_r>
 8009792:	b128      	cbz	r0, 80097a0 <__smakebuf_r+0x74>
 8009794:	89a3      	ldrh	r3, [r4, #12]
 8009796:	f023 0303 	bic.w	r3, r3, #3
 800979a:	f043 0301 	orr.w	r3, r3, #1
 800979e:	81a3      	strh	r3, [r4, #12]
 80097a0:	89a3      	ldrh	r3, [r4, #12]
 80097a2:	431d      	orrs	r5, r3
 80097a4:	81a5      	strh	r5, [r4, #12]
 80097a6:	e7cd      	b.n	8009744 <__smakebuf_r+0x18>
 80097a8:	08008e95 	.word	0x08008e95

080097ac <malloc>:
 80097ac:	4b02      	ldr	r3, [pc, #8]	; (80097b8 <malloc+0xc>)
 80097ae:	4601      	mov	r1, r0
 80097b0:	6818      	ldr	r0, [r3, #0]
 80097b2:	f000 bc7b 	b.w	800a0ac <_malloc_r>
 80097b6:	bf00      	nop
 80097b8:	20000010 	.word	0x20000010

080097bc <__ascii_mbtowc>:
 80097bc:	b082      	sub	sp, #8
 80097be:	b901      	cbnz	r1, 80097c2 <__ascii_mbtowc+0x6>
 80097c0:	a901      	add	r1, sp, #4
 80097c2:	b142      	cbz	r2, 80097d6 <__ascii_mbtowc+0x1a>
 80097c4:	b14b      	cbz	r3, 80097da <__ascii_mbtowc+0x1e>
 80097c6:	7813      	ldrb	r3, [r2, #0]
 80097c8:	600b      	str	r3, [r1, #0]
 80097ca:	7812      	ldrb	r2, [r2, #0]
 80097cc:	1c10      	adds	r0, r2, #0
 80097ce:	bf18      	it	ne
 80097d0:	2001      	movne	r0, #1
 80097d2:	b002      	add	sp, #8
 80097d4:	4770      	bx	lr
 80097d6:	4610      	mov	r0, r2
 80097d8:	e7fb      	b.n	80097d2 <__ascii_mbtowc+0x16>
 80097da:	f06f 0001 	mvn.w	r0, #1
 80097de:	e7f8      	b.n	80097d2 <__ascii_mbtowc+0x16>

080097e0 <memcpy>:
 80097e0:	b510      	push	{r4, lr}
 80097e2:	1e43      	subs	r3, r0, #1
 80097e4:	440a      	add	r2, r1
 80097e6:	4291      	cmp	r1, r2
 80097e8:	d100      	bne.n	80097ec <memcpy+0xc>
 80097ea:	bd10      	pop	{r4, pc}
 80097ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80097f4:	e7f7      	b.n	80097e6 <memcpy+0x6>

080097f6 <_Balloc>:
 80097f6:	b570      	push	{r4, r5, r6, lr}
 80097f8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80097fa:	4604      	mov	r4, r0
 80097fc:	460e      	mov	r6, r1
 80097fe:	b93d      	cbnz	r5, 8009810 <_Balloc+0x1a>
 8009800:	2010      	movs	r0, #16
 8009802:	f7ff ffd3 	bl	80097ac <malloc>
 8009806:	6260      	str	r0, [r4, #36]	; 0x24
 8009808:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800980c:	6005      	str	r5, [r0, #0]
 800980e:	60c5      	str	r5, [r0, #12]
 8009810:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009812:	68eb      	ldr	r3, [r5, #12]
 8009814:	b183      	cbz	r3, 8009838 <_Balloc+0x42>
 8009816:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009818:	68db      	ldr	r3, [r3, #12]
 800981a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800981e:	b9b8      	cbnz	r0, 8009850 <_Balloc+0x5a>
 8009820:	2101      	movs	r1, #1
 8009822:	fa01 f506 	lsl.w	r5, r1, r6
 8009826:	1d6a      	adds	r2, r5, #5
 8009828:	0092      	lsls	r2, r2, #2
 800982a:	4620      	mov	r0, r4
 800982c:	f000 fbe1 	bl	8009ff2 <_calloc_r>
 8009830:	b160      	cbz	r0, 800984c <_Balloc+0x56>
 8009832:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8009836:	e00e      	b.n	8009856 <_Balloc+0x60>
 8009838:	2221      	movs	r2, #33	; 0x21
 800983a:	2104      	movs	r1, #4
 800983c:	4620      	mov	r0, r4
 800983e:	f000 fbd8 	bl	8009ff2 <_calloc_r>
 8009842:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009844:	60e8      	str	r0, [r5, #12]
 8009846:	68db      	ldr	r3, [r3, #12]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d1e4      	bne.n	8009816 <_Balloc+0x20>
 800984c:	2000      	movs	r0, #0
 800984e:	bd70      	pop	{r4, r5, r6, pc}
 8009850:	6802      	ldr	r2, [r0, #0]
 8009852:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009856:	2300      	movs	r3, #0
 8009858:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800985c:	e7f7      	b.n	800984e <_Balloc+0x58>

0800985e <_Bfree>:
 800985e:	b570      	push	{r4, r5, r6, lr}
 8009860:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009862:	4606      	mov	r6, r0
 8009864:	460d      	mov	r5, r1
 8009866:	b93c      	cbnz	r4, 8009878 <_Bfree+0x1a>
 8009868:	2010      	movs	r0, #16
 800986a:	f7ff ff9f 	bl	80097ac <malloc>
 800986e:	6270      	str	r0, [r6, #36]	; 0x24
 8009870:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009874:	6004      	str	r4, [r0, #0]
 8009876:	60c4      	str	r4, [r0, #12]
 8009878:	b13d      	cbz	r5, 800988a <_Bfree+0x2c>
 800987a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800987c:	686a      	ldr	r2, [r5, #4]
 800987e:	68db      	ldr	r3, [r3, #12]
 8009880:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009884:	6029      	str	r1, [r5, #0]
 8009886:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800988a:	bd70      	pop	{r4, r5, r6, pc}

0800988c <__multadd>:
 800988c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009890:	690d      	ldr	r5, [r1, #16]
 8009892:	461f      	mov	r7, r3
 8009894:	4606      	mov	r6, r0
 8009896:	460c      	mov	r4, r1
 8009898:	f101 0c14 	add.w	ip, r1, #20
 800989c:	2300      	movs	r3, #0
 800989e:	f8dc 0000 	ldr.w	r0, [ip]
 80098a2:	b281      	uxth	r1, r0
 80098a4:	fb02 7101 	mla	r1, r2, r1, r7
 80098a8:	0c0f      	lsrs	r7, r1, #16
 80098aa:	0c00      	lsrs	r0, r0, #16
 80098ac:	fb02 7000 	mla	r0, r2, r0, r7
 80098b0:	b289      	uxth	r1, r1
 80098b2:	3301      	adds	r3, #1
 80098b4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80098b8:	429d      	cmp	r5, r3
 80098ba:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80098be:	f84c 1b04 	str.w	r1, [ip], #4
 80098c2:	dcec      	bgt.n	800989e <__multadd+0x12>
 80098c4:	b1d7      	cbz	r7, 80098fc <__multadd+0x70>
 80098c6:	68a3      	ldr	r3, [r4, #8]
 80098c8:	42ab      	cmp	r3, r5
 80098ca:	dc12      	bgt.n	80098f2 <__multadd+0x66>
 80098cc:	6861      	ldr	r1, [r4, #4]
 80098ce:	4630      	mov	r0, r6
 80098d0:	3101      	adds	r1, #1
 80098d2:	f7ff ff90 	bl	80097f6 <_Balloc>
 80098d6:	6922      	ldr	r2, [r4, #16]
 80098d8:	3202      	adds	r2, #2
 80098da:	f104 010c 	add.w	r1, r4, #12
 80098de:	4680      	mov	r8, r0
 80098e0:	0092      	lsls	r2, r2, #2
 80098e2:	300c      	adds	r0, #12
 80098e4:	f7ff ff7c 	bl	80097e0 <memcpy>
 80098e8:	4621      	mov	r1, r4
 80098ea:	4630      	mov	r0, r6
 80098ec:	f7ff ffb7 	bl	800985e <_Bfree>
 80098f0:	4644      	mov	r4, r8
 80098f2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80098f6:	3501      	adds	r5, #1
 80098f8:	615f      	str	r7, [r3, #20]
 80098fa:	6125      	str	r5, [r4, #16]
 80098fc:	4620      	mov	r0, r4
 80098fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009902 <__s2b>:
 8009902:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009906:	460c      	mov	r4, r1
 8009908:	4615      	mov	r5, r2
 800990a:	461f      	mov	r7, r3
 800990c:	2209      	movs	r2, #9
 800990e:	3308      	adds	r3, #8
 8009910:	4606      	mov	r6, r0
 8009912:	fb93 f3f2 	sdiv	r3, r3, r2
 8009916:	2100      	movs	r1, #0
 8009918:	2201      	movs	r2, #1
 800991a:	429a      	cmp	r2, r3
 800991c:	db20      	blt.n	8009960 <__s2b+0x5e>
 800991e:	4630      	mov	r0, r6
 8009920:	f7ff ff69 	bl	80097f6 <_Balloc>
 8009924:	9b08      	ldr	r3, [sp, #32]
 8009926:	6143      	str	r3, [r0, #20]
 8009928:	2d09      	cmp	r5, #9
 800992a:	f04f 0301 	mov.w	r3, #1
 800992e:	6103      	str	r3, [r0, #16]
 8009930:	dd19      	ble.n	8009966 <__s2b+0x64>
 8009932:	f104 0809 	add.w	r8, r4, #9
 8009936:	46c1      	mov	r9, r8
 8009938:	442c      	add	r4, r5
 800993a:	f819 3b01 	ldrb.w	r3, [r9], #1
 800993e:	4601      	mov	r1, r0
 8009940:	3b30      	subs	r3, #48	; 0x30
 8009942:	220a      	movs	r2, #10
 8009944:	4630      	mov	r0, r6
 8009946:	f7ff ffa1 	bl	800988c <__multadd>
 800994a:	45a1      	cmp	r9, r4
 800994c:	d1f5      	bne.n	800993a <__s2b+0x38>
 800994e:	eb08 0405 	add.w	r4, r8, r5
 8009952:	3c08      	subs	r4, #8
 8009954:	1b2d      	subs	r5, r5, r4
 8009956:	1963      	adds	r3, r4, r5
 8009958:	42bb      	cmp	r3, r7
 800995a:	db07      	blt.n	800996c <__s2b+0x6a>
 800995c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009960:	0052      	lsls	r2, r2, #1
 8009962:	3101      	adds	r1, #1
 8009964:	e7d9      	b.n	800991a <__s2b+0x18>
 8009966:	340a      	adds	r4, #10
 8009968:	2509      	movs	r5, #9
 800996a:	e7f3      	b.n	8009954 <__s2b+0x52>
 800996c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009970:	4601      	mov	r1, r0
 8009972:	3b30      	subs	r3, #48	; 0x30
 8009974:	220a      	movs	r2, #10
 8009976:	4630      	mov	r0, r6
 8009978:	f7ff ff88 	bl	800988c <__multadd>
 800997c:	e7eb      	b.n	8009956 <__s2b+0x54>

0800997e <__hi0bits>:
 800997e:	0c02      	lsrs	r2, r0, #16
 8009980:	0412      	lsls	r2, r2, #16
 8009982:	4603      	mov	r3, r0
 8009984:	b9b2      	cbnz	r2, 80099b4 <__hi0bits+0x36>
 8009986:	0403      	lsls	r3, r0, #16
 8009988:	2010      	movs	r0, #16
 800998a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800998e:	bf04      	itt	eq
 8009990:	021b      	lsleq	r3, r3, #8
 8009992:	3008      	addeq	r0, #8
 8009994:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009998:	bf04      	itt	eq
 800999a:	011b      	lsleq	r3, r3, #4
 800999c:	3004      	addeq	r0, #4
 800999e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80099a2:	bf04      	itt	eq
 80099a4:	009b      	lsleq	r3, r3, #2
 80099a6:	3002      	addeq	r0, #2
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	db06      	blt.n	80099ba <__hi0bits+0x3c>
 80099ac:	005b      	lsls	r3, r3, #1
 80099ae:	d503      	bpl.n	80099b8 <__hi0bits+0x3a>
 80099b0:	3001      	adds	r0, #1
 80099b2:	4770      	bx	lr
 80099b4:	2000      	movs	r0, #0
 80099b6:	e7e8      	b.n	800998a <__hi0bits+0xc>
 80099b8:	2020      	movs	r0, #32
 80099ba:	4770      	bx	lr

080099bc <__lo0bits>:
 80099bc:	6803      	ldr	r3, [r0, #0]
 80099be:	f013 0207 	ands.w	r2, r3, #7
 80099c2:	4601      	mov	r1, r0
 80099c4:	d00b      	beq.n	80099de <__lo0bits+0x22>
 80099c6:	07da      	lsls	r2, r3, #31
 80099c8:	d423      	bmi.n	8009a12 <__lo0bits+0x56>
 80099ca:	0798      	lsls	r0, r3, #30
 80099cc:	bf49      	itett	mi
 80099ce:	085b      	lsrmi	r3, r3, #1
 80099d0:	089b      	lsrpl	r3, r3, #2
 80099d2:	2001      	movmi	r0, #1
 80099d4:	600b      	strmi	r3, [r1, #0]
 80099d6:	bf5c      	itt	pl
 80099d8:	600b      	strpl	r3, [r1, #0]
 80099da:	2002      	movpl	r0, #2
 80099dc:	4770      	bx	lr
 80099de:	b298      	uxth	r0, r3
 80099e0:	b9a8      	cbnz	r0, 8009a0e <__lo0bits+0x52>
 80099e2:	0c1b      	lsrs	r3, r3, #16
 80099e4:	2010      	movs	r0, #16
 80099e6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80099ea:	bf04      	itt	eq
 80099ec:	0a1b      	lsreq	r3, r3, #8
 80099ee:	3008      	addeq	r0, #8
 80099f0:	071a      	lsls	r2, r3, #28
 80099f2:	bf04      	itt	eq
 80099f4:	091b      	lsreq	r3, r3, #4
 80099f6:	3004      	addeq	r0, #4
 80099f8:	079a      	lsls	r2, r3, #30
 80099fa:	bf04      	itt	eq
 80099fc:	089b      	lsreq	r3, r3, #2
 80099fe:	3002      	addeq	r0, #2
 8009a00:	07da      	lsls	r2, r3, #31
 8009a02:	d402      	bmi.n	8009a0a <__lo0bits+0x4e>
 8009a04:	085b      	lsrs	r3, r3, #1
 8009a06:	d006      	beq.n	8009a16 <__lo0bits+0x5a>
 8009a08:	3001      	adds	r0, #1
 8009a0a:	600b      	str	r3, [r1, #0]
 8009a0c:	4770      	bx	lr
 8009a0e:	4610      	mov	r0, r2
 8009a10:	e7e9      	b.n	80099e6 <__lo0bits+0x2a>
 8009a12:	2000      	movs	r0, #0
 8009a14:	4770      	bx	lr
 8009a16:	2020      	movs	r0, #32
 8009a18:	4770      	bx	lr

08009a1a <__i2b>:
 8009a1a:	b510      	push	{r4, lr}
 8009a1c:	460c      	mov	r4, r1
 8009a1e:	2101      	movs	r1, #1
 8009a20:	f7ff fee9 	bl	80097f6 <_Balloc>
 8009a24:	2201      	movs	r2, #1
 8009a26:	6144      	str	r4, [r0, #20]
 8009a28:	6102      	str	r2, [r0, #16]
 8009a2a:	bd10      	pop	{r4, pc}

08009a2c <__multiply>:
 8009a2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a30:	4614      	mov	r4, r2
 8009a32:	690a      	ldr	r2, [r1, #16]
 8009a34:	6923      	ldr	r3, [r4, #16]
 8009a36:	429a      	cmp	r2, r3
 8009a38:	bfb8      	it	lt
 8009a3a:	460b      	movlt	r3, r1
 8009a3c:	4688      	mov	r8, r1
 8009a3e:	bfbc      	itt	lt
 8009a40:	46a0      	movlt	r8, r4
 8009a42:	461c      	movlt	r4, r3
 8009a44:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009a48:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009a4c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009a50:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009a54:	eb07 0609 	add.w	r6, r7, r9
 8009a58:	42b3      	cmp	r3, r6
 8009a5a:	bfb8      	it	lt
 8009a5c:	3101      	addlt	r1, #1
 8009a5e:	f7ff feca 	bl	80097f6 <_Balloc>
 8009a62:	f100 0514 	add.w	r5, r0, #20
 8009a66:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8009a6a:	462b      	mov	r3, r5
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	4573      	cmp	r3, lr
 8009a70:	d316      	bcc.n	8009aa0 <__multiply+0x74>
 8009a72:	f104 0214 	add.w	r2, r4, #20
 8009a76:	f108 0114 	add.w	r1, r8, #20
 8009a7a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8009a7e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009a82:	9300      	str	r3, [sp, #0]
 8009a84:	9b00      	ldr	r3, [sp, #0]
 8009a86:	9201      	str	r2, [sp, #4]
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d80c      	bhi.n	8009aa6 <__multiply+0x7a>
 8009a8c:	2e00      	cmp	r6, #0
 8009a8e:	dd03      	ble.n	8009a98 <__multiply+0x6c>
 8009a90:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d05d      	beq.n	8009b54 <__multiply+0x128>
 8009a98:	6106      	str	r6, [r0, #16]
 8009a9a:	b003      	add	sp, #12
 8009a9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009aa0:	f843 2b04 	str.w	r2, [r3], #4
 8009aa4:	e7e3      	b.n	8009a6e <__multiply+0x42>
 8009aa6:	f8b2 b000 	ldrh.w	fp, [r2]
 8009aaa:	f1bb 0f00 	cmp.w	fp, #0
 8009aae:	d023      	beq.n	8009af8 <__multiply+0xcc>
 8009ab0:	4689      	mov	r9, r1
 8009ab2:	46ac      	mov	ip, r5
 8009ab4:	f04f 0800 	mov.w	r8, #0
 8009ab8:	f859 4b04 	ldr.w	r4, [r9], #4
 8009abc:	f8dc a000 	ldr.w	sl, [ip]
 8009ac0:	b2a3      	uxth	r3, r4
 8009ac2:	fa1f fa8a 	uxth.w	sl, sl
 8009ac6:	fb0b a303 	mla	r3, fp, r3, sl
 8009aca:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009ace:	f8dc 4000 	ldr.w	r4, [ip]
 8009ad2:	4443      	add	r3, r8
 8009ad4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009ad8:	fb0b 840a 	mla	r4, fp, sl, r8
 8009adc:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009ae0:	46e2      	mov	sl, ip
 8009ae2:	b29b      	uxth	r3, r3
 8009ae4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009ae8:	454f      	cmp	r7, r9
 8009aea:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009aee:	f84a 3b04 	str.w	r3, [sl], #4
 8009af2:	d82b      	bhi.n	8009b4c <__multiply+0x120>
 8009af4:	f8cc 8004 	str.w	r8, [ip, #4]
 8009af8:	9b01      	ldr	r3, [sp, #4]
 8009afa:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009afe:	3204      	adds	r2, #4
 8009b00:	f1ba 0f00 	cmp.w	sl, #0
 8009b04:	d020      	beq.n	8009b48 <__multiply+0x11c>
 8009b06:	682b      	ldr	r3, [r5, #0]
 8009b08:	4689      	mov	r9, r1
 8009b0a:	46a8      	mov	r8, r5
 8009b0c:	f04f 0b00 	mov.w	fp, #0
 8009b10:	f8b9 c000 	ldrh.w	ip, [r9]
 8009b14:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009b18:	fb0a 440c 	mla	r4, sl, ip, r4
 8009b1c:	445c      	add	r4, fp
 8009b1e:	46c4      	mov	ip, r8
 8009b20:	b29b      	uxth	r3, r3
 8009b22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009b26:	f84c 3b04 	str.w	r3, [ip], #4
 8009b2a:	f859 3b04 	ldr.w	r3, [r9], #4
 8009b2e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8009b32:	0c1b      	lsrs	r3, r3, #16
 8009b34:	fb0a b303 	mla	r3, sl, r3, fp
 8009b38:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009b3c:	454f      	cmp	r7, r9
 8009b3e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009b42:	d805      	bhi.n	8009b50 <__multiply+0x124>
 8009b44:	f8c8 3004 	str.w	r3, [r8, #4]
 8009b48:	3504      	adds	r5, #4
 8009b4a:	e79b      	b.n	8009a84 <__multiply+0x58>
 8009b4c:	46d4      	mov	ip, sl
 8009b4e:	e7b3      	b.n	8009ab8 <__multiply+0x8c>
 8009b50:	46e0      	mov	r8, ip
 8009b52:	e7dd      	b.n	8009b10 <__multiply+0xe4>
 8009b54:	3e01      	subs	r6, #1
 8009b56:	e799      	b.n	8009a8c <__multiply+0x60>

08009b58 <__pow5mult>:
 8009b58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b5c:	4615      	mov	r5, r2
 8009b5e:	f012 0203 	ands.w	r2, r2, #3
 8009b62:	4606      	mov	r6, r0
 8009b64:	460f      	mov	r7, r1
 8009b66:	d007      	beq.n	8009b78 <__pow5mult+0x20>
 8009b68:	3a01      	subs	r2, #1
 8009b6a:	4c21      	ldr	r4, [pc, #132]	; (8009bf0 <__pow5mult+0x98>)
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009b72:	f7ff fe8b 	bl	800988c <__multadd>
 8009b76:	4607      	mov	r7, r0
 8009b78:	10ad      	asrs	r5, r5, #2
 8009b7a:	d035      	beq.n	8009be8 <__pow5mult+0x90>
 8009b7c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009b7e:	b93c      	cbnz	r4, 8009b90 <__pow5mult+0x38>
 8009b80:	2010      	movs	r0, #16
 8009b82:	f7ff fe13 	bl	80097ac <malloc>
 8009b86:	6270      	str	r0, [r6, #36]	; 0x24
 8009b88:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009b8c:	6004      	str	r4, [r0, #0]
 8009b8e:	60c4      	str	r4, [r0, #12]
 8009b90:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009b94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009b98:	b94c      	cbnz	r4, 8009bae <__pow5mult+0x56>
 8009b9a:	f240 2171 	movw	r1, #625	; 0x271
 8009b9e:	4630      	mov	r0, r6
 8009ba0:	f7ff ff3b 	bl	8009a1a <__i2b>
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	f8c8 0008 	str.w	r0, [r8, #8]
 8009baa:	4604      	mov	r4, r0
 8009bac:	6003      	str	r3, [r0, #0]
 8009bae:	f04f 0800 	mov.w	r8, #0
 8009bb2:	07eb      	lsls	r3, r5, #31
 8009bb4:	d50a      	bpl.n	8009bcc <__pow5mult+0x74>
 8009bb6:	4639      	mov	r1, r7
 8009bb8:	4622      	mov	r2, r4
 8009bba:	4630      	mov	r0, r6
 8009bbc:	f7ff ff36 	bl	8009a2c <__multiply>
 8009bc0:	4639      	mov	r1, r7
 8009bc2:	4681      	mov	r9, r0
 8009bc4:	4630      	mov	r0, r6
 8009bc6:	f7ff fe4a 	bl	800985e <_Bfree>
 8009bca:	464f      	mov	r7, r9
 8009bcc:	106d      	asrs	r5, r5, #1
 8009bce:	d00b      	beq.n	8009be8 <__pow5mult+0x90>
 8009bd0:	6820      	ldr	r0, [r4, #0]
 8009bd2:	b938      	cbnz	r0, 8009be4 <__pow5mult+0x8c>
 8009bd4:	4622      	mov	r2, r4
 8009bd6:	4621      	mov	r1, r4
 8009bd8:	4630      	mov	r0, r6
 8009bda:	f7ff ff27 	bl	8009a2c <__multiply>
 8009bde:	6020      	str	r0, [r4, #0]
 8009be0:	f8c0 8000 	str.w	r8, [r0]
 8009be4:	4604      	mov	r4, r0
 8009be6:	e7e4      	b.n	8009bb2 <__pow5mult+0x5a>
 8009be8:	4638      	mov	r0, r7
 8009bea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bee:	bf00      	nop
 8009bf0:	0800ae70 	.word	0x0800ae70

08009bf4 <__lshift>:
 8009bf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bf8:	460c      	mov	r4, r1
 8009bfa:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009bfe:	6923      	ldr	r3, [r4, #16]
 8009c00:	6849      	ldr	r1, [r1, #4]
 8009c02:	eb0a 0903 	add.w	r9, sl, r3
 8009c06:	68a3      	ldr	r3, [r4, #8]
 8009c08:	4607      	mov	r7, r0
 8009c0a:	4616      	mov	r6, r2
 8009c0c:	f109 0501 	add.w	r5, r9, #1
 8009c10:	42ab      	cmp	r3, r5
 8009c12:	db32      	blt.n	8009c7a <__lshift+0x86>
 8009c14:	4638      	mov	r0, r7
 8009c16:	f7ff fdee 	bl	80097f6 <_Balloc>
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	4680      	mov	r8, r0
 8009c1e:	f100 0114 	add.w	r1, r0, #20
 8009c22:	461a      	mov	r2, r3
 8009c24:	4553      	cmp	r3, sl
 8009c26:	db2b      	blt.n	8009c80 <__lshift+0x8c>
 8009c28:	6920      	ldr	r0, [r4, #16]
 8009c2a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009c2e:	f104 0314 	add.w	r3, r4, #20
 8009c32:	f016 021f 	ands.w	r2, r6, #31
 8009c36:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009c3a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009c3e:	d025      	beq.n	8009c8c <__lshift+0x98>
 8009c40:	f1c2 0e20 	rsb	lr, r2, #32
 8009c44:	2000      	movs	r0, #0
 8009c46:	681e      	ldr	r6, [r3, #0]
 8009c48:	468a      	mov	sl, r1
 8009c4a:	4096      	lsls	r6, r2
 8009c4c:	4330      	orrs	r0, r6
 8009c4e:	f84a 0b04 	str.w	r0, [sl], #4
 8009c52:	f853 0b04 	ldr.w	r0, [r3], #4
 8009c56:	459c      	cmp	ip, r3
 8009c58:	fa20 f00e 	lsr.w	r0, r0, lr
 8009c5c:	d814      	bhi.n	8009c88 <__lshift+0x94>
 8009c5e:	6048      	str	r0, [r1, #4]
 8009c60:	b108      	cbz	r0, 8009c66 <__lshift+0x72>
 8009c62:	f109 0502 	add.w	r5, r9, #2
 8009c66:	3d01      	subs	r5, #1
 8009c68:	4638      	mov	r0, r7
 8009c6a:	f8c8 5010 	str.w	r5, [r8, #16]
 8009c6e:	4621      	mov	r1, r4
 8009c70:	f7ff fdf5 	bl	800985e <_Bfree>
 8009c74:	4640      	mov	r0, r8
 8009c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c7a:	3101      	adds	r1, #1
 8009c7c:	005b      	lsls	r3, r3, #1
 8009c7e:	e7c7      	b.n	8009c10 <__lshift+0x1c>
 8009c80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009c84:	3301      	adds	r3, #1
 8009c86:	e7cd      	b.n	8009c24 <__lshift+0x30>
 8009c88:	4651      	mov	r1, sl
 8009c8a:	e7dc      	b.n	8009c46 <__lshift+0x52>
 8009c8c:	3904      	subs	r1, #4
 8009c8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c92:	f841 2f04 	str.w	r2, [r1, #4]!
 8009c96:	459c      	cmp	ip, r3
 8009c98:	d8f9      	bhi.n	8009c8e <__lshift+0x9a>
 8009c9a:	e7e4      	b.n	8009c66 <__lshift+0x72>

08009c9c <__mcmp>:
 8009c9c:	6903      	ldr	r3, [r0, #16]
 8009c9e:	690a      	ldr	r2, [r1, #16]
 8009ca0:	1a9b      	subs	r3, r3, r2
 8009ca2:	b530      	push	{r4, r5, lr}
 8009ca4:	d10c      	bne.n	8009cc0 <__mcmp+0x24>
 8009ca6:	0092      	lsls	r2, r2, #2
 8009ca8:	3014      	adds	r0, #20
 8009caa:	3114      	adds	r1, #20
 8009cac:	1884      	adds	r4, r0, r2
 8009cae:	4411      	add	r1, r2
 8009cb0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009cb4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009cb8:	4295      	cmp	r5, r2
 8009cba:	d003      	beq.n	8009cc4 <__mcmp+0x28>
 8009cbc:	d305      	bcc.n	8009cca <__mcmp+0x2e>
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	bd30      	pop	{r4, r5, pc}
 8009cc4:	42a0      	cmp	r0, r4
 8009cc6:	d3f3      	bcc.n	8009cb0 <__mcmp+0x14>
 8009cc8:	e7fa      	b.n	8009cc0 <__mcmp+0x24>
 8009cca:	f04f 33ff 	mov.w	r3, #4294967295
 8009cce:	e7f7      	b.n	8009cc0 <__mcmp+0x24>

08009cd0 <__mdiff>:
 8009cd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cd4:	460d      	mov	r5, r1
 8009cd6:	4607      	mov	r7, r0
 8009cd8:	4611      	mov	r1, r2
 8009cda:	4628      	mov	r0, r5
 8009cdc:	4614      	mov	r4, r2
 8009cde:	f7ff ffdd 	bl	8009c9c <__mcmp>
 8009ce2:	1e06      	subs	r6, r0, #0
 8009ce4:	d108      	bne.n	8009cf8 <__mdiff+0x28>
 8009ce6:	4631      	mov	r1, r6
 8009ce8:	4638      	mov	r0, r7
 8009cea:	f7ff fd84 	bl	80097f6 <_Balloc>
 8009cee:	2301      	movs	r3, #1
 8009cf0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009cf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cf8:	bfa4      	itt	ge
 8009cfa:	4623      	movge	r3, r4
 8009cfc:	462c      	movge	r4, r5
 8009cfe:	4638      	mov	r0, r7
 8009d00:	6861      	ldr	r1, [r4, #4]
 8009d02:	bfa6      	itte	ge
 8009d04:	461d      	movge	r5, r3
 8009d06:	2600      	movge	r6, #0
 8009d08:	2601      	movlt	r6, #1
 8009d0a:	f7ff fd74 	bl	80097f6 <_Balloc>
 8009d0e:	692b      	ldr	r3, [r5, #16]
 8009d10:	60c6      	str	r6, [r0, #12]
 8009d12:	6926      	ldr	r6, [r4, #16]
 8009d14:	f105 0914 	add.w	r9, r5, #20
 8009d18:	f104 0214 	add.w	r2, r4, #20
 8009d1c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009d20:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009d24:	f100 0514 	add.w	r5, r0, #20
 8009d28:	f04f 0e00 	mov.w	lr, #0
 8009d2c:	f852 ab04 	ldr.w	sl, [r2], #4
 8009d30:	f859 4b04 	ldr.w	r4, [r9], #4
 8009d34:	fa1e f18a 	uxtah	r1, lr, sl
 8009d38:	b2a3      	uxth	r3, r4
 8009d3a:	1ac9      	subs	r1, r1, r3
 8009d3c:	0c23      	lsrs	r3, r4, #16
 8009d3e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009d42:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009d46:	b289      	uxth	r1, r1
 8009d48:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009d4c:	45c8      	cmp	r8, r9
 8009d4e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009d52:	4694      	mov	ip, r2
 8009d54:	f845 3b04 	str.w	r3, [r5], #4
 8009d58:	d8e8      	bhi.n	8009d2c <__mdiff+0x5c>
 8009d5a:	45bc      	cmp	ip, r7
 8009d5c:	d304      	bcc.n	8009d68 <__mdiff+0x98>
 8009d5e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009d62:	b183      	cbz	r3, 8009d86 <__mdiff+0xb6>
 8009d64:	6106      	str	r6, [r0, #16]
 8009d66:	e7c5      	b.n	8009cf4 <__mdiff+0x24>
 8009d68:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009d6c:	fa1e f381 	uxtah	r3, lr, r1
 8009d70:	141a      	asrs	r2, r3, #16
 8009d72:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009d76:	b29b      	uxth	r3, r3
 8009d78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d7c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009d80:	f845 3b04 	str.w	r3, [r5], #4
 8009d84:	e7e9      	b.n	8009d5a <__mdiff+0x8a>
 8009d86:	3e01      	subs	r6, #1
 8009d88:	e7e9      	b.n	8009d5e <__mdiff+0x8e>
	...

08009d8c <__ulp>:
 8009d8c:	4b12      	ldr	r3, [pc, #72]	; (8009dd8 <__ulp+0x4c>)
 8009d8e:	ee10 2a90 	vmov	r2, s1
 8009d92:	401a      	ands	r2, r3
 8009d94:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	dd04      	ble.n	8009da6 <__ulp+0x1a>
 8009d9c:	2000      	movs	r0, #0
 8009d9e:	4619      	mov	r1, r3
 8009da0:	ec41 0b10 	vmov	d0, r0, r1
 8009da4:	4770      	bx	lr
 8009da6:	425b      	negs	r3, r3
 8009da8:	151b      	asrs	r3, r3, #20
 8009daa:	2b13      	cmp	r3, #19
 8009dac:	f04f 0000 	mov.w	r0, #0
 8009db0:	f04f 0100 	mov.w	r1, #0
 8009db4:	dc04      	bgt.n	8009dc0 <__ulp+0x34>
 8009db6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8009dba:	fa42 f103 	asr.w	r1, r2, r3
 8009dbe:	e7ef      	b.n	8009da0 <__ulp+0x14>
 8009dc0:	3b14      	subs	r3, #20
 8009dc2:	2b1e      	cmp	r3, #30
 8009dc4:	f04f 0201 	mov.w	r2, #1
 8009dc8:	bfda      	itte	le
 8009dca:	f1c3 031f 	rsble	r3, r3, #31
 8009dce:	fa02 f303 	lslle.w	r3, r2, r3
 8009dd2:	4613      	movgt	r3, r2
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	e7e3      	b.n	8009da0 <__ulp+0x14>
 8009dd8:	7ff00000 	.word	0x7ff00000

08009ddc <__b2d>:
 8009ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dde:	6905      	ldr	r5, [r0, #16]
 8009de0:	f100 0714 	add.w	r7, r0, #20
 8009de4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009de8:	1f2e      	subs	r6, r5, #4
 8009dea:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009dee:	4620      	mov	r0, r4
 8009df0:	f7ff fdc5 	bl	800997e <__hi0bits>
 8009df4:	f1c0 0320 	rsb	r3, r0, #32
 8009df8:	280a      	cmp	r0, #10
 8009dfa:	600b      	str	r3, [r1, #0]
 8009dfc:	f8df c074 	ldr.w	ip, [pc, #116]	; 8009e74 <__b2d+0x98>
 8009e00:	dc14      	bgt.n	8009e2c <__b2d+0x50>
 8009e02:	f1c0 0e0b 	rsb	lr, r0, #11
 8009e06:	fa24 f10e 	lsr.w	r1, r4, lr
 8009e0a:	42b7      	cmp	r7, r6
 8009e0c:	ea41 030c 	orr.w	r3, r1, ip
 8009e10:	bf34      	ite	cc
 8009e12:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009e16:	2100      	movcs	r1, #0
 8009e18:	3015      	adds	r0, #21
 8009e1a:	fa04 f000 	lsl.w	r0, r4, r0
 8009e1e:	fa21 f10e 	lsr.w	r1, r1, lr
 8009e22:	ea40 0201 	orr.w	r2, r0, r1
 8009e26:	ec43 2b10 	vmov	d0, r2, r3
 8009e2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e2c:	42b7      	cmp	r7, r6
 8009e2e:	bf3a      	itte	cc
 8009e30:	f1a5 0608 	subcc.w	r6, r5, #8
 8009e34:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009e38:	2100      	movcs	r1, #0
 8009e3a:	380b      	subs	r0, #11
 8009e3c:	d015      	beq.n	8009e6a <__b2d+0x8e>
 8009e3e:	4084      	lsls	r4, r0
 8009e40:	f1c0 0520 	rsb	r5, r0, #32
 8009e44:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8009e48:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8009e4c:	42be      	cmp	r6, r7
 8009e4e:	fa21 fc05 	lsr.w	ip, r1, r5
 8009e52:	ea44 030c 	orr.w	r3, r4, ip
 8009e56:	bf8c      	ite	hi
 8009e58:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009e5c:	2400      	movls	r4, #0
 8009e5e:	fa01 f000 	lsl.w	r0, r1, r0
 8009e62:	40ec      	lsrs	r4, r5
 8009e64:	ea40 0204 	orr.w	r2, r0, r4
 8009e68:	e7dd      	b.n	8009e26 <__b2d+0x4a>
 8009e6a:	ea44 030c 	orr.w	r3, r4, ip
 8009e6e:	460a      	mov	r2, r1
 8009e70:	e7d9      	b.n	8009e26 <__b2d+0x4a>
 8009e72:	bf00      	nop
 8009e74:	3ff00000 	.word	0x3ff00000

08009e78 <__d2b>:
 8009e78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009e7c:	460e      	mov	r6, r1
 8009e7e:	2101      	movs	r1, #1
 8009e80:	ec59 8b10 	vmov	r8, r9, d0
 8009e84:	4615      	mov	r5, r2
 8009e86:	f7ff fcb6 	bl	80097f6 <_Balloc>
 8009e8a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009e8e:	4607      	mov	r7, r0
 8009e90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009e94:	bb34      	cbnz	r4, 8009ee4 <__d2b+0x6c>
 8009e96:	9301      	str	r3, [sp, #4]
 8009e98:	f1b8 0300 	subs.w	r3, r8, #0
 8009e9c:	d027      	beq.n	8009eee <__d2b+0x76>
 8009e9e:	a802      	add	r0, sp, #8
 8009ea0:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009ea4:	f7ff fd8a 	bl	80099bc <__lo0bits>
 8009ea8:	9900      	ldr	r1, [sp, #0]
 8009eaa:	b1f0      	cbz	r0, 8009eea <__d2b+0x72>
 8009eac:	9a01      	ldr	r2, [sp, #4]
 8009eae:	f1c0 0320 	rsb	r3, r0, #32
 8009eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8009eb6:	430b      	orrs	r3, r1
 8009eb8:	40c2      	lsrs	r2, r0
 8009eba:	617b      	str	r3, [r7, #20]
 8009ebc:	9201      	str	r2, [sp, #4]
 8009ebe:	9b01      	ldr	r3, [sp, #4]
 8009ec0:	61bb      	str	r3, [r7, #24]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	bf14      	ite	ne
 8009ec6:	2102      	movne	r1, #2
 8009ec8:	2101      	moveq	r1, #1
 8009eca:	6139      	str	r1, [r7, #16]
 8009ecc:	b1c4      	cbz	r4, 8009f00 <__d2b+0x88>
 8009ece:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009ed2:	4404      	add	r4, r0
 8009ed4:	6034      	str	r4, [r6, #0]
 8009ed6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009eda:	6028      	str	r0, [r5, #0]
 8009edc:	4638      	mov	r0, r7
 8009ede:	b003      	add	sp, #12
 8009ee0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ee4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ee8:	e7d5      	b.n	8009e96 <__d2b+0x1e>
 8009eea:	6179      	str	r1, [r7, #20]
 8009eec:	e7e7      	b.n	8009ebe <__d2b+0x46>
 8009eee:	a801      	add	r0, sp, #4
 8009ef0:	f7ff fd64 	bl	80099bc <__lo0bits>
 8009ef4:	9b01      	ldr	r3, [sp, #4]
 8009ef6:	617b      	str	r3, [r7, #20]
 8009ef8:	2101      	movs	r1, #1
 8009efa:	6139      	str	r1, [r7, #16]
 8009efc:	3020      	adds	r0, #32
 8009efe:	e7e5      	b.n	8009ecc <__d2b+0x54>
 8009f00:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009f04:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009f08:	6030      	str	r0, [r6, #0]
 8009f0a:	6918      	ldr	r0, [r3, #16]
 8009f0c:	f7ff fd37 	bl	800997e <__hi0bits>
 8009f10:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009f14:	e7e1      	b.n	8009eda <__d2b+0x62>

08009f16 <__ratio>:
 8009f16:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f1a:	4688      	mov	r8, r1
 8009f1c:	4669      	mov	r1, sp
 8009f1e:	4681      	mov	r9, r0
 8009f20:	f7ff ff5c 	bl	8009ddc <__b2d>
 8009f24:	a901      	add	r1, sp, #4
 8009f26:	4640      	mov	r0, r8
 8009f28:	ec57 6b10 	vmov	r6, r7, d0
 8009f2c:	f7ff ff56 	bl	8009ddc <__b2d>
 8009f30:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009f34:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009f38:	eba3 0c02 	sub.w	ip, r3, r2
 8009f3c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009f40:	1a9b      	subs	r3, r3, r2
 8009f42:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009f46:	ec5b ab10 	vmov	sl, fp, d0
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	bfce      	itee	gt
 8009f4e:	463a      	movgt	r2, r7
 8009f50:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009f54:	465a      	movle	r2, fp
 8009f56:	4659      	mov	r1, fp
 8009f58:	463d      	mov	r5, r7
 8009f5a:	bfd4      	ite	le
 8009f5c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8009f60:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8009f64:	4630      	mov	r0, r6
 8009f66:	ee10 2a10 	vmov	r2, s0
 8009f6a:	460b      	mov	r3, r1
 8009f6c:	4629      	mov	r1, r5
 8009f6e:	f7f6 fc8d 	bl	800088c <__aeabi_ddiv>
 8009f72:	ec41 0b10 	vmov	d0, r0, r1
 8009f76:	b003      	add	sp, #12
 8009f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009f7c <__copybits>:
 8009f7c:	3901      	subs	r1, #1
 8009f7e:	b510      	push	{r4, lr}
 8009f80:	1149      	asrs	r1, r1, #5
 8009f82:	6914      	ldr	r4, [r2, #16]
 8009f84:	3101      	adds	r1, #1
 8009f86:	f102 0314 	add.w	r3, r2, #20
 8009f8a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009f8e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009f92:	42a3      	cmp	r3, r4
 8009f94:	4602      	mov	r2, r0
 8009f96:	d303      	bcc.n	8009fa0 <__copybits+0x24>
 8009f98:	2300      	movs	r3, #0
 8009f9a:	428a      	cmp	r2, r1
 8009f9c:	d305      	bcc.n	8009faa <__copybits+0x2e>
 8009f9e:	bd10      	pop	{r4, pc}
 8009fa0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fa4:	f840 2b04 	str.w	r2, [r0], #4
 8009fa8:	e7f3      	b.n	8009f92 <__copybits+0x16>
 8009faa:	f842 3b04 	str.w	r3, [r2], #4
 8009fae:	e7f4      	b.n	8009f9a <__copybits+0x1e>

08009fb0 <__any_on>:
 8009fb0:	f100 0214 	add.w	r2, r0, #20
 8009fb4:	6900      	ldr	r0, [r0, #16]
 8009fb6:	114b      	asrs	r3, r1, #5
 8009fb8:	4298      	cmp	r0, r3
 8009fba:	b510      	push	{r4, lr}
 8009fbc:	db11      	blt.n	8009fe2 <__any_on+0x32>
 8009fbe:	dd0a      	ble.n	8009fd6 <__any_on+0x26>
 8009fc0:	f011 011f 	ands.w	r1, r1, #31
 8009fc4:	d007      	beq.n	8009fd6 <__any_on+0x26>
 8009fc6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009fca:	fa24 f001 	lsr.w	r0, r4, r1
 8009fce:	fa00 f101 	lsl.w	r1, r0, r1
 8009fd2:	428c      	cmp	r4, r1
 8009fd4:	d10b      	bne.n	8009fee <__any_on+0x3e>
 8009fd6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009fda:	4293      	cmp	r3, r2
 8009fdc:	d803      	bhi.n	8009fe6 <__any_on+0x36>
 8009fde:	2000      	movs	r0, #0
 8009fe0:	bd10      	pop	{r4, pc}
 8009fe2:	4603      	mov	r3, r0
 8009fe4:	e7f7      	b.n	8009fd6 <__any_on+0x26>
 8009fe6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009fea:	2900      	cmp	r1, #0
 8009fec:	d0f5      	beq.n	8009fda <__any_on+0x2a>
 8009fee:	2001      	movs	r0, #1
 8009ff0:	e7f6      	b.n	8009fe0 <__any_on+0x30>

08009ff2 <_calloc_r>:
 8009ff2:	b538      	push	{r3, r4, r5, lr}
 8009ff4:	fb02 f401 	mul.w	r4, r2, r1
 8009ff8:	4621      	mov	r1, r4
 8009ffa:	f000 f857 	bl	800a0ac <_malloc_r>
 8009ffe:	4605      	mov	r5, r0
 800a000:	b118      	cbz	r0, 800a00a <_calloc_r+0x18>
 800a002:	4622      	mov	r2, r4
 800a004:	2100      	movs	r1, #0
 800a006:	f7fc f96d 	bl	80062e4 <memset>
 800a00a:	4628      	mov	r0, r5
 800a00c:	bd38      	pop	{r3, r4, r5, pc}
	...

0800a010 <_free_r>:
 800a010:	b538      	push	{r3, r4, r5, lr}
 800a012:	4605      	mov	r5, r0
 800a014:	2900      	cmp	r1, #0
 800a016:	d045      	beq.n	800a0a4 <_free_r+0x94>
 800a018:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a01c:	1f0c      	subs	r4, r1, #4
 800a01e:	2b00      	cmp	r3, #0
 800a020:	bfb8      	it	lt
 800a022:	18e4      	addlt	r4, r4, r3
 800a024:	f000 fca5 	bl	800a972 <__malloc_lock>
 800a028:	4a1f      	ldr	r2, [pc, #124]	; (800a0a8 <_free_r+0x98>)
 800a02a:	6813      	ldr	r3, [r2, #0]
 800a02c:	4610      	mov	r0, r2
 800a02e:	b933      	cbnz	r3, 800a03e <_free_r+0x2e>
 800a030:	6063      	str	r3, [r4, #4]
 800a032:	6014      	str	r4, [r2, #0]
 800a034:	4628      	mov	r0, r5
 800a036:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a03a:	f000 bc9b 	b.w	800a974 <__malloc_unlock>
 800a03e:	42a3      	cmp	r3, r4
 800a040:	d90c      	bls.n	800a05c <_free_r+0x4c>
 800a042:	6821      	ldr	r1, [r4, #0]
 800a044:	1862      	adds	r2, r4, r1
 800a046:	4293      	cmp	r3, r2
 800a048:	bf04      	itt	eq
 800a04a:	681a      	ldreq	r2, [r3, #0]
 800a04c:	685b      	ldreq	r3, [r3, #4]
 800a04e:	6063      	str	r3, [r4, #4]
 800a050:	bf04      	itt	eq
 800a052:	1852      	addeq	r2, r2, r1
 800a054:	6022      	streq	r2, [r4, #0]
 800a056:	6004      	str	r4, [r0, #0]
 800a058:	e7ec      	b.n	800a034 <_free_r+0x24>
 800a05a:	4613      	mov	r3, r2
 800a05c:	685a      	ldr	r2, [r3, #4]
 800a05e:	b10a      	cbz	r2, 800a064 <_free_r+0x54>
 800a060:	42a2      	cmp	r2, r4
 800a062:	d9fa      	bls.n	800a05a <_free_r+0x4a>
 800a064:	6819      	ldr	r1, [r3, #0]
 800a066:	1858      	adds	r0, r3, r1
 800a068:	42a0      	cmp	r0, r4
 800a06a:	d10b      	bne.n	800a084 <_free_r+0x74>
 800a06c:	6820      	ldr	r0, [r4, #0]
 800a06e:	4401      	add	r1, r0
 800a070:	1858      	adds	r0, r3, r1
 800a072:	4282      	cmp	r2, r0
 800a074:	6019      	str	r1, [r3, #0]
 800a076:	d1dd      	bne.n	800a034 <_free_r+0x24>
 800a078:	6810      	ldr	r0, [r2, #0]
 800a07a:	6852      	ldr	r2, [r2, #4]
 800a07c:	605a      	str	r2, [r3, #4]
 800a07e:	4401      	add	r1, r0
 800a080:	6019      	str	r1, [r3, #0]
 800a082:	e7d7      	b.n	800a034 <_free_r+0x24>
 800a084:	d902      	bls.n	800a08c <_free_r+0x7c>
 800a086:	230c      	movs	r3, #12
 800a088:	602b      	str	r3, [r5, #0]
 800a08a:	e7d3      	b.n	800a034 <_free_r+0x24>
 800a08c:	6820      	ldr	r0, [r4, #0]
 800a08e:	1821      	adds	r1, r4, r0
 800a090:	428a      	cmp	r2, r1
 800a092:	bf04      	itt	eq
 800a094:	6811      	ldreq	r1, [r2, #0]
 800a096:	6852      	ldreq	r2, [r2, #4]
 800a098:	6062      	str	r2, [r4, #4]
 800a09a:	bf04      	itt	eq
 800a09c:	1809      	addeq	r1, r1, r0
 800a09e:	6021      	streq	r1, [r4, #0]
 800a0a0:	605c      	str	r4, [r3, #4]
 800a0a2:	e7c7      	b.n	800a034 <_free_r+0x24>
 800a0a4:	bd38      	pop	{r3, r4, r5, pc}
 800a0a6:	bf00      	nop
 800a0a8:	20000220 	.word	0x20000220

0800a0ac <_malloc_r>:
 800a0ac:	b570      	push	{r4, r5, r6, lr}
 800a0ae:	1ccd      	adds	r5, r1, #3
 800a0b0:	f025 0503 	bic.w	r5, r5, #3
 800a0b4:	3508      	adds	r5, #8
 800a0b6:	2d0c      	cmp	r5, #12
 800a0b8:	bf38      	it	cc
 800a0ba:	250c      	movcc	r5, #12
 800a0bc:	2d00      	cmp	r5, #0
 800a0be:	4606      	mov	r6, r0
 800a0c0:	db01      	blt.n	800a0c6 <_malloc_r+0x1a>
 800a0c2:	42a9      	cmp	r1, r5
 800a0c4:	d903      	bls.n	800a0ce <_malloc_r+0x22>
 800a0c6:	230c      	movs	r3, #12
 800a0c8:	6033      	str	r3, [r6, #0]
 800a0ca:	2000      	movs	r0, #0
 800a0cc:	bd70      	pop	{r4, r5, r6, pc}
 800a0ce:	f000 fc50 	bl	800a972 <__malloc_lock>
 800a0d2:	4a21      	ldr	r2, [pc, #132]	; (800a158 <_malloc_r+0xac>)
 800a0d4:	6814      	ldr	r4, [r2, #0]
 800a0d6:	4621      	mov	r1, r4
 800a0d8:	b991      	cbnz	r1, 800a100 <_malloc_r+0x54>
 800a0da:	4c20      	ldr	r4, [pc, #128]	; (800a15c <_malloc_r+0xb0>)
 800a0dc:	6823      	ldr	r3, [r4, #0]
 800a0de:	b91b      	cbnz	r3, 800a0e8 <_malloc_r+0x3c>
 800a0e0:	4630      	mov	r0, r6
 800a0e2:	f000 fb65 	bl	800a7b0 <_sbrk_r>
 800a0e6:	6020      	str	r0, [r4, #0]
 800a0e8:	4629      	mov	r1, r5
 800a0ea:	4630      	mov	r0, r6
 800a0ec:	f000 fb60 	bl	800a7b0 <_sbrk_r>
 800a0f0:	1c43      	adds	r3, r0, #1
 800a0f2:	d124      	bne.n	800a13e <_malloc_r+0x92>
 800a0f4:	230c      	movs	r3, #12
 800a0f6:	6033      	str	r3, [r6, #0]
 800a0f8:	4630      	mov	r0, r6
 800a0fa:	f000 fc3b 	bl	800a974 <__malloc_unlock>
 800a0fe:	e7e4      	b.n	800a0ca <_malloc_r+0x1e>
 800a100:	680b      	ldr	r3, [r1, #0]
 800a102:	1b5b      	subs	r3, r3, r5
 800a104:	d418      	bmi.n	800a138 <_malloc_r+0x8c>
 800a106:	2b0b      	cmp	r3, #11
 800a108:	d90f      	bls.n	800a12a <_malloc_r+0x7e>
 800a10a:	600b      	str	r3, [r1, #0]
 800a10c:	50cd      	str	r5, [r1, r3]
 800a10e:	18cc      	adds	r4, r1, r3
 800a110:	4630      	mov	r0, r6
 800a112:	f000 fc2f 	bl	800a974 <__malloc_unlock>
 800a116:	f104 000b 	add.w	r0, r4, #11
 800a11a:	1d23      	adds	r3, r4, #4
 800a11c:	f020 0007 	bic.w	r0, r0, #7
 800a120:	1ac3      	subs	r3, r0, r3
 800a122:	d0d3      	beq.n	800a0cc <_malloc_r+0x20>
 800a124:	425a      	negs	r2, r3
 800a126:	50e2      	str	r2, [r4, r3]
 800a128:	e7d0      	b.n	800a0cc <_malloc_r+0x20>
 800a12a:	428c      	cmp	r4, r1
 800a12c:	684b      	ldr	r3, [r1, #4]
 800a12e:	bf16      	itet	ne
 800a130:	6063      	strne	r3, [r4, #4]
 800a132:	6013      	streq	r3, [r2, #0]
 800a134:	460c      	movne	r4, r1
 800a136:	e7eb      	b.n	800a110 <_malloc_r+0x64>
 800a138:	460c      	mov	r4, r1
 800a13a:	6849      	ldr	r1, [r1, #4]
 800a13c:	e7cc      	b.n	800a0d8 <_malloc_r+0x2c>
 800a13e:	1cc4      	adds	r4, r0, #3
 800a140:	f024 0403 	bic.w	r4, r4, #3
 800a144:	42a0      	cmp	r0, r4
 800a146:	d005      	beq.n	800a154 <_malloc_r+0xa8>
 800a148:	1a21      	subs	r1, r4, r0
 800a14a:	4630      	mov	r0, r6
 800a14c:	f000 fb30 	bl	800a7b0 <_sbrk_r>
 800a150:	3001      	adds	r0, #1
 800a152:	d0cf      	beq.n	800a0f4 <_malloc_r+0x48>
 800a154:	6025      	str	r5, [r4, #0]
 800a156:	e7db      	b.n	800a110 <_malloc_r+0x64>
 800a158:	20000220 	.word	0x20000220
 800a15c:	20000224 	.word	0x20000224

0800a160 <__ssputs_r>:
 800a160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a164:	688e      	ldr	r6, [r1, #8]
 800a166:	429e      	cmp	r6, r3
 800a168:	4682      	mov	sl, r0
 800a16a:	460c      	mov	r4, r1
 800a16c:	4690      	mov	r8, r2
 800a16e:	4699      	mov	r9, r3
 800a170:	d837      	bhi.n	800a1e2 <__ssputs_r+0x82>
 800a172:	898a      	ldrh	r2, [r1, #12]
 800a174:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a178:	d031      	beq.n	800a1de <__ssputs_r+0x7e>
 800a17a:	6825      	ldr	r5, [r4, #0]
 800a17c:	6909      	ldr	r1, [r1, #16]
 800a17e:	1a6f      	subs	r7, r5, r1
 800a180:	6965      	ldr	r5, [r4, #20]
 800a182:	2302      	movs	r3, #2
 800a184:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a188:	fb95 f5f3 	sdiv	r5, r5, r3
 800a18c:	f109 0301 	add.w	r3, r9, #1
 800a190:	443b      	add	r3, r7
 800a192:	429d      	cmp	r5, r3
 800a194:	bf38      	it	cc
 800a196:	461d      	movcc	r5, r3
 800a198:	0553      	lsls	r3, r2, #21
 800a19a:	d530      	bpl.n	800a1fe <__ssputs_r+0x9e>
 800a19c:	4629      	mov	r1, r5
 800a19e:	f7ff ff85 	bl	800a0ac <_malloc_r>
 800a1a2:	4606      	mov	r6, r0
 800a1a4:	b950      	cbnz	r0, 800a1bc <__ssputs_r+0x5c>
 800a1a6:	230c      	movs	r3, #12
 800a1a8:	f8ca 3000 	str.w	r3, [sl]
 800a1ac:	89a3      	ldrh	r3, [r4, #12]
 800a1ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1b2:	81a3      	strh	r3, [r4, #12]
 800a1b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a1b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1bc:	463a      	mov	r2, r7
 800a1be:	6921      	ldr	r1, [r4, #16]
 800a1c0:	f7ff fb0e 	bl	80097e0 <memcpy>
 800a1c4:	89a3      	ldrh	r3, [r4, #12]
 800a1c6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a1ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1ce:	81a3      	strh	r3, [r4, #12]
 800a1d0:	6126      	str	r6, [r4, #16]
 800a1d2:	6165      	str	r5, [r4, #20]
 800a1d4:	443e      	add	r6, r7
 800a1d6:	1bed      	subs	r5, r5, r7
 800a1d8:	6026      	str	r6, [r4, #0]
 800a1da:	60a5      	str	r5, [r4, #8]
 800a1dc:	464e      	mov	r6, r9
 800a1de:	454e      	cmp	r6, r9
 800a1e0:	d900      	bls.n	800a1e4 <__ssputs_r+0x84>
 800a1e2:	464e      	mov	r6, r9
 800a1e4:	4632      	mov	r2, r6
 800a1e6:	4641      	mov	r1, r8
 800a1e8:	6820      	ldr	r0, [r4, #0]
 800a1ea:	f000 fba9 	bl	800a940 <memmove>
 800a1ee:	68a3      	ldr	r3, [r4, #8]
 800a1f0:	1b9b      	subs	r3, r3, r6
 800a1f2:	60a3      	str	r3, [r4, #8]
 800a1f4:	6823      	ldr	r3, [r4, #0]
 800a1f6:	441e      	add	r6, r3
 800a1f8:	6026      	str	r6, [r4, #0]
 800a1fa:	2000      	movs	r0, #0
 800a1fc:	e7dc      	b.n	800a1b8 <__ssputs_r+0x58>
 800a1fe:	462a      	mov	r2, r5
 800a200:	f000 fbb9 	bl	800a976 <_realloc_r>
 800a204:	4606      	mov	r6, r0
 800a206:	2800      	cmp	r0, #0
 800a208:	d1e2      	bne.n	800a1d0 <__ssputs_r+0x70>
 800a20a:	6921      	ldr	r1, [r4, #16]
 800a20c:	4650      	mov	r0, sl
 800a20e:	f7ff feff 	bl	800a010 <_free_r>
 800a212:	e7c8      	b.n	800a1a6 <__ssputs_r+0x46>

0800a214 <_svfiprintf_r>:
 800a214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a218:	461d      	mov	r5, r3
 800a21a:	898b      	ldrh	r3, [r1, #12]
 800a21c:	061f      	lsls	r7, r3, #24
 800a21e:	b09d      	sub	sp, #116	; 0x74
 800a220:	4680      	mov	r8, r0
 800a222:	460c      	mov	r4, r1
 800a224:	4616      	mov	r6, r2
 800a226:	d50f      	bpl.n	800a248 <_svfiprintf_r+0x34>
 800a228:	690b      	ldr	r3, [r1, #16]
 800a22a:	b96b      	cbnz	r3, 800a248 <_svfiprintf_r+0x34>
 800a22c:	2140      	movs	r1, #64	; 0x40
 800a22e:	f7ff ff3d 	bl	800a0ac <_malloc_r>
 800a232:	6020      	str	r0, [r4, #0]
 800a234:	6120      	str	r0, [r4, #16]
 800a236:	b928      	cbnz	r0, 800a244 <_svfiprintf_r+0x30>
 800a238:	230c      	movs	r3, #12
 800a23a:	f8c8 3000 	str.w	r3, [r8]
 800a23e:	f04f 30ff 	mov.w	r0, #4294967295
 800a242:	e0c8      	b.n	800a3d6 <_svfiprintf_r+0x1c2>
 800a244:	2340      	movs	r3, #64	; 0x40
 800a246:	6163      	str	r3, [r4, #20]
 800a248:	2300      	movs	r3, #0
 800a24a:	9309      	str	r3, [sp, #36]	; 0x24
 800a24c:	2320      	movs	r3, #32
 800a24e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a252:	2330      	movs	r3, #48	; 0x30
 800a254:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a258:	9503      	str	r5, [sp, #12]
 800a25a:	f04f 0b01 	mov.w	fp, #1
 800a25e:	4637      	mov	r7, r6
 800a260:	463d      	mov	r5, r7
 800a262:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a266:	b10b      	cbz	r3, 800a26c <_svfiprintf_r+0x58>
 800a268:	2b25      	cmp	r3, #37	; 0x25
 800a26a:	d13e      	bne.n	800a2ea <_svfiprintf_r+0xd6>
 800a26c:	ebb7 0a06 	subs.w	sl, r7, r6
 800a270:	d00b      	beq.n	800a28a <_svfiprintf_r+0x76>
 800a272:	4653      	mov	r3, sl
 800a274:	4632      	mov	r2, r6
 800a276:	4621      	mov	r1, r4
 800a278:	4640      	mov	r0, r8
 800a27a:	f7ff ff71 	bl	800a160 <__ssputs_r>
 800a27e:	3001      	adds	r0, #1
 800a280:	f000 80a4 	beq.w	800a3cc <_svfiprintf_r+0x1b8>
 800a284:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a286:	4453      	add	r3, sl
 800a288:	9309      	str	r3, [sp, #36]	; 0x24
 800a28a:	783b      	ldrb	r3, [r7, #0]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	f000 809d 	beq.w	800a3cc <_svfiprintf_r+0x1b8>
 800a292:	2300      	movs	r3, #0
 800a294:	f04f 32ff 	mov.w	r2, #4294967295
 800a298:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a29c:	9304      	str	r3, [sp, #16]
 800a29e:	9307      	str	r3, [sp, #28]
 800a2a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a2a4:	931a      	str	r3, [sp, #104]	; 0x68
 800a2a6:	462f      	mov	r7, r5
 800a2a8:	2205      	movs	r2, #5
 800a2aa:	f817 1b01 	ldrb.w	r1, [r7], #1
 800a2ae:	4850      	ldr	r0, [pc, #320]	; (800a3f0 <_svfiprintf_r+0x1dc>)
 800a2b0:	f7f5 ffb6 	bl	8000220 <memchr>
 800a2b4:	9b04      	ldr	r3, [sp, #16]
 800a2b6:	b9d0      	cbnz	r0, 800a2ee <_svfiprintf_r+0xda>
 800a2b8:	06d9      	lsls	r1, r3, #27
 800a2ba:	bf44      	itt	mi
 800a2bc:	2220      	movmi	r2, #32
 800a2be:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a2c2:	071a      	lsls	r2, r3, #28
 800a2c4:	bf44      	itt	mi
 800a2c6:	222b      	movmi	r2, #43	; 0x2b
 800a2c8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a2cc:	782a      	ldrb	r2, [r5, #0]
 800a2ce:	2a2a      	cmp	r2, #42	; 0x2a
 800a2d0:	d015      	beq.n	800a2fe <_svfiprintf_r+0xea>
 800a2d2:	9a07      	ldr	r2, [sp, #28]
 800a2d4:	462f      	mov	r7, r5
 800a2d6:	2000      	movs	r0, #0
 800a2d8:	250a      	movs	r5, #10
 800a2da:	4639      	mov	r1, r7
 800a2dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a2e0:	3b30      	subs	r3, #48	; 0x30
 800a2e2:	2b09      	cmp	r3, #9
 800a2e4:	d94d      	bls.n	800a382 <_svfiprintf_r+0x16e>
 800a2e6:	b1b8      	cbz	r0, 800a318 <_svfiprintf_r+0x104>
 800a2e8:	e00f      	b.n	800a30a <_svfiprintf_r+0xf6>
 800a2ea:	462f      	mov	r7, r5
 800a2ec:	e7b8      	b.n	800a260 <_svfiprintf_r+0x4c>
 800a2ee:	4a40      	ldr	r2, [pc, #256]	; (800a3f0 <_svfiprintf_r+0x1dc>)
 800a2f0:	1a80      	subs	r0, r0, r2
 800a2f2:	fa0b f000 	lsl.w	r0, fp, r0
 800a2f6:	4318      	orrs	r0, r3
 800a2f8:	9004      	str	r0, [sp, #16]
 800a2fa:	463d      	mov	r5, r7
 800a2fc:	e7d3      	b.n	800a2a6 <_svfiprintf_r+0x92>
 800a2fe:	9a03      	ldr	r2, [sp, #12]
 800a300:	1d11      	adds	r1, r2, #4
 800a302:	6812      	ldr	r2, [r2, #0]
 800a304:	9103      	str	r1, [sp, #12]
 800a306:	2a00      	cmp	r2, #0
 800a308:	db01      	blt.n	800a30e <_svfiprintf_r+0xfa>
 800a30a:	9207      	str	r2, [sp, #28]
 800a30c:	e004      	b.n	800a318 <_svfiprintf_r+0x104>
 800a30e:	4252      	negs	r2, r2
 800a310:	f043 0302 	orr.w	r3, r3, #2
 800a314:	9207      	str	r2, [sp, #28]
 800a316:	9304      	str	r3, [sp, #16]
 800a318:	783b      	ldrb	r3, [r7, #0]
 800a31a:	2b2e      	cmp	r3, #46	; 0x2e
 800a31c:	d10c      	bne.n	800a338 <_svfiprintf_r+0x124>
 800a31e:	787b      	ldrb	r3, [r7, #1]
 800a320:	2b2a      	cmp	r3, #42	; 0x2a
 800a322:	d133      	bne.n	800a38c <_svfiprintf_r+0x178>
 800a324:	9b03      	ldr	r3, [sp, #12]
 800a326:	1d1a      	adds	r2, r3, #4
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	9203      	str	r2, [sp, #12]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	bfb8      	it	lt
 800a330:	f04f 33ff 	movlt.w	r3, #4294967295
 800a334:	3702      	adds	r7, #2
 800a336:	9305      	str	r3, [sp, #20]
 800a338:	4d2e      	ldr	r5, [pc, #184]	; (800a3f4 <_svfiprintf_r+0x1e0>)
 800a33a:	7839      	ldrb	r1, [r7, #0]
 800a33c:	2203      	movs	r2, #3
 800a33e:	4628      	mov	r0, r5
 800a340:	f7f5 ff6e 	bl	8000220 <memchr>
 800a344:	b138      	cbz	r0, 800a356 <_svfiprintf_r+0x142>
 800a346:	2340      	movs	r3, #64	; 0x40
 800a348:	1b40      	subs	r0, r0, r5
 800a34a:	fa03 f000 	lsl.w	r0, r3, r0
 800a34e:	9b04      	ldr	r3, [sp, #16]
 800a350:	4303      	orrs	r3, r0
 800a352:	3701      	adds	r7, #1
 800a354:	9304      	str	r3, [sp, #16]
 800a356:	7839      	ldrb	r1, [r7, #0]
 800a358:	4827      	ldr	r0, [pc, #156]	; (800a3f8 <_svfiprintf_r+0x1e4>)
 800a35a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a35e:	2206      	movs	r2, #6
 800a360:	1c7e      	adds	r6, r7, #1
 800a362:	f7f5 ff5d 	bl	8000220 <memchr>
 800a366:	2800      	cmp	r0, #0
 800a368:	d038      	beq.n	800a3dc <_svfiprintf_r+0x1c8>
 800a36a:	4b24      	ldr	r3, [pc, #144]	; (800a3fc <_svfiprintf_r+0x1e8>)
 800a36c:	bb13      	cbnz	r3, 800a3b4 <_svfiprintf_r+0x1a0>
 800a36e:	9b03      	ldr	r3, [sp, #12]
 800a370:	3307      	adds	r3, #7
 800a372:	f023 0307 	bic.w	r3, r3, #7
 800a376:	3308      	adds	r3, #8
 800a378:	9303      	str	r3, [sp, #12]
 800a37a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a37c:	444b      	add	r3, r9
 800a37e:	9309      	str	r3, [sp, #36]	; 0x24
 800a380:	e76d      	b.n	800a25e <_svfiprintf_r+0x4a>
 800a382:	fb05 3202 	mla	r2, r5, r2, r3
 800a386:	2001      	movs	r0, #1
 800a388:	460f      	mov	r7, r1
 800a38a:	e7a6      	b.n	800a2da <_svfiprintf_r+0xc6>
 800a38c:	2300      	movs	r3, #0
 800a38e:	3701      	adds	r7, #1
 800a390:	9305      	str	r3, [sp, #20]
 800a392:	4619      	mov	r1, r3
 800a394:	250a      	movs	r5, #10
 800a396:	4638      	mov	r0, r7
 800a398:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a39c:	3a30      	subs	r2, #48	; 0x30
 800a39e:	2a09      	cmp	r2, #9
 800a3a0:	d903      	bls.n	800a3aa <_svfiprintf_r+0x196>
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d0c8      	beq.n	800a338 <_svfiprintf_r+0x124>
 800a3a6:	9105      	str	r1, [sp, #20]
 800a3a8:	e7c6      	b.n	800a338 <_svfiprintf_r+0x124>
 800a3aa:	fb05 2101 	mla	r1, r5, r1, r2
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	4607      	mov	r7, r0
 800a3b2:	e7f0      	b.n	800a396 <_svfiprintf_r+0x182>
 800a3b4:	ab03      	add	r3, sp, #12
 800a3b6:	9300      	str	r3, [sp, #0]
 800a3b8:	4622      	mov	r2, r4
 800a3ba:	4b11      	ldr	r3, [pc, #68]	; (800a400 <_svfiprintf_r+0x1ec>)
 800a3bc:	a904      	add	r1, sp, #16
 800a3be:	4640      	mov	r0, r8
 800a3c0:	f7fc f82c 	bl	800641c <_printf_float>
 800a3c4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a3c8:	4681      	mov	r9, r0
 800a3ca:	d1d6      	bne.n	800a37a <_svfiprintf_r+0x166>
 800a3cc:	89a3      	ldrh	r3, [r4, #12]
 800a3ce:	065b      	lsls	r3, r3, #25
 800a3d0:	f53f af35 	bmi.w	800a23e <_svfiprintf_r+0x2a>
 800a3d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a3d6:	b01d      	add	sp, #116	; 0x74
 800a3d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3dc:	ab03      	add	r3, sp, #12
 800a3de:	9300      	str	r3, [sp, #0]
 800a3e0:	4622      	mov	r2, r4
 800a3e2:	4b07      	ldr	r3, [pc, #28]	; (800a400 <_svfiprintf_r+0x1ec>)
 800a3e4:	a904      	add	r1, sp, #16
 800a3e6:	4640      	mov	r0, r8
 800a3e8:	f7fc face 	bl	8006988 <_printf_i>
 800a3ec:	e7ea      	b.n	800a3c4 <_svfiprintf_r+0x1b0>
 800a3ee:	bf00      	nop
 800a3f0:	0800ae7c 	.word	0x0800ae7c
 800a3f4:	0800ae82 	.word	0x0800ae82
 800a3f8:	0800ae86 	.word	0x0800ae86
 800a3fc:	0800641d 	.word	0x0800641d
 800a400:	0800a161 	.word	0x0800a161

0800a404 <__sfputc_r>:
 800a404:	6893      	ldr	r3, [r2, #8]
 800a406:	3b01      	subs	r3, #1
 800a408:	2b00      	cmp	r3, #0
 800a40a:	b410      	push	{r4}
 800a40c:	6093      	str	r3, [r2, #8]
 800a40e:	da08      	bge.n	800a422 <__sfputc_r+0x1e>
 800a410:	6994      	ldr	r4, [r2, #24]
 800a412:	42a3      	cmp	r3, r4
 800a414:	db01      	blt.n	800a41a <__sfputc_r+0x16>
 800a416:	290a      	cmp	r1, #10
 800a418:	d103      	bne.n	800a422 <__sfputc_r+0x1e>
 800a41a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a41e:	f7fd bd4f 	b.w	8007ec0 <__swbuf_r>
 800a422:	6813      	ldr	r3, [r2, #0]
 800a424:	1c58      	adds	r0, r3, #1
 800a426:	6010      	str	r0, [r2, #0]
 800a428:	7019      	strb	r1, [r3, #0]
 800a42a:	4608      	mov	r0, r1
 800a42c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a430:	4770      	bx	lr

0800a432 <__sfputs_r>:
 800a432:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a434:	4606      	mov	r6, r0
 800a436:	460f      	mov	r7, r1
 800a438:	4614      	mov	r4, r2
 800a43a:	18d5      	adds	r5, r2, r3
 800a43c:	42ac      	cmp	r4, r5
 800a43e:	d101      	bne.n	800a444 <__sfputs_r+0x12>
 800a440:	2000      	movs	r0, #0
 800a442:	e007      	b.n	800a454 <__sfputs_r+0x22>
 800a444:	463a      	mov	r2, r7
 800a446:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a44a:	4630      	mov	r0, r6
 800a44c:	f7ff ffda 	bl	800a404 <__sfputc_r>
 800a450:	1c43      	adds	r3, r0, #1
 800a452:	d1f3      	bne.n	800a43c <__sfputs_r+0xa>
 800a454:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a458 <_vfiprintf_r>:
 800a458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a45c:	460c      	mov	r4, r1
 800a45e:	b09d      	sub	sp, #116	; 0x74
 800a460:	4617      	mov	r7, r2
 800a462:	461d      	mov	r5, r3
 800a464:	4606      	mov	r6, r0
 800a466:	b118      	cbz	r0, 800a470 <_vfiprintf_r+0x18>
 800a468:	6983      	ldr	r3, [r0, #24]
 800a46a:	b90b      	cbnz	r3, 800a470 <_vfiprintf_r+0x18>
 800a46c:	f7fe fd2e 	bl	8008ecc <__sinit>
 800a470:	4b7c      	ldr	r3, [pc, #496]	; (800a664 <_vfiprintf_r+0x20c>)
 800a472:	429c      	cmp	r4, r3
 800a474:	d158      	bne.n	800a528 <_vfiprintf_r+0xd0>
 800a476:	6874      	ldr	r4, [r6, #4]
 800a478:	89a3      	ldrh	r3, [r4, #12]
 800a47a:	0718      	lsls	r0, r3, #28
 800a47c:	d55e      	bpl.n	800a53c <_vfiprintf_r+0xe4>
 800a47e:	6923      	ldr	r3, [r4, #16]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d05b      	beq.n	800a53c <_vfiprintf_r+0xe4>
 800a484:	2300      	movs	r3, #0
 800a486:	9309      	str	r3, [sp, #36]	; 0x24
 800a488:	2320      	movs	r3, #32
 800a48a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a48e:	2330      	movs	r3, #48	; 0x30
 800a490:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a494:	9503      	str	r5, [sp, #12]
 800a496:	f04f 0b01 	mov.w	fp, #1
 800a49a:	46b8      	mov	r8, r7
 800a49c:	4645      	mov	r5, r8
 800a49e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a4a2:	b10b      	cbz	r3, 800a4a8 <_vfiprintf_r+0x50>
 800a4a4:	2b25      	cmp	r3, #37	; 0x25
 800a4a6:	d154      	bne.n	800a552 <_vfiprintf_r+0xfa>
 800a4a8:	ebb8 0a07 	subs.w	sl, r8, r7
 800a4ac:	d00b      	beq.n	800a4c6 <_vfiprintf_r+0x6e>
 800a4ae:	4653      	mov	r3, sl
 800a4b0:	463a      	mov	r2, r7
 800a4b2:	4621      	mov	r1, r4
 800a4b4:	4630      	mov	r0, r6
 800a4b6:	f7ff ffbc 	bl	800a432 <__sfputs_r>
 800a4ba:	3001      	adds	r0, #1
 800a4bc:	f000 80c2 	beq.w	800a644 <_vfiprintf_r+0x1ec>
 800a4c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4c2:	4453      	add	r3, sl
 800a4c4:	9309      	str	r3, [sp, #36]	; 0x24
 800a4c6:	f898 3000 	ldrb.w	r3, [r8]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	f000 80ba 	beq.w	800a644 <_vfiprintf_r+0x1ec>
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	f04f 32ff 	mov.w	r2, #4294967295
 800a4d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a4da:	9304      	str	r3, [sp, #16]
 800a4dc:	9307      	str	r3, [sp, #28]
 800a4de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a4e2:	931a      	str	r3, [sp, #104]	; 0x68
 800a4e4:	46a8      	mov	r8, r5
 800a4e6:	2205      	movs	r2, #5
 800a4e8:	f818 1b01 	ldrb.w	r1, [r8], #1
 800a4ec:	485e      	ldr	r0, [pc, #376]	; (800a668 <_vfiprintf_r+0x210>)
 800a4ee:	f7f5 fe97 	bl	8000220 <memchr>
 800a4f2:	9b04      	ldr	r3, [sp, #16]
 800a4f4:	bb78      	cbnz	r0, 800a556 <_vfiprintf_r+0xfe>
 800a4f6:	06d9      	lsls	r1, r3, #27
 800a4f8:	bf44      	itt	mi
 800a4fa:	2220      	movmi	r2, #32
 800a4fc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a500:	071a      	lsls	r2, r3, #28
 800a502:	bf44      	itt	mi
 800a504:	222b      	movmi	r2, #43	; 0x2b
 800a506:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a50a:	782a      	ldrb	r2, [r5, #0]
 800a50c:	2a2a      	cmp	r2, #42	; 0x2a
 800a50e:	d02a      	beq.n	800a566 <_vfiprintf_r+0x10e>
 800a510:	9a07      	ldr	r2, [sp, #28]
 800a512:	46a8      	mov	r8, r5
 800a514:	2000      	movs	r0, #0
 800a516:	250a      	movs	r5, #10
 800a518:	4641      	mov	r1, r8
 800a51a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a51e:	3b30      	subs	r3, #48	; 0x30
 800a520:	2b09      	cmp	r3, #9
 800a522:	d969      	bls.n	800a5f8 <_vfiprintf_r+0x1a0>
 800a524:	b360      	cbz	r0, 800a580 <_vfiprintf_r+0x128>
 800a526:	e024      	b.n	800a572 <_vfiprintf_r+0x11a>
 800a528:	4b50      	ldr	r3, [pc, #320]	; (800a66c <_vfiprintf_r+0x214>)
 800a52a:	429c      	cmp	r4, r3
 800a52c:	d101      	bne.n	800a532 <_vfiprintf_r+0xda>
 800a52e:	68b4      	ldr	r4, [r6, #8]
 800a530:	e7a2      	b.n	800a478 <_vfiprintf_r+0x20>
 800a532:	4b4f      	ldr	r3, [pc, #316]	; (800a670 <_vfiprintf_r+0x218>)
 800a534:	429c      	cmp	r4, r3
 800a536:	bf08      	it	eq
 800a538:	68f4      	ldreq	r4, [r6, #12]
 800a53a:	e79d      	b.n	800a478 <_vfiprintf_r+0x20>
 800a53c:	4621      	mov	r1, r4
 800a53e:	4630      	mov	r0, r6
 800a540:	f7fd fd10 	bl	8007f64 <__swsetup_r>
 800a544:	2800      	cmp	r0, #0
 800a546:	d09d      	beq.n	800a484 <_vfiprintf_r+0x2c>
 800a548:	f04f 30ff 	mov.w	r0, #4294967295
 800a54c:	b01d      	add	sp, #116	; 0x74
 800a54e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a552:	46a8      	mov	r8, r5
 800a554:	e7a2      	b.n	800a49c <_vfiprintf_r+0x44>
 800a556:	4a44      	ldr	r2, [pc, #272]	; (800a668 <_vfiprintf_r+0x210>)
 800a558:	1a80      	subs	r0, r0, r2
 800a55a:	fa0b f000 	lsl.w	r0, fp, r0
 800a55e:	4318      	orrs	r0, r3
 800a560:	9004      	str	r0, [sp, #16]
 800a562:	4645      	mov	r5, r8
 800a564:	e7be      	b.n	800a4e4 <_vfiprintf_r+0x8c>
 800a566:	9a03      	ldr	r2, [sp, #12]
 800a568:	1d11      	adds	r1, r2, #4
 800a56a:	6812      	ldr	r2, [r2, #0]
 800a56c:	9103      	str	r1, [sp, #12]
 800a56e:	2a00      	cmp	r2, #0
 800a570:	db01      	blt.n	800a576 <_vfiprintf_r+0x11e>
 800a572:	9207      	str	r2, [sp, #28]
 800a574:	e004      	b.n	800a580 <_vfiprintf_r+0x128>
 800a576:	4252      	negs	r2, r2
 800a578:	f043 0302 	orr.w	r3, r3, #2
 800a57c:	9207      	str	r2, [sp, #28]
 800a57e:	9304      	str	r3, [sp, #16]
 800a580:	f898 3000 	ldrb.w	r3, [r8]
 800a584:	2b2e      	cmp	r3, #46	; 0x2e
 800a586:	d10e      	bne.n	800a5a6 <_vfiprintf_r+0x14e>
 800a588:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a58c:	2b2a      	cmp	r3, #42	; 0x2a
 800a58e:	d138      	bne.n	800a602 <_vfiprintf_r+0x1aa>
 800a590:	9b03      	ldr	r3, [sp, #12]
 800a592:	1d1a      	adds	r2, r3, #4
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	9203      	str	r2, [sp, #12]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	bfb8      	it	lt
 800a59c:	f04f 33ff 	movlt.w	r3, #4294967295
 800a5a0:	f108 0802 	add.w	r8, r8, #2
 800a5a4:	9305      	str	r3, [sp, #20]
 800a5a6:	4d33      	ldr	r5, [pc, #204]	; (800a674 <_vfiprintf_r+0x21c>)
 800a5a8:	f898 1000 	ldrb.w	r1, [r8]
 800a5ac:	2203      	movs	r2, #3
 800a5ae:	4628      	mov	r0, r5
 800a5b0:	f7f5 fe36 	bl	8000220 <memchr>
 800a5b4:	b140      	cbz	r0, 800a5c8 <_vfiprintf_r+0x170>
 800a5b6:	2340      	movs	r3, #64	; 0x40
 800a5b8:	1b40      	subs	r0, r0, r5
 800a5ba:	fa03 f000 	lsl.w	r0, r3, r0
 800a5be:	9b04      	ldr	r3, [sp, #16]
 800a5c0:	4303      	orrs	r3, r0
 800a5c2:	f108 0801 	add.w	r8, r8, #1
 800a5c6:	9304      	str	r3, [sp, #16]
 800a5c8:	f898 1000 	ldrb.w	r1, [r8]
 800a5cc:	482a      	ldr	r0, [pc, #168]	; (800a678 <_vfiprintf_r+0x220>)
 800a5ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a5d2:	2206      	movs	r2, #6
 800a5d4:	f108 0701 	add.w	r7, r8, #1
 800a5d8:	f7f5 fe22 	bl	8000220 <memchr>
 800a5dc:	2800      	cmp	r0, #0
 800a5de:	d037      	beq.n	800a650 <_vfiprintf_r+0x1f8>
 800a5e0:	4b26      	ldr	r3, [pc, #152]	; (800a67c <_vfiprintf_r+0x224>)
 800a5e2:	bb1b      	cbnz	r3, 800a62c <_vfiprintf_r+0x1d4>
 800a5e4:	9b03      	ldr	r3, [sp, #12]
 800a5e6:	3307      	adds	r3, #7
 800a5e8:	f023 0307 	bic.w	r3, r3, #7
 800a5ec:	3308      	adds	r3, #8
 800a5ee:	9303      	str	r3, [sp, #12]
 800a5f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5f2:	444b      	add	r3, r9
 800a5f4:	9309      	str	r3, [sp, #36]	; 0x24
 800a5f6:	e750      	b.n	800a49a <_vfiprintf_r+0x42>
 800a5f8:	fb05 3202 	mla	r2, r5, r2, r3
 800a5fc:	2001      	movs	r0, #1
 800a5fe:	4688      	mov	r8, r1
 800a600:	e78a      	b.n	800a518 <_vfiprintf_r+0xc0>
 800a602:	2300      	movs	r3, #0
 800a604:	f108 0801 	add.w	r8, r8, #1
 800a608:	9305      	str	r3, [sp, #20]
 800a60a:	4619      	mov	r1, r3
 800a60c:	250a      	movs	r5, #10
 800a60e:	4640      	mov	r0, r8
 800a610:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a614:	3a30      	subs	r2, #48	; 0x30
 800a616:	2a09      	cmp	r2, #9
 800a618:	d903      	bls.n	800a622 <_vfiprintf_r+0x1ca>
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d0c3      	beq.n	800a5a6 <_vfiprintf_r+0x14e>
 800a61e:	9105      	str	r1, [sp, #20]
 800a620:	e7c1      	b.n	800a5a6 <_vfiprintf_r+0x14e>
 800a622:	fb05 2101 	mla	r1, r5, r1, r2
 800a626:	2301      	movs	r3, #1
 800a628:	4680      	mov	r8, r0
 800a62a:	e7f0      	b.n	800a60e <_vfiprintf_r+0x1b6>
 800a62c:	ab03      	add	r3, sp, #12
 800a62e:	9300      	str	r3, [sp, #0]
 800a630:	4622      	mov	r2, r4
 800a632:	4b13      	ldr	r3, [pc, #76]	; (800a680 <_vfiprintf_r+0x228>)
 800a634:	a904      	add	r1, sp, #16
 800a636:	4630      	mov	r0, r6
 800a638:	f7fb fef0 	bl	800641c <_printf_float>
 800a63c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a640:	4681      	mov	r9, r0
 800a642:	d1d5      	bne.n	800a5f0 <_vfiprintf_r+0x198>
 800a644:	89a3      	ldrh	r3, [r4, #12]
 800a646:	065b      	lsls	r3, r3, #25
 800a648:	f53f af7e 	bmi.w	800a548 <_vfiprintf_r+0xf0>
 800a64c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a64e:	e77d      	b.n	800a54c <_vfiprintf_r+0xf4>
 800a650:	ab03      	add	r3, sp, #12
 800a652:	9300      	str	r3, [sp, #0]
 800a654:	4622      	mov	r2, r4
 800a656:	4b0a      	ldr	r3, [pc, #40]	; (800a680 <_vfiprintf_r+0x228>)
 800a658:	a904      	add	r1, sp, #16
 800a65a:	4630      	mov	r0, r6
 800a65c:	f7fc f994 	bl	8006988 <_printf_i>
 800a660:	e7ec      	b.n	800a63c <_vfiprintf_r+0x1e4>
 800a662:	bf00      	nop
 800a664:	0800ad30 	.word	0x0800ad30
 800a668:	0800ae7c 	.word	0x0800ae7c
 800a66c:	0800ad50 	.word	0x0800ad50
 800a670:	0800ad10 	.word	0x0800ad10
 800a674:	0800ae82 	.word	0x0800ae82
 800a678:	0800ae86 	.word	0x0800ae86
 800a67c:	0800641d 	.word	0x0800641d
 800a680:	0800a433 	.word	0x0800a433

0800a684 <lflush>:
 800a684:	8983      	ldrh	r3, [r0, #12]
 800a686:	f003 0309 	and.w	r3, r3, #9
 800a68a:	2b09      	cmp	r3, #9
 800a68c:	d101      	bne.n	800a692 <lflush+0xe>
 800a68e:	f7fe bbcb 	b.w	8008e28 <fflush>
 800a692:	2000      	movs	r0, #0
 800a694:	4770      	bx	lr
	...

0800a698 <__srefill_r>:
 800a698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a69a:	460c      	mov	r4, r1
 800a69c:	4605      	mov	r5, r0
 800a69e:	b118      	cbz	r0, 800a6a8 <__srefill_r+0x10>
 800a6a0:	6983      	ldr	r3, [r0, #24]
 800a6a2:	b90b      	cbnz	r3, 800a6a8 <__srefill_r+0x10>
 800a6a4:	f7fe fc12 	bl	8008ecc <__sinit>
 800a6a8:	4b3c      	ldr	r3, [pc, #240]	; (800a79c <__srefill_r+0x104>)
 800a6aa:	429c      	cmp	r4, r3
 800a6ac:	d10a      	bne.n	800a6c4 <__srefill_r+0x2c>
 800a6ae:	686c      	ldr	r4, [r5, #4]
 800a6b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	6063      	str	r3, [r4, #4]
 800a6b8:	b293      	uxth	r3, r2
 800a6ba:	069e      	lsls	r6, r3, #26
 800a6bc:	d50c      	bpl.n	800a6d8 <__srefill_r+0x40>
 800a6be:	f04f 30ff 	mov.w	r0, #4294967295
 800a6c2:	e067      	b.n	800a794 <__srefill_r+0xfc>
 800a6c4:	4b36      	ldr	r3, [pc, #216]	; (800a7a0 <__srefill_r+0x108>)
 800a6c6:	429c      	cmp	r4, r3
 800a6c8:	d101      	bne.n	800a6ce <__srefill_r+0x36>
 800a6ca:	68ac      	ldr	r4, [r5, #8]
 800a6cc:	e7f0      	b.n	800a6b0 <__srefill_r+0x18>
 800a6ce:	4b35      	ldr	r3, [pc, #212]	; (800a7a4 <__srefill_r+0x10c>)
 800a6d0:	429c      	cmp	r4, r3
 800a6d2:	bf08      	it	eq
 800a6d4:	68ec      	ldreq	r4, [r5, #12]
 800a6d6:	e7eb      	b.n	800a6b0 <__srefill_r+0x18>
 800a6d8:	0758      	lsls	r0, r3, #29
 800a6da:	d449      	bmi.n	800a770 <__srefill_r+0xd8>
 800a6dc:	06d9      	lsls	r1, r3, #27
 800a6de:	d405      	bmi.n	800a6ec <__srefill_r+0x54>
 800a6e0:	2309      	movs	r3, #9
 800a6e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a6e6:	602b      	str	r3, [r5, #0]
 800a6e8:	81a2      	strh	r2, [r4, #12]
 800a6ea:	e7e8      	b.n	800a6be <__srefill_r+0x26>
 800a6ec:	071a      	lsls	r2, r3, #28
 800a6ee:	d50b      	bpl.n	800a708 <__srefill_r+0x70>
 800a6f0:	4621      	mov	r1, r4
 800a6f2:	4628      	mov	r0, r5
 800a6f4:	f7fe fb6e 	bl	8008dd4 <_fflush_r>
 800a6f8:	2800      	cmp	r0, #0
 800a6fa:	d1e0      	bne.n	800a6be <__srefill_r+0x26>
 800a6fc:	89a3      	ldrh	r3, [r4, #12]
 800a6fe:	60a0      	str	r0, [r4, #8]
 800a700:	f023 0308 	bic.w	r3, r3, #8
 800a704:	81a3      	strh	r3, [r4, #12]
 800a706:	61a0      	str	r0, [r4, #24]
 800a708:	89a3      	ldrh	r3, [r4, #12]
 800a70a:	f043 0304 	orr.w	r3, r3, #4
 800a70e:	81a3      	strh	r3, [r4, #12]
 800a710:	6923      	ldr	r3, [r4, #16]
 800a712:	b91b      	cbnz	r3, 800a71c <__srefill_r+0x84>
 800a714:	4621      	mov	r1, r4
 800a716:	4628      	mov	r0, r5
 800a718:	f7ff f808 	bl	800972c <__smakebuf_r>
 800a71c:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 800a720:	b2be      	uxth	r6, r7
 800a722:	07b3      	lsls	r3, r6, #30
 800a724:	d00f      	beq.n	800a746 <__srefill_r+0xae>
 800a726:	2301      	movs	r3, #1
 800a728:	81a3      	strh	r3, [r4, #12]
 800a72a:	4b1f      	ldr	r3, [pc, #124]	; (800a7a8 <__srefill_r+0x110>)
 800a72c:	491f      	ldr	r1, [pc, #124]	; (800a7ac <__srefill_r+0x114>)
 800a72e:	6818      	ldr	r0, [r3, #0]
 800a730:	f006 0609 	and.w	r6, r6, #9
 800a734:	f7fe fc36 	bl	8008fa4 <_fwalk>
 800a738:	2e09      	cmp	r6, #9
 800a73a:	81a7      	strh	r7, [r4, #12]
 800a73c:	d103      	bne.n	800a746 <__srefill_r+0xae>
 800a73e:	4621      	mov	r1, r4
 800a740:	4628      	mov	r0, r5
 800a742:	f7fe fac1 	bl	8008cc8 <__sflush_r>
 800a746:	6922      	ldr	r2, [r4, #16]
 800a748:	6022      	str	r2, [r4, #0]
 800a74a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a74c:	6963      	ldr	r3, [r4, #20]
 800a74e:	6a21      	ldr	r1, [r4, #32]
 800a750:	4628      	mov	r0, r5
 800a752:	47b0      	blx	r6
 800a754:	2800      	cmp	r0, #0
 800a756:	6060      	str	r0, [r4, #4]
 800a758:	dc1d      	bgt.n	800a796 <__srefill_r+0xfe>
 800a75a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a75e:	bf17      	itett	ne
 800a760:	2200      	movne	r2, #0
 800a762:	f043 0320 	orreq.w	r3, r3, #32
 800a766:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 800a76a:	6062      	strne	r2, [r4, #4]
 800a76c:	81a3      	strh	r3, [r4, #12]
 800a76e:	e7a6      	b.n	800a6be <__srefill_r+0x26>
 800a770:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a772:	2900      	cmp	r1, #0
 800a774:	d0cc      	beq.n	800a710 <__srefill_r+0x78>
 800a776:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a77a:	4299      	cmp	r1, r3
 800a77c:	d002      	beq.n	800a784 <__srefill_r+0xec>
 800a77e:	4628      	mov	r0, r5
 800a780:	f7ff fc46 	bl	800a010 <_free_r>
 800a784:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a786:	6063      	str	r3, [r4, #4]
 800a788:	2000      	movs	r0, #0
 800a78a:	6360      	str	r0, [r4, #52]	; 0x34
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d0bf      	beq.n	800a710 <__srefill_r+0x78>
 800a790:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a792:	6023      	str	r3, [r4, #0]
 800a794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a796:	2000      	movs	r0, #0
 800a798:	e7fc      	b.n	800a794 <__srefill_r+0xfc>
 800a79a:	bf00      	nop
 800a79c:	0800ad30 	.word	0x0800ad30
 800a7a0:	0800ad50 	.word	0x0800ad50
 800a7a4:	0800ad10 	.word	0x0800ad10
 800a7a8:	0800ac6c 	.word	0x0800ac6c
 800a7ac:	0800a685 	.word	0x0800a685

0800a7b0 <_sbrk_r>:
 800a7b0:	b538      	push	{r3, r4, r5, lr}
 800a7b2:	4c06      	ldr	r4, [pc, #24]	; (800a7cc <_sbrk_r+0x1c>)
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	4605      	mov	r5, r0
 800a7b8:	4608      	mov	r0, r1
 800a7ba:	6023      	str	r3, [r4, #0]
 800a7bc:	f7f7 fc66 	bl	800208c <_sbrk>
 800a7c0:	1c43      	adds	r3, r0, #1
 800a7c2:	d102      	bne.n	800a7ca <_sbrk_r+0x1a>
 800a7c4:	6823      	ldr	r3, [r4, #0]
 800a7c6:	b103      	cbz	r3, 800a7ca <_sbrk_r+0x1a>
 800a7c8:	602b      	str	r3, [r5, #0]
 800a7ca:	bd38      	pop	{r3, r4, r5, pc}
 800a7cc:	2000088c 	.word	0x2000088c

0800a7d0 <__sread>:
 800a7d0:	b510      	push	{r4, lr}
 800a7d2:	460c      	mov	r4, r1
 800a7d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7d8:	f000 f8f4 	bl	800a9c4 <_read_r>
 800a7dc:	2800      	cmp	r0, #0
 800a7de:	bfab      	itete	ge
 800a7e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a7e2:	89a3      	ldrhlt	r3, [r4, #12]
 800a7e4:	181b      	addge	r3, r3, r0
 800a7e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a7ea:	bfac      	ite	ge
 800a7ec:	6563      	strge	r3, [r4, #84]	; 0x54
 800a7ee:	81a3      	strhlt	r3, [r4, #12]
 800a7f0:	bd10      	pop	{r4, pc}

0800a7f2 <__swrite>:
 800a7f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7f6:	461f      	mov	r7, r3
 800a7f8:	898b      	ldrh	r3, [r1, #12]
 800a7fa:	05db      	lsls	r3, r3, #23
 800a7fc:	4605      	mov	r5, r0
 800a7fe:	460c      	mov	r4, r1
 800a800:	4616      	mov	r6, r2
 800a802:	d505      	bpl.n	800a810 <__swrite+0x1e>
 800a804:	2302      	movs	r3, #2
 800a806:	2200      	movs	r2, #0
 800a808:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a80c:	f000 f886 	bl	800a91c <_lseek_r>
 800a810:	89a3      	ldrh	r3, [r4, #12]
 800a812:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a816:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a81a:	81a3      	strh	r3, [r4, #12]
 800a81c:	4632      	mov	r2, r6
 800a81e:	463b      	mov	r3, r7
 800a820:	4628      	mov	r0, r5
 800a822:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a826:	f000 b835 	b.w	800a894 <_write_r>

0800a82a <__sseek>:
 800a82a:	b510      	push	{r4, lr}
 800a82c:	460c      	mov	r4, r1
 800a82e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a832:	f000 f873 	bl	800a91c <_lseek_r>
 800a836:	1c43      	adds	r3, r0, #1
 800a838:	89a3      	ldrh	r3, [r4, #12]
 800a83a:	bf15      	itete	ne
 800a83c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a83e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a842:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a846:	81a3      	strheq	r3, [r4, #12]
 800a848:	bf18      	it	ne
 800a84a:	81a3      	strhne	r3, [r4, #12]
 800a84c:	bd10      	pop	{r4, pc}

0800a84e <__sclose>:
 800a84e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a852:	f000 b831 	b.w	800a8b8 <_close_r>

0800a856 <strncmp>:
 800a856:	b510      	push	{r4, lr}
 800a858:	b16a      	cbz	r2, 800a876 <strncmp+0x20>
 800a85a:	3901      	subs	r1, #1
 800a85c:	1884      	adds	r4, r0, r2
 800a85e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a862:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a866:	4293      	cmp	r3, r2
 800a868:	d103      	bne.n	800a872 <strncmp+0x1c>
 800a86a:	42a0      	cmp	r0, r4
 800a86c:	d001      	beq.n	800a872 <strncmp+0x1c>
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d1f5      	bne.n	800a85e <strncmp+0x8>
 800a872:	1a98      	subs	r0, r3, r2
 800a874:	bd10      	pop	{r4, pc}
 800a876:	4610      	mov	r0, r2
 800a878:	e7fc      	b.n	800a874 <strncmp+0x1e>

0800a87a <__ascii_wctomb>:
 800a87a:	b149      	cbz	r1, 800a890 <__ascii_wctomb+0x16>
 800a87c:	2aff      	cmp	r2, #255	; 0xff
 800a87e:	bf85      	ittet	hi
 800a880:	238a      	movhi	r3, #138	; 0x8a
 800a882:	6003      	strhi	r3, [r0, #0]
 800a884:	700a      	strbls	r2, [r1, #0]
 800a886:	f04f 30ff 	movhi.w	r0, #4294967295
 800a88a:	bf98      	it	ls
 800a88c:	2001      	movls	r0, #1
 800a88e:	4770      	bx	lr
 800a890:	4608      	mov	r0, r1
 800a892:	4770      	bx	lr

0800a894 <_write_r>:
 800a894:	b538      	push	{r3, r4, r5, lr}
 800a896:	4c07      	ldr	r4, [pc, #28]	; (800a8b4 <_write_r+0x20>)
 800a898:	4605      	mov	r5, r0
 800a89a:	4608      	mov	r0, r1
 800a89c:	4611      	mov	r1, r2
 800a89e:	2200      	movs	r2, #0
 800a8a0:	6022      	str	r2, [r4, #0]
 800a8a2:	461a      	mov	r2, r3
 800a8a4:	f7f6 fc12 	bl	80010cc <_write>
 800a8a8:	1c43      	adds	r3, r0, #1
 800a8aa:	d102      	bne.n	800a8b2 <_write_r+0x1e>
 800a8ac:	6823      	ldr	r3, [r4, #0]
 800a8ae:	b103      	cbz	r3, 800a8b2 <_write_r+0x1e>
 800a8b0:	602b      	str	r3, [r5, #0]
 800a8b2:	bd38      	pop	{r3, r4, r5, pc}
 800a8b4:	2000088c 	.word	0x2000088c

0800a8b8 <_close_r>:
 800a8b8:	b538      	push	{r3, r4, r5, lr}
 800a8ba:	4c06      	ldr	r4, [pc, #24]	; (800a8d4 <_close_r+0x1c>)
 800a8bc:	2300      	movs	r3, #0
 800a8be:	4605      	mov	r5, r0
 800a8c0:	4608      	mov	r0, r1
 800a8c2:	6023      	str	r3, [r4, #0]
 800a8c4:	f7f7 fbad 	bl	8002022 <_close>
 800a8c8:	1c43      	adds	r3, r0, #1
 800a8ca:	d102      	bne.n	800a8d2 <_close_r+0x1a>
 800a8cc:	6823      	ldr	r3, [r4, #0]
 800a8ce:	b103      	cbz	r3, 800a8d2 <_close_r+0x1a>
 800a8d0:	602b      	str	r3, [r5, #0]
 800a8d2:	bd38      	pop	{r3, r4, r5, pc}
 800a8d4:	2000088c 	.word	0x2000088c

0800a8d8 <_fstat_r>:
 800a8d8:	b538      	push	{r3, r4, r5, lr}
 800a8da:	4c07      	ldr	r4, [pc, #28]	; (800a8f8 <_fstat_r+0x20>)
 800a8dc:	2300      	movs	r3, #0
 800a8de:	4605      	mov	r5, r0
 800a8e0:	4608      	mov	r0, r1
 800a8e2:	4611      	mov	r1, r2
 800a8e4:	6023      	str	r3, [r4, #0]
 800a8e6:	f7f7 fba8 	bl	800203a <_fstat>
 800a8ea:	1c43      	adds	r3, r0, #1
 800a8ec:	d102      	bne.n	800a8f4 <_fstat_r+0x1c>
 800a8ee:	6823      	ldr	r3, [r4, #0]
 800a8f0:	b103      	cbz	r3, 800a8f4 <_fstat_r+0x1c>
 800a8f2:	602b      	str	r3, [r5, #0]
 800a8f4:	bd38      	pop	{r3, r4, r5, pc}
 800a8f6:	bf00      	nop
 800a8f8:	2000088c 	.word	0x2000088c

0800a8fc <_isatty_r>:
 800a8fc:	b538      	push	{r3, r4, r5, lr}
 800a8fe:	4c06      	ldr	r4, [pc, #24]	; (800a918 <_isatty_r+0x1c>)
 800a900:	2300      	movs	r3, #0
 800a902:	4605      	mov	r5, r0
 800a904:	4608      	mov	r0, r1
 800a906:	6023      	str	r3, [r4, #0]
 800a908:	f7f7 fba7 	bl	800205a <_isatty>
 800a90c:	1c43      	adds	r3, r0, #1
 800a90e:	d102      	bne.n	800a916 <_isatty_r+0x1a>
 800a910:	6823      	ldr	r3, [r4, #0]
 800a912:	b103      	cbz	r3, 800a916 <_isatty_r+0x1a>
 800a914:	602b      	str	r3, [r5, #0]
 800a916:	bd38      	pop	{r3, r4, r5, pc}
 800a918:	2000088c 	.word	0x2000088c

0800a91c <_lseek_r>:
 800a91c:	b538      	push	{r3, r4, r5, lr}
 800a91e:	4c07      	ldr	r4, [pc, #28]	; (800a93c <_lseek_r+0x20>)
 800a920:	4605      	mov	r5, r0
 800a922:	4608      	mov	r0, r1
 800a924:	4611      	mov	r1, r2
 800a926:	2200      	movs	r2, #0
 800a928:	6022      	str	r2, [r4, #0]
 800a92a:	461a      	mov	r2, r3
 800a92c:	f7f7 fba0 	bl	8002070 <_lseek>
 800a930:	1c43      	adds	r3, r0, #1
 800a932:	d102      	bne.n	800a93a <_lseek_r+0x1e>
 800a934:	6823      	ldr	r3, [r4, #0]
 800a936:	b103      	cbz	r3, 800a93a <_lseek_r+0x1e>
 800a938:	602b      	str	r3, [r5, #0]
 800a93a:	bd38      	pop	{r3, r4, r5, pc}
 800a93c:	2000088c 	.word	0x2000088c

0800a940 <memmove>:
 800a940:	4288      	cmp	r0, r1
 800a942:	b510      	push	{r4, lr}
 800a944:	eb01 0302 	add.w	r3, r1, r2
 800a948:	d807      	bhi.n	800a95a <memmove+0x1a>
 800a94a:	1e42      	subs	r2, r0, #1
 800a94c:	4299      	cmp	r1, r3
 800a94e:	d00a      	beq.n	800a966 <memmove+0x26>
 800a950:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a954:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a958:	e7f8      	b.n	800a94c <memmove+0xc>
 800a95a:	4283      	cmp	r3, r0
 800a95c:	d9f5      	bls.n	800a94a <memmove+0xa>
 800a95e:	1881      	adds	r1, r0, r2
 800a960:	1ad2      	subs	r2, r2, r3
 800a962:	42d3      	cmn	r3, r2
 800a964:	d100      	bne.n	800a968 <memmove+0x28>
 800a966:	bd10      	pop	{r4, pc}
 800a968:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a96c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a970:	e7f7      	b.n	800a962 <memmove+0x22>

0800a972 <__malloc_lock>:
 800a972:	4770      	bx	lr

0800a974 <__malloc_unlock>:
 800a974:	4770      	bx	lr

0800a976 <_realloc_r>:
 800a976:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a978:	4607      	mov	r7, r0
 800a97a:	4614      	mov	r4, r2
 800a97c:	460e      	mov	r6, r1
 800a97e:	b921      	cbnz	r1, 800a98a <_realloc_r+0x14>
 800a980:	4611      	mov	r1, r2
 800a982:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a986:	f7ff bb91 	b.w	800a0ac <_malloc_r>
 800a98a:	b922      	cbnz	r2, 800a996 <_realloc_r+0x20>
 800a98c:	f7ff fb40 	bl	800a010 <_free_r>
 800a990:	4625      	mov	r5, r4
 800a992:	4628      	mov	r0, r5
 800a994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a996:	f000 f827 	bl	800a9e8 <_malloc_usable_size_r>
 800a99a:	42a0      	cmp	r0, r4
 800a99c:	d20f      	bcs.n	800a9be <_realloc_r+0x48>
 800a99e:	4621      	mov	r1, r4
 800a9a0:	4638      	mov	r0, r7
 800a9a2:	f7ff fb83 	bl	800a0ac <_malloc_r>
 800a9a6:	4605      	mov	r5, r0
 800a9a8:	2800      	cmp	r0, #0
 800a9aa:	d0f2      	beq.n	800a992 <_realloc_r+0x1c>
 800a9ac:	4631      	mov	r1, r6
 800a9ae:	4622      	mov	r2, r4
 800a9b0:	f7fe ff16 	bl	80097e0 <memcpy>
 800a9b4:	4631      	mov	r1, r6
 800a9b6:	4638      	mov	r0, r7
 800a9b8:	f7ff fb2a 	bl	800a010 <_free_r>
 800a9bc:	e7e9      	b.n	800a992 <_realloc_r+0x1c>
 800a9be:	4635      	mov	r5, r6
 800a9c0:	e7e7      	b.n	800a992 <_realloc_r+0x1c>
	...

0800a9c4 <_read_r>:
 800a9c4:	b538      	push	{r3, r4, r5, lr}
 800a9c6:	4c07      	ldr	r4, [pc, #28]	; (800a9e4 <_read_r+0x20>)
 800a9c8:	4605      	mov	r5, r0
 800a9ca:	4608      	mov	r0, r1
 800a9cc:	4611      	mov	r1, r2
 800a9ce:	2200      	movs	r2, #0
 800a9d0:	6022      	str	r2, [r4, #0]
 800a9d2:	461a      	mov	r2, r3
 800a9d4:	f7f7 fb08 	bl	8001fe8 <_read>
 800a9d8:	1c43      	adds	r3, r0, #1
 800a9da:	d102      	bne.n	800a9e2 <_read_r+0x1e>
 800a9dc:	6823      	ldr	r3, [r4, #0]
 800a9de:	b103      	cbz	r3, 800a9e2 <_read_r+0x1e>
 800a9e0:	602b      	str	r3, [r5, #0]
 800a9e2:	bd38      	pop	{r3, r4, r5, pc}
 800a9e4:	2000088c 	.word	0x2000088c

0800a9e8 <_malloc_usable_size_r>:
 800a9e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9ec:	1f18      	subs	r0, r3, #4
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	bfbc      	itt	lt
 800a9f2:	580b      	ldrlt	r3, [r1, r0]
 800a9f4:	18c0      	addlt	r0, r0, r3
 800a9f6:	4770      	bx	lr

0800a9f8 <_init>:
 800a9f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9fa:	bf00      	nop
 800a9fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9fe:	bc08      	pop	{r3}
 800aa00:	469e      	mov	lr, r3
 800aa02:	4770      	bx	lr

0800aa04 <_fini>:
 800aa04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa06:	bf00      	nop
 800aa08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa0a:	bc08      	pop	{r3}
 800aa0c:	469e      	mov	lr, r3
 800aa0e:	4770      	bx	lr
