vendor_name = ModelSim
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/FPGA_VHDL_FILES/Memdummy.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/FPGA_VHDL_FILES/system.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_data_reg.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/ready_control.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/timing_fsm.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_register.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/register_8bit_A.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/adder_hold_register.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/A_input_register.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_xor.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_shift.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_pass.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_or.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_and.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_adder.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/register_8bit_C.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/accumulator.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_low.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/stack_pointer/stack_pointer.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/status_register/status_register.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/y-index-register.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/db/processor.cmp.rdb
source_file = 1, C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/db/processor.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = system
instance = comp, \processor_m|program_counter_low|l1|q[1]\, processor_m|program_counter_low|l1|q[1], system, 1
instance = comp, \processor_m|program_counter_low|l1|q[5]\, processor_m|program_counter_low|l1|q[5], system, 1
instance = comp, \processor_m|program_counter_low|l1|q[1]~11\, processor_m|program_counter_low|l1|q[1]~11, system, 1
instance = comp, \processor_m|program_counter_low|l1|q[5]~19\, processor_m|program_counter_low|l1|q[5]~19, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~4\, processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~4, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~6\, processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~6, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~10\, processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~10, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~12\, processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~12, system, 1
instance = comp, \processor_m|add_Reg|state.wait_2\, processor_m|add_Reg|state.wait_2, system, 1
instance = comp, \processor_m|clo|state.state_5\, processor_m|clo|state.state_5, system, 1
instance = comp, \processor_m|tim_gen|state.T2_3\, processor_m|tim_gen|state.T2_3, system, 1
instance = comp, \processor_m|instruction_dec|Mux5~0\, processor_m|instruction_dec|Mux5~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux101~4\, processor_m|instruction_dec|Mux101~4, system, 1
instance = comp, \processor_m|adh[2]~2\, processor_m|adh[2]~2, system, 1
instance = comp, \processor_m|instruction_dec|Mux108~1\, processor_m|instruction_dec|Mux108~1, system, 1
instance = comp, \processor_m|instruction_dec|Mux28~0\, processor_m|instruction_dec|Mux28~0, system, 1
instance = comp, \processor_m|sb[0]~0\, processor_m|sb[0]~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux76~1\, processor_m|instruction_dec|Mux76~1, system, 1
instance = comp, \processor_m|instruction_dec|Mux85~1\, processor_m|instruction_dec|Mux85~1, system, 1
instance = comp, \processor_m|instruction_dec|Mux80~2\, processor_m|instruction_dec|Mux80~2, system, 1
instance = comp, \processor_m|sb[3]~9\, processor_m|sb[3]~9, system, 1
instance = comp, \processor_m|sb[4]~12\, processor_m|sb[4]~12, system, 1
instance = comp, \processor_m|sb[5]~15\, processor_m|sb[5]~15, system, 1
instance = comp, \processor_m|sb[7]~21\, processor_m|sb[7]~21, system, 1
instance = comp, \processor_m|clo|state.state_4\, processor_m|clo|state.state_4, system, 1
instance = comp, \processor_m|clo|state~11\, processor_m|clo|state~11, system, 1
instance = comp, \processor_m|instruction_dec|Mux102~3\, processor_m|instruction_dec|Mux102~3, system, 1
instance = comp, \processor_m|instruction_dec|Mux102~4\, processor_m|instruction_dec|Mux102~4, system, 1
instance = comp, \processor_m|add_Reg|Selector10~0\, processor_m|add_Reg|Selector10~0, system, 1
instance = comp, \processor_m|pr_logic|cycles~24\, processor_m|pr_logic|cycles~24, system, 1
instance = comp, \processor_m|tim_gen|Selector3~0\, processor_m|tim_gen|Selector3~0, system, 1
instance = comp, \processor_m|tim_gen|state.T3_4\, processor_m|tim_gen|state.T3_4, system, 1
instance = comp, \processor_m|tim_gen|state.T3_5\, processor_m|tim_gen|state.T3_5, system, 1
instance = comp, \processor_m|tim_gen|state.T4_6\, processor_m|tim_gen|state.T4_6, system, 1
instance = comp, \processor_m|tim_gen|Selector0~0\, processor_m|tim_gen|Selector0~0, system, 1
instance = comp, \processor_m|tim_gen|state.T6_7\, processor_m|tim_gen|state.T6_7, system, 1
instance = comp, \mem_dummy_m|MAL|q[5]\, mem_dummy_m|MAL|q[5], system, 1
instance = comp, \processor_m|y_in|q~1\, processor_m|y_in|q~1, system, 1
instance = comp, \processor_m|instruction_dec|Mux93~0\, processor_m|instruction_dec|Mux93~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux94~2\, processor_m|instruction_dec|Mux94~2, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|Equal0~2\, processor_m|Algorithmic_Unit|alu_logicmap|Equal0~2, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~3\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~3, system, 1
instance = comp, \processor_m|Algorithmic_Unit|load_signal~0\, processor_m|Algorithmic_Unit|load_signal~0, system, 1
instance = comp, \processor_m|accumulator_clk\, processor_m|accumulator_clk, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~5\, processor_m|Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~5, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~27\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~27, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~28\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~28, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~32\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~32, system, 1
instance = comp, \processor_m|clo|state~15\, processor_m|clo|state~15, system, 1
instance = comp, \processor_m|add_Reg|state~11\, processor_m|add_Reg|state~11, system, 1
instance = comp, \processor_m|tim_gen|state~42\, processor_m|tim_gen|state~42, system, 1
instance = comp, \processor_m|tim_gen|state~43\, processor_m|tim_gen|state~43, system, 1
instance = comp, \processor_m|tim_gen|state.T3_6\, processor_m|tim_gen|state.T3_6, system, 1
instance = comp, \processor_m|tim_gen|state~44\, processor_m|tim_gen|state~44, system, 1
instance = comp, \processor_m|tim_gen|state.T5_7\, processor_m|tim_gen|state.T5_7, system, 1
instance = comp, \processor_m|tim_gen|state~45\, processor_m|tim_gen|state~45, system, 1
instance = comp, \processor_m|instruction_dec|Mux87~0\, processor_m|instruction_dec|Mux87~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux96~0\, processor_m|instruction_dec|Mux96~0, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q[6]~5\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q[6]~5, system, 1
instance = comp, \processor_m|add_Reg|state.wait_1\, processor_m|add_Reg|state.wait_1, system, 1
instance = comp, \processor_m|add_Reg|Selector11~0\, processor_m|add_Reg|Selector11~0, system, 1
instance = comp, \processor_m|tim_gen|state~49\, processor_m|tim_gen|state~49, system, 1
instance = comp, \processor_m|tim_gen|state.T4_7\, processor_m|tim_gen|state.T4_7, system, 1
instance = comp, \processor_m|tim_gen|state~50\, processor_m|tim_gen|state~50, system, 1
instance = comp, \processor_m|add_Reg|state~13\, processor_m|add_Reg|state~13, system, 1
instance = comp, \processor_m|tim_gen|state.T3_7\, processor_m|tim_gen|state.T3_7, system, 1
instance = comp, \processor_m|tim_gen|state~55\, processor_m|tim_gen|state~55, system, 1
instance = comp, \processor_m|tim_gen|state~58\, processor_m|tim_gen|state~58, system, 1
instance = comp, \processor_m|instruction_dec|Mux102~6\, processor_m|instruction_dec|Mux102~6, system, 1
instance = comp, \processor_m|instruction_dec|Mux80~9\, processor_m|instruction_dec|Mux80~9, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|Equal0~4\, processor_m|Algorithmic_Unit|alu_logicmap|Equal0~4, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q[6]~14\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q[6]~14, system, 1
instance = comp, \processor_m|accumulator_clk~clkctrl\, processor_m|accumulator_clk~clkctrl, system, 1
instance = comp, \processor_m|clo|clk~clkctrl\, processor_m|clo|clk~clkctrl, system, 1
instance = comp, \processor_m|clo|clk_2~clkctrl\, processor_m|clo|clk_2~clkctrl, system, 1
instance = comp, \mem_dummy_m|MAL|q[5]~feeder\, mem_dummy_m|MAL|q[5]~feeder, system, 1
instance = comp, \clk_25mhz~I\, clk_25mhz, system, 1
instance = comp, \clk_25mhz~clkctrl\, clk_25mhz~clkctrl, system, 1
instance = comp, \extern_reset~I\, extern_reset, system, 1
instance = comp, \processor_m|clo|state~12\, processor_m|clo|state~12, system, 1
instance = comp, \processor_m|clo|state.state_6\, processor_m|clo|state.state_6, system, 1
instance = comp, \processor_m|clo|state~13\, processor_m|clo|state~13, system, 1
instance = comp, \processor_m|clo|state.state_7\, processor_m|clo|state.state_7, system, 1
instance = comp, \processor_m|clo|state~14\, processor_m|clo|state~14, system, 1
instance = comp, \processor_m|clo|state.state_8\, processor_m|clo|state.state_8, system, 1
instance = comp, \processor_m|clo|WideOr0~0\, processor_m|clo|WideOr0~0, system, 1
instance = comp, \processor_m|ins_reg|q~6\, processor_m|ins_reg|q~6, system, 1
instance = comp, \processor_m|ins_reg|q[7]~1\, processor_m|ins_reg|q[7]~1, system, 1
instance = comp, \processor_m|ins_reg|q[5]\, processor_m|ins_reg|q[5], system, 1
instance = comp, \processor_m|ins_reg|q~8\, processor_m|ins_reg|q~8, system, 1
instance = comp, \processor_m|ins_reg|q[7]\, processor_m|ins_reg|q[7], system, 1
instance = comp, \processor_m|pr_logic|cycles~6\, processor_m|pr_logic|cycles~6, system, 1
instance = comp, \mem_dummy_m|MAL|q~0\, mem_dummy_m|MAL|q~0, system, 1
instance = comp, \mem_dummy_m|MAL|q[0]\, mem_dummy_m|MAL|q[0], system, 1
instance = comp, \mem_dummy_m|Mux5~0\, mem_dummy_m|Mux5~0, system, 1
instance = comp, \processor_m|ins_reg|q~2\, processor_m|ins_reg|q~2, system, 1
instance = comp, \processor_m|ins_reg|q[1]\, processor_m|ins_reg|q[1], system, 1
instance = comp, \processor_m|instruction_dec|Mux76~0\, processor_m|instruction_dec|Mux76~0, system, 1
instance = comp, \mem_dummy_m|Mux3~0\, mem_dummy_m|Mux3~0, system, 1
instance = comp, \mem_dummy_m|Mux3~1\, mem_dummy_m|Mux3~1, system, 1
instance = comp, \processor_m|data_reg|l1|q[4]\, processor_m|data_reg|l1|q[4], system, 1
instance = comp, \processor_m|ins_reg|q~5\, processor_m|ins_reg|q~5, system, 1
instance = comp, \processor_m|ins_reg|q[4]\, processor_m|ins_reg|q[4], system, 1
instance = comp, \mem_dummy_m|Mux4~0\, mem_dummy_m|Mux4~0, system, 1
instance = comp, \mem_dummy_m|Mux4~1\, mem_dummy_m|Mux4~1, system, 1
instance = comp, \processor_m|data_reg|l1|q[3]\, processor_m|data_reg|l1|q[3], system, 1
instance = comp, \processor_m|ins_reg|q~4\, processor_m|ins_reg|q~4, system, 1
instance = comp, \processor_m|ins_reg|q[3]\, processor_m|ins_reg|q[3], system, 1
instance = comp, \processor_m|instruction_dec|Mux17~3\, processor_m|instruction_dec|Mux17~3, system, 1
instance = comp, \processor_m|instruction_dec|Mux17~0\, processor_m|instruction_dec|Mux17~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux4~0\, processor_m|instruction_dec|Mux4~0, system, 1
instance = comp, \processor_m|pr_logic|process_0~0\, processor_m|pr_logic|process_0~0, system, 1
instance = comp, \processor_m|pr_logic|RMW~0\, processor_m|pr_logic|RMW~0, system, 1
instance = comp, \processor_m|pr_logic|RMW~1\, processor_m|pr_logic|RMW~1, system, 1
instance = comp, \processor_m|pr_logic|cycles~17\, processor_m|pr_logic|cycles~17, system, 1
instance = comp, \processor_m|pr_logic|Equal3~0\, processor_m|pr_logic|Equal3~0, system, 1
instance = comp, \processor_m|pr_logic|cycles~14\, processor_m|pr_logic|cycles~14, system, 1
instance = comp, \processor_m|pr_logic|cycles~18\, processor_m|pr_logic|cycles~18, system, 1
instance = comp, \mem_dummy_m|Mux0~0\, mem_dummy_m|Mux0~0, system, 1
instance = comp, \mem_dummy_m|Mux0~1\, mem_dummy_m|Mux0~1, system, 1
instance = comp, \processor_m|data_reg|l1|q[7]\, processor_m|data_reg|l1|q[7], system, 1
instance = comp, \processor_m|pr_logic|cycles~19\, processor_m|pr_logic|cycles~19, system, 1
instance = comp, \processor_m|pr_logic|cycles~8\, processor_m|pr_logic|cycles~8, system, 1
instance = comp, \processor_m|pr_logic|cycles~20\, processor_m|pr_logic|cycles~20, system, 1
instance = comp, \processor_m|pr_logic|cycles[2]~21\, processor_m|pr_logic|cycles[2]~21, system, 1
instance = comp, \processor_m|tim_gen|Selector1~2\, processor_m|tim_gen|Selector1~2, system, 1
instance = comp, \processor_m|pr_logic|cycles~7\, processor_m|pr_logic|cycles~7, system, 1
instance = comp, \mem_dummy_m|Mux2~0\, mem_dummy_m|Mux2~0, system, 1
instance = comp, \mem_dummy_m|Mux2~1\, mem_dummy_m|Mux2~1, system, 1
instance = comp, \processor_m|data_reg|l1|q[5]\, processor_m|data_reg|l1|q[5], system, 1
instance = comp, \processor_m|pr_logic|cycles~9\, processor_m|pr_logic|cycles~9, system, 1
instance = comp, \processor_m|pr_logic|cycles~10\, processor_m|pr_logic|cycles~10, system, 1
instance = comp, \processor_m|pr_logic|cycles~12\, processor_m|pr_logic|cycles~12, system, 1
instance = comp, \processor_m|pr_logic|cycles~13\, processor_m|pr_logic|cycles~13, system, 1
instance = comp, \processor_m|pr_logic|cycles~15\, processor_m|pr_logic|cycles~15, system, 1
instance = comp, \processor_m|pr_logic|cycles~28\, processor_m|pr_logic|cycles~28, system, 1
instance = comp, \processor_m|pr_logic|cycles~29\, processor_m|pr_logic|cycles~29, system, 1
instance = comp, \processor_m|tim_gen|Selector1~3\, processor_m|tim_gen|Selector1~3, system, 1
instance = comp, \processor_m|tim_gen|Selector1~4\, processor_m|tim_gen|Selector1~4, system, 1
instance = comp, \processor_m|tim_gen|state.T1P_T1\, processor_m|tim_gen|state.T1P_T1, system, 1
instance = comp, \processor_m|tim_gen|Selector4~0\, processor_m|tim_gen|Selector4~0, system, 1
instance = comp, \processor_m|tim_gen|Selector4~1\, processor_m|tim_gen|Selector4~1, system, 1
instance = comp, \processor_m|tim_gen|state.T2_4\, processor_m|tim_gen|state.T2_4, system, 1
instance = comp, \processor_m|tim_gen|state~36\, processor_m|tim_gen|state~36, system, 1
instance = comp, \processor_m|tim_gen|state~37\, processor_m|tim_gen|state~37, system, 1
instance = comp, \processor_m|tim_gen|state.T2_7\, processor_m|tim_gen|state.T2_7, system, 1
instance = comp, \processor_m|tim_gen|Selector2~0\, processor_m|tim_gen|Selector2~0, system, 1
instance = comp, \processor_m|tim_gen|state.T2_T0\, processor_m|tim_gen|state.T2_T0, system, 1
instance = comp, \processor_m|tim_gen|WideOr8~0\, processor_m|tim_gen|WideOr8~0, system, 1
instance = comp, \processor_m|tim_gen|WideOr8~2\, processor_m|tim_gen|WideOr8~2, system, 1
instance = comp, \processor_m|ins_reg|q~3\, processor_m|ins_reg|q~3, system, 1
instance = comp, \processor_m|ins_reg|q[2]\, processor_m|ins_reg|q[2], system, 1
instance = comp, \processor_m|instruction_dec|Mux17~1\, processor_m|instruction_dec|Mux17~1, system, 1
instance = comp, \processor_m|instruction_dec|Mux17~2\, processor_m|instruction_dec|Mux17~2, system, 1
instance = comp, \processor_m|instruction_dec|Mux17~4\, processor_m|instruction_dec|Mux17~4, system, 1
instance = comp, \processor_m|instruction_dec|Mux101~3\, processor_m|instruction_dec|Mux101~3, system, 1
instance = comp, \processor_m|instruction_dec|Mux5~1\, processor_m|instruction_dec|Mux5~1, system, 1
instance = comp, \processor_m|instruction_dec|Mux82~0\, processor_m|instruction_dec|Mux82~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux65~0\, processor_m|instruction_dec|Mux65~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux101~0\, processor_m|instruction_dec|Mux101~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux101~1\, processor_m|instruction_dec|Mux101~1, system, 1
instance = comp, \processor_m|instruction_dec|Mux101~2\, processor_m|instruction_dec|Mux101~2, system, 1
instance = comp, \processor_m|instruction_dec|Mux101~5\, processor_m|instruction_dec|Mux101~5, system, 1
instance = comp, \processor_m|instruction_dec|Mux101~6\, processor_m|instruction_dec|Mux101~6, system, 1
instance = comp, \processor_m|program_counter_high|l1|q[0]~8\, processor_m|program_counter_high|l1|q[0]~8, system, 1
instance = comp, \processor_m|instruction_dec|Mux102~5\, processor_m|instruction_dec|Mux102~5, system, 1
instance = comp, \processor_m|instruction_dec|Mux22~0\, processor_m|instruction_dec|Mux22~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux24~0\, processor_m|instruction_dec|Mux24~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux47~0\, processor_m|instruction_dec|Mux47~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux54~0\, processor_m|instruction_dec|Mux54~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux29~2\, processor_m|instruction_dec|Mux29~2, system, 1
instance = comp, \processor_m|instruction_dec|Mux29~3\, processor_m|instruction_dec|Mux29~3, system, 1
instance = comp, \processor_m|instruction_dec|Mux47~2\, processor_m|instruction_dec|Mux47~2, system, 1
instance = comp, \processor_m|instruction_dec|Mux47~3\, processor_m|instruction_dec|Mux47~3, system, 1
instance = comp, \processor_m|instruction_dec|Mux47~4\, processor_m|instruction_dec|Mux47~4, system, 1
instance = comp, \processor_m|instruction_dec|Mux47~5\, processor_m|instruction_dec|Mux47~5, system, 1
instance = comp, \processor_m|instruction_dec|Mux47~6\, processor_m|instruction_dec|Mux47~6, system, 1
instance = comp, \processor_m|instruction_dec|Mux47~1\, processor_m|instruction_dec|Mux47~1, system, 1
instance = comp, \processor_m|instruction_dec|Mux47~7\, processor_m|instruction_dec|Mux47~7, system, 1
instance = comp, \processor_m|instruction_dec|Mux102~2\, processor_m|instruction_dec|Mux102~2, system, 1
instance = comp, \processor_m|program_counter_high|l1|q[0]~10\, processor_m|program_counter_high|l1|q[0]~10, system, 1
instance = comp, \processor_m|program_counter_high|l1|q[0]\, processor_m|program_counter_high|l1|q[0], system, 1
instance = comp, \processor_m|program_counter_high|l1|q[1]~11\, processor_m|program_counter_high|l1|q[1]~11, system, 1
instance = comp, \processor_m|program_counter_high|l1|q[1]\, processor_m|program_counter_high|l1|q[1], system, 1
instance = comp, \processor_m|program_counter_high|l1|q[2]~13\, processor_m|program_counter_high|l1|q[2]~13, system, 1
instance = comp, \processor_m|program_counter_high|l1|q[2]\, processor_m|program_counter_high|l1|q[2], system, 1
instance = comp, \processor_m|program_counter_high|l1|q[3]~15\, processor_m|program_counter_high|l1|q[3]~15, system, 1
instance = comp, \processor_m|program_counter_high|l1|q[3]\, processor_m|program_counter_high|l1|q[3], system, 1
instance = comp, \processor_m|program_counter_high|l1|q[4]~17\, processor_m|program_counter_high|l1|q[4]~17, system, 1
instance = comp, \processor_m|program_counter_high|l1|q[4]\, processor_m|program_counter_high|l1|q[4], system, 1
instance = comp, \processor_m|adh[4]~4\, processor_m|adh[4]~4, system, 1
instance = comp, \processor_m|add_Reg|Selector3~0\, processor_m|add_Reg|Selector3~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux80~3\, processor_m|instruction_dec|Mux80~3, system, 1
instance = comp, \processor_m|instruction_dec|Mux80~4\, processor_m|instruction_dec|Mux80~4, system, 1
instance = comp, \processor_m|instruction_dec|Mux91~5\, processor_m|instruction_dec|Mux91~5, system, 1
instance = comp, \processor_m|instruction_dec|Mux81~2\, processor_m|instruction_dec|Mux81~2, system, 1
instance = comp, \processor_m|instruction_dec|Mux80~7\, processor_m|instruction_dec|Mux80~7, system, 1
instance = comp, \processor_m|instruction_dec|Mux80~6\, processor_m|instruction_dec|Mux80~6, system, 1
instance = comp, \processor_m|instruction_dec|Mux29~5\, processor_m|instruction_dec|Mux29~5, system, 1
instance = comp, \processor_m|instruction_dec|Mux80~5\, processor_m|instruction_dec|Mux80~5, system, 1
instance = comp, \processor_m|instruction_dec|Mux80~8\, processor_m|instruction_dec|Mux80~8, system, 1
instance = comp, \processor_m|accumu|Mux9~0\, processor_m|accumu|Mux9~0, system, 1
instance = comp, \processor_m|accumu|Mux18~0\, processor_m|accumu|Mux18~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux85~2\, processor_m|instruction_dec|Mux85~2, system, 1
instance = comp, \processor_m|instruction_dec|Mux85~0\, processor_m|instruction_dec|Mux85~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux85~3\, processor_m|instruction_dec|Mux85~3, system, 1
instance = comp, \processor_m|instruction_dec|Mux28~1\, processor_m|instruction_dec|Mux28~1, system, 1
instance = comp, \processor_m|instruction_dec|Mux28~2\, processor_m|instruction_dec|Mux28~2, system, 1
instance = comp, \processor_m|instruction_dec|Mux85~4\, processor_m|instruction_dec|Mux85~4, system, 1
instance = comp, \processor_m|instruction_dec|Mux85~5\, processor_m|instruction_dec|Mux85~5, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[1]~0\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[1]~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux35~1\, processor_m|instruction_dec|Mux35~1, system, 1
instance = comp, \processor_m|instruction_dec|Mux42~2\, processor_m|instruction_dec|Mux42~2, system, 1
instance = comp, \processor_m|instruction_dec|Mux42~0\, processor_m|instruction_dec|Mux42~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux42~1\, processor_m|instruction_dec|Mux42~1, system, 1
instance = comp, \processor_m|instruction_dec|Mux96~1\, processor_m|instruction_dec|Mux96~1, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q~10\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q~10, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q[6]~3\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q[6]~3, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q[6]~4\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q[6]~4, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q[6]~6\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q[6]~6, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q[4]\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q[4], system, 1
instance = comp, \processor_m|instruction_dec|Mux95~0\, processor_m|instruction_dec|Mux95~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux13~0\, processor_m|instruction_dec|Mux13~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux95~1\, processor_m|instruction_dec|Mux95~1, system, 1
instance = comp, \processor_m|instruction_dec|Mux78~0\, processor_m|instruction_dec|Mux78~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux94~1\, processor_m|instruction_dec|Mux94~1, system, 1
instance = comp, \processor_m|instruction_dec|Mux94~0\, processor_m|instruction_dec|Mux94~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux94~3\, processor_m|instruction_dec|Mux94~3, system, 1
instance = comp, \processor_m|instruction_dec|Mux65~2\, processor_m|instruction_dec|Mux65~2, system, 1
instance = comp, \processor_m|instruction_dec|Mux91~6\, processor_m|instruction_dec|Mux91~6, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|Equal4~2\, processor_m|Algorithmic_Unit|alu_logicmap|Equal4~2, system, 1
instance = comp, \processor_m|instruction_dec|Mux76~2\, processor_m|instruction_dec|Mux76~2, system, 1
instance = comp, \processor_m|accumu|l1|q~8\, processor_m|accumu|l1|q~8, system, 1
instance = comp, \processor_m|accumu|l1|q~11\, processor_m|accumu|l1|q~11, system, 1
instance = comp, \processor_m|instruction_dec|Mux35~0\, processor_m|instruction_dec|Mux35~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux35~2\, processor_m|instruction_dec|Mux35~2, system, 1
instance = comp, \processor_m|instruction_dec|Mux35~3\, processor_m|instruction_dec|Mux35~3, system, 1
instance = comp, \processor_m|accumu|l1|q~3\, processor_m|accumu|l1|q~3, system, 1
instance = comp, \processor_m|accumu|l1|q[5]\, processor_m|accumu|l1|q[5], system, 1
instance = comp, \processor_m|x_in|q~7\, processor_m|x_in|q~7, system, 1
instance = comp, \processor_m|x_in|q~3\, processor_m|x_in|q~3, system, 1
instance = comp, \processor_m|instruction_dec|Mux52~4\, processor_m|instruction_dec|Mux52~4, system, 1
instance = comp, \processor_m|x_in|q~1\, processor_m|x_in|q~1, system, 1
instance = comp, \processor_m|x_in|q~0\, processor_m|x_in|q~0, system, 1
instance = comp, \processor_m|x_in|q~2\, processor_m|x_in|q~2, system, 1
instance = comp, \processor_m|x_in|q~4\, processor_m|x_in|q~4, system, 1
instance = comp, \processor_m|x_in|q[5]\, processor_m|x_in|q[5], system, 1
instance = comp, \processor_m|instruction_dec|Mux29~4\, processor_m|instruction_dec|Mux29~4, system, 1
instance = comp, \processor_m|y_in|q~2\, processor_m|y_in|q~2, system, 1
instance = comp, \processor_m|y_in|q~0\, processor_m|y_in|q~0, system, 1
instance = comp, \processor_m|y_in|q~3\, processor_m|y_in|q~3, system, 1
instance = comp, \processor_m|y_in|q[5]\, processor_m|y_in|q[5], system, 1
instance = comp, \processor_m|sb[5]~16\, processor_m|sb[5]~16, system, 1
instance = comp, \processor_m|db[5]~21\, processor_m|db[5]~21, system, 1
instance = comp, \processor_m|db[5]~29\, processor_m|db[5]~29, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q~11\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q~11, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q[5]\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q[5], system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~8\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~8, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~2\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~2, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~3\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~3, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~4\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~4, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[4]\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[4], system, 1
instance = comp, \processor_m|instruction_dec|Mux92~0\, processor_m|instruction_dec|Mux92~0, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~0\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux89~3\, processor_m|instruction_dec|Mux89~3, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[1]~10\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[1]~10, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~2\, processor_m|Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~2, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~12\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~12, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~40\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~40, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~41\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~41, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|WideOr0~0\, processor_m|Algorithmic_Unit|alu_logicmap|WideOr0~0, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|Equal0~3\, processor_m|Algorithmic_Unit|alu_logicmap|Equal0~3, system, 1
instance = comp, \processor_m|accumu|l1|q~6\, processor_m|accumu|l1|q~6, system, 1
instance = comp, \processor_m|accumu|l1|q[3]\, processor_m|accumu|l1|q[3], system, 1
instance = comp, \processor_m|x_in|q~6\, processor_m|x_in|q~6, system, 1
instance = comp, \processor_m|x_in|q[3]\, processor_m|x_in|q[3], system, 1
instance = comp, \processor_m|y_in|q[3]~feeder\, processor_m|y_in|q[3]~feeder, system, 1
instance = comp, \processor_m|y_in|q[3]\, processor_m|y_in|q[3], system, 1
instance = comp, \processor_m|sb[3]~10\, processor_m|sb[3]~10, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~26\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~26, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q~9\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q~9, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q[3]\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q[3], system, 1
instance = comp, \processor_m|instruction_dec|Mux65~1\, processor_m|instruction_dec|Mux65~1, system, 1
instance = comp, \processor_m|flag_reg|Mux0~0\, processor_m|flag_reg|Mux0~0, system, 1
instance = comp, \processor_m|flag_reg|Mux0~1\, processor_m|flag_reg|Mux0~1, system, 1
instance = comp, \processor_m|flag_reg|Mux0~2\, processor_m|flag_reg|Mux0~2, system, 1
instance = comp, \processor_m|instruction_dec|Mux78~1\, processor_m|instruction_dec|Mux78~1, system, 1
instance = comp, \processor_m|accumu|l1|q[0]\, processor_m|accumu|l1|q[0], system, 1
instance = comp, \processor_m|accumu|l1|q~2\, processor_m|accumu|l1|q~2, system, 1
instance = comp, \processor_m|y_in|q[0]\, processor_m|y_in|q[0], system, 1
instance = comp, \processor_m|x_in|q[0]\, processor_m|x_in|q[0], system, 1
instance = comp, \processor_m|sb[0]~1\, processor_m|sb[0]~1, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|Equal3~0\, processor_m|Algorithmic_Unit|alu_logicmap|Equal3~0, system, 1
instance = comp, \processor_m|db[0]~16\, processor_m|db[0]~16, system, 1
instance = comp, \processor_m|db[0]~24\, processor_m|db[0]~24, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q~2\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q~2, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q[0]\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q[0], system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~4\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~4, system, 1
instance = comp, \processor_m|db[1]~17\, processor_m|db[1]~17, system, 1
instance = comp, \processor_m|db[1]~25\, processor_m|db[1]~25, system, 1
instance = comp, \processor_m|instruction_dec|Mux108~0\, processor_m|instruction_dec|Mux108~0, system, 1
instance = comp, \processor_m|pass_sb_db|Mux8~0\, processor_m|pass_sb_db|Mux8~0, system, 1
instance = comp, \processor_m|sb[1]~3\, processor_m|sb[1]~3, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~9\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~9, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q~7\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q~7, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q[1]\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q[1], system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~7\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~7, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~8\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~8, system, 1
instance = comp, \processor_m|accumu|l1|q~5\, processor_m|accumu|l1|q~5, system, 1
instance = comp, \processor_m|accumu|l1|q[2]\, processor_m|accumu|l1|q[2], system, 1
instance = comp, \processor_m|db[2]~18\, processor_m|db[2]~18, system, 1
instance = comp, \processor_m|db[2]~26\, processor_m|db[2]~26, system, 1
instance = comp, \processor_m|sb[2]~6\, processor_m|sb[2]~6, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q~8\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q~8, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q[2]\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q[2], system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~3\, processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~3, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~8\, processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~8, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~19\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~19, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[1]~11\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[1]~11, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~4\, processor_m|Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~4, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~20\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~20, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~3\, processor_m|Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~3, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~21\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~21, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~22\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~22, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~17\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~17, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~18\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~18, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~23\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~23, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|Equal2~3\, processor_m|Algorithmic_Unit|alu_logicmap|Equal2~3, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~16\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~16, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[2]\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[2], system, 1
instance = comp, \processor_m|x_in|q[2]\, processor_m|x_in|q[2], system, 1
instance = comp, \processor_m|y_in|q[2]\, processor_m|y_in|q[2], system, 1
instance = comp, \processor_m|sb[2]~7\, processor_m|sb[2]~7, system, 1
instance = comp, \processor_m|sb[2]~8\, processor_m|sb[2]~8, system, 1
instance = comp, \processor_m|sb[2]~26\, processor_m|sb[2]~26, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~6\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~6, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[2]\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[2], system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~13\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~13, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~14\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~14, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~15\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~15, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[1]\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[1], system, 1
instance = comp, \processor_m|x_in|q~5\, processor_m|x_in|q~5, system, 1
instance = comp, \processor_m|x_in|q[1]\, processor_m|x_in|q[1], system, 1
instance = comp, \processor_m|y_in|q[1]\, processor_m|y_in|q[1], system, 1
instance = comp, \processor_m|sb[1]~4\, processor_m|sb[1]~4, system, 1
instance = comp, \processor_m|sb[1]~5\, processor_m|sb[1]~5, system, 1
instance = comp, \processor_m|accumu|l1|q~4\, processor_m|accumu|l1|q~4, system, 1
instance = comp, \processor_m|accumu|l1|q[1]\, processor_m|accumu|l1|q[1], system, 1
instance = comp, \processor_m|sb[1]~25\, processor_m|sb[1]~25, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~5\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~5, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[1]\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[1], system, 1
instance = comp, \processor_m|instruction_dec|Mux88~0\, processor_m|instruction_dec|Mux88~0, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~1\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~1, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~2\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~2, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~5\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~5, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~6\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~6, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[0]\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[0], system, 1
instance = comp, \processor_m|sb[0]~2\, processor_m|sb[0]~2, system, 1
instance = comp, \processor_m|sb[0]~24\, processor_m|sb[0]~24, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~1\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~1, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[0]\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[0], system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~22\, processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~22, system, 1
instance = comp, \processor_m|instruction_dec|Mux89~2\, processor_m|instruction_dec|Mux89~2, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~23\, processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~23, system, 1
instance = comp, \processor_m|db[6]~22\, processor_m|db[6]~22, system, 1
instance = comp, \processor_m|db[6]~30\, processor_m|db[6]~30, system, 1
instance = comp, \processor_m|sb[6]~18\, processor_m|sb[6]~18, system, 1
instance = comp, \processor_m|x_in|q[6]\, processor_m|x_in|q[6], system, 1
instance = comp, \processor_m|y_in|q[6]~feeder\, processor_m|y_in|q[6]~feeder, system, 1
instance = comp, \processor_m|y_in|q[6]\, processor_m|y_in|q[6], system, 1
instance = comp, \processor_m|sb[6]~19\, processor_m|sb[6]~19, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~14\, processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~14, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~16\, processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~16, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~45\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~45, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q~12\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q~12, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q[6]\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q[6], system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~43\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~43, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~44\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~44, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~6\, processor_m|Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~6, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~9\, processor_m|Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~9, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~46\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~46, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~47\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~47, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~48\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~48, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~49\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~49, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[6]\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[6], system, 1
instance = comp, \processor_m|sb[6]~20\, processor_m|sb[6]~20, system, 1
instance = comp, \processor_m|accumu|l1|q~9\, processor_m|accumu|l1|q~9, system, 1
instance = comp, \processor_m|accumu|l1|q[6]\, processor_m|accumu|l1|q[6], system, 1
instance = comp, \processor_m|sb[6]~30\, processor_m|sb[6]~30, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~10\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~10, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[6]\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[6], system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~51\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~51, system, 1
instance = comp, \processor_m|db[7]~23\, processor_m|db[7]~23, system, 1
instance = comp, \processor_m|db[7]~31\, processor_m|db[7]~31, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q~13\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q~13, system, 1
instance = comp, \processor_m|Algorithmic_Unit|B_REGISTER|l1|q[7]\, processor_m|Algorithmic_Unit|B_REGISTER|l1|q[7], system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|XORR|o[7]\, processor_m|Algorithmic_Unit|alu_logicmap|XORR|o[7], system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~18\, processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~18, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~50\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~50, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~52\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~52, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~53\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~53, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[7]\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[7], system, 1
instance = comp, \processor_m|x_in|q~8\, processor_m|x_in|q~8, system, 1
instance = comp, \processor_m|x_in|q[7]\, processor_m|x_in|q[7], system, 1
instance = comp, \processor_m|y_in|q[7]\, processor_m|y_in|q[7], system, 1
instance = comp, \processor_m|sb[7]~22\, processor_m|sb[7]~22, system, 1
instance = comp, \processor_m|sb[7]~23\, processor_m|sb[7]~23, system, 1
instance = comp, \processor_m|accumu|l1|q~10\, processor_m|accumu|l1|q~10, system, 1
instance = comp, \processor_m|accumu|l1|q[7]\, processor_m|accumu|l1|q[7], system, 1
instance = comp, \processor_m|sb[7]~31\, processor_m|sb[7]~31, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~11\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~11, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[7]\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[7], system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~8\, processor_m|Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~8, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~24\, processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~24, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~25\, processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~25, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~20\, processor_m|Algorithmic_Unit|alu_logicmap|ADDER|Add0~20, system, 1
instance = comp, \processor_m|flag_reg|Mux0~3\, processor_m|flag_reg|Mux0~3, system, 1
instance = comp, \processor_m|flag_reg|Mux0~4\, processor_m|flag_reg|Mux0~4, system, 1
instance = comp, \processor_m|flag_reg|l1|q[0]\, processor_m|flag_reg|l1|q[0], system, 1
instance = comp, \processor_m|instruction_dec|Mux95~2\, processor_m|instruction_dec|Mux95~2, system, 1
instance = comp, \processor_m|instruction_dec|Mux95~3\, processor_m|instruction_dec|Mux95~3, system, 1
instance = comp, \processor_m|instruction_dec|Mux95~4\, processor_m|instruction_dec|Mux95~4, system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|Equal2~2\, processor_m|Algorithmic_Unit|alu_logicmap|Equal2~2, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~24\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~24, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~25\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~25, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~29\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~29, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[3]\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[3], system, 1
instance = comp, \processor_m|sb[3]~11\, processor_m|sb[3]~11, system, 1
instance = comp, \processor_m|sb[3]~27\, processor_m|sb[3]~27, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~7\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~7, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[3]\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[3], system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~39\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~39, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~37\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~37, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~38\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~38, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~42\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~42, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[5]\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[5], system, 1
instance = comp, \processor_m|sb[5]~17\, processor_m|sb[5]~17, system, 1
instance = comp, \processor_m|sb[5]~29\, processor_m|sb[5]~29, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~9\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q~9, system, 1
instance = comp, \processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[5]\, processor_m|Algorithmic_Unit|A_REGSISTER|L1|q[5], system, 1
instance = comp, \processor_m|Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~7\, processor_m|Algorithmic_Unit|alu_logicmap|SHIFT|Mux8~7, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~33\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~33, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~34\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~34, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~35\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~35, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~30\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~30, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~31\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~31, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~36\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q~36, system, 1
instance = comp, \processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[4]\, processor_m|Algorithmic_Unit|HOLD_REGISTER|l1|q[4], system, 1
instance = comp, \processor_m|x_in|q[4]\, processor_m|x_in|q[4], system, 1
instance = comp, \processor_m|y_in|q[4]~feeder\, processor_m|y_in|q[4]~feeder, system, 1
instance = comp, \processor_m|y_in|q[4]\, processor_m|y_in|q[4], system, 1
instance = comp, \processor_m|sb[4]~13\, processor_m|sb[4]~13, system, 1
instance = comp, \processor_m|sb[4]~14\, processor_m|sb[4]~14, system, 1
instance = comp, \processor_m|accumu|l1|q~7\, processor_m|accumu|l1|q~7, system, 1
instance = comp, \processor_m|accumu|l1|q[4]~feeder\, processor_m|accumu|l1|q[4]~feeder, system, 1
instance = comp, \processor_m|accumu|l1|q[4]\, processor_m|accumu|l1|q[4], system, 1
instance = comp, \processor_m|sb[4]~28\, processor_m|sb[4]~28, system, 1
instance = comp, \processor_m|db[4]~20\, processor_m|db[4]~20, system, 1
instance = comp, \processor_m|db[4]~28\, processor_m|db[4]~28, system, 1
instance = comp, \processor_m|add_Reg|Selector3~1\, processor_m|add_Reg|Selector3~1, system, 1
instance = comp, \mem_dummy_m|DATA|q~5\, mem_dummy_m|DATA|q~5, system, 1
instance = comp, \mem_dummy_m|MAL|q[4]\, mem_dummy_m|MAL|q[4], system, 1
instance = comp, \mem_dummy_m|Mux5~1\, mem_dummy_m|Mux5~1, system, 1
instance = comp, \processor_m|data_reg|l1|q[2]\, processor_m|data_reg|l1|q[2], system, 1
instance = comp, \processor_m|pr_logic|cycles[0]~22\, processor_m|pr_logic|cycles[0]~22, system, 1
instance = comp, \processor_m|pr_logic|cycles[0]~23\, processor_m|pr_logic|cycles[0]~23, system, 1
instance = comp, \processor_m|pr_logic|cycles[0]~25\, processor_m|pr_logic|cycles[0]~25, system, 1
instance = comp, \processor_m|pr_logic|cycles[0]~30\, processor_m|pr_logic|cycles[0]~30, system, 1
instance = comp, \processor_m|pr_logic|cycles[0]~31\, processor_m|pr_logic|cycles[0]~31, system, 1
instance = comp, \processor_m|pr_logic|cycles[0]~26\, processor_m|pr_logic|cycles[0]~26, system, 1
instance = comp, \processor_m|pr_logic|cycles[0]~27\, processor_m|pr_logic|cycles[0]~27, system, 1
instance = comp, \processor_m|tim_gen|state~38\, processor_m|tim_gen|state~38, system, 1
instance = comp, \processor_m|tim_gen|state~41\, processor_m|tim_gen|state~41, system, 1
instance = comp, \processor_m|tim_gen|state.T2_R6\, processor_m|tim_gen|state.T2_R6, system, 1
instance = comp, \processor_m|tim_gen|Selector5~0\, processor_m|tim_gen|Selector5~0, system, 1
instance = comp, \processor_m|tim_gen|state.T2_5\, processor_m|tim_gen|state.T2_5, system, 1
instance = comp, \processor_m|tim_gen|Selector6~0\, processor_m|tim_gen|Selector6~0, system, 1
instance = comp, \processor_m|tim_gen|state.T2_6\, processor_m|tim_gen|state.T2_6, system, 1
instance = comp, \processor_m|tim_gen|WideOr8~1\, processor_m|tim_gen|WideOr8~1, system, 1
instance = comp, \processor_m|instruction_dec|Mux30~0\, processor_m|instruction_dec|Mux30~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux30~1\, processor_m|instruction_dec|Mux30~1, system, 1
instance = comp, \processor_m|instruction_dec|Mux25~0\, processor_m|instruction_dec|Mux25~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux47~8\, processor_m|instruction_dec|Mux47~8, system, 1
instance = comp, \processor_m|instruction_dec|Mux104~0\, processor_m|instruction_dec|Mux104~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux104~4\, processor_m|instruction_dec|Mux104~4, system, 1
instance = comp, \processor_m|instruction_dec|Mux104~5\, processor_m|instruction_dec|Mux104~5, system, 1
instance = comp, \processor_m|instruction_dec|Mux104~1\, processor_m|instruction_dec|Mux104~1, system, 1
instance = comp, \processor_m|instruction_dec|Mux104~2\, processor_m|instruction_dec|Mux104~2, system, 1
instance = comp, \processor_m|instruction_dec|Mux104~3\, processor_m|instruction_dec|Mux104~3, system, 1
instance = comp, \processor_m|instruction_dec|Mux104~6\, processor_m|instruction_dec|Mux104~6, system, 1
instance = comp, \processor_m|instruction_dec|Mux104~7\, processor_m|instruction_dec|Mux104~7, system, 1
instance = comp, \processor_m|add_Reg|state~9\, processor_m|add_Reg|state~9, system, 1
instance = comp, \processor_m|add_Reg|state.state2\, processor_m|add_Reg|state.state2, system, 1
instance = comp, \processor_m|add_Reg|Selector7~1\, processor_m|add_Reg|Selector7~1, system, 1
instance = comp, \processor_m|program_counter_low|l1|q[0]~8\, processor_m|program_counter_low|l1|q[0]~8, system, 1
instance = comp, \processor_m|program_counter_low|l1|q[0]~10\, processor_m|program_counter_low|l1|q[0]~10, system, 1
instance = comp, \processor_m|program_counter_low|l1|q[0]\, processor_m|program_counter_low|l1|q[0], system, 1
instance = comp, \processor_m|program_counter_low|l1|q[2]~13\, processor_m|program_counter_low|l1|q[2]~13, system, 1
instance = comp, \processor_m|program_counter_low|l1|q[2]\, processor_m|program_counter_low|l1|q[2], system, 1
instance = comp, \processor_m|add_Reg|Selector5~0\, processor_m|add_Reg|Selector5~0, system, 1
instance = comp, \processor_m|add_Reg|Selector5~1\, processor_m|add_Reg|Selector5~1, system, 1
instance = comp, \mem_dummy_m|DATA|q~3\, mem_dummy_m|DATA|q~3, system, 1
instance = comp, \mem_dummy_m|MAL|q[2]\, mem_dummy_m|MAL|q[2], system, 1
instance = comp, \mem_dummy_m|Mux1~0\, mem_dummy_m|Mux1~0, system, 1
instance = comp, \mem_dummy_m|Mux1~1\, mem_dummy_m|Mux1~1, system, 1
instance = comp, \processor_m|data_reg|l1|q[6]\, processor_m|data_reg|l1|q[6], system, 1
instance = comp, \processor_m|ins_reg|q~7\, processor_m|ins_reg|q~7, system, 1
instance = comp, \processor_m|ins_reg|q[6]\, processor_m|ins_reg|q[6], system, 1
instance = comp, \processor_m|instruction_dec|Mux101~7\, processor_m|instruction_dec|Mux101~7, system, 1
instance = comp, \processor_m|instruction_dec|Mux101~8\, processor_m|instruction_dec|Mux101~8, system, 1
instance = comp, \processor_m|instruction_dec|Mux101~9\, processor_m|instruction_dec|Mux101~9, system, 1
instance = comp, \processor_m|instruction_dec|Mux101~10\, processor_m|instruction_dec|Mux101~10, system, 1
instance = comp, \processor_m|add_Reg|Selector7~0\, processor_m|add_Reg|Selector7~0, system, 1
instance = comp, \processor_m|adh[1]~1\, processor_m|adh[1]~1, system, 1
instance = comp, \processor_m|add_Reg|Selector6~0\, processor_m|add_Reg|Selector6~0, system, 1
instance = comp, \processor_m|add_Reg|Selector6~1\, processor_m|add_Reg|Selector6~1, system, 1
instance = comp, \mem_dummy_m|DATA|q~2\, mem_dummy_m|DATA|q~2, system, 1
instance = comp, \mem_dummy_m|MAL|q[1]~feeder\, mem_dummy_m|MAL|q[1]~feeder, system, 1
instance = comp, \mem_dummy_m|MAL|q[1]\, mem_dummy_m|MAL|q[1], system, 1
instance = comp, \mem_dummy_m|Mux7~0\, mem_dummy_m|Mux7~0, system, 1
instance = comp, \mem_dummy_m|Mux7~1\, mem_dummy_m|Mux7~1, system, 1
instance = comp, \processor_m|data_reg|l1|q[0]\, processor_m|data_reg|l1|q[0], system, 1
instance = comp, \processor_m|ins_reg|q~0\, processor_m|ins_reg|q~0, system, 1
instance = comp, \processor_m|ins_reg|q[0]\, processor_m|ins_reg|q[0], system, 1
instance = comp, \processor_m|instruction_dec|Mux91~4\, processor_m|instruction_dec|Mux91~4, system, 1
instance = comp, \processor_m|instruction_dec|Mux108~2\, processor_m|instruction_dec|Mux108~2, system, 1
instance = comp, \processor_m|instruction_dec|Mux108~3\, processor_m|instruction_dec|Mux108~3, system, 1
instance = comp, \processor_m|db[3]~19\, processor_m|db[3]~19, system, 1
instance = comp, \processor_m|db[3]~27\, processor_m|db[3]~27, system, 1
instance = comp, \processor_m|program_counter_low|l1|q[3]~15\, processor_m|program_counter_low|l1|q[3]~15, system, 1
instance = comp, \processor_m|program_counter_low|l1|q[3]\, processor_m|program_counter_low|l1|q[3], system, 1
instance = comp, \processor_m|adh[3]~3\, processor_m|adh[3]~3, system, 1
instance = comp, \processor_m|add_Reg|Selector4~0\, processor_m|add_Reg|Selector4~0, system, 1
instance = comp, \processor_m|add_Reg|Selector4~1\, processor_m|add_Reg|Selector4~1, system, 1
instance = comp, \mem_dummy_m|DATA|q~4\, mem_dummy_m|DATA|q~4, system, 1
instance = comp, \mem_dummy_m|MAL|q[3]\, mem_dummy_m|MAL|q[3], system, 1
instance = comp, \mem_dummy_m|Mux6~0\, mem_dummy_m|Mux6~0, system, 1
instance = comp, \mem_dummy_m|Mux6~1\, mem_dummy_m|Mux6~1, system, 1
instance = comp, \processor_m|data_reg|l1|q[1]\, processor_m|data_reg|l1|q[1], system, 1
instance = comp, \processor_m|pr_logic|cycles~11\, processor_m|pr_logic|cycles~11, system, 1
instance = comp, \processor_m|pr_logic|cycles[1]~16\, processor_m|pr_logic|cycles[1]~16, system, 1
instance = comp, \processor_m|tim_gen|state~39\, processor_m|tim_gen|state~39, system, 1
instance = comp, \processor_m|tim_gen|state.T2_R5\, processor_m|tim_gen|state.T2_R5, system, 1
instance = comp, \processor_m|tim_gen|state~54\, processor_m|tim_gen|state~54, system, 1
instance = comp, \processor_m|tim_gen|state.T3_R5\, processor_m|tim_gen|state.T3_R5, system, 1
instance = comp, \processor_m|tim_gen|state~48\, processor_m|tim_gen|state~48, system, 1
instance = comp, \processor_m|tim_gen|state.T4_R5\, processor_m|tim_gen|state.T4_R5, system, 1
instance = comp, \processor_m|tim_gen|state~40\, processor_m|tim_gen|state~40, system, 1
instance = comp, \processor_m|tim_gen|state.T2_R7\, processor_m|tim_gen|state.T2_R7, system, 1
instance = comp, \processor_m|tim_gen|state~56\, processor_m|tim_gen|state~56, system, 1
instance = comp, \processor_m|tim_gen|state.T3_R7\, processor_m|tim_gen|state.T3_R7, system, 1
instance = comp, \processor_m|tim_gen|state~51\, processor_m|tim_gen|state~51, system, 1
instance = comp, \processor_m|tim_gen|state~52\, processor_m|tim_gen|state~52, system, 1
instance = comp, \processor_m|tim_gen|state.T4_R7_np\, processor_m|tim_gen|state.T4_R7_np, system, 1
instance = comp, \processor_m|tim_gen|state~46\, processor_m|tim_gen|state~46, system, 1
instance = comp, \processor_m|tim_gen|state.T5_R7_np\, processor_m|tim_gen|state.T5_R7_np, system, 1
instance = comp, \processor_m|tim_gen|state~57\, processor_m|tim_gen|state~57, system, 1
instance = comp, \processor_m|tim_gen|state.T3_R6\, processor_m|tim_gen|state.T3_R6, system, 1
instance = comp, \processor_m|tim_gen|state~53\, processor_m|tim_gen|state~53, system, 1
instance = comp, \processor_m|tim_gen|state.T4_R6\, processor_m|tim_gen|state.T4_R6, system, 1
instance = comp, \processor_m|tim_gen|state~47\, processor_m|tim_gen|state~47, system, 1
instance = comp, \processor_m|tim_gen|state.T5_R6\, processor_m|tim_gen|state.T5_R6, system, 1
instance = comp, \processor_m|tim_gen|Selector0~1\, processor_m|tim_gen|Selector0~1, system, 1
instance = comp, \processor_m|tim_gen|Selector0~2\, processor_m|tim_gen|Selector0~2, system, 1
instance = comp, \processor_m|tim_gen|state.T0\, processor_m|tim_gen|state.T0, system, 1
instance = comp, \processor_m|tim_gen|next_state~0\, processor_m|tim_gen|next_state~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux81~0\, processor_m|instruction_dec|Mux81~0, system, 1
instance = comp, \processor_m|instruction_dec|Mux81~1\, processor_m|instruction_dec|Mux81~1, system, 1
instance = comp, \processor_m|add_Reg|state~12\, processor_m|add_Reg|state~12, system, 1
instance = comp, \processor_m|add_Reg|state.reset_state\, processor_m|add_Reg|state.reset_state, system, 1
instance = comp, \processor_m|add_Reg|state~10\, processor_m|add_Reg|state~10, system, 1
instance = comp, \processor_m|add_Reg|state.state1\, processor_m|add_Reg|state.state1, system, 1
instance = comp, \processor_m|adh[0]~0\, processor_m|adh[0]~0, system, 1
instance = comp, \processor_m|add_Reg|Selector7~2\, processor_m|add_Reg|Selector7~2, system, 1
instance = comp, \processor_m|add_Reg|Selector7~3\, processor_m|add_Reg|Selector7~3, system, 1
instance = comp, \mem_dummy_m|DATA|q~0\, mem_dummy_m|DATA|q~0, system, 1
instance = comp, \mem_dummy_m|DATA|q[0]~feeder\, mem_dummy_m|DATA|q[0]~feeder, system, 1
instance = comp, \processor_m|add_Reg|Selector10~1\, processor_m|add_Reg|Selector10~1, system, 1
instance = comp, \processor_m|add_Reg|state.state3\, processor_m|add_Reg|state.state3, system, 1
instance = comp, \mem_dummy_m|DATA|q~1\, mem_dummy_m|DATA|q~1, system, 1
instance = comp, \mem_dummy_m|DATA|q[0]\, mem_dummy_m|DATA|q[0], system, 1
instance = comp, \mem_dummy_m|DATA|q[1]\, mem_dummy_m|DATA|q[1], system, 1
instance = comp, \mem_dummy_m|DATA|q[2]\, mem_dummy_m|DATA|q[2], system, 1
instance = comp, \mem_dummy_m|DATA|q[3]\, mem_dummy_m|DATA|q[3], system, 1
instance = comp, \mem_dummy_m|DATA|q[4]\, mem_dummy_m|DATA|q[4], system, 1
instance = comp, \processor_m|program_counter_high|l1|q[5]~19\, processor_m|program_counter_high|l1|q[5]~19, system, 1
instance = comp, \processor_m|program_counter_high|l1|q[5]\, processor_m|program_counter_high|l1|q[5], system, 1
instance = comp, \processor_m|adh[5]~5\, processor_m|adh[5]~5, system, 1
instance = comp, \processor_m|add_Reg|Selector2~0\, processor_m|add_Reg|Selector2~0, system, 1
instance = comp, \processor_m|add_Reg|Selector2~1\, processor_m|add_Reg|Selector2~1, system, 1
instance = comp, \mem_dummy_m|DATA|q~6\, mem_dummy_m|DATA|q~6, system, 1
instance = comp, \mem_dummy_m|DATA|q[5]\, mem_dummy_m|DATA|q[5], system, 1
instance = comp, \processor_m|program_counter_low|l1|q[4]~17\, processor_m|program_counter_low|l1|q[4]~17, system, 1
instance = comp, \processor_m|program_counter_low|l1|q[4]\, processor_m|program_counter_low|l1|q[4], system, 1
instance = comp, \processor_m|program_counter_low|l1|q[6]~21\, processor_m|program_counter_low|l1|q[6]~21, system, 1
instance = comp, \processor_m|program_counter_low|l1|q[6]\, processor_m|program_counter_low|l1|q[6], system, 1
instance = comp, \mem_dummy_m|DATA|q~7\, mem_dummy_m|DATA|q~7, system, 1
instance = comp, \processor_m|program_counter_high|l1|q[6]~21\, processor_m|program_counter_high|l1|q[6]~21, system, 1
instance = comp, \processor_m|program_counter_high|l1|q[6]\, processor_m|program_counter_high|l1|q[6], system, 1
instance = comp, \processor_m|adh[6]~6\, processor_m|adh[6]~6, system, 1
instance = comp, \mem_dummy_m|DATA|q~8\, mem_dummy_m|DATA|q~8, system, 1
instance = comp, \mem_dummy_m|DATA|q~9\, mem_dummy_m|DATA|q~9, system, 1
instance = comp, \mem_dummy_m|DATA|q[6]\, mem_dummy_m|DATA|q[6], system, 1
instance = comp, \processor_m|program_counter_low|l1|q[7]~23\, processor_m|program_counter_low|l1|q[7]~23, system, 1
instance = comp, \processor_m|program_counter_low|l1|q[7]\, processor_m|program_counter_low|l1|q[7], system, 1
instance = comp, \processor_m|program_counter_high|l1|q[7]~23\, processor_m|program_counter_high|l1|q[7]~23, system, 1
instance = comp, \processor_m|program_counter_high|l1|q[7]\, processor_m|program_counter_high|l1|q[7], system, 1
instance = comp, \processor_m|adh[7]~7\, processor_m|adh[7]~7, system, 1
instance = comp, \mem_dummy_m|DATA|q~10\, mem_dummy_m|DATA|q~10, system, 1
instance = comp, \mem_dummy_m|DATA|q~11\, mem_dummy_m|DATA|q~11, system, 1
instance = comp, \mem_dummy_m|DATA|q~12\, mem_dummy_m|DATA|q~12, system, 1
instance = comp, \mem_dummy_m|DATA|q[7]\, mem_dummy_m|DATA|q[7], system, 1
instance = comp, \processor_m|clo|state.reset_state\, processor_m|clo|state.reset_state, system, 1
instance = comp, \processor_m|clo|state~16\, processor_m|clo|state~16, system, 1
instance = comp, \processor_m|clo|state.state_1\, processor_m|clo|state.state_1, system, 1
instance = comp, \processor_m|clo|clk\, processor_m|clo|clk, system, 1
instance = comp, \processor_m|clo|state~18\, processor_m|clo|state~18, system, 1
instance = comp, \processor_m|clo|state.state_2\, processor_m|clo|state.state_2, system, 1
instance = comp, \processor_m|clo|state~17\, processor_m|clo|state~17, system, 1
instance = comp, \processor_m|clo|state.state_3\, processor_m|clo|state.state_3, system, 1
instance = comp, \processor_m|clo|clk_2\, processor_m|clo|clk_2, system, 1
instance = comp, \sys_out[0]~I\, sys_out[0], system, 1
instance = comp, \sys_out[1]~I\, sys_out[1], system, 1
instance = comp, \sys_out[2]~I\, sys_out[2], system, 1
instance = comp, \sys_out[3]~I\, sys_out[3], system, 1
instance = comp, \sys_out[4]~I\, sys_out[4], system, 1
instance = comp, \sys_out[5]~I\, sys_out[5], system, 1
instance = comp, \sys_out[6]~I\, sys_out[6], system, 1
instance = comp, \sys_out[7]~I\, sys_out[7], system, 1
instance = comp, \sys_acc[0]~I\, sys_acc[0], system, 1
instance = comp, \sys_acc[1]~I\, sys_acc[1], system, 1
instance = comp, \sys_acc[2]~I\, sys_acc[2], system, 1
instance = comp, \sys_acc[3]~I\, sys_acc[3], system, 1
instance = comp, \sys_acc[4]~I\, sys_acc[4], system, 1
instance = comp, \sys_acc[5]~I\, sys_acc[5], system, 1
instance = comp, \sys_acc[6]~I\, sys_acc[6], system, 1
instance = comp, \sys_acc[7]~I\, sys_acc[7], system, 1
instance = comp, \sys_inst[0]~I\, sys_inst[0], system, 1
instance = comp, \sys_inst[1]~I\, sys_inst[1], system, 1
instance = comp, \sys_inst[2]~I\, sys_inst[2], system, 1
instance = comp, \sys_inst[3]~I\, sys_inst[3], system, 1
instance = comp, \sys_inst[4]~I\, sys_inst[4], system, 1
instance = comp, \sys_inst[5]~I\, sys_inst[5], system, 1
instance = comp, \sys_inst[6]~I\, sys_inst[6], system, 1
instance = comp, \sys_inst[7]~I\, sys_inst[7], system, 1
instance = comp, \sys_cont[0]~I\, sys_cont[0], system, 1
instance = comp, \sys_cont[1]~I\, sys_cont[1], system, 1
instance = comp, \sys_cont[2]~I\, sys_cont[2], system, 1
