<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2022.2" CL="3671981" TimeStamp="Thu Aug 15 09:43:14 2024"/>
  <DSA Vendor="xilinx.com" BoardId="vmk180" Name="vmk180_thin" VersionMajor="1" VersionMinor="0" Description="" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="false" DefaultOutputType="sd_card">
    <Build UsesPR="false" PlatformState="pre_synth" AcceleratorBinaryContent="pdi" ValidBinaryContentValues="dcp,pdi" TopModuleName="vmk180_thin_wrapper"/>
    <Board Name="xilinx.com:vmk180:3.1" Vendor="xilinx.com" Part="xcvm1802-vsva2197-2MP-e-S" BoardPart="xilinx.com:vmk180:part0:3.1">
      <Images>
        <Img Type="HDPI" File="vmk180_image.jpg"/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="versal:xcvm1802:vsva2197:-2MP:e:S">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60" DRBDName="vmk180_thin.bd"/>
      </Device>
    </Devices>
    <Files>
      <File Type="PDI" Name="vmk180_thin_presynth.pdi"/>
      <File Type="BIF" Name="vmk180_thin_presynth.bif"/>
      <File Type="PLM_ELF" Name="plm.elf"/>
      <File Type="PMC_CDO" Name="bd_4ac6_pspmc_0_0_pmc_data.cdo"/>
      <File Type="HPFM" Name="vmk180_thin.hpfm"/>
      <File Type="REBUILD_TCL" Name="prj/rebuild.tcl"/>
      <File Type="TOP_BD" Name="prj/vmk180_thin.srcs/sources_1/bd/vmk180_thin/vmk180_thin.bd"/>
      <File Type="IP_CACHE_DIR" Name="ipcache"/>
      <File Type="BOARD_REPO_PATH" Name="board"/>
    </Files>
  </DSA>
</Root>
