// Seed: 1239045785
module module_0 (
    input wor   id_0,
    input uwire id_1
);
  assign id_3[1] = 1;
  always @(posedge ~id_1) id_3 = id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output uwire id_2,
    input uwire id_3,
    input tri1 id_4,
    output tri0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wand id_8,
    input tri1 id_9,
    output tri1 id_10,
    output tri id_11,
    input wand id_12,
    output uwire id_13,
    input wire id_14,
    output tri id_15,
    input tri0 id_16,
    output supply0 id_17
);
  assign id_13 = id_4 ? 1 : id_16;
  module_0(
      id_4, id_16
  );
endmodule
