

================================================================
== Synthesis Summary Report of 'syr2k'
================================================================
+ General Information: 
    * Date:           Tue Feb 27 22:18:07 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        proj_syr2k
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7v585t-ffg1761-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                       Modules                       | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |                       & Loops                       | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +-----------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ syr2k                                              |     -|   0.00|    94555|  1.891e+06|         -|    94556|     -|        no|     -|   66 (5%)|  4780 (~0%)|   8317 (2%)|    -|
    | o VITIS_LOOP_46_1                                   |     -|  14.60|    94552|  1.891e+06|     23638|        -|     4|        no|     -|         -|           -|           -|    -|
    |  + syr2k_Pipeline_VITIS_LOOP_48_2                   |     -|   0.00|      257|  5.140e+03|         -|      257|     -|        no|     -|   3 (~0%)|   167 (~0%)|   298 (~0%)|    -|
    |   o VITIS_LOOP_48_2                                 |    II|  14.60|      255|  5.100e+03|        16|       15|    17|       yes|     -|         -|           -|           -|    -|
    |  + syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4   |     -|   0.00|     5170|  1.034e+05|         -|     5170|     -|        no|     -|  12 (~0%)|   633 (~0%)|  1129 (~0%)|    -|
    |   o VITIS_LOOP_52_3_VITIS_LOOP_54_4                 |    II|  14.60|     5168|  1.034e+05|        20|       19|   272|       yes|     -|         -|           -|           -|    -|
    |  + syr2k_Pipeline_VITIS_LOOP_48_21                  |     -|   0.00|      272|  5.440e+03|         -|      272|     -|        no|     -|   3 (~0%)|   167 (~0%)|   298 (~0%)|    -|
    |   o VITIS_LOOP_48_2                                 |    II|  14.60|      270|  5.400e+03|        16|       15|    18|       yes|     -|         -|           -|           -|    -|
    |  + syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42  |     -|   0.00|     5474|  1.095e+05|         -|     5474|     -|        no|     -|  12 (~0%)|   633 (~0%)|  1129 (~0%)|    -|
    |   o VITIS_LOOP_52_3_VITIS_LOOP_54_4                 |    II|  14.60|     5472|  1.094e+05|        20|       19|   288|       yes|     -|         -|           -|           -|    -|
    |  + syr2k_Pipeline_VITIS_LOOP_48_23                  |     -|   0.00|      287|  5.740e+03|         -|      287|     -|        no|     -|   3 (~0%)|   167 (~0%)|   298 (~0%)|    -|
    |   o VITIS_LOOP_48_2                                 |    II|  14.60|      285|  5.700e+03|        16|       15|    19|       yes|     -|         -|           -|           -|    -|
    |  + syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44  |     -|   0.00|     5778|  1.156e+05|         -|     5778|     -|        no|     -|  12 (~0%)|   633 (~0%)|  1129 (~0%)|    -|
    |   o VITIS_LOOP_52_3_VITIS_LOOP_54_4                 |    II|  14.60|     5776|  1.155e+05|        20|       19|   304|       yes|     -|         -|           -|           -|    -|
    |  + syr2k_Pipeline_VITIS_LOOP_48_25                  |     -|   0.00|      302|  6.040e+03|         -|      302|     -|        no|     -|   3 (~0%)|   168 (~0%)|   298 (~0%)|    -|
    |   o VITIS_LOOP_48_2                                 |    II|  14.60|      300|  6.000e+03|        16|       15|    20|       yes|     -|         -|           -|           -|    -|
    |  + syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46  |     -|   0.00|     6082|  1.216e+05|         -|     6082|     -|        no|     -|  12 (~0%)|   634 (~0%)|  1130 (~0%)|    -|
    |   o VITIS_LOOP_52_3_VITIS_LOOP_54_4                 |    II|  14.60|     6080|  1.216e+05|        20|       19|   320|       yes|     -|         -|           -|           -|    -|
    +-----------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+------------------+
| Interface     | Register | Offset | Width | Access | Description      |
+---------------+----------+--------+-------+--------+------------------+
| s_axi_control | A_1      | 0x10   | 32    | W      | Data signal of A |
| s_axi_control | A_2      | 0x14   | 32    | W      | Data signal of A |
| s_axi_control | B_1      | 0x1c   | 32    | W      | Data signal of B |
| s_axi_control | B_2      | 0x20   | 32    | W      | Data signal of B |
| s_axi_control | C_1      | 0x28   | 32    | W      | Data signal of C |
| s_axi_control | C_2      | 0x2c   | 32    | W      | Data signal of C |
+---------------+----------+--------+-------+--------+------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| alpha     | ap_none | 32       |
| beta      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+
| Argument | Direction |
+----------+-----------+
| A        | inout     |
| B        | inout     |
| C        | inout     |
| alpha    | in        |
| beta     | in        |
+----------+-----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| A        | m_axi_gmem    | interface |          |                               |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x10 range=32 |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x14 range=32 |
| B        | m_axi_gmem    | interface |          |                               |
| B        | s_axi_control | register  | offset   | name=B_1 offset=0x1c range=32 |
| B        | s_axi_control | register  | offset   | name=B_2 offset=0x20 range=32 |
| C        | m_axi_gmem    | interface |          |                               |
| C        | s_axi_control | register  | offset   | name=C_1 offset=0x28 range=32 |
| C        | s_axi_control | register  | offset   | name=C_2 offset=0x2c range=32 |
| alpha    | alpha         | port      |          |                               |
| beta     | beta          | port      |          |                               |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+----------------------------------------------------+-----+--------+--------------------------+------+--------+---------+
| Name                                               | DSP | Pragma | Variable                 | Op   | Impl   | Latency |
+----------------------------------------------------+-----+--------+--------------------------+------+--------+---------+
| + syr2k                                            | 66  |        |                          |      |        |         |
|   fmul_32ns_32ns_32_2_max_dsp_1_U75                | 3   |        | tmp                      | fmul | maxdsp | 1       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U76                | 3   |        | tmp_1                    | fmul | maxdsp | 1       |
|   indvars_iv_next82_fu_319_p2                      | -   |        | indvars_iv_next82        | add  | fabric | 0       |
|   indvars_iv_next80_fu_325_p2                      | -   |        | indvars_iv_next80        | add  | fabric | 0       |
|   indvars_iv_next78_fu_377_p2                      | -   |        | indvars_iv_next78        | add  | fabric | 0       |
|   indvars_iv_next76_fu_416_p2                      | -   |        | indvars_iv_next76        | add  | fabric | 0       |
|   indvars_iv_next74_fu_455_p2                      | -   |        | indvars_iv_next74        | add  | fabric | 0       |
|  + syr2k_Pipeline_VITIS_LOOP_48_2                  | 3   |        |                          |      |        |         |
|    indvars_iv_next_fu_158_p2                       | -   |        | indvars_iv_next          | add  | fabric | 0       |
|    empty_91_fu_178_p2                              | -   |        | empty_91                 | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U1                          | 3   |        | empty_92                 | mul  | auto   | 0       |
|  + syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4  | 12  |        |                          |      |        |         |
|    empty_67_fu_282_p2                              | -   |        | empty_67                 | add  | fabric | 0       |
|    empty_68_fu_288_p2                              | -   |        | empty_68                 | add  | fabric | 0       |
|    indvar_flatten_next_fu_330_p2                   | -   |        | indvar_flatten_next      | add  | fabric | 0       |
|    indvars_iv_next16_dup315_fu_344_p2              | -   |        | indvars_iv_next16_dup315 | add  | fabric | 0       |
|    p_mid1228_fu_376_p2                             | -   |        | p_mid1228                | add  | fabric | 0       |
|    p_mid1230_fu_382_p2                             | -   |        | p_mid1230                | add  | fabric | 0       |
|    empty_73_fu_466_p2                              | -   |        | empty_73                 | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U8                          | 3   |        | empty_74                 | mul  | auto   | 0       |
|    mul_32ns_32s_48_1_1_U9                          | 3   |        | empty_75                 | mul  | auto   | 0       |
|    empty_76_fu_492_p2                              | -   |        | empty_76                 | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U10                         | 3   |        | empty_77                 | mul  | auto   | 0       |
|    mul_32ns_32s_48_1_1_U11                         | 3   |        | empty_78                 | mul  | auto   | 0       |
|    empty_79_fu_532_p2                              | -   |        | empty_79                 | add  | fabric | 0       |
|    indvars_iv_next9_fu_558_p2                      | -   |        | indvars_iv_next9         | add  | fabric | 0       |
|  + syr2k_Pipeline_VITIS_LOOP_48_21                 | 3   |        |                          |      |        |         |
|    indvars_iv_next20_fu_164_p2                     | -   |        | indvars_iv_next20        | add  | fabric | 0       |
|    empty_89_fu_194_p2                              | -   |        | empty_89                 | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U21                         | 3   |        | empty_90                 | mul  | auto   | 0       |
|  + syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42 | 12  |        |                          |      |        |         |
|    empty_53_fu_282_p2                              | -   |        | empty_53                 | add  | fabric | 0       |
|    empty_54_fu_288_p2                              | -   |        | empty_54                 | add  | fabric | 0       |
|    indvar_flatten_next258_fu_330_p2                | -   |        | indvar_flatten_next258   | add  | fabric | 0       |
|    indvars_iv_next34_dup317_fu_344_p2              | -   |        | indvars_iv_next34_dup317 | add  | fabric | 0       |
|    p_mid1249_fu_376_p2                             | -   |        | p_mid1249                | add  | fabric | 0       |
|    p_mid1251_fu_382_p2                             | -   |        | p_mid1251                | add  | fabric | 0       |
|    empty_59_fu_466_p2                              | -   |        | empty_59                 | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U27                         | 3   |        | empty_60                 | mul  | auto   | 0       |
|    mul_32ns_32s_48_1_1_U28                         | 3   |        | empty_61                 | mul  | auto   | 0       |
|    empty_62_fu_492_p2                              | -   |        | empty_62                 | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U29                         | 3   |        | empty_63                 | mul  | auto   | 0       |
|    mul_32ns_32s_48_1_1_U30                         | 3   |        | empty_64                 | mul  | auto   | 0       |
|    empty_65_fu_532_p2                              | -   |        | empty_65                 | add  | fabric | 0       |
|    indvars_iv_next27_fu_558_p2                     | -   |        | indvars_iv_next27        | add  | fabric | 0       |
|  + syr2k_Pipeline_VITIS_LOOP_48_23                 | 3   |        |                          |      |        |         |
|    indvars_iv_next38_fu_164_p2                     | -   |        | indvars_iv_next38        | add  | fabric | 0       |
|    empty_86_fu_194_p2                              | -   |        | empty_86                 | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U39                         | 3   |        | empty_87                 | mul  | auto   | 0       |
|  + syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44 | 12  |        |                          |      |        |         |
|    empty_39_fu_282_p2                              | -   |        | empty_39                 | add  | fabric | 0       |
|    empty_40_fu_288_p2                              | -   |        | empty_40                 | add  | fabric | 0       |
|    indvar_flatten_next282_fu_330_p2                | -   |        | indvar_flatten_next282   | add  | fabric | 0       |
|    indvars_iv_next52_dup319_fu_344_p2              | -   |        | indvars_iv_next52_dup319 | add  | fabric | 0       |
|    p_mid1273_fu_376_p2                             | -   |        | p_mid1273                | add  | fabric | 0       |
|    p_mid1275_fu_382_p2                             | -   |        | p_mid1275                | add  | fabric | 0       |
|    empty_45_fu_466_p2                              | -   |        | empty_45                 | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U45                         | 3   |        | empty_46                 | mul  | auto   | 0       |
|    mul_32ns_32s_48_1_1_U46                         | 3   |        | empty_47                 | mul  | auto   | 0       |
|    empty_48_fu_492_p2                              | -   |        | empty_48                 | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U47                         | 3   |        | empty_49                 | mul  | auto   | 0       |
|    mul_32ns_32s_48_1_1_U48                         | 3   |        | empty_50                 | mul  | auto   | 0       |
|    empty_51_fu_532_p2                              | -   |        | empty_51                 | add  | fabric | 0       |
|    indvars_iv_next45_fu_558_p2                     | -   |        | indvars_iv_next45        | add  | fabric | 0       |
|  + syr2k_Pipeline_VITIS_LOOP_48_25                 | 3   |        |                          |      |        |         |
|    indvars_iv_next56_fu_160_p2                     | -   |        | indvars_iv_next56        | add  | fabric | 0       |
|    empty_83_fu_194_p2                              | -   |        | empty_83                 | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U57                         | 3   |        | empty_84                 | mul  | auto   | 0       |
|  + syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 | 12  |        |                          |      |        |         |
|    empty_24_fu_275_p2                              | -   |        | empty_24                 | add  | fabric | 0       |
|    empty_25_fu_281_p2                              | -   |        | empty_25                 | add  | fabric | 0       |
|    indvar_flatten_next306_fu_313_p2                | -   |        | indvar_flatten_next306   | add  | fabric | 0       |
|    indvars_iv_next70_dup321_fu_336_p2              | -   |        | indvars_iv_next70_dup321 | add  | fabric | 0       |
|    p_mid1297_fu_368_p2                             | -   |        | p_mid1297                | add  | fabric | 0       |
|    p_mid1299_fu_374_p2                             | -   |        | p_mid1299                | add  | fabric | 0       |
|    empty_31_fu_462_p2                              | -   |        | empty_31                 | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U63                         | 3   |        | empty_32                 | mul  | auto   | 0       |
|    mul_32ns_32s_48_1_1_U64                         | 3   |        | empty_33                 | mul  | auto   | 0       |
|    empty_34_fu_488_p2                              | -   |        | empty_34                 | add  | fabric | 0       |
|    mul_32s_32ns_45_1_1_U65                         | 3   |        | empty_35                 | mul  | auto   | 0       |
|    mul_32ns_32s_48_1_1_U66                         | 3   |        | empty_36                 | mul  | auto   | 0       |
|    empty_37_fu_528_p2                              | -   |        | empty_37                 | add  | fabric | 0       |
|    indvars_iv_next63_fu_554_p2                     | -   |        | indvars_iv_next63        | add  | fabric | 0       |
+----------------------------------------------------+-----+--------+--------------------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------+---------------------------+
| Type      | Options                      | Location                  |
+-----------+------------------------------+---------------------------+
| interface | m_axi port = A depth = 16*16 | syr2k_taffo.c:23 in syr2k |
| interface | m_axi port = B depth = 16*16 | syr2k_taffo.c:24 in syr2k |
| interface | m_axi port = C depth = 16*16 | syr2k_taffo.c:25 in syr2k |
| unroll    | factor=4                     | syr2k_taffo.c:47 in syr2k |
| pipeline  | II=1                         | syr2k_taffo.c:49 in syr2k |
| pipeline  | II=1                         | syr2k_taffo.c:53 in syr2k |
| pipeline  | II=1                         | syr2k_taffo.c:56 in syr2k |
+-----------+------------------------------+---------------------------+


