,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_64_64_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/X_ADDRESS_IN<2:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/Y_ADDRESS_IN<5:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<48>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<56>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_64_64_8:1,WRITE_1_7,< -2.31,-2.843,"< (-0.7 * VAR(""VDDW""))",,pass,-3.064,-2.546,< -2.31,-2.923,< -2.31,-2.756,< -2.31,-2.546,< -2.31,-3.064
THESIS:TB_TOP_64_64_8:1,WRITE_1_6,> 2.31,2.578,"> (0.7 * VAR(""VDDW""))",,pass,2.519,2.621,> 2.31,2.6,> 2.31,2.544,> 2.31,2.519,> 2.31,2.621
THESIS:TB_TOP_64_64_8:1,WRITE_1_5,< -2.31,-2.826,"< (-0.7 * VAR(""VDDW""))",,pass,-3.054,-2.534,< -2.31,-2.904,< -2.31,-2.739,< -2.31,-2.534,< -2.31,-3.054
THESIS:TB_TOP_64_64_8:1,WRITE_1_4,> 2.31,2.578,"> (0.7 * VAR(""VDDW""))",,pass,2.518,2.619,> 2.31,2.6,> 2.31,2.544,> 2.31,2.518,> 2.31,2.619
THESIS:TB_TOP_64_64_8:1,WRITE_1_3,< -2.31,-2.828,"< (-0.7 * VAR(""VDDW""))",,pass,-3.056,-2.535,< -2.31,-2.907,< -2.31,-2.741,< -2.31,-2.535,< -2.31,-3.056
THESIS:TB_TOP_64_64_8:1,WRITE_1_2,> 2.31,2.579,"> (0.7 * VAR(""VDDW""))",,pass,2.519,2.62,> 2.31,2.601,> 2.31,2.544,> 2.31,2.519,> 2.31,2.62
THESIS:TB_TOP_64_64_8:1,WRITE_1_1,< -2.31,-2.832,"< (-0.7 * VAR(""VDDW""))",,pass,-3.06,-2.535,< -2.31,-2.911,< -2.31,-2.743,< -2.31,-2.535,< -2.31,-3.06
THESIS:TB_TOP_64_64_8:1,WRITE_1_0,> 2.31,2.594,"> (0.7 * VAR(""VDDW""))",,pass,2.534,2.628,> 2.31,2.616,> 2.31,2.565,> 2.31,2.534,> 2.31,2.628
THESIS:TB_TOP_64_64_8:1,WRITE_2_7,> 2.31,2.594,"> (0.7 * VAR(""VDDW""))",,pass,2.53,2.622,> 2.31,2.613,> 2.31,2.562,> 2.31,2.53,> 2.31,2.622
THESIS:TB_TOP_64_64_8:1,WRITE_2_6,< -2.31,-2.84,"< (-0.7 * VAR(""VDDW""))",,pass,-3.063,-2.547,< -2.31,-2.916,< -2.31,-2.751,< -2.31,-2.547,< -2.31,-3.063
THESIS:TB_TOP_64_64_8:1,WRITE_2_5,> 2.31,2.58,"> (0.7 * VAR(""VDDW""))",,pass,2.51,2.616,> 2.31,2.603,> 2.31,2.538,> 2.31,2.51,> 2.31,2.616
THESIS:TB_TOP_64_64_8:1,WRITE_2_4,< -2.31,-2.84,"< (-0.7 * VAR(""VDDW""))",,pass,-3.064,-2.548,< -2.31,-2.917,< -2.31,-2.751,< -2.31,-2.548,< -2.31,-3.064
THESIS:TB_TOP_64_64_8:1,WRITE_2_3,> 2.31,2.581,"> (0.7 * VAR(""VDDW""))",,pass,2.51,2.617,> 2.31,2.603,> 2.31,2.54,> 2.31,2.51,> 2.31,2.617
THESIS:TB_TOP_64_64_8:1,WRITE_2_2,< -2.31,-2.842,"< (-0.7 * VAR(""VDDW""))",,pass,-3.066,-2.55,< -2.31,-2.92,< -2.31,-2.753,< -2.31,-2.55,< -2.31,-3.066
THESIS:TB_TOP_64_64_8:1,WRITE_2_1,> 2.31,2.583,"> (0.7 * VAR(""VDDW""))",,pass,2.508,2.617,> 2.31,2.605,> 2.31,2.54,> 2.31,2.508,> 2.31,2.617
THESIS:TB_TOP_64_64_8:1,WRITE_2_0,< -2.31,-2.862,"< (-0.7 * VAR(""VDDW""))",,pass,-3.079,-2.574,< -2.31,-2.944,< -2.31,-2.774,< -2.31,-2.574,< -2.31,-3.079
THESIS:TB_TOP_64_64_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1_1,,-8.992e-6,< 0.3,,fail,-8.992e-6,1.799,,1.799,,-1.14e-6,,-6.757e-6,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1_3,,28.7e-6,< 0.3,,pass,-4.12e-6,28.7e-6,,-4.12e-6,,-678e-9,,645e-9,,845.7e-9
THESIS:TB_TOP_64_64_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1_5,,-9.643e-6,< 0.3,,pass,-9.643e-6,36.78e-6,,4.148e-6,,-972.1e-9,,11.27e-6,,36.78e-6
THESIS:TB_TOP_64_64_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1_7,,-15.98e-6,< 0.3,,pass,-15.98e-6,5.641e-6,,4.132e-6,,4.144e-6,,-14.16e-6,,5.641e-6
THESIS:TB_TOP_64_64_8:1,READ_2_0,,46.26e-6,< 0.3,,pass,-29.7e-6,46.26e-6,,13.41e-6,,-4.064e-6,,-12.51e-6,,-29.7e-6
THESIS:TB_TOP_64_64_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_2,,65.93e-6,< 0.3,,fail,4.805e-6,1.799,,10.99e-6,,61.16e-6,,4.805e-6,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_4,,-5.11e-6,< 0.3,,fail,-13.77e-6,1.799,,8.747e-6,,-13.77e-6,,6.125e-6,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_6,,-2.38e-6,< 0.3,,fail,-2.38e-6,1.799,,1.799,,5.233e-6,,4.185e-6,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1,,5,,,,5,7,,7,,5,,5,,7

