// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out hold the value
 * stored at the memory location specified by address. If load=1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out after the next time step.)
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
DMux8Way(in=load,sel=address[9..11],a=a,b=b,c=c,d=d,e=e,f=f,g=g,h=h);

RAM512(in=in,load=a,address=address[0..8],out=p1);
RAM512(in=in,load=b,address=address[0..8],out=p2);
RAM512(in=in,load=c,address=address[0..8],out=p3);
RAM512(in=in,load=d,address=address[0..8],out=p4);
RAM512(in=in,load=e,address=address[0..8],out=p5);
RAM512(in=in,load=f,address=address[0..8],out=p6);
RAM512(in=in,load=g,address=address[0..8],out=p7);
RAM512(in=in,load=h,address=address[0..8],out=p8);

Mux8Way16(a=p1,b=p2,c=p3,d=p4,e=p5,f=p6,g=p7,h=p8,sel=address[9..11],out=out);
}
