Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.88 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.89 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\FileProject\ISE Project\SPI\ipcore_dir\DCM_IP.vhd" into library work
Parsing entity <DCM_IP>.
Parsing architecture <xilinx> of entity <dcm_ip>.
Parsing VHDL file "E:\FileProject\ISE Project\SPI\Multiplexer16To4.vhd" into library work
Parsing entity <Multiplexer16To4>.
Parsing architecture <Behavioral> of entity <multiplexer16to4>.
Parsing VHDL file "E:\FileProject\ISE Project\SPI\Decoder2To4.vhd" into library work
Parsing entity <Decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "E:\FileProject\ISE Project\SPI\Counter.vhd" into library work
Parsing entity <Counter>.
Parsing architecture <Behavioral> of entity <counter>.
Parsing VHDL file "E:\FileProject\ISE Project\SPI\BcdTo7Segment.vhd" into library work
Parsing entity <BcdTo7Segment>.
Parsing architecture <Behavioral> of entity <bcdto7segment>.
Parsing VHDL file "E:\FileProject\ISE Project\SPI\SPI_Master.vhd" into library work
Parsing entity <SPI_Master>.
Parsing architecture <Behavioral> of entity <spi_master>.
Parsing VHDL file "E:\FileProject\ISE Project\SPI\NumberTo7Segment.vhd" into library work
Parsing entity <NumberTo7Segment>.
Parsing architecture <Behavioral> of entity <numberto7segment>.
Parsing VHDL file "E:\FileProject\ISE Project\SPI\Main.vhd" into library work
Parsing entity <Main>.
Parsing architecture <Behavioral> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Main> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "E:\FileProject\ISE Project\SPI\Main.vhd" Line 48: Using initial value "10011010" for r_data since it is never assigned

Elaborating entity <DCM_IP> (architecture <xilinx>) from library <work>.

Elaborating entity <SPI_Master> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "E:\FileProject\ISE Project\SPI\SPI_Master.vhd" Line 40: r_conter_bit_reseive should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\FileProject\ISE Project\SPI\SPI_Master.vhd" Line 41: i_miso should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\FileProject\ISE Project\SPI\SPI_Master.vhd" Line 42: r_conter_bit_reseive should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\FileProject\ISE Project\SPI\SPI_Master.vhd" Line 62: r_valid_transmit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\FileProject\ISE Project\SPI\SPI_Master.vhd" Line 63: r_conter_bit_transmit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\FileProject\ISE Project\SPI\SPI_Master.vhd" Line 64: r_parallel_transmit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\FileProject\ISE Project\SPI\SPI_Master.vhd" Line 65: r_conter_bit_transmit should be on the sensitivity list of the process

Elaborating entity <NumberTo7Segment> (architecture <Behavioral>) from library <work>.

Elaborating entity <BcdTo7Segment> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "E:\FileProject\ISE Project\SPI\BcdTo7Segment.vhd" Line 32. Case statement is complete. others clause is never selected

Elaborating entity <Multiplexer16To4> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "E:\FileProject\ISE Project\SPI\Decoder2To4.vhd" Line 19. Case statement is complete. others clause is never selected

Elaborating entity <Counter> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "E:\FileProject\ISE Project\SPI\Main.vhd" Line 47: Net <r_number[15]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main>.
    Related source file is "E:\FileProject\ISE Project\SPI\Main.vhd".
INFO:Xst:3210 - "E:\FileProject\ISE Project\SPI\Main.vhd" line 62: Output port <o_valid_transmit> of the instance <My_SPI_Master> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FileProject\ISE Project\SPI\Main.vhd" line 62: Output port <o_valid_reseive> of the instance <My_SPI_Master> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'r_number<15:8>', unconnected in block 'Main', is tied to its initial value (00000000).
    Register <r_start_transmit> equivalent to <r_start_reseive> has been removed
    Found 1-bit register for signal <r_start_reseive>.
    Found 23-bit register for signal <r_conter>.
    Found 23-bit adder for signal <r_conter[22]_GND_4_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <Main> synthesized.

Synthesizing Unit <DCM_IP>.
    Related source file is "E:\FileProject\ISE Project\SPI\ipcore_dir\DCM_IP.vhd".
    Summary:
	no macro.
Unit <DCM_IP> synthesized.

Synthesizing Unit <SPI_Master>.
    Related source file is "E:\FileProject\ISE Project\SPI\SPI_Master.vhd".
        g_number_bit = 7
    Found 8-bit register for signal <o_parallel_reseive>.
    Found 3-bit adder for signal <r_conter_bit_reseive[2]_GND_14_o_add_1_OUT> created at line 40.
    Found 3-bit adder for signal <r_conter_bit_transmit[2]_GND_14_o_add_8_OUT> created at line 63.
WARNING:Xst:737 - Found 1-bit latch for signal <r_conter_bit_reseive<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_conter_bit_reseive<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_conter_bit_reseive<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_parallel_reseive<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_parallel_reseive<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_parallel_reseive<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_parallel_reseive<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_parallel_reseive<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_parallel_reseive<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_parallel_reseive<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_parallel_reseive<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_conter_bit_transmit<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_conter_bit_transmit<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_conter_bit_transmit<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mosi>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_valid_transmit>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_valid_reseive>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred  17 Latch(s).
	inferred   2 Multiplexer(s).
Unit <SPI_Master> synthesized.

Synthesizing Unit <NumberTo7Segment>.
    Related source file is "E:\FileProject\ISE Project\SPI\NumberTo7Segment.vhd".
    Summary:
	no macro.
Unit <NumberTo7Segment> synthesized.

Synthesizing Unit <BcdTo7Segment>.
    Related source file is "E:\FileProject\ISE Project\SPI\BcdTo7Segment.vhd".
    Found 16x7-bit Read Only RAM for signal <o_7segment>
    Summary:
	inferred   1 RAM(s).
Unit <BcdTo7Segment> synthesized.

Synthesizing Unit <Multiplexer16To4>.
    Related source file is "E:\FileProject\ISE Project\SPI\Multiplexer16To4.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <o_deta_bcd> created at line 4.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Multiplexer16To4> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "E:\FileProject\ISE Project\SPI\Decoder2To4.vhd".
    Found 4x4-bit Read Only RAM for signal <o_output_4bit>
    Summary:
	inferred   1 RAM(s).
Unit <Decoder> synthesized.

Synthesizing Unit <Counter>.
    Related source file is "E:\FileProject\ISE Project\SPI\Counter.vhd".
    Found 2-bit register for signal <r_select_2bit>.
    Found 16-bit register for signal <r_counter>.
    Found 16-bit adder for signal <r_counter[15]_GND_45_o_add_1_OUT> created at line 1241.
    Found 2-bit adder for signal <r_select_2bit[1]_GND_45_o_add_3_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <Counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 23-bit adder                                          : 1
 3-bit adder                                           : 2
# Registers                                            : 5
 1-bit register                                        : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
 23-bit register                                       : 1
 8-bit register                                        : 1
# Latches                                              : 17
 1-bit latch                                           : 17
# Multiplexers                                         : 3
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BcdTo7Segment>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_o_7segment> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <i_bcd>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <o_7segment>    |          |
    -----------------------------------------------------------------------
Unit <BcdTo7Segment> synthesized (advanced).

Synthesizing (advanced) Unit <Counter>.
The following registers are absorbed into counter <r_counter>: 1 register on signal <r_counter>.
The following registers are absorbed into counter <r_select_2bit>: 1 register on signal <r_select_2bit>.
Unit <Counter> synthesized (advanced).

Synthesizing (advanced) Unit <Decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_o_output_4bit> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <i_input_2bit>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <o_output_4bit> |          |
    -----------------------------------------------------------------------
Unit <Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <Main>.
The following registers are absorbed into counter <r_conter>: 1 register on signal <r_conter>.
Unit <Main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 2
# Counters                                             : 3
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 23-bit up counter                                     : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Multiplexers                                         : 3
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    r_valid_transmit in unit <SPI_Master>
    r_valid_reseive in unit <SPI_Master>


Optimizing unit <Main> ...

Optimizing unit <SPI_Master> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 50
 Flip-Flops                                            : 50

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 199
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 37
#      LUT2                        : 47
#      LUT3                        : 11
#      LUT4                        : 12
#      LUT5                        : 1
#      LUT6                        : 8
#      MUXCY                       : 37
#      VCC                         : 1
#      XORCY                       : 39
# FlipFlops/Latches                : 67
#      FD                          : 40
#      FD_1                        : 8
#      FDE                         : 2
#      LD                          : 2
#      LDE                         : 11
#      LDE_1                       : 4
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 15
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 13
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              67  out of  11440     0%  
 Number of Slice LUTs:                  121  out of   5720     2%  
    Number used as Logic:               121  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    134
   Number with an unused Flip Flop:      67  out of    134    50%  
   Number with an unused LUT:            13  out of    134     9%  
   Number of fully used LUT-FF pairs:    54  out of    134    40%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    102    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------+--------------------------------------------+-------+
Clock Signal                                                                               | Clock buffer(FF name)                      | Load  |
-------------------------------------------------------------------------------------------+--------------------------------------------+-------+
i_clk                                                                                      | DCM_SP:CLKFX                               | 49    |
My_SPI_Master/r_valid_reseive                                                              | NONE(My_SPI_Master/o_parallel_reseive_7)   | 8     |
My_SPI_Master/i_clk_r_valid_reseive_AND_1_o(My_SPI_Master/i_clk_r_valid_reseive_AND_1_o1:O)| NONE(*)(My_SPI_Master/r_parallel_reseive_0)| 8     |
My_SPI_Master/r_valid_transmit_G(My_SPI_Master/r_valid_transmit_G:O)                       | NONE(*)(My_SPI_Master/r_valid_transmit)    | 1     |
My_SPI_Master/r_valid_reseive_G(My_SPI_Master/r_valid_reseive_G:O)                         | NONE(*)(My_SPI_Master/r_valid_reseive)     | 1     |
-------------------------------------------------------------------------------------------+--------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 0.930ns (Maximum Frequency: 1075.486MHz)
   Minimum input arrival time before clock: 2.307ns
   Maximum output required time after clock: 7.064ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 0.930ns (frequency: 1075.486MHz)
  Total number of paths / destination ports: 1270 / 51
-------------------------------------------------------------------------
Delay:               4.959ns (Levels of Logic = 3)
  Source:            r_conter_13 (FF)
  Destination:       r_conter_0 (FF)
  Source Clock:      i_clk rising 0.2X
  Destination Clock: i_clk rising 0.2X

  Data Path: r_conter_13 to r_conter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.156  r_conter_13 (r_conter_13)
     LUT5:I0->O            1   0.254   0.958  r_conter[22]_PWR_4_o_equal_2_o<22>2 (r_conter[22]_PWR_4_o_equal_2_o<22>1)
     LUT6:I2->O           24   0.254   1.488  r_conter[22]_PWR_4_o_equal_2_o<22>5 (r_conter[22]_PWR_4_o_equal_2_o)
     LUT2:I0->O            1   0.250   0.000  r_conter_0_rstpot (r_conter_0_rstpot)
     FD:D                      0.074          r_conter_0
    ----------------------------------------
    Total                      4.959ns (1.357ns logic, 3.602ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'My_SPI_Master/i_clk_r_valid_reseive_AND_1_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.307ns (Levels of Logic = 1)
  Source:            i_miso (PAD)
  Destination:       My_SPI_Master/r_parallel_reseive_0 (LATCH)
  Destination Clock: My_SPI_Master/i_clk_r_valid_reseive_AND_1_o falling

  Data Path: i_miso to My_SPI_Master/r_parallel_reseive_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   0.943  i_miso_IBUF (i_miso_IBUF)
     LDE:D                     0.036          My_SPI_Master/r_parallel_reseive_6
    ----------------------------------------
    Total                      2.307ns (1.364ns logic, 0.943ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 65 / 12
-------------------------------------------------------------------------
Offset:              7.064ns (Levels of Logic = 3)
  Source:            My_NumberTo7Segment/aCounter/r_select_2bit_1 (FF)
  Destination:       o_7segment<6> (PAD)
  Source Clock:      i_clk rising 0.2X

  Data Path: My_NumberTo7Segment/aCounter/r_select_2bit_1 to o_7segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.525   1.252  My_NumberTo7Segment/aCounter/r_select_2bit_1 (My_NumberTo7Segment/aCounter/r_select_2bit_1)
     LUT4:I0->O            7   0.254   1.186  My_NumberTo7Segment/aMultiplexer16To4/Mmux_o_deta_bcd41 (My_NumberTo7Segment/r_deta_bcd<3>)
     LUT4:I0->O            1   0.254   0.681  My_NumberTo7Segment/aBcdTo7Segment/Mram_o_7segment21 (o_7segment_2_OBUF)
     OBUF:I->O                 2.912          o_7segment_2_OBUF (o_7segment<2>)
    ----------------------------------------
    Total                      7.064ns (3.945ns logic, 3.119ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'My_SPI_Master/r_valid_reseive'
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Offset:              6.598ns (Levels of Logic = 3)
  Source:            My_SPI_Master/o_parallel_reseive_3 (FF)
  Destination:       o_7segment<6> (PAD)
  Source Clock:      My_SPI_Master/r_valid_reseive falling

  Data Path: My_SPI_Master/o_parallel_reseive_3 to o_7segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.525   0.790  My_SPI_Master/o_parallel_reseive_3 (My_SPI_Master/o_parallel_reseive_3)
     LUT4:I2->O            7   0.250   1.186  My_NumberTo7Segment/aMultiplexer16To4/Mmux_o_deta_bcd41 (My_NumberTo7Segment/r_deta_bcd<3>)
     LUT4:I0->O            1   0.254   0.681  My_NumberTo7Segment/aBcdTo7Segment/Mram_o_7segment21 (o_7segment_2_OBUF)
     OBUF:I->O                 2.912          o_7segment_2_OBUF (o_7segment<2>)
    ----------------------------------------
    Total                      6.598ns (3.941ns logic, 2.657ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock My_SPI_Master/i_clk_r_valid_reseive_AND_1_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |         |         |    3.096|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock My_SPI_Master/r_valid_reseive
-------------------------------------------+---------+---------+---------+---------+
                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------+---------+---------+---------+---------+
My_SPI_Master/i_clk_r_valid_reseive_AND_1_o|         |         |    1.336|         |
-------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock My_SPI_Master/r_valid_reseive_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |         |         |    1.364|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock My_SPI_Master/r_valid_transmit_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |         |         |    1.364|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_clk
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
My_SPI_Master/r_valid_reseive_G |         |         |    1.980|         |
My_SPI_Master/r_valid_transmit_G|         |    1.723|         |         |
i_clk                           |    4.959|         |    2.621|         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 35.67 secs
 
--> 

Total memory usage is 4549200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    5 (   0 filtered)

