// Seed: 1311796530
`timescale 1ps / 1ps
`define pp_1 0
module module_0 (
    input logic id_0
);
  reg id_1 = 1;
  reg id_2, id_3;
  logic id_4;
  assign id_1.id_3 = id_2;
  always id_1 <= 1;
endmodule
`timescale 1ps / 1ps
