xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../wizard_clock_10MHz.srcs/sources_1/ip/clk_wiz_0_1"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../wizard_clock_10MHz.srcs/sources_1/ip/clk_wiz_0_1"
clk_wiz_0_sim_netlist.v,verilog,xil_defaultlib,../../../../wizard_clock_10MHz.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.v,incdir="../../../../wizard_clock_10MHz.srcs/sources_1/ip/clk_wiz_0_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
