0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/acham/Documents/GitHub/RISCV32-SingleCycle-NonPipelined-Processor/RISCV32I-SingleCycleProcessor.sim/sim_1/synth/func/xsim/RISCV32I_tb_func_synth.v,1697474277,verilog,,,,RISCV32I;glbl,,uvm,,,,,,
C:/Users/acham/Documents/GitHub/RISCV32-SingleCycle-NonPipelined-Processor/RISCV32I-SingleCycleProcessor.srcs/sim_1/new/RISCV32I_tb.sv,1697458153,systemVerilog,,,,RISCV32I_tb,,uvm,,,,,,
