5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd dly_assign1.vcd -o dly_assign1.cdd -v dly_assign1.v
3 0 $root $root NA 0 0 1
3 0 main main dly_assign1.v 1 27 1
2 1 6 20002 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 2 6 10002 2 2c 12100a 1 0 32 2 aa aa aa aa aa aa aa aa
2 3 7 c000f 1 0 20004 0 0 1 4 0
2 4 7 80008 0 1 400 0 0 a
2 5 7 8000f 1 37 6 3 4
2 6 8 c000c 0 1 10 0 0 c
2 7 8 80008 1 1 18 0 0 b
2 8 8 8000c 1 9 20038 6 7 1 2 102
2 9 8 60006 0 0 20010 0 0 32 64 11 0 0 0 0 0 0 0
2 10 8 50006 0 2c 120028 9 0 1 2 2
2 11 8 5000c 1 56 20030 8 10 1 2 2
2 12 8 10001 0 1 400 0 0 a
2 13 8 1000c 2 55 2 11 12
2 14 9 50008 1 0 20008 0 0 1 4 1
2 15 9 10001 0 1 400 0 0 c
2 16 9 10008 1 37 a 14 15
2 17 13 50008 1 0 20008 0 0 1 4 1
2 18 13 10001 0 1 400 0 0 b
2 19 13 10008 1 37 100a 17 18
2 20 14 20002 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 21 14 10002 2 2c 12000a 20 0 32 2 aa aa aa aa aa aa aa aa
2 22 15 50008 1 0 20004 0 0 1 4 0
2 23 15 10001 0 1 400 0 0 b
2 24 15 10008 1 37 6 22 23
1 a 3 830004 1 0 0 0 1 1 102
1 b 3 830007 1 0 0 0 1 1 1002
1 c 3 83000a 1 0 0 0 1 1 2
4 16 0 0
4 13 16 0
4 5 13 13
4 2 5 0
4 24 0 0
4 21 24 0
4 19 21 21
