// Seed: 3636656655
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    output reg id_3
);
  assign id_0 = 1;
  always @(1) begin
    if (id_1) id_3 <= id_1;
  end
endmodule
