// Seed: 1750742079
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wand id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_10 = id_6 <-> id_15;
endmodule
module module_1 #(
    parameter id_14 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11#(.id_12(id_13[_id_14])),
    id_15,
    id_16,
    id_17
);
  inout wire _id_14;
  input logic [7:0] id_13;
  input wire id_12;
  inout wire id_11;
  module_0 modCall_1 (
      id_5,
      id_17,
      id_4,
      id_4,
      id_4,
      id_4,
      id_7,
      id_4,
      id_10,
      id_15,
      id_16,
      id_7,
      id_7,
      id_15,
      id_8,
      id_17,
      id_4,
      id_15,
      id_4,
      id_5,
      id_11
  );
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wor id_18 = 1;
endmodule
