OpenROAD v2.0-21872-gd51df1dea5 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 24 thread(s).
source /home/h3sun/720-noc-project/OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
suppress_message STA 1212
detailed_route -output_drc ./reports/asap7/jjz-deflection-pi-switch/base/5_route_drc.rpt -output_maze ./results/asap7/jjz-deflection-pi-switch/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   pi_switch
Die area:                 ( 0 0 ) ( 19098 19098 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     1160
Number of terminals:      300
Number of snets:          2
Number of nets:           1186

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 93.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 18922.
[INFO DRT-0033] V1 shape region query size = 24657.
[INFO DRT-0033] M2 shape region query size = 715.
[INFO DRT-0033] V2 shape region query size = 504.
[INFO DRT-0033] M3 shape region query size = 504.
[INFO DRT-0033] V3 shape region query size = 336.
[INFO DRT-0033] M4 shape region query size = 480.
[INFO DRT-0033] V4 shape region query size = 336.
[INFO DRT-0033] M5 shape region query size = 348.
[INFO DRT-0033] V5 shape region query size = 36.
[INFO DRT-0033] M6 shape region query size = 24.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 464 pins.
[INFO DRT-0081]   Complete 93 unique inst patterns.
[INFO DRT-0084]   Complete 550 groups.
#scanned instances     = 1160
#unique  instances     = 93
#stdCellGenAp          = 1997
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1742
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 2963
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:00, memory = 267.04 (MB), peak = 267.04 (MB)

[INFO DRT-0157] Number of guides:     8337

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 35 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 35 STEP 540 ;
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 2689.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 2382.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 1397.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 358.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 167.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 1.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 0.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 269.11 (MB), peak = 269.11 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 4253 vertical wires in 1 frboxes and 2741 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 432 vertical wires in 1 frboxes and 730 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 293.37 (MB), peak = 293.37 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 293.37 (MB), peak = 293.37 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 660.10 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 602.95 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 453.25 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 729.79 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:00, memory = 578.73 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:00, memory = 435.63 (MB).
    Completing 70% with 75 violations.
    elapsed time = 00:00:01, memory = 701.01 (MB).
    Completing 80% with 75 violations.
    elapsed time = 00:00:01, memory = 568.32 (MB).
    Completing 90% with 105 violations.
    elapsed time = 00:00:02, memory = 710.14 (MB).
    Completing 100% with 136 violations.
    elapsed time = 00:00:03, memory = 545.91 (MB).
[INFO DRT-0199]   Number of violations = 170.
Viol/Layer          M1     M2     M3
EOL                  0     14      1
Metal Spacing        8      1      7
Recheck              0     25      9
Short                0     11      1
eolKeepOut           0     90      3
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:03, memory = 1033.70 (MB), peak = 1072.60 (MB)
Total wire length = 3410 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 1119 um.
Total wire length on LAYER M3 = 1443 um.
Total wire length on LAYER M4 = 588 um.
Total wire length on LAYER M5 = 250 um.
Total wire length on LAYER M6 = 8 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 8178.
Up-via summary (total 8178):

---------------
 Active       0
     M1    2967
     M2    4212
     M3     799
     M4     198
     M5       2
     M6       0
     M7       0
     M8       0
     M9       0
---------------
       8178


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 170 violations.
    elapsed time = 00:00:00, memory = 1350.81 (MB).
    Completing 20% with 170 violations.
    elapsed time = 00:00:00, memory = 1169.20 (MB).
    Completing 30% with 133 violations.
    elapsed time = 00:00:00, memory = 1503.08 (MB).
    Completing 40% with 133 violations.
    elapsed time = 00:00:00, memory = 1352.73 (MB).
    Completing 50% with 133 violations.
    elapsed time = 00:00:01, memory = 1114.62 (MB).
    Completing 60% with 105 violations.
    elapsed time = 00:00:01, memory = 1503.79 (MB).
    Completing 70% with 105 violations.
    elapsed time = 00:00:01, memory = 1268.74 (MB).
    Completing 80% with 81 violations.
    elapsed time = 00:00:02, memory = 1235.27 (MB).
    Completing 90% with 81 violations.
    elapsed time = 00:00:02, memory = 1095.20 (MB).
    Completing 100% with 25 violations.
    elapsed time = 00:00:02, memory = 852.38 (MB).
[INFO DRT-0199]   Number of violations = 25.
Viol/Layer          M1     M2     M3
EOL                  0      2      0
Metal Spacing        6      0      1
Short                0      1      0
eolKeepOut           0     15      0
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:02, memory = 1275.19 (MB), peak = 1537.39 (MB)
Total wire length = 3386 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 1097 um.
Total wire length on LAYER M3 = 1427 um.
Total wire length on LAYER M4 = 600 um.
Total wire length on LAYER M5 = 252 um.
Total wire length on LAYER M6 = 8 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 7927.
Up-via summary (total 7927):

---------------
 Active       0
     M1    2967
     M2    3945
     M3     778
     M4     235
     M5       2
     M6       0
     M7       0
     M8       0
     M9       0
---------------
       7927


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 25 violations.
    elapsed time = 00:00:00, memory = 1275.19 (MB).
    Completing 20% with 25 violations.
    elapsed time = 00:00:00, memory = 1288.07 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 1288.07 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 1288.07 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:00, memory = 1288.34 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:00, memory = 1288.34 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:01, memory = 1371.88 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:01, memory = 1204.18 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:01, memory = 1204.18 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:01, memory = 1204.20 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer          M2     M3
EOL                  2      0
Metal Spacing        0      1
Short                1      0
eolKeepOut          15      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1289.14 (MB), peak = 1537.39 (MB)
Total wire length = 3384 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 1101 um.
Total wire length on LAYER M3 = 1420 um.
Total wire length on LAYER M4 = 598 um.
Total wire length on LAYER M5 = 255 um.
Total wire length on LAYER M6 = 8 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 7939.
Up-via summary (total 7939):

---------------
 Active       0
     M1    2967
     M2    3949
     M3     800
     M4     221
     M5       2
     M6       0
     M7       0
     M8       0
     M9       0
---------------
       7939


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 1289.14 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 1289.14 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 1289.14 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 1289.14 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 1289.14 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:01, memory = 1296.42 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:01, memory = 1296.42 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:01, memory = 1296.42 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:01, memory = 1296.42 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:02, memory = 1211.29 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer          M2
EOL                  1
Short                1
eolKeepOut           3
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1299.23 (MB), peak = 1537.39 (MB)
Total wire length = 3385 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 1093 um.
Total wire length on LAYER M3 = 1418 um.
Total wire length on LAYER M4 = 607 um.
Total wire length on LAYER M5 = 257 um.
Total wire length on LAYER M6 = 8 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 7949.
Up-via summary (total 7949):

---------------
 Active       0
     M1    2967
     M2    3933
     M3     822
     M4     225
     M5       2
     M6       0
     M7       0
     M8       0
     M9       0
---------------
       7949


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 3325.75 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:01, memory = 3693.63 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:01, memory = 3384.45 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:02, memory = 2655.77 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:03, memory = 1994.44 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:04, memory = 3590.80 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:05, memory = 3521.00 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:05, memory = 3333.11 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:05, memory = 2624.93 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 1662.28 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:29, elapsed time = 00:00:06, memory = 2081.72 (MB), peak = 3822.02 (MB)
Total wire length = 3386 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 1088 um.
Total wire length on LAYER M3 = 1419 um.
Total wire length on LAYER M4 = 612 um.
Total wire length on LAYER M5 = 257 um.
Total wire length on LAYER M6 = 8 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 7951.
Up-via summary (total 7951):

---------------
 Active       0
     M1    2967
     M2    3931
     M3     827
     M4     224
     M5       2
     M6       0
     M7       0
     M8       0
     M9       0
---------------
       7951


[INFO DRT-0198] Complete detail routing.
Total wire length = 3386 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 1088 um.
Total wire length on LAYER M3 = 1419 um.
Total wire length on LAYER M4 = 612 um.
Total wire length on LAYER M5 = 257 um.
Total wire length on LAYER M6 = 8 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 7951.
Up-via summary (total 7951):

---------------
 Active       0
     M1    2967
     M2    3931
     M3     827
     M4     224
     M5       2
     M6       0
     M7       0
     M8       0
     M9       0
---------------
       7951


[INFO DRT-0267] cpu time = 00:01:58, elapsed time = 00:00:16, memory = 2081.91 (MB), peak = 3822.02 (MB)

[INFO DRT-0180] Post processing.
Took 18 seconds: detailed_route -output_drc ./reports/asap7/jjz-deflection-pi-switch/base/5_route_drc.rpt -output_maze ./results/asap7/jjz-deflection-pi-switch/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 0:18.71[h:]min:sec. CPU time: user 130.62 sys 6.70 (733%). Peak memory: 3913748KB.
