#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Wed May 20 10:28:58 2020
# Process ID: 8180
# Current directory: E:/Facultate/CN/memorii
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10844 E:\Facultate\CN\memorii\memorii.xpr
# Log file: E:/Facultate/CN/memorii/vivado.log
# Journal file: E:/Facultate/CN/memorii\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Facultate/CN/memorii/memorii.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 730.039 ; gain = 96.480
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_dpr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_dpr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorie2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_dpr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xelab -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memorie2
Compiling module xil_defaultlib.sim_dpr
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_dpr_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim/xsim.dir/sim_dpr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim/xsim.dir/sim_dpr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 20 10:30:14 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 20 10:30:14 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 761.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_dpr_behav -key {Behavioral:sim_1:Functional:sim_dpr} -tclbatch {sim_dpr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim_dpr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_dpr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 790.219 ; gain = 28.344
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 799.586 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_dpr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_dpr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorie2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_dpr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xelab -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memorie2
Compiling module xil_defaultlib.sim_dpr
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_dpr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_dpr_behav -key {Behavioral:sim_1:Functional:sim_dpr} -tclbatch {sim_dpr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim_dpr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_dpr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 799.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_dpr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_dpr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorie2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_dpr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xelab -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memorie2
Compiling module xil_defaultlib.sim_dpr
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_dpr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_dpr_behav -key {Behavioral:sim_1:Functional:sim_dpr} -tclbatch {sim_dpr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim_dpr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_dpr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 801.254 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_dpr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_dpr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorie2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_dpr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xelab -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memorie2
Compiling module xil_defaultlib.sim_dpr
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_dpr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_dpr_behav -key {Behavioral:sim_1:Functional:sim_dpr} -tclbatch {sim_dpr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim_dpr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 280 ns : File "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_dpr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 806.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_dpr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_dpr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorie2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_dpr
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xelab -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memorie2
Compiling module xil_defaultlib.sim_dpr
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_dpr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_dpr_behav -key {Behavioral:sim_1:Functional:sim_dpr} -tclbatch {sim_dpr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim_dpr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 280 ns : File "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_dpr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 828.664 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_dpr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_dpr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorie2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_dpr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xelab -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memorie2
Compiling module xil_defaultlib.sim_dpr
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_dpr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_dpr_behav -key {Behavioral:sim_1:Functional:sim_dpr} -tclbatch {sim_dpr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim_dpr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_dpr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 851.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_dpr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_dpr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorie2
WARNING: [VRFC 10-3248] data object 'ram_vec' is already declared [E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v:31]
WARNING: [VRFC 10-3703] second declaration of 'ram_vec' ignored [E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_dpr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xelab -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memorie2
Compiling module xil_defaultlib.sim_dpr
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_dpr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_dpr_behav -key {Behavioral:sim_1:Functional:sim_dpr} -tclbatch {sim_dpr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim_dpr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_dpr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 851.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_dpr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_dpr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorie2
WARNING: [VRFC 10-3248] data object 'ram_vec' is already declared [E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v:31]
WARNING: [VRFC 10-3703] second declaration of 'ram_vec' ignored [E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_dpr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xelab -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memorie2
Compiling module xil_defaultlib.sim_dpr
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_dpr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_dpr_behav -key {Behavioral:sim_1:Functional:sim_dpr} -tclbatch {sim_dpr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim_dpr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_dpr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 851.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_dpr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_dpr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorie2
WARNING: [VRFC 10-3248] data object 'ram_vec' is already declared [E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v:31]
WARNING: [VRFC 10-3703] second declaration of 'ram_vec' ignored [E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_dpr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xelab -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memorie2
Compiling module xil_defaultlib.sim_dpr
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_dpr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_dpr_behav -key {Behavioral:sim_1:Functional:sim_dpr} -tclbatch {sim_dpr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim_dpr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_dpr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 851.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_dpr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_dpr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorie2
WARNING: [VRFC 10-3248] data object 'ram_vec' is already declared [E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v:31]
WARNING: [VRFC 10-3703] second declaration of 'ram_vec' ignored [E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_dpr
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xelab -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memorie2
Compiling module xil_defaultlib.sim_dpr
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_dpr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_dpr_behav -key {Behavioral:sim_1:Functional:sim_dpr} -tclbatch {sim_dpr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim_dpr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_dpr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 851.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_dpr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_dpr_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memorie2
WARNING: [VRFC 10-3248] data object 'ram_vec' is already declared [E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v:31]
WARNING: [VRFC 10-3703] second declaration of 'ram_vec' ignored [E:/Facultate/CN/memorii/memorii.srcs/sources_1/new/memorie2.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_dpr
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
"xelab -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto abe3d5f9beeb4a9b955486a81d5c8946 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memorie2
Compiling module xil_defaultlib.sim_dpr
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_dpr_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Facultate/CN/memorii/memorii.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_dpr_behav -key {Behavioral:sim_1:Functional:sim_dpr} -tclbatch {sim_dpr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim_dpr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "E:/Facultate/CN/memorii/memorii.srcs/sim_1/new/sim_dpr.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_dpr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 853.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 20 11:20:39 2020...
