;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SLT 12, @10
	SPL <121, 103
	SPL <121, 103
	JMP 12, @10
	SUB 12, <10
	SUB @127, 106
	SUB #72, @201
	SPL <121, 106
	DJN -1, @-20
	SUB @127, 106
	SUB @121, 103
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	SUB #22, @0
	SUB #22, @0
	MOV -1, <-20
	MOV -1, <-20
	SUB @127, 106
	SPL 0, <-2
	SUB 12, @10
	SPL 0, <-2
	SUB 12, @10
	SUB 12, @10
	MOV -1, <-20
	SUB 122, 100
	MOV -1, <-20
	SUB 122, 100
	MOV -1, <-20
	ADD 130, 9
	MOV -7, <-20
	SUB #72, @201
	JMN @12, #200
	MOV -7, <-20
	JMN @12, #200
	JMN @12, #200
	MOV -1, <-20
	SUB @127, 106
	DJN -1, @-20
	SLT 721, 10
	SUB @127, 106
	SUB @121, 103
	SPL 0, <-2
	SPL 0, <-2
	SUB @127, 106
	ADD 270, 60
	MOV -7, <-20
