#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec  3 17:13:28 2019
# Process ID: 11768
# Current directory: D:/project/vvd/DigitalTask1_74x151
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4216 D:\project\vvd\DigitalTask1_74x151\DigitalTask1_74x151.xpr
# Log file: D:/project/vvd/DigitalTask1_74x151/vivado.log
# Journal file: D:/project/vvd/DigitalTask1_74x151\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 803.219 ; gain = 98.918
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsbjq4_x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
ERROR: [VRFC 10-851] illegal output port connection to en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Dec  3 17:16:50 2019] Launched synth_1...
Run output will be captured here: D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsbjq4_x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
ERROR: [VRFC 10-851] illegal output port connection to en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsbjq4_x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.dsbjq4_x151
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 869.379 ; gain = 8.160
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Dec  3 17:19:59 2019] Launched synth_1...
Run output will be captured here: D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsbjq4_x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.dsbjq4_x151
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 870.813 ; gain = 1.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsbjq4_x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.dsbjq4_x151
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 876.324 ; gain = 3.633
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsbjq4_x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.dsbjq4_x151
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 880.328 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 882.504 ; gain = 0.320
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsbjq4_x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.dsbjq4_x151
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 889.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsbjq4_x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.dsbjq4_x151
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 889.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsbjq4_x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/x151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x151
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sim_1/new/sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c8b2c6f9663c4b83b6bf92e0d640671a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_l [D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.srcs/sources_1/new/dsbjq_x151.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x151
Compiling module xil_defaultlib.dsbjq4_x151
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/vvd/DigitalTask1_74x151/DigitalTask1_74x151.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim1_behav -key {Behavioral:sim_1:Functional:sim1} -tclbatch {sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 890.098 ; gain = 0.203
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 17:51:43 2019...
