<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: housekeeping</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_housekeeping'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_housekeeping')">housekeeping</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 80.86</td>
<td class="s9 cl rt"><a href="mod79.html#Line" > 97.36</a></td>
<td class="s8 cl rt"><a href="mod79.html#Cond" > 81.74</a></td>
<td class="s7 cl rt"><a href="mod79.html#Toggle" > 73.39</a></td>
<td class="s6 cl rt"><a href="mod79.html#FSM" > 64.00</a></td>
<td class="s8 cl rt"><a href="mod79.html#Branch" > 87.82</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/rady/caravel/caravel_redesign_cocotb/caravel/verilog/rtl/housekeeping.v')">/home/rady/caravel/caravel_redesign_cocotb/caravel/verilog/rtl/housekeeping.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod79.html#inst_tag_4366"  onclick="showContent('inst_tag_4366')">caravel_top.uut.housekeeping</a></td>
<td class="s8 cl rt"> 80.86</td>
<td class="s9 cl rt"><a href="mod79.html#Line" > 97.36</a></td>
<td class="s8 cl rt"><a href="mod79.html#Cond" > 81.74</a></td>
<td class="s7 cl rt"><a href="mod79.html#Toggle" > 73.39</a></td>
<td class="s6 cl rt"><a href="mod79.html#FSM" > 64.00</a></td>
<td class="s8 cl rt"><a href="mod79.html#Branch" > 87.82</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_housekeeping'>
<hr>
<a name="inst_tag_4366"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_4366" >caravel_top.uut.housekeeping</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 80.86</td>
<td class="s9 cl rt"><a href="mod79.html#Line" > 97.36</a></td>
<td class="s8 cl rt"><a href="mod79.html#Cond" > 81.74</a></td>
<td class="s7 cl rt"><a href="mod79.html#Toggle" > 73.39</a></td>
<td class="s6 cl rt"><a href="mod79.html#FSM" > 64.00</a></td>
<td class="s8 cl rt"><a href="mod79.html#Branch" > 87.82</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 80.07</td>
<td class="s9 cl rt"> 96.52</td>
<td class="s8 cl rt"> 81.67</td>
<td class="s7 cl rt"> 74.83</td>
<td class="s6 cl rt"> 60.61</td>
<td class="s8 cl rt"> 86.72</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 63.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod15.html#inst_tag_1617" >uut</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod45.html#inst_tag_2165" id="tag_urg_inst_2165">hkspi</a></td>
<td class="s7 cl rt"> 77.54</td>
<td class="s9 cl rt"> 91.57</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s8 cl rt"> 87.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 78.79</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_housekeeping'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod79.html" >housekeeping</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>492</td><td>479</td><td>97.36</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>366</td><td>108</td><td>108</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ROUTINE</td><td>523</td><td>114</td><td>105</td><td>92.11</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>663</td><td>67</td><td>67</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>937</td><td>52</td><td>52</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>1048</td><td>151</td><td>147</td><td>97.35</td></tr>
</table>
<pre class="code"><br clear=all>
365                     	begin
366        1/1          	case (address)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
367                     	    /* Housekeeping SPI Protocol */
368        1/1          	    8'h00 : fdata = 8'h00;			// SPI status (fixed) 
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
369                     
370                     	    /* Status and Identification */
371        1/1          	    8'h01 : fdata = {4'h0, mfgr_id[11:8]};	// Manufacturer ID (fixed)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T23</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;
372        1/1          	    8'h02 : fdata = mfgr_id[7:0];		// Manufacturer ID (fixed)
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T23</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;<span title = "RTL-cpu_reset/simv/test">T33</span>&nbsp;
373        1/1          	    8'h03 : fdata = prod_id;			// Product ID (fixed)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_spi_i/simv/test">T23</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;
374        1/1          	    8'h04 : fdata = mask_rev[31:24];		// Mask rev (via programmed)
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T23</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;<span title = "RTL-cpu_reset/simv/test">T33</span>&nbsp;
375        1/1          	    8'h05 : fdata = mask_rev[23:16];		// Mask rev (via programmed)
           Tests:       <span title = "RTL-cpu_reset/simv/test">T33</span>&nbsp;<span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;
376        1/1          	    8'h06 : fdata = mask_rev[15:8];		// Mask rev (via programmed)
           Tests:       <span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;<span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>&nbsp;
377        1/1          	    8'h07 : fdata = mask_rev[7:0];		// Mask rev (via programmed)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;<span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;
378                     
379                     	    /* Clocking control */
380        1/1          	    8'h08 : fdata = {6'b000000, pll_dco_ena, pll_ena};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T23</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;<span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;
381        1/1          	    8'h09 : fdata = {7'b0000000, pll_bypass};
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T23</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;<span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;
382        1/1          	    8'h0a : fdata = {7'b0000000, irq_spi};
           Tests:       <span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
383        1/1          	    8'h0b : fdata = {7'b0000000, reset};
           Tests:       <span title = "RTL-cpu_reset/simv/test">T33</span>&nbsp;<span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;
384        1/1          	    8'h0c : fdata = {7'b0000000, trap};		// CPU trap state
           Tests:       <span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;<span title = "RTL-cpu_reset/simv/test">T33</span>&nbsp;<span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;
385        1/1          	    8'h0d : fdata = pll_trim[7:0];
           Tests:       <span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;<span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>&nbsp;
386        1/1          	    8'h0e : fdata = pll_trim[15:8];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;
387        1/1          	    8'h0f : fdata = pll_trim[23:16];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;
388        1/1          	    8'h10 : fdata = {6'b000000, pll_trim[25:24]};
           Tests:       <span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
389        1/1          	    8'h11 : fdata = {2'b00, pll90_sel, pll_sel};
           Tests:       <span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
390        1/1          	    8'h12 : fdata = {3'b000, pll_div};
           Tests:       <span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
391                     
392                     	    // GPIO Control (bit bang and automatic)
393                     	    // NOTE: &quot;serial_busy&quot; is the read-back signal occupying the same
394                     	    // address/bit as &quot;serial_xfer&quot;.
395        1/1          	    8'h13 : fdata = {1'b0, serial_data_2, serial_data_1, serial_bb_clock,
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
396                     				serial_bb_load, serial_bb_resetn, serial_bb_enable,
397                     				serial_busy};
398                     
399                     `ifdef USE_SRAM_RO_INTERFACE
400                     	    /* Optional:  SRAM read-only port (registers 14 to 19) */
401                     	    8'h14 : fdata = {6'b000000, sram_ro_clk, sram_ro_csb};
402                     	    8'h15 : fdata = sram_ro_addr;
403                     	    8'h16 : fdata = sram_ro_data[31:24];
404                     	    8'h17 : fdata = sram_ro_data[23:16];
405                     	    8'h18 : fdata = sram_ro_data[15:8];
406                     	    8'h19 : fdata = sram_ro_data[7:0];
407                     `endif
408                     
409                     	    /* System monitoring */
410        1/1          	    8'h1a : fdata = {4'b0000, usr1_vcc_pwrgood, usr2_vcc_pwrgood,
           Tests:       <span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;
411                     				usr1_vdd_pwrgood, usr2_vdd_pwrgood};
412        1/1          	    8'h1b : fdata = {5'b00000, clk1_output_dest, clk2_output_dest,
           Tests:       <span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;<span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>&nbsp;
413                     				trap_output_dest};
414        1/1          	    8'h1c : fdata = {6'b000000, irq_2_inputsrc, irq_1_inputsrc};
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;<span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>&nbsp;
415                     
416                     	    /* GPIO Configuration */
417        1/1          	    8'h1d : fdata = {3'b000, gpio_configure[0][12:8]};
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
418        1/1          	    8'h1e : fdata = gpio_configure[0][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
419        1/1          	    8'h1f : fdata = {3'b000, gpio_configure[1][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
420        1/1          	    8'h20 : fdata = gpio_configure[1][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
421        1/1          	    8'h21 : fdata = {3'b000, gpio_configure[2][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
422        1/1          	    8'h22 : fdata = gpio_configure[2][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
423        1/1          	    8'h23 : fdata = {3'b000, gpio_configure[3][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
424        1/1          	    8'h24 : fdata = gpio_configure[3][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
425        1/1          	    8'h25 : fdata = {3'b000, gpio_configure[4][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
426        1/1          	    8'h26 : fdata = gpio_configure[4][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
427        1/1          	    8'h27 : fdata = {3'b000, gpio_configure[5][12:8]};
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
428        1/1          	    8'h28 : fdata = gpio_configure[5][7:0];
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
429        1/1          	    8'h29 : fdata = {3'b000, gpio_configure[6][12:8]};
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
430        1/1          	    8'h2a : fdata = gpio_configure[6][7:0];
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
431        1/1          	    8'h2b : fdata = {3'b000, gpio_configure[7][12:8]};
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
432        1/1          	    8'h2c : fdata = gpio_configure[7][7:0];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
433        1/1          	    8'h2d : fdata = {3'b000, gpio_configure[8][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
434        1/1          	    8'h2e : fdata = gpio_configure[8][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
435        1/1          	    8'h2f : fdata = {3'b000, gpio_configure[9][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
436        1/1          	    8'h30 : fdata = gpio_configure[9][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
437        1/1          	    8'h31 : fdata = {3'b000, gpio_configure[10][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
438        1/1          	    8'h32 : fdata = gpio_configure[10][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
439        1/1          	    8'h33 : fdata = {3'b000, gpio_configure[11][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
440        1/1          	    8'h34 : fdata = gpio_configure[11][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
441        1/1          	    8'h35 : fdata = {3'b000, gpio_configure[12][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
442        1/1          	    8'h36 : fdata = gpio_configure[12][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
443        1/1          	    8'h37 : fdata = {3'b000, gpio_configure[13][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
444        1/1          	    8'h38 : fdata = gpio_configure[13][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
445        1/1          	    8'h39 : fdata = {3'b000, gpio_configure[14][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
446        1/1          	    8'h3a : fdata = gpio_configure[14][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
447        1/1          	    8'h3b : fdata = {3'b000, gpio_configure[15][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
448        1/1          	    8'h3c : fdata = gpio_configure[15][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
449        1/1          	    8'h3d : fdata = {3'b000, gpio_configure[16][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
450        1/1          	    8'h3e : fdata = gpio_configure[16][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
451        1/1          	    8'h3f : fdata = {3'b000, gpio_configure[17][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
452        1/1          	    8'h40 : fdata = gpio_configure[17][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
453        1/1          	    8'h41 : fdata = {3'b000, gpio_configure[18][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
454        1/1          	    8'h42 : fdata = gpio_configure[18][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
455        1/1          	    8'h43 : fdata = {3'b000, gpio_configure[19][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
456        1/1          	    8'h44 : fdata = gpio_configure[19][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
457        1/1          	    8'h45 : fdata = {3'b000, gpio_configure[20][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
458        1/1          	    8'h46 : fdata = gpio_configure[20][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
459        1/1          	    8'h47 : fdata = {3'b000, gpio_configure[21][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
460        1/1          	    8'h48 : fdata = gpio_configure[21][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
461        1/1          	    8'h49 : fdata = {3'b000, gpio_configure[22][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
462        1/1          	    8'h4a : fdata = gpio_configure[22][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
463        1/1          	    8'h4b : fdata = {3'b000, gpio_configure[23][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
464        1/1          	    8'h4c : fdata = gpio_configure[23][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
465        1/1          	    8'h4d : fdata = {3'b000, gpio_configure[24][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
466        1/1          	    8'h4e : fdata = gpio_configure[24][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
467        1/1          	    8'h4f : fdata = {3'b000, gpio_configure[25][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
468        1/1          	    8'h50 : fdata = gpio_configure[25][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
469        1/1          	    8'h51 : fdata = {3'b000, gpio_configure[26][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
470        1/1          	    8'h52 : fdata = gpio_configure[26][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
471        1/1          	    8'h53 : fdata = {3'b000, gpio_configure[27][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
472        1/1          	    8'h54 : fdata = gpio_configure[27][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
473        1/1          	    8'h55 : fdata = {3'b000, gpio_configure[28][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
474        1/1          	    8'h56 : fdata = gpio_configure[28][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
475        1/1          	    8'h57 : fdata = {3'b000, gpio_configure[29][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
476        1/1          	    8'h58 : fdata = gpio_configure[29][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
477        1/1          	    8'h59 : fdata = {3'b000, gpio_configure[30][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
478        1/1          	    8'h5a : fdata = gpio_configure[30][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
479        1/1          	    8'h5b : fdata = {3'b000, gpio_configure[31][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
480        1/1          	    8'h5c : fdata = gpio_configure[31][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
481        1/1          	    8'h5d : fdata = {3'b000, gpio_configure[32][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
482        1/1          	    8'h5e : fdata = gpio_configure[32][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
483        1/1          	    8'h5f : fdata = {3'b000, gpio_configure[33][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
484        1/1          	    8'h60 : fdata = gpio_configure[33][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
485        1/1          	    8'h61 : fdata = {3'b000, gpio_configure[34][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
486        1/1          	    8'h62 : fdata = gpio_configure[34][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
487        1/1          	    8'h63 : fdata = {3'b000, gpio_configure[35][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
488        1/1          	    8'h64 : fdata = gpio_configure[35][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
489        1/1          	    8'h65 : fdata = {3'b000, gpio_configure[36][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
490        1/1          	    8'h66 : fdata = gpio_configure[36][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
491        1/1          	    8'h67 : fdata = {3'b000, gpio_configure[37][12:8]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
492        1/1          	    8'h68 : fdata = gpio_configure[37][7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
493                     
494                     	    // GPIO Data
495        1/1          	    8'h69 : fdata = {2'b00, mgmt_gpio_in[`MPRJ_IO_PADS-1:32]};
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>&nbsp;
496        1/1          	    8'h6a : fdata = mgmt_gpio_in[31:24];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>&nbsp;
497        1/1          	    8'h6b : fdata = mgmt_gpio_in[23:16];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>&nbsp;
498        1/1          	    8'h6c : fdata = mgmt_gpio_in[15:8];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>&nbsp;
499        1/1          	    8'h6d : fdata = mgmt_gpio_in[7:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
500                     
501                     	    // Power Control (reserved)
502        1/1          	    8'h6e : fdata = {4'b0000, pwr_ctrl_out};
           Tests:       <span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;
503                     
504                     	    // Housekeeping SPI system disable
505        1/1          	    8'h6f : fdata = {7'b0000000, hkspi_disable};
           Tests:       <span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T19</span>&nbsp;
506                     
507        1/1          	    default: fdata = 8'h00;
           Tests:       <span title = "RTL-bitbang_spi_i/simv/test">T23</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;<span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;
508                     	endcase
509                     	end
510                         endfunction
511                     
512                         /* Memory map address to SPI address translation for back door access */
513                         /* (see doc/memory_map.txt)						  */
514                     
515                         wire [11:0] gpio_adr = GPIO_BASE_ADR[23:12];
516                         wire [11:0] sys_adr = SYS_BASE_ADR[23:12];
517                         wire [11:0] spi_adr = SPI_BASE_ADR[23:12];
518                     
519                         function [7:0] spiaddr(input [31:0] wbaddress);
520                     	begin
521                     	/* Address taken from lower 8 bits and upper 4 bits of the 32-bit */
522                     	/* wishbone address.						  */
523        1/1          	case ({wbaddress[23:20], wbaddress[7:0]})
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
524        1/1          	    spi_adr  | 12'h000 : spiaddr = 8'h00;	// SPI status (reserved)
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
525        1/1          	    spi_adr  | 12'h004 : spiaddr = 8'h03;	// product ID
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
526        1/1          	    spi_adr  | 12'h005 : spiaddr = 8'h02;	// Manufacturer ID (low)
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
527        1/1          	    spi_adr  | 12'h006 : spiaddr = 8'h01;	// Manufacturer ID (high)
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
528        1/1          	    spi_adr  | 12'h008 : spiaddr = 8'h07;	// User project ID (low)
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
529        1/1          	    spi_adr  | 12'h009 : spiaddr = 8'h06;	// User project ID .
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
530        1/1          	    spi_adr  | 12'h00a : spiaddr = 8'h05;	// User project ID .
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
531        1/1          	    spi_adr  | 12'h00b : spiaddr = 8'h04;	// User project ID (high)
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
532                     
533        1/1          	    spi_adr  | 12'h00c : spiaddr = 8'h08;	// PLL enables
           Tests:       <span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;<span title = "RTL-pll/simv/test">T34</span>&nbsp;
534        1/1          	    spi_adr  | 12'h010 : spiaddr = 8'h09;	// PLL bypass
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;<span title = "RTL-pll/simv/test">T34</span>&nbsp;
535        1/1          	    spi_adr  | 12'h014 : spiaddr = 8'h0a;	// IRQ
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
536        1/1          	    spi_adr  | 12'h018 : spiaddr = 8'h0b;	// Reset
           Tests:       <span title = "RTL-cpu_reset/simv/test">T33</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
537        1/1          	    spi_adr  | 12'h028 : spiaddr = 8'h0c;	// CPU trap state
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
538        1/1          	    spi_adr  | 12'h01f : spiaddr = 8'h10;	// PLL trim
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
539        1/1          	    spi_adr  | 12'h01e : spiaddr = 8'h0f;	// PLL trim
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
540        1/1          	    spi_adr  | 12'h01d : spiaddr = 8'h0e;	// PLL trim
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
541        1/1          	    spi_adr  | 12'h01c : spiaddr = 8'h0d;	// PLL trim
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
542        1/1          	    spi_adr  | 12'h020 : spiaddr = 8'h11;	// PLL source
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;<span title = "RTL-pll/simv/test">T34</span>&nbsp;
543        1/1          	    spi_adr  | 12'h024 : spiaddr = 8'h12;	// PLL divider
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;<span title = "RTL-pll/simv/test">T34</span>&nbsp;
544                     
545        <font color = "red">0/1     ==>  	    spi_adr  | 12'h02c : spiaddr = 8'h19;	// SRAM read-only data</font>
546        <font color = "red">0/1     ==>  	    spi_adr  | 12'h02d : spiaddr = 8'h18;	// SRAM read-only data</font>
547        <font color = "red">0/1     ==>  	    spi_adr  | 12'h02e : spiaddr = 8'h17;	// SRAM read-only data</font>
548        <font color = "red">0/1     ==>  	    spi_adr  | 12'h02f : spiaddr = 8'h16;	// SRAM read-only data</font>
549        <font color = "red">0/1     ==>  	    spi_adr  | 12'h030 : spiaddr = 8'h15;	// SRAM read-only address</font>
550        <font color = "red">0/1     ==>  	    spi_adr  | 12'h034 : spiaddr = 8'h14;	// SRAM read-only control</font>
551                     
552        1/1          	    gpio_adr | 12'h000 : spiaddr = 8'h13;	// GPIO control
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
553                     
554        <font color = "red">0/1     ==>  	    sys_adr  | 12'h000 : spiaddr = 8'h1a;	// Power monitor</font>
555        1/1          	    sys_adr  | 12'h004 : spiaddr = 8'h1b;	// Output redirect
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;<span title = "RTL-pll/simv/test">T34</span>&nbsp;
556        <font color = "red">0/1     ==>  	    sys_adr  | 12'h00c : spiaddr = 8'h1c;	// Input redirect</font>
557                     
558        1/1          	    gpio_adr | 12'h025 : spiaddr = 8'h1d;	// GPIO configuration
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
559        1/1          	    gpio_adr | 12'h024 : spiaddr = 8'h1e;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
560        1/1          	    gpio_adr | 12'h029 : spiaddr = 8'h1f;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
561        1/1          	    gpio_adr | 12'h028 : spiaddr = 8'h20;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
562        1/1          	    gpio_adr | 12'h02d : spiaddr = 8'h21;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
563        1/1          	    gpio_adr | 12'h02c : spiaddr = 8'h22;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
564        1/1          	    gpio_adr | 12'h031 : spiaddr = 8'h23;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
565        1/1          	    gpio_adr | 12'h030 : spiaddr = 8'h24;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
566        1/1          	    gpio_adr | 12'h035 : spiaddr = 8'h25;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
567        1/1          	    gpio_adr | 12'h034 : spiaddr = 8'h26;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
568        1/1          	    gpio_adr | 12'h039 : spiaddr = 8'h27;
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
569        1/1          	    gpio_adr | 12'h038 : spiaddr = 8'h28;
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
570        1/1          	    gpio_adr | 12'h03d : spiaddr = 8'h29;
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
571        1/1          	    gpio_adr | 12'h03c : spiaddr = 8'h2a;
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
572        1/1          	    gpio_adr | 12'h041 : spiaddr = 8'h2b;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
573        1/1          	    gpio_adr | 12'h040 : spiaddr = 8'h2c;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
574        1/1          	    gpio_adr | 12'h045 : spiaddr = 8'h2d;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
575        1/1          	    gpio_adr | 12'h044 : spiaddr = 8'h2e;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
576        1/1          	    gpio_adr | 12'h049 : spiaddr = 8'h2f;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
577        1/1          	    gpio_adr | 12'h048 : spiaddr = 8'h30;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
578        1/1          	    gpio_adr | 12'h04d : spiaddr = 8'h31;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
579        1/1          	    gpio_adr | 12'h04c : spiaddr = 8'h32;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
580        1/1          	    gpio_adr | 12'h051 : spiaddr = 8'h33;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
581        1/1          	    gpio_adr | 12'h050 : spiaddr = 8'h34;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
582        1/1          	    gpio_adr | 12'h055 : spiaddr = 8'h35;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
583        1/1          	    gpio_adr | 12'h054 : spiaddr = 8'h36;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
584        1/1          	    gpio_adr | 12'h059 : spiaddr = 8'h37;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
585        1/1          	    gpio_adr | 12'h058 : spiaddr = 8'h38;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
586        1/1          	    gpio_adr | 12'h05d : spiaddr = 8'h39;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
587        1/1          	    gpio_adr | 12'h05c : spiaddr = 8'h3a;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
588        1/1          	    gpio_adr | 12'h061 : spiaddr = 8'h3b;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
589        1/1          	    gpio_adr | 12'h060 : spiaddr = 8'h3c;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
590        1/1          	    gpio_adr | 12'h065 : spiaddr = 8'h3d;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
591        1/1          	    gpio_adr | 12'h064 : spiaddr = 8'h3e;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
592        1/1          	    gpio_adr | 12'h069 : spiaddr = 8'h3f;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
593        1/1          	    gpio_adr | 12'h068 : spiaddr = 8'h40;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
594        1/1          	    gpio_adr | 12'h06d : spiaddr = 8'h41;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
595        1/1          	    gpio_adr | 12'h06c : spiaddr = 8'h42;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
596        1/1          	    gpio_adr | 12'h071 : spiaddr = 8'h43;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
597        1/1          	    gpio_adr | 12'h070 : spiaddr = 8'h44;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
598        1/1          	    gpio_adr | 12'h075 : spiaddr = 8'h45;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
599        1/1          	    gpio_adr | 12'h074 : spiaddr = 8'h46;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
600        1/1          	    gpio_adr | 12'h079 : spiaddr = 8'h47;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
601        1/1          	    gpio_adr | 12'h078 : spiaddr = 8'h48;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
602        1/1          	    gpio_adr | 12'h07d : spiaddr = 8'h49;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
603        1/1          	    gpio_adr | 12'h07c : spiaddr = 8'h4a;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
604        1/1          	    gpio_adr | 12'h081 : spiaddr = 8'h4b;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
605        1/1          	    gpio_adr | 12'h080 : spiaddr = 8'h4c;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
606        1/1          	    gpio_adr | 12'h085 : spiaddr = 8'h4d;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
607        1/1          	    gpio_adr | 12'h084 : spiaddr = 8'h4e;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
608        1/1          	    gpio_adr | 12'h089 : spiaddr = 8'h4f;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
609        1/1          	    gpio_adr | 12'h088 : spiaddr = 8'h50;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
610        1/1          	    gpio_adr | 12'h08d : spiaddr = 8'h51;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
611        1/1          	    gpio_adr | 12'h08c : spiaddr = 8'h52;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
612        1/1          	    gpio_adr | 12'h091 : spiaddr = 8'h53;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
613        1/1          	    gpio_adr | 12'h090 : spiaddr = 8'h54;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
614        1/1          	    gpio_adr | 12'h095 : spiaddr = 8'h55;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
615        1/1          	    gpio_adr | 12'h094 : spiaddr = 8'h56;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
616        1/1          	    gpio_adr | 12'h099 : spiaddr = 8'h57;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
617        1/1          	    gpio_adr | 12'h098 : spiaddr = 8'h58;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
618        1/1          	    gpio_adr | 12'h09d : spiaddr = 8'h59;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
619        1/1          	    gpio_adr | 12'h09c : spiaddr = 8'h5a;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
620        1/1          	    gpio_adr | 12'h0a1 : spiaddr = 8'h5b;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
621        1/1          	    gpio_adr | 12'h0a0 : spiaddr = 8'h5c;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
622        1/1          	    gpio_adr | 12'h0a5 : spiaddr = 8'h5d;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
623        1/1          	    gpio_adr | 12'h0a4 : spiaddr = 8'h5e;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
624        1/1          	    gpio_adr | 12'h0a9 : spiaddr = 8'h5f;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
625        1/1          	    gpio_adr | 12'h0a8 : spiaddr = 8'h60;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
626        1/1          	    gpio_adr | 12'h0ad : spiaddr = 8'h61;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
627        1/1          	    gpio_adr | 12'h0ac : spiaddr = 8'h62;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
628        1/1          	    gpio_adr | 12'h0b1 : spiaddr = 8'h63;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
629        1/1          	    gpio_adr | 12'h0b0 : spiaddr = 8'h64;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
630        1/1          	    gpio_adr | 12'h0b5 : spiaddr = 8'h65;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
631        1/1          	    gpio_adr | 12'h0b4 : spiaddr = 8'h66;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
632        1/1          	    gpio_adr | 12'h0b9 : spiaddr = 8'h67;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
633        1/1          	    gpio_adr | 12'h0b8 : spiaddr = 8'h68;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
634                     
635        1/1          	    gpio_adr | 12'h010 : spiaddr = 8'h69;	// GPIO data (h)
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>&nbsp;
636                     
637        1/1          	    gpio_adr | 12'h00f : spiaddr = 8'h6a;	// GPIO data (l)
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>&nbsp;
638        1/1          	    gpio_adr | 12'h00e : spiaddr = 8'h6b;	// GPIO data (l)
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>&nbsp;
639        1/1          	    gpio_adr | 12'h00d : spiaddr = 8'h6c;	// GPIO data (l)
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>&nbsp;
640        1/1          	    gpio_adr | 12'h00c : spiaddr = 8'h6d;	// GPIO data (l)
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
641                     
642        <font color = "red">0/1     ==>  	    gpio_adr | 12'h004 : spiaddr = 8'h6e;	// Power control</font>
643                     
644        1/1          	    sys_adr  | 12'h010 : spiaddr = 8'h6f;	// Housekeeping SPI disable
           Tests:       <span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T19</span>&nbsp;
645                     
646        1/1          	    default : spiaddr = 8'h00;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
647                     	endcase
648                     	end
649                         endfunction
650                     	
651                         // SPI is considered active when the GPIO for CSB is set to input and
652                         // CSB is low.  SPI is considered &quot;busy&quot; when rdstb or wrstb are high,
653                         // indicating that the SPI will read or write a byte on the next SCK
654                         // transition.
655                     
656                         wire spi_is_enabled = (~gpio_configure[3][INP_DIS]) &amp; (~hkspi_disable);
657                         wire spi_is_active = spi_is_enabled &amp;&amp; (mgmt_gpio_in[3] == 1'b0);
658                         wire spi_is_busy = spi_is_active &amp;&amp; (rdstb || wrstb);
659                     
660                         /* Wishbone back-door state machine and address translation */
661                     
662                         always @(posedge wb_clk_i or posedge wb_rst_i) begin
663        1/1          	if (wb_rst_i) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
664        1/1          	    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
665        1/1          	    wbbd_write &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
666        1/1          	    wbbd_addr &lt;= 8'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
667        1/1          	    wbbd_data &lt;= 8'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
668        1/1          	    wbbd_busy &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
669        1/1          	    wb_ack_o &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
670        1/1          	    wbbd_state &lt;= `WBBD_IDLE;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
671                     	end else begin
672        1/1          	    case (wbbd_state)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
673                     		`WBBD_IDLE: begin
674        1/1          		    wbbd_busy &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
675        1/1          		    if ((sys_select | gpio_select | spi_select) &amp;&amp;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
676                     	    	    		 wb_cyc_i &amp;&amp; wb_stb_i) begin
677        1/1          			wb_ack_o &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
678        1/1          			wbbd_state &lt;= `WBBD_SETUP0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
679                     		    end
                        MISSING_ELSE
680                     		end
681                     		`WBBD_SETUP0: begin
682        1/1          		    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
683        1/1          		    wbbd_addr &lt;= spiaddr(wb_adr_i);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
684        1/1          		    if (wb_sel_i[0] &amp; wb_we_i) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
685        1/1          		    	wbbd_data &lt;= wb_dat_i[7:0];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
686                     		    end
                        MISSING_ELSE
687        1/1          		    wbbd_write &lt;= wb_sel_i[0] &amp; wb_we_i;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
688        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
689                     
690                     		    // If the SPI is being accessed and about to read or
691                     		    // write a byte, then stall until the SPI is ready.
692        1/1          		    if (!spi_is_busy) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
693        1/1          		        wbbd_state &lt;= `WBBD_RW0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
694                     		    end
                   <font color = "red">==>  MISSING_ELSE</font>
695                     		end
696                     		`WBBD_RW0: begin
697        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
698        1/1          		    wbbd_sck &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
699        1/1          		    wb_dat_o[7:0] &lt;= odata;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
700        1/1          		    wbbd_state &lt;= `WBBD_SETUP1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
701                     		end
702                     		`WBBD_SETUP1: begin
703        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
704        1/1          		    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
705        1/1          		    wbbd_addr &lt;= spiaddr(wb_adr_i + 1);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
706        1/1          		    if (wb_sel_i[1] &amp; wb_we_i) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
707        1/1          		    	wbbd_data &lt;= wb_dat_i[15:8];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
708                     		    end
                        MISSING_ELSE
709        1/1          		    wbbd_write &lt;= wb_sel_i[1] &amp; wb_we_i;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
710        1/1          		    if (!spi_is_busy) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
711        1/1          		        wbbd_state &lt;= `WBBD_RW1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
712                     		    end
                   <font color = "red">==>  MISSING_ELSE</font>
713                     		end
714                     		`WBBD_RW1: begin
715        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
716        1/1          		    wbbd_sck &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
717        1/1          		    wb_dat_o[15:8] &lt;= odata;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
718        1/1          		    wbbd_state &lt;= `WBBD_SETUP2;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
719                     		end
720                     		`WBBD_SETUP2: begin
721        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
722        1/1          		    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
723        1/1          		    wbbd_addr &lt;= spiaddr(wb_adr_i + 2);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
724        1/1          		    if (wb_sel_i[2] &amp; wb_we_i) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
725        1/1          		    	wbbd_data &lt;= wb_dat_i[23:16];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
726                     		    end
                        MISSING_ELSE
727        1/1          		    wbbd_write &lt;= wb_sel_i[2] &amp; wb_we_i;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
728        1/1          		    if (!spi_is_busy) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
729        1/1          		        wbbd_state &lt;= `WBBD_RW2;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
730                     		    end
                   <font color = "red">==>  MISSING_ELSE</font>
731                     		end
732                     		`WBBD_RW2: begin
733        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
734        1/1          		    wbbd_sck &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
735        1/1          		    wb_dat_o[23:16] &lt;= odata;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
736        1/1          		    wbbd_state &lt;= `WBBD_SETUP3;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
737                     		end
738                     		`WBBD_SETUP3: begin
739        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
740        1/1          		    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
741        1/1          		    wbbd_addr &lt;= spiaddr(wb_adr_i + 3);
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
742        1/1          		    if (wb_sel_i[3] &amp; wb_we_i) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
743        1/1          		    	wbbd_data &lt;= wb_dat_i[31:24];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
744                     		    end
                        MISSING_ELSE
745        1/1          		    wbbd_write &lt;= wb_sel_i[3] &amp; wb_we_i;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
746        1/1          		    if (!spi_is_busy) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
747        1/1          		        wbbd_state &lt;= `WBBD_RW3;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
748                     		    end
                   <font color = "red">==>  MISSING_ELSE</font>
749                     		end
750                     		`WBBD_RW3: begin
751        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
752        1/1          		    wbbd_sck &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
753        1/1          		    wb_dat_o[31:24] &lt;= odata;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
754        1/1          		    wb_ack_o &lt;= 1'b1;	// Release hold on wishbone bus
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
755        1/1          		    wbbd_state &lt;= `WBBD_DONE;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
756                     		end
757                     		`WBBD_DONE: begin
758        1/1          		    wbbd_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
759        1/1          		    wbbd_sck &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
760        1/1          		    wb_ack_o &lt;= 1'b0;	// Reset for next access
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
761        1/1          		    wbbd_write &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
762        1/1          		    wbbd_state &lt;= `WBBD_IDLE;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
763                     		end
                   <font color = "red">==>  MISSING_DEFAULT</font>
764                     	    endcase
765                     	end
766                         end
767                     
768                         // Instantiate the SPI interface protocol module
769                     
770                         housekeeping_spi hkspi (
771                     	.reset(~porb),
772                         	.SCK(mgmt_gpio_in[4]),
773                         	.SDI(mgmt_gpio_in[2]),
774                         	.CSB((spi_is_enabled) ? mgmt_gpio_in[3] : 1'b1),
775                         	.SDO(sdo),
776                         	.sdoenb(sdo_enb),
777                         	.idata(odata),
778                         	.odata(idata),
779                         	.oaddr(iaddr),
780                         	.rdstb(rdstb),
781                         	.wrstb(wrstb),
782                         	.pass_thru_mgmt(pass_thru_mgmt),
783                         	.pass_thru_mgmt_delay(pass_thru_mgmt_delay),
784                         	.pass_thru_user(pass_thru_user),
785                         	.pass_thru_user_delay(pass_thru_user_delay),
786                         	.pass_thru_mgmt_reset(pass_thru_mgmt_reset),
787                         	.pass_thru_user_reset(pass_thru_user_reset)
788                         );
789                     
790                     
791                     
792                         // GPIO data handling to and from the management SoC
793                     
794                         assign mgmt_gpio_out[37] = (qspi_enabled) ? spimemio_flash_io3_do :
795                     		mgmt_gpio_data[37];
796                         assign mgmt_gpio_out[36] = (qspi_enabled) ? spimemio_flash_io2_do :
797                     		mgmt_gpio_data[36];
798                     
799                         assign mgmt_gpio_oeb[37] = (qspi_enabled) ? spimemio_flash_io3_oeb :
800                     		~gpio_configure[37][INP_DIS];
801                         assign mgmt_gpio_oeb[36] = (qspi_enabled) ? spimemio_flash_io2_oeb :
802                     		~gpio_configure[36][INP_DIS];
803                         assign mgmt_gpio_oeb[35] = (spi_enabled) ? spi_sdoenb :
804                     		~gpio_configure[35][INP_DIS];
805                     
806                         // NOTE:  Ignored by spimemio module when QSPI disabled, so they do not
807                         // need any exception when qspi_enabled == 1.
808                         assign spimemio_flash_io3_di = mgmt_gpio_in[37];
809                         assign spimemio_flash_io2_di = mgmt_gpio_in[36];
810                     
811                         // SPI master is assigned to the other 4 bits of the data high word.
812                         assign mgmt_gpio_out[32] = (spi_enabled) ? spi_sck : mgmt_gpio_data[32];
813                         assign mgmt_gpio_out[33] = (spi_enabled) ? spi_csb : mgmt_gpio_data[33];
814                         assign mgmt_gpio_out[34] = mgmt_gpio_data[34];
815                         assign mgmt_gpio_out[35] = (spi_enabled) ? spi_sdo : mgmt_gpio_data[35];
816                     
817                         assign mgmt_gpio_out[31:16] = mgmt_gpio_data[31:16];
818                         assign mgmt_gpio_out[12:11] = mgmt_gpio_data[12:11];
819                     
820                         assign mgmt_gpio_out[10] = (pass_thru_user_delay) ? mgmt_gpio_in[2]
821                     			: mgmt_gpio_data[10];
822                         assign mgmt_gpio_out_9_prebuff = (pass_thru_user) ? mgmt_gpio_in[4]
823                     			: mgmt_gpio_data[9];
824                     
825                     (* keep *) sky130_fd_sc_hd__clkbuf_8 mgmt_gpio_9_buff_inst (
826                     `ifdef USE_POWER_PINS
827                             .VPWR(VPWR),
828                             .VGND(VGND),
829                             .VPB(VPWR),
830                             .VNB(VGND),
831                     `endif
832                     	.A(mgmt_gpio_out_9_prebuff),
833                         .X(mgmt_gpio_out[9]));
834                     
835                         assign mgmt_gpio_out[8] = (pass_thru_user_delay) ? mgmt_gpio_in[3]
836                     			: mgmt_gpio_data[8];
837                     
838                         assign mgmt_gpio_out[7] = mgmt_gpio_data[7];
839                         assign mgmt_gpio_out[6] = (uart_enabled) ? ser_tx : mgmt_gpio_data[6];
840                         assign mgmt_gpio_out[5:2] = mgmt_gpio_data[5:2];
841                     
842                         // In pass-through modes, route SDO from the respective flash (user or
843                         // management SoC) to the dedicated SDO pin (GPIO[1])
844                     
845                         assign mgmt_gpio_out[1] = (pass_thru_mgmt) ? pad_flash_io1_di :
846                     		 (pass_thru_user) ? mgmt_gpio_in[11] :
847                     		 (spi_is_active) ? sdo : mgmt_gpio_data[1];
848                         assign mgmt_gpio_out[0] = (debug_mode) ? debug_out : mgmt_gpio_data[0];
849                     
850                         assign mgmt_gpio_oeb[1] = (spi_is_active) ? sdo_enb : ~gpio_configure[1][INP_DIS];
851                         assign mgmt_gpio_oeb[0] = (debug_mode) ? debug_oeb : ~gpio_configure[0][INP_DIS];
852                     
853                         assign ser_rx = (uart_enabled) ? mgmt_gpio_in[5] : 1'b0;
854                         assign spi_sdi = (spi_enabled) ? mgmt_gpio_in[34] : 1'b0;
855                         assign debug_in = (debug_mode) ? mgmt_gpio_in[0] : 1'b0;
856                     
857                         genvar i;
858                     
859                         /* These are disconnected, but apply a meaningful signal anyway */
860                         generate
861                     	for (i = 2; i &lt; `MPRJ_IO_PADS-3; i = i + 1) begin
862                     	    assign mgmt_gpio_oeb[i] = ~gpio_configure[i][INP_DIS];
863                     	end
864                         endgenerate
865                     
866                         // System monitoring.  Multiplex the clock and trap
867                         // signals to the associated pad, and multiplex the irq signals
868                         // from the associated pad, when the redirection is enabled.  Note
869                         // that the redirection is upstream of the user/managment multiplexing,
870                         // so the pad being under control of the user area takes precedence
871                         // over the system monitoring function.
872                     
873                         assign mgmt_gpio_out_15_prebuff = (clk2_output_dest == 1'b1) ? user_clock
874                     		: mgmt_gpio_data[15];
875                     
876                     (* keep *) sky130_fd_sc_hd__clkbuf_8 mgmt_gpio_15_buff_inst (
877                     `ifdef USE_POWER_PINS
878                             .VPWR(VPWR),
879                             .VGND(VGND),
880                             .VPB(VPWR),
881                             .VNB(VGND),
882                     `endif
883                     	.A(mgmt_gpio_out_15_prebuff),
884                         .X(mgmt_gpio_out[15]));
885                     
886                         assign mgmt_gpio_out_14_prebuff = (clk1_output_dest == 1'b1) ? wb_clk_i
887                     		: mgmt_gpio_data[14];
888                     
889                     (* keep *) sky130_fd_sc_hd__clkbuf_8 mgmt_gpio_14_buff_inst (
890                     `ifdef USE_POWER_PINS
891                             .VPWR(VPWR),
892                             .VGND(VGND),
893                             .VPB(VPWR),
894                             .VNB(VGND),
895                     `endif
896                     	.A(mgmt_gpio_out_14_prebuff),
897                         .X(mgmt_gpio_out[14]));
898                     
899                         assign mgmt_gpio_out[13] = (trap_output_dest == 1'b1) ? trap
900                     		: mgmt_gpio_data[13];
901                     
902                         assign irq[0] = irq_spi;
903                         assign irq[1] = (irq_1_inputsrc == 1'b1) ? mgmt_gpio_in[7] : 1'b0;
904                         assign irq[2] = (irq_2_inputsrc == 1'b1) ? mgmt_gpio_in[12] : 1'b0;
905                     
906                         // GPIO serial loader and GPIO management control
907                     
908                     `define GPIO_IDLE	2'b00
909                     `define GPIO_START	2'b01
910                     `define GPIO_XBYTE	2'b10
911                     `define GPIO_LOAD	2'b11
912                     
913                         reg [3:0]	xfer_count;
914                         reg [4:0]	pad_count_1;
915                         reg [5:0]	pad_count_2;
916                         reg [1:0]	xfer_state;
917                     
918                         reg serial_clock_pre;
919                         reg serial_resetn_pre;
920                         reg serial_load_pre;
921                         reg [IO_CTRL_BITS-1:0] serial_data_staging_1;
922                         reg [IO_CTRL_BITS-1:0] serial_data_staging_2;
923                     
924                         assign serial_clock = (serial_bb_enable == 1'b1) ?
925                     			serial_bb_clock : serial_clock_pre;
926                         assign serial_resetn = (serial_bb_enable == 1'b1) ?
927                     			serial_bb_resetn : serial_resetn_pre;
928                         assign serial_load = (serial_bb_enable == 1'b1) ?
929                     			serial_bb_load : serial_load_pre;
930                     
931                         assign serial_data_1 = (serial_bb_enable == 1'b1) ?
932                     			serial_bb_data_1 : serial_data_staging_1[IO_CTRL_BITS-1];
933                         assign serial_data_2 = (serial_bb_enable == 1'b1) ?
934                     			serial_bb_data_2 : serial_data_staging_2[IO_CTRL_BITS-1];
935                     
936                         always @(posedge wb_clk_i or negedge porb) begin
937        1/1          	if (porb == 1'b0) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
938        1/1          	    xfer_state &lt;= `GPIO_IDLE;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
939        1/1          	    xfer_count &lt;= 4'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
940                                 /* NOTE:  This assumes that MPRJ_IO_PADS_1 and MPRJ_IO_PADS_2 are
941                                  * equal, because they get clocked the same number of cycles by
942                                  * the same clock signal.  pad_count_2 gates the count for both.
943                                  */
944        1/1          	    pad_count_1 &lt;= `MPRJ_IO_PADS_1 - 1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
945        1/1          	    pad_count_2 &lt;= `MPRJ_IO_PADS_1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
946        1/1          	    serial_resetn_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
947        1/1          	    serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
948        1/1          	    serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
949        1/1          	    serial_data_staging_1 &lt;= 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
950        1/1          	    serial_data_staging_2 &lt;= 0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
951        1/1          	    serial_busy &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
952                     
953                     	end else begin
954                     
955        1/1                      serial_resetn_pre &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
956        1/1          	    case (xfer_state)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
957                     		`GPIO_IDLE: begin
958        1/1          		    pad_count_1 &lt;= `MPRJ_IO_PADS_1 - 1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
959        1/1                              pad_count_2 &lt;= `MPRJ_IO_PADS_1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
960        1/1                              serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
961        1/1                              serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
962        1/1                              if (serial_xfer == 1'b1) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
963        1/1                                  xfer_state &lt;= `GPIO_START;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
964        1/1          	    	    	serial_busy &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
965                                         end else begin
966        1/1          	    	    	serial_busy &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
967                     		    end
968                     		end
969                     		`GPIO_START: begin
970        1/1                              serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
971        1/1                              serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
972        1/1                              xfer_count &lt;= 6'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
973        1/1                              pad_count_1 &lt;= pad_count_1 - 1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
974        1/1                              pad_count_2 &lt;= pad_count_2 + 1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
975        1/1                              xfer_state &lt;= `GPIO_XBYTE;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
976        1/1                              serial_data_staging_1 &lt;= gpio_configure[pad_count_1];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
977        1/1                              serial_data_staging_2 &lt;= gpio_configure[pad_count_2];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
978                     		end
979                     		`GPIO_XBYTE: begin
980        1/1                              serial_clock_pre &lt;= ~serial_clock;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
981        1/1                              serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
982        1/1                              if (serial_clock == 1'b0) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
983        1/1                                  if (xfer_count == IO_CTRL_BITS - 1) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
984        1/1                                      xfer_count &lt;= 4'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
985        1/1                                      if (pad_count_2 == `MPRJ_IO_PADS) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
986        1/1                                          xfer_state &lt;= `GPIO_LOAD;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
987                                                 end else begin
988        1/1                                          xfer_state &lt;= `GPIO_START;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
989                                                 end
990                                             end else begin
991        1/1                                      xfer_count &lt;= xfer_count + 1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
992                                             end
993                                         end else begin
994        1/1                                  serial_data_staging_1 &lt;=
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
995                     				{serial_data_staging_1[IO_CTRL_BITS-2:0], 1'b0};
996        1/1                                  serial_data_staging_2 &lt;=
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
997                     				{serial_data_staging_2[IO_CTRL_BITS-2:0], 1'b0};
998                                         end
999                     		end
1000                    		`GPIO_LOAD: begin
1001       1/1                              xfer_count &lt;= xfer_count + 1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
1002                    
1003                                        /* Load sequence:  Pulse clock for final data shift in;
1004                                         * Pulse the load strobe.
1005                                         * Return to idle mode.
1006                                         */
1007       1/1                              if (xfer_count == 4'd0) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
1008       1/1                                  serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
1009       1/1                                  serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
1010       1/1                              end else if (xfer_count == 4'd1) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
1011       1/1                                  serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
1012       1/1                                  serial_load_pre &lt;= 1'b1;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
1013       1/1                              end else if (xfer_count == 4'd2) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
1014       1/1          	    	    	serial_busy &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
1015       1/1                                  serial_clock_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
1016       1/1                                  serial_load_pre &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
1017       1/1                                  xfer_state &lt;= `GPIO_IDLE;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;
1018                    		    end
                   <font color = "red">==>  MISSING_ELSE</font>
1019                                    end
                   <font color = "red">==>  MISSING_DEFAULT</font>
1020                                endcase
1021                    	end
1022                        end
1023                    
1024                        // SPI Identification
1025                    
1026                        assign mfgr_id = 12'h456;		// Hard-coded
1027                        assign prod_id = 8'h11;		// Hard-coded
1028                        assign mask_rev = mask_rev_in;	// Copy in to out.
1029                    
1030                        // SPI Data transfer protocol.  The wishbone back door may only be
1031                        // used if the front door is closed (CSB is high or the CSB pin is
1032                        // not an input).  The time to apply values for the back door access
1033                        // is limited to the clock cycle around the read or write from the
1034                        // wbbd state machine (see below).
1035                    
1036                        assign caddr = (wbbd_busy) ? wbbd_addr : iaddr;
1037                        assign csclk = (wbbd_busy) ? wbbd_sck : ((spi_is_active) ? mgmt_gpio_in[4] : 1'b0);
1038                        assign cdata = (wbbd_busy) ? wbbd_data : idata;
1039                        assign cwstb = (wbbd_busy) ? wbbd_write : wrstb;
1040                    
1041                        assign odata = fdata(caddr);
1042                    
1043                        // Register mapping and I/O to SPI interface module
1044                    
1045                        integer j;
1046                    
1047                        always @(posedge csclk or negedge porb) begin
1048       1/1          	if (porb == 1'b0) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1049                                // Set trim for PLL at (almost) slowest rate (~90MHz).  However,
1050                                // pll_trim[12] must be set to zero for proper startup.
1051       1/1                      pll_trim &lt;= 26'b11111111111110111111111111;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1052       1/1                      pll_sel &lt;= 3'b010;		// Default output divider divide-by-2
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1053       1/1                      pll90_sel &lt;= 3'b010;	// Default secondary output divider divide-by-2
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1054       1/1                      pll_div &lt;= 5'b00100;	// Default feedback divider divide-by-8
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1055       1/1                      pll_dco_ena &lt;= 1'b1;	// Default free-running PLL
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1056       1/1                      pll_ena &lt;= 1'b0;		// Default PLL turned off
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1057       1/1                      pll_bypass &lt;= 1'b1;		// Default bypass mode (don't use PLL)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1058       1/1                      irq_spi &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1059       1/1                      reset_reg &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1060                    
1061                    	    // System monitoring signals
1062       1/1          	    clk1_output_dest &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1063       1/1          	    clk2_output_dest &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1064       1/1          	    trap_output_dest &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1065       1/1          	    irq_1_inputsrc &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1066       1/1          	    irq_2_inputsrc &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1067                    
1068                    	    // GPIO Configuration, Data, and Control
1069                    	    // To-do:  Get user project pad defaults from external inputs
1070                    	    // to be configured by user or at project generation time.
1071                    	    // Pads 1 to 4 are the SPI and considered critical startup
1072                    	    // infrastructure, and should not be altered from the defaults
1073                    	    // below.  NOTE:  These are not startup values, but they should
1074                    	    // match the startup values applied to the GPIO, or else the
1075                    	    // GPIO should be always triggered to load at startup.
1076                    
1077       1/1          	    for (j = 0; j &lt; `MPRJ_IO_PADS; j=j+1) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1078       1/1          		if ((j &lt; 2) || (j &gt;= `MPRJ_IO_PADS - 2)) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1079       1/1          		    gpio_configure[j] &lt;= 'h1803;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1080                                    end else begin
1081       1/1          		    if (j == 3) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1082                    			// j == 3 corresponds to CSB, which is a weak pull-up
1083       1/1          	                gpio_configure[j] &lt;= 'h0801;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1084                    		    end else begin
1085       1/1          	                gpio_configure[j] &lt;= 'h0403;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1086                    		    end
1087                    		end
1088                    	    end
1089                    
1090       1/1          	    mgmt_gpio_data &lt;= 'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1091       1/1          	    mgmt_gpio_data_buf &lt;= 'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1092       1/1          	    serial_bb_enable &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1093       1/1          	    serial_bb_load &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1094       1/1          	    serial_bb_data_1 &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1095       1/1          	    serial_bb_data_2 &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1096       1/1          	    serial_bb_clock &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1097       1/1          	    serial_bb_resetn &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1098       1/1          	    serial_xfer &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1099       1/1          	    hkspi_disable &lt;= 1'b0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1100       1/1          	    pwr_ctrl_out &lt;= 'd0;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_timer/simv/test">T2</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;
1101                    
1102                    `ifdef USE_SRAM_RO_INTERFACE
1103                    	    sram_ro_clk &lt;= 1'b0;
1104                    	    sram_ro_csb &lt;= 1'b1;
1105                    	    sram_ro_addr &lt;= 8'h00;
1106                    `endif
1107                    
1108                            end else begin
1109       1/1          	    if (cwstb == 1'b1) begin
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
1110       1/1                          case (caddr)
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
1111                    	    	    /* Register 8'h00 is reserved for future use */
1112                    	    	    /* Registers 8'h01 to 8'h07 are read-only and cannot be written */
1113                                	    8'h08: begin
1114       1/1                          	pll_ena &lt;= cdata[0];
           Tests:       <span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1115       1/1                          	pll_dco_ena &lt;= cdata[1];
           Tests:       <span title = "RTL-hk_disable/simv/test">T41</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1116                                	    end
1117                                	    8'h09: begin
1118       1/1                          	pll_bypass &lt;= cdata[0];
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;<span title = "RTL-pll/simv/test">T34</span>&nbsp;
1119                                	    end
1120                                	    8'h0a: begin
1121       1/1                          	irq_spi &lt;= cdata[0];
           Tests:       <span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1122                                	    end
1123                                	    8'h0b: begin
1124       1/1                          	reset_reg &lt;= cdata[0];
           Tests:       <span title = "RTL-cpu_reset/simv/test">T33</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1125                                	    end
1126                    
1127                    		    /* Register 0c (trap state) is read-only */
1128                    
1129                                	    8'h0d: begin
1130       1/1                          	pll_trim[7:0] &lt;= cdata;
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1131                                	    end
1132                                	    8'h0e: begin
1133       1/1                          	pll_trim[15:8] &lt;= cdata;
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1134                                	    end
1135                                	    8'h0f: begin
1136       1/1                          	pll_trim[23:16] &lt;= cdata;
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1137                                	    end
1138                                	    8'h10: begin
1139       1/1                          	pll_trim[25:24] &lt;= cdata[1:0];
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1140                                	    end
1141                                	    8'h11: begin
1142       1/1                          	pll90_sel &lt;= cdata[5:3];
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;<span title = "RTL-pll/simv/test">T34</span>&nbsp;
1143       1/1                          	pll_sel &lt;= cdata[2:0];
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;<span title = "RTL-pll/simv/test">T34</span>&nbsp;
1144                                	    end
1145                                	    8'h12: begin
1146       1/1                          	pll_div &lt;= cdata[4:0];
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;<span title = "RTL-pll/simv/test">T34</span>&nbsp;
1147                                	    end
1148                    	    	    8'h13: begin
1149       1/1          			serial_bb_data_2 &lt;= cdata[6];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
1150       1/1          			serial_bb_data_1 &lt;= cdata[5];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
1151       1/1          			serial_bb_clock  &lt;= cdata[4];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
1152       1/1          			serial_bb_load   &lt;= cdata[3];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
1153       1/1          			serial_bb_resetn &lt;= cdata[2];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
1154       1/1          			serial_bb_enable &lt;= cdata[1];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
1155       1/1          			serial_xfer &lt;= cdata[0];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
1156                    	    	    end
1157                    
1158                    `ifdef USE_SRAM_RO_INTERFACE
1159                    		    /* Optional:  Add SRAM read-only interface */
1160                    		    8'h14: begin
1161                    			sram_ro_clk &lt;= cdata[1];
1162                    			sram_ro_csb &lt;= cdata[0];
1163                    		    end
1164                    		    8'h15: begin
1165                    	    		sram_ro_addr &lt;= cdata;
1166                    		    end
1167                    `endif
1168                    		    
1169                    		    /* Registers 16 to 19 (SRAM data) are read-only */
1170                    
1171                    		    /* Register 1a (power monitor) is read-only */
1172                    
1173                                	    8'h1b: begin
1174       1/1          			clk1_output_dest &lt;= cdata[2];
           Tests:       <span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1175       1/1          			clk2_output_dest &lt;= cdata[1];
           Tests:       <span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1176       1/1          			trap_output_dest &lt;= cdata[0];
           Tests:       <span title = "RTL-clock_redirect/simv/test">T47</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>&nbsp;
1177                    	    	    end
1178                                	    8'h1c: begin
1179       1/1          			irq_2_inputsrc &lt;= cdata[1];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;
1180       1/1          			irq_1_inputsrc &lt;= cdata[0];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;
1181                    	    	    end
1182                                	    8'h1d: begin
1183       1/1          			gpio_configure[0][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1184                    	    	    end
1185                                	    8'h1e: begin
1186       1/1          			gpio_configure[0][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1187                    	    	    end
1188                                	    8'h1f: begin
1189       1/1          			gpio_configure[1][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1190                    	    	    end
1191                                	    8'h20: begin
1192       1/1          			gpio_configure[1][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1193                    	    	    end
1194                                	    8'h21: begin
1195       1/1          			gpio_configure[2][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1196                    	    	    end
1197                                	    8'h22: begin
1198       1/1          			gpio_configure[2][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1199                    	    	    end
1200                                	    8'h23: begin
1201       1/1          			gpio_configure[3][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1202                    	    	    end
1203                                	    8'h24: begin
1204       1/1          			gpio_configure[3][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1205                    	    	    end
1206                                	    8'h25: begin
1207       1/1          			gpio_configure[4][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1208                    	    	    end
1209                                	    8'h26: begin
1210       1/1          			gpio_configure[4][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1211                    	    	    end
1212                                	    8'h27: begin
1213       1/1          			gpio_configure[5][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
1214                    	    	    end
1215                                	    8'h28: begin
1216       1/1          			gpio_configure[5][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
1217                    	    	    end
1218                                	    8'h29: begin
1219       1/1          			gpio_configure[6][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
1220                    	    	    end
1221                                	    8'h2a: begin
1222       1/1          			gpio_configure[6][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
1223                    	    	    end
1224                                	    8'h2b: begin
1225       1/1          			gpio_configure[7][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
1226                    	    	    end
1227                                	    8'h2c: begin
1228       1/1          			gpio_configure[7][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;
1229                    	    	    end
1230                                	    8'h2d: begin
1231       1/1          			gpio_configure[8][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1232                    	    	    end
1233                                	    8'h2e: begin
1234       1/1          			gpio_configure[8][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1235                    	    	    end
1236                                	    8'h2f: begin
1237       1/1          			gpio_configure[9][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1238                    	    	    end
1239                                	    8'h30: begin
1240       1/1          			gpio_configure[9][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1241                    	    	    end
1242                                	    8'h31: begin
1243       1/1          			gpio_configure[10][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1244                    	    	    end
1245                                	    8'h32: begin
1246       1/1          			gpio_configure[10][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1247                    	    	    end
1248                                	    8'h33: begin
1249       1/1          			gpio_configure[11][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1250                    	    	    end
1251                                	    8'h34: begin
1252       1/1          			gpio_configure[11][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1253                    	    	    end
1254                                	    8'h35: begin
1255       1/1          			gpio_configure[12][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1256                    	    	    end
1257                                	    8'h36: begin
1258       1/1          			gpio_configure[12][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1259                    	    	    end
1260                                	    8'h37: begin
1261       1/1          			gpio_configure[13][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1262                    	    	    end
1263                                	    8'h38: begin
1264       1/1          			gpio_configure[13][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1265                    	    	    end
1266                                	    8'h39: begin
1267       1/1          			gpio_configure[14][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1268                    	    	    end
1269                                	    8'h3a: begin
1270       1/1          			gpio_configure[14][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1271                    	    	    end
1272                                	    8'h3b: begin
1273       1/1          			gpio_configure[15][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1274                    	    	    end
1275                                	    8'h3c: begin
1276       1/1          			gpio_configure[15][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1277                    	    	    end
1278                                	    8'h3d: begin
1279       1/1          			gpio_configure[16][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1280                    	    	    end
1281                                	    8'h3e: begin
1282       1/1          			gpio_configure[16][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1283                    	    	    end
1284                                	    8'h3f: begin
1285       1/1          			gpio_configure[17][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1286                    	    	    end
1287                                	    8'h40: begin
1288       1/1          			gpio_configure[17][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1289                    	    	    end
1290                                	    8'h41: begin
1291       1/1          			gpio_configure[18][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1292                    	    	    end
1293                                	    8'h42: begin
1294       1/1          			gpio_configure[18][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1295                    	    	    end
1296                                	    8'h43: begin
1297       1/1          			gpio_configure[19][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1298                    	    	    end
1299                                	    8'h44: begin
1300       1/1          			gpio_configure[19][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1301                    	    	    end
1302                                	    8'h45: begin
1303       1/1          			gpio_configure[20][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1304                    	    	    end
1305                                	    8'h46: begin
1306       1/1          			gpio_configure[20][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1307                    	    	    end
1308                                	    8'h47: begin
1309       1/1          			gpio_configure[21][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1310                    	    	    end
1311                                	    8'h48: begin
1312       1/1          			gpio_configure[21][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1313                    	    	    end
1314                                	    8'h49: begin
1315       1/1          			gpio_configure[22][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1316                    	    	    end
1317                                	    8'h4a: begin
1318       1/1          			gpio_configure[22][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1319                    	    	    end
1320                                	    8'h4b: begin
1321       1/1          			gpio_configure[23][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1322                    	    	    end
1323                                	    8'h4c: begin
1324       1/1          			gpio_configure[23][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1325                    	    	    end
1326                                	    8'h4d: begin
1327       1/1          			gpio_configure[24][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1328                    	    	    end
1329                                	    8'h4e: begin
1330       1/1          			gpio_configure[24][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1331                    	    	    end
1332                                	    8'h4f: begin
1333       1/1          			gpio_configure[25][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1334                    	    	    end
1335                                	    8'h50: begin
1336       1/1          			gpio_configure[25][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1337                    	    	    end
1338                                	    8'h51: begin
1339       1/1          			gpio_configure[26][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1340                    	    	    end
1341                                	    8'h52: begin
1342       1/1          			gpio_configure[26][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1343                    	    	    end
1344                                	    8'h53: begin
1345       1/1          			gpio_configure[27][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1346                    	    	    end
1347                                	    8'h54: begin
1348       1/1          			gpio_configure[27][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1349                    	    	    end
1350                                	    8'h55: begin
1351       1/1          			gpio_configure[28][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1352                    	    	    end
1353                                	    8'h56: begin
1354       1/1          			gpio_configure[28][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1355                    	    	    end
1356                                	    8'h57: begin
1357       1/1          			gpio_configure[29][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1358                    	    	    end
1359                                	    8'h58: begin
1360       1/1          			gpio_configure[29][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1361                    	    	    end
1362                                	    8'h59: begin
1363       1/1          			gpio_configure[30][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1364                    	    	    end
1365                                	    8'h5a: begin
1366       1/1          			gpio_configure[30][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1367                    	    	    end
1368                                	    8'h5b: begin
1369       1/1          			gpio_configure[31][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1370                    	    	    end
1371                                	    8'h5c: begin
1372       1/1          			gpio_configure[31][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1373                    	    	    end
1374                                	    8'h5d: begin
1375       1/1          			gpio_configure[32][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1376                    	    	    end
1377                                	    8'h5e: begin
1378       1/1          			gpio_configure[32][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1379                    	    	    end
1380                                	    8'h5f: begin
1381       1/1          			gpio_configure[33][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1382                    	    	    end
1383                                	    8'h60: begin
1384       1/1          			gpio_configure[33][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1385                    	    	    end
1386                                	    8'h61: begin
1387       1/1          			gpio_configure[34][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1388                    	    	    end
1389                                	    8'h62: begin
1390       1/1          			gpio_configure[34][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1391                    	    	    end
1392                                	    8'h63: begin
1393       1/1          			gpio_configure[35][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1394                    	    	    end
1395                                	    8'h64: begin
1396       1/1          			gpio_configure[35][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1397                    	    	    end
1398                                	    8'h65: begin
1399       1/1          			gpio_configure[36][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1400                    	    	    end
1401                                	    8'h66: begin
1402       1/1          			gpio_configure[36][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1403                    	    	    end
1404                                	    8'h67: begin
1405       1/1          			gpio_configure[37][12:8] &lt;= cdata[4:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1406                    	    	    end
1407                                	    8'h68: begin
1408       1/1          			gpio_configure[37][7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>&nbsp;
1409                    	    	    end
1410                    	    	    8'h69: begin
1411       1/1          			mgmt_gpio_data[37:32] &lt;= cdata[5:0];
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;
1412                    	    	    end
1413                    	    	    8'h6a: begin
1414                    			/* NOTE: mgmt_gpio_data updates only on the	*/
1415                    			/* upper byte write when writing through the	*/
1416                    			/* wishbone back-door.  This lets all bits	*/
1417                    			/* update at the same time.			*/
1418       1/1          			if (spi_is_active) begin
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;
1419       <font color = "red">0/1     ==>  			    mgmt_gpio_data[31:24] &lt;= cdata;</font>
1420                    			end else begin
1421       1/1          			    mgmt_gpio_data[31:0] &lt;= {cdata, mgmt_gpio_data_buf};
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;
1422                    			end
1423                    	    	    end
1424                    	    	    8'h6b: begin
1425       1/1          			if (spi_is_active) begin
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;
1426       <font color = "red">0/1     ==>  			    mgmt_gpio_data[23:16] &lt;= cdata;</font>
1427                    			end else begin
1428       1/1          			    mgmt_gpio_data_buf[23:16] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;
1429                    			end
1430                    	    	    end
1431                    	    	    8'h6c: begin
1432       1/1          			if (spi_is_active) begin
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;
1433       <font color = "red">0/1     ==>  			    mgmt_gpio_data[15:8] &lt;= cdata;</font>
1434                    			end else begin
1435       1/1          			    mgmt_gpio_data_buf[15:8] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;
1436                    			end
1437                    	    	    end
1438                    	    	    8'h6d: begin
1439       1/1          			if (spi_is_active) begin
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;
1440       <font color = "red">0/1     ==>  			    mgmt_gpio_data[7:0] &lt;= cdata;</font>
1441                    			end else begin
1442       1/1          			    mgmt_gpio_data_buf[7:0] &lt;= cdata;
           Tests:       <span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>&nbsp;<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>&nbsp;<span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;
1443                    			end
1444                    	    	    end
1445                    	    	    8'h6e: begin
1446       1/1          			pwr_ctrl_out &lt;= cdata[3:0];
           Tests:       <span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>&nbsp;
1447                    	    	    end
1448                    	    	    8'h6f: begin
1449       1/1          			hkspi_disable &lt;= cdata[0];
           Tests:       <span title = "RTL-bitbang_spi_o/simv/test">T15</span>&nbsp;<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>&nbsp;<span title = "RTL-gpio_all_i/simv/test">T19</span>&nbsp;
1450                    	    	    end
                        MISSING_DEFAULT
1451                            	endcase	// (caddr)
1452                        	    end else begin
1453       1/1          	    	serial_xfer &lt;= 1'b0;	// Serial transfer is self-resetting
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
1454       1/1          		irq_spi &lt;= 1'b0;	// IRQ is self-resetting
           Tests:       <span title = "RTL-IRQ_external/simv/test">T1</span>&nbsp;<span title = "RTL-IRQ_uart/simv/test">T3</span>&nbsp;<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>&nbsp;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod79.html" >housekeeping</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>115</td><td>94</td><td>81.74</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>115</td><td>94</td><td>81.74</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       277
 EXPRESSION (pass_thru_mgmt_reset ? 1'b1 : reset_reg)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       286
 EXPRESSION (pass_thru_mgmt_delay ? mgmt_gpio_in[3] : spimemio_flash_csb)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       287
 EXPRESSION (pass_thru_mgmt_delay ? 1'b0 : (((~porb)) ? 1'b1 : 1'b0))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       287
 SUB-EXPRESSION (((~porb)) ? 1'b1 : 1'b0)
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       288
 EXPRESSION (pass_thru_mgmt ? mgmt_gpio_in[4] : spimemio_flash_clk)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       289
 EXPRESSION (pass_thru_mgmt ? 1'b0 : (((~porb)) ? 1'b1 : 1'b0))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       289
 SUB-EXPRESSION (((~porb)) ? 1'b1 : 1'b0)
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       290
 EXPRESSION (pass_thru_mgmt_delay ? 1'b0 : spimemio_flash_io0_oeb)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       291
 EXPRESSION (pass_thru_mgmt ? 1'b1 : spimemio_flash_io1_oeb)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       292
 EXPRESSION (pass_thru_mgmt_delay ? 1'b1 : ((~spimemio_flash_io0_oeb)))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       293
 EXPRESSION (pass_thru_mgmt ? 1'b0 : ((~spimemio_flash_io1_oeb)))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       294
 EXPRESSION (pass_thru_mgmt_delay ? mgmt_gpio_in[2] : spimemio_flash_io0_do)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       296
 EXPRESSION (pass_thru_mgmt_delay ? 1'b0 : pad_flash_io0_di)
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       297
 EXPRESSION (pass_thru_mgmt ? 1'b0 : pad_flash_io1_di)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       657
 EXPRESSION (spi_is_enabled &amp;&amp; (mgmt_gpio_in[3] == 1'b0))
             -------1------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>,<span title = "RTL-gpio_all_i/simv/test">T19</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       658
 EXPRESSION (spi_is_active &amp;&amp; (rdstb || wrstb))
             ------1------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       658
 SUB-EXPRESSION (rdstb || wrstb)
                 --1--    --2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-spi_rd_wr_nbyte/simv/test">T45</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       675
 EXPRESSION ((((sys_select | gpio_select) | spi_select)) &amp;&amp; wb_cyc_i &amp;&amp; wb_stb_i)
             ---------------------1---------------------    ----2---    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       770
 EXPRESSION (spi_is_enabled ? mgmt_gpio_in[3] : 1'b1)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       794
 EXPRESSION (qspi_enabled ? spimemio_flash_io3_do : mgmt_gpio_data[37])
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       796
 EXPRESSION (qspi_enabled ? spimemio_flash_io2_do : mgmt_gpio_data[36])
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       799
 EXPRESSION (qspi_enabled ? spimemio_flash_io3_oeb : ((~gpio_configure[37][INP_DIS])))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       801
 EXPRESSION (qspi_enabled ? spimemio_flash_io2_oeb : ((~gpio_configure[36][INP_DIS])))
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       803
 EXPRESSION (spi_enabled ? spi_sdoenb : ((~gpio_configure[35][INP_DIS])))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       812
 EXPRESSION (spi_enabled ? spi_sck : mgmt_gpio_data[32])
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       813
 EXPRESSION (spi_enabled ? spi_csb : mgmt_gpio_data[33])
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       815
 EXPRESSION (spi_enabled ? spi_sdo : mgmt_gpio_data[35])
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       820
 EXPRESSION (pass_thru_user_delay ? mgmt_gpio_in[2] : mgmt_gpio_data[10])
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-user_pass_thru_rd/simv/test">T46</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       822
 EXPRESSION (pass_thru_user ? mgmt_gpio_in[4] : mgmt_gpio_data[9])
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-user_pass_thru_rd/simv/test">T46</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       835
 EXPRESSION (pass_thru_user_delay ? mgmt_gpio_in[3] : mgmt_gpio_data[8])
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-user_pass_thru_rd/simv/test">T46</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       839
 EXPRESSION (uart_enabled ? ser_tx : mgmt_gpio_data[6])
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-uart_loopback/simv/test">T37</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       845
 EXPRESSION (pass_thru_mgmt ? pad_flash_io1_di : (pass_thru_user ? mgmt_gpio_in[11] : (spi_is_active ? sdo : mgmt_gpio_data[1])))
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       845
 SUB-EXPRESSION (pass_thru_user ? mgmt_gpio_in[11] : (spi_is_active ? sdo : mgmt_gpio_data[1]))
                 -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-user_pass_thru_rd/simv/test">T46</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       845
 SUB-EXPRESSION (spi_is_active ? sdo : mgmt_gpio_data[1])
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       848
 EXPRESSION (debug_mode ? debug_out : mgmt_gpio_data[0])
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-debug/simv/test">T24</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       850
 EXPRESSION (spi_is_active ? sdo_enb : ((~gpio_configure[1][INP_DIS])))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       851
 EXPRESSION (debug_mode ? debug_oeb : ((~gpio_configure[0][INP_DIS])))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-debug/simv/test">T24</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       853
 EXPRESSION (uart_enabled ? mgmt_gpio_in[5] : 1'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-uart_loopback/simv/test">T37</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       854
 EXPRESSION (spi_enabled ? mgmt_gpio_in[34] : 1'b0)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       855
 EXPRESSION (debug_mode ? mgmt_gpio_in[0] : 1'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-debug/simv/test">T24</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       873
 EXPRESSION ((clk2_output_dest == 1'b1) ? user_clock : mgmt_gpio_data[15])
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       886
 EXPRESSION ((clk1_output_dest == 1'b1) ? wb_clk_i : mgmt_gpio_data[14])
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-clock_redirect/simv/test">T47</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       899
 EXPRESSION ((trap_output_dest == 1'b1) ? trap : mgmt_gpio_data[13])
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       903
 EXPRESSION ((irq_1_inputsrc == 1'b1) ? mgmt_gpio_in[7] : 1'b0)
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       904
 EXPRESSION ((irq_2_inputsrc == 1'b1) ? mgmt_gpio_in[12] : 1'b0)
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       924
 EXPRESSION ((serial_bb_enable == 1'b1) ? serial_bb_clock : serial_clock_pre)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       926
 EXPRESSION ((serial_bb_enable == 1'b1) ? serial_bb_resetn : serial_resetn_pre)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       928
 EXPRESSION ((serial_bb_enable == 1'b1) ? serial_bb_load : serial_load_pre)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       931
 EXPRESSION ((serial_bb_enable == 1'b1) ? serial_bb_data_1 : serial_data_staging_1[(IO_CTRL_BITS - 1)])
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       933
 EXPRESSION ((serial_bb_enable == 1'b1) ? serial_bb_data_2 : serial_data_staging_2[(IO_CTRL_BITS - 1)])
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       1036
 EXPRESSION (wbbd_busy ? wbbd_addr : iaddr)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       1037
 EXPRESSION (wbbd_busy ? wbbd_sck : (spi_is_active ? mgmt_gpio_in[4] : 1'b0))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       1037
 SUB-EXPRESSION (spi_is_active ? mgmt_gpio_in[4] : 1'b0)
                 ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       1038
 EXPRESSION (wbbd_busy ? wbbd_data : idata)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       1039
 EXPRESSION (wbbd_busy ? wbbd_write : wrstb)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod79.html" >housekeeping</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">145</td>
<td class="rt">89</td>
<td class="rt">61.38 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">1304</td>
<td class="rt">957</td>
<td class="rt">73.39 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">652</td>
<td class="rt">470</td>
<td class="rt">72.09 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">652</td>
<td class="rt">487</td>
<td class="rt">74.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">78</td>
<td class="rt">39</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">708</td>
<td class="rt">553</td>
<td class="rt">78.11 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">354</td>
<td class="rt">265</td>
<td class="rt">74.86 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">354</td>
<td class="rt">288</td>
<td class="rt">81.36 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">67</td>
<td class="rt">50</td>
<td class="rt">74.63 </td>
</tr><tr class="s6">
<td>Signal Bits</td>
<td class="rt">596</td>
<td class="rt">404</td>
<td class="rt">67.79 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">298</td>
<td class="rt">205</td>
<td class="rt">68.79 </td>
</tr><tr class="s6">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">298</td>
<td class="rt">199</td>
<td class="rt">66.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>VPWR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VGND</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>wb_clk_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_rstn_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_adr_i[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>wb_adr_i[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_dat_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_sel_i[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_we_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_cyc_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_stb_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>wb_ack_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>wb_dat_o[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>porb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>pll_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_dco_ena</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_div[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_div[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_div[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_sel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_sel[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_sel[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll90_sel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll90_sel[1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-pll/simv/test">*T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll90_sel[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[11:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">*T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_trim[25:13]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pll_bypass</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>qspi_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>uart_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-uart_loopback/simv/test">T37</span></td>
<td>INPUT</td>
</tr><tr>
<td>spi_enabled</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td>INPUT</td>
</tr><tr>
<td>debug_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T24</span></td>
<td>INPUT</td>
</tr><tr>
<td>ser_tx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T20</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T20</span></td>
<td>INPUT</td>
</tr><tr>
<td>ser_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-uart_loopback/simv/test">T37</span>,<span title = "RTL-uart_rx/simv/test">T40</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-uart_loopback/simv/test">T37</span>,<span title = "RTL-uart_rx/simv/test">T40</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_sdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_csb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span>,<span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>spi_sck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td>INPUT</td>
</tr><tr>
<td>spi_sdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td>INPUT</td>
</tr><tr>
<td>spi_sdoenb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span>,<span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
<td>INPUT</td>
</tr><tr>
<td>irq[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">*T4</span>,<span title = "RTL-IRQ_external/simv/test">*T1</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-IRQ_external/simv/test">T1</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>irq[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_data_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>serial_data_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_in[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>,<span title = "RTL-gpio_all_i/simv/test">T19</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T20</span></td>
<td>INPUT</td>
</tr><tr>
<td>mgmt_gpio_out[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>mgmt_gpio_oeb[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-gpio_all_o/simv/test">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pwr_ctrl_out[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pwr_ctrl_out[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>trap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>user_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>mask_rev_in[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_csb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io0_oeb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io1_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io2_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io3_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io0_do</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io1_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io2_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io3_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>spimemio_flash_io0_di</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>spimemio_flash_io1_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spimemio_flash_io2_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>spimemio_flash_io3_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T24</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>debug_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>debug_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>pad_flash_csb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_csb_oeb</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_clk_oeb</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io0_oeb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io1_oeb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io0_ieb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io1_ieb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io0_do</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io1_do</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>pad_flash_io0_di</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>pad_flash_io1_di</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>usr1_vcc_pwrgood</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>usr2_vcc_pwrgood</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>usr1_vdd_pwrgood</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>usr2_vdd_pwrgood</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>reset_reg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
</tr><tr>
<td>irq_spi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>serial_bb_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>serial_bb_load</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>serial_bb_resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>serial_bb_data_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>serial_bb_data_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>serial_bb_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr>
<td>serial_xfer</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr>
<td>hkspi_disable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>,<span title = "RTL-gpio_all_i/simv/test">T19</span></td>
</tr><tr>
<td>clk1_output_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-clock_redirect/simv/test">T47</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-clock_redirect/simv/test">T47</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>clk2_output_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr>
<td>trap_output_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>irq_1_inputsrc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span></td>
</tr><tr>
<td>irq_2_inputsrc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mgmt_gpio_data[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr><tr>
<td>mgmt_gpio_data_buf[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr><tr>
<td>odata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>idata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span></td>
</tr><tr>
<td>iaddr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr><tr>
<td>rdstb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-spi_rd_wr_nbyte/simv/test">T45</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-spi_rd_wr_nbyte/simv/test">T45</span></td>
</tr><tr>
<td>wrstb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr><tr>
<td>pass_thru_mgmt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>pass_thru_mgmt_delay</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>pass_thru_user</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-user_pass_thru_rd/simv/test">T46</span></td>
</tr><tr>
<td>pass_thru_user_delay</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-user_pass_thru_rd/simv/test">T46</span></td>
</tr><tr>
<td>pass_thru_mgmt_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>pass_thru_user_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-user_pass_thru_rd/simv/test">T46</span></td>
</tr><tr>
<td>sdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span></td>
</tr><tr>
<td>sdo_enb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-spi_rd_wr_nbyte/simv/test">T45</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_regs_rst_spi/simv/test">T26</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span></td>
</tr><tr>
<td>caddr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>cdata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>cwstb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>csclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>mgmt_gpio_out_9_prebuff</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr><tr>
<td>mgmt_gpio_out_14_prebuff</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr><tr>
<td>mgmt_gpio_out_15_prebuff</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr><tr>
<td>pad_flash_clk_prebuff</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>wb_rst_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
</tr><tr>
<td>mfgr_id[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>prod_id[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>mask_rev[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>serial_busy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr>
<td>sys_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>,<span title = "RTL-gpio_all_i/simv/test">T19</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>,<span title = "RTL-gpio_all_i/simv/test">T19</span></td>
</tr><tr>
<td>gpio_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>spi_select</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span>,<span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-cpu_reset/simv/test">T33</span>,<span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>wbbd_state[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>wbbd_addr[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">*T1</span>,<span title = "RTL-IRQ_uart/simv/test">*T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>wbbd_addr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>wbbd_data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>wbbd_sck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>wbbd_write</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>wbbd_busy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr>
<td>gpio_adr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>sys_adr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_adr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>spi_is_enabled</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr>
<td>spi_is_active</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span></td>
</tr><tr>
<td>spi_is_busy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr><tr>
<td>xfer_count[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr>
<td>pad_count_1[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr>
<td>pad_count_2[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr>
<td>xfer_state[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr>
<td>serial_clock_pre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr>
<td>serial_resetn_pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr>
<td>serial_load_pre</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr>
<td>serial_data_staging_1[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr>
<td>serial_data_staging_2[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod79.html" >housekeeping</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: wbbd_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s6">
<td>Transitions</td>
<td class="rt">18</td>
<td class="rt">11</td>
<td class="rt">61.11 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: wbbd_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>WBBD_DONE</td>
<td class="rt">755</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_IDLE</td>
<td class="rt">670</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW0</td>
<td class="rt">693</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW1</td>
<td class="rt">711</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW2</td>
<td class="rt">729</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW3</td>
<td class="rt">747</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP0</td>
<td class="rt">678</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP1</td>
<td class="rt">700</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP2</td>
<td class="rt">718</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP3</td>
<td class="rt">736</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>WBBD_DONE->WBBD_IDLE</td>
<td class="rt">670</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_IDLE->WBBD_SETUP0</td>
<td class="rt">678</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW0->WBBD_IDLE</td>
<td class="rt">670</td>
<td>Covered</td>
<td nowrap><span title = "RTL-cpu_reset/simv/test">T33</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW0->WBBD_SETUP1</td>
<td class="rt">700</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_RW1->WBBD_IDLE</td>
<td class="rt">670</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW1->WBBD_SETUP2</td>
<td class="rt">718</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_RW2->WBBD_IDLE</td>
<td class="rt">670</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW2->WBBD_SETUP3</td>
<td class="rt">736</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_RW3->WBBD_DONE</td>
<td class="rt">755</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_RW3->WBBD_IDLE</td>
<td class="rt">670</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uRed">
<td nowrap>WBBD_SETUP0->WBBD_IDLE</td>
<td class="rt">670</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP0->WBBD_RW0</td>
<td class="rt">693</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_SETUP1->WBBD_IDLE</td>
<td class="rt">670</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP1->WBBD_RW1</td>
<td class="rt">711</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_SETUP2->WBBD_IDLE</td>
<td class="rt">670</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP2->WBBD_RW2</td>
<td class="rt">729</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uRed">
<td nowrap>WBBD_SETUP3->WBBD_IDLE</td>
<td class="rt">670</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>WBBD_SETUP3->WBBD_RW3</td>
<td class="rt">747</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: xfer_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s7">
<td>Transitions</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: xfer_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>GPIO_IDLE</td>
<td class="rt">938</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_LOAD</td>
<td class="rt">986</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_START</td>
<td class="rt">963</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_XBYTE</td>
<td class="rt">975</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td><td class="alfsrt">Tests</td></tr><tr class="uGreen">
<td nowrap>GPIO_IDLE->GPIO_START</td>
<td class="rt">963</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_LOAD->GPIO_IDLE</td>
<td class="rt">938</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr class="uRed">
<td nowrap>GPIO_START->GPIO_IDLE</td>
<td class="rt">938</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_START->GPIO_XBYTE</td>
<td class="rt">975</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr class="uRed">
<td nowrap>GPIO_XBYTE->GPIO_IDLE</td>
<td class="rt">938</td>
<td>Not&nbsp;Covered</td>
<td></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_XBYTE->GPIO_LOAD</td>
<td class="rt">986</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr class="uGreen">
<td nowrap>GPIO_XBYTE->GPIO_START</td>
<td class="rt">988</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod79.html" >housekeeping</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">238</td>
<td class="rt">209</td>
<td class="rt">87.82 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">277</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">286</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">287</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">288</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">289</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">290</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">291</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">292</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">293</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">294</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">297</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">794</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">796</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">799</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">801</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">803</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">812</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">813</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">815</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">820</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">822</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">835</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">839</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>TERNARY</td>
<td class="rt">845</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">848</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">850</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">851</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">853</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">854</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">855</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">873</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">886</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">899</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">903</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">904</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">924</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">926</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">928</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">931</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">933</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1036</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1037</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1038</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1039</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">770</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">663</td>
<td class="rt">25</td>
<td class="rt">20</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">937</td>
<td class="rt">13</td>
<td class="rt">11</td>
<td class="rt">84.62 </td>
</tr><tr class="s9">
<td>IF</td>
<td class="rt">1048</td>
<td class="rt">103</td>
<td class="rt">99</td>
<td class="rt">96.12 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
277            assign reset = (pass_thru_mgmt_reset) ? 1'b1 : reset_reg;
                                                     <font color = "red">-1-</font>  
                                                     <font color = "red">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
286            assign pad_flash_csb = (pass_thru_mgmt_delay) ? mgmt_gpio_in[3] : spimemio_flash_csb;
                                                             <font color = "red">-1-</font>  
                                                             <font color = "red">==></font>  
                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
287            assign pad_flash_csb_oeb = (pass_thru_mgmt_delay) ? 1'b0 : (~porb ? 1'b1 : 1'b0);
                                                                 <font color = "red">-1-</font>             <font color = "green">-2-</font>   
                                                                 <font color = "red">==></font>             <font color = "green">==></font>   
                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
288            assign pad_flash_clk_prebuff = (pass_thru_mgmt) ? mgmt_gpio_in[4] : spimemio_flash_clk;
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
289            assign pad_flash_clk_oeb = (pass_thru_mgmt) ? 1'b0 : (~porb ? 1'b1 : 1'b0);
                                                           <font color = "red">-1-</font>             <font color = "green">-2-</font>   
                                                           <font color = "red">==></font>             <font color = "green">==></font>   
                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
290            assign pad_flash_io0_oeb = (pass_thru_mgmt_delay) ? 1'b0 : spimemio_flash_io0_oeb;
                                                                 <font color = "red">-1-</font>  
                                                                 <font color = "red">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
291            assign pad_flash_io1_oeb = (pass_thru_mgmt) ? 1'b1 : spimemio_flash_io1_oeb;
                                                           <font color = "red">-1-</font>  
                                                           <font color = "red">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
292            assign pad_flash_io0_ieb = (pass_thru_mgmt_delay) ? 1'b1 : ~spimemio_flash_io0_oeb;
                                                                 <font color = "red">-1-</font>  
                                                                 <font color = "red">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
293            assign pad_flash_io1_ieb = (pass_thru_mgmt) ? 1'b0 : ~spimemio_flash_io1_oeb;
                                                           <font color = "red">-1-</font>  
                                                           <font color = "red">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
294            assign pad_flash_io0_do = (pass_thru_mgmt_delay) ? mgmt_gpio_in[2] : spimemio_flash_io0_do;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
296            assign spimemio_flash_io0_di = (pass_thru_mgmt_delay) ? 1'b0 : pad_flash_io0_di;
                                                                     <font color = "red">-1-</font>  
                                                                     <font color = "red">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
297            assign spimemio_flash_io1_di = (pass_thru_mgmt) ? 1'b0 : pad_flash_io1_di;
                                                               <font color = "red">-1-</font>  
                                                               <font color = "red">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
794            assign mgmt_gpio_out[37] = (qspi_enabled) ? spimemio_flash_io3_do :
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
796            assign mgmt_gpio_out[36] = (qspi_enabled) ? spimemio_flash_io2_do :
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
799            assign mgmt_gpio_oeb[37] = (qspi_enabled) ? spimemio_flash_io3_oeb :
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
801            assign mgmt_gpio_oeb[36] = (qspi_enabled) ? spimemio_flash_io2_oeb :
                                                         <font color = "red">-1-</font>  
                                                         <font color = "red">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
803            assign mgmt_gpio_oeb[35] = (spi_enabled) ? spi_sdoenb :
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
812            assign mgmt_gpio_out[32] = (spi_enabled) ? spi_sck : mgmt_gpio_data[32];
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
813            assign mgmt_gpio_out[33] = (spi_enabled) ? spi_csb : mgmt_gpio_data[33];
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
815            assign mgmt_gpio_out[35] = (spi_enabled) ? spi_sdo : mgmt_gpio_data[35];
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
820            assign mgmt_gpio_out[10] = (pass_thru_user_delay) ? mgmt_gpio_in[2]
                                                                 <font color = "green">-1-</font>  
                                                                 <font color = "green">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-user_pass_thru_rd/simv/test">T46</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
822            assign mgmt_gpio_out_9_prebuff = (pass_thru_user) ? mgmt_gpio_in[4]
                                                                 <font color = "green">-1-</font>  
                                                                 <font color = "green">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-user_pass_thru_rd/simv/test">T46</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
835            assign mgmt_gpio_out[8] = (pass_thru_user_delay) ? mgmt_gpio_in[3]
                                                                <font color = "green">-1-</font>  
                                                                <font color = "green">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-user_pass_thru_rd/simv/test">T46</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
839            assign mgmt_gpio_out[6] = (uart_enabled) ? ser_tx : mgmt_gpio_data[6];
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-uart_loopback/simv/test">T37</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
845            assign mgmt_gpio_out[1] = (pass_thru_mgmt) ? pad_flash_io1_di :
                                                          <font color = "red">-1-</font>  
                                                          <font color = "red">==></font>  
846        		 (pass_thru_user) ? mgmt_gpio_in[11] :
           		                  <font color = "green">-2-</font>  
           		                  <font color = "green">==></font>  
847        		 (spi_is_active) ? sdo : mgmt_gpio_data[1];
           		                 <font color = "green">-3-</font>  
           		                 <font color = "green">==></font>  
           		                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-user_pass_thru_rd/simv/test">T46</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
848            assign mgmt_gpio_out[0] = (debug_mode) ? debug_out : mgmt_gpio_data[0];
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-debug/simv/test">T24</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
850            assign mgmt_gpio_oeb[1] = (spi_is_active) ? sdo_enb : ~gpio_configure[1][INP_DIS];
                                                         <font color = "green">-1-</font>  
                                                         <font color = "green">==></font>  
                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
851            assign mgmt_gpio_oeb[0] = (debug_mode) ? debug_oeb : ~gpio_configure[0][INP_DIS];
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-debug/simv/test">T24</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
853            assign ser_rx = (uart_enabled) ? mgmt_gpio_in[5] : 1'b0;
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-uart_loopback/simv/test">T37</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
854            assign spi_sdi = (spi_enabled) ? mgmt_gpio_in[34] : 1'b0;
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-spi_master_rd/simv/test">T38</span>,<span title = "RTL-spi_master_temp/simv/test">T39</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
855            assign debug_in = (debug_mode) ? mgmt_gpio_in[0] : 1'b0;
                                              <font color = "green">-1-</font>  
                                              <font color = "green">==></font>  
                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-debug/simv/test">T24</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
873            assign mgmt_gpio_out_15_prebuff = (clk2_output_dest == 1'b1) ? user_clock
                                                                            <font color = "green">-1-</font>  
                                                                            <font color = "green">==></font>  
                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
886            assign mgmt_gpio_out_14_prebuff = (clk1_output_dest == 1'b1) ? wb_clk_i
                                                                            <font color = "green">-1-</font>  
                                                                            <font color = "green">==></font>  
                                                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-clock_redirect/simv/test">T47</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
899            assign mgmt_gpio_out[13] = (trap_output_dest == 1'b1) ? trap
                                                                     <font color = "green">-1-</font>  
                                                                     <font color = "green">==></font>  
                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
903            assign irq[1] = (irq_1_inputsrc == 1'b1) ? mgmt_gpio_in[7] : 1'b0;
                                                        <font color = "green">-1-</font>  
                                                        <font color = "green">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
904            assign irq[2] = (irq_2_inputsrc == 1'b1) ? mgmt_gpio_in[12] : 1'b0;
                                                        <font color = "red">-1-</font>  
                                                        <font color = "red">==></font>  
                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
924            assign serial_clock = (serial_bb_enable == 1'b1) ?
                                                                <font color = "green">-1-</font>  
                                                                <font color = "green">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
926            assign serial_resetn = (serial_bb_enable == 1'b1) ?
                                                                 <font color = "green">-1-</font>  
                                                                 <font color = "green">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
928            assign serial_load = (serial_bb_enable == 1'b1) ?
                                                               <font color = "green">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
931            assign serial_data_1 = (serial_bb_enable == 1'b1) ?
                                                                 <font color = "green">-1-</font>  
                                                                 <font color = "green">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
933            assign serial_data_2 = (serial_bb_enable == 1'b1) ?
                                                                 <font color = "green">-1-</font>  
                                                                 <font color = "green">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1036           assign caddr = (wbbd_busy) ? wbbd_addr : iaddr;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1037           assign csclk = (wbbd_busy) ? wbbd_sck : ((spi_is_active) ? mgmt_gpio_in[4] : 1'b0);
                                          <font color = "green">-1-</font>                           <font color = "green">-2-</font>   
                                          <font color = "green">==></font>                           <font color = "green">==></font>   
                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1038           assign cdata = (wbbd_busy) ? wbbd_data : idata;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1039           assign cwstb = (wbbd_busy) ? wbbd_write : wrstb;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
770            housekeeping_spi hkspi (
                                       
771        	.reset(~porb),
           	              
772            	.SCK(mgmt_gpio_in[4]),
               	                      
773            	.SDI(mgmt_gpio_in[2]),
               	                      
774            	.CSB((spi_is_enabled) ? mgmt_gpio_in[3] : 1'b1),
               	                      <font color = "green">-1-</font>  
               	                      <font color = "green">==></font>  
               	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
663        	if (wb_rst_i) begin
           	<font color = "green">-1-</font>  
664        	    wbbd_sck <= 1'b0;
           <font color = "green">	    ==></font>
665        	    wbbd_write <= 1'b0;
666        	    wbbd_addr <= 8'd0;
667        	    wbbd_data <= 8'd0;
668        	    wbbd_busy <= 1'b0;
669        	    wb_ack_o <= 1'b0;
670        	    wbbd_state <= `WBBD_IDLE;
671        	end else begin
672        	    case (wbbd_state)
           	    <font color = "red">-2-</font>  
673        		`WBBD_IDLE: begin
674        		    wbbd_busy <= 1'b0;
675        		    if ((sys_select | gpio_select | spi_select) &&
           		    <font color = "green">-3-</font>  
676        	    	    		 wb_cyc_i && wb_stb_i) begin
677        			wb_ack_o <= 1'b0;
           <font color = "green">			==></font>
678        			wbbd_state <= `WBBD_SETUP0;
679        		    end
           		    MISSING_ELSE
           <font color = "green">		    ==></font>
680        		end
681        		`WBBD_SETUP0: begin
682        		    wbbd_sck <= 1'b0;
683        		    wbbd_addr <= spiaddr(wb_adr_i);
684        		    if (wb_sel_i[0] & wb_we_i) begin
           		    <font color = "green">-4-</font>  
685        		    	wbbd_data <= wb_dat_i[7:0];
           <font color = "green">		    	==></font>
686        		    end
           		    MISSING_ELSE
           <font color = "green">		    ==></font>
687        		    wbbd_write <= wb_sel_i[0] & wb_we_i;
688        		    wbbd_busy <= 1'b1;
689        
690        		    // If the SPI is being accessed and about to read or
691        		    // write a byte, then stall until the SPI is ready.
692        		    if (!spi_is_busy) begin
           		    <font color = "red">-5-</font>  
693        		        wbbd_state <= `WBBD_RW0;
           <font color = "green">		        ==></font>
694        		    end
           		    MISSING_ELSE
           <font color = "red">		    ==></font>
695        		end
696        		`WBBD_RW0: begin
697        		    wbbd_busy <= 1'b1;
           <font color = "green">		    ==></font>
698        		    wbbd_sck <= 1'b1;
699        		    wb_dat_o[7:0] <= odata;
700        		    wbbd_state <= `WBBD_SETUP1;
701        		end
702        		`WBBD_SETUP1: begin
703        		    wbbd_busy <= 1'b1;
704        		    wbbd_sck <= 1'b0;
705        		    wbbd_addr <= spiaddr(wb_adr_i + 1);
706        		    if (wb_sel_i[1] & wb_we_i) begin
           		    <font color = "green">-6-</font>  
707        		    	wbbd_data <= wb_dat_i[15:8];
           <font color = "green">		    	==></font>
708        		    end
           		    MISSING_ELSE
           <font color = "green">		    ==></font>
709        		    wbbd_write <= wb_sel_i[1] & wb_we_i;
710        		    if (!spi_is_busy) begin
           		    <font color = "red">-7-</font>  
711        		        wbbd_state <= `WBBD_RW1;
           <font color = "green">		        ==></font>
712        		    end
           		    MISSING_ELSE
           <font color = "red">		    ==></font>
713        		end
714        		`WBBD_RW1: begin
715        		    wbbd_busy <= 1'b1;
           <font color = "green">		    ==></font>
716        		    wbbd_sck <= 1'b1;
717        		    wb_dat_o[15:8] <= odata;
718        		    wbbd_state <= `WBBD_SETUP2;
719        		end
720        		`WBBD_SETUP2: begin
721        		    wbbd_busy <= 1'b1;
722        		    wbbd_sck <= 1'b0;
723        		    wbbd_addr <= spiaddr(wb_adr_i + 2);
724        		    if (wb_sel_i[2] & wb_we_i) begin
           		    <font color = "green">-8-</font>  
725        		    	wbbd_data <= wb_dat_i[23:16];
           <font color = "green">		    	==></font>
726        		    end
           		    MISSING_ELSE
           <font color = "green">		    ==></font>
727        		    wbbd_write <= wb_sel_i[2] & wb_we_i;
728        		    if (!spi_is_busy) begin
           		    <font color = "red">-9-</font>  
729        		        wbbd_state <= `WBBD_RW2;
           <font color = "green">		        ==></font>
730        		    end
           		    MISSING_ELSE
           <font color = "red">		    ==></font>
731        		end
732        		`WBBD_RW2: begin
733        		    wbbd_busy <= 1'b1;
           <font color = "green">		    ==></font>
734        		    wbbd_sck <= 1'b1;
735        		    wb_dat_o[23:16] <= odata;
736        		    wbbd_state <= `WBBD_SETUP3;
737        		end
738        		`WBBD_SETUP3: begin
739        		    wbbd_busy <= 1'b1;
740        		    wbbd_sck <= 1'b0;
741        		    wbbd_addr <= spiaddr(wb_adr_i + 3);
742        		    if (wb_sel_i[3] & wb_we_i) begin
           		    <font color = "green">-10-</font>  
743        		    	wbbd_data <= wb_dat_i[31:24];
           <font color = "green">		    	==></font>
744        		    end
           		    MISSING_ELSE
           <font color = "green">		    ==></font>
745        		    wbbd_write <= wb_sel_i[3] & wb_we_i;
746        		    if (!spi_is_busy) begin
           		    <font color = "red">-11-</font>  
747        		        wbbd_state <= `WBBD_RW3;
           <font color = "green">		        ==></font>
748        		    end
           		    MISSING_ELSE
           <font color = "red">		    ==></font>
749        		end
750        		`WBBD_RW3: begin
751        		    wbbd_busy <= 1'b1;
           <font color = "green">		    ==></font>
752        		    wbbd_sck <= 1'b1;
753        		    wb_dat_o[31:24] <= odata;
754        		    wb_ack_o <= 1'b1;	// Release hold on wishbone bus
755        		    wbbd_state <= `WBBD_DONE;
756        		end
757        		`WBBD_DONE: begin
758        		    wbbd_busy <= 1'b1;
           <font color = "green">		    ==></font>
759        		    wbbd_sck <= 1'b0;
760        		    wb_ack_o <= 1'b0;	// Reset for next access
761        		    wbbd_write <= 1'b0;
762        		    wbbd_state <= `WBBD_IDLE;
763        		end
           		MISSING_DEFAULT
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h0 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h0 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h1 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h1 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>4'h1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>4'h3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h4 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>4'h5 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h6 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h7 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h7 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h7 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>4'h7 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h8 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>4'h9 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
937        	if (porb == 1'b0) begin
           	<font color = "green">-1-</font>  
938        	    xfer_state <= `GPIO_IDLE;
           <font color = "green">	    ==></font>
939        	    xfer_count <= 4'd0;
940                    /* NOTE:  This assumes that MPRJ_IO_PADS_1 and MPRJ_IO_PADS_2 are
941                     * equal, because they get clocked the same number of cycles by
942                     * the same clock signal.  pad_count_2 gates the count for both.
943                     */
944        	    pad_count_1 <= `MPRJ_IO_PADS_1 - 1;
945        	    pad_count_2 <= `MPRJ_IO_PADS_1;
946        	    serial_resetn_pre <= 1'b0;
947        	    serial_clock_pre <= 1'b0;
948        	    serial_load_pre <= 1'b0;
949        	    serial_data_staging_1 <= 0;
950        	    serial_data_staging_2 <= 0;
951        	    serial_busy <= 1'b0;
952        
953        	end else begin
954        
955                    serial_resetn_pre <= 1'b1;
956        	    case (xfer_state)
           	    <font color = "red">-2-</font>  
957        		`GPIO_IDLE: begin
958        		    pad_count_1 <= `MPRJ_IO_PADS_1 - 1;
959                            pad_count_2 <= `MPRJ_IO_PADS_1;
960                            serial_clock_pre <= 1'b0;
961                            serial_load_pre <= 1'b0;
962                            if (serial_xfer == 1'b1) begin
                               <font color = "green">-3-</font>  
963                                xfer_state <= `GPIO_START;
           <font color = "green">                        ==></font>
964        	    	    	serial_busy <= 1'b1;
965                            end else begin
966        	    	    	serial_busy <= 1'b0;
           <font color = "green">	    	    	==></font>
967        		    end
968        		end
969        		`GPIO_START: begin
970                            serial_clock_pre <= 1'b0;
           <font color = "green">                    ==></font>
971                            serial_load_pre <= 1'b0;
972                            xfer_count <= 6'd0;
973                            pad_count_1 <= pad_count_1 - 1;
974                            pad_count_2 <= pad_count_2 + 1;
975                            xfer_state <= `GPIO_XBYTE;
976                            serial_data_staging_1 <= gpio_configure[pad_count_1];
977                            serial_data_staging_2 <= gpio_configure[pad_count_2];
978        		end
979        		`GPIO_XBYTE: begin
980                            serial_clock_pre <= ~serial_clock;
981                            serial_load_pre <= 1'b0;
982                            if (serial_clock == 1'b0) begin
                               <font color = "green">-4-</font>  
983                                if (xfer_count == IO_CTRL_BITS - 1) begin
                                   <font color = "green">-5-</font>  
984                                    xfer_count <= 4'd0;
985                                    if (pad_count_2 == `MPRJ_IO_PADS) begin
                                       <font color = "green">-6-</font>  
986                                        xfer_state <= `GPIO_LOAD;
           <font color = "green">                                ==></font>
987                                    end else begin
988                                        xfer_state <= `GPIO_START;
           <font color = "green">                                ==></font>
989                                    end
990                                end else begin
991                                    xfer_count <= xfer_count + 1;
           <font color = "green">                            ==></font>
992                                end
993                            end else begin
994                                serial_data_staging_1 <=
           <font color = "green">                        ==></font>
995        				{serial_data_staging_1[IO_CTRL_BITS-2:0], 1'b0};
996                                serial_data_staging_2 <=
997        				{serial_data_staging_2[IO_CTRL_BITS-2:0], 1'b0};
998                            end
999        		end
1000       		`GPIO_LOAD: begin
1001                           xfer_count <= xfer_count + 1;
1002       
1003                           /* Load sequence:  Pulse clock for final data shift in;
1004                            * Pulse the load strobe.
1005                            * Return to idle mode.
1006                            */
1007                           if (xfer_count == 4'd0) begin
                               <font color = "green">-7-</font>  
1008                               serial_clock_pre <= 1'b0;
           <font color = "green">                        ==></font>
1009                               serial_load_pre <= 1'b0;
1010                           end else if (xfer_count == 4'd1) begin
                                        <font color = "green">-8-</font>  
1011                               serial_clock_pre <= 1'b0;
           <font color = "green">                        ==></font>
1012                               serial_load_pre <= 1'b1;
1013                           end else if (xfer_count == 4'd2) begin
                                        <font color = "red">-9-</font>  
1014       	    	    	serial_busy <= 1'b0;
           <font color = "green">	    	    	==></font>
1015                               serial_clock_pre <= 1'b0;
1016                               serial_load_pre <= 1'b0;
1017                               xfer_state <= `GPIO_IDLE;
1018       		    end
           		    MISSING_ELSE
           <font color = "red">		    ==></font>
1019                       end
                           MISSING_DEFAULT
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b00 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b00 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b10 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-clock_redirect/simv/test">T47</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>2'b11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1048       	if (porb == 1'b0) begin
           	<font color = "green">-1-</font>  
1049                   // Set trim for PLL at (almost) slowest rate (~90MHz).  However,
1050                   // pll_trim[12] must be set to zero for proper startup.
1051                   pll_trim <= 26'b11111111111110111111111111;
           <font color = "green">            ==></font>
1052                   pll_sel <= 3'b010;		// Default output divider divide-by-2
1053                   pll90_sel <= 3'b010;	// Default secondary output divider divide-by-2
1054                   pll_div <= 5'b00100;	// Default feedback divider divide-by-8
1055                   pll_dco_ena <= 1'b1;	// Default free-running PLL
1056                   pll_ena <= 1'b0;		// Default PLL turned off
1057                   pll_bypass <= 1'b1;		// Default bypass mode (don't use PLL)
1058                   irq_spi <= 1'b0;
1059                   reset_reg <= 1'b0;
1060       
1061       	    // System monitoring signals
1062       	    clk1_output_dest <= 1'b0;
1063       	    clk2_output_dest <= 1'b0;
1064       	    trap_output_dest <= 1'b0;
1065       	    irq_1_inputsrc <= 1'b0;
1066       	    irq_2_inputsrc <= 1'b0;
1067       
1068       	    // GPIO Configuration, Data, and Control
1069       	    // To-do:  Get user project pad defaults from external inputs
1070       	    // to be configured by user or at project generation time.
1071       	    // Pads 1 to 4 are the SPI and considered critical startup
1072       	    // infrastructure, and should not be altered from the defaults
1073       	    // below.  NOTE:  These are not startup values, but they should
1074       	    // match the startup values applied to the GPIO, or else the
1075       	    // GPIO should be always triggered to load at startup.
1076       
1077       	    for (j = 0; j < `MPRJ_IO_PADS; j=j+1) begin
1078       		if ((j < 2) || (j >= `MPRJ_IO_PADS - 2)) begin
1079       		    gpio_configure[j] <= 'h1803;
1080                       end else begin
1081       		    if (j == 3) begin
1082       			// j == 3 corresponds to CSB, which is a weak pull-up
1083       	                gpio_configure[j] <= 'h0801;
1084       		    end else begin
1085       	                gpio_configure[j] <= 'h0403;
1086       		    end
1087       		end
1088       	    end
1089       
1090       	    mgmt_gpio_data <= 'd0;
1091       	    mgmt_gpio_data_buf <= 'd0;
1092       	    serial_bb_enable <= 1'b0;
1093       	    serial_bb_load <= 1'b0;
1094       	    serial_bb_data_1 <= 1'b0;
1095       	    serial_bb_data_2 <= 1'b0;
1096       	    serial_bb_clock <= 1'b0;
1097       	    serial_bb_resetn <= 1'b0;
1098       	    serial_xfer <= 1'b0;
1099       	    hkspi_disable <= 1'b0;
1100       	    pwr_ctrl_out <= 'd0;
1101       
1102       `ifdef USE_SRAM_RO_INTERFACE
1103       	    sram_ro_clk <= 1'b0;
1104       	    sram_ro_csb <= 1'b1;
1105       	    sram_ro_addr <= 8'h00;
1106       `endif
1107       
1108               end else begin
1109       	    if (cwstb == 1'b1) begin
           	    <font color = "green">-2-</font>  
1110                       case (caddr)
                           <font color = "green">-3-</font>  
1111       	    	    /* Register 8'h00 is reserved for future use */
1112       	    	    /* Registers 8'h01 to 8'h07 are read-only and cannot be written */
1113                   	    8'h08: begin
1114                       	pll_ena <= cdata[0];
           <font color = "green">                	==></font>
1115                       	pll_dco_ena <= cdata[1];
1116                   	    end
1117                   	    8'h09: begin
1118                       	pll_bypass <= cdata[0];
           <font color = "green">                	==></font>
1119                   	    end
1120                   	    8'h0a: begin
1121                       	irq_spi <= cdata[0];
           <font color = "green">                	==></font>
1122                   	    end
1123                   	    8'h0b: begin
1124                       	reset_reg <= cdata[0];
           <font color = "green">                	==></font>
1125                   	    end
1126       
1127       		    /* Register 0c (trap state) is read-only */
1128       
1129                   	    8'h0d: begin
1130                       	pll_trim[7:0] <= cdata;
           <font color = "green">                	==></font>
1131                   	    end
1132                   	    8'h0e: begin
1133                       	pll_trim[15:8] <= cdata;
           <font color = "green">                	==></font>
1134                   	    end
1135                   	    8'h0f: begin
1136                       	pll_trim[23:16] <= cdata;
           <font color = "green">                	==></font>
1137                   	    end
1138                   	    8'h10: begin
1139                       	pll_trim[25:24] <= cdata[1:0];
           <font color = "green">                	==></font>
1140                   	    end
1141                   	    8'h11: begin
1142                       	pll90_sel <= cdata[5:3];
           <font color = "green">                	==></font>
1143                       	pll_sel <= cdata[2:0];
1144                   	    end
1145                   	    8'h12: begin
1146                       	pll_div <= cdata[4:0];
           <font color = "green">                	==></font>
1147                   	    end
1148       	    	    8'h13: begin
1149       			serial_bb_data_2 <= cdata[6];
           <font color = "green">			==></font>
1150       			serial_bb_data_1 <= cdata[5];
1151       			serial_bb_clock  <= cdata[4];
1152       			serial_bb_load   <= cdata[3];
1153       			serial_bb_resetn <= cdata[2];
1154       			serial_bb_enable <= cdata[1];
1155       			serial_xfer <= cdata[0];
1156       	    	    end
1157       
1158       `ifdef USE_SRAM_RO_INTERFACE
1159       		    /* Optional:  Add SRAM read-only interface */
1160       		    8'h14: begin
1161       			sram_ro_clk <= cdata[1];
1162       			sram_ro_csb <= cdata[0];
1163       		    end
1164       		    8'h15: begin
1165       	    		sram_ro_addr <= cdata;
1166       		    end
1167       `endif
1168       		    
1169       		    /* Registers 16 to 19 (SRAM data) are read-only */
1170       
1171       		    /* Register 1a (power monitor) is read-only */
1172       
1173                   	    8'h1b: begin
1174       			clk1_output_dest <= cdata[2];
           <font color = "green">			==></font>
1175       			clk2_output_dest <= cdata[1];
1176       			trap_output_dest <= cdata[0];
1177       	    	    end
1178                   	    8'h1c: begin
1179       			irq_2_inputsrc <= cdata[1];
           <font color = "green">			==></font>
1180       			irq_1_inputsrc <= cdata[0];
1181       	    	    end
1182                   	    8'h1d: begin
1183       			gpio_configure[0][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1184       	    	    end
1185                   	    8'h1e: begin
1186       			gpio_configure[0][7:0] <= cdata;
           <font color = "green">			==></font>
1187       	    	    end
1188                   	    8'h1f: begin
1189       			gpio_configure[1][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1190       	    	    end
1191                   	    8'h20: begin
1192       			gpio_configure[1][7:0] <= cdata;
           <font color = "green">			==></font>
1193       	    	    end
1194                   	    8'h21: begin
1195       			gpio_configure[2][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1196       	    	    end
1197                   	    8'h22: begin
1198       			gpio_configure[2][7:0] <= cdata;
           <font color = "green">			==></font>
1199       	    	    end
1200                   	    8'h23: begin
1201       			gpio_configure[3][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1202       	    	    end
1203                   	    8'h24: begin
1204       			gpio_configure[3][7:0] <= cdata;
           <font color = "green">			==></font>
1205       	    	    end
1206                   	    8'h25: begin
1207       			gpio_configure[4][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1208       	    	    end
1209                   	    8'h26: begin
1210       			gpio_configure[4][7:0] <= cdata;
           <font color = "green">			==></font>
1211       	    	    end
1212                   	    8'h27: begin
1213       			gpio_configure[5][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1214       	    	    end
1215                   	    8'h28: begin
1216       			gpio_configure[5][7:0] <= cdata;
           <font color = "green">			==></font>
1217       	    	    end
1218                   	    8'h29: begin
1219       			gpio_configure[6][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1220       	    	    end
1221                   	    8'h2a: begin
1222       			gpio_configure[6][7:0] <= cdata;
           <font color = "green">			==></font>
1223       	    	    end
1224                   	    8'h2b: begin
1225       			gpio_configure[7][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1226       	    	    end
1227                   	    8'h2c: begin
1228       			gpio_configure[7][7:0] <= cdata;
           <font color = "green">			==></font>
1229       	    	    end
1230                   	    8'h2d: begin
1231       			gpio_configure[8][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1232       	    	    end
1233                   	    8'h2e: begin
1234       			gpio_configure[8][7:0] <= cdata;
           <font color = "green">			==></font>
1235       	    	    end
1236                   	    8'h2f: begin
1237       			gpio_configure[9][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1238       	    	    end
1239                   	    8'h30: begin
1240       			gpio_configure[9][7:0] <= cdata;
           <font color = "green">			==></font>
1241       	    	    end
1242                   	    8'h31: begin
1243       			gpio_configure[10][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1244       	    	    end
1245                   	    8'h32: begin
1246       			gpio_configure[10][7:0] <= cdata;
           <font color = "green">			==></font>
1247       	    	    end
1248                   	    8'h33: begin
1249       			gpio_configure[11][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1250       	    	    end
1251                   	    8'h34: begin
1252       			gpio_configure[11][7:0] <= cdata;
           <font color = "green">			==></font>
1253       	    	    end
1254                   	    8'h35: begin
1255       			gpio_configure[12][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1256       	    	    end
1257                   	    8'h36: begin
1258       			gpio_configure[12][7:0] <= cdata;
           <font color = "green">			==></font>
1259       	    	    end
1260                   	    8'h37: begin
1261       			gpio_configure[13][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1262       	    	    end
1263                   	    8'h38: begin
1264       			gpio_configure[13][7:0] <= cdata;
           <font color = "green">			==></font>
1265       	    	    end
1266                   	    8'h39: begin
1267       			gpio_configure[14][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1268       	    	    end
1269                   	    8'h3a: begin
1270       			gpio_configure[14][7:0] <= cdata;
           <font color = "green">			==></font>
1271       	    	    end
1272                   	    8'h3b: begin
1273       			gpio_configure[15][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1274       	    	    end
1275                   	    8'h3c: begin
1276       			gpio_configure[15][7:0] <= cdata;
           <font color = "green">			==></font>
1277       	    	    end
1278                   	    8'h3d: begin
1279       			gpio_configure[16][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1280       	    	    end
1281                   	    8'h3e: begin
1282       			gpio_configure[16][7:0] <= cdata;
           <font color = "green">			==></font>
1283       	    	    end
1284                   	    8'h3f: begin
1285       			gpio_configure[17][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1286       	    	    end
1287                   	    8'h40: begin
1288       			gpio_configure[17][7:0] <= cdata;
           <font color = "green">			==></font>
1289       	    	    end
1290                   	    8'h41: begin
1291       			gpio_configure[18][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1292       	    	    end
1293                   	    8'h42: begin
1294       			gpio_configure[18][7:0] <= cdata;
           <font color = "green">			==></font>
1295       	    	    end
1296                   	    8'h43: begin
1297       			gpio_configure[19][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1298       	    	    end
1299                   	    8'h44: begin
1300       			gpio_configure[19][7:0] <= cdata;
           <font color = "green">			==></font>
1301       	    	    end
1302                   	    8'h45: begin
1303       			gpio_configure[20][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1304       	    	    end
1305                   	    8'h46: begin
1306       			gpio_configure[20][7:0] <= cdata;
           <font color = "green">			==></font>
1307       	    	    end
1308                   	    8'h47: begin
1309       			gpio_configure[21][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1310       	    	    end
1311                   	    8'h48: begin
1312       			gpio_configure[21][7:0] <= cdata;
           <font color = "green">			==></font>
1313       	    	    end
1314                   	    8'h49: begin
1315       			gpio_configure[22][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1316       	    	    end
1317                   	    8'h4a: begin
1318       			gpio_configure[22][7:0] <= cdata;
           <font color = "green">			==></font>
1319       	    	    end
1320                   	    8'h4b: begin
1321       			gpio_configure[23][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1322       	    	    end
1323                   	    8'h4c: begin
1324       			gpio_configure[23][7:0] <= cdata;
           <font color = "green">			==></font>
1325       	    	    end
1326                   	    8'h4d: begin
1327       			gpio_configure[24][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1328       	    	    end
1329                   	    8'h4e: begin
1330       			gpio_configure[24][7:0] <= cdata;
           <font color = "green">			==></font>
1331       	    	    end
1332                   	    8'h4f: begin
1333       			gpio_configure[25][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1334       	    	    end
1335                   	    8'h50: begin
1336       			gpio_configure[25][7:0] <= cdata;
           <font color = "green">			==></font>
1337       	    	    end
1338                   	    8'h51: begin
1339       			gpio_configure[26][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1340       	    	    end
1341                   	    8'h52: begin
1342       			gpio_configure[26][7:0] <= cdata;
           <font color = "green">			==></font>
1343       	    	    end
1344                   	    8'h53: begin
1345       			gpio_configure[27][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1346       	    	    end
1347                   	    8'h54: begin
1348       			gpio_configure[27][7:0] <= cdata;
           <font color = "green">			==></font>
1349       	    	    end
1350                   	    8'h55: begin
1351       			gpio_configure[28][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1352       	    	    end
1353                   	    8'h56: begin
1354       			gpio_configure[28][7:0] <= cdata;
           <font color = "green">			==></font>
1355       	    	    end
1356                   	    8'h57: begin
1357       			gpio_configure[29][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1358       	    	    end
1359                   	    8'h58: begin
1360       			gpio_configure[29][7:0] <= cdata;
           <font color = "green">			==></font>
1361       	    	    end
1362                   	    8'h59: begin
1363       			gpio_configure[30][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1364       	    	    end
1365                   	    8'h5a: begin
1366       			gpio_configure[30][7:0] <= cdata;
           <font color = "green">			==></font>
1367       	    	    end
1368                   	    8'h5b: begin
1369       			gpio_configure[31][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1370       	    	    end
1371                   	    8'h5c: begin
1372       			gpio_configure[31][7:0] <= cdata;
           <font color = "green">			==></font>
1373       	    	    end
1374                   	    8'h5d: begin
1375       			gpio_configure[32][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1376       	    	    end
1377                   	    8'h5e: begin
1378       			gpio_configure[32][7:0] <= cdata;
           <font color = "green">			==></font>
1379       	    	    end
1380                   	    8'h5f: begin
1381       			gpio_configure[33][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1382       	    	    end
1383                   	    8'h60: begin
1384       			gpio_configure[33][7:0] <= cdata;
           <font color = "green">			==></font>
1385       	    	    end
1386                   	    8'h61: begin
1387       			gpio_configure[34][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1388       	    	    end
1389                   	    8'h62: begin
1390       			gpio_configure[34][7:0] <= cdata;
           <font color = "green">			==></font>
1391       	    	    end
1392                   	    8'h63: begin
1393       			gpio_configure[35][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1394       	    	    end
1395                   	    8'h64: begin
1396       			gpio_configure[35][7:0] <= cdata;
           <font color = "green">			==></font>
1397       	    	    end
1398                   	    8'h65: begin
1399       			gpio_configure[36][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1400       	    	    end
1401                   	    8'h66: begin
1402       			gpio_configure[36][7:0] <= cdata;
           <font color = "green">			==></font>
1403       	    	    end
1404                   	    8'h67: begin
1405       			gpio_configure[37][12:8] <= cdata[4:0];
           <font color = "green">			==></font>
1406       	    	    end
1407                   	    8'h68: begin
1408       			gpio_configure[37][7:0] <= cdata;
           <font color = "green">			==></font>
1409       	    	    end
1410       	    	    8'h69: begin
1411       			mgmt_gpio_data[37:32] <= cdata[5:0];
           <font color = "green">			==></font>
1412       	    	    end
1413       	    	    8'h6a: begin
1414       			/* NOTE: mgmt_gpio_data updates only on the	*/
1415       			/* upper byte write when writing through the	*/
1416       			/* wishbone back-door.  This lets all bits	*/
1417       			/* update at the same time.			*/
1418       			if (spi_is_active) begin
           			<font color = "red">-4-</font>  
1419       			    mgmt_gpio_data[31:24] <= cdata;
           <font color = "red">			    ==></font>
1420       			end else begin
1421       			    mgmt_gpio_data[31:0] <= {cdata, mgmt_gpio_data_buf};
           <font color = "green">			    ==></font>
1422       			end
1423       	    	    end
1424       	    	    8'h6b: begin
1425       			if (spi_is_active) begin
           			<font color = "red">-5-</font>  
1426       			    mgmt_gpio_data[23:16] <= cdata;
           <font color = "red">			    ==></font>
1427       			end else begin
1428       			    mgmt_gpio_data_buf[23:16] <= cdata;
           <font color = "green">			    ==></font>
1429       			end
1430       	    	    end
1431       	    	    8'h6c: begin
1432       			if (spi_is_active) begin
           			<font color = "red">-6-</font>  
1433       			    mgmt_gpio_data[15:8] <= cdata;
           <font color = "red">			    ==></font>
1434       			end else begin
1435       			    mgmt_gpio_data_buf[15:8] <= cdata;
           <font color = "green">			    ==></font>
1436       			end
1437       	    	    end
1438       	    	    8'h6d: begin
1439       			if (spi_is_active) begin
           			<font color = "red">-7-</font>  
1440       			    mgmt_gpio_data[7:0] <= cdata;
           <font color = "red">			    ==></font>
1441       			end else begin
1442       			    mgmt_gpio_data_buf[7:0] <= cdata;
           <font color = "green">			    ==></font>
1443       			end
1444       	    	    end
1445       	    	    8'h6e: begin
1446       			pwr_ctrl_out <= cdata[3:0];
           <font color = "green">			==></font>
1447       	    	    end
1448       	    	    8'h6f: begin
1449       			hkspi_disable <= cdata[0];
           <font color = "green">			==></font>
1450       	    	    end
           	    	    MISSING_DEFAULT
           <font color = "green">	    	    ==></font>
1451               	endcase	// (caddr)
1452           	    end else begin
1453       	    	serial_xfer <= 1'b0;	// Serial transfer is self-resetting
           <font color = "green">	    	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h08 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_disable/simv/test">T41</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h09 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h0a </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h0b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-cpu_reset/simv/test">T33</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h0d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h0e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h0f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h10 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h11 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h12 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-pll/simv/test">T34</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h13 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h1b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-clock_redirect/simv/test">T47</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h1c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-hk_regs_wr_spi/simv/test">T27</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h1d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h1e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h1f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h20 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h21 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h22 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h23 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h24 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h25 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h26 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h27 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h28 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h29 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2a </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h2f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h30 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h31 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h32 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h33 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h34 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h35 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h36 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h37 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h38 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h39 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3a </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h3f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h40 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h41 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h42 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h43 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h44 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h45 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h46 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h47 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h48 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h49 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4a </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h4f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h50 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h51 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h52 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h53 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h54 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h55 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h56 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h57 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h58 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h59 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5a </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5b </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h5f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h60 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h61 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h62 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h63 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h64 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h65 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h66 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h67 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h68 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h69 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6a </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6a </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6b </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6b </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6c </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6d </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6e </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-hk_regs_wr_spi/simv/test">T27</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>8'h6f </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>,<span title = "RTL-gpio_all_i/simv/test">T19</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_4366">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_housekeeping">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
