#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000021985851d90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002198585d430 .scope module, "tb_mpg_streamer" "tb_mpg_streamer" 3 3;
 .timescale -9 -12;
v00000219858d3650_0 .var "busy", 0 0;
v00000219858d36f0_0 .var "clk", 0 0;
v00000219858d3790_0 .var "expected_data", 7 0;
v00000219858d3f10_0 .var "file_size", 63 0;
v00000219858d4410_0 .var "rst_n", 0 0;
v00000219858d3d30_0 .var "sd_ack", 0 0;
v00000219858d33d0_0 .var "sd_buff_addr", 13 0;
v00000219858d3fb0_0 .var "sd_buff_dout", 7 0;
v00000219858d4cd0_0 .var "sd_buff_wr", 0 0;
v00000219858d40f0_0 .net "sd_lba", 31 0, v00000219858d4870_0;  1 drivers
v00000219858d4e10_0 .net "sd_rd", 0 0, v00000219858d4550_0;  1 drivers
v00000219858d4190_0 .var "start", 0 0;
v00000219858d3830_0 .net "stream_data", 7 0, v00000219858d35b0_0;  1 drivers
v00000219858d2f70_0 .net "stream_valid", 0 0, v00000219858d3bf0_0;  1 drivers
S_000002198585d5c0 .scope task, "fill_buffer" "fill_buffer" 3 89, 3 89 0, S_000002198585d430;
 .timescale -9 -12;
v00000219858528d0_0 .var/i "i", 31 0;
E_000002198587e560 .event posedge, v00000219858d4730_0;
TD_tb_mpg_streamer.fill_buffer ;
    %vpi_call/w 3 92 "$display", "HPS: Filling buffer for sector request..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000219858528d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000219858528d0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000219858528d0_0;
    %pad/s 14;
    %assign/vec4 v00000219858d33d0_0, 0;
    %load/vec4 v00000219858528d0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000219858d3fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000219858d4cd0_0, 0;
    %wait E_000002198587e560;
    %load/vec4 v00000219858528d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000219858528d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000219858d4cd0_0, 0;
    %end;
S_0000021985822d00 .scope module, "uut" "mpg_streamer" 3 23, 4 10 0, S_000002198585d430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 64 "file_size";
    .port_info 4 /OUTPUT 32 "sd_lba";
    .port_info 5 /OUTPUT 1 "sd_rd";
    .port_info 6 /INPUT 1 "sd_ack";
    .port_info 7 /INPUT 14 "sd_buff_addr";
    .port_info 8 /INPUT 8 "sd_buff_dout";
    .port_info 9 /INPUT 1 "sd_buff_wr";
    .port_info 10 /OUTPUT 8 "stream_data";
    .port_info 11 /OUTPUT 1 "stream_valid";
    .port_info 12 /INPUT 1 "busy";
    .port_info 13 /OUTPUT 8 "debug";
P_000002198585d750 .param/l "ADDR_WIDTH" 1 4 40, +C4<00000000000000000000000000001110>;
P_000002198585d788 .param/l "CACHE_SIZE" 1 4 41, +C4<00000000000000000100000000000000>;
P_000002198585d7c0 .param/l "SECTOR_SIZE" 1 4 42, +C4<00000000000000000000001000000000>;
L_000002198587aa30 .functor BUFZ 1, L_00000219858d4230, C4<0>, C4<0>, C4<0>;
L_000002198587ab80 .functor BUFZ 1, L_00000219858d3150, C4<0>, C4<0>, C4<0>;
L_000002198587a9c0 .functor BUFZ 1, v00000219858d4550_0, C4<0>, C4<0>, C4<0>;
L_000002198587a790 .functor BUFZ 1, v00000219858d3d30_0, C4<0>, C4<0>, C4<0>;
v0000021985852d30_0 .net *"_ivl_13", 31 0, L_00000219858d31f0;  1 drivers
L_0000021985910118 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v0000021985852510_0 .net/2u *"_ivl_14", 31 0, L_0000021985910118;  1 drivers
v0000021985852e70_0 .net *"_ivl_16", 31 0, L_00000219858d42d0;  1 drivers
v0000021985852650_0 .net *"_ivl_19", 8 0, L_00000219858d3290;  1 drivers
v00000219858526f0_0 .net *"_ivl_20", 31 0, L_00000219858e5ec0;  1 drivers
L_0000021985910160 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021985852dd0_0 .net *"_ivl_23", 22 0, L_0000021985910160;  1 drivers
L_00000219859101a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021985852ab0_0 .net/2u *"_ivl_24", 31 0, L_00000219859101a8;  1 drivers
v00000219858521f0_0 .net *"_ivl_26", 0 0, L_00000219858e5600;  1 drivers
L_00000219859101f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021985852790_0 .net/2u *"_ivl_28", 31 0, L_00000219859101f0;  1 drivers
L_0000021985910238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021985852150_0 .net/2u *"_ivl_30", 31 0, L_0000021985910238;  1 drivers
v0000021985852330_0 .net *"_ivl_32", 31 0, L_00000219858e66e0;  1 drivers
v0000021985852290_0 .net *"_ivl_39", 0 0, v00000219858d3470_0;  1 drivers
v00000219858520b0_0 .net *"_ivl_4", 31 0, L_00000219858d49b0;  1 drivers
v0000021985851f70_0 .net *"_ivl_43", 0 0, v00000219858d4c30_0;  1 drivers
v0000021985852970_0 .net *"_ivl_47", 0 0, L_000002198587aa30;  1 drivers
v0000021985852010_0 .net *"_ivl_51", 0 0, L_000002198587ab80;  1 drivers
v0000021985852bf0_0 .net *"_ivl_55", 0 0, L_000002198587a9c0;  1 drivers
v0000021985852a10_0 .net *"_ivl_59", 0 0, L_000002198587a790;  1 drivers
v0000021985852b50_0 .net *"_ivl_63", 0 0, L_00000219858e6280;  1 drivers
v0000021985852c90_0 .net *"_ivl_68", 0 0, L_00000219858e6be0;  1 drivers
L_0000021985910088 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000219858d4af0_0 .net *"_ivl_7", 17 0, L_0000021985910088;  1 drivers
L_00000219859100d0 .functor BUFT 1, C4<00000000000000000011110111111111>, C4<0>, C4<0>, C4<0>;
v00000219858d4a50_0 .net/2u *"_ivl_8", 31 0, L_00000219859100d0;  1 drivers
v00000219858d3470_0 .var "active", 0 0;
v00000219858d3ab0_0 .net "busy", 0 0, v00000219858d3650_0;  1 drivers
v00000219858d3010_0 .net "cache_has_data", 0 0, L_00000219858d3150;  1 drivers
v00000219858d45f0_0 .net "cache_has_room", 0 0, L_00000219858d4230;  1 drivers
v00000219858d4690_0 .net "cache_level", 13 0, L_00000219858d30b0;  1 drivers
v00000219858d44b0 .array "cache_mem", 16383 0, 7 0;
v00000219858d3c90_0 .var "cache_rd_data", 7 0;
v00000219858d4730_0 .net "clk", 0 0, v00000219858d36f0_0;  1 drivers
v00000219858d3a10_0 .net "debug", 7 0, L_00000219858e5880;  1 drivers
v00000219858d4370_0 .net "file_size", 63 0, v00000219858d3f10_0;  1 drivers
v00000219858d3b50_0 .var "next_lba", 31 0;
v00000219858d4d70_0 .var "rd_ptr", 13 0;
v00000219858d47d0_0 .var "read_valid_pipe", 0 0;
v00000219858d4050_0 .net "rst_n", 0 0, v00000219858d4410_0;  1 drivers
v00000219858d38d0_0 .net "sd_ack", 0 0, v00000219858d3d30_0;  1 drivers
v00000219858d4b90_0 .var "sd_ack_prev", 0 0;
v00000219858d3970_0 .net "sd_buff_addr", 13 0, v00000219858d33d0_0;  1 drivers
v00000219858d3510_0 .net "sd_buff_dout", 7 0, v00000219858d3fb0_0;  1 drivers
v00000219858d3e70_0 .net "sd_buff_wr", 0 0, v00000219858d4cd0_0;  1 drivers
v00000219858d4870_0 .var "sd_lba", 31 0;
v00000219858d4550_0 .var "sd_rd", 0 0;
v00000219858d4c30_0 .var "sector_pending", 0 0;
v00000219858d3dd0_0 .net "start", 0 0, v00000219858d4190_0;  1 drivers
v00000219858d35b0_0 .var "stream_data", 7 0;
v00000219858d3bf0_0 .var "stream_valid", 0 0;
v00000219858d3330_0 .net "total_sectors", 31 0, L_00000219858e56a0;  1 drivers
v00000219858d4910_0 .var "wr_ptr", 13 0;
E_000002198587e5a0/0 .event negedge, v00000219858d4050_0;
E_000002198587e5a0/1 .event posedge, v00000219858d4730_0;
E_000002198587e5a0 .event/or E_000002198587e5a0/0, E_000002198587e5a0/1;
L_00000219858d30b0 .arith/sub 14, v00000219858d4910_0, v00000219858d4d70_0;
L_00000219858d3150 .cmp/ne 14, v00000219858d4910_0, v00000219858d4d70_0;
L_00000219858d49b0 .concat [ 14 18 0 0], L_00000219858d30b0, L_0000021985910088;
L_00000219858d4230 .cmp/gt 32, L_00000219859100d0, L_00000219858d49b0;
L_00000219858d31f0 .part v00000219858d3f10_0, 0, 32;
L_00000219858d42d0 .arith/div 32, L_00000219858d31f0, L_0000021985910118;
L_00000219858d3290 .part v00000219858d3f10_0, 0, 9;
L_00000219858e5ec0 .concat [ 9 23 0 0], L_00000219858d3290, L_0000021985910160;
L_00000219858e5600 .cmp/ne 32, L_00000219858e5ec0, L_00000219859101a8;
L_00000219858e66e0 .functor MUXZ 32, L_0000021985910238, L_00000219859101f0, L_00000219858e5600, C4<>;
L_00000219858e56a0 .arith/sum 32, L_00000219858d42d0, L_00000219858e66e0;
L_00000219858e6280 .part v00000219858d4910_0, 9, 1;
LS_00000219858e5880_0_0 .concat8 [ 1 1 1 1], v00000219858d3470_0, v00000219858d4c30_0, L_000002198587aa30, L_000002198587ab80;
LS_00000219858e5880_0_4 .concat8 [ 1 1 1 1], L_000002198587a9c0, L_000002198587a790, L_00000219858e6280, L_00000219858e6be0;
L_00000219858e5880 .concat8 [ 4 4 0 0], LS_00000219858e5880_0_0, LS_00000219858e5880_0_4;
L_00000219858e6be0 .part v00000219858d4d70_0, 9, 1;
    .scope S_0000021985822d00;
T_1 ;
    %wait E_000002198587e560;
    %load/vec4 v00000219858d4d70_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v00000219858d44b0, 4;
    %assign/vec4 v00000219858d3c90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021985822d00;
T_2 ;
    %wait E_000002198587e560;
    %load/vec4 v00000219858d3e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000219858d3510_0;
    %load/vec4 v00000219858d4910_0;
    %load/vec4 v00000219858d3970_0;
    %parti/s 9, 0, 2;
    %pad/u 14;
    %add;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000219858d44b0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021985822d00;
T_3 ;
    %wait E_000002198587e5a0;
    %load/vec4 v00000219858d4050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000219858d3470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000219858d3b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000219858d4870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000219858d4550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000219858d4c30_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000219858d4910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000219858d4b90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000219858d38d0_0;
    %assign/vec4 v00000219858d4b90_0, 0;
    %load/vec4 v00000219858d3dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000219858d3470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000219858d3b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000219858d4870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000219858d4550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000219858d4c30_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000219858d4910_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000219858d3470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000219858d4b90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.8, 9;
    %load/vec4 v00000219858d38d0_0;
    %nor/r;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000219858d4c30_0, 0;
    %load/vec4 v00000219858d4910_0;
    %pad/u 32;
    %addi 512, 0, 32;
    %pad/u 14;
    %assign/vec4 v00000219858d4910_0, 0;
    %load/vec4 v00000219858d3b50_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000219858d3b50_0, 0;
T_3.6 ;
    %load/vec4 v00000219858d4c30_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_3.13, 11;
    %load/vec4 v00000219858d38d0_0;
    %nor/r;
    %and;
T_3.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.12, 10;
    %load/vec4 v00000219858d45f0_0;
    %and;
T_3.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.11, 9;
    %load/vec4 v00000219858d3b50_0;
    %load/vec4 v00000219858d3330_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v00000219858d3b50_0;
    %assign/vec4 v00000219858d4870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000219858d4550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000219858d4c30_0, 0;
T_3.9 ;
    %load/vec4 v00000219858d38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000219858d4550_0, 0;
T_3.14 ;
    %load/vec4 v00000219858d3330_0;
    %load/vec4 v00000219858d3b50_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_3.19, 5;
    %load/vec4 v00000219858d4c30_0;
    %nor/r;
    %and;
T_3.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.18, 9;
    %load/vec4 v00000219858d3010_0;
    %nor/r;
    %and;
T_3.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000219858d3470_0, 0;
T_3.16 ;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021985822d00;
T_4 ;
    %wait E_000002198587e5a0;
    %load/vec4 v00000219858d4050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000219858d35b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000219858d3bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000219858d47d0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000219858d4d70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000219858d3dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v00000219858d4d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000219858d3bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000219858d47d0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000219858d3bf0_0, 0;
    %load/vec4 v00000219858d47d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000219858d3c90_0;
    %assign/vec4 v00000219858d35b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000219858d3bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000219858d47d0_0, 0;
T_4.4 ;
    %load/vec4 v00000219858d3ab0_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.10, 11;
    %load/vec4 v00000219858d47d0_0;
    %nor/r;
    %and;
T_4.10;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.9, 10;
    %load/vec4 v00000219858d3010_0;
    %and;
T_4.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.8, 9;
    %load/vec4 v00000219858d3470_0;
    %and;
T_4.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v00000219858d4d70_0;
    %addi 1, 0, 14;
    %assign/vec4 v00000219858d4d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000219858d47d0_0, 0;
T_4.6 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002198585d430;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219858d36f0_0, 0, 1;
T_5.0 ;
    %delay 10000, 0;
    %load/vec4 v00000219858d36f0_0;
    %inv;
    %store/vec4 v00000219858d36f0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000002198585d430;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219858d4410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219858d4190_0, 0, 1;
    %pushi/vec4 10000, 0, 64;
    %store/vec4 v00000219858d3f10_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219858d3d30_0, 0, 1;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v00000219858d33d0_0, 0, 14;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000219858d3fb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219858d4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219858d3650_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219858d4410_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000219858d4190_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000219858d4190_0, 0, 1;
    %delay 50000000, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002198585d430;
T_7 ;
    %wait E_000002198587e560;
    %load/vec4 v00000219858d4e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v00000219858d3d30_0;
    %nor/r;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 20, 0, 32;
T_7.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.4, 5;
    %jmp/1 T_7.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002198587e560;
    %jmp T_7.3;
T_7.4 ;
    %pop/vec4 1;
    %fork TD_tb_mpg_streamer.fill_buffer, S_000002198585d5c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000219858d3d30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000219858d4e10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.7, 9;
    %load/vec4 v00000219858d3d30_0;
    %and;
T_7.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000219858d3d30_0, 0;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002198585d430;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000219858d3790_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_000002198585d430;
T_9 ;
    %wait E_000002198587e560;
    %load/vec4 v00000219858d2f70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v00000219858d3650_0;
    %nor/r;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000219858d3830_0;
    %load/vec4 v00000219858d3790_0;
    %cmp/ne;
    %jmp/0xz  T_9.3, 6;
    %vpi_call/w 3 110 "$display", "ERROR: Mismatch! Expected %h, Got %h", v00000219858d3790_0, v00000219858d3830_0 {0 0 0};
    %vpi_call/w 3 111 "$stop" {0 0 0};
T_9.3 ;
    %load/vec4 v00000219858d3790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.5, 4;
    %vpi_call/w 3 113 "$display", "Simulation: First byte consumed correctly!" {0 0 0};
T_9.5 ;
    %load/vec4 v00000219858d3790_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_9.7, 4;
    %vpi_call/w 3 114 "$display", "Simulation: 256 bytes consumed correctly!" {0 0 0};
T_9.7 ;
    %load/vec4 v00000219858d3790_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000219858d3790_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_mpg_streamer.sv";
    "..\rtl\mpg_streamer.sv";
