var searchData=
[
  ['package_5fbase_0',['PACKAGE_BASE',['../group___peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096',1,'stm32l432xx.h']]],
  ['page_1',['Page',['../struct_f_l_a_s_h___erase_init_type_def.html#ad5ac387429b4b85d2ee00e34559b4a28',1,'FLASH_EraseInitTypeDef']]],
  ['parent_2',['Parent',['../struct_____d_m_a___handle_type_def.html#a6ee5f2130887847bbc051932ea43b73d',1,'__DMA_HandleTypeDef']]],
  ['parity_3',['Parity',['../struct_u_a_r_t___init_type_def.html#a1d60a99b8f3965f01ab23444b154ba79',1,'UART_InitTypeDef']]],
  ['pbuffptr_4',['pBuffPtr',['../struct_____i2_c___handle_type_def.html#ae5b117ad14c78eb266b018fb972e315e',1,'__I2C_HandleTypeDef']]],
  ['pcrop1er_5',['PCROP1ER',['../struct_f_l_a_s_h___type_def.html#aa0e34261741fdac1326900b59c746790',1,'FLASH_TypeDef']]],
  ['pcrop1sr_6',['PCROP1SR',['../struct_f_l_a_s_h___type_def.html#a9e1c86171e89f89cb5d337c55fe53e01',1,'FLASH_TypeDef']]],
  ['pcropconfig_7',['PCROPConfig',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#a07a586e1c17edc17ab5ef6fde379e1df',1,'FLASH_OBProgramInitTypeDef']]],
  ['pcropendaddr_8',['PCROPEndAddr',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#ab5a6185fe25711bf99fb0abd4a751711',1,'FLASH_OBProgramInitTypeDef']]],
  ['pcropstartaddr_9',['PCROPStartAddr',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#a9dbd10c816d4f923270ba9d8930cc1d2',1,'FLASH_OBProgramInitTypeDef']]],
  ['pcsr_10',['PCSR',['../group___c_m_s_i_s__core___debug_functions.html#ga72e52fffe9ac6af0ee15877e2d5dac41',1,'DWT_Type']]],
  ['pdcra_11',['PDCRA',['../struct_p_w_r___type_def.html#a2676bf9a592b8a6befd85ae98ea597b0',1,'PWR_TypeDef']]],
  ['pdcrb_12',['PDCRB',['../struct_p_w_r___type_def.html#a1bc6c88bc9f84bd8b0f527cb86bfabe0',1,'PWR_TypeDef']]],
  ['pdcrc_13',['PDCRC',['../struct_p_w_r___type_def.html#a8b419b22309c807ea4e6f1121c1afc12',1,'PWR_TypeDef']]],
  ['pdcrd_14',['PDCRD',['../struct_p_w_r___type_def.html#a0c82c09f5896fc28b5455f2ae5fcb1b1',1,'PWR_TypeDef']]],
  ['pdcre_15',['PDCRE',['../struct_p_w_r___type_def.html#a4770038c721e2d0286203aa1129bb893',1,'PWR_TypeDef']]],
  ['pdcrh_16',['PDCRH',['../struct_p_w_r___type_def.html#a331f512e0a904c7e356e9ab2a7c1769f',1,'PWR_TypeDef']]],
  ['pdkeyr_17',['PDKEYR',['../struct_f_l_a_s_h___type_def.html#aa9f5b0f466070a82627be260a1ad062b',1,'FLASH_TypeDef']]],
  ['pecr_18',['PECR',['../struct_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b',1,'I2C_TypeDef']]],
  ['pendingcallback_19',['PendingCallback',['../struct_e_x_t_i___handle_type_def.html#aeae0a8364e2078d0c61240a6906fdfd3',1,'EXTI_HandleTypeDef']]],
  ['pendsv_5fhandler_20',['PendSV_Handler',['../stm32l4xx__it_8c.html#a6303e1f258cbdc1f970ce579cc015623',1,'PendSV_Handler(void):&#160;stm32l4xx_it.c'],['../stm32l4xx__it_8h.html#a6303e1f258cbdc1f970ce579cc015623',1,'PendSV_Handler(void):&#160;stm32l4xx_it.c']]],
  ['pendsv_5firqn_21',['PendSV_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2',1,'stm32l432xx.h']]],
  ['period_22',['Period',['../struct_t_i_m___base___init_type_def.html#a49500eef6a2354eeee4adc005bf9cef6',1,'TIM_Base_InitTypeDef']]],
  ['periph_20clock_20selection_23',['Periph Clock Selection',['../group___r_c_c_ex___periph___clock___selection.html',1,'']]],
  ['periph_5fbase_24',['PERIPH_BASE',['../group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0',1,'stm32l432xx.h']]],
  ['periph_5fbb_5fbase_25',['PERIPH_BB_BASE',['../group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a',1,'stm32l432xx.h']]],
  ['periphclockselection_26',['PeriphClockSelection',['../struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2',1,'RCC_PeriphCLKInitTypeDef']]],
  ['periphdataalignment_27',['PeriphDataAlignment',['../struct_d_m_a___init_type_def.html#aca5b89241171c093fd0fc6dacf72683c',1,'DMA_InitTypeDef']]],
  ['peripheral_20control_20functions_28',['Peripheral Control functions',['../group___c_o_r_t_e_x___exported___functions___group2.html',1,'(Global Namespace)'],['../group___p_w_r___exported___functions___group2.html',1,'(Global Namespace)'],['../group___u_a_r_t___exported___functions___group3.html',1,'(Global Namespace)']]],
  ['peripheral_20state_20and_20error_20functions_29',['Peripheral State and Error functions',['../group___u_a_r_t___exported___functions___group4.html',1,'']]],
  ['peripheral_20state_2c_20mode_20and_20error_20functions_30',['Peripheral State, Mode and Error functions',['../group___i2_c___exported___functions___group3.html',1,'']]],
  ['peripheral_20voltage_20monitoring_20type_31',['Peripheral Voltage Monitoring type',['../group___p_w_r_ex___p_v_m___type.html',1,'']]],
  ['peripheral_5fdeclaration_32',['Peripheral_declaration',['../group___peripheral__declaration.html',1,'']]],
  ['peripheral_5finterrupt_5fnumber_5fdefinition_33',['Peripheral_interrupt_number_definition',['../group___peripheral__interrupt__number__definition.html',1,'']]],
  ['peripheral_5fmemory_5fmap_34',['Peripheral_memory_map',['../group___peripheral__memory__map.html',1,'']]],
  ['peripheral_5fregisters_5fbits_5fdefinition_35',['Peripheral_Registers_Bits_Definition',['../group___peripheral___registers___bits___definition.html',1,'']]],
  ['peripheral_5fregisters_5fstructures_36',['Peripheral_registers_structures',['../group___peripheral__registers__structures.html',1,'']]],
  ['periphinc_37',['PeriphInc',['../struct_d_m_a___init_type_def.html#a4925ca3ceb52340daddc92817dc304d9',1,'DMA_InitTypeDef']]],
  ['pfr_38',['PFR',['../group___c_m_s_i_s__core___debug_functions.html#ga1ecf64bb2faf3ee512e4b40a290e4d71',1,'SCB_Type']]],
  ['pid0_39',['PID0',['../group___c_m_s_i_s__core___debug_functions.html#ga6e3343cc3c4a8a5a6f14937882e9202a',1,'ITM_Type']]],
  ['pid1_40',['PID1',['../group___c_m_s_i_s__core___debug_functions.html#gafa06959344f4991b00e6c545dd2fa30b',1,'ITM_Type']]],
  ['pid2_41',['PID2',['../group___c_m_s_i_s__core___debug_functions.html#ga63db39f871596d28e69c283288ea2eba',1,'ITM_Type']]],
  ['pid3_42',['PID3',['../group___c_m_s_i_s__core___debug_functions.html#gac2d006eed52ba550a309e5f61ed9c401',1,'ITM_Type']]],
  ['pid4_43',['PID4',['../group___c_m_s_i_s__core___debug_functions.html#ga4c002e97cda2375d7421ad6415b6a02f',1,'ITM_Type']]],
  ['pid5_44',['PID5',['../group___c_m_s_i_s__core___debug_functions.html#gac085b26f43fefeef9a4cf5c2af5e4a38',1,'ITM_Type']]],
  ['pid6_45',['PID6',['../group___c_m_s_i_s__core___debug_functions.html#ga83ac5d00dee24cc7f805b5c147625593',1,'ITM_Type']]],
  ['pid7_46',['PID7',['../group___c_m_s_i_s__core___debug_functions.html#gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f',1,'ITM_Type']]],
  ['pin_47',['Pin',['../struct_g_p_i_o___init_type_def.html#a871d0ab74071724e96b7cc9ae2a7532b',1,'GPIO_InitTypeDef']]],
  ['pir_48',['PIR',['../struct_q_u_a_d_s_p_i___type_def.html#aa9e54bfb9deb2d92de2c3f62d33793da',1,'QUADSPI_TypeDef']]],
  ['pll_49',['PLL',['../struct_r_c_c___osc_init_type_def.html#a7ec4025786fa81e2a4bfc42832c0eddf',1,'RCC_OscInitTypeDef']]],
  ['pll_20clock_20output_50',['PLL Clock Output',['../group___r_c_c___p_l_l___clock___output.html',1,'']]],
  ['pll_20clock_20source_51',['PLL Clock Source',['../group___r_c_c___p_l_l___clock___source.html',1,'']]],
  ['pll_20config_52',['PLL Config',['../group___r_c_c___p_l_l___config.html',1,'']]],
  ['pllcfgr_53',['PLLCFGR',['../struct_r_c_c___type_def.html#ae6ff257862eba6b4b367feea786bf1fd',1,'RCC_TypeDef']]],
  ['pllm_54',['PLLM',['../struct_r_c_c___p_l_l_init_type_def.html#adb1ffaed93a1680042e24b5442b90af4',1,'RCC_PLLInitTypeDef']]],
  ['plln_55',['PLLN',['../struct_r_c_c___p_l_l_init_type_def.html#a2e8a73f7961f8d6570193c68daba88a6',1,'RCC_PLLInitTypeDef']]],
  ['pllq_56',['PLLQ',['../struct_r_c_c___p_l_l_init_type_def.html#a4f9e0db99adb7afb9d2a87a2b4f433ab',1,'RCC_PLLInitTypeDef']]],
  ['pllq_20clock_20divider_57',['PLLQ Clock Divider',['../group___r_c_c___p_l_l_q___clock___divider.html',1,'']]],
  ['pllr_58',['PLLR',['../struct_r_c_c___p_l_l_init_type_def.html#a5777f8788531e0fc3f35b0e5d1c7a445',1,'RCC_PLLInitTypeDef']]],
  ['pllr_20clock_20divider_59',['PLLR Clock Divider',['../group___r_c_c___p_l_l_r___clock___divider.html',1,'']]],
  ['pllsai1cfgr_60',['PLLSAI1CFGR',['../struct_r_c_c___type_def.html#aec29b95d7147a72cfacdda3cb14338ee',1,'RCC_TypeDef']]],
  ['pllsource_61',['PLLSource',['../struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f',1,'RCC_PLLInitTypeDef']]],
  ['pllstate_62',['PLLState',['../struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0',1,'RCC_PLLInitTypeDef']]],
  ['pol_63',['POL',['../struct_c_r_c___type_def.html#a9037a11797290aef4ac48048c07e2e89',1,'CRC_TypeDef']]],
  ['polarity_64',['Polarity',['../struct_t_i_m_ex___break_input_config_type_def.html#aa8163c013b720459c0e6a92c84d5bef9',1,'TIMEx_BreakInputConfigTypeDef']]],
  ['port_65',['PORT',['../group___c_m_s_i_s__core___debug_functions.html#gaa341fc96047660493a24dec4fde18a6a',1,'ITM_Type::PORT()'],['../group___c_m_s_i_s__core___debug_functions.html#gac15abccce5331a89a1dd52e1c7458084',1,'ITM_Type::PORT()'],['../group___c_m_s_i_s__core___debug_functions.html#ga94b4986a36ef1a21a7ae7be8bc46e04a',1,'ITM_Type::PORT()'],['../group___c_m_s_i_s__core___debug_functions.html#gada1ed6c779e2966a4d46cece8c776e87',1,'ITM_Type::PORT()'],['../group___c_m_s_i_s__core___debug_functions.html#ga0c37089bfb34c34543d29b98455c2b35',1,'ITM_Type::PORT()'],['../group___c_m_s_i_s__core___debug_functions.html#gad68d44bd19c550e4c86f3acca3657041',1,'ITM_Type::PORT()'],['../group___c_m_s_i_s__core___debug_functions.html#ga1f5da59fa27aae410806b7dbe9e499c6',1,'ITM_Type::PORT()'],['../group___c_m_s_i_s__core___debug_functions.html#ga77ccdbfee9303158623184ee2455c9ca',1,'ITM_Type::PORT()']]],
  ['pr_66',['PR',['../struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af',1,'IWDG_TypeDef']]],
  ['pr1_67',['PR1',['../struct_e_x_t_i___type_def.html#a4270c3f84d19ae7e5ddac96cf36fb9fe',1,'EXTI_TypeDef']]],
  ['pr2_68',['PR2',['../struct_e_x_t_i___type_def.html#afa9403cd8cce41e2f668bb31b5821efa',1,'EXTI_TypeDef']]],
  ['prer_69',['PRER',['../struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b',1,'RTC_TypeDef']]],
  ['prescaler_70',['Prescaler',['../struct_t_i_m___base___init_type_def.html#affb82025da5b8d4a06e61f1690460f4d',1,'TIM_Base_InitTypeDef']]],
  ['previousstate_71',['PreviousState',['../struct_____i2_c___handle_type_def.html#aa74abfd1a56073ae8c2c826db1be0628',1,'__I2C_HandleTypeDef']]],
  ['priority_72',['Priority',['../struct_d_m_a___init_type_def.html#a72acf77c0b19359eb70764505ae4bd70',1,'DMA_InitTypeDef']]],
  ['programmable_20voltage_20detection_20levels_73',['Programmable Voltage Detection levels',['../group___p_w_r___p_v_d__detection__level.html',1,'']]],
  ['prxbuffptr_74',['pRxBuffPtr',['../struct_____u_a_r_t___handle_type_def.html#a7cee540cb21048ac48ba17355440e668',1,'__UART_HandleTypeDef']]],
  ['psc_75',['PSC',['../struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180',1,'TIM_TypeDef']]],
  ['pscr_76',['PSCR',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga3fbc5c84a2a24bd6195e970ff8898024',1,'TPI_Type']]],
  ['psmar_77',['PSMAR',['../struct_q_u_a_d_s_p_i___type_def.html#a986e18db58469e5dd0e756b2b405b805',1,'QUADSPI_TypeDef']]],
  ['psmkr_78',['PSMKR',['../struct_q_u_a_d_s_p_i___type_def.html#a7327d5955c8e4e3eb689a7ad2a1fa219',1,'QUADSPI_TypeDef']]],
  ['ptxbuffptr_79',['pTxBuffPtr',['../struct_____u_a_r_t___handle_type_def.html#a56746f60fbacd516e52e344de94f8195',1,'__UART_HandleTypeDef']]],
  ['pucra_80',['PUCRA',['../struct_p_w_r___type_def.html#aeead890c47f378dffcb852b99d303ee6',1,'PWR_TypeDef']]],
  ['pucrb_81',['PUCRB',['../struct_p_w_r___type_def.html#ab72f8959a6bd611677cd4afbe9cf07d9',1,'PWR_TypeDef']]],
  ['pucrc_82',['PUCRC',['../struct_p_w_r___type_def.html#a5c4eba2c90ea7bf1ceb653301a77e8bf',1,'PWR_TypeDef']]],
  ['pucrd_83',['PUCRD',['../struct_p_w_r___type_def.html#a99ccf6e37f84fddafa77b8f7e10f5b85',1,'PWR_TypeDef']]],
  ['pucre_84',['PUCRE',['../struct_p_w_r___type_def.html#abe4c1e74829e021cc61eaea9cb35b20a',1,'PWR_TypeDef']]],
  ['pucrh_85',['PUCRH',['../struct_p_w_r___type_def.html#a83c60692b67555ed20c6ea990698242e',1,'PWR_TypeDef']]],
  ['pull_86',['Pull',['../struct_g_p_i_o___init_type_def.html#a6cdde08eb507b710f8179a4326548e26',1,'GPIO_InitTypeDef']]],
  ['pulse_87',['Pulse',['../struct_t_i_m___o_c___init_type_def.html#a5251c3bce4ca5baf013bc0ace0865a4c',1,'TIM_OC_InitTypeDef::Pulse()'],['../struct_t_i_m___one_pulse___init_type_def.html#a5251c3bce4ca5baf013bc0ace0865a4c',1,'TIM_OnePulse_InitTypeDef::Pulse()']]],
  ['pupdr_88',['PUPDR',['../struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727',1,'GPIO_TypeDef']]],
  ['pvd_5fpvm_5firqn_89',['PVD_PVM_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b',1,'stm32l432xx.h']]],
  ['pvdlevel_90',['PVDLevel',['../struct_p_w_r___p_v_d_type_def.html#abf0db5c2b84ba24ffeedab5cf06bad31',1,'PWR_PVDTypeDef']]],
  ['pvmtype_91',['PVMType',['../struct_p_w_r___p_v_m_type_def.html#a70b4f593e111166b5615cf50e8f60ecf',1,'PWR_PVMTypeDef']]],
  ['pwr_92',['PWR',['../group___p_w_r.html',1,'']]],
  ['pwr_20battery_20charging_93',['PWR battery charging',['../group___p_w_r_ex___v_b_a_t___battery___charging.html',1,'']]],
  ['pwr_20battery_20charging_20resistor_20selection_94',['PWR battery charging resistor selection',['../group___p_w_r_ex___v_b_a_t___battery___charging___selection.html',1,'']]],
  ['pwr_20exported_20constants_95',['PWR Exported Constants',['../group___p_w_r___exported___constants.html',1,'']]],
  ['pwr_20exported_20functions_96',['PWR Exported Functions',['../group___p_w_r___exported___functions.html',1,'']]],
  ['pwr_20exported_20macros_97',['PWR Exported Macros',['../group___p_w_r___exported___macros.html',1,'']]],
  ['pwr_20exported_20types_98',['PWR Exported Types',['../group___p_w_r___exported___types.html',1,'']]],
  ['pwr_20extended_20exported_20constants_99',['PWR Extended Exported Constants',['../group___p_w_r_ex___exported___constants.html',1,'']]],
  ['pwr_20extended_20exported_20functions_100',['PWR Extended Exported Functions',['../group___p_w_r_ex___exported___functions.html',1,'']]],
  ['pwr_20extended_20exported_20macros_101',['PWR Extended Exported Macros',['../group___p_w_r_ex___exported___macros.html',1,'']]],
  ['pwr_20extended_20exported_20types_102',['PWR Extended Exported Types',['../group___p_w_r_ex___exported___types.html',1,'']]],
  ['pwr_20extended_20private_20macros_103',['PWR Extended Private Macros',['../group___p_w_r_ex___private___macros.html',1,'']]],
  ['pwr_20private_20macros_104',['PWR Private Macros',['../group___p_w_r___private___macros.html',1,'']]],
  ['pwr_20pvd_20event_20line_105',['PWR PVD event line',['../group___p_w_r___p_v_d___e_v_e_n_t___l_i_n_e.html',1,'']]],
  ['pwr_20pvd_20external_20interrupt_20line_106',['PWR PVD external interrupt line',['../group___p_w_r___p_v_d___e_x_t_i___l_i_n_e.html',1,'']]],
  ['pwr_20pvd_20interrupt_20and_20event_20mode_107',['PWR PVD interrupt and event mode',['../group___p_w_r___p_v_d___mode.html',1,'']]],
  ['pwr_20pvm_20event_20lines_108',['PWR PVM event lines',['../group___p_w_r_ex___p_v_m___e_v_e_n_t___l_i_n_e.html',1,'']]],
  ['pwr_20pvm_20external_20interrupts_20lines_109',['PWR PVM external interrupts lines',['../group___p_w_r_ex___p_v_m___e_x_t_i___l_i_n_e.html',1,'']]],
  ['pwr_20pvm_20interrupt_20and_20event_20mode_110',['PWR PVM interrupt and event mode',['../group___p_w_r_ex___p_v_m___mode.html',1,'']]],
  ['pwr_20regulator_20mode_111',['PWR regulator mode',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html',1,'']]],
  ['pwr_20regulator_20voltage_20scale_112',['PWR Regulator voltage scale',['../group___p_w_r_ex___regulator___voltage___scale.html',1,'']]],
  ['pwr_20sleep_20mode_20entry_113',['PWR SLEEP mode entry',['../group___p_w_r___s_l_e_e_p__mode__entry.html',1,'']]],
  ['pwr_20sram2_20retention_20in_20standby_20mode_114',['PWR SRAM2 Retention in Standby mode',['../group___p_w_r_ex___s_r_a_m2___retention.html',1,'']]],
  ['pwr_20status_20flags_115',['PWR Status Flags',['../group___p_w_r_ex___flag.html',1,'']]],
  ['pwr_20stop_20mode_20entry_116',['PWR STOP mode entry',['../group___p_w_r___s_t_o_p__mode__entry.html',1,'']]],
  ['pwr_20wake_2dup_20pins_117',['PWR wake-up pins',['../group___p_w_r_ex___wake_up___pins.html',1,'']]],
  ['pwr_5fbattery_5fcharging_5fresistor_5f1_5f5_118',['PWR_BATTERY_CHARGING_RESISTOR_1_5',['../group___p_w_r_ex___v_b_a_t___battery___charging___selection.html#gacebb57480a111beaf8ca05f014cbd096',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fbattery_5fcharging_5fresistor_5f5_119',['PWR_BATTERY_CHARGING_RESISTOR_5',['../group___p_w_r_ex___v_b_a_t___battery___charging___selection.html#ga27d3d5ee9e0fc78ecac6e41498a37916',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fcr1_5fdbp_120',['PWR_CR1_DBP',['../group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5fdbp_5fmsk_121',['PWR_CR1_DBP_Msk',['../group___peripheral___registers___bits___definition.html#ga5f70526c8d2411d1172df0c8830e5689',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_122',['PWR_CR1_LPMS',['../group___peripheral___registers___bits___definition.html#gaf533ae177088e3bea24206d65fdb8989',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fmsk_123',['PWR_CR1_LPMS_Msk',['../group___peripheral___registers___bits___definition.html#ga0d48b051fd88b83b1aab4183f901aa6a',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fshutdown_124',['PWR_CR1_LPMS_SHUTDOWN',['../group___peripheral___registers___bits___definition.html#ga7a0f919c420ee00308da622a9114098e',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fshutdown_5fmsk_125',['PWR_CR1_LPMS_SHUTDOWN_Msk',['../group___peripheral___registers___bits___definition.html#ga969144261924adca8e8ef16a64d8e5cb',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fstandby_126',['PWR_CR1_LPMS_STANDBY',['../group___peripheral___registers___bits___definition.html#gac735f4a9afc62e1bb440a8a1a754b318',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fstandby_5fmsk_127',['PWR_CR1_LPMS_STANDBY_Msk',['../group___peripheral___registers___bits___definition.html#ga0caae1ab755b7eb1d11d66b15021b69a',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fstop0_128',['PWR_CR1_LPMS_STOP0',['../group___peripheral___registers___bits___definition.html#gabe01dba9de82ae058e04184f51850807',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fstop1_129',['PWR_CR1_LPMS_STOP1',['../group___peripheral___registers___bits___definition.html#ga79135a6c5f478987105f2a8855799c4b',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fstop1_5fmsk_130',['PWR_CR1_LPMS_STOP1_Msk',['../group___peripheral___registers___bits___definition.html#ga004e217141dd15b482659956bd30a759',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fstop2_131',['PWR_CR1_LPMS_STOP2',['../group___peripheral___registers___bits___definition.html#ga99c067f922a3d2e2d33266caa197c0b3',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpms_5fstop2_5fmsk_132',['PWR_CR1_LPMS_STOP2_Msk',['../group___peripheral___registers___bits___definition.html#ga2f3ba2ca1bdaf842b7aab79647ac26a5',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpr_133',['PWR_CR1_LPR',['../group___peripheral___registers___bits___definition.html#gaa4f44f2d21d09b8200203851c6b7bac5',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5flpr_5fmsk_134',['PWR_CR1_LPR_Msk',['../group___peripheral___registers___bits___definition.html#ga19c07c31ef996836fa71bf90ced48760',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5fvos_135',['PWR_CR1_VOS',['../group___peripheral___registers___bits___definition.html#gac0de060b7b7fbbb12926c28cf5252c61',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5fvos_5f0_136',['PWR_CR1_VOS_0',['../group___peripheral___registers___bits___definition.html#ga7e74cd6e5c3d16efc03c27d75a4624cb',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5fvos_5f1_137',['PWR_CR1_VOS_1',['../group___peripheral___registers___bits___definition.html#gaacc72946b4e421a4279cd7340f3135db',1,'stm32l432xx.h']]],
  ['pwr_5fcr1_5fvos_5fmsk_138',['PWR_CR1_VOS_Msk',['../group___peripheral___registers___bits___definition.html#ga5dfbe64c96ed67690ff013965877df4d',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_139',['PWR_CR2_PLS',['../group___peripheral___registers___bits___definition.html#gaf4b697d94b29f811dca702a8dfcd8266',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev0_140',['PWR_CR2_PLS_LEV0',['../group___peripheral___registers___bits___definition.html#ga5001fe6c480f9743f9bd0ddb722617a9',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev1_141',['PWR_CR2_PLS_LEV1',['../group___peripheral___registers___bits___definition.html#ga1d2572eaaeb79bb0b5fc42cb1e2c9337',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev1_5fmsk_142',['PWR_CR2_PLS_LEV1_Msk',['../group___peripheral___registers___bits___definition.html#ga1d74fd5d4d95edc3dcb5783b5f9f3c96',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev2_143',['PWR_CR2_PLS_LEV2',['../group___peripheral___registers___bits___definition.html#ga9f5a92514e4567705daad5627591219e',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev2_5fmsk_144',['PWR_CR2_PLS_LEV2_Msk',['../group___peripheral___registers___bits___definition.html#gadfb1c9c18580e2c0a8decc7f289c3c7b',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev3_145',['PWR_CR2_PLS_LEV3',['../group___peripheral___registers___bits___definition.html#ga325fe32e32cc165ce8a85111a4ee02ab',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev3_5fmsk_146',['PWR_CR2_PLS_LEV3_Msk',['../group___peripheral___registers___bits___definition.html#ga3f2ec0508330810bc9f440a41ffd54e5',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev4_147',['PWR_CR2_PLS_LEV4',['../group___peripheral___registers___bits___definition.html#ga783b9dfbff88a44b12a9badf34786cf5',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev4_5fmsk_148',['PWR_CR2_PLS_LEV4_Msk',['../group___peripheral___registers___bits___definition.html#gab162707e8817679abd4a29b0b166d94e',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev5_149',['PWR_CR2_PLS_LEV5',['../group___peripheral___registers___bits___definition.html#ga4009091a783a864b3872617ab8850201',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev5_5fmsk_150',['PWR_CR2_PLS_LEV5_Msk',['../group___peripheral___registers___bits___definition.html#ga7e956cba9069b626a148459ca54b8841',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev6_151',['PWR_CR2_PLS_LEV6',['../group___peripheral___registers___bits___definition.html#gaaaa854c75dece3276eed0159a6cc22dc',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev6_5fmsk_152',['PWR_CR2_PLS_LEV6_Msk',['../group___peripheral___registers___bits___definition.html#gaba3ffa6118482f0f799f0331f6e8aa6f',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev7_153',['PWR_CR2_PLS_LEV7',['../group___peripheral___registers___bits___definition.html#ga2b26aec876888d8eded6a0b36192125a',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5flev7_5fmsk_154',['PWR_CR2_PLS_LEV7_Msk',['../group___peripheral___registers___bits___definition.html#ga963742e2c2d7da7c89bce4abf872d999',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpls_5fmsk_155',['PWR_CR2_PLS_Msk',['../group___peripheral___registers___bits___definition.html#gaad8d978a187bb09239f2208baa0416a3',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvde_156',['PWR_CR2_PVDE',['../group___peripheral___registers___bits___definition.html#gaabd4b7fcf83841d5063a413eb6557bd8',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvde_5fmsk_157',['PWR_CR2_PVDE_Msk',['../group___peripheral___registers___bits___definition.html#gace8d26c78f270844dbe4d7136d7379b4',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme_158',['PWR_CR2_PVME',['../group___peripheral___registers___bits___definition.html#gaa6646b75407dc35a5be0d9599124d495',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme1_159',['PWR_CR2_PVME1',['../group___peripheral___registers___bits___definition.html#ga9e924cc135e38863ef1341c784fa4683',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme1_5fmsk_160',['PWR_CR2_PVME1_Msk',['../group___peripheral___registers___bits___definition.html#gaffcd999c28573385415c890cc13ec79a',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme3_161',['PWR_CR2_PVME3',['../group___peripheral___registers___bits___definition.html#ga80af65fcb8afdaf6bbe6c2effabbac8c',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme3_5fmsk_162',['PWR_CR2_PVME3_Msk',['../group___peripheral___registers___bits___definition.html#ga6e97d48b7fb78a6c61f2ad2a167dd42b',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme4_163',['PWR_CR2_PVME4',['../group___peripheral___registers___bits___definition.html#gacc43a7ec26ef48575ec9bc3b5ca80780',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme4_5fmsk_164',['PWR_CR2_PVME4_Msk',['../group___peripheral___registers___bits___definition.html#gadbbb1bd5671e9bfef4a61f7a27880a03',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fpvme_5fmsk_165',['PWR_CR2_PVME_Msk',['../group___peripheral___registers___bits___definition.html#ga290b2b19abf9680dfa60b751036d073b',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fusv_166',['PWR_CR2_USV',['../group___peripheral___registers___bits___definition.html#ga54c0c5d806608cabfc4e1b32e404b0fa',1,'stm32l432xx.h']]],
  ['pwr_5fcr2_5fusv_5fmsk_167',['PWR_CR2_USV_Msk',['../group___peripheral___registers___bits___definition.html#ga3f38b2bdcb602072e2751cdf0c77aa51',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fapc_168',['PWR_CR3_APC',['../group___peripheral___registers___bits___definition.html#gae2217dfc0235df242e58c074f5f3f4de',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fapc_5fmsk_169',['PWR_CR3_APC_Msk',['../group___peripheral___registers___bits___definition.html#ga4fb4b1ac74fe4a4c00d10e4e0e002532',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5feiwul_170',['PWR_CR3_EIWUL',['../group___peripheral___registers___bits___definition.html#ga75f500918c09da1102b73a7811099648',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5feiwul_5fmsk_171',['PWR_CR3_EIWUL_Msk',['../group___peripheral___registers___bits___definition.html#gac399f57ad4513125f3d8c73e7016bac9',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup_172',['PWR_CR3_EWUP',['../group___peripheral___registers___bits___definition.html#gafd81a36df9d6c650511a6b4670707748',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup1_173',['PWR_CR3_EWUP1',['../group___peripheral___registers___bits___definition.html#ga5ba5b1bb0f7578bd4df5ffd485dad6f7',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup1_5fmsk_174',['PWR_CR3_EWUP1_Msk',['../group___peripheral___registers___bits___definition.html#ga582515d6641006a10ae00fcf387fec7b',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup2_175',['PWR_CR3_EWUP2',['../group___peripheral___registers___bits___definition.html#ga036dea83addcbda947918308749aef3e',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup2_5fmsk_176',['PWR_CR3_EWUP2_Msk',['../group___peripheral___registers___bits___definition.html#gab27d5233849940e027f97c8a9319cebb',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup3_177',['PWR_CR3_EWUP3',['../group___peripheral___registers___bits___definition.html#ga16bb381527e4565b3bd417c173bde522',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup3_5fmsk_178',['PWR_CR3_EWUP3_Msk',['../group___peripheral___registers___bits___definition.html#ga5267c22e9f610ffc0173a8e22a296728',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup4_179',['PWR_CR3_EWUP4',['../group___peripheral___registers___bits___definition.html#ga05117e0615c20ef3d154b6e1381d88f3',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup4_5fmsk_180',['PWR_CR3_EWUP4_Msk',['../group___peripheral___registers___bits___definition.html#gac0490649114bfda685bde9aef8574ec3',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup5_181',['PWR_CR3_EWUP5',['../group___peripheral___registers___bits___definition.html#gac667974055c71c7b08e3ac108aa038df',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup5_5fmsk_182',['PWR_CR3_EWUP5_Msk',['../group___peripheral___registers___bits___definition.html#ga8be368dc5402679cb39a078b8d86fb09',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5fewup_5fmsk_183',['PWR_CR3_EWUP_Msk',['../group___peripheral___registers___bits___definition.html#gaee069d3f1c0f287f7af6690f9fba6011',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5frrs_184',['PWR_CR3_RRS',['../group___peripheral___registers___bits___definition.html#ga5cd066e703bf15c5cde88b673f99686f',1,'stm32l432xx.h']]],
  ['pwr_5fcr3_5frrs_5fmsk_185',['PWR_CR3_RRS_Msk',['../group___peripheral___registers___bits___definition.html#gad0c446f9b9c946e08323166f8cd66feb',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fvbe_186',['PWR_CR4_VBE',['../group___peripheral___registers___bits___definition.html#ga7cb65a447514614845b72f00250728cb',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fvbe_5fmsk_187',['PWR_CR4_VBE_Msk',['../group___peripheral___registers___bits___definition.html#ga349a505f85065abfe716cd1fd35539b4',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fvbrs_188',['PWR_CR4_VBRS',['../group___peripheral___registers___bits___definition.html#ga6932c5d73145f26e380271c73ac97a8f',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fvbrs_5fmsk_189',['PWR_CR4_VBRS_Msk',['../group___peripheral___registers___bits___definition.html#gad1019e7736b4ba30c1e7c2275f5a104b',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp1_190',['PWR_CR4_WP1',['../group___peripheral___registers___bits___definition.html#gafbb881b2131d164390abd9046375a465',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp1_5fmsk_191',['PWR_CR4_WP1_Msk',['../group___peripheral___registers___bits___definition.html#gaf3b70dec55bf73ec4176568e1942d71a',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp2_192',['PWR_CR4_WP2',['../group___peripheral___registers___bits___definition.html#ga633d809286b1e03055734e7eb447b00e',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp2_5fmsk_193',['PWR_CR4_WP2_Msk',['../group___peripheral___registers___bits___definition.html#gaecbcb453b609f134e765aaa19f46f2c9',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp3_194',['PWR_CR4_WP3',['../group___peripheral___registers___bits___definition.html#ga5a3b7f0e80a3db7c58fcabcb4c6c0358',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp3_5fmsk_195',['PWR_CR4_WP3_Msk',['../group___peripheral___registers___bits___definition.html#ga689e4bad5f1bc94a3cda907c478a9acf',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp4_196',['PWR_CR4_WP4',['../group___peripheral___registers___bits___definition.html#ga6eeb1e8d0f91ac9c298ba6adbb297744',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp4_5fmsk_197',['PWR_CR4_WP4_Msk',['../group___peripheral___registers___bits___definition.html#gad81be4a9bea91ccbece744597c04c6d6',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp5_198',['PWR_CR4_WP5',['../group___peripheral___registers___bits___definition.html#gac81b32ad6cd95dab9691cde2fa3462e5',1,'stm32l432xx.h']]],
  ['pwr_5fcr4_5fwp5_5fmsk_199',['PWR_CR4_WP5_Msk',['../group___peripheral___registers___bits___definition.html#ga4d0d324279bc55eafa64293c70793c3c',1,'stm32l432xx.h']]],
  ['pwr_5fevent_5fline_5fpvd_200',['PWR_EVENT_LINE_PVD',['../group___p_w_r___p_v_d___e_v_e_n_t___l_i_n_e.html#ga115f7f93268a51617cd821a4f1de0fcd',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fevent_5fline_5fpvm3_201',['PWR_EVENT_LINE_PVM3',['../group___p_w_r_ex___p_v_m___e_v_e_n_t___l_i_n_e.html#ga5b97b250055736a3c1eeddbbc569cbc5',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fevent_5fline_5fpvm4_202',['PWR_EVENT_LINE_PVM4',['../group___p_w_r_ex___p_v_m___e_v_e_n_t___l_i_n_e.html#ga47e50d282874e86ad98ec3cf3df40b75',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fexti_5fline_5fpvd_203',['PWR_EXTI_LINE_PVD',['../group___p_w_r___p_v_d___e_x_t_i___l_i_n_e.html#ga43a49255649e03d2d2b6b12c5c379d2b',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fexti_5fline_5fpvm3_204',['PWR_EXTI_LINE_PVM3',['../group___p_w_r_ex___p_v_m___e_x_t_i___l_i_n_e.html#ga26d9b5633a2f47978a01773324b23383',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fexti_5fline_5fpvm4_205',['PWR_EXTI_LINE_PVM4',['../group___p_w_r_ex___p_v_m___e_x_t_i___l_i_n_e.html#ga8ccd5ac93956ce3bf55ee36acfa9bff0',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fpvdo_206',['PWR_FLAG_PVDO',['../group___p_w_r_ex___flag.html#gaefd05d58cc050eeef83a1b5c520b2c2a',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fpvmo3_207',['PWR_FLAG_PVMO3',['../group___p_w_r_ex___flag.html#ga383cf87db3c18c7e15cf048ecc4a329e',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fpvmo4_208',['PWR_FLAG_PVMO4',['../group___p_w_r_ex___flag.html#ga9f34874ebc6cb71933e0b845f0c001e3',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5freglpf_209',['PWR_FLAG_REGLPF',['../group___p_w_r_ex___flag.html#ga8ed9097fdb76809257ecc0e398a2904f',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5freglps_210',['PWR_FLAG_REGLPS',['../group___p_w_r_ex___flag.html#ga83a0e30086ec21630b8a175ae48a2672',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fsb_211',['PWR_FLAG_SB',['../group___p_w_r_ex___flag.html#ga9e55f0b5dec2346d5c8dee3ab3c0c2df',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fvosf_212',['PWR_FLAG_VOSF',['../group___p_w_r_ex___flag.html#gadad469c6c3a277918f869cd20613b3a9',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwu_213',['PWR_FLAG_WU',['../group___p_w_r_ex___flag.html#ga2d06760a5769e729b06d41e37036d58e',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwuf1_214',['PWR_FLAG_WUF1',['../group___p_w_r_ex___flag.html#gaa3527e755c08ac2b2d95edd7adc4ee70',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwuf2_215',['PWR_FLAG_WUF2',['../group___p_w_r_ex___flag.html#ga6be7514eb20788bbd92e78eed13c551c',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwuf3_216',['PWR_FLAG_WUF3',['../group___p_w_r_ex___flag.html#ga76716079ff7849bddcbbe8f429d70db3',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwuf4_217',['PWR_FLAG_WUF4',['../group___p_w_r_ex___flag.html#gad406114253e536be4850a82229988d9c',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwuf5_218',['PWR_FLAG_WUF5',['../group___p_w_r_ex___flag.html#gafc27b8a8062b22eb570af0cbce49c452',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fflag_5fwufi_219',['PWR_FLAG_WUFI',['../group___p_w_r_ex___flag.html#ga6be01d28369a777d1d372baa9ed5b488',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5ffull_5fsram2_5fretention_220',['PWR_FULL_SRAM2_RETENTION',['../group___p_w_r_ex___s_r_a_m2___retention.html#ga2757303d82242bf4b8980ac80cf9c53c',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fa_221',['PWR_GPIO_A',['../group___p_w_r_ex___g_p_i_o.html#ga89e70f23992ce82aed435254a3a2436a',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fb_222',['PWR_GPIO_B',['../group___p_w_r_ex___g_p_i_o.html#ga56dd775ffa87ae1e07b84ff963b6f723',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f0_223',['PWR_GPIO_BIT_0',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga1fa6087f4fa74f3b65462710a0e959ca',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f1_224',['PWR_GPIO_BIT_1',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gaf2023d0967581927b0859e13d1a299f0',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f10_225',['PWR_GPIO_BIT_10',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gad6dec1b7d168b59c1701e3dc01abfec4',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f11_226',['PWR_GPIO_BIT_11',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga652acbecfc801fe6e6e32b23abaad253',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f12_227',['PWR_GPIO_BIT_12',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga7b9a90b33ac29fe6b89aa2faf1442316',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f13_228',['PWR_GPIO_BIT_13',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga18b050531d8313a5c33100662cc7dfd8',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f14_229',['PWR_GPIO_BIT_14',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gad479628a265d0bfcaaf854a53eefd4bf',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f15_230',['PWR_GPIO_BIT_15',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gac6c1915f32e6234822682795bc691e68',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f2_231',['PWR_GPIO_BIT_2',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga96bbf59d35b1db690af6a5dc68544740',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f3_232',['PWR_GPIO_BIT_3',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gaa656ee12dbb621b2263a8a4573725975',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f4_233',['PWR_GPIO_BIT_4',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga46c681a84ba69e0ec01eb1989f4aa655',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f5_234',['PWR_GPIO_BIT_5',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga72b3082415af11419cc44cbc93a686fa',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f6_235',['PWR_GPIO_BIT_6',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gad62d178535498ea4cebdfbcb55138a98',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f7_236',['PWR_GPIO_BIT_7',['../group___p_w_r_ex___g_p_i_o___bit___number.html#ga6dd617d5f95dd04ab5aa28833ccf38e6',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f8_237',['PWR_GPIO_BIT_8',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gae1a99549c3ee84422febc7c0f89c1439',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fbit_5f9_238',['PWR_GPIO_BIT_9',['../group___p_w_r_ex___g_p_i_o___bit___number.html#gafa5d2bc0805d660550ef54dd2f4dd60b',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fc_239',['PWR_GPIO_C',['../group___p_w_r_ex___g_p_i_o.html#gaffb175dc1b426b66fc8334298dedfb2d',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fgpio_5fh_240',['PWR_GPIO_H',['../group___p_w_r_ex___g_p_i_o.html#ga10094103008af7d266d57f501f795d75',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5flowpowerregulator_5fon_241',['PWR_LOWPOWERREGULATOR_ON',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html#gab9922a15f8414818d736d5e7fcace963',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fmainregulator_5fon_242',['PWR_MAINREGULATOR_ON',['../group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode.html#ga1d5b4e1482184286e28c16162f530039',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fno_5fsram2_5fretention_243',['PWR_NO_SRAM2_RETENTION',['../group___p_w_r_ex___s_r_a_m2___retention.html#ga8ecc91e461988ad8f8ae2ee24fd24dd0',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpdcra_5fpa0_244',['PWR_PDCRA_PA0',['../group___peripheral___registers___bits___definition.html#gabe33ba93d8caeda571f2d255494f2caa',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa0_5fmsk_245',['PWR_PDCRA_PA0_Msk',['../group___peripheral___registers___bits___definition.html#ga53e3de4f8ac77a779a98b3aa3080a64d',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa1_246',['PWR_PDCRA_PA1',['../group___peripheral___registers___bits___definition.html#gae89c2b6bcc82f0c028e3e04e393cf264',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa10_247',['PWR_PDCRA_PA10',['../group___peripheral___registers___bits___definition.html#gabb64169709bc6bb557076f5a85fe1504',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa10_5fmsk_248',['PWR_PDCRA_PA10_Msk',['../group___peripheral___registers___bits___definition.html#ga275d31c4a20ced7408cb555667c1d425',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa11_249',['PWR_PDCRA_PA11',['../group___peripheral___registers___bits___definition.html#ga39758c425db38f7ae510c37b9e64722c',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa11_5fmsk_250',['PWR_PDCRA_PA11_Msk',['../group___peripheral___registers___bits___definition.html#gad3af2137078270558bd54576674e11c8',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa12_251',['PWR_PDCRA_PA12',['../group___peripheral___registers___bits___definition.html#ga91911c5d20a197108c51537b04958b02',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa12_5fmsk_252',['PWR_PDCRA_PA12_Msk',['../group___peripheral___registers___bits___definition.html#ga088f08cd4ff10d16a3e8233d50082e40',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa14_253',['PWR_PDCRA_PA14',['../group___peripheral___registers___bits___definition.html#gab64428d4a9dab9efce521cd7d923af64',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa14_5fmsk_254',['PWR_PDCRA_PA14_Msk',['../group___peripheral___registers___bits___definition.html#ga700d6c54773f659bc57c38afeb86bf51',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa1_5fmsk_255',['PWR_PDCRA_PA1_Msk',['../group___peripheral___registers___bits___definition.html#gaa539589ee6592bc1f92bc036675162e6',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa2_256',['PWR_PDCRA_PA2',['../group___peripheral___registers___bits___definition.html#ga771a8cc2433de6e3190618a12211d750',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa2_5fmsk_257',['PWR_PDCRA_PA2_Msk',['../group___peripheral___registers___bits___definition.html#gacc7cc88265568e8ef7b0e8978eeaa3f4',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa3_258',['PWR_PDCRA_PA3',['../group___peripheral___registers___bits___definition.html#ga6c253f1fdca9a3927853daad5031d351',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa3_5fmsk_259',['PWR_PDCRA_PA3_Msk',['../group___peripheral___registers___bits___definition.html#gab44ba6d2692ecba3213aaf1236f6a985',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa4_260',['PWR_PDCRA_PA4',['../group___peripheral___registers___bits___definition.html#ga3760e2a24c021505475f49022333a96c',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa4_5fmsk_261',['PWR_PDCRA_PA4_Msk',['../group___peripheral___registers___bits___definition.html#ga1a027d892d2f7122794c13c4d937140d',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa5_262',['PWR_PDCRA_PA5',['../group___peripheral___registers___bits___definition.html#gadc699a7651005b7b93e4fae230b3ef2e',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa5_5fmsk_263',['PWR_PDCRA_PA5_Msk',['../group___peripheral___registers___bits___definition.html#ga0bfb96db542041102de79fc11bb01d06',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa6_264',['PWR_PDCRA_PA6',['../group___peripheral___registers___bits___definition.html#ga4dca195c3d39108d4e9feb4f1fa431c5',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa6_5fmsk_265',['PWR_PDCRA_PA6_Msk',['../group___peripheral___registers___bits___definition.html#ga518779284420c211407770d6f434c901',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa7_266',['PWR_PDCRA_PA7',['../group___peripheral___registers___bits___definition.html#gaf09275b29798705676d45c9c785f9976',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa7_5fmsk_267',['PWR_PDCRA_PA7_Msk',['../group___peripheral___registers___bits___definition.html#ga9df96cb99663dc62934da321aaecf8b1',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa8_268',['PWR_PDCRA_PA8',['../group___peripheral___registers___bits___definition.html#ga4bcf52d2e7e1c34d4ea601c3ceddd04d',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa8_5fmsk_269',['PWR_PDCRA_PA8_Msk',['../group___peripheral___registers___bits___definition.html#ga93a982eda80652cae76ed398ca60ccd0',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa9_270',['PWR_PDCRA_PA9',['../group___peripheral___registers___bits___definition.html#ga88e244d97c388adb98fd406c08666f24',1,'stm32l432xx.h']]],
  ['pwr_5fpdcra_5fpa9_5fmsk_271',['PWR_PDCRA_PA9_Msk',['../group___peripheral___registers___bits___definition.html#ga089cccb2c6553fa1b178e4e0ba9220ad',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb0_272',['PWR_PDCRB_PB0',['../group___peripheral___registers___bits___definition.html#ga3bdff78a4b11bef7547e0d893ee7b7d5',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb0_5fmsk_273',['PWR_PDCRB_PB0_Msk',['../group___peripheral___registers___bits___definition.html#ga15a6344178b5b993cc95a9be40746d0a',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb1_274',['PWR_PDCRB_PB1',['../group___peripheral___registers___bits___definition.html#ga70a3b62e431b262b4d225d25d2ec1feb',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb1_5fmsk_275',['PWR_PDCRB_PB1_Msk',['../group___peripheral___registers___bits___definition.html#ga79729f14980ea1adcac3e0137ad4f6ec',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb3_276',['PWR_PDCRB_PB3',['../group___peripheral___registers___bits___definition.html#ga17c1856e03317e444f6b5f4a54072790',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb3_5fmsk_277',['PWR_PDCRB_PB3_Msk',['../group___peripheral___registers___bits___definition.html#ga06e013f883e0f8800bd2b070ff05c6fd',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb5_278',['PWR_PDCRB_PB5',['../group___peripheral___registers___bits___definition.html#ga8518c45d35163e51774548032a3670f0',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb5_5fmsk_279',['PWR_PDCRB_PB5_Msk',['../group___peripheral___registers___bits___definition.html#ga88c9599e11d339cf5256bfa0d9014c20',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb6_280',['PWR_PDCRB_PB6',['../group___peripheral___registers___bits___definition.html#gac8aca8a173ba6e7feebceab89fa9c091',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb6_5fmsk_281',['PWR_PDCRB_PB6_Msk',['../group___peripheral___registers___bits___definition.html#ga05ebfbbf6a82ccaa00eb6bbae36946e5',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb7_282',['PWR_PDCRB_PB7',['../group___peripheral___registers___bits___definition.html#ga49fb2b285d7e997e7a75072a892c28c6',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrb_5fpb7_5fmsk_283',['PWR_PDCRB_PB7_Msk',['../group___peripheral___registers___bits___definition.html#gaf97c7daa768c5be12529068b9af64711',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrc_5fpc14_284',['PWR_PDCRC_PC14',['../group___peripheral___registers___bits___definition.html#ga8d3d7adc6dc23b6ac775513ddc96c059',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrc_5fpc14_5fmsk_285',['PWR_PDCRC_PC14_Msk',['../group___peripheral___registers___bits___definition.html#ga58433c2ed925858ecf2b4fe7426bfe23',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrc_5fpc15_286',['PWR_PDCRC_PC15',['../group___peripheral___registers___bits___definition.html#gab8583cebcda7ee9ed53b75c783fd8174',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrc_5fpc15_5fmsk_287',['PWR_PDCRC_PC15_Msk',['../group___peripheral___registers___bits___definition.html#gaeea93537beb0f87d616f9dcc75152639',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrh_5fph3_288',['PWR_PDCRH_PH3',['../group___peripheral___registers___bits___definition.html#ga82c614e449f25887d23b06638be6e451',1,'stm32l432xx.h']]],
  ['pwr_5fpdcrh_5fph3_5fmsk_289',['PWR_PDCRH_PH3_Msk',['../group___peripheral___registers___bits___definition.html#ga9d7658f59e0834327b69765ae0bb34dc',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa0_290',['PWR_PUCRA_PA0',['../group___peripheral___registers___bits___definition.html#ga169c59fcd30cd6255743d076f51e6332',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa0_5fmsk_291',['PWR_PUCRA_PA0_Msk',['../group___peripheral___registers___bits___definition.html#ga59b53d54c8c70d2afc6586b115db7aaf',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa1_292',['PWR_PUCRA_PA1',['../group___peripheral___registers___bits___definition.html#ga247c10f6a0573e1ac870a1a4de58ecc3',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa10_293',['PWR_PUCRA_PA10',['../group___peripheral___registers___bits___definition.html#ga2cc170ec9f694d2e53e4185386539ab9',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa10_5fmsk_294',['PWR_PUCRA_PA10_Msk',['../group___peripheral___registers___bits___definition.html#gafbe03ce2b32c6d2d99f96eb370471439',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa11_295',['PWR_PUCRA_PA11',['../group___peripheral___registers___bits___definition.html#gae0d18f1f2f4dae41593a9485bfa94d3c',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa11_5fmsk_296',['PWR_PUCRA_PA11_Msk',['../group___peripheral___registers___bits___definition.html#ga7e22caf5cbbfec057ab9b61e47e85ea1',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa12_297',['PWR_PUCRA_PA12',['../group___peripheral___registers___bits___definition.html#ga24ea01deb040e636ed39d21098f25d4e',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa12_5fmsk_298',['PWR_PUCRA_PA12_Msk',['../group___peripheral___registers___bits___definition.html#ga413606379c8e0c1a3e1038cde7f30868',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa13_299',['PWR_PUCRA_PA13',['../group___peripheral___registers___bits___definition.html#ga1ea0cce66170e2ccf02106afb53d1be1',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa13_5fmsk_300',['PWR_PUCRA_PA13_Msk',['../group___peripheral___registers___bits___definition.html#ga30fca5031723da3035cd0ac84416c8e2',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa15_301',['PWR_PUCRA_PA15',['../group___peripheral___registers___bits___definition.html#ga2b3dcecac6d5bf3fb594f4842d6b97d6',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa15_5fmsk_302',['PWR_PUCRA_PA15_Msk',['../group___peripheral___registers___bits___definition.html#gabee7372783982d4d000e2e847c8dc630',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa1_5fmsk_303',['PWR_PUCRA_PA1_Msk',['../group___peripheral___registers___bits___definition.html#ga6ef14597b5a97e2cae2be52962e5323b',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa2_304',['PWR_PUCRA_PA2',['../group___peripheral___registers___bits___definition.html#gae4dea15b84bf7b96f70e3ff1b47f5637',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa2_5fmsk_305',['PWR_PUCRA_PA2_Msk',['../group___peripheral___registers___bits___definition.html#ga9e82a239452bb018157e3656eccf3afb',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa3_306',['PWR_PUCRA_PA3',['../group___peripheral___registers___bits___definition.html#gac091a74842ea29ed914029a65058702d',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa3_5fmsk_307',['PWR_PUCRA_PA3_Msk',['../group___peripheral___registers___bits___definition.html#ga3ae0d70425d15078cf339b01c7b8190a',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa4_308',['PWR_PUCRA_PA4',['../group___peripheral___registers___bits___definition.html#ga01a7945818e176f22294889671cefcc5',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa4_5fmsk_309',['PWR_PUCRA_PA4_Msk',['../group___peripheral___registers___bits___definition.html#ga02aeb0f5747375daee2488ee818535de',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa5_310',['PWR_PUCRA_PA5',['../group___peripheral___registers___bits___definition.html#ga49a21e0d55ef3b7c9e4b7904a51ee4e4',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa5_5fmsk_311',['PWR_PUCRA_PA5_Msk',['../group___peripheral___registers___bits___definition.html#ga28bb70b37b8d2539538d27510c554272',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa6_312',['PWR_PUCRA_PA6',['../group___peripheral___registers___bits___definition.html#ga7a03fc634507c4acd78f5a3d862e682a',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa6_5fmsk_313',['PWR_PUCRA_PA6_Msk',['../group___peripheral___registers___bits___definition.html#ga403ab985c027f1b20022c764687e00a4',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa7_314',['PWR_PUCRA_PA7',['../group___peripheral___registers___bits___definition.html#gafcc5bae0e836f9dced965b9ea5be7efb',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa7_5fmsk_315',['PWR_PUCRA_PA7_Msk',['../group___peripheral___registers___bits___definition.html#gad05ab6805e6783126974d0e3dcb2a4d3',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa8_316',['PWR_PUCRA_PA8',['../group___peripheral___registers___bits___definition.html#ga7a388db394ce5118cbcc6f51d63b7aa2',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa8_5fmsk_317',['PWR_PUCRA_PA8_Msk',['../group___peripheral___registers___bits___definition.html#gaf2d5a3368e444f279a7af166c9823cd5',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa9_318',['PWR_PUCRA_PA9',['../group___peripheral___registers___bits___definition.html#ga96c73bae1a8797e0b0bb20840bbacb96',1,'stm32l432xx.h']]],
  ['pwr_5fpucra_5fpa9_5fmsk_319',['PWR_PUCRA_PA9_Msk',['../group___peripheral___registers___bits___definition.html#gad9dde6ee2c091baf19521149febaf7dd',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb0_320',['PWR_PUCRB_PB0',['../group___peripheral___registers___bits___definition.html#ga511b67a6d2a4745e92351a619b4aaa97',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb0_5fmsk_321',['PWR_PUCRB_PB0_Msk',['../group___peripheral___registers___bits___definition.html#ga97a79251e6862e306db3a66efef348ce',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb1_322',['PWR_PUCRB_PB1',['../group___peripheral___registers___bits___definition.html#gac4868b26376c5ce38025c617d9a45a81',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb1_5fmsk_323',['PWR_PUCRB_PB1_Msk',['../group___peripheral___registers___bits___definition.html#ga185637d506df5bfb727bc67ff3f0d383',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb3_324',['PWR_PUCRB_PB3',['../group___peripheral___registers___bits___definition.html#ga90577c39614de0671db781f5168a2086',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb3_5fmsk_325',['PWR_PUCRB_PB3_Msk',['../group___peripheral___registers___bits___definition.html#gaa3811a7f8aa304f48a6c37260bedbd3b',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb4_326',['PWR_PUCRB_PB4',['../group___peripheral___registers___bits___definition.html#ga0ffa2061e37dad37437f5cb47be294a6',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb4_5fmsk_327',['PWR_PUCRB_PB4_Msk',['../group___peripheral___registers___bits___definition.html#ga5856601dc7cc0fd024c066265cd66ab5',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb5_328',['PWR_PUCRB_PB5',['../group___peripheral___registers___bits___definition.html#ga9178627a0718dfff48a9adf6bc0f963b',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb5_5fmsk_329',['PWR_PUCRB_PB5_Msk',['../group___peripheral___registers___bits___definition.html#gab850e2a2514542723a500e110e08d437',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb6_330',['PWR_PUCRB_PB6',['../group___peripheral___registers___bits___definition.html#gafdeb9e492aedae104ed536c66f8603db',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb6_5fmsk_331',['PWR_PUCRB_PB6_Msk',['../group___peripheral___registers___bits___definition.html#ga611c3f3c049a2b9fc3df268417d220fe',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb7_332',['PWR_PUCRB_PB7',['../group___peripheral___registers___bits___definition.html#ga263cdba9a8ee852bb343a38ebab11833',1,'stm32l432xx.h']]],
  ['pwr_5fpucrb_5fpb7_5fmsk_333',['PWR_PUCRB_PB7_Msk',['../group___peripheral___registers___bits___definition.html#ga229b88fe3d8743a07df6944091110d46',1,'stm32l432xx.h']]],
  ['pwr_5fpucrc_5fpc14_334',['PWR_PUCRC_PC14',['../group___peripheral___registers___bits___definition.html#ga3e1bc8e91670bb5a3f29e9d05c79d879',1,'stm32l432xx.h']]],
  ['pwr_5fpucrc_5fpc14_5fmsk_335',['PWR_PUCRC_PC14_Msk',['../group___peripheral___registers___bits___definition.html#gaa1709fdf9272586848e07ec26681ef02',1,'stm32l432xx.h']]],
  ['pwr_5fpucrc_5fpc15_336',['PWR_PUCRC_PC15',['../group___peripheral___registers___bits___definition.html#ga8fe36860f65a255740c13e5a8eff44cb',1,'stm32l432xx.h']]],
  ['pwr_5fpucrc_5fpc15_5fmsk_337',['PWR_PUCRC_PC15_Msk',['../group___peripheral___registers___bits___definition.html#gaf85fa303abe85c2039ef9e178111dc6d',1,'stm32l432xx.h']]],
  ['pwr_5fpucrh_5fph3_338',['PWR_PUCRH_PH3',['../group___peripheral___registers___bits___definition.html#ga0c59c5bebe83dadd77e099a9a834be42',1,'stm32l432xx.h']]],
  ['pwr_5fpucrh_5fph3_5fmsk_339',['PWR_PUCRH_PH3_Msk',['../group___peripheral___registers___bits___definition.html#ga0deee8545f35f418758c9ccd7aa7919e',1,'stm32l432xx.h']]],
  ['pwr_5fpvd_5fmode_5fevent_5ffalling_340',['PWR_PVD_MODE_EVENT_FALLING',['../group___p_w_r___p_v_d___mode.html#gaaedbe45f1a1ea6c30af6ac51abae0cae',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fevent_5frising_341',['PWR_PVD_MODE_EVENT_RISING',['../group___p_w_r___p_v_d___mode.html#ga1a946b01887aa886de329a92c3ab0dd4',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fevent_5frising_5ffalling_342',['PWR_PVD_MODE_EVENT_RISING_FALLING',['../group___p_w_r___p_v_d___mode.html#ga7455387c8e9049f9f66b46423d4f4091',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5ffalling_343',['PWR_PVD_MODE_IT_FALLING',['../group___p_w_r___p_v_d___mode.html#gab600a54f3a588de836cfe4b727ab8a53',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5frising_344',['PWR_PVD_MODE_IT_RISING',['../group___p_w_r___p_v_d___mode.html#ga102d7b8354419990a2a780f61cd020a6',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fit_5frising_5ffalling_345',['PWR_PVD_MODE_IT_RISING_FALLING',['../group___p_w_r___p_v_d___mode.html#gac531fbf14457e6595505354fad521b67',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvd_5fmode_5fnormal_346',['PWR_PVD_MODE_NORMAL',['../group___p_w_r___p_v_d___mode.html#ga3a4bf701a36a14a4edf4dc5a28153277',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f0_347',['PWR_PVDLEVEL_0',['../group___p_w_r___p_v_d__detection__level.html#gaddf4616a143ac3481f3043f2a4c21c18',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f1_348',['PWR_PVDLEVEL_1',['../group___p_w_r___p_v_d__detection__level.html#ga06e55b20a8777594f1a91ee71fac1f79',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f2_349',['PWR_PVDLEVEL_2',['../group___p_w_r___p_v_d__detection__level.html#gab26bb78650bbaef26ac9f9123c791cc7',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f3_350',['PWR_PVDLEVEL_3',['../group___p_w_r___p_v_d__detection__level.html#ga7b751743b3e29c237e6a0e1d7bdd0503',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f4_351',['PWR_PVDLEVEL_4',['../group___p_w_r___p_v_d__detection__level.html#ga03c0d3ae547deb1a51b8acafac101698',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f5_352',['PWR_PVDLEVEL_5',['../group___p_w_r___p_v_d__detection__level.html#ga46a1476440945c2b6426b4973172f24b',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f6_353',['PWR_PVDLEVEL_6',['../group___p_w_r___p_v_d__detection__level.html#ga5dda7d0ac3fd3d606666455ca3c8f537',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdlevel_5f7_354',['PWR_PVDLEVEL_7',['../group___p_w_r___p_v_d__detection__level.html#ga2c5cd8dd26b13bdf0164c1f7596b4bfd',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fpvdtypedef_355',['PWR_PVDTypeDef',['../struct_p_w_r___p_v_d_type_def.html',1,'']]],
  ['pwr_5fpvm_5f3_356',['PWR_PVM_3',['../group___p_w_r_ex___p_v_m___type.html#ga9690d421376ae26081cb09a9cca14d29',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5f4_357',['PWR_PVM_4',['../group___p_w_r_ex___p_v_m___type.html#gae463ebfbf26b923dab5599424adefd87',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fevent_5ffalling_358',['PWR_PVM_MODE_EVENT_FALLING',['../group___p_w_r_ex___p_v_m___mode.html#ga42335bcf1f82a11d860ed81021fbacf5',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fevent_5frising_359',['PWR_PVM_MODE_EVENT_RISING',['../group___p_w_r_ex___p_v_m___mode.html#ga7c3d9d5cd70ca547f2ae2fce71a11946',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fevent_5frising_5ffalling_360',['PWR_PVM_MODE_EVENT_RISING_FALLING',['../group___p_w_r_ex___p_v_m___mode.html#gad3c21712da2fda2f964ee16366e88cb2',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fit_5ffalling_361',['PWR_PVM_MODE_IT_FALLING',['../group___p_w_r_ex___p_v_m___mode.html#ga2fbc393dcad6eff93dbcc760c7105120',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fit_5frising_362',['PWR_PVM_MODE_IT_RISING',['../group___p_w_r_ex___p_v_m___mode.html#ga14319471a3942f3366d75ac95016e2c8',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fit_5frising_5ffalling_363',['PWR_PVM_MODE_IT_RISING_FALLING',['../group___p_w_r_ex___p_v_m___mode.html#ga7f8bbfa985e2e882aed920ef1c8aeab6',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvm_5fmode_5fnormal_364',['PWR_PVM_MODE_NORMAL',['../group___p_w_r_ex___p_v_m___mode.html#gad8229b40226586fb6ed0c5ed03e13192',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fpvmtypedef_365',['PWR_PVMTypeDef',['../struct_p_w_r___p_v_m_type_def.html',1,'']]],
  ['pwr_5fregulator_5fvoltage_5fscale1_366',['PWR_REGULATOR_VOLTAGE_SCALE1',['../group___p_w_r_ex___regulator___voltage___scale.html#ga3b5ca5ab9c19938a14d273825bcf840e',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fregulator_5fvoltage_5fscale2_367',['PWR_REGULATOR_VOLTAGE_SCALE2',['../group___p_w_r_ex___regulator___voltage___scale.html#gaa0d38e304a0adfdbb58a61c96bdb95e9',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fscr_5fcsbf_368',['PWR_SCR_CSBF',['../group___peripheral___registers___bits___definition.html#gabdddfe059abe4fdb479d6f77d41f5bc5',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcsbf_5fmsk_369',['PWR_SCR_CSBF_Msk',['../group___peripheral___registers___bits___definition.html#ga7da6bdd44c4392f18d8216d3cc4e9c83',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf_370',['PWR_SCR_CWUF',['../group___peripheral___registers___bits___definition.html#gab617e1bb3dca54f12c80d4c5b3a0ee3c',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf1_371',['PWR_SCR_CWUF1',['../group___peripheral___registers___bits___definition.html#ga2a12f5af4994abe5b34cf7eae3dacf70',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf1_5fmsk_372',['PWR_SCR_CWUF1_Msk',['../group___peripheral___registers___bits___definition.html#ga142fa620aec1ce292870d2a88c8e4bfc',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf2_373',['PWR_SCR_CWUF2',['../group___peripheral___registers___bits___definition.html#ga4128b0b9a09d2443ce0e4eef81177a8d',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf2_5fmsk_374',['PWR_SCR_CWUF2_Msk',['../group___peripheral___registers___bits___definition.html#ga98a59ab189af3edee39d5f86586c1d4a',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf3_375',['PWR_SCR_CWUF3',['../group___peripheral___registers___bits___definition.html#ga2b435bfeeeb80cd6e640fa6f9210649a',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf3_5fmsk_376',['PWR_SCR_CWUF3_Msk',['../group___peripheral___registers___bits___definition.html#gabe80c512090943bc2e4aea5068bed2c0',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf4_377',['PWR_SCR_CWUF4',['../group___peripheral___registers___bits___definition.html#ga032b297a06e80628d63eb25dd1388268',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf4_5fmsk_378',['PWR_SCR_CWUF4_Msk',['../group___peripheral___registers___bits___definition.html#ga02905174fda882abf1f543ca487c1ec4',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf5_379',['PWR_SCR_CWUF5',['../group___peripheral___registers___bits___definition.html#gaf1cc08299b937e0c1c87e24aa153c005',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf5_5fmsk_380',['PWR_SCR_CWUF5_Msk',['../group___peripheral___registers___bits___definition.html#gaa5980fc735db6b2ea9adeb05d3e3c1f1',1,'stm32l432xx.h']]],
  ['pwr_5fscr_5fcwuf_5fmsk_381',['PWR_SCR_CWUF_Msk',['../group___peripheral___registers___bits___definition.html#ga9db68cb99dedae6f165584bfe2063920',1,'stm32l432xx.h']]],
  ['pwr_5fsleepentry_5fwfe_382',['PWR_SLEEPENTRY_WFE',['../group___p_w_r___s_l_e_e_p__mode__entry.html#ga2ef4bd42ad37dcfcd0813676087d559e',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fsleepentry_5fwfi_383',['PWR_SLEEPENTRY_WFI',['../group___p_w_r___s_l_e_e_p__mode__entry.html#ga4f0f99a3526c57efb3501b016639fa45',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fsr1_5fsbf_384',['PWR_SR1_SBF',['../group___peripheral___registers___bits___definition.html#ga52067a339f2800cca29e0373f1b7d5f1',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fsbf_5fmsk_385',['PWR_SR1_SBF_Msk',['../group___peripheral___registers___bits___definition.html#ga46de86e5fa599d3aabe3646e5c83ff13',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf_386',['PWR_SR1_WUF',['../group___peripheral___registers___bits___definition.html#ga3cee25727108665face0ac2f709fcb72',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf1_387',['PWR_SR1_WUF1',['../group___peripheral___registers___bits___definition.html#ga2e5ea0407844efe67f89d52468199bf9',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf1_5fmsk_388',['PWR_SR1_WUF1_Msk',['../group___peripheral___registers___bits___definition.html#gae7cce63b523402f2ffea81b585fe3ef5',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf2_389',['PWR_SR1_WUF2',['../group___peripheral___registers___bits___definition.html#ga0cb2045f5b3571c37bba90051c2b5ea6',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf2_5fmsk_390',['PWR_SR1_WUF2_Msk',['../group___peripheral___registers___bits___definition.html#ga2da4b6c791875ae30474e2a13cb0af37',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf3_391',['PWR_SR1_WUF3',['../group___peripheral___registers___bits___definition.html#ga1ff45092647d089b93361f5cbaf6b1a1',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf3_5fmsk_392',['PWR_SR1_WUF3_Msk',['../group___peripheral___registers___bits___definition.html#ga9ee47e810678a998df7b130c61c76dc6',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf4_393',['PWR_SR1_WUF4',['../group___peripheral___registers___bits___definition.html#ga92613bf31b9b2a8d63c24a0a1e8c5516',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf4_5fmsk_394',['PWR_SR1_WUF4_Msk',['../group___peripheral___registers___bits___definition.html#ga6a13909fdce06449a0f1138df7635c31',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf5_395',['PWR_SR1_WUF5',['../group___peripheral___registers___bits___definition.html#gac119a7732cd690d01870ee0fa72b4d20',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf5_5fmsk_396',['PWR_SR1_WUF5_Msk',['../group___peripheral___registers___bits___definition.html#gaaa81a5e5608d24f04e510b981f23f550',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwuf_5fmsk_397',['PWR_SR1_WUF_Msk',['../group___peripheral___registers___bits___definition.html#ga3ab4eafaa5b521406a181e970c4e5f04',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwufi_398',['PWR_SR1_WUFI',['../group___peripheral___registers___bits___definition.html#gab9bcd91a779fee2f98a91b1ac734b6c9',1,'stm32l432xx.h']]],
  ['pwr_5fsr1_5fwufi_5fmsk_399',['PWR_SR1_WUFI_Msk',['../group___peripheral___registers___bits___definition.html#ga3292409f4ace61d403b652bb0ded849c',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fpvdo_400',['PWR_SR2_PVDO',['../group___peripheral___registers___bits___definition.html#ga6fea15ae013036a5a24db22a52ca3147',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fpvdo_5fmsk_401',['PWR_SR2_PVDO_Msk',['../group___peripheral___registers___bits___definition.html#ga37bd23d53172d09b3e1a19f7bc7a6d06',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fpvmo3_402',['PWR_SR2_PVMO3',['../group___peripheral___registers___bits___definition.html#gaed2a4928dc037f410049cf67cde12a52',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fpvmo3_5fmsk_403',['PWR_SR2_PVMO3_Msk',['../group___peripheral___registers___bits___definition.html#ga3689cfd285737059dbb4a748dbf117e1',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fpvmo4_404',['PWR_SR2_PVMO4',['../group___peripheral___registers___bits___definition.html#gacb35ad6cec90fea4a2a2770204bfa618',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fpvmo4_5fmsk_405',['PWR_SR2_PVMO4_Msk',['../group___peripheral___registers___bits___definition.html#ga9a2b0e8f56f9974148ea6272d0152668',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5freglpf_406',['PWR_SR2_REGLPF',['../group___peripheral___registers___bits___definition.html#ga8b4c0d31f1dbb17ccb85a6e582a00b9d',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5freglpf_5fmsk_407',['PWR_SR2_REGLPF_Msk',['../group___peripheral___registers___bits___definition.html#gaa3314b8d9a65423906e4b7dc6da6152c',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5freglps_408',['PWR_SR2_REGLPS',['../group___peripheral___registers___bits___definition.html#ga911a8a399671b6dc3fca4948f1ad6872',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5freglps_5fmsk_409',['PWR_SR2_REGLPS_Msk',['../group___peripheral___registers___bits___definition.html#ga0dfb4cf2210dc6d42e3461de677d5cd4',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fvosf_410',['PWR_SR2_VOSF',['../group___peripheral___registers___bits___definition.html#gaa16cbf806601b43cdbcba10b444c7f81',1,'stm32l432xx.h']]],
  ['pwr_5fsr2_5fvosf_5fmsk_411',['PWR_SR2_VOSF_Msk',['../group___peripheral___registers___bits___definition.html#ga77731b81c1c30295b5638e1502df5ab6',1,'stm32l432xx.h']]],
  ['pwr_5fstopentry_5fwfe_412',['PWR_STOPENTRY_WFE',['../group___p_w_r___s_t_o_p__mode__entry.html#ga2e1ee5c9577cc322474a826fa97de798',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5fstopentry_5fwfi_413',['PWR_STOPENTRY_WFI',['../group___p_w_r___s_t_o_p__mode__entry.html#ga3bdb1a9c9b421b73ab148d45eb90fa9b',1,'stm32l4xx_hal_pwr.h']]],
  ['pwr_5ftypedef_414',['PWR_TypeDef',['../struct_p_w_r___type_def.html',1,'']]],
  ['pwr_5fwakeup_5fpin1_415',['PWR_WAKEUP_PIN1',['../group___p_w_r_ex___wake_up___pins.html#ga0da8e7cbe0826e93b777ae4419a1cd05',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin1_5fhigh_416',['PWR_WAKEUP_PIN1_HIGH',['../group___p_w_r_ex___wake_up___pins.html#gaeb626f09f1270e2a23729dac3fd269d1',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin1_5flow_417',['PWR_WAKEUP_PIN1_LOW',['../group___p_w_r_ex___wake_up___pins.html#ga71106c9ef5fe0ce824983011cf5812db',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin2_418',['PWR_WAKEUP_PIN2',['../group___p_w_r_ex___wake_up___pins.html#ga0c718de5967a8d2cec63d0b5fe0b2ada',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin2_5fhigh_419',['PWR_WAKEUP_PIN2_HIGH',['../group___p_w_r_ex___wake_up___pins.html#ga1216218e63be4edd833ba66170266903',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin2_5flow_420',['PWR_WAKEUP_PIN2_LOW',['../group___p_w_r_ex___wake_up___pins.html#ga2fa3e2360a56cd447dd49de0b075313f',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin3_421',['PWR_WAKEUP_PIN3',['../group___p_w_r_ex___wake_up___pins.html#ga0cd92601d07cf7594716c22a0aa3ba26',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin3_5fhigh_422',['PWR_WAKEUP_PIN3_HIGH',['../group___p_w_r_ex___wake_up___pins.html#gacb7728048ff1fb42457c3b60cb5a8069',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin3_5flow_423',['PWR_WAKEUP_PIN3_LOW',['../group___p_w_r_ex___wake_up___pins.html#gad1b726fce8345126b6bd9a38cc93de1a',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin4_424',['PWR_WAKEUP_PIN4',['../group___p_w_r_ex___wake_up___pins.html#ga043f15e42e900b9609b0558f68ba4bb9',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin4_5fhigh_425',['PWR_WAKEUP_PIN4_HIGH',['../group___p_w_r_ex___wake_up___pins.html#gaa53d4e6305c7d8aa72c851c8d2749fa9',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin4_5flow_426',['PWR_WAKEUP_PIN4_LOW',['../group___p_w_r_ex___wake_up___pins.html#ga5345ca56a0983765d0d6a97c5a53d910',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin5_427',['PWR_WAKEUP_PIN5',['../group___p_w_r_ex___wake_up___pins.html#gaef728b0a555c4f84d27367c34d993774',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin5_5fhigh_428',['PWR_WAKEUP_PIN5_HIGH',['../group___p_w_r_ex___wake_up___pins.html#ga8e8488c6402a2b350ec77c1fb16bdf43',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwakeup_5fpin5_5flow_429',['PWR_WAKEUP_PIN5_LOW',['../group___p_w_r_ex___wake_up___pins.html#ga602a80b3379fe10be146b365bd85fe01',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwr_5fwup_5fpolarity_5fshift_430',['PWR_WUP_POLARITY_SHIFT',['../group___p_w_r_ex___w_u_p___polarity.html#ga21257e8b8c5dd0d90f68aa5ac31c818b',1,'stm32l4xx_hal_pwr_ex.h']]],
  ['pwrex_431',['PWREx',['../group___p_w_r_ex.html',1,'']]]
];
