Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 18:32:37 2022
| Host         : funda8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ParCoGli_timing_summary_routed.rpt -pb ParCoGli_timing_summary_routed.pb -rpx ParCoGli_timing_summary_routed.rpx -warn_on_violation
| Design       : ParCoGli
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
TIMING-18  Warning   Missing input or output delay     22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.582        0.000                      0                 1189        0.143        0.000                      0                 1189        4.500        0.000                       0                   458  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.582        0.000                      0                 1189        0.143        0.000                      0                 1189        4.500        0.000                       0                   458  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lectInsulina_reg[2][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 2.224ns (32.499%)  route 4.619ns (67.501%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.541     5.062    clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.823     6.341    divisor_reg[3]
    SLICE_X41Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.465 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.465    divisor[0]_i_33_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.015 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.015    divisor_reg[0]_i_20_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.129    divisor_reg[0]_i_13_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.252    divisor_reg[0]_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=110, routed)         1.374     8.740    lectInsulina[3]1
    SLICE_X33Y67         LUT4 (Prop_lut4_I2_O)        0.124     8.864 f  tiempoinyectoInsLispro[3]_i_18/O
                         net (fo=2, routed)           0.677     9.541    tiempoinyectoInsLispro[3]_i_18_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I1_O)        0.152     9.693 f  lectGlucosa[0][15]_i_5/O
                         net (fo=2, routed)           0.338    10.031    lectGlucosa[0][15]_i_5_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I1_O)        0.326    10.357 f  lectInsulina[0][15]_i_2/O
                         net (fo=4, routed)           0.609    10.966    lectInsulina[0][15]_i_2_n_0
    SLICE_X34Y65         LUT4 (Prop_lut4_I3_O)        0.150    11.116 r  lectInsulina[2][15]_i_1/O
                         net (fo=9, routed)           0.789    11.905    lectInsulina[2][15]_i_1_n_0
    SLICE_X31Y69         FDRE                                         r  lectInsulina_reg[2][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.424    14.765    clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  lectInsulina_reg[2][8]/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X31Y69         FDRE (Setup_fdre_C_CE)      -0.429    14.487    lectInsulina_reg[2][8]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lectInsulina_reg[2][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 2.224ns (32.499%)  route 4.619ns (67.501%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.541     5.062    clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.823     6.341    divisor_reg[3]
    SLICE_X41Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.465 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.465    divisor[0]_i_33_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.015 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.015    divisor_reg[0]_i_20_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.129    divisor_reg[0]_i_13_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.252    divisor_reg[0]_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=110, routed)         1.374     8.740    lectInsulina[3]1
    SLICE_X33Y67         LUT4 (Prop_lut4_I2_O)        0.124     8.864 f  tiempoinyectoInsLispro[3]_i_18/O
                         net (fo=2, routed)           0.677     9.541    tiempoinyectoInsLispro[3]_i_18_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I1_O)        0.152     9.693 f  lectGlucosa[0][15]_i_5/O
                         net (fo=2, routed)           0.338    10.031    lectGlucosa[0][15]_i_5_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I1_O)        0.326    10.357 f  lectInsulina[0][15]_i_2/O
                         net (fo=4, routed)           0.609    10.966    lectInsulina[0][15]_i_2_n_0
    SLICE_X34Y65         LUT4 (Prop_lut4_I3_O)        0.150    11.116 r  lectInsulina[2][15]_i_1/O
                         net (fo=9, routed)           0.789    11.905    lectInsulina[2][15]_i_1_n_0
    SLICE_X31Y69         FDRE                                         r  lectInsulina_reg[2][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.424    14.765    clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  lectInsulina_reg[2][9]/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X31Y69         FDRE (Setup_fdre_C_CE)      -0.429    14.487    lectInsulina_reg[2][9]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lectInsulina_reg[2][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 2.224ns (32.496%)  route 4.620ns (67.504%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.541     5.062    clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.823     6.341    divisor_reg[3]
    SLICE_X41Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.465 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.465    divisor[0]_i_33_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.015 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.015    divisor_reg[0]_i_20_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.129    divisor_reg[0]_i_13_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.252    divisor_reg[0]_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=110, routed)         1.374     8.740    lectInsulina[3]1
    SLICE_X33Y67         LUT4 (Prop_lut4_I2_O)        0.124     8.864 f  tiempoinyectoInsLispro[3]_i_18/O
                         net (fo=2, routed)           0.677     9.541    tiempoinyectoInsLispro[3]_i_18_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I1_O)        0.152     9.693 f  lectGlucosa[0][15]_i_5/O
                         net (fo=2, routed)           0.338    10.031    lectGlucosa[0][15]_i_5_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I1_O)        0.326    10.357 f  lectInsulina[0][15]_i_2/O
                         net (fo=4, routed)           0.609    10.966    lectInsulina[0][15]_i_2_n_0
    SLICE_X34Y65         LUT4 (Prop_lut4_I3_O)        0.150    11.116 r  lectInsulina[2][15]_i_1/O
                         net (fo=9, routed)           0.790    11.906    lectInsulina[2][15]_i_1_n_0
    SLICE_X29Y70         FDRE                                         r  lectInsulina_reg[2][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.426    14.767    clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  lectInsulina_reg[2][12]/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X29Y70         FDRE (Setup_fdre_C_CE)      -0.429    14.489    lectInsulina_reg[2][12]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lectInsulina_reg[2][13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 2.224ns (32.496%)  route 4.620ns (67.504%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.541     5.062    clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.823     6.341    divisor_reg[3]
    SLICE_X41Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.465 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.465    divisor[0]_i_33_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.015 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.015    divisor_reg[0]_i_20_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.129    divisor_reg[0]_i_13_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.252    divisor_reg[0]_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=110, routed)         1.374     8.740    lectInsulina[3]1
    SLICE_X33Y67         LUT4 (Prop_lut4_I2_O)        0.124     8.864 f  tiempoinyectoInsLispro[3]_i_18/O
                         net (fo=2, routed)           0.677     9.541    tiempoinyectoInsLispro[3]_i_18_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I1_O)        0.152     9.693 f  lectGlucosa[0][15]_i_5/O
                         net (fo=2, routed)           0.338    10.031    lectGlucosa[0][15]_i_5_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I1_O)        0.326    10.357 f  lectInsulina[0][15]_i_2/O
                         net (fo=4, routed)           0.609    10.966    lectInsulina[0][15]_i_2_n_0
    SLICE_X34Y65         LUT4 (Prop_lut4_I3_O)        0.150    11.116 r  lectInsulina[2][15]_i_1/O
                         net (fo=9, routed)           0.790    11.906    lectInsulina[2][15]_i_1_n_0
    SLICE_X29Y70         FDRE                                         r  lectInsulina_reg[2][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.426    14.767    clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  lectInsulina_reg[2][13]/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X29Y70         FDRE (Setup_fdre_C_CE)      -0.429    14.489    lectInsulina_reg[2][13]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lectInsulina_reg[2][14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 2.224ns (32.496%)  route 4.620ns (67.504%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.541     5.062    clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.823     6.341    divisor_reg[3]
    SLICE_X41Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.465 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.465    divisor[0]_i_33_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.015 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.015    divisor_reg[0]_i_20_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.129    divisor_reg[0]_i_13_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.252    divisor_reg[0]_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=110, routed)         1.374     8.740    lectInsulina[3]1
    SLICE_X33Y67         LUT4 (Prop_lut4_I2_O)        0.124     8.864 f  tiempoinyectoInsLispro[3]_i_18/O
                         net (fo=2, routed)           0.677     9.541    tiempoinyectoInsLispro[3]_i_18_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I1_O)        0.152     9.693 f  lectGlucosa[0][15]_i_5/O
                         net (fo=2, routed)           0.338    10.031    lectGlucosa[0][15]_i_5_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I1_O)        0.326    10.357 f  lectInsulina[0][15]_i_2/O
                         net (fo=4, routed)           0.609    10.966    lectInsulina[0][15]_i_2_n_0
    SLICE_X34Y65         LUT4 (Prop_lut4_I3_O)        0.150    11.116 r  lectInsulina[2][15]_i_1/O
                         net (fo=9, routed)           0.790    11.906    lectInsulina[2][15]_i_1_n_0
    SLICE_X29Y70         FDRE                                         r  lectInsulina_reg[2][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.426    14.767    clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  lectInsulina_reg[2][14]/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X29Y70         FDRE (Setup_fdre_C_CE)      -0.429    14.489    lectInsulina_reg[2][14]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lectInsulina_reg[2][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 2.224ns (32.496%)  route 4.620ns (67.504%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.541     5.062    clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.823     6.341    divisor_reg[3]
    SLICE_X41Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.465 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.465    divisor[0]_i_33_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.015 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.015    divisor_reg[0]_i_20_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.129    divisor_reg[0]_i_13_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.252    divisor_reg[0]_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=110, routed)         1.374     8.740    lectInsulina[3]1
    SLICE_X33Y67         LUT4 (Prop_lut4_I2_O)        0.124     8.864 f  tiempoinyectoInsLispro[3]_i_18/O
                         net (fo=2, routed)           0.677     9.541    tiempoinyectoInsLispro[3]_i_18_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I1_O)        0.152     9.693 f  lectGlucosa[0][15]_i_5/O
                         net (fo=2, routed)           0.338    10.031    lectGlucosa[0][15]_i_5_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I1_O)        0.326    10.357 f  lectInsulina[0][15]_i_2/O
                         net (fo=4, routed)           0.609    10.966    lectInsulina[0][15]_i_2_n_0
    SLICE_X34Y65         LUT4 (Prop_lut4_I3_O)        0.150    11.116 r  lectInsulina[2][15]_i_1/O
                         net (fo=9, routed)           0.790    11.906    lectInsulina[2][15]_i_1_n_0
    SLICE_X29Y70         FDRE                                         r  lectInsulina_reg[2][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.426    14.767    clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  lectInsulina_reg[2][15]/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X29Y70         FDRE (Setup_fdre_C_CE)      -0.429    14.489    lectInsulina_reg[2][15]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lectInsulina_reg[2][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 2.224ns (32.496%)  route 4.620ns (67.504%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.541     5.062    clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.823     6.341    divisor_reg[3]
    SLICE_X41Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.465 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.465    divisor[0]_i_33_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.015 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.015    divisor_reg[0]_i_20_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.129    divisor_reg[0]_i_13_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.252    divisor_reg[0]_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=110, routed)         1.374     8.740    lectInsulina[3]1
    SLICE_X33Y67         LUT4 (Prop_lut4_I2_O)        0.124     8.864 f  tiempoinyectoInsLispro[3]_i_18/O
                         net (fo=2, routed)           0.677     9.541    tiempoinyectoInsLispro[3]_i_18_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I1_O)        0.152     9.693 f  lectGlucosa[0][15]_i_5/O
                         net (fo=2, routed)           0.338    10.031    lectGlucosa[0][15]_i_5_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I1_O)        0.326    10.357 f  lectInsulina[0][15]_i_2/O
                         net (fo=4, routed)           0.609    10.966    lectInsulina[0][15]_i_2_n_0
    SLICE_X34Y65         LUT4 (Prop_lut4_I3_O)        0.150    11.116 r  lectInsulina[2][15]_i_1/O
                         net (fo=9, routed)           0.790    11.906    lectInsulina[2][15]_i_1_n_0
    SLICE_X29Y70         FDRE                                         r  lectInsulina_reg[2][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.426    14.767    clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  lectInsulina_reg[2][7]/C
                         clock pessimism              0.187    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X29Y70         FDRE (Setup_fdre_C_CE)      -0.429    14.489    lectInsulina_reg[2][7]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lectInsulina_reg[2][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 2.224ns (32.499%)  route 4.619ns (67.501%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.541     5.062    clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.823     6.341    divisor_reg[3]
    SLICE_X41Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.465 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.465    divisor[0]_i_33_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.015 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.015    divisor_reg[0]_i_20_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.129    divisor_reg[0]_i_13_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.252    divisor_reg[0]_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=110, routed)         1.374     8.740    lectInsulina[3]1
    SLICE_X33Y67         LUT4 (Prop_lut4_I2_O)        0.124     8.864 f  tiempoinyectoInsLispro[3]_i_18/O
                         net (fo=2, routed)           0.677     9.541    tiempoinyectoInsLispro[3]_i_18_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I1_O)        0.152     9.693 f  lectGlucosa[0][15]_i_5/O
                         net (fo=2, routed)           0.338    10.031    lectGlucosa[0][15]_i_5_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I1_O)        0.326    10.357 f  lectInsulina[0][15]_i_2/O
                         net (fo=4, routed)           0.609    10.966    lectInsulina[0][15]_i_2_n_0
    SLICE_X34Y65         LUT4 (Prop_lut4_I3_O)        0.150    11.116 r  lectInsulina[2][15]_i_1/O
                         net (fo=9, routed)           0.789    11.905    lectInsulina[2][15]_i_1_n_0
    SLICE_X30Y69         FDRE                                         r  lectInsulina_reg[2][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.424    14.765    clk_IBUF_BUFG
    SLICE_X30Y69         FDRE                                         r  lectInsulina_reg[2][10]/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X30Y69         FDRE (Setup_fdre_C_CE)      -0.393    14.523    lectInsulina_reg[2][10]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lectInsulina_reg[2][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 2.224ns (32.499%)  route 4.619ns (67.501%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.541     5.062    clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.823     6.341    divisor_reg[3]
    SLICE_X41Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.465 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.465    divisor[0]_i_33_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.015 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.015    divisor_reg[0]_i_20_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.129    divisor_reg[0]_i_13_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.252    divisor_reg[0]_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=110, routed)         1.374     8.740    lectInsulina[3]1
    SLICE_X33Y67         LUT4 (Prop_lut4_I2_O)        0.124     8.864 f  tiempoinyectoInsLispro[3]_i_18/O
                         net (fo=2, routed)           0.677     9.541    tiempoinyectoInsLispro[3]_i_18_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I1_O)        0.152     9.693 f  lectGlucosa[0][15]_i_5/O
                         net (fo=2, routed)           0.338    10.031    lectGlucosa[0][15]_i_5_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I1_O)        0.326    10.357 f  lectInsulina[0][15]_i_2/O
                         net (fo=4, routed)           0.609    10.966    lectInsulina[0][15]_i_2_n_0
    SLICE_X34Y65         LUT4 (Prop_lut4_I3_O)        0.150    11.116 r  lectInsulina[2][15]_i_1/O
                         net (fo=9, routed)           0.789    11.905    lectInsulina[2][15]_i_1_n_0
    SLICE_X30Y69         FDRE                                         r  lectInsulina_reg[2][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.424    14.765    clk_IBUF_BUFG
    SLICE_X30Y69         FDRE                                         r  lectInsulina_reg[2][11]/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X30Y69         FDRE (Setup_fdre_C_CE)      -0.393    14.523    lectInsulina_reg[2][11]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lectInsulina_reg[3][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 2.193ns (32.349%)  route 4.586ns (67.651%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.541     5.062    clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  divisor_reg[3]/Q
                         net (fo=3, routed)           0.823     6.341    divisor_reg[3]
    SLICE_X41Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.465 r  divisor[0]_i_33/O
                         net (fo=1, routed)           0.000     6.465    divisor[0]_i_33_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.015 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.015    divisor_reg[0]_i_20_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.129 r  divisor_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.129    divisor_reg[0]_i_13_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.252    divisor_reg[0]_i_3_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.366 r  divisor_reg[0]_i_1__2/CO[3]
                         net (fo=110, routed)         1.374     8.740    lectInsulina[3]1
    SLICE_X33Y67         LUT4 (Prop_lut4_I2_O)        0.124     8.864 f  tiempoinyectoInsLispro[3]_i_18/O
                         net (fo=2, routed)           0.677     9.541    tiempoinyectoInsLispro[3]_i_18_n_0
    SLICE_X33Y67         LUT5 (Prop_lut5_I1_O)        0.152     9.693 f  lectGlucosa[0][15]_i_5/O
                         net (fo=2, routed)           0.338    10.031    lectGlucosa[0][15]_i_5_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I1_O)        0.326    10.357 f  lectInsulina[0][15]_i_2/O
                         net (fo=4, routed)           0.572    10.929    lectInsulina[0][15]_i_2_n_0
    SLICE_X33Y65         LUT2 (Prop_lut2_I1_O)        0.119    11.048 r  lectInsulina[3][15]_i_1/O
                         net (fo=9, routed)           0.793    11.841    lectInsulina[3][15]_i_1_n_0
    SLICE_X31Y70         FDRE                                         r  lectInsulina_reg[3][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.424    14.765    clk_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  lectInsulina_reg[3][12]/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X31Y70         FDRE (Setup_fdre_C_CE)      -0.413    14.503    lectInsulina_reg[3][12]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -11.841    
  -------------------------------------------------------------------
                         slack                                  2.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 InyectorGlucosa/estado_anterior_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.593     1.476    InyectorGlucosa/CLK
    SLICE_X65Y93         FDRE                                         r  InyectorGlucosa/estado_anterior_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  InyectorGlucosa/estado_anterior_reg[0]/Q
                         net (fo=4, routed)           0.098     1.715    InyectorGlucosa/estado_anterior[0]
    SLICE_X64Y93         LUT4 (Prop_lut4_I2_O)        0.048     1.763 r  InyectorGlucosa/estado[1]_i_1/O
                         net (fo=1, routed)           0.000     1.763    InyectorGlucosa/estado[1]_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  InyectorGlucosa/estado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.863     1.991    InyectorGlucosa/CLK
    SLICE_X64Y93         FDRE                                         r  InyectorGlucosa/estado_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.131     1.620    InyectorGlucosa/estado_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 InyectorGlucosa/estado_anterior_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.593     1.476    InyectorGlucosa/CLK
    SLICE_X65Y93         FDRE                                         r  InyectorGlucosa/estado_anterior_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  InyectorGlucosa/estado_anterior_reg[0]/Q
                         net (fo=4, routed)           0.102     1.719    InyectorGlucosa/estado_anterior[0]
    SLICE_X64Y93         LUT4 (Prop_lut4_I0_O)        0.048     1.767 r  InyectorGlucosa/estado[3]_i_2/O
                         net (fo=1, routed)           0.000     1.767    InyectorGlucosa/estado[3]_i_2_n_0
    SLICE_X64Y93         FDRE                                         r  InyectorGlucosa/estado_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.863     1.991    InyectorGlucosa/CLK
    SLICE_X64Y93         FDRE                                         r  InyectorGlucosa/estado_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.131     1.620    InyectorGlucosa/estado_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 InyectorGlucosa/estado_anterior_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.593     1.476    InyectorGlucosa/CLK
    SLICE_X65Y93         FDRE                                         r  InyectorGlucosa/estado_anterior_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  InyectorGlucosa/estado_anterior_reg[0]/Q
                         net (fo=4, routed)           0.098     1.715    InyectorGlucosa/estado_anterior[0]
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.045     1.760 r  InyectorGlucosa/estado[0]_i_1/O
                         net (fo=1, routed)           0.000     1.760    InyectorGlucosa/estado[0]_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  InyectorGlucosa/estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.863     1.991    InyectorGlucosa/CLK
    SLICE_X64Y93         FDRE                                         r  InyectorGlucosa/estado_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.120     1.609    InyectorGlucosa/estado_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 InyectorGlucosa/estado_anterior_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorGlucosa/estado_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.593     1.476    InyectorGlucosa/CLK
    SLICE_X65Y93         FDRE                                         r  InyectorGlucosa/estado_anterior_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  InyectorGlucosa/estado_anterior_reg[0]/Q
                         net (fo=4, routed)           0.102     1.719    InyectorGlucosa/estado_anterior[0]
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.764 r  InyectorGlucosa/estado[2]_i_1/O
                         net (fo=1, routed)           0.000     1.764    InyectorGlucosa/estado[2]_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  InyectorGlucosa/estado_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.863     1.991    InyectorGlucosa/CLK
    SLICE_X64Y93         FDRE                                         r  InyectorGlucosa/estado_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.121     1.610    InyectorGlucosa/estado_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 InyectorbombaInsLispro/estado_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorbombaInsLispro/estado_anterior_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.625%)  route 0.080ns (38.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.662     1.546    InyectorbombaInsLispro/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsLispro/estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.128     1.674 r  InyectorbombaInsLispro/estado_reg[3]/Q
                         net (fo=2, routed)           0.080     1.753    InyectorbombaInsLispro/Q[3]
    SLICE_X1Y125         FDRE                                         r  InyectorbombaInsLispro/estado_anterior_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.934     2.062    InyectorbombaInsLispro/CLK
    SLICE_X1Y125         FDRE                                         r  InyectorbombaInsLispro/estado_anterior_reg[3]/C
                         clock pessimism             -0.503     1.559    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.019     1.578    InyectorbombaInsLispro/estado_anterior_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 InyectorbombaInsGlargina/estado_anterior_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorbombaInsGlargina/estado_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.643%)  route 0.108ns (36.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.663     1.547    InyectorbombaInsGlargina/CLK
    SLICE_X1Y126         FDRE                                         r  InyectorbombaInsGlargina/estado_anterior_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  InyectorbombaInsGlargina/estado_anterior_reg[0]/Q
                         net (fo=4, routed)           0.108     1.796    InyectorbombaInsGlargina/estado_anterior[0]
    SLICE_X0Y126         LUT4 (Prop_lut4_I2_O)        0.048     1.844 r  InyectorbombaInsGlargina/estado[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    InyectorbombaInsGlargina/estado[1]_i_1_n_0
    SLICE_X0Y126         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.935     2.063    InyectorbombaInsGlargina/CLK
    SLICE_X0Y126         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[1]/C
                         clock pessimism             -0.503     1.560    
    SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.107     1.667    InyectorbombaInsGlargina/estado_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 InyectorbombaInsLispro/estado_anterior_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorbombaInsLispro/estado_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.643%)  route 0.108ns (36.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.662     1.546    InyectorbombaInsLispro/CLK
    SLICE_X1Y125         FDRE                                         r  InyectorbombaInsLispro/estado_anterior_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  InyectorbombaInsLispro/estado_anterior_reg[0]/Q
                         net (fo=4, routed)           0.108     1.795    InyectorbombaInsLispro/estado_anterior[0]
    SLICE_X0Y125         LUT4 (Prop_lut4_I2_O)        0.048     1.843 r  InyectorbombaInsLispro/estado[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    InyectorbombaInsLispro/estado[1]_i_1_n_0
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsLispro/estado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.934     2.062    InyectorbombaInsLispro/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsLispro/estado_reg[1]/C
                         clock pessimism             -0.503     1.559    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.107     1.666    InyectorbombaInsLispro/estado_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 InyectorbombaInsGlargina/estado_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorbombaInsGlargina/estado_anterior_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.770%)  route 0.083ns (39.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.663     1.547    InyectorbombaInsGlargina/CLK
    SLICE_X0Y126         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.128     1.675 r  InyectorbombaInsGlargina/estado_reg[3]/Q
                         net (fo=2, routed)           0.083     1.757    InyectorbombaInsGlargina/Q[3]
    SLICE_X1Y126         FDRE                                         r  InyectorbombaInsGlargina/estado_anterior_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.935     2.063    InyectorbombaInsGlargina/CLK
    SLICE_X1Y126         FDRE                                         r  InyectorbombaInsGlargina/estado_anterior_reg[3]/C
                         clock pessimism             -0.503     1.560    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.019     1.579    InyectorbombaInsGlargina/estado_anterior_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 InyectorbombaInsGlargina/estado_anterior_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorbombaInsGlargina/estado_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.551%)  route 0.109ns (36.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.663     1.547    InyectorbombaInsGlargina/CLK
    SLICE_X1Y126         FDRE                                         r  InyectorbombaInsGlargina/estado_anterior_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 f  InyectorbombaInsGlargina/estado_anterior_reg[0]/Q
                         net (fo=4, routed)           0.109     1.797    InyectorbombaInsGlargina/estado_anterior[0]
    SLICE_X0Y126         LUT4 (Prop_lut4_I0_O)        0.049     1.846 r  InyectorbombaInsGlargina/estado[3]_i_2/O
                         net (fo=1, routed)           0.000     1.846    InyectorbombaInsGlargina/estado[3]_i_2_n_0
    SLICE_X0Y126         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.935     2.063    InyectorbombaInsGlargina/CLK
    SLICE_X0Y126         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[3]/C
                         clock pessimism             -0.503     1.560    
    SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.107     1.667    InyectorbombaInsGlargina/estado_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 InyectorbombaInsLispro/estado_anterior_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            InyectorbombaInsLispro/estado_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.551%)  route 0.109ns (36.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.662     1.546    InyectorbombaInsLispro/CLK
    SLICE_X1Y125         FDRE                                         r  InyectorbombaInsLispro/estado_anterior_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 f  InyectorbombaInsLispro/estado_anterior_reg[0]/Q
                         net (fo=4, routed)           0.109     1.796    InyectorbombaInsLispro/estado_anterior[0]
    SLICE_X0Y125         LUT4 (Prop_lut4_I0_O)        0.049     1.845 r  InyectorbombaInsLispro/estado[3]_i_2/O
                         net (fo=1, routed)           0.000     1.845    InyectorbombaInsLispro/estado[3]_i_2_n_0
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsLispro/estado_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.934     2.062    InyectorbombaInsLispro/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsLispro/estado_reg[3]/C
                         clock pessimism             -0.503     1.559    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.107     1.666    InyectorbombaInsLispro/estado_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      uut/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X39Y61   Cual_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X39Y63   Cual_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X39Y63   Cual_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X39Y64   Cual_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X39Y64   Cual_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X39Y64   Cual_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X39Y64   Cual_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X39Y65   Cual_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y61   Cual_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y61   Cual_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y63   Cual_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y63   Cual_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y63   Cual_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y63   Cual_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y64   Cual_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y64   Cual_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y64   Cual_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y64   Cual_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y61   Cual_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y61   Cual_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y63   Cual_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y63   Cual_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y63   Cual_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y63   Cual_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y64   Cual_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y64   Cual_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y64   Cual_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X39Y64   Cual_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sNGlucosa
                            (input port)
  Destination:            ledRGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.693ns  (logic 5.326ns (61.265%)  route 3.367ns (38.735%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sNGlucosa (IN)
                         net (fo=0)                   0.000     0.000    sNGlucosa
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sNGlucosa_IBUF_inst/O
                         net (fo=2, routed)           1.554     3.018    sNGlucosa_IBUF
    SLICE_X0Y26          LUT3 (Prop_lut3_I0_O)        0.152     3.170 r  ledRGB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.813     4.984    ledRGB_OBUF[1]
    M18                  OBUF (Prop_obuf_I_O)         3.710     8.693 r  ledRGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.693    ledRGB[1]
    M18                                                               r  ledRGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNGlargina
                            (input port)
  Destination:            ledRGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.052ns  (logic 5.058ns (62.823%)  route 2.993ns (37.177%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  sNGlargina (IN)
                         net (fo=0)                   0.000     0.000    sNGlargina
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  sNGlargina_IBUF_inst/O
                         net (fo=2, routed)           1.291     2.733    sNGlargina_IBUF
    SLICE_X0Y26          LUT2 (Prop_lut2_I0_O)        0.124     2.857 r  ledRGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.703     4.559    ledRGB_OBUF[2]
    N17                  OBUF (Prop_obuf_I_O)         3.492     8.052 r  ledRGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.052    ledRGB[2]
    N17                                                               r  ledRGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNGlucosa
                            (input port)
  Destination:            ledRGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.680ns  (logic 5.125ns (66.731%)  route 2.555ns (33.269%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sNGlucosa (IN)
                         net (fo=0)                   0.000     0.000    sNGlucosa
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sNGlucosa_IBUF_inst/O
                         net (fo=2, routed)           0.867     2.331    sNGlucosa_IBUF
    SLICE_X0Y26          LUT1 (Prop_lut1_I0_O)        0.124     2.455 r  ledRGB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.688     4.143    ledRGB_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.537     7.680 r  ledRGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.680    ledRGB[0]
    K17                                                               r  ledRGB[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sNLispro
                            (input port)
  Destination:            ledRGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.483ns (67.732%)  route 0.706ns (32.268%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  sNLispro (IN)
                         net (fo=0)                   0.000     0.000    sNLispro
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  sNLispro_IBUF_inst/O
                         net (fo=2, routed)           0.335     0.579    sNLispro_IBUF
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.045     0.624 r  ledRGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.372     0.995    ledRGB_OBUF[2]
    N17                  OBUF (Prop_obuf_I_O)         1.194     2.189 r  ledRGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.189    ledRGB[2]
    N17                                                               r  ledRGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNGlucosa
                            (input port)
  Destination:            ledRGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.515ns (68.546%)  route 0.695ns (31.454%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sNGlucosa (IN)
                         net (fo=0)                   0.000     0.000    sNGlucosa
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  sNGlucosa_IBUF_inst/O
                         net (fo=2, routed)           0.353     0.585    sNGlucosa_IBUF
    SLICE_X0Y26          LUT1 (Prop_lut1_I0_O)        0.045     0.630 r  ledRGB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.342     0.972    ledRGB_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         1.238     2.210 r  ledRGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.210    ledRGB[0]
    K17                                                               r  ledRGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNLispro
                            (input port)
  Destination:            ledRGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.563ns (68.193%)  route 0.729ns (31.807%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sNLispro (IN)
                         net (fo=0)                   0.000     0.000    sNLispro
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sNLispro_IBUF_inst/O
                         net (fo=2, routed)           0.335     0.579    sNLispro_IBUF
    SLICE_X0Y26          LUT3 (Prop_lut3_I1_O)        0.048     0.627 r  ledRGB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.394     1.021    ledRGB_OBUF[1]
    M18                  OBUF (Prop_obuf_I_O)         1.271     2.292 r  ledRGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.292    ledRGB[1]
    M18                                                               r  ledRGB[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lectGlucosa_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosaE[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.822ns  (logic 5.554ns (37.469%)  route 9.268ns (62.531%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X31Y65         FDRE                                         r  lectGlucosa_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  lectGlucosa_reg[1][9]/Q
                         net (fo=2, routed)           1.110     6.633    lectGlucosa_reg_n_0_[1][9]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.757 r  nivelGlucosaE_OBUF[1]_inst_i_2/O
                         net (fo=5, routed)           0.563     7.320    nivelGlucosaE_OBUF[1]_inst_i_2_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.118     7.438 r  nivelGlucosaE_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           0.942     8.380    nivelGlucosaE_OBUF[2]_inst_i_3_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I1_O)        0.350     8.730 r  nivelGlucosaE_OBUF[4]_inst_i_4/O
                         net (fo=5, routed)           0.845     9.575    nivelGlucosaE_OBUF[4]_inst_i_4_n_0
    SLICE_X29Y64         LUT5 (Prop_lut5_I0_O)        0.328     9.903 r  nivelGlucosaE_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           0.614    10.517    nivelGlucosaE_OBUF[6]_inst_i_6_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I0_O)        0.118    10.635 r  nivelGlucosaE_OBUF[8]_inst_i_4/O
                         net (fo=3, routed)           0.822    11.457    nivelGlucosaE_OBUF[8]_inst_i_4_n_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I0_O)        0.356    11.813 r  nivelGlucosaE_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.372    16.185    nivelGlucosaE_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.704    19.889 r  nivelGlucosaE_OBUF[7]_inst/O
                         net (fo=0)                   0.000    19.889    nivelGlucosaE[7]
    V14                                                               r  nivelGlucosaE[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lectGlucosa_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosaE[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.444ns  (logic 5.324ns (36.860%)  route 9.120ns (63.140%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X31Y65         FDRE                                         r  lectGlucosa_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  lectGlucosa_reg[1][9]/Q
                         net (fo=2, routed)           1.110     6.633    lectGlucosa_reg_n_0_[1][9]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.757 r  nivelGlucosaE_OBUF[1]_inst_i_2/O
                         net (fo=5, routed)           0.563     7.320    nivelGlucosaE_OBUF[1]_inst_i_2_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.118     7.438 r  nivelGlucosaE_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           0.942     8.380    nivelGlucosaE_OBUF[2]_inst_i_3_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I1_O)        0.350     8.730 r  nivelGlucosaE_OBUF[4]_inst_i_4/O
                         net (fo=5, routed)           0.845     9.575    nivelGlucosaE_OBUF[4]_inst_i_4_n_0
    SLICE_X29Y64         LUT5 (Prop_lut5_I0_O)        0.328     9.903 r  nivelGlucosaE_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           0.614    10.517    nivelGlucosaE_OBUF[6]_inst_i_6_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I0_O)        0.118    10.635 r  nivelGlucosaE_OBUF[8]_inst_i_4/O
                         net (fo=3, routed)           0.822    11.457    nivelGlucosaE_OBUF[8]_inst_i_4_n_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I2_O)        0.326    11.783 r  nivelGlucosaE_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.224    16.007    nivelGlucosaE_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    19.511 r  nivelGlucosaE_OBUF[8]_inst/O
                         net (fo=0)                   0.000    19.511    nivelGlucosaE[8]
    V13                                                               r  nivelGlucosaE[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lectGlucosa_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosaE[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.487ns  (logic 5.014ns (37.179%)  route 8.473ns (62.821%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X31Y65         FDRE                                         r  lectGlucosa_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  lectGlucosa_reg[1][9]/Q
                         net (fo=2, routed)           1.110     6.633    lectGlucosa_reg_n_0_[1][9]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.757 r  nivelGlucosaE_OBUF[1]_inst_i_2/O
                         net (fo=5, routed)           0.563     7.320    nivelGlucosaE_OBUF[1]_inst_i_2_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.118     7.438 r  nivelGlucosaE_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           0.942     8.380    nivelGlucosaE_OBUF[2]_inst_i_3_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I1_O)        0.350     8.730 r  nivelGlucosaE_OBUF[4]_inst_i_4/O
                         net (fo=5, routed)           0.845     9.575    nivelGlucosaE_OBUF[4]_inst_i_4_n_0
    SLICE_X29Y64         LUT5 (Prop_lut5_I0_O)        0.328     9.903 r  nivelGlucosaE_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           0.668    10.571    nivelGlucosaE_OBUF[6]_inst_i_6_n_0
    SLICE_X28Y64         LUT3 (Prop_lut3_I0_O)        0.124    10.695 r  nivelGlucosaE_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.345    15.040    nivelGlucosaE_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    18.554 r  nivelGlucosaE_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.554    nivelGlucosaE[5]
    U15                                                               r  nivelGlucosaE[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lectGlucosa_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosaE[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.981ns  (logic 5.006ns (38.566%)  route 7.974ns (61.434%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X31Y65         FDRE                                         r  lectGlucosa_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  lectGlucosa_reg[1][9]/Q
                         net (fo=2, routed)           1.110     6.633    lectGlucosa_reg_n_0_[1][9]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.757 r  nivelGlucosaE_OBUF[1]_inst_i_2/O
                         net (fo=5, routed)           0.563     7.320    nivelGlucosaE_OBUF[1]_inst_i_2_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.118     7.438 r  nivelGlucosaE_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           0.942     8.380    nivelGlucosaE_OBUF[2]_inst_i_3_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I1_O)        0.350     8.730 r  nivelGlucosaE_OBUF[4]_inst_i_4/O
                         net (fo=5, routed)           0.845     9.575    nivelGlucosaE_OBUF[4]_inst_i_4_n_0
    SLICE_X29Y64         LUT5 (Prop_lut5_I0_O)        0.328     9.903 r  nivelGlucosaE_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           0.614    10.517    nivelGlucosaE_OBUF[6]_inst_i_6_n_0
    SLICE_X29Y65         LUT5 (Prop_lut5_I4_O)        0.124    10.641 r  nivelGlucosaE_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           3.900    14.541    nivelGlucosaE_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    18.048 r  nivelGlucosaE_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.048    nivelGlucosaE[6]
    U14                                                               r  nivelGlucosaE[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lectGlucosa_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosaE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.362ns  (logic 5.115ns (41.378%)  route 7.247ns (58.622%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X31Y65         FDRE                                         r  lectGlucosa_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  lectGlucosa_reg[1][9]/Q
                         net (fo=2, routed)           1.110     6.633    lectGlucosa_reg_n_0_[1][9]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.757 r  nivelGlucosaE_OBUF[1]_inst_i_2/O
                         net (fo=5, routed)           0.563     7.320    nivelGlucosaE_OBUF[1]_inst_i_2_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.118     7.438 r  nivelGlucosaE_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           0.942     8.380    nivelGlucosaE_OBUF[2]_inst_i_3_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I1_O)        0.350     8.730 r  nivelGlucosaE_OBUF[4]_inst_i_4/O
                         net (fo=5, routed)           0.846     9.576    nivelGlucosaE_OBUF[4]_inst_i_4_n_0
    SLICE_X29Y64         LUT3 (Prop_lut3_I0_O)        0.356     9.932 r  nivelGlucosaE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.786    13.717    nivelGlucosaE_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711    17.428 r  nivelGlucosaE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.428    nivelGlucosaE[3]
    V19                                                               r  nivelGlucosaE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lectGlucosa_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosaE[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.906ns  (logic 4.885ns (41.027%)  route 7.021ns (58.973%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X31Y65         FDRE                                         r  lectGlucosa_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  lectGlucosa_reg[1][9]/Q
                         net (fo=2, routed)           1.110     6.633    lectGlucosa_reg_n_0_[1][9]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.757 r  nivelGlucosaE_OBUF[1]_inst_i_2/O
                         net (fo=5, routed)           0.563     7.320    nivelGlucosaE_OBUF[1]_inst_i_2_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.118     7.438 r  nivelGlucosaE_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           0.942     8.380    nivelGlucosaE_OBUF[2]_inst_i_3_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I1_O)        0.350     8.730 r  nivelGlucosaE_OBUF[4]_inst_i_4/O
                         net (fo=5, routed)           0.846     9.576    nivelGlucosaE_OBUF[4]_inst_i_4_n_0
    SLICE_X29Y64         LUT5 (Prop_lut5_I2_O)        0.328     9.904 r  nivelGlucosaE_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.560    13.464    nivelGlucosaE_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    16.973 r  nivelGlucosaE_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.973    nivelGlucosaE[4]
    W18                                                               r  nivelGlucosaE[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lectGlucosa_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosaE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.941ns  (logic 4.525ns (41.357%)  route 6.416ns (58.643%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X31Y65         FDRE                                         r  lectGlucosa_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  lectGlucosa_reg[1][9]/Q
                         net (fo=2, routed)           1.110     6.633    lectGlucosa_reg_n_0_[1][9]
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.757 r  nivelGlucosaE_OBUF[1]_inst_i_2/O
                         net (fo=5, routed)           0.563     7.320    nivelGlucosaE_OBUF[1]_inst_i_2_n_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.118     7.438 r  nivelGlucosaE_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           0.942     8.380    nivelGlucosaE_OBUF[2]_inst_i_3_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I1_O)        0.326     8.706 r  nivelGlucosaE_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.801    12.507    nivelGlucosaE_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    16.008 r  nivelGlucosaE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.008    nivelGlucosaE[2]
    U19                                                               r  nivelGlucosaE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lectGlucosa_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosaE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.847ns  (logic 4.526ns (41.724%)  route 6.321ns (58.276%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X30Y65         FDRE                                         r  lectGlucosa_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.478     5.545 r  lectGlucosa_reg[2][7]/Q
                         net (fo=5, routed)           0.634     6.179    lectGlucosa_reg_n_0_[2][7]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.295     6.474 f  nivelGlucosaE_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.818     7.291    nivelGlucosaE_OBUF[2]_inst_i_9_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.415 r  nivelGlucosaE_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.764     8.179    nivelGlucosaE_OBUF[0]_inst_i_4_n_0
    SLICE_X30Y65         LUT3 (Prop_lut3_I2_O)        0.124     8.303 r  nivelGlucosaE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.106    12.409    nivelGlucosaE_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    15.914 r  nivelGlucosaE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.914    nivelGlucosaE[0]
    U16                                                               r  nivelGlucosaE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lectGlucosa_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosaE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.717ns  (logic 4.777ns (44.571%)  route 5.940ns (55.429%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X30Y65         FDRE                                         r  lectGlucosa_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.478     5.545 r  lectGlucosa_reg[2][7]/Q
                         net (fo=5, routed)           0.634     6.179    lectGlucosa_reg_n_0_[2][7]
    SLICE_X30Y66         LUT4 (Prop_lut4_I0_O)        0.295     6.474 f  nivelGlucosaE_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           1.103     7.576    nivelGlucosaE_OBUF[2]_inst_i_9_n_0
    SLICE_X30Y64         LUT5 (Prop_lut5_I1_O)        0.146     7.722 r  nivelGlucosaE_OBUF[2]_inst_i_4/O
                         net (fo=4, routed)           1.125     8.847    nivelGlucosaE_OBUF[2]_inst_i_4_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I0_O)        0.328     9.175 r  nivelGlucosaE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.079    12.254    nivelGlucosaE_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    15.784 r  nivelGlucosaE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.784    nivelGlucosaE[1]
    E19                                                               r  nivelGlucosaE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Buzzy/buzz_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.366ns  (logic 4.025ns (54.646%)  route 3.341ns (45.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.533     5.054    Buzzy/CLK
    SLICE_X38Y75         FDRE                                         r  Buzzy/buzz_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  Buzzy/buzz_int_reg/Q
                         net (fo=2, routed)           3.341     8.913    buzzer_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.507    12.420 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000    12.420    buzzer
    G3                                                                r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 InyectorGlucosa/estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaGlucosa[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.370ns (79.969%)  route 0.343ns (20.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.593     1.476    InyectorGlucosa/CLK
    SLICE_X64Y93         FDRE                                         r  InyectorGlucosa/estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  InyectorGlucosa/estado_reg[0]/Q
                         net (fo=2, routed)           0.343     1.983    bombaGlucosa_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.190 r  bombaGlucosa_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.190    bombaGlucosa[0]
    J1                                                                r  bombaGlucosa[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorGlucosa/estado_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaGlucosa[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.373ns (79.479%)  route 0.355ns (20.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.593     1.476    InyectorGlucosa/CLK
    SLICE_X64Y93         FDRE                                         r  InyectorGlucosa/estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  InyectorGlucosa/estado_reg[2]/Q
                         net (fo=2, routed)           0.355     1.995    bombaGlucosa_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.209     3.204 r  bombaGlucosa_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.204    bombaGlucosa[2]
    J2                                                                r  bombaGlucosa[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorGlucosa/estado_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaGlucosa[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.418ns (79.134%)  route 0.374ns (20.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.593     1.476    InyectorGlucosa/CLK
    SLICE_X64Y93         FDRE                                         r  InyectorGlucosa/estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.148     1.624 r  InyectorGlucosa/estado_reg[1]/Q
                         net (fo=2, routed)           0.374     1.998    bombaGlucosa_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.270     3.268 r  bombaGlucosa_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.268    bombaGlucosa[1]
    L2                                                                r  bombaGlucosa[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.391ns (79.908%)  route 0.350ns (20.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.662     1.546    InyectorbombaInsLispro/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsLispro/estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.128     1.674 r  InyectorbombaInsLispro/estado_reg[1]/Q
                         net (fo=2, routed)           0.350     2.023    bombaInsLispro_OBUF[1]
    A17                  OBUF (Prop_obuf_I_O)         1.263     3.286 r  bombaInsLispro_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.286    bombaInsLispro[1]
    A17                                                               r  bombaInsLispro[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsGlargina/estado_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.395ns (79.951%)  route 0.350ns (20.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.663     1.547    InyectorbombaInsGlargina/CLK
    SLICE_X0Y126         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.128     1.675 r  InyectorbombaInsGlargina/estado_reg[1]/Q
                         net (fo=2, routed)           0.350     2.024    bombaInsGlargina_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.267     3.291 r  bombaInsGlargina_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.291    bombaInsGlargina[1]
    A16                                                               r  bombaInsGlargina[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.347ns (76.674%)  route 0.410ns (23.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.662     1.546    InyectorbombaInsLispro/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsLispro/estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  InyectorbombaInsLispro/estado_reg[2]/Q
                         net (fo=2, routed)           0.410     2.096    bombaInsLispro_OBUF[2]
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.302 r  bombaInsLispro_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.302    bombaInsLispro[2]
    C15                                                               r  bombaInsLispro[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorGlucosa/estado_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaGlucosa[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.393ns (76.260%)  route 0.434ns (23.740%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.593     1.476    InyectorGlucosa/CLK
    SLICE_X64Y93         FDRE                                         r  InyectorGlucosa/estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.148     1.624 r  InyectorGlucosa/estado_reg[3]/Q
                         net (fo=2, routed)           0.434     2.058    bombaGlucosa_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         1.245     3.303 r  bombaGlucosa_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.303    bombaGlucosa[3]
    G2                                                                r  bombaGlucosa[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsGlargina/estado_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.367ns (77.128%)  route 0.405ns (22.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.663     1.547    InyectorbombaInsGlargina/CLK
    SLICE_X0Y126         FDRE                                         r  InyectorbombaInsGlargina/estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  InyectorbombaInsGlargina/estado_reg[2]/Q
                         net (fo=2, routed)           0.405     2.093    bombaInsGlargina_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.226     3.319 r  bombaInsGlargina_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.319    bombaInsGlargina[2]
    B15                                                               r  bombaInsGlargina[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.374ns (74.110%)  route 0.480ns (25.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.662     1.546    InyectorbombaInsLispro/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsLispro/estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.128     1.674 r  InyectorbombaInsLispro/estado_reg[3]/Q
                         net (fo=2, routed)           0.480     2.154    bombaInsLispro_OBUF[3]
    C16                  OBUF (Prop_obuf_I_O)         1.246     3.400 r  bombaInsLispro_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.400    bombaInsLispro[3]
    C16                                                               r  bombaInsLispro[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InyectorbombaInsLispro/estado_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.345ns (72.519%)  route 0.510ns (27.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.662     1.546    InyectorbombaInsLispro/CLK
    SLICE_X0Y125         FDRE                                         r  InyectorbombaInsLispro/estado_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  InyectorbombaInsLispro/estado_reg[0]/Q
                         net (fo=2, routed)           0.510     2.196    bombaInsLispro_OBUF[0]
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.401 r  bombaInsLispro_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.401    bombaInsLispro[0]
    A15                                                               r  bombaInsLispro[0] (OUT)
  -------------------------------------------------------------------    -------------------





