0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/Fiee/Documents/GitHouse/Riscv-design/project/project.sim/sim_1/synth/timing/xsim/Risc5CPU_tb_v_time_synth.v,1638845534,verilog,,C:/Users/Fiee/Documents/GitHouse/Riscv-design/sim/Risc5CPU_tb.v,,ALU;BranchTest;DM_WB_PipeReg;DRAM;DRAM_dist_mem_gen_v8_0_13;DRAM_dist_mem_gen_v8_0_13_synth;DRAM_spram;EX;EX_mem_PinpeReg;ID;ID_EX_PipeReg;IF;IF_ID_PipeReg;RAM32M_HD223;RAM32M_HD224;RAM32M_HD225;RAM32M_HD227;RAM32M_HD228;RAM32M_HD229;RAM32M_HD230;RAM32M_HD231;RAM32M_HD234;RAM32M_UNIQ_BASE_;RAM32X1D_HD226;RAM32X1D_HD232;RAM32X1D_HD233;RAM32X1D_UNIQ_BASE_;RAM64X1S_HD192;RAM64X1S_HD193;RAM64X1S_HD194;RAM64X1S_HD195;RAM64X1S_HD196;RAM64X1S_HD197;RAM64X1S_HD198;RAM64X1S_HD199;RAM64X1S_HD200;RAM64X1S_HD201;RAM64X1S_HD202;RAM64X1S_HD203;RAM64X1S_HD204;RAM64X1S_HD205;RAM64X1S_HD206;RAM64X1S_HD207;RAM64X1S_HD208;RAM64X1S_HD209;RAM64X1S_HD210;RAM64X1S_HD211;RAM64X1S_HD212;RAM64X1S_HD213;RAM64X1S_HD214;RAM64X1S_HD215;RAM64X1S_HD216;RAM64X1S_HD217;RAM64X1S_HD218;RAM64X1S_HD219;RAM64X1S_HD220;RAM64X1S_HD221;RAM64X1S_HD222;RAM64X1S_UNIQ_BASE_;Registers;Risc5CPU;glbl,,,../../../../../../source,,,,,
C:/Users/Fiee/Documents/GitHouse/Riscv-design/sim/Risc5CPU_tb.v,1638690989,verilog,,,,Risc5CPU_tb_v,,,../../../../../../source,,,,,
