

================================================================
== Vivado HLS Report for 'logsch'
================================================================
* Date:           Sat May 27 12:28:32 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_adpcm
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.66|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: ih_read (5)  [1/1] 0.00ns
:1  %ih_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ih)

ST_1: tmp_32 (10)  [1/1] 0.00ns  loc: adpcm.c:618
:6  %tmp_32 = sext i32 %ih_read to i64

ST_1: wh_code_table_addr (11)  [1/1] 0.00ns  loc: adpcm.c:618
:7  %wh_code_table_addr = getelementptr [4 x i11]* @wh_code_table, i64 0, i64 %tmp_32

ST_1: wh_code_table_load (12)  [2/2] 2.39ns  loc: adpcm.c:618
:8  %wh_code_table_load = load i11* %wh_code_table_addr, align 2


 <State 2>: 5.02ns
ST_2: nbh_read (4)  [1/1] 0.00ns
:0  %nbh_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nbh)

ST_2: tmp_cast2 (6)  [1/1] 0.00ns  loc: adpcm.c:617
:2  %tmp_cast2 = sext i32 %nbh_read to i39

ST_2: p_shl (7)  [1/1] 0.00ns  loc: adpcm.c:617
:3  %p_shl = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %nbh_read, i7 0)

ST_2: tmp_s (8)  [1/1] 2.63ns  loc: adpcm.c:617
:4  %tmp_s = sub i39 %p_shl, %tmp_cast2

ST_2: wd (9)  [1/1] 0.00ns  loc: adpcm.c:617
:5  %wd = call i32 @_ssdm_op_PartSelect.i32.i39.i32.i32(i39 %tmp_s, i32 7, i32 38)

ST_2: wh_code_table_load (12)  [1/2] 2.39ns  loc: adpcm.c:618
:8  %wh_code_table_load = load i11* %wh_code_table_addr, align 2

ST_2: wh_code_table_load_c (13)  [1/1] 0.00ns  loc: adpcm.c:618
:9  %wh_code_table_load_c = sext i11 %wh_code_table_load to i32

ST_2: tmp (14)  [1/1] 0.00ns  loc: adpcm.c:618
:10  %tmp = sext i11 %wh_code_table_load to i31

ST_2: tmp_8 (15)  [1/1] 0.00ns  loc: adpcm.c:617
:11  %tmp_8 = call i31 @_ssdm_op_PartSelect.i31.i39.i32.i32(i39 %tmp_s, i32 7, i32 37)

ST_2: nbh_assign (16)  [1/1] 2.39ns  loc: adpcm.c:618
:12  %nbh_assign = add nsw i32 %wd, %wh_code_table_load_c

ST_2: nbh_assign_cast (17)  [1/1] 2.39ns  loc: adpcm.c:618
:13  %nbh_assign_cast = add i31 %tmp_8, %tmp

ST_2: tmp_24 (18)  [1/1] 0.00ns  loc: adpcm.c:619
:14  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %nbh_assign, i32 31)


 <State 3>: 5.66ns
ST_3: p_s (19)  [1/1] 1.37ns  loc: adpcm.c:619
:15  %p_s = select i1 %tmp_24, i31 0, i31 %nbh_assign_cast

ST_3: tmp_25 (20)  [1/1] 0.00ns  loc: adpcm.c:619
:16  %tmp_25 = trunc i31 %p_s to i15

ST_3: tmp_33 (21)  [1/1] 2.92ns  loc: adpcm.c:621
:17  %tmp_33 = icmp ugt i31 %p_s, 22528

ST_3: p_1 (22)  [1/1] 1.37ns  loc: adpcm.c:621
:18  %p_1 = select i1 %tmp_33, i15 -10240, i15 %tmp_25

ST_3: StgValue_24 (23)  [1/1] 0.00ns  loc: adpcm.c:623
:19  ret i15 %p_1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.39ns
The critical path consists of the following:
	wire read on port 'ih' [5]  (0 ns)
	'getelementptr' operation ('wh_code_table_addr', adpcm.c:618) [11]  (0 ns)
	'load' operation ('wh_code_table_load', adpcm.c:618) on array 'wh_code_table' [12]  (2.39 ns)

 <State 2>: 5.02ns
The critical path consists of the following:
	wire read on port 'nbh' [4]  (0 ns)
	'sub' operation ('tmp_s', adpcm.c:617) [8]  (2.63 ns)
	'add' operation ('nbh', adpcm.c:618) [16]  (2.39 ns)

 <State 3>: 5.66ns
The critical path consists of the following:
	'select' operation ('p_s', adpcm.c:619) [19]  (1.37 ns)
	'icmp' operation ('tmp_33', adpcm.c:621) [21]  (2.92 ns)
	'select' operation ('p_1', adpcm.c:621) [22]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
