{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1745174372902 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1745174372902 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1745174372902 ""}
{ "Info" "" "" "2025.04.20.15:39:43 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2025.04.20.15:39:43 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1745174383661 ""}
{ "Info" "" "" "2025.04.20.15:39:43 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2025.04.20.15:39:43 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1745174383666 ""}
{ "Info" "soc_system_generation.rpt" "" "2025.04.20.15:39:54 Info: Saving generation log to /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Saving generation log to /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system" 0 0 "Shell" 0 -1 1745174394936 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Starting: Create simulation model" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1745174394937 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEMA5F31C6" "" "2025.04.20.15:39:54 Info: qsys-generate /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system" {  } {  } 0 0 "2025.04.20.15:39:54 Info: qsys-generate /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system" 0 0 "Shell" 0 -1 1745174394939 ""}
{ "Info" "soc_system.qsys" "" "2025.04.20.15:39:54 Info: Loading de1_soc_GHRD" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Loading de1_soc_GHRD" 0 0 "Shell" 0 -1 1745174394955 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Reading input file" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Reading input file" 0 0 "Shell" 0 -1 1745174394965 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Adding button_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Adding button_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1745174394967 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Parameterizing module button_pio" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1745174394967 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Adding clk_0 \[clock_source 18.0\]" 0 0 "Shell" 0 -1 1745174394967 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1745174394967 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1745174394968 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1745174394968 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Adding hps_0 \[altera_hps 18.0\]" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Adding hps_0 \[altera_hps 18.0\]" 0 0 "Shell" 0 -1 1745174394968 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Parameterizing module hps_0" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1745174394971 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1745174394974 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1745174394974 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" 0 0 "Shell" 0 -1 1745174394974 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1745174394974 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Adding led_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Adding led_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1745174394975 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Parameterizing module led_pio" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1745174394975 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Adding master_non_sec \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Adding master_non_sec \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1745174394975 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Parameterizing module master_non_sec" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Parameterizing module master_non_sec" 0 0 "Shell" 0 -1 1745174394975 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Adding master_secure \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Adding master_secure \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1745174394976 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Parameterizing module master_secure" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Parameterizing module master_secure" 0 0 "Shell" 0 -1 1745174394976 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" 0 0 "Shell" 0 -1 1745174394976 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1745174394976 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" 0 0 "Shell" 0 -1 1745174394977 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1745174394977 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Building connections" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Building connections" 0 0 "Shell" 0 -1 1745174394977 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Parameterizing connections" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1745174394979 ""}
{ "Info" "" "" "2025.04.20.15:39:54 Info: Validating" {  } {  } 0 0 "2025.04.20.15:39:54 Info: Validating" 0 0 "Shell" 0 -1 1745174394979 ""}
{ "Info" "" "" "2025.04.20.15:39:58 Info: Done reading input file" {  } {  } 0 0 "2025.04.20.15:39:58 Info: Done reading input file" 0 0 "Shell" 0 -1 1745174398576 ""}
{ "Info" "" "" "2025.04.20.15:39:59 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.20.15:39:59 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1745174399592 ""}
{ "Info" "" "" "2025.04.20.15:39:59 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.20.15:39:59 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1745174399592 ""}
{ "Info" "" "" "2025.04.20.15:39:59 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2025.04.20.15:39:59 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1745174399592 ""}
{ "Info" "" "" "2025.04.20.15:39:59 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.04.20.15:39:59 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1745174399592 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2025.04.20.15:39:59 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2025.04.20.15:39:59 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1745174399592 ""}
{ "Warning" "" "" "2025.04.20.15:39:59 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2025.04.20.15:39:59 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1745174399592 ""}
{ "Warning" "" "" "2025.04.20.15:39:59 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2025.04.20.15:39:59 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1745174399593 ""}
{ "Info" "" "" "2025.04.20.15:39:59 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2025.04.20.15:39:59 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1745174399594 ""}
{ "Info" "" "" "2025.04.20.15:39:59 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2025.04.20.15:39:59 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1745174399594 ""}
{ "Info" "" "" "2025.04.20.15:39:59 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2025.04.20.15:39:59 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1745174399594 ""}
{ "Info" "" "" "2025.04.20.15:40:00 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2025.04.20.15:40:00 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1745174400386 ""}
{ "Info" "" "" "2025.04.20.15:40:03 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2025.04.20.15:40:03 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1745174403481 ""}
{ "Warning" "" "" "2025.04.20.15:40:03 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2025.04.20.15:40:03 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1745174403670 ""}
{ "Warning" "" "" "2025.04.20.15:40:03 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2025.04.20.15:40:03 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1745174403670 ""}
{ "Warning" "" "" "2025.04.20.15:40:03 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2025.04.20.15:40:03 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1745174403671 ""}
{ "Warning" "" "" "2025.04.20.15:40:03 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2025.04.20.15:40:03 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1745174403671 ""}
{ "Info" "" "" "2025.04.20.15:40:05 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2025.04.20.15:40:05 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1745174405601 ""}
{ "Info" "  ]" "" "2025.04.20.15:40:05 Info: button_pio:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt0198_2965013523525261284.dir/0002_button_pio_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0198_2965013523525261284.dir/0002_button_pio_gen" {  } {  } 0 0 "2025.04.20.15:40:05 Info: button_pio:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt0198_2965013523525261284.dir/0002_button_pio_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0198_2965013523525261284.dir/0002_button_pio_gen" 0 0 "Shell" 0 -1 1745174405601 ""}
{ "Info" "" "" "2025.04.20.15:40:05 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2025.04.20.15:40:05 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1745174405704 ""}
{ "Info" "" "" "2025.04.20.15:40:05 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2025.04.20.15:40:05 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1745174405705 ""}
{ "Info" "" "" "2025.04.20.15:40:05 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2025.04.20.15:40:05 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1745174405707 ""}
{ "Info" "  ]" "" "2025.04.20.15:40:05 Info: dipsw_pio:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt0198_2965013523525261284.dir/0003_dipsw_pio_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0198_2965013523525261284.dir/0003_dipsw_pio_gen" {  } {  } 0 0 "2025.04.20.15:40:05 Info: dipsw_pio:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt0198_2965013523525261284.dir/0003_dipsw_pio_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0198_2965013523525261284.dir/0003_dipsw_pio_gen" 0 0 "Shell" 0 -1 1745174405707 ""}
{ "Info" "" "" "2025.04.20.15:40:05 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2025.04.20.15:40:05 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1745174405809 ""}
{ "Info" "" "" "2025.04.20.15:40:05 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2025.04.20.15:40:05 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1745174405810 ""}
{ "Info" "" "" "2025.04.20.15:40:05 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2025.04.20.15:40:05 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1745174405811 ""}
{ "Info" "" "" "2025.04.20.15:40:06 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2025.04.20.15:40:06 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1745174406214 ""}
{ "Info" "" "" "2025.04.20.15:40:06 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.04.20.15:40:06 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1745174406494 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2025.04.20.15:40:06 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2025.04.20.15:40:06 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1745174406496 ""}
{ "Warning" "" "" "2025.04.20.15:40:06 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2025.04.20.15:40:06 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1745174406496 ""}
{ "Warning" "" "" "2025.04.20.15:40:06 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2025.04.20.15:40:06 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1745174406497 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2025.04.20.15:40:07 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1745174407076 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2025.04.20.15:40:07 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1745174407077 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2025.04.20.15:40:07 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1745174407078 ""}
{ "Info" "  ]" "" "2025.04.20.15:40:07 Info: jtag_uart:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt0198_2965013523525261284.dir/0005_jtag_uart_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0198_2965013523525261284.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2025.04.20.15:40:07 Info: jtag_uart:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt0198_2965013523525261284.dir/0005_jtag_uart_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0198_2965013523525261284.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1745174407078 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2025.04.20.15:40:07 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1745174407198 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2025.04.20.15:40:07 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1745174407198 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2025.04.20.15:40:07 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1745174407199 ""}
{ "Info" "  ]" "" "2025.04.20.15:40:07 Info: led_pio:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt0198_2965013523525261284.dir/0006_led_pio_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0198_2965013523525261284.dir/0006_led_pio_gen" {  } {  } 0 0 "2025.04.20.15:40:07 Info: led_pio:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt0198_2965013523525261284.dir/0006_led_pio_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0198_2965013523525261284.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1745174407199 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2025.04.20.15:40:07 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1745174407260 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2025.04.20.15:40:07 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1745174407261 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: master_non_sec: \"soc_system\" instantiated altera_jtag_avalon_master \"master_non_sec\"" {  } {  } 0 0 "2025.04.20.15:40:07 Info: master_non_sec: \"soc_system\" instantiated altera_jtag_avalon_master \"master_non_sec\"" 0 0 "Shell" 0 -1 1745174407309 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2025.04.20.15:40:07 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1745174407310 ""}
{ "Info" "  ]" "" "2025.04.20.15:40:07 Info: onchip_memory2_0:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt0198_2965013523525261284.dir/0007_onchip_memory2_0_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0007_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0198_2965013523525261284.dir/0007_onchip_memory2_0_gen" {  } {  } 0 0 "2025.04.20.15:40:07 Info: onchip_memory2_0:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt0198_2965013523525261284.dir/0007_onchip_memory2_0_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0007_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0198_2965013523525261284.dir/0007_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1745174407310 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2025.04.20.15:40:07 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1745174407489 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2025.04.20.15:40:07 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1745174407491 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2025.04.20.15:40:07 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1745174407492 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.20.15:40:07 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745174407889 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.20.15:40:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745174407909 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.20.15:40:07 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745174407930 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.20.15:40:07 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745174407950 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.20.15:40:07 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745174407970 ""}
{ "Info" "" "" "2025.04.20.15:40:07 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.20.15:40:07 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745174407991 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.20.15:40:08 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745174408011 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1745174408369 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1745174408473 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1745174408476 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1745174408479 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1745174408490 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1745174408554 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1745174408620 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: jtag_phy_embedded_in_jtag_master: \"master_non_sec\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: jtag_phy_embedded_in_jtag_master: \"master_non_sec\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1745174408622 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: timing_adt: \"master_non_sec\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: timing_adt: \"master_non_sec\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1745174408626 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: fifo: \"master_non_sec\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: fifo: \"master_non_sec\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1745174408626 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: b2p: \"master_non_sec\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: b2p: \"master_non_sec\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1745174408627 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: p2b: \"master_non_sec\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: p2b: \"master_non_sec\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1745174408627 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: transacto: \"master_non_sec\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: transacto: \"master_non_sec\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1745174408628 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: b2p_adapter: \"master_non_sec\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: b2p_adapter: \"master_non_sec\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1745174408630 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: p2b_adapter: \"master_non_sec\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: p2b_adapter: \"master_non_sec\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1745174408632 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: master_non_sec_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_non_sec_master_translator\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: master_non_sec_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_non_sec_master_translator\"" 0 0 "Shell" 0 -1 1745174408632 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1745174408633 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1745174408634 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: master_non_sec_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_non_sec_master_agent\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: master_non_sec_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_non_sec_master_agent\"" 0 0 "Shell" 0 -1 1745174408635 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1745174408636 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1745174408641 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1745174408645 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1745174408650 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1745174408654 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1745174408659 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1745174408663 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: master_non_sec_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_non_sec_master_limiter\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: master_non_sec_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_non_sec_master_limiter\"" 0 0 "Shell" 0 -1 1745174408665 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408666 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408667 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1745174408670 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408670 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408671 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408671 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1745174408673 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1745174408675 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1745174408677 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1745174408684 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1745174408691 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408691 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1745174408697 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408697 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1745174408699 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1745174408700 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1745174408702 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1745174408717 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408718 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1745174408725 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408725 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1745174408731 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408731 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1745174408732 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408733 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408733 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1745174408752 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1745174408771 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1745174408772 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408772 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408773 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408773 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1745174408777 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1745174408782 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1745174408783 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1745174408789 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408789 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1745174408790 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1745174408796 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408796 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1745174408844 ""}
{ "Info" "verbosity_pkg.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408844 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408845 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408845 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408845 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408845 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408845 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1745174408845 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1745174408847 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.04.20.15:40:08 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1745174408849 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: soc_system: Done \"soc_system\" with 63 modules, 103 files" {  } {  } 0 0 "2025.04.20.15:40:08 Info: soc_system: Done \"soc_system\" with 63 modules, 103 files" 0 0 "Shell" 0 -1 1745174408849 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.04.20.15:40:08 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1745174408867 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: Finished: Create simulation model" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1745174408867 ""}
{ "Info" "" "" "2025.04.20.15:40:08 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2025.04.20.15:40:08 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1745174408867 ""}
{ "Info" " --use-relative-paths=true" "" "2025.04.20.15:40:08 Info: sim-script-gen --spd=/home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/soc_system.spd --output-directory=/home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2025.04.20.15:40:08 Info: sim-script-gen --spd=/home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/soc_system.spd --output-directory=/home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1745174408867 ""}
{ "Info" " --use-relative-paths=true" "" "2025.04.20.15:40:08 Info: Doing: ip-make-simscript --spd=/home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/soc_system.spd --output-directory=/home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2025.04.20.15:40:08 Info: Doing: ip-make-simscript --spd=/home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/soc_system.spd --output-directory=/home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1745174408870 ""}
{ "Info" " directory:" "" "2025.04.20.15:40:09 Info: Generating the following file(s) for MODELSIM simulator in /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Generating the following file(s) for MODELSIM simulator in /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1745174409316 ""}
{ "Info" "msim_setup.tcl" "" "2025.04.20.15:40:09 Info:     mentor" {  } {  } 0 0 "2025.04.20.15:40:09 Info:     mentor" 0 0 "Shell" 0 -1 1745174409317 ""}
{ "Info" " directory:" "" "2025.04.20.15:40:09 Info: Generating the following file(s) for VCS simulator in /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Generating the following file(s) for VCS simulator in /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1745174409320 ""}
{ "Info" "vcs_setup.sh" "" "2025.04.20.15:40:09 Info:     synopsys/vcs" {  } {  } 0 0 "2025.04.20.15:40:09 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1745174409320 ""}
{ "Info" " directory:" "" "2025.04.20.15:40:09 Info: Generating the following file(s) for VCSMX simulator in /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Generating the following file(s) for VCSMX simulator in /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1745174409325 ""}
{ "Info" "synopsys_sim.setup" "" "2025.04.20.15:40:09 Info:     synopsys/vcsmx" {  } {  } 0 0 "2025.04.20.15:40:09 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1745174409325 ""}
{ "Info" "vcsmx_setup.sh" "" "2025.04.20.15:40:09 Info:     synopsys/vcsmx" {  } {  } 0 0 "2025.04.20.15:40:09 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1745174409325 ""}
{ "Info" " directory:" "" "2025.04.20.15:40:09 Info: Generating the following file(s) for NCSIM simulator in /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Generating the following file(s) for NCSIM simulator in /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1745174409345 ""}
{ "Info" "cds.lib" "" "2025.04.20.15:40:09 Info:     cadence" {  } {  } 0 0 "2025.04.20.15:40:09 Info:     cadence" 0 0 "Shell" 0 -1 1745174409345 ""}
{ "Info" "hdl.var" "" "2025.04.20.15:40:09 Info:     cadence" {  } {  } 0 0 "2025.04.20.15:40:09 Info:     cadence" 0 0 "Shell" 0 -1 1745174409348 ""}
{ "Info" "ncsim_setup.sh" "" "2025.04.20.15:40:09 Info:     cadence" {  } {  } 0 0 "2025.04.20.15:40:09 Info:     cadence" 0 0 "Shell" 0 -1 1745174409348 ""}
{ "Info" " directory" "" "2025.04.20.15:40:09 Info:     57 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2025.04.20.15:40:09 Info:     57 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1745174409348 ""}
{ "Info" " directory:" "" "2025.04.20.15:40:09 Info: Generating the following file(s) for RIVIERA simulator in /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Generating the following file(s) for RIVIERA simulator in /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1745174409351 ""}
{ "Info" "rivierapro_setup.tcl" "" "2025.04.20.15:40:09 Info:     aldec" {  } {  } 0 0 "2025.04.20.15:40:09 Info:     aldec" 0 0 "Shell" 0 -1 1745174409352 ""}
{ "Info" "." "" "2025.04.20.15:40:09 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2025.04.20.15:40:09 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1745174409352 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2025.04.20.15:40:09 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1745174409352 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2025.04.20.15:40:09 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1745174409352 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1745174409352 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSEMA5F31C6" "" "2025.04.20.15:40:09 Info: qsys-generate /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD" {  } {  } 0 0 "2025.04.20.15:40:09 Info: qsys-generate /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD" 0 0 "Shell" 0 -1 1745174409352 ""}
{ "Info" "soc_system.qsys" "" "2025.04.20.15:40:09 Info: Loading de1_soc_GHRD" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Loading de1_soc_GHRD" 0 0 "Shell" 0 -1 1745174409354 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Reading input file" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Reading input file" 0 0 "Shell" 0 -1 1745174409360 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Adding button_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Adding button_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1745174409362 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Parameterizing module button_pio" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1745174409362 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Adding clk_0 \[clock_source 18.0\]" 0 0 "Shell" 0 -1 1745174409362 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1745174409362 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1745174409362 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1745174409362 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Adding hps_0 \[altera_hps 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Adding hps_0 \[altera_hps 18.0\]" 0 0 "Shell" 0 -1 1745174409362 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Parameterizing module hps_0" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1745174409364 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1745174409367 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1745174409367 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" 0 0 "Shell" 0 -1 1745174409367 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1745174409367 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Adding led_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Adding led_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1745174409367 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Parameterizing module led_pio" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1745174409367 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Adding master_non_sec \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Adding master_non_sec \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1745174409367 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Parameterizing module master_non_sec" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Parameterizing module master_non_sec" 0 0 "Shell" 0 -1 1745174409368 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Adding master_secure \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Adding master_secure \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1745174409368 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Parameterizing module master_secure" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Parameterizing module master_secure" 0 0 "Shell" 0 -1 1745174409368 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" 0 0 "Shell" 0 -1 1745174409368 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1745174409368 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" 0 0 "Shell" 0 -1 1745174409368 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1745174409368 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Building connections" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Building connections" 0 0 "Shell" 0 -1 1745174409368 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Parameterizing connections" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1745174409369 ""}
{ "Info" "" "" "2025.04.20.15:40:09 Info: Validating" {  } {  } 0 0 "2025.04.20.15:40:09 Info: Validating" 0 0 "Shell" 0 -1 1745174409370 ""}
{ "Info" "" "" "2025.04.20.15:40:12 Info: Done reading input file" {  } {  } 0 0 "2025.04.20.15:40:12 Info: Done reading input file" 0 0 "Shell" 0 -1 1745174412914 ""}
{ "Info" "" "" "2025.04.20.15:40:13 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.20.15:40:13 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1745174413946 ""}
{ "Info" "" "" "2025.04.20.15:40:13 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.20.15:40:13 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1745174413946 ""}
{ "Info" "" "" "2025.04.20.15:40:13 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2025.04.20.15:40:13 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1745174413946 ""}
{ "Info" "" "" "2025.04.20.15:40:13 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.04.20.15:40:13 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1745174413946 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2025.04.20.15:40:13 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2025.04.20.15:40:13 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1745174413946 ""}
{ "Warning" "" "" "2025.04.20.15:40:13 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2025.04.20.15:40:13 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1745174413946 ""}
{ "Warning" "" "" "2025.04.20.15:40:13 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2025.04.20.15:40:13 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1745174413946 ""}
{ "Info" "" "" "2025.04.20.15:40:13 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2025.04.20.15:40:13 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1745174413948 ""}
{ "Info" "" "" "2025.04.20.15:40:13 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2025.04.20.15:40:13 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1745174413948 ""}
{ "Info" "" "" "2025.04.20.15:40:13 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2025.04.20.15:40:13 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1745174413948 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.04.20.15:40:14 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1745174414232 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1745174414232 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info:" {  } {  } 0 0 "2025.04.20.15:40:14 Info:" 0 0 "Shell" 0 -1 1745174414232 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1745174414232 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEMA5F31C6" "" "2025.04.20.15:40:14 Info: qsys-generate /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system" {  } {  } 0 0 "2025.04.20.15:40:14 Info: qsys-generate /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system" 0 0 "Shell" 0 -1 1745174414232 ""}
{ "Info" "soc_system.qsys" "" "2025.04.20.15:40:14 Info: Loading de1_soc_GHRD" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Loading de1_soc_GHRD" 0 0 "Shell" 0 -1 1745174414234 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Reading input file" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Reading input file" 0 0 "Shell" 0 -1 1745174414240 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Adding button_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Adding button_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1745174414241 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Parameterizing module button_pio" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1745174414241 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Adding clk_0 \[clock_source 18.0\]" 0 0 "Shell" 0 -1 1745174414241 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1745174414241 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Adding dipsw_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1745174414241 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1745174414242 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Adding hps_0 \[altera_hps 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Adding hps_0 \[altera_hps 18.0\]" 0 0 "Shell" 0 -1 1745174414242 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Parameterizing module hps_0" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1745174414243 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1745174414246 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1745174414246 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" 0 0 "Shell" 0 -1 1745174414246 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1745174414246 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Adding led_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Adding led_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1745174414246 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Parameterizing module led_pio" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1745174414246 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Adding master_non_sec \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Adding master_non_sec \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1745174414246 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Parameterizing module master_non_sec" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Parameterizing module master_non_sec" 0 0 "Shell" 0 -1 1745174414246 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Adding master_secure \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Adding master_secure \[altera_jtag_avalon_master 18.0\]" 0 0 "Shell" 0 -1 1745174414246 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Parameterizing module master_secure" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Parameterizing module master_secure" 0 0 "Shell" 0 -1 1745174414246 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" 0 0 "Shell" 0 -1 1745174414247 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1745174414247 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.0\]" 0 0 "Shell" 0 -1 1745174414247 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1745174414247 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Building connections" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Building connections" 0 0 "Shell" 0 -1 1745174414247 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Parameterizing connections" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1745174414248 ""}
{ "Info" "" "" "2025.04.20.15:40:14 Info: Validating" {  } {  } 0 0 "2025.04.20.15:40:14 Info: Validating" 0 0 "Shell" 0 -1 1745174414248 ""}
{ "Info" "" "" "2025.04.20.15:40:17 Info: Done reading input file" {  } {  } 0 0 "2025.04.20.15:40:17 Info: Done reading input file" 0 0 "Shell" 0 -1 1745174417800 ""}
{ "Info" "" "" "2025.04.20.15:40:18 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.20.15:40:18 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1745174418901 ""}
{ "Info" "" "" "2025.04.20.15:40:18 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.20.15:40:18 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1745174418901 ""}
{ "Info" "" "" "2025.04.20.15:40:18 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2025.04.20.15:40:18 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1745174418901 ""}
{ "Info" "" "" "2025.04.20.15:40:18 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.04.20.15:40:18 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1745174418901 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2025.04.20.15:40:18 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2025.04.20.15:40:18 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1745174418901 ""}
{ "Warning" "" "" "2025.04.20.15:40:18 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2025.04.20.15:40:18 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1745174418901 ""}
{ "Warning" "" "" "2025.04.20.15:40:18 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2025.04.20.15:40:18 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1745174418901 ""}
{ "Info" "" "" "2025.04.20.15:40:18 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2025.04.20.15:40:18 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1745174418902 ""}
{ "Info" "" "" "2025.04.20.15:40:18 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2025.04.20.15:40:18 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1745174418902 ""}
{ "Info" "" "" "2025.04.20.15:40:18 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2025.04.20.15:40:18 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1745174418902 ""}
{ "Info" "" "" "2025.04.20.15:41:00 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2025.04.20.15:41:00 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1745174460010 ""}
{ "Info" "" "" "2025.04.20.15:41:01 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2025.04.20.15:41:01 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1745174461857 ""}
{ "Warning" "" "" "2025.04.20.15:41:01 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2025.04.20.15:41:01 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1745174461976 ""}
{ "Warning" "" "" "2025.04.20.15:41:01 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2025.04.20.15:41:01 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1745174461976 ""}
{ "Warning" "" "" "2025.04.20.15:41:01 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2025.04.20.15:41:01 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1745174461976 ""}
{ "Warning" "" "" "2025.04.20.15:41:01 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2025.04.20.15:41:01 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1745174461976 ""}
{ "Info" "" "" "2025.04.20.15:41:03 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2025.04.20.15:41:03 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1745174463761 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.20.15:41:03 Info: button_pio:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt0198_2965013523525261284.dir/0058_button_pio_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0058_button_pio_gen/" {  } {  } 0 0 "2025.04.20.15:41:03 Info: button_pio:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt0198_2965013523525261284.dir/0058_button_pio_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0058_button_pio_gen/" 0 0 "Shell" 0 -1 1745174463761 ""}
{ "Info" "" "" "2025.04.20.15:41:03 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2025.04.20.15:41:03 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1745174463844 ""}
{ "Info" "" "" "2025.04.20.15:41:03 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2025.04.20.15:41:03 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1745174463845 ""}
{ "Info" "" "" "2025.04.20.15:41:03 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2025.04.20.15:41:03 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1745174463846 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.20.15:41:03 Info: dipsw_pio:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt0198_2965013523525261284.dir/0059_dipsw_pio_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0059_dipsw_pio_gen/" {  } {  } 0 0 "2025.04.20.15:41:03 Info: dipsw_pio:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt0198_2965013523525261284.dir/0059_dipsw_pio_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0059_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1745174463846 ""}
{ "Info" "" "" "2025.04.20.15:41:03 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2025.04.20.15:41:03 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1745174463954 ""}
{ "Info" "" "" "2025.04.20.15:41:03 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2025.04.20.15:41:03 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1745174463954 ""}
{ "Info" "" "" "2025.04.20.15:41:03 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2025.04.20.15:41:03 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1745174463955 ""}
{ "Info" "" "" "2025.04.20.15:41:04 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2025.04.20.15:41:04 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1745174464368 ""}
{ "Info" "" "" "2025.04.20.15:41:04 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.04.20.15:41:04 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1745174464676 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2025.04.20.15:41:04 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2025.04.20.15:41:04 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1745174464677 ""}
{ "Warning" "" "" "2025.04.20.15:41:04 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2025.04.20.15:41:04 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1745174464678 ""}
{ "Warning" "" "" "2025.04.20.15:41:04 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2025.04.20.15:41:04 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1745174464678 ""}
{ "Info" "" "" "2025.04.20.15:41:04 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2025.04.20.15:41:04 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1745174464986 ""}
{ "Info" "" "" "2025.04.20.15:41:04 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2025.04.20.15:41:04 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1745174464988 ""}
{ "Info" "" "" "2025.04.20.15:41:04 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2025.04.20.15:41:04 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1745174464988 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.20.15:41:04 Info: jtag_uart:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt0198_2965013523525261284.dir/0061_jtag_uart_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0061_jtag_uart_gen/" {  } {  } 0 0 "2025.04.20.15:41:04 Info: jtag_uart:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt0198_2965013523525261284.dir/0061_jtag_uart_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0061_jtag_uart_gen/" 0 0 "Shell" 0 -1 1745174464989 ""}
{ "Info" "" "" "2025.04.20.15:41:05 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2025.04.20.15:41:05 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1745174465096 ""}
{ "Info" "" "" "2025.04.20.15:41:05 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2025.04.20.15:41:05 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1745174465097 ""}
{ "Info" "" "" "2025.04.20.15:41:05 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2025.04.20.15:41:05 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1745174465098 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.20.15:41:05 Info: led_pio:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt0198_2965013523525261284.dir/0062_led_pio_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0062_led_pio_gen/" {  } {  } 0 0 "2025.04.20.15:41:05 Info: led_pio:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt0198_2965013523525261284.dir/0062_led_pio_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0062_led_pio_gen/" 0 0 "Shell" 0 -1 1745174465098 ""}
{ "Info" "" "" "2025.04.20.15:41:05 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2025.04.20.15:41:05 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1745174465161 ""}
{ "Info" "" "" "2025.04.20.15:41:05 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2025.04.20.15:41:05 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1745174465162 ""}
{ "Info" "" "" "2025.04.20.15:41:05 Info: master_non_sec: \"soc_system\" instantiated altera_jtag_avalon_master \"master_non_sec\"" {  } {  } 0 0 "2025.04.20.15:41:05 Info: master_non_sec: \"soc_system\" instantiated altera_jtag_avalon_master \"master_non_sec\"" 0 0 "Shell" 0 -1 1745174465204 ""}
{ "Info" "" "" "2025.04.20.15:41:05 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2025.04.20.15:41:05 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1745174465205 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.20.15:41:05 Info: onchip_memory2_0:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt0198_2965013523525261284.dir/0063_onchip_memory2_0_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0063_onchip_memory2_0_gen/" {  } {  } 0 0 "2025.04.20.15:41:05 Info: onchip_memory2_0:   Generation command is \[exec /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/jrrl/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/jrrl/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/jrrl/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt0198_2965013523525261284.dir/0063_onchip_memory2_0_gen/ --quartus_dir=/home/jrrl/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt0198_2965013523525261284.dir/0063_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1745174465205 ""}
{ "Info" "" "" "2025.04.20.15:41:05 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2025.04.20.15:41:05 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1745174465365 ""}
{ "Info" "" "" "2025.04.20.15:41:05 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2025.04.20.15:41:05 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1745174465366 ""}
{ "Info" "" "" "2025.04.20.15:41:05 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2025.04.20.15:41:05 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1745174465368 ""}
{ "Info" "" "" "2025.04.20.15:41:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.20.15:41:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745174465729 ""}
{ "Info" "" "" "2025.04.20.15:41:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.20.15:41:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745174465747 ""}
{ "Info" "" "" "2025.04.20.15:41:05 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.20.15:41:05 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745174465769 ""}
{ "Info" "" "" "2025.04.20.15:41:05 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.20.15:41:05 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745174465791 ""}
{ "Info" "" "" "2025.04.20.15:41:05 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.20.15:41:05 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745174465828 ""}
{ "Info" "" "" "2025.04.20.15:41:05 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.20.15:41:05 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745174465848 ""}
{ "Info" "" "" "2025.04.20.15:41:05 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.20.15:41:05 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1745174465869 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1745174466147 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1745174466235 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1745174466236 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1745174466237 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1745174466238 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1745174466273 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1745174466337 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: jtag_phy_embedded_in_jtag_master: \"master_non_sec\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: jtag_phy_embedded_in_jtag_master: \"master_non_sec\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1745174466339 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: timing_adt: \"master_non_sec\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: timing_adt: \"master_non_sec\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1745174466342 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: fifo: \"master_non_sec\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: fifo: \"master_non_sec\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1745174466343 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: b2p: \"master_non_sec\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: b2p: \"master_non_sec\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1745174466343 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: p2b: \"master_non_sec\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: p2b: \"master_non_sec\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1745174466344 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: transacto: \"master_non_sec\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: transacto: \"master_non_sec\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1745174466344 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: b2p_adapter: \"master_non_sec\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: b2p_adapter: \"master_non_sec\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1745174466346 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: p2b_adapter: \"master_non_sec\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: p2b_adapter: \"master_non_sec\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1745174466347 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: master_non_sec_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_non_sec_master_translator\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: master_non_sec_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_non_sec_master_translator\"" 0 0 "Shell" 0 -1 1745174466347 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1745174466348 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1745174466349 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: master_non_sec_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_non_sec_master_agent\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: master_non_sec_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_non_sec_master_agent\"" 0 0 "Shell" 0 -1 1745174466350 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1745174466351 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1745174466355 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1745174466358 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1745174466362 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1745174466366 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1745174466369 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1745174466373 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: master_non_sec_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_non_sec_master_limiter\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: master_non_sec_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_non_sec_master_limiter\"" 0 0 "Shell" 0 -1 1745174466374 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745174466374 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745174466374 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1745174466376 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745174466378 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745174466378 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745174466378 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1745174466379 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1745174466381 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1745174466383 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1745174466389 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1745174466394 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745174466395 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1745174466406 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745174466407 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1745174466408 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1745174466409 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1745174466411 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1745174466415 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745174466416 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1745174466421 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745174466421 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1745174466427 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745174466427 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1745174466428 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745174466429 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745174466429 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1745174466444 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1745174466461 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1745174466462 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745174466462 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745174466462 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745174466462 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1745174466466 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1745174466470 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1745174466471 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1745174466476 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745174466476 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1745174466477 ""}
{ "Info" "" "" "2025.04.20.15:41:06 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.20.15:41:06 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1745174466483 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.20.15:41:06 Info: Reusing file /home/jrrl/Documents/GITHUB/TC02_FPGA_DSP/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1745174466483 ""}
{ "Info" "" "" "2025.04.20.15:41:17 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2025.04.20.15:41:17 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1745174477408 ""}
{ "Info" "" "" "2025.04.20.15:41:17 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.04.20.15:41:17 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1745174477417 ""}
{ "Info" "" "" "2025.04.20.15:41:17 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.04.20.15:41:17 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1745174477419 ""}
{ "Info" "" "" "2025.04.20.15:41:17 Info: soc_system: Done \"soc_system\" with 63 modules, 129 files" {  } {  } 0 0 "2025.04.20.15:41:17 Info: soc_system: Done \"soc_system\" with 63 modules, 129 files" 0 0 "Shell" 0 -1 1745174477419 ""}
{ "Info" "" "" "2025.04.20.15:41:17 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.04.20.15:41:17 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1745174477874 ""}
{ "Info" "" "" "2025.04.20.15:41:17 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2025.04.20.15:41:17 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1745174477874 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1745174482164 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1745174482164 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1745174482764 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1745174482764 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/jrrl/intelFPGA_lite/18.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/jrrl/intelFPGA_lite/18.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1745174486781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 23 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1049 " "Peak virtual memory: 1049 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745174486781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 20 15:41:26 2025 " "Processing ended: Sun Apr 20 15:41:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745174486781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:01 " "Elapsed time: 00:02:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745174486781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:25 " "Total CPU time (on all processors): 00:03:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745174486781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1745174486781 ""}
