{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 20 01:43:00 2018 " "Info: Processing started: Thu Dec 20 01:43:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB_67 -c LAB_67 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB_67 -c LAB_67" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "LAB_67 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design LAB_67" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 750 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "Critical Warning: No exact pin location assignment(s) for 35 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[3\] " "Info: Pin output_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output_data[3] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -456 1360 1538 -440 "output_data\[3..0\]" "" } { -464 -54 624 -448 "output_data\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[2\] " "Info: Pin output_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output_data[2] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -456 1360 1538 -440 "output_data\[3..0\]" "" } { -464 -54 624 -448 "output_data\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[1\] " "Info: Pin output_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output_data[1] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -456 1360 1538 -440 "output_data\[3..0\]" "" } { -464 -54 624 -448 "output_data\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[0\] " "Info: Pin output_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output_data[0] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -456 1360 1538 -440 "output_data\[3..0\]" "" } { -464 -54 624 -448 "output_data\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data_from_cache\[3\] " "Info: Pin output_data_from_cache\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output_data_from_cache[3] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -424 1048 1291 -408 "output_data_from_cache\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data_from_cache[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data_from_cache\[2\] " "Info: Pin output_data_from_cache\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output_data_from_cache[2] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -424 1048 1291 -408 "output_data_from_cache\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data_from_cache[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data_from_cache\[1\] " "Info: Pin output_data_from_cache\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output_data_from_cache[1] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -424 1048 1291 -408 "output_data_from_cache\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data_from_cache[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data_from_cache\[0\] " "Info: Pin output_data_from_cache\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { output_data_from_cache[0] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -424 1048 1291 -408 "output_data_from_cache\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_data_from_cache[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hit " "Info: Pin hit not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { hit } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -312 1264 1280 -136 "hit" "" } { -152 1040 1096 -136 "hit" "" } { -296 976 1032 -280 "hit" "" } { -152 1216 1272 -136 "hit" "" } { 96 496 552 112 "hit" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_write " "Info: Pin enable_write not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { enable_write } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { 64 800 816 277 "enable_write" "" } { -344 544 614 -328 "enable_write" "" } { -120 736 800 -108 "enable_write" "" } { -216 240 312 -200 "enable_write" "" } { -8 786 846 8 "enable_write" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 303 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operation3 " "Info: Pin operation3 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { operation3 } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { 216 -176 0 232 "operation3" "" } { -88 -80 28 -72 "operation3" "" } { 208 -280 -176 224 "operation3" "" } { -8 434 528 8 "operation3" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { operation3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operation2 " "Info: Pin operation2 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { operation2 } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { 200 -176 0 216 "operation2" "" } { -104 -80 28 -88 "operation2" "" } { 192 -280 -176 208 "operation2" "" } { -24 434 528 -8 "operation2" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { operation2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_bus\[6\] " "Info: Pin address_bus\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { address_bus[6] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -384 1360 1543 -368 "address_bus\[6..0\]" "" } { -392 -80 432 -376 "address_bus\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_bus\[5\] " "Info: Pin address_bus\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { address_bus[5] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -384 1360 1543 -368 "address_bus\[6..0\]" "" } { -392 -80 432 -376 "address_bus\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_bus\[4\] " "Info: Pin address_bus\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { address_bus[4] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -384 1360 1543 -368 "address_bus\[6..0\]" "" } { -392 -80 432 -376 "address_bus\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_bus\[3\] " "Info: Pin address_bus\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { address_bus[3] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -384 1360 1543 -368 "address_bus\[6..0\]" "" } { -392 -80 432 -376 "address_bus\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_bus\[2\] " "Info: Pin address_bus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { address_bus[2] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -384 1360 1543 -368 "address_bus\[6..0\]" "" } { -392 -80 432 -376 "address_bus\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_bus\[1\] " "Info: Pin address_bus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { address_bus[1] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -384 1360 1543 -368 "address_bus\[6..0\]" "" } { -392 -80 432 -376 "address_bus\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_bus\[0\] " "Info: Pin address_bus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { address_bus[0] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -384 1360 1543 -368 "address_bus\[6..0\]" "" } { -392 -80 432 -376 "address_bus\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address_bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operation0 " "Info: Pin operation0 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { operation0 } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { 168 -176 0 184 "operation0" "" } { -136 -80 28 -120 "operation0" "" } { 160 -280 -176 176 "operation0" "" } { -432 -310 -224 -416 "operation0" "" } { -376 -528 -400 -360 "operation0" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { operation0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operation1 " "Info: Pin operation1 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { operation1 } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { 184 -176 0 200 "operation1" "" } { -120 -80 28 -104 "operation1" "" } { 176 -280 -176 192 "operation1" "" } { -360 -528 -400 -344 "operation1" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { operation1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name " "Info: Pin pin_name not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { pin_name } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -176 376 392 0 "pin_name" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operation4 " "Info: Pin operation4 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { operation4 } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { 232 -176 0 248 "operation4" "" } { -72 -80 28 -56 "operation4" "" } { 224 -280 -176 240 "operation4" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { operation4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operation5 " "Info: Pin operation5 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { operation5 } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { 248 -176 0 264 "operation5" "" } { -56 -80 28 -40 "operation5" "" } { 240 -280 -176 256 "operation5" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { operation5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operation6 " "Info: Pin operation6 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { operation6 } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { 264 -176 0 280 "operation6" "" } { -40 -80 28 -24 "operation6" "" } { 256 -280 -176 272 "operation6" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { operation6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "operation7 " "Info: Pin operation7 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { operation7 } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { 280 -176 0 296 "operation7" "" } { -24 -80 28 -8 "operation7" "" } { 272 -280 -176 288 "operation7" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { operation7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 314 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request " "Info: Pin request not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -232 -792 -624 -216 "request" "" } { -240 -624 -546 -224 "request" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 315 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -264 -792 -624 -248 "clk" "" } { -184 280 312 -172 "clk" "" } { -272 -624 -552 -256 "clk" "" } { -88 -464 -392 -72 "clk" "" } { -384 -296 -224 -368 "clk" "" } { -136 768 800 -124 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_address\[6\] " "Info: Pin request_address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_address[6] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -192 -792 -600 -176 "request_address\[6..0\]" "" } { -200 -600 -491 -184 "request_address\[6..0\]" "" } { -416 -320 -211 -400 "request_address\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_address\[5\] " "Info: Pin request_address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_address[5] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -192 -792 -600 -176 "request_address\[6..0\]" "" } { -200 -600 -491 -184 "request_address\[6..0\]" "" } { -416 -320 -211 -400 "request_address\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_address\[4\] " "Info: Pin request_address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_address[4] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -192 -792 -600 -176 "request_address\[6..0\]" "" } { -200 -600 -491 -184 "request_address\[6..0\]" "" } { -416 -320 -211 -400 "request_address\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_address\[3\] " "Info: Pin request_address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_address[3] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -192 -792 -600 -176 "request_address\[6..0\]" "" } { -200 -600 -491 -184 "request_address\[6..0\]" "" } { -416 -320 -211 -400 "request_address\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_address\[2\] " "Info: Pin request_address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_address[2] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -192 -792 -600 -176 "request_address\[6..0\]" "" } { -200 -600 -491 -184 "request_address\[6..0\]" "" } { -416 -320 -211 -400 "request_address\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_address\[1\] " "Info: Pin request_address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_address[1] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -192 -792 -600 -176 "request_address\[6..0\]" "" } { -200 -600 -491 -184 "request_address\[6..0\]" "" } { -416 -320 -211 -400 "request_address\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_address\[0\] " "Info: Pin request_address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_address[0] } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -192 -792 -600 -176 "request_address\[6..0\]" "" } { -200 -600 -491 -184 "request_address\[6..0\]" "" } { -416 -320 -211 -400 "request_address\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:inst\|cache_block:inst23\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node cache:inst\|cache_block:inst23\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/db/cntr_plh.tdf" 52 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache:inst|cache_block:inst23|lpm_counter4:inst11|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 249 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:inst\|cache_block:inst23\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node cache:inst\|cache_block:inst23\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/db/cntr_plh.tdf" 52 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache:inst|cache_block:inst23|lpm_counter4:inst11|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 251 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:inst\|cache_block:inst23\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node cache:inst\|cache_block:inst23\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/db/cntr_plh.tdf" 52 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache:inst|cache_block:inst23|lpm_counter4:inst11|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 253 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:inst\|cache_block:inst\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node cache:inst\|cache_block:inst\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/db/cntr_plh.tdf" 52 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache:inst|cache_block:inst|lpm_counter4:inst11|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 569 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:inst\|cache_block:inst\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node cache:inst\|cache_block:inst\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/db/cntr_plh.tdf" 52 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache:inst|cache_block:inst|lpm_counter4:inst11|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 570 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:inst\|cache_block:inst\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node cache:inst\|cache_block:inst\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/db/cntr_plh.tdf" 52 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache:inst|cache_block:inst|lpm_counter4:inst11|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 571 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:inst\|cache_block:inst21\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node cache:inst\|cache_block:inst21\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/db/cntr_plh.tdf" 52 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache:inst|cache_block:inst21|lpm_counter4:inst11|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 493 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:inst\|cache_block:inst21\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node cache:inst\|cache_block:inst21\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/db/cntr_plh.tdf" 52 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache:inst|cache_block:inst21|lpm_counter4:inst11|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 494 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:inst\|cache_block:inst21\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node cache:inst\|cache_block:inst21\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/db/cntr_plh.tdf" 52 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache:inst|cache_block:inst21|lpm_counter4:inst11|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 495 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:inst\|cache_block:inst22\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node cache:inst\|cache_block:inst22\|lpm_counter4:inst11\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/db/cntr_plh.tdf" 52 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache:inst|cache_block:inst22|lpm_counter4:inst11|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 417 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -264 -792 -624 -248 "clk" "" } { -184 280 312 -172 "clk" "" } { -272 -624 -552 -256 "clk" "" } { -88 -464 -392 -72 "clk" "" } { -384 -296 -224 -368 "clk" "" } { -136 768 800 -124 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 302 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst34  " "Info: Automatically promoted node inst34 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pin_name " "Info: Destination node pin_name" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { pin_name } } } { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -176 376 392 0 "pin_name" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 310 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "LAB_67.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/LAB_67.bdf" { { -216 312 376 -168 "inst34" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/" 0 { } { { 0 { 0 ""} 0 309 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 8 26 0 " "Info: Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 8 input, 26 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.898 ns memory register " "Info: Estimated most critical path is memory to register delay of 1.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns lpm_rom0:inst45\|altsyncram:altsyncram_component\|altsyncram_7881:auto_generated\|q_a\[0\] 1 MEM M512_X16_Y10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X16_Y10; Fanout = 2; MEM Node = 'lpm_rom0:inst45\|altsyncram:altsyncram_component\|altsyncram_7881:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst45|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_7881.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_67/db/altsyncram_7881.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.357 ns) 1.014 ns cache:inst\|lpm_bustri1:inst26\|lpm_bustri:lpm_bustri_component\|dout\[0\]~3 2 COMB LAB_X14_Y9 17 " "Info: 2: + IC(0.592 ns) + CELL(0.357 ns) = 1.014 ns; Loc. = LAB_X14_Y9; Fanout = 17; COMB Node = 'cache:inst\|lpm_bustri1:inst26\|lpm_bustri:lpm_bustri_component\|dout\[0\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { lpm_rom0:inst45|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|q_a[0] cache:inst|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[0]~3 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.155 ns) 1.898 ns cache:inst\|cache_block:inst23\|lpm_dff0:word2\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LAB_X15_Y10 1 " "Info: 3: + IC(0.729 ns) + CELL(0.155 ns) = 1.898 ns; Loc. = LAB_X15_Y10; Fanout = 1; REG Node = 'cache:inst\|cache_block:inst23\|lpm_dff0:word2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { cache:inst|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[0]~3 cache:inst|cache_block:inst23|lpm_dff0:word2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.577 ns ( 30.40 % ) " "Info: Total cell delay = 0.577 ns ( 30.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 69.60 % ) " "Info: Total interconnect delay = 1.321 ns ( 69.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { lpm_rom0:inst45|altsyncram:altsyncram_component|altsyncram_7881:auto_generated|q_a[0] cache:inst|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[0]~3 cache:inst|cache_block:inst23|lpm_dff0:word2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Warning: Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[3\] 0 " "Info: Pin \"output_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[2\] 0 " "Info: Pin \"output_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[1\] 0 " "Info: Pin \"output_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[0\] 0 " "Info: Pin \"output_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data_from_cache\[3\] 0 " "Info: Pin \"output_data_from_cache\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data_from_cache\[2\] 0 " "Info: Pin \"output_data_from_cache\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data_from_cache\[1\] 0 " "Info: Pin \"output_data_from_cache\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data_from_cache\[0\] 0 " "Info: Pin \"output_data_from_cache\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hit 0 " "Info: Pin \"hit\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_write 0 " "Info: Pin \"enable_write\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operation3 0 " "Info: Pin \"operation3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operation2 0 " "Info: Pin \"operation2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[6\] 0 " "Info: Pin \"address_bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[5\] 0 " "Info: Pin \"address_bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[4\] 0 " "Info: Pin \"address_bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[3\] 0 " "Info: Pin \"address_bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[2\] 0 " "Info: Pin \"address_bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[1\] 0 " "Info: Pin \"address_bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address_bus\[0\] 0 " "Info: Pin \"address_bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operation0 0 " "Info: Pin \"operation0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operation1 0 " "Info: Pin \"operation1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name 0 " "Info: Pin \"pin_name\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operation4 0 " "Info: Pin \"operation4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operation5 0 " "Info: Pin \"operation5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operation6 0 " "Info: Pin \"operation6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "operation7 0 " "Info: Pin \"operation7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 20 01:43:04 2018 " "Info: Processing ended: Thu Dec 20 01:43:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
