**Verilog implementation of a signed‑8‑bit adder with overflow detection**

```verilog
`timescale 1ns/1ps

/**
 * TopModule
 *
 * Adds two 8‑bit 2's‑complement numbers