Address	Size	Type	RW or RO	Shortname	Description	Group	Default	Number of options
7F8E9C0	8	Flag	RW	Mirrored/Cached At startup	<html>0: Mirrored<br>Anything else but 0: Cached</html>	Chip Configuration Section (CCS)	0	2	0	Mirrored	0x0100000000000000	Cached
7F8E9C8	8	Flag	RW	Non-Volatile Memory	<html>0: FLASH<br>Anything else but 0: OTP</html>	Chip Configuration Section (CCS)	0	2	0	FLASH	0x0100000000000000	OTP
7F8E9D0	8	Flag	RW	Product Ready	<html>0x00: OTP or FLASH not programmed<br>0xAA: OTP or FLASH programmed</html>	Chip Configuration Section (CCS)	0	2	0	OTP or FLASH not programmed	0xAA00000000000000	OTP or FLASH programmed
7F8E9D8	8	Flag	RW	Redundancy	<html>0xAA: Apply redundancy on TCS<br>Anything else but 0xAA: No redundancy applied</html>	Chip Configuration Section (CCS)	0	2	0	Used	0x0100000000000000	Not used
7F8E9E0	8	Flag	RW	Remap Address 0	<html><table cellpadding="5" border="2"><tr><td>0x0</td><td>ROM</td></tr> <tr><td>0x1</td><td>OTP</td></tr> <tr><td>0x2</td><td>FLASH</td></tr> <tr><td>0x3</td><td>RAMS</td></tr>  </table></html>	Chip Configuration Section (CCS)	0	4	0	ROM	0x0100000000000000	OTP	0x0200000000000000	FLASH	0x0300000000000000	RAMS
7F8E9E8	8	Flag	RW	Shuffle RAMs	<html>Define the sequence of the RAM cells in a continuous memory space<br><br><table cellpadding="5" border="2"> <tr> <td><b>Value</b></td> <td><b>Cell</b></td> <td><b>Address</b></td> <td><b>Size (kB)</b></td> </tr> <!-- First choise START --> <tr> <td rowspan="3">0x0</td> <td>DataRAM1</td> <td>0x7FC0000</td> <td>8</td> </tr> <tr> <td>DataRAM2</td> <td>0x7FC2000</td> <td>24</td> </tr> <tr> <td>DataRAM3</td> <td>0x7FC8000</td> <td>32</td> </tr> <!-- First choise END --> <!-- Second choise START --> <tr> <td rowspan="3">0x1</td> <td>DataRAM2</td> <td>0x7FC0000</td> <td>24</td> </tr> <tr> <td>DataRAM1</td> <td>0x7FC6000</td> <td>8</td> </tr> <tr> <td>DataRAM3</td> <td>0x7FC8000</td> <td>32</td> </tr> <!-- Second choise END --> <!-- Third choise START --> <tr> <td rowspan="3">0x2</td> <td>DataRAM3</td> <td>0x7FC0000</td> <td>32</td> </tr> <tr> <td>DataRAM1</td> <td>0x7FC8000</td> <td>8</td> </tr> <tr> <td>DataRAM2</td> <td>0x7FCA000</td> <td>24</td> </tr> <!-- Third choise END --> <!-- Forth choise START --> <tr> <td rowspan="3">0x3</td> <td>DataRAM3</td> <td>0x7FC0000</td> <td>32</td> </tr> <tr> <td>DataRAM2</td> <td>0x7FC8000</td> <td>24</td> </tr> <tr> <td>DataRAM1</td> <td>0x7FCE000</td> <td>8</td> </tr> <!-- Forth choise END --> </table></html>	Chip Configuration Section (CCS)	0	4	0	DataRAM1 (8KB), DataRAM2 (24KB), DataRAM3 (32KB)	0x0100000000000000	DataRAM2 (24KB), DataRAM1 (8KB), DataRAM3 (32KB)	0x0200000000000000	DataRAM3 (32KB), DataRAM1 (8KB), DataRAM2 (24KB)	0x0300000000000000	DataRAM3 (32KB), DataRAM2 (24KB), DataRAM1 (8KB)
7F8E9F0	8	Flag	RW	JTAG	<html>0: Enabled<br>Anything else but 0: Disabled</html>	Chip Configuration Section (CCS)	0	2	0	Enabled	0x0100000000000000	Disabled
7F8E9F8	8	Flag	RW	Sleep Clock	<html>0x0: XTAL32<br>0x1: RCX</html>	Chip Configuration Section (CCS)	0	2	0	XTAL32	0x0100000000000000	RCX
7F8EA00	8	Integer	RO	Position/Package	<html><table cellpadding="5" border="2"> <tr> <td><b>Byte</b></td> <td><b>Description</b></td></tr> <tr> <td>B7-B4</td> <td>Reserved. Keep these values to 0</td></tr> <tr> <td>B3</td> <td>0x00 - WLCSP<br>0x55 - aQFN60(DA14681/DA15101)<br>0x66 - aQFN60(DA14680/DA15100)<br>0x99 - KGD</td> </tr> <tr> <td>B2</td> <td>Wafer number</td> </tr> <tr> <td>B1</td> <td>Y coord,</td> </tr> <tr> <td>B0</td> <td>X coord.</td> </tr> </table></html>	Chip Configuration Section (CCS)
7F8EA08	8	Integer	RO	Tester/Timestamp	<html><table cellpadding="5" border="2"> <tr> <td><b>Byte</b></td> <td><b>Description</b></td></tr> <tr> <td>B7</td> <td>Reserved</td></tr> <tr> <td>B6</td> <td>Tester ID (MSByte)</td> </tr> <tr> <td>B5</td> <td>Tester ID (LSByte)</td> </tr> <tr> <td>B4</td> <td>Tester Site</td> </tr> <tr> <td>B3</td> <td>TimeStamp Byte 3</td> </tr> <tr> <td>B2</td> <td>TimeStamp Byte 2</td> </tr> <tr> <td>B1</td> <td>TimeStamp Byte 1</td> </tr> <tr> <td>B0</td> <td>TimeStamp Byte 0</td> </tr> </table></html>	Chip Configuration Section (CCS)
7F8EA10	8	Integer	RW	Mirror Image Length (32 bit-words)	<html>Contains the size of the image to be mirrored</html>	Chip Configuration Section (CCS)
7F8EA18	8	Integer	RW	ADC gain error	<html><table cellpadding="5" border="2"> <tr> <td><b>Byte</b></td> <td><b>Description</b></td></tr> <tr> <td>B7-B6</td> <td>Inverse ADC Difference Gain Error</td></tr> <tr> <td>B5-B4</td> <td>Inverse ADC Single Ended Gain Error</td> </tr> <tr> <td>B3-B2</td> <td>ADC Differential Gain Error</td> </tr> <tr> <td>B1-B0</td> <td>ADC Single Ended Gain Error </tr> </table></html>	Chip Configuration Section (CCS)
7F8EA20	8	String	RO	Chip Unique ID	<html>Contains the ASCII for either "14680XXX" or "15100XXX". This is printed by the Booter when booting from UART or SPI with the addition of "DA" in front</html>	Chip Configuration Section (CCS)
7F8EA28	8	Integer	RW	Cache architecture	<html>Defines the Cache architecture to be programmed at a software reset:<br><b>Bits[3:0]</b> Cache Line Size<br>&nbsp;&nbsp;&nbsp;&nbsp;0x0: 8 B<br>&nbsp;&nbsp;&nbsp;&nbsp;0x1: 16 B<br>&nbsp;&nbsp;&nbsp;&nbsp;0x2: 32 B<br>&nbsp;&nbsp;&nbsp;&nbsp;0x3 to 0x7: Reserved<br><br><b>Bits[7:4]</b> Associativity<br>&nbsp;&nbsp;&nbsp;&nbsp;0x0: Directly mapped<br>&nbsp;&nbsp;&nbsp;&nbsp;0x1: 2-way set<br>&nbsp;&nbsp;&nbsp;&nbsp;0x2: 4-way set<br>&nbsp;&nbsp;&nbsp;&nbsp;0x3 to 0x7: Reserved<br><br><b>Bits[11:8]</b> Cache Size<br>&nbsp;&nbsp;&nbsp;&nbsp;0x0: Reserved<br>&nbsp;&nbsp;&nbsp;&nbsp;0x1: 8 KBytes<br>&nbsp;&nbsp;&nbsp;&nbsp;0x2: 16 KBytes<br>&nbsp;&nbsp;&nbsp;&nbsp;0x3 to 0x7: Reserved<br><br><b>Bits[15:12]</b>: Reserved<br></html>	Chip Configuration Section (CCS)
7F8EA30	8	Integer	RW	Serial Configuration Mapping	<html><b>B0[7:4]</b>: Serial Signal 1, Port number<br><b>B0[3:0]</b> : Serial Signal 1, bit number<br><br><b>B1[7:4]</b> : Serial Signal 2, Port number<br><b>B1[3:0]</b> : Serial Signal 2, bit number<br><br><b>B2[7:4]</b> : Serial Signal 3, Port number<br><b>B2[3:0]</b> : Serial Signal 3, bit number<br><br><b>B3[7:4]</b> : Serial Signal 4, Port number<br><b>B3[3:0]</b> : Serial Signal 4, bit number<br><br><b>B4</b>: Booting method<br>If 0xAA then we want to boot from a specific serial port at a specific location,<br>if 0x00 we do not (normal sequence will go on as in the 580)<br><br><b>B5</b>: Serial Interface: 0x0(None), 0x1(UART), 0x2(UART2), 0x3(SPI Master), 0x4(SPI2),<br>0x5(I2C), 0x6(I2C2)<br><br><b>B6</b>: Serial Speed Selection <br>if UART: <br>&nbsp;&nbsp;0x0->115 kBaud<br>&nbsp;&nbsp;0x1-> 57.6 kBaud<br>&nbsp;&nbsp;0x2-> 38.4 kBaud&nbsp;&nbsp;<br>&nbsp;&nbsp;0x3-> 19.2 kBaud&nbsp;&nbsp;<br>&nbsp;&nbsp;0x4 -> 9.6 kBaud<br> SPI is not applicable since it is a slave interface <br>if I2C: <br>&nbsp;&nbsp;0x0 -> Standard Mode (100 kbps)<br>&nbsp;&nbsp;0x1 -> Fast Mode (400 kbps)<br><br><b>B7</b>: Reserved</html>	Chip Configuration Section (CCS)
7F8EA38	8	Integer	RW	Image CRC	<html>CRC16 checksum for the Image to be mirrored</html>	Chip Configuration Section (CCS)
7F8EA40	8	Integer	RO	BLE/FTDF Power Override	<html>This flag defines if the PD_BLE or the PD_FTDF will remain off<br>without SW being able to switch it on.<br><br><table cellpadding="5" border="2"><tr><td>Value</td> <td>Description</td> </tr> <tr><td>0x00</td> <td>PD_BLE/PD_FTDF are SW configurable</td></tr>  <tr> <td>0xAA</td> <td>PD_BLE always off, PD_FTDF is SW configurable</td> </tr> <tr> <td>Anything else</td> <td>PD_BLE is SW configurable,  PD_FTDF is always off</td>  </tr>        </table>      </html>	Chip Configuration Section (CCS)
7F8EA48	8	Integer	RW	QSPI Functions	<html><b>Bit0</b><br>&nbsp;&nbsp;&nbsp;&nbsp;0: Reset Function of QSPI FLASH is in BootROM<br>&nbsp;&nbsp;&nbsp;&nbsp;1: Reset Function of QSPI FLASH is in OTP<br><br><b>Bit1</b><br>&nbsp;&nbsp;&nbsp;&nbsp;0: Find "qQ" Function of QSPI FLASH is in BootROM<br>&nbsp;&nbsp;&nbsp;&nbsp;1: Find "qQ" Function of QSPI FLASH is in OTP<br><br><b>Bit2</b><br>&nbsp;&nbsp;&nbsp;&nbsp;0: QSPI loader of SQPI FLASH is in BootROM<br>&nbsp;&nbsp;&nbsp;&nbsp;1: QSPI loader of SQPI FLASH is in OTP</html>	Chip Configuration Section (CCS)
7F8EA50	8	Integer	RW	UART STX timing	<html>Defines the delay for booting from UART in 10ms units</html>	Chip Configuration Section (CCS)
7F8EA58	8	BD_ADDRESS	RW	BD Address	<html>Bluetooth Address</html>	Chip Configuration Section (CCS)
7F8EA60	8	Integer	RW	Discharge_Rails	<html>Discharge the respective rails when HW reset is triggered<br><br>Bit0 = 1, discharge V14<br>Bit1 = 1, discharge V18<br>Bit2 = 1, discharge V18P</html>	Chip Configuration Section (CCS)
7F8EA68	8	Flag	RW	Secure device	<html>If 0xAA then device is Secure. All security features are enabled</html>	Chip Configuration Section (CCS)	0	2	0	Not Secure	0xAA00000000000000	Secure
7F8EA70	8	Integer	RW	Crystal Frequency	<html>0: crystal frquency used: 16 MHz<br>Anything else but 0: 32 MHz</html>	Chip Configuration Section (CCS)
7F8EA78	384	Protected	RO	Trim and Calibration Register Address and Value	<html>B7-B5: Inverted Address, B3-B0: Address<br>B7-B5: Inverted Data value, B3-B0: Data value</html>	Trim and Calibration Section (TCS)
7F8EBF8	8	Protected	RO	ECC image length and CRC	<html><b>B7 to B4</b>: Inverted value of B3 to B0<br><b>B3 to B2</b>: ECC image CRC (CRC-16 checksum)<br><b>B1 to B0</b>: Image Length in 32-bit words</html>	Elliptic Curve Contents Section (ECCS)
7F8EC00	3064	String	RW	Contains all ECC ucode for the Curves implementation	<html></html>	Elliptic Curve Contents Section (ECCS)
7F8F7F8	8	Integer	RW	Address for the QSPI Reset code	<html><b>B7-B4</b>: Section length (Bytes)<br><b>B3-B0</b>: Address</html>	QSPI FLASH Initialization Section (QFIS)
7F8F800	8	Integer	RW	Address for the QSPI "qQ" identification code	<html><b>B7-B4</b>: Section length (Bytes)<br><b>B3-B0</b>: Address</html>	QSPI FLASH Initialization Section (QFIS)
7F8F808	8	Integer	RW	Address for the QSPI Loader code	<html><b>B7-B4</b>: Section length (Bytes)<br><b>B3-B0</b>: Address</html>	QSPI FLASH Initialization Section (QFIS)
7F8F810	8	Integer	RW	Address for the QSPI wakeup uCode	<html><b>B7-B4</b>: Section length (Bytes)<br><b>B3-B0</b>: Address</html>	QSPI FLASH Initialization Section (QFIS)
7F8F818	2016	String	RW	Contains all QSPI related code segments	<html>No redundancy</html>	QSPI FLASH Initialization Section (QFIS)
