// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="bbgemm_bbgemm,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.619000,HLS_SYN_LAT=262158,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2188,HLS_SYN_LUT=1850,HLS_VERSION=2022_2_2}" *)

module bbgemm (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m1_address0,
        m1_ce0,
        m1_q0,
        m2_address0,
        m2_ce0,
        m2_q0,
        m2_address1,
        m2_ce1,
        m2_q1,
        prod_address0,
        prod_ce0,
        prod_we0,
        prod_d0,
        prod_address1,
        prod_ce1,
        prod_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] m1_address0;
output   m1_ce0;
input  [63:0] m1_q0;
output  [11:0] m2_address0;
output   m2_ce0;
input  [63:0] m2_q0;
output  [11:0] m2_address1;
output   m2_ce1;
input  [63:0] m2_q1;
output  [11:0] prod_address0;
output   prod_ce0;
output   prod_we0;
output  [63:0] prod_d0;
output  [11:0] prod_address1;
output   prod_ce1;
input  [63:0] prod_q1;

reg ap_idle;
reg m1_ce0;
reg[11:0] m2_address0;
reg m2_ce0;
reg[11:0] m2_address1;
reg m2_ce1;
reg[11:0] prod_address0;
reg prod_ce0;
reg prod_we0;
reg[63:0] prod_d0;
reg[11:0] prod_address1;
reg prod_ce1;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state16_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_subdone;
reg   [0:0] icmp_ln15_reg_1035;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [63:0] reg_301;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_state18_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_state20_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
reg   [63:0] reg_305;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_state21_pp0_stage4_iter2;
wire    ap_block_pp0_stage4_11001;
reg   [63:0] reg_310;
wire    ap_block_pp0_stage7_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_state17_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_state19_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state15_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire   [63:0] grp_fu_293_p2;
reg   [63:0] reg_314;
reg   [6:0] jj_1_reg_1025;
wire   [5:0] trunc_ln23_fu_359_p1;
reg   [5:0] trunc_ln23_reg_1030;
wire   [0:0] icmp_ln15_fu_363_p2;
reg   [0:0] icmp_ln15_reg_1035_pp0_iter1_reg;
reg   [10:0] indvar_flatten_load_reg_1039;
reg   [13:0] indvar_flatten61_load_reg_1044;
wire   [0:0] icmp_ln16_fu_387_p2;
reg   [0:0] icmp_ln16_reg_1049;
wire   [6:0] add_ln15_1_fu_401_p2;
reg   [6:0] add_ln15_1_reg_1057;
wire   [5:0] trunc_ln23_1_fu_407_p1;
reg   [5:0] trunc_ln23_1_reg_1062;
wire   [5:0] select_ln11_1_fu_411_p3;
reg   [5:0] select_ln11_1_reg_1067;
wire   [0:0] and_ln11_1_fu_443_p2;
reg   [0:0] and_ln11_1_reg_1073;
wire   [0:0] and_ln11_2_fu_467_p2;
reg   [0:0] and_ln11_2_reg_1079;
wire   [2:0] trunc_ln20_fu_501_p1;
reg   [2:0] trunc_ln20_reg_1085;
wire   [2:0] tmp_fu_505_p4;
reg   [2:0] tmp_reg_1090;
wire   [11:0] add_ln23_1_fu_515_p4;
reg   [11:0] add_ln23_1_reg_1095;
wire   [11:0] select_ln11_6_fu_641_p3;
reg   [11:0] select_ln11_6_reg_1115;
reg   [11:0] select_ln11_6_reg_1115_pp0_iter1_reg;
reg   [63:0] m1_load_reg_1142;
reg   [63:0] m2_load_2_reg_1147;
reg   [63:0] m2_load_3_reg_1152;
wire   [63:0] temp_x_fu_735_p1;
reg   [63:0] temp_x_reg_1167;
wire   [63:0] bitcast_ln23_fu_739_p1;
reg   [63:0] m2_load_5_reg_1177;
wire   [63:0] bitcast_ln23_1_fu_764_p1;
reg   [63:0] m2_load_7_reg_1197;
wire   [63:0] bitcast_ln23_2_fu_769_p1;
reg   [11:0] prod_addr_reg_1207;
wire   [63:0] bitcast_ln23_3_fu_777_p1;
wire   [63:0] grp_fu_297_p2;
reg   [63:0] mul_reg_1218;
reg   [11:0] prod_addr_1_reg_1223;
wire   [63:0] bitcast_ln23_4_fu_796_p1;
wire   [63:0] bitcast_ln24_fu_833_p1;
reg   [63:0] mul_1_reg_1239;
reg   [11:0] prod_addr_2_reg_1244;
wire   [63:0] bitcast_ln23_5_fu_838_p1;
wire   [63:0] bitcast_ln24_8_fu_852_p1;
reg   [63:0] mul_2_reg_1260;
reg   [11:0] prod_addr_3_reg_1265;
wire   [63:0] bitcast_ln23_6_fu_857_p1;
wire   [63:0] bitcast_ln24_2_fu_872_p1;
reg   [63:0] mul_3_reg_1281;
reg   [11:0] prod_addr_4_reg_1286;
wire   [63:0] bitcast_ln23_7_fu_877_p1;
wire   [63:0] bitcast_ln24_3_fu_891_p1;
reg   [63:0] mul_4_reg_1302;
reg   [11:0] prod_addr_5_reg_1307;
wire   [63:0] bitcast_ln24_4_fu_906_p1;
reg   [63:0] mul_5_reg_1318;
reg   [11:0] prod_addr_6_reg_1323;
wire   [63:0] bitcast_ln24_5_fu_926_p1;
reg   [63:0] mul_6_reg_1334;
reg   [11:0] prod_addr_7_reg_1339;
wire   [63:0] bitcast_ln24_6_fu_936_p1;
reg   [63:0] mul_7_reg_1350;
wire   [63:0] bitcast_ln24_7_fu_946_p1;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage4_subdone;
wire   [63:0] zext_ln23_fu_525_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln23_1_fu_536_p1;
wire   [63:0] zext_ln21_fu_667_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln23_2_fu_677_p1;
wire   [63:0] zext_ln23_3_fu_687_p1;
wire   [63:0] zext_ln23_4_fu_720_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln23_5_fu_730_p1;
wire   [63:0] zext_ln23_6_fu_749_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln23_7_fu_759_p1;
wire   [63:0] zext_ln11_fu_773_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln11_1_fu_791_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln11_2_fu_828_p1;
wire   [63:0] zext_ln11_3_fu_847_p1;
wire   [63:0] zext_ln11_4_fu_867_p1;
wire   [63:0] zext_ln11_5_fu_886_p1;
wire   [63:0] zext_ln11_6_fu_901_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln11_7_fu_916_p1;
wire    ap_block_pp0_stage5;
reg   [3:0] k_fu_106;
wire   [3:0] add_ln18_fu_541_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_k_load;
reg   [6:0] i_fu_110;
wire   [6:0] select_ln17_fu_648_p3;
reg   [10:0] indvar_flatten_fu_114;
wire   [10:0] select_ln17_1_fu_697_p3;
reg   [10:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [6:0] kk_fu_118;
wire   [6:0] select_ln16_fu_473_p3;
reg   [6:0] ap_sig_allocacmp_kk_load;
reg   [13:0] indvar_flatten61_fu_122;
wire   [13:0] select_ln16_1_fu_806_p3;
reg   [13:0] ap_sig_allocacmp_indvar_flatten61_load;
reg   [6:0] jj_fu_126;
wire   [6:0] select_ln15_fu_781_p3;
reg   [6:0] ap_sig_allocacmp_jj_1;
reg   [15:0] indvar_flatten115_fu_130;
wire   [15:0] add_ln15_fu_369_p2;
reg   [15:0] ap_sig_allocacmp_indvar_flatten115_load;
wire   [63:0] bitcast_ln24_1_fu_921_p1;
wire   [63:0] bitcast_ln24_9_fu_931_p1;
wire   [63:0] bitcast_ln24_10_fu_941_p1;
wire   [63:0] bitcast_ln24_11_fu_951_p1;
wire   [63:0] bitcast_ln24_12_fu_956_p1;
wire   [63:0] bitcast_ln24_13_fu_961_p1;
wire   [63:0] bitcast_ln24_14_fu_966_p1;
wire   [63:0] bitcast_ln24_15_fu_971_p1;
reg   [63:0] grp_fu_293_p0;
reg   [63:0] grp_fu_293_p1;
reg   [63:0] grp_fu_297_p0;
reg   [63:0] grp_fu_297_p1;
wire   [0:0] icmp_ln18_fu_425_p2;
wire   [0:0] xor_ln11_fu_419_p2;
wire   [0:0] icmp_ln17_fu_437_p2;
wire   [6:0] select_ln11_fu_393_p3;
wire   [0:0] xor_ln11_1_fu_455_p2;
wire   [0:0] and_ln11_fu_431_p2;
wire   [0:0] or_ln11_1_fu_461_p2;
wire   [6:0] add_ln16_fu_449_p2;
wire   [0:0] or_ln11_2_fu_481_p2;
wire   [0:0] or_ln11_10_fu_487_p2;
wire   [3:0] select_ln11_5_fu_493_p3;
wire   [11:0] or_ln23_fu_530_p2;
wire   [5:0] empty_fu_565_p1;
wire   [6:0] add_ln_mid_fu_576_p3;
wire   [11:0] zext_ln11_8_fu_583_p1;
wire   [11:0] add_ln_fu_569_p3;
wire   [0:0] or_ln11_fu_594_p2;
wire   [6:0] add_ln_mid2_fu_606_p3;
wire   [11:0] zext_ln11_9_fu_613_p1;
wire   [11:0] select_ln11_2_fu_587_p3;
wire   [6:0] select_ln11_3_fu_598_p3;
wire   [6:0] add_ln17_fu_624_p2;
wire   [5:0] empty_9_fu_630_p1;
wire   [11:0] add_ln_mid1_fu_634_p3;
wire   [11:0] select_ln11_4_fu_617_p3;
wire   [5:0] trunc_ln21_fu_655_p1;
wire   [11:0] add_ln21_1_fu_659_p4;
wire   [11:0] or_ln23_1_fu_672_p2;
wire   [11:0] or_ln23_2_fu_682_p2;
wire   [10:0] add_ln17_1_fu_692_p2;
wire   [11:0] or_ln23_3_fu_715_p2;
wire   [11:0] or_ln23_4_fu_725_p2;
wire   [11:0] or_ln23_5_fu_744_p2;
wire   [11:0] or_ln23_6_fu_754_p2;
wire   [11:0] or_ln11_3_fu_786_p2;
wire   [13:0] add_ln16_1_fu_801_p2;
wire   [11:0] or_ln11_4_fu_823_p2;
wire   [11:0] or_ln11_5_fu_842_p2;
wire   [11:0] or_ln11_6_fu_862_p2;
wire   [11:0] or_ln11_7_fu_881_p2;
wire   [11:0] or_ln11_8_fu_896_p2;
wire   [11:0] or_ln11_9_fu_911_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage4;
reg    ap_idle_pp0_0to0;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_257;
reg    ap_condition_969;
reg    ap_condition_430;
reg    ap_condition_311;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

bbgemm_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_293_p0),
    .din1(grp_fu_293_p1),
    .ce(1'b1),
    .dout(grp_fu_293_p2)
);

bbgemm_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_297_p0),
    .din1(grp_fu_297_p1),
    .ce(1'b1),
    .dout(grp_fu_297_p2)
);

bbgemm_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(1'b1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage7)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage4))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_969)) begin
            i_fu_110 <= 7'd0;
        end else if ((1'b1 == ap_condition_257)) begin
            i_fu_110 <= select_ln17_fu_648_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_430)) begin
        if ((icmp_ln15_fu_363_p2 == 1'd0)) begin
            indvar_flatten115_fu_130 <= add_ln15_fu_369_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten115_fu_130 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_969)) begin
            indvar_flatten61_fu_122 <= 14'd0;
        end else if ((1'b1 == ap_condition_311)) begin
            indvar_flatten61_fu_122 <= select_ln16_1_fu_806_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_969)) begin
            indvar_flatten_fu_114 <= 11'd0;
        end else if ((1'b1 == ap_condition_257)) begin
            indvar_flatten_fu_114 <= select_ln17_1_fu_697_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_969)) begin
            jj_fu_126 <= 7'd0;
        end else if ((1'b1 == ap_condition_311)) begin
            jj_fu_126 <= select_ln15_fu_781_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_430)) begin
        if ((icmp_ln15_fu_363_p2 == 1'd0)) begin
            k_fu_106 <= add_ln18_fu_541_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_106 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_430)) begin
        if ((icmp_ln15_fu_363_p2 == 1'd0)) begin
            kk_fu_118 <= select_ln16_fu_473_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            kk_fu_118 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln15_reg_1035 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            reg_305 <= m2_q1;
        end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            reg_305 <= m2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_363_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln15_1_reg_1057 <= add_ln15_1_fu_401_p2;
        add_ln23_1_reg_1095 <= add_ln23_1_fu_515_p4;
        and_ln11_1_reg_1073 <= and_ln11_1_fu_443_p2;
        and_ln11_2_reg_1079 <= and_ln11_2_fu_467_p2;
        icmp_ln16_reg_1049 <= icmp_ln16_fu_387_p2;
        indvar_flatten61_load_reg_1044 <= ap_sig_allocacmp_indvar_flatten61_load;
        indvar_flatten_load_reg_1039 <= ap_sig_allocacmp_indvar_flatten_load;
        select_ln11_1_reg_1067 <= select_ln11_1_fu_411_p3;
        tmp_reg_1090 <= {{select_ln16_fu_473_p3[5:3]}};
        trunc_ln20_reg_1085 <= trunc_ln20_fu_501_p1;
        trunc_ln23_1_reg_1062 <= trunc_ln23_1_fu_407_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln15_reg_1035 <= icmp_ln15_fu_363_p2;
        icmp_ln15_reg_1035_pp0_iter1_reg <= icmp_ln15_reg_1035;
        jj_1_reg_1025 <= ap_sig_allocacmp_jj_1;
        prod_addr_2_reg_1244[0] <= zext_ln11_2_fu_828_p1[0];
prod_addr_2_reg_1244[11 : 2] <= zext_ln11_2_fu_828_p1[11 : 2];
        trunc_ln23_reg_1030 <= trunc_ln23_fu_359_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln15_reg_1035 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        m1_load_reg_1142 <= m1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln15_reg_1035 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        m2_load_2_reg_1147 <= m2_q1;
        m2_load_3_reg_1152 <= m2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln15_reg_1035 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        m2_load_5_reg_1177 <= m2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln15_reg_1035 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        m2_load_7_reg_1197 <= m2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_1_reg_1239 <= grp_fu_297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_2_reg_1260 <= grp_fu_297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_3_reg_1281 <= grp_fu_297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_4_reg_1302 <= grp_fu_297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_5_reg_1318 <= grp_fu_297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_6_reg_1334 <= grp_fu_297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_7_reg_1350 <= grp_fu_297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln15_reg_1035 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_reg_1218 <= grp_fu_297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln15_reg_1035 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        prod_addr_1_reg_1223[11 : 1] <= zext_ln11_1_fu_791_p1[11 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        prod_addr_3_reg_1265[11 : 2] <= zext_ln11_3_fu_847_p1[11 : 2];
        select_ln11_6_reg_1115_pp0_iter1_reg <= select_ln11_6_reg_1115;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        prod_addr_4_reg_1286[1 : 0] <= zext_ln11_4_fu_867_p1[1 : 0];
prod_addr_4_reg_1286[11 : 3] <= zext_ln11_4_fu_867_p1[11 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        prod_addr_5_reg_1307[1] <= zext_ln11_5_fu_886_p1[1];
prod_addr_5_reg_1307[11 : 3] <= zext_ln11_5_fu_886_p1[11 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        prod_addr_6_reg_1323[0] <= zext_ln11_6_fu_901_p1[0];
prod_addr_6_reg_1323[11 : 3] <= zext_ln11_6_fu_901_p1[11 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        prod_addr_7_reg_1339[11 : 3] <= zext_ln11_7_fu_916_p1[11 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln15_reg_1035 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        prod_addr_reg_1207 <= zext_ln11_fu_773_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln15_reg_1035 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln15_reg_1035 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_301 <= m2_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln15_reg_1035 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_310 <= prod_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_314 <= grp_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln15_reg_1035 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln11_6_reg_1115 <= select_ln11_6_fu_641_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln15_reg_1035 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        temp_x_reg_1167 <= temp_x_fu_735_p1;
    end
end

always @ (*) begin
    if (((icmp_ln15_reg_1035 == 1'd1) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln15_reg_1035_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter1_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten115_load = 16'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten115_load = indvar_flatten115_fu_130;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten61_load = 14'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten61_load = indvar_flatten61_fu_122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_114;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_jj_1 = 7'd0;
    end else begin
        ap_sig_allocacmp_jj_1 = jj_fu_126;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_k_load = 4'd0;
    end else begin
        ap_sig_allocacmp_k_load = k_fu_106;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_kk_load = 7'd0;
    end else begin
        ap_sig_allocacmp_kk_load = kk_fu_118;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_293_p0 = bitcast_ln24_7_fu_946_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_293_p0 = bitcast_ln24_6_fu_936_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_293_p0 = bitcast_ln24_5_fu_926_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_293_p0 = bitcast_ln24_4_fu_906_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_293_p0 = bitcast_ln24_3_fu_891_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_293_p0 = bitcast_ln24_2_fu_872_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_293_p0 = bitcast_ln24_8_fu_852_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_293_p0 = bitcast_ln24_fu_833_p1;
        end else begin
            grp_fu_293_p0 = 'bx;
        end
    end else begin
        grp_fu_293_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_293_p1 = mul_7_reg_1350;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_293_p1 = mul_6_reg_1334;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_293_p1 = mul_5_reg_1318;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_293_p1 = mul_4_reg_1302;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_293_p1 = mul_3_reg_1281;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_293_p1 = mul_2_reg_1260;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_293_p1 = mul_1_reg_1239;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_293_p1 = mul_reg_1218;
        end else begin
            grp_fu_293_p1 = 'bx;
        end
    end else begin
        grp_fu_293_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_297_p0 = temp_x_reg_1167;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_297_p0 = temp_x_fu_735_p1;
    end else begin
        grp_fu_297_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_297_p1 = bitcast_ln23_7_fu_877_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_297_p1 = bitcast_ln23_6_fu_857_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_297_p1 = bitcast_ln23_5_fu_838_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_297_p1 = bitcast_ln23_4_fu_796_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_297_p1 = bitcast_ln23_3_fu_777_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_297_p1 = bitcast_ln23_2_fu_769_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_297_p1 = bitcast_ln23_1_fu_764_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_297_p1 = bitcast_ln23_fu_739_p1;
    end else begin
        grp_fu_297_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        m1_ce0 = 1'b1;
    end else begin
        m1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m2_address0 = zext_ln23_7_fu_759_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m2_address0 = zext_ln23_5_fu_730_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m2_address0 = zext_ln23_3_fu_687_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m2_address0 = zext_ln23_1_fu_536_p1;
        end else begin
            m2_address0 = 'bx;
        end
    end else begin
        m2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m2_address1 = zext_ln23_6_fu_749_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m2_address1 = zext_ln23_4_fu_720_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m2_address1 = zext_ln23_2_fu_677_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m2_address1 = zext_ln23_fu_525_p1;
        end else begin
            m2_address1 = 'bx;
        end
    end else begin
        m2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        m2_ce0 = 1'b1;
    end else begin
        m2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        m2_ce1 = 1'b1;
    end else begin
        m2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        prod_address0 = prod_addr_7_reg_1339;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        prod_address0 = prod_addr_6_reg_1323;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        prod_address0 = prod_addr_5_reg_1307;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        prod_address0 = prod_addr_4_reg_1286;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        prod_address0 = prod_addr_3_reg_1265;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        prod_address0 = prod_addr_2_reg_1244;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        prod_address0 = prod_addr_1_reg_1223;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        prod_address0 = prod_addr_reg_1207;
    end else begin
        prod_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        prod_address1 = zext_ln11_7_fu_916_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        prod_address1 = zext_ln11_6_fu_901_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        prod_address1 = zext_ln11_5_fu_886_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        prod_address1 = zext_ln11_4_fu_867_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        prod_address1 = zext_ln11_3_fu_847_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        prod_address1 = zext_ln11_2_fu_828_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        prod_address1 = zext_ln11_1_fu_791_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        prod_address1 = zext_ln11_fu_773_p1;
    end else begin
        prod_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        prod_ce0 = 1'b1;
    end else begin
        prod_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        prod_ce1 = 1'b1;
    end else begin
        prod_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        prod_d0 = bitcast_ln24_15_fu_971_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        prod_d0 = bitcast_ln24_14_fu_966_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        prod_d0 = bitcast_ln24_13_fu_961_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        prod_d0 = bitcast_ln24_12_fu_956_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        prod_d0 = bitcast_ln24_11_fu_951_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        prod_d0 = bitcast_ln24_10_fu_941_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        prod_d0 = bitcast_ln24_9_fu_931_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        prod_d0 = bitcast_ln24_1_fu_921_p1;
    end else begin
        prod_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        prod_we0 = 1'b1;
    end else begin
        prod_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln15_1_fu_401_p2 = (ap_sig_allocacmp_jj_1 + 7'd8);

assign add_ln15_fu_369_p2 = (ap_sig_allocacmp_indvar_flatten115_load + 16'd1);

assign add_ln16_1_fu_801_p2 = (indvar_flatten61_load_reg_1044 + 14'd1);

assign add_ln16_fu_449_p2 = (select_ln11_fu_393_p3 + 7'd8);

assign add_ln17_1_fu_692_p2 = (indvar_flatten_load_reg_1039 + 11'd1);

assign add_ln17_fu_624_p2 = (select_ln11_3_fu_598_p3 + 7'd1);

assign add_ln18_fu_541_p2 = (select_ln11_5_fu_493_p3 + 4'd1);

assign add_ln21_1_fu_659_p4 = {{{trunc_ln21_fu_655_p1}, {tmp_reg_1090}}, {trunc_ln20_reg_1085}};

assign add_ln23_1_fu_515_p4 = {{{tmp_fu_505_p4}, {trunc_ln20_fu_501_p1}}, {select_ln11_1_fu_411_p3}};

assign add_ln_fu_569_p3 = {{empty_fu_565_p1}, {trunc_ln23_reg_1030}};

assign add_ln_mid1_fu_634_p3 = {{empty_9_fu_630_p1}, {select_ln11_1_reg_1067}};

assign add_ln_mid2_fu_606_p3 = {{1'd0}, {select_ln11_1_reg_1067}};

assign add_ln_mid_fu_576_p3 = {{1'd0}, {trunc_ln23_1_reg_1062}};

assign and_ln11_1_fu_443_p2 = (xor_ln11_fu_419_p2 & icmp_ln17_fu_437_p2);

assign and_ln11_2_fu_467_p2 = (or_ln11_1_fu_461_p2 & and_ln11_fu_431_p2);

assign and_ln11_fu_431_p2 = (xor_ln11_fu_419_p2 & icmp_ln18_fu_425_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_257 = ((icmp_ln15_reg_1035 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_311 = ((icmp_ln15_reg_1035 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_430 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_969 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign bitcast_ln23_1_fu_764_p1 = reg_305;

assign bitcast_ln23_2_fu_769_p1 = m2_load_2_reg_1147;

assign bitcast_ln23_3_fu_777_p1 = m2_load_3_reg_1152;

assign bitcast_ln23_4_fu_796_p1 = reg_301;

assign bitcast_ln23_5_fu_838_p1 = m2_load_5_reg_1177;

assign bitcast_ln23_6_fu_857_p1 = reg_305;

assign bitcast_ln23_7_fu_877_p1 = m2_load_7_reg_1197;

assign bitcast_ln23_fu_739_p1 = reg_301;

assign bitcast_ln24_10_fu_941_p1 = reg_314;

assign bitcast_ln24_11_fu_951_p1 = reg_314;

assign bitcast_ln24_12_fu_956_p1 = reg_314;

assign bitcast_ln24_13_fu_961_p1 = reg_314;

assign bitcast_ln24_14_fu_966_p1 = reg_314;

assign bitcast_ln24_15_fu_971_p1 = reg_314;

assign bitcast_ln24_1_fu_921_p1 = reg_314;

assign bitcast_ln24_2_fu_872_p1 = reg_310;

assign bitcast_ln24_3_fu_891_p1 = reg_310;

assign bitcast_ln24_4_fu_906_p1 = reg_310;

assign bitcast_ln24_5_fu_926_p1 = reg_310;

assign bitcast_ln24_6_fu_936_p1 = reg_310;

assign bitcast_ln24_7_fu_946_p1 = reg_310;

assign bitcast_ln24_8_fu_852_p1 = reg_310;

assign bitcast_ln24_9_fu_931_p1 = reg_314;

assign bitcast_ln24_fu_833_p1 = reg_310;

assign empty_9_fu_630_p1 = add_ln17_fu_624_p2[5:0];

assign empty_fu_565_p1 = i_fu_110[5:0];

assign icmp_ln15_fu_363_p2 = ((ap_sig_allocacmp_indvar_flatten115_load == 16'd32768) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_387_p2 = ((ap_sig_allocacmp_indvar_flatten61_load == 14'd4096) ? 1'b1 : 1'b0);

assign icmp_ln17_fu_437_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_425_p2 = ((ap_sig_allocacmp_k_load == 4'd8) ? 1'b1 : 1'b0);

assign m1_address0 = zext_ln21_fu_667_p1;

assign or_ln11_10_fu_487_p2 = (or_ln11_2_fu_481_p2 | icmp_ln16_fu_387_p2);

assign or_ln11_1_fu_461_p2 = (xor_ln11_1_fu_455_p2 | icmp_ln16_fu_387_p2);

assign or_ln11_2_fu_481_p2 = (and_ln11_2_fu_467_p2 | and_ln11_1_fu_443_p2);

assign or_ln11_3_fu_786_p2 = (select_ln11_6_reg_1115 | 12'd1);

assign or_ln11_4_fu_823_p2 = (select_ln11_6_reg_1115 | 12'd2);

assign or_ln11_5_fu_842_p2 = (select_ln11_6_reg_1115 | 12'd3);

assign or_ln11_6_fu_862_p2 = (select_ln11_6_reg_1115_pp0_iter1_reg | 12'd4);

assign or_ln11_7_fu_881_p2 = (select_ln11_6_reg_1115_pp0_iter1_reg | 12'd5);

assign or_ln11_8_fu_896_p2 = (select_ln11_6_reg_1115_pp0_iter1_reg | 12'd6);

assign or_ln11_9_fu_911_p2 = (select_ln11_6_reg_1115_pp0_iter1_reg | 12'd7);

assign or_ln11_fu_594_p2 = (icmp_ln16_reg_1049 | and_ln11_1_reg_1073);

assign or_ln23_1_fu_672_p2 = (12'd2 | add_ln23_1_reg_1095);

assign or_ln23_2_fu_682_p2 = (12'd3 | add_ln23_1_reg_1095);

assign or_ln23_3_fu_715_p2 = (12'd4 | add_ln23_1_reg_1095);

assign or_ln23_4_fu_725_p2 = (12'd5 | add_ln23_1_reg_1095);

assign or_ln23_5_fu_744_p2 = (12'd6 | add_ln23_1_reg_1095);

assign or_ln23_6_fu_754_p2 = (12'd7 | add_ln23_1_reg_1095);

assign or_ln23_fu_530_p2 = (12'd1 | add_ln23_1_fu_515_p4);

assign select_ln11_1_fu_411_p3 = ((icmp_ln16_fu_387_p2[0:0] == 1'b1) ? trunc_ln23_1_fu_407_p1 : trunc_ln23_fu_359_p1);

assign select_ln11_2_fu_587_p3 = ((icmp_ln16_reg_1049[0:0] == 1'b1) ? zext_ln11_8_fu_583_p1 : add_ln_fu_569_p3);

assign select_ln11_3_fu_598_p3 = ((or_ln11_fu_594_p2[0:0] == 1'b1) ? 7'd0 : i_fu_110);

assign select_ln11_4_fu_617_p3 = ((and_ln11_1_reg_1073[0:0] == 1'b1) ? zext_ln11_9_fu_613_p1 : select_ln11_2_fu_587_p3);

assign select_ln11_5_fu_493_p3 = ((or_ln11_10_fu_487_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_k_load);

assign select_ln11_6_fu_641_p3 = ((and_ln11_2_reg_1079[0:0] == 1'b1) ? add_ln_mid1_fu_634_p3 : select_ln11_4_fu_617_p3);

assign select_ln11_fu_393_p3 = ((icmp_ln16_fu_387_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_kk_load);

assign select_ln15_fu_781_p3 = ((icmp_ln16_reg_1049[0:0] == 1'b1) ? add_ln15_1_reg_1057 : jj_1_reg_1025);

assign select_ln16_1_fu_806_p3 = ((icmp_ln16_reg_1049[0:0] == 1'b1) ? 14'd1 : add_ln16_1_fu_801_p2);

assign select_ln16_fu_473_p3 = ((and_ln11_1_fu_443_p2[0:0] == 1'b1) ? add_ln16_fu_449_p2 : select_ln11_fu_393_p3);

assign select_ln17_1_fu_697_p3 = ((or_ln11_fu_594_p2[0:0] == 1'b1) ? 11'd1 : add_ln17_1_fu_692_p2);

assign select_ln17_fu_648_p3 = ((and_ln11_2_reg_1079[0:0] == 1'b1) ? add_ln17_fu_624_p2 : select_ln11_3_fu_598_p3);

assign temp_x_fu_735_p1 = m1_load_reg_1142;

assign tmp_fu_505_p4 = {{select_ln16_fu_473_p3[5:3]}};

assign trunc_ln20_fu_501_p1 = select_ln11_5_fu_493_p3[2:0];

assign trunc_ln21_fu_655_p1 = select_ln17_fu_648_p3[5:0];

assign trunc_ln23_1_fu_407_p1 = add_ln15_1_fu_401_p2[5:0];

assign trunc_ln23_fu_359_p1 = ap_sig_allocacmp_jj_1[5:0];

assign xor_ln11_1_fu_455_p2 = (icmp_ln17_fu_437_p2 ^ 1'd1);

assign xor_ln11_fu_419_p2 = (icmp_ln16_fu_387_p2 ^ 1'd1);

assign zext_ln11_1_fu_791_p1 = or_ln11_3_fu_786_p2;

assign zext_ln11_2_fu_828_p1 = or_ln11_4_fu_823_p2;

assign zext_ln11_3_fu_847_p1 = or_ln11_5_fu_842_p2;

assign zext_ln11_4_fu_867_p1 = or_ln11_6_fu_862_p2;

assign zext_ln11_5_fu_886_p1 = or_ln11_7_fu_881_p2;

assign zext_ln11_6_fu_901_p1 = or_ln11_8_fu_896_p2;

assign zext_ln11_7_fu_916_p1 = or_ln11_9_fu_911_p2;

assign zext_ln11_8_fu_583_p1 = add_ln_mid_fu_576_p3;

assign zext_ln11_9_fu_613_p1 = add_ln_mid2_fu_606_p3;

assign zext_ln11_fu_773_p1 = select_ln11_6_reg_1115;

assign zext_ln21_fu_667_p1 = add_ln21_1_fu_659_p4;

assign zext_ln23_1_fu_536_p1 = or_ln23_fu_530_p2;

assign zext_ln23_2_fu_677_p1 = or_ln23_1_fu_672_p2;

assign zext_ln23_3_fu_687_p1 = or_ln23_2_fu_682_p2;

assign zext_ln23_4_fu_720_p1 = or_ln23_3_fu_715_p2;

assign zext_ln23_5_fu_730_p1 = or_ln23_4_fu_725_p2;

assign zext_ln23_6_fu_749_p1 = or_ln23_5_fu_744_p2;

assign zext_ln23_7_fu_759_p1 = or_ln23_6_fu_754_p2;

assign zext_ln23_fu_525_p1 = add_ln23_1_fu_515_p4;

always @ (posedge ap_clk) begin
    prod_addr_1_reg_1223[0] <= 1'b1;
    prod_addr_2_reg_1244[1] <= 1'b1;
    prod_addr_3_reg_1265[1:0] <= 2'b11;
    prod_addr_4_reg_1286[2] <= 1'b1;
    prod_addr_5_reg_1307[0] <= 1'b1;
    prod_addr_5_reg_1307[2] <= 1'b1;
    prod_addr_6_reg_1323[2:1] <= 2'b11;
    prod_addr_7_reg_1339[2:0] <= 3'b111;
end

endmodule //bbgemm
