Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 937d7adecbc44640b7224a6d4e71d858 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sort_tb_func_synth xil_defaultlib.sort_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux2_0
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register_2
Compiling module xil_defaultlib.register_3
Compiling module xil_defaultlib.register_4
Compiling module xil_defaultlib.sort
Compiling module xil_defaultlib.sort_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sort_tb_func_synth
