Muhammad Ali , Michael Welzl , Sven Hessler, A Fault tolerant mechanism for handling Permanent and Transient Failures in a Network on Chip, Proceedings of the International Conference on Information Technology, p.1027-1032, April 02-04, 2007[doi>10.1109/ITNG.2007.5]
Baloch, S., Arslan, T., and Stoica, A. 2006. Design of a novel soft error mitigation technique for reconfigurable architectures. In Proceedings of the IEEE Aerospace Conference, 1--9.
Coppola, M., Locatelli, R., Maruccia, G., Pieralisi, L., and Scandurra, A. 2004. Spidergon: A novel on-chip communication network. In Proceedings of the International Symposium on System on Chip. IEEE Computer Society, Los Alamitos, CA, 15.
Tudor Dumitraş , Sam Kerner , Radu Mărculescu, Towards on-chip fault-tolerant communication, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119817]
Goehringer, D., Oey, O., Huebner, M., and Becker, J. 2011. Heterogeneous and runtime parameterizable star-wheels network-on-chip. In Proceedings of the 11<sup>th</sup> International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS XI).
Killian, C., Tanougast, C., Dandache, A., Frihi, M., and Toumi, S. 2011. A dependable and dynamic network on chip suitable for FPGA-based reconfigurable systems. In Proceedings of the 6<sup>th</sup> International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC). 1--6.
Young Bok Kim , Yong-Bin Kim, Fault Tolerant Source Routing for Network-on-chip, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.12-20, September 26-28, 2007
Mavis, D. G. and Eaton, P. H. 2007. SEU and SET Modeling and Mitigation in deep-submicron technologies. In Proceedings of the 45<sup>th</sup> Annual International Reliability Physics Symposium. 293--305.
Morgan, K. S., Mcmurtrey, D. L. et. al. 2007. A comparison of TMR with alternative fault-tolerant design techniques for FPGAs, IEEE Trans. Nuclear Science 54, 6, 2065--2072.
Katarina Paulsson , Michael Hubner , Markus Jung , Jurgen Becker, Methods for Run-time Failure Recognition and Recovery in dynamic and partial Reconfigurable Systems Based on Xilinx Virtex-II Pro FPGAs, Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p.159, March 02-03, 2006[doi>10.1109/ISVLSI.2006.62]
Piretti, M., Link, G. M., Brooks, R. R., Vijaykrishnan, N., Kandemir, M., and Irwin, M. J. 2004. Fault tolerant algorithms for network-on-chip interconnect. In Proceedings of the IEEE Annual Symposium on VLSI. IEEE Computer Society, Los Alamitos, CA, 46--51.
Ping-Chung Li , Tak K. Young, Electromigration: the time bomb in deep-submicron ICs, IEEE Spectrum, v.33 n.9, p.75-78, Sept. 1996[doi>10.1109/6.535398]
Mahshid Sedghi , Armin Alaghi , Elnaz Koopahi , Zainalabedin Navabi, An HDL-Based Platform for High Level NoC Switch Testing, Proceedings of the 16th Asian Test Symposium, p.453-458, October 08-11, 2007
Xilinx, 2001. Triple Module Redundancy Design - Techniques for Virtex FPGAs. XAPP197 (v1.0) http://www.xilinx.com.
Xilinx, 2010. Partial Reconfiguration User Guide. UG702 (v12.1). http://www.xilinx.com.
