

================================================================
== Vitis HLS Report for 'Softmax_layer_944_1_Pipeline_l_j7'
================================================================
* Date:           Wed Sep 13 07:24:28 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.327 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.120 us|  0.120 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_p_hls_fptosi_float_i8_fu_451  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_456  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_461  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_466  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_471  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_476  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_481  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_486  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_491  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_496  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_501  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_506  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_511  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_516  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_521  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_526  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j7    |       34|       34|        20|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       26|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    48|     2576|     7824|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|     1580|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    48|     4156|     7895|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fdiv_32ns_32ns_32_12_no_dsp_1_U11866  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U11867  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U11868  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U11869  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U11870  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U11871  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U11872  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U11873  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U11874  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U11875  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U11876  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U11877  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U11878  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U11879  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U11880  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U11881  |fdiv_32ns_32ns_32_12_no_dsp_1  |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11850  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11851  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11852  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11853  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11854  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11855  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11856  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11857  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11858  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11859  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11860  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11861  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11862  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11863  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11864  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11865  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |grp_p_hls_fptosi_float_i8_fu_451      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_456      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_461      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_466      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_471      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_476      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_481      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_486      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_491      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_496      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_501      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_506      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_511      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_516      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_521      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_526      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                               |        0|  48| 2576| 7824|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln205_fu_689_p2        |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln205_fu_683_p2       |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  26|          12|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j7_10   |   9|          2|    5|         10|
    |j7_fu_136                |   9|          2|    5|         10|
    |sfm_outp_1_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |buf_10_load_reg_978                |  32|   0|   32|          0|
    |buf_11_load_reg_983                |  32|   0|   32|          0|
    |buf_12_load_reg_988                |  32|   0|   32|          0|
    |buf_13_load_reg_993                |  32|   0|   32|          0|
    |buf_14_load_reg_998                |  32|   0|   32|          0|
    |buf_15_load_reg_1003               |  32|   0|   32|          0|
    |buf_1_load_reg_933                 |  32|   0|   32|          0|
    |buf_2_load_reg_938                 |  32|   0|   32|          0|
    |buf_3_load_reg_943                 |  32|   0|   32|          0|
    |buf_4_load_reg_948                 |  32|   0|   32|          0|
    |buf_5_load_reg_953                 |  32|   0|   32|          0|
    |buf_6_load_reg_958                 |  32|   0|   32|          0|
    |buf_7_load_reg_963                 |  32|   0|   32|          0|
    |buf_8_load_reg_968                 |  32|   0|   32|          0|
    |buf_9_load_reg_973                 |  32|   0|   32|          0|
    |buf_load_reg_928                   |  32|   0|   32|          0|
    |j7_fu_136                          |   5|   0|    5|          0|
    |mul_10_reg_1138                    |  32|   0|   32|          0|
    |mul_11_reg_1143                    |  32|   0|   32|          0|
    |mul_12_reg_1148                    |  32|   0|   32|          0|
    |mul_13_reg_1153                    |  32|   0|   32|          0|
    |mul_14_reg_1158                    |  32|   0|   32|          0|
    |mul_1_reg_1093                     |  32|   0|   32|          0|
    |mul_2_reg_1098                     |  32|   0|   32|          0|
    |mul_3_reg_1103                     |  32|   0|   32|          0|
    |mul_4_reg_1108                     |  32|   0|   32|          0|
    |mul_5_reg_1113                     |  32|   0|   32|          0|
    |mul_6_reg_1118                     |  32|   0|   32|          0|
    |mul_7_reg_1123                     |  32|   0|   32|          0|
    |mul_8_reg_1128                     |  32|   0|   32|          0|
    |mul_9_reg_1133                     |  32|   0|   32|          0|
    |mul_reg_1088                       |  32|   0|   32|          0|
    |mul_s_reg_1163                     |  32|   0|   32|          0|
    |v78_136_reg_1013                   |  32|   0|   32|          0|
    |v78_137_reg_1018                   |  32|   0|   32|          0|
    |v78_138_reg_1023                   |  32|   0|   32|          0|
    |v78_139_reg_1028                   |  32|   0|   32|          0|
    |v78_140_reg_1033                   |  32|   0|   32|          0|
    |v78_141_reg_1038                   |  32|   0|   32|          0|
    |v78_142_reg_1043                   |  32|   0|   32|          0|
    |v78_143_reg_1048                   |  32|   0|   32|          0|
    |v78_144_reg_1053                   |  32|   0|   32|          0|
    |v78_145_reg_1058                   |  32|   0|   32|          0|
    |v78_146_reg_1063                   |  32|   0|   32|          0|
    |v78_147_reg_1068                   |  32|   0|   32|          0|
    |v78_148_reg_1073                   |  32|   0|   32|          0|
    |v78_149_reg_1078                   |  32|   0|   32|          0|
    |v78_150_reg_1083                   |  32|   0|   32|          0|
    |v78_reg_1008                       |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1580|   0| 1580|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  Softmax_layer.944.1_Pipeline_l_j7|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  Softmax_layer.944.1_Pipeline_l_j7|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  Softmax_layer.944.1_Pipeline_l_j7|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  Softmax_layer.944.1_Pipeline_l_j7|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  Softmax_layer.944.1_Pipeline_l_j7|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  Softmax_layer.944.1_Pipeline_l_j7|  return value|
|sfm_outp_1_din             |  out|  128|     ap_fifo|                         sfm_outp_1|       pointer|
|sfm_outp_1_num_data_valid  |   in|    3|     ap_fifo|                         sfm_outp_1|       pointer|
|sfm_outp_1_fifo_cap        |   in|    3|     ap_fifo|                         sfm_outp_1|       pointer|
|sfm_outp_1_full_n          |   in|    1|     ap_fifo|                         sfm_outp_1|       pointer|
|sfm_outp_1_write           |  out|    1|     ap_fifo|                         sfm_outp_1|       pointer|
|buf_r_address0             |  out|    4|   ap_memory|                              buf_r|         array|
|buf_r_ce0                  |  out|    1|   ap_memory|                              buf_r|         array|
|buf_r_q0                   |   in|   32|   ap_memory|                              buf_r|         array|
|add13_reload               |   in|   32|     ap_none|                       add13_reload|        scalar|
|buf_1_address0             |  out|    4|   ap_memory|                              buf_1|         array|
|buf_1_ce0                  |  out|    1|   ap_memory|                              buf_1|         array|
|buf_1_q0                   |   in|   32|   ap_memory|                              buf_1|         array|
|add_114_reload             |   in|   32|     ap_none|                     add_114_reload|        scalar|
|buf_2_address0             |  out|    4|   ap_memory|                              buf_2|         array|
|buf_2_ce0                  |  out|    1|   ap_memory|                              buf_2|         array|
|buf_2_q0                   |   in|   32|   ap_memory|                              buf_2|         array|
|add_215_reload             |   in|   32|     ap_none|                     add_215_reload|        scalar|
|buf_3_address0             |  out|    4|   ap_memory|                              buf_3|         array|
|buf_3_ce0                  |  out|    1|   ap_memory|                              buf_3|         array|
|buf_3_q0                   |   in|   32|   ap_memory|                              buf_3|         array|
|add_316_reload             |   in|   32|     ap_none|                     add_316_reload|        scalar|
|buf_4_address0             |  out|    4|   ap_memory|                              buf_4|         array|
|buf_4_ce0                  |  out|    1|   ap_memory|                              buf_4|         array|
|buf_4_q0                   |   in|   32|   ap_memory|                              buf_4|         array|
|add_417_reload             |   in|   32|     ap_none|                     add_417_reload|        scalar|
|buf_5_address0             |  out|    4|   ap_memory|                              buf_5|         array|
|buf_5_ce0                  |  out|    1|   ap_memory|                              buf_5|         array|
|buf_5_q0                   |   in|   32|   ap_memory|                              buf_5|         array|
|add_518_reload             |   in|   32|     ap_none|                     add_518_reload|        scalar|
|buf_6_address0             |  out|    4|   ap_memory|                              buf_6|         array|
|buf_6_ce0                  |  out|    1|   ap_memory|                              buf_6|         array|
|buf_6_q0                   |   in|   32|   ap_memory|                              buf_6|         array|
|add_619_reload             |   in|   32|     ap_none|                     add_619_reload|        scalar|
|buf_7_address0             |  out|    4|   ap_memory|                              buf_7|         array|
|buf_7_ce0                  |  out|    1|   ap_memory|                              buf_7|         array|
|buf_7_q0                   |   in|   32|   ap_memory|                              buf_7|         array|
|add_720_reload             |   in|   32|     ap_none|                     add_720_reload|        scalar|
|buf_8_address0             |  out|    4|   ap_memory|                              buf_8|         array|
|buf_8_ce0                  |  out|    1|   ap_memory|                              buf_8|         array|
|buf_8_q0                   |   in|   32|   ap_memory|                              buf_8|         array|
|add_821_reload             |   in|   32|     ap_none|                     add_821_reload|        scalar|
|buf_9_address0             |  out|    4|   ap_memory|                              buf_9|         array|
|buf_9_ce0                  |  out|    1|   ap_memory|                              buf_9|         array|
|buf_9_q0                   |   in|   32|   ap_memory|                              buf_9|         array|
|add_922_reload             |   in|   32|     ap_none|                     add_922_reload|        scalar|
|buf_10_address0            |  out|    4|   ap_memory|                             buf_10|         array|
|buf_10_ce0                 |  out|    1|   ap_memory|                             buf_10|         array|
|buf_10_q0                  |   in|   32|   ap_memory|                             buf_10|         array|
|add_1023_reload            |   in|   32|     ap_none|                    add_1023_reload|        scalar|
|buf_11_address0            |  out|    4|   ap_memory|                             buf_11|         array|
|buf_11_ce0                 |  out|    1|   ap_memory|                             buf_11|         array|
|buf_11_q0                  |   in|   32|   ap_memory|                             buf_11|         array|
|add_1124_reload            |   in|   32|     ap_none|                    add_1124_reload|        scalar|
|buf_12_address0            |  out|    4|   ap_memory|                             buf_12|         array|
|buf_12_ce0                 |  out|    1|   ap_memory|                             buf_12|         array|
|buf_12_q0                  |   in|   32|   ap_memory|                             buf_12|         array|
|add_1225_reload            |   in|   32|     ap_none|                    add_1225_reload|        scalar|
|buf_13_address0            |  out|    4|   ap_memory|                             buf_13|         array|
|buf_13_ce0                 |  out|    1|   ap_memory|                             buf_13|         array|
|buf_13_q0                  |   in|   32|   ap_memory|                             buf_13|         array|
|add_1326_reload            |   in|   32|     ap_none|                    add_1326_reload|        scalar|
|buf_14_address0            |  out|    4|   ap_memory|                             buf_14|         array|
|buf_14_ce0                 |  out|    1|   ap_memory|                             buf_14|         array|
|buf_14_q0                  |   in|   32|   ap_memory|                             buf_14|         array|
|add_1427_reload            |   in|   32|     ap_none|                    add_1427_reload|        scalar|
|buf_15_address0            |  out|    4|   ap_memory|                             buf_15|         array|
|buf_15_ce0                 |  out|    1|   ap_memory|                             buf_15|         array|
|buf_15_q0                  |   in|   32|   ap_memory|                             buf_15|         array|
|add_1528_reload            |   in|   32|     ap_none|                    add_1528_reload|        scalar|
+---------------------------+-----+-----+------------+-----------------------------------+--------------+

