/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  reg [6:0] celloutsig_0_22z;
  wire [19:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [3:0] celloutsig_1_4z;
  wire [18:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [17:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[22];
  assign celloutsig_1_14z = ~celloutsig_1_11z;
  assign celloutsig_0_4z = ~in_data[84];
  assign celloutsig_0_6z = ~celloutsig_0_2z[17];
  assign celloutsig_1_19z = ~((celloutsig_1_9z[7] | celloutsig_1_0z) & celloutsig_1_11z);
  assign celloutsig_1_0z = ~((in_data[125] | in_data[160]) & in_data[170]);
  assign celloutsig_1_3z = ~((in_data[97] | celloutsig_1_0z) & celloutsig_1_2z);
  assign celloutsig_0_7z = ~(celloutsig_0_3z[2] ^ celloutsig_0_2z[14]);
  assign celloutsig_0_17z = ~(in_data[90] ^ celloutsig_0_13z);
  assign celloutsig_1_11z = celloutsig_1_5z[10:4] > { celloutsig_1_6z[5:0], celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[163:147], celloutsig_1_0z } > { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_1z[4:3], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, celloutsig_1_5z[10:9], celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_9z = { celloutsig_1_5z[5:3], celloutsig_1_7z } >> { celloutsig_1_1z[5:3], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_10z = { in_data[43:36], celloutsig_0_7z } >> { celloutsig_0_2z[4:1], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_2z = in_data[48:29] >> { in_data[35:17], celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[159:147], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z } >> { in_data[188:182], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_7z = { celloutsig_1_5z[18:6], celloutsig_1_3z, celloutsig_1_3z } >> { in_data[135:125], celloutsig_1_4z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >>> { celloutsig_0_2z[5:4], celloutsig_0_1z };
  assign celloutsig_0_5z = celloutsig_0_2z[18:15] >>> { celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_8z = in_data[143:138] >>> celloutsig_1_5z[18:13];
  assign celloutsig_1_10z = celloutsig_1_9z[16:8] ^ { celloutsig_1_5z[12:10], celloutsig_1_1z };
  assign celloutsig_1_18z = { in_data[178:174], celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_14z } ^ celloutsig_1_10z[7:0];
  assign celloutsig_0_9z = in_data[79:68] ^ { in_data[7], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[111:107], celloutsig_1_0z } ^ in_data[172:167];
  assign celloutsig_0_8z = ~((in_data[59] & in_data[55]) | celloutsig_0_5z[3]);
  assign celloutsig_0_1z = ~((in_data[37] & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_13z = ~((celloutsig_0_4z & celloutsig_0_6z) | celloutsig_0_7z);
  assign celloutsig_0_21z = ~((celloutsig_0_9z[6] & celloutsig_0_17z) | celloutsig_0_10z[0]);
  always_latch
    if (!clkin_data[64]) celloutsig_0_22z = 7'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_22z = { celloutsig_0_9z[4:0], celloutsig_0_1z, celloutsig_0_8z };
  always_latch
    if (clkin_data[96]) celloutsig_1_4z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_4z = { in_data[172:170], celloutsig_1_0z };
  assign { out_data[135:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
