/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [11:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [11:0] celloutsig_0_41z;
  wire [10:0] celloutsig_0_42z;
  reg [24:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_53z;
  reg [3:0] celloutsig_0_56z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_0z ^ celloutsig_1_1z[1];
  assign celloutsig_1_10z = celloutsig_1_6z[8] ^ celloutsig_1_8z;
  assign celloutsig_0_12z = celloutsig_0_7z ^ celloutsig_0_4z[1];
  assign celloutsig_0_14z = celloutsig_0_0z[1] ^ celloutsig_0_0z[2];
  assign celloutsig_0_25z = celloutsig_0_1z[0] ^ celloutsig_0_18z[3];
  assign celloutsig_0_26z = celloutsig_0_9z[3] ^ celloutsig_0_12z;
  assign celloutsig_0_30z = celloutsig_0_26z ^ celloutsig_0_27z[6];
  assign celloutsig_0_5z = ~(celloutsig_0_2z ^ in_data[42]);
  assign celloutsig_1_2z = ~(in_data[156] ^ celloutsig_1_1z[3]);
  assign celloutsig_1_8z = ~(in_data[173] ^ celloutsig_1_5z[4]);
  assign celloutsig_0_17z = ~(celloutsig_0_15z ^ in_data[51]);
  assign celloutsig_0_21z = ~(celloutsig_0_0z[1] ^ celloutsig_0_20z);
  assign celloutsig_0_24z = ~(celloutsig_0_10z ^ celloutsig_0_11z);
  assign celloutsig_0_33z = ~(celloutsig_0_0z[0] ^ celloutsig_0_10z);
  assign celloutsig_0_59z = { celloutsig_0_23z, celloutsig_0_48z, celloutsig_0_30z, celloutsig_0_53z, celloutsig_0_1z } == { celloutsig_0_8z, celloutsig_0_56z, celloutsig_0_33z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_7z = { celloutsig_0_1z[5:0], celloutsig_0_2z } == { celloutsig_0_4z[2], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z } == { in_data[61:60], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_4z } == in_data[12:7];
  assign celloutsig_0_2z = celloutsig_0_1z[6:5] == celloutsig_0_0z[1:0];
  assign celloutsig_0_34z = { celloutsig_0_12z, celloutsig_0_32z, celloutsig_0_10z } || celloutsig_0_1z[4:2];
  assign celloutsig_0_49z = celloutsig_0_27z[11:1] || { celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_22z };
  assign celloutsig_0_22z = { celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z } || { celloutsig_0_19z[2:1], celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_23z = celloutsig_0_16z[8:3] || { celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_28z = { celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_22z } || celloutsig_0_1z[2:0];
  assign celloutsig_0_3z = { in_data[70:69], celloutsig_0_2z } % { 1'h1, celloutsig_0_1z[0], in_data[0] };
  assign celloutsig_0_41z = { celloutsig_0_19z[7:1], celloutsig_0_15z, celloutsig_0_35z, celloutsig_0_25z, celloutsig_0_40z, celloutsig_0_7z } % { 1'h1, celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_1_5z = { in_data[133:127], celloutsig_1_3z, celloutsig_1_4z } % { 1'h1, in_data[151:147], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z } % { 1'h1, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z } % { 1'h1, celloutsig_0_4z };
  assign celloutsig_0_19z = celloutsig_0_16z % { 1'h1, celloutsig_0_16z[6:0], celloutsig_0_5z };
  assign { celloutsig_0_42z[10:2], celloutsig_0_42z[0] } = celloutsig_0_40z ? { celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_21z } : { celloutsig_0_41z[10:3], celloutsig_0_30z, celloutsig_0_39z };
  assign celloutsig_0_53z = celloutsig_0_18z[4] ? in_data[31:29] : { celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_22z };
  assign celloutsig_0_16z = celloutsig_0_1z[0] ? { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z } : { in_data[93:89], celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[57:55] | in_data[77:75];
  assign celloutsig_0_4z = in_data[86:82] | { celloutsig_0_0z[1], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_60z = { celloutsig_0_42z[9:2], celloutsig_0_12z } | { celloutsig_0_46z[15:11], celloutsig_0_49z, celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_34z };
  assign celloutsig_0_1z = { celloutsig_0_0z[1], celloutsig_0_0z, celloutsig_0_0z } | in_data[24:18];
  assign celloutsig_0_27z = { celloutsig_0_19z[8:1], celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_25z } | { in_data[79:71], celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_35z = & { celloutsig_0_32z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z[6:3] };
  assign celloutsig_1_3z = & { celloutsig_1_2z, celloutsig_1_1z[3:1], celloutsig_1_0z };
  assign celloutsig_1_4z = & in_data[109:107];
  assign celloutsig_0_29z = & { celloutsig_0_7z, celloutsig_0_1z[3:0] };
  assign celloutsig_0_39z = celloutsig_0_5z & celloutsig_0_34z;
  assign celloutsig_0_40z = celloutsig_0_12z & celloutsig_0_14z;
  assign celloutsig_0_48z = celloutsig_0_23z & celloutsig_0_25z;
  assign celloutsig_1_0z = in_data[191] & in_data[103];
  assign celloutsig_0_6z = celloutsig_0_1z[0] & celloutsig_0_1z[5];
  assign celloutsig_1_14z = celloutsig_1_10z & in_data[178];
  assign celloutsig_1_18z = celloutsig_1_5z[6] & celloutsig_1_12z[3];
  assign celloutsig_1_19z = celloutsig_1_6z[8] & celloutsig_1_14z;
  assign celloutsig_0_11z = celloutsig_0_0z[2] & in_data[42];
  assign celloutsig_0_13z = celloutsig_0_0z[0] & celloutsig_0_9z[0];
  assign celloutsig_0_15z = celloutsig_0_14z & celloutsig_0_13z;
  assign celloutsig_0_20z = celloutsig_0_16z[5] & celloutsig_0_8z;
  assign celloutsig_0_32z = celloutsig_0_7z & celloutsig_0_8z;
  assign celloutsig_1_6z = celloutsig_1_5z - { celloutsig_1_5z[6:4], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z[3:1], celloutsig_1_1z[1] };
  assign celloutsig_1_12z = { celloutsig_1_6z[3:1], celloutsig_1_10z } - { celloutsig_1_1z[3:2], celloutsig_1_7z, celloutsig_1_4z };
  always_latch
    if (clkin_data[32]) celloutsig_0_46z = 25'h0000000;
    else if (!celloutsig_1_19z) celloutsig_0_46z = { in_data[48:28], celloutsig_0_3z, celloutsig_0_39z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_56z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_56z = { celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_32z };
  assign { celloutsig_1_1z[1], celloutsig_1_1z[3:2] } = { celloutsig_1_0z, in_data[161:160] } | { celloutsig_1_0z, in_data[172:171] };
  assign celloutsig_0_42z[1] = celloutsig_0_11z;
  assign celloutsig_1_1z[0] = celloutsig_1_1z[1];
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
