<stg><name>main</name>


<trans_list>

<trans id="22" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="23" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @main_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i = phi i3 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="3">
<![CDATA[
:1  %zext_ln80 = zext i3 %i_0_i_i to i32

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln80 = icmp eq i3 %i_0_i_i, -1

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i = add i3 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln80, label %clear_perm.exit.i.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln81 = zext i3 %i_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %permutations_addr = getelementptr inbounds [7 x i32]* @permutations, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="permutations_addr"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:2  store i32 %zext_ln80, i32* %permutations_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
clear_perm.exit.i.preheader:0  br label %clear_perm.exit.i

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
clear_perm.exit.i:0  %tmp_i = call fastcc i1 @next_set() nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="19" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
clear_perm.exit.i:0  %tmp_i = call fastcc i1 @next_set() nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
clear_perm.exit.i:1  br i1 %tmp_i, label %clear_perm.exit.i, label %calc_det.exit

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
calc_det.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln107"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="27" name="permutations" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="permutations"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="29" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="31" from="main_str" to="spectopmodule_ln0" fromId="30" toId="5">
</dataflow>
<dataflow id="33" from="StgValue_32" to="i_0_i_i" fromId="32" toId="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="34" from="br_ln80" to="i_0_i_i" fromId="6" toId="7">
</dataflow>
<dataflow id="35" from="i" to="i_0_i_i" fromId="11" toId="7">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="36" from="br_ln80" to="i_0_i_i" fromId="16" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="37" from="i_0_i_i" to="zext_ln80" fromId="7" toId="8">
</dataflow>
<dataflow id="38" from="i_0_i_i" to="icmp_ln80" fromId="7" toId="9">
</dataflow>
<dataflow id="40" from="StgValue_39" to="icmp_ln80" fromId="39" toId="9">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="41" toId="10">
</dataflow>
<dataflow id="44" from="StgValue_43" to="empty" fromId="43" toId="10">
</dataflow>
<dataflow id="45" from="StgValue_43" to="empty" fromId="43" toId="10">
</dataflow>
<dataflow id="46" from="StgValue_43" to="empty" fromId="43" toId="10">
</dataflow>
<dataflow id="47" from="i_0_i_i" to="i" fromId="7" toId="11">
</dataflow>
<dataflow id="49" from="StgValue_48" to="i" fromId="48" toId="11">
</dataflow>
<dataflow id="50" from="icmp_ln80" to="br_ln80" fromId="9" toId="12">
</dataflow>
<dataflow id="51" from="i_0_i_i" to="zext_ln81" fromId="7" toId="13">
</dataflow>
<dataflow id="52" from="permutations" to="permutations_addr" fromId="27" toId="14">
</dataflow>
<dataflow id="54" from="StgValue_53" to="permutations_addr" fromId="53" toId="14">
</dataflow>
<dataflow id="55" from="zext_ln81" to="permutations_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="56" from="zext_ln80" to="store_ln81" fromId="8" toId="15">
</dataflow>
<dataflow id="57" from="permutations_addr" to="store_ln81" fromId="14" toId="15">
</dataflow>
<dataflow id="59" from="next_set" to="tmp_i" fromId="58" toId="18">
</dataflow>
<dataflow id="60" from="permutations" to="tmp_i" fromId="27" toId="18">
</dataflow>
<dataflow id="61" from="next_set" to="tmp_i" fromId="58" toId="19">
</dataflow>
<dataflow id="62" from="permutations" to="tmp_i" fromId="27" toId="19">
</dataflow>
<dataflow id="63" from="tmp_i" to="br_ln95" fromId="19" toId="20">
</dataflow>
<dataflow id="64" from="icmp_ln80" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="65" from="tmp_i" to="StgValue_4" fromId="19" toId="4">
</dataflow>
</dataflows>


</stg>
