xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/b8f8/hdl/verilog"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_fifo.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/b8f8/hdl/verilog"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/b8f8/hdl/verilog"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/b8f8/hdl/verilog"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xdma_0_0_sim_netlist.v,verilog,xil_defaultlib,c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/DDR3_Optimization/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0_sim_netlist.v,incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/b8f8/hdl/verilog"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_util_ds_buf_0_0_sim_netlist.v,verilog,xil_defaultlib,c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/DDR3_Optimization/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_sim_netlist.v,incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/b8f8/hdl/verilog"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_util_vector_logic_0_0_sim_netlist.v,verilog,xil_defaultlib,c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/DDR3_Optimization/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_sim_netlist.v,incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/b8f8/hdl/verilog"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_mig_7series_0_0_sim_netlist.v,verilog,xil_defaultlib,c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/DDR3_Optimization/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_sim_netlist.v,incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/b8f8/hdl/verilog"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_0_0_sim_netlist.v,verilog,xil_defaultlib,c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/DDR3_Optimization/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.v,incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/b8f8/hdl/verilog"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_datamover_0_0_sim_netlist.v,verilog,xil_defaultlib,c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/DDR3_Optimization/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_datamover_0_0/design_1_axi_datamover_0_0_sim_netlist.v,incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/b8f8/hdl/verilog"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_0_1_sim_netlist.v,verilog,xil_defaultlib,c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/DDR3_Optimization/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_sim_netlist.v,incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/b8f8/hdl/verilog"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_fifo_mm_s_0_0_sim_netlist.v,verilog,xil_defaultlib,c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/DDR3_Optimization/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0_sim_netlist.v,incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/b8f8/hdl/verilog"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_dwidth_converter_0_0_sim_netlist.v,verilog,xil_defaultlib,c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/DDR3_Optimization/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_dwidth_converter_0_0/design_1_axi_dwidth_converter_0_0_sim_netlist.v,incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/b8f8/hdl/verilog"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_crossbar_0_0_sim_netlist.v,verilog,xil_defaultlib,c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/DDR3_Optimization/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_crossbar_0_0/design_1_axi_crossbar_0_0_sim_netlist.v,incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/b8f8/hdl/verilog"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_crossbar_0_1_sim_netlist.v,verilog,xil_defaultlib,c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/DDR3_Optimization/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_crossbar_0_1/design_1_axi_crossbar_0_1_sim_netlist.v,incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/b8f8/hdl/verilog"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_clock_converter_0_0_sim_netlist.v,verilog,xil_defaultlib,c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/DDR3_Optimization/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_sim_netlist.v,incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/b8f8/hdl/verilog"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../dso_top.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
