 
****************************************
Report : qor
Design : tv80s
Version: W-2024.09-SP4-1
Date   : Tue Apr 29 11:29:12 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              35.00
  Critical Path Length:          9.75
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.09
  Total Hold Violation:         -2.57
  No. of Hold Violations:       50.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:        331
  Leaf Cell Count:               3391
  Buf/Inv Cell Count:             693
  Buf Cell Count:                  52
  Inv Cell Count:                 641
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3032
  Sequential Cell Count:          359
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6789.202847
  Noncombinational Area:  2372.180174
  Buf/Inv Area:            924.067593
  Total Buffer Area:           105.72
  Total Inverter Area:         818.34
  Macro/Black Box Area:      0.000000
  Net Area:               2167.801365
  -----------------------------------
  Cell Area:              9161.383020
  Design Area:           11329.184385


  Design Rules
  -----------------------------------
  Total Number of Nets:          3606
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   41.40
  Logic Optimization:                 21.64
  Mapping Optimization:               18.83
  -----------------------------------------
  Overall Compile Time:               85.94
  Overall Compile Wall Clock Time:    95.83

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.09  TNS: 2.57  Number of Violating Paths: 50

  --------------------------------------------------------------------


1
