module partsel_00873(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire [7:31] x4;
  wire signed [7:31] x5;
  wire signed [28:2] x6;
  wire [7:29] x7;
  wire signed [29:0] x8;
  wire [27:0] x9;
  wire [5:25] x10;
  wire signed [31:1] x11;
  wire signed [0:31] x12;
  wire [4:27] x13;
  wire [27:3] x14;
  wire signed [26:7] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [28:7] p0 = 527313458;
  localparam [27:0] p1 = 874131112;
  localparam signed [1:30] p2 = 410068608;
  localparam signed [31:7] p3 = 276435858;
  assign x4 = p3[21];
  assign x5 = p1;
  assign x6 = ({2{{({2{((x2[19] & p3[16 +: 4]) & p1[21 -: 3])}} ^ p2[11 +: 4]), {p2[13 + s3 +: 1], {2{x0[18 -: 3]}}}}}} | x3[15 + s2]);
  assign x7 = p2[18 + s1 +: 1];
  assign x8 = p0[24 + s1 -: 2];
  assign x9 = {2{((p0[12 + s2] ^ (x4 + {x5[9 + s1 -: 3], x8[23]})) | (x7[14 + s3] | p2[14 -: 1]))}};
  assign x10 = p2[12];
  assign x11 = x7[22 -: 3];
  assign x12 = p2[10 + s3 -: 3];
  assign x13 = {2{x7[16 -: 3]}};
  assign x14 = ((x10[22] | (p2[9 + s2 +: 1] ^ p1[20 -: 3])) | ((ctrl[2] && !ctrl[1] && !ctrl[3] ? (x13[11 + s3] & (p3 & p3[17 + s1 -: 4])) : (!ctrl[2] && ctrl[0] || !ctrl[1] ? (p3[12 + s0 -: 5] & p0[9 +: 4]) : {2{(x6[18 + s2] + x6[15 +: 2])}})) + (p1[3 + s3 +: 2] - p1[16 + s1])));
  assign x15 = {{2{(((p3[0 + s1 -: 8] | x12[12 + s3 -: 1]) | {p3[9], p1[8 + s3]}) - {2{(p1[5 + s3] & x1[24 + s0 +: 6])}})}}, ((!ctrl[1] && ctrl[0] && !ctrl[2] ? ((!ctrl[3] || ctrl[0] && !ctrl[2] ? (x14[6 + s3] + x4) : p2[30 + s1 -: 8]) & (p0 ^ x0[11 +: 1])) : (!ctrl[0] || ctrl[3] || !ctrl[2] ? x12[16 -: 4] : x5[23 + s2 -: 4])) ^ x13)};
  assign y0 = p2;
  assign y1 = x8[13 + s3];
  assign y2 = p1[11];
  assign y3 = (ctrl[1] || !ctrl[0] && ctrl[0] ? x8[16 +: 2] : p1[8 +: 2]);
endmodule
