{
  "module_name": "rt722-sdca.h",
  "hash_id": "39e38ce78ae40e959f647e5f6e716b60e1cf06be9b2d28853cac7ad83d36bd4b",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt722-sdca.h",
  "human_readable_source": " \n \n\n#ifndef __RT722_H__\n#define __RT722_H__\n\n#include <linux/pm.h>\n#include <linux/regmap.h>\n#include <linux/soundwire/sdw.h>\n#include <linux/soundwire/sdw_type.h>\n#include <sound/soc.h>\n#include <linux/workqueue.h>\n\nstruct  rt722_sdca_priv {\n\tstruct regmap *regmap;\n\tstruct regmap *mbq_regmap;\n\tstruct snd_soc_component *component;\n\tstruct sdw_slave *slave;\n\tstruct sdw_bus_params params;\n\tbool hw_init;\n\tbool first_hw_init;\n\tstruct mutex calibrate_mutex;\n\tstruct mutex disable_irq_lock;\n\tbool disable_irq;\n\t \n\tunsigned int scp_sdca_stat1;\n\tunsigned int scp_sdca_stat2;\n\tstruct snd_soc_jack *hs_jack;\n\tstruct delayed_work jack_detect_work;\n\tstruct delayed_work jack_btn_check_work;\n\tint jack_type;\n\tint jd_src;\n\tbool fu0f_dapm_mute;\n\tbool fu0f_mixer_l_mute;\n\tbool fu0f_mixer_r_mute;\n\t \n\tbool fu1e_dapm_mute;\n\tbool fu1e_mixer_mute[4];\n};\n\nstruct rt722_sdca_dmic_kctrl_priv {\n\tunsigned int reg_base;\n\tunsigned int count;\n\tunsigned int max;\n\tunsigned int invert;\n};\n\n \n#define RT722_VENDOR_REG\t\t\t0x20\n#define RT722_VENDOR_CALI\t\t\t0x58\n#define RT722_VENDOR_SPK_EFUSE\t\t\t0x5c\n#define RT722_VENDOR_IMS_DRE\t\t\t0x5b\n#define RT722_VENDOR_ANALOG_CTL\t\t\t0x5f\n#define RT722_VENDOR_HDA_CTL\t\t\t0x61\n\n \n#define RT722_JD_PRODUCT_NUM\t\t\t0x00\n#define RT722_ANALOG_BIAS_CTL3\t\t\t0x04\n#define RT722_JD_CTRL1\t\t\t\t0x09\n#define RT722_LDO2_3_CTL1\t\t\t0x0e\n#define RT722_LDO1_CTL\t\t\t\t0x1a\n#define RT722_HP_JD_CTRL\t\t\t0x24\n#define RT722_CLSD_CTRL6\t\t\t0x3c\n#define RT722_COMBO_JACK_AUTO_CTL1\t\t0x45\n#define RT722_COMBO_JACK_AUTO_CTL2\t\t0x46\n#define RT722_COMBO_JACK_AUTO_CTL3\t\t0x47\n#define RT722_DIGITAL_MISC_CTRL4\t\t0x4a\n#define RT722_FSM_CTL\t\t\t\t0x67\n#define RT722_SDCA_INTR_REC\t\t\t0x82\n#define RT722_SW_CONFIG1\t\t\t0x8a\n#define RT722_SW_CONFIG2\t\t\t0x8b\n\n \n#define RT722_DAC_DC_CALI_CTL0\t\t\t0x00\n#define RT722_DAC_DC_CALI_CTL1\t\t\t0x01\n#define RT722_DAC_DC_CALI_CTL2\t\t\t0x02\n#define RT722_DAC_DC_CALI_CTL3\t\t\t0x03\n\n \n#define RT722_ULTRA_SOUND_DETECTOR6\t\t0x1e\n\n \n#define RT722_IMS_DIGITAL_CTL1\t\t\t0x00\n#define RT722_IMS_DIGITAL_CTL5\t\t\t0x05\n#define RT722_HP_DETECT_RLDET_CTL1\t\t0x29\n#define RT722_HP_DETECT_RLDET_CTL2\t\t0x2a\n\n \n#define RT722_MISC_POWER_CTL0\t\t\t0x00\n#define RT722_MISC_POWER_CTL7\t\t\t0x08\n\n \n#define RT722_HDA_LEGACY_MUX_CTL0\t\t0x00\n#define RT722_HDA_LEGACY_UNSOL_CTL\t\t0x03\n#define RT722_HDA_LEGACY_CONFIG_CTL0\t\t0x06\n#define RT722_HDA_LEGACY_RESET_CTL\t\t0x08\n#define RT722_HDA_LEGACY_GPIO_WAKE_EN_CTL\t0x0e\n#define RT722_DMIC_ENT_FLOAT_CTL\t\t0x10\n#define RT722_DMIC_GAIN_ENT_FLOAT_CTL0\t\t0x11\n#define RT722_DMIC_GAIN_ENT_FLOAT_CTL2\t\t0x13\n#define RT722_ADC_ENT_FLOAT_CTL\t\t\t0x15\n#define RT722_ADC_VOL_CH_FLOAT_CTL\t\t0x17\n#define RT722_ADC_SAMPLE_RATE_FLOAT\t\t0x18\n#define RT722_DAC03_HP_PDE_FLOAT_CTL\t\t0x22\n#define RT722_MIC2_LINE2_PDE_FLOAT_CTL\t\t0x23\n#define RT722_ET41_LINE2_PDE_FLOAT_CTL\t\t0x24\n#define RT722_ADC0A_08_PDE_FLOAT_CTL\t\t0x25\n#define RT722_ADC10_PDE_FLOAT_CTL\t\t0x26\n#define RT722_DMIC1_2_PDE_FLOAT_CTL\t\t0x28\n#define RT722_AMP_PDE_FLOAT_CTL\t\t\t0x29\n#define RT722_I2S_IN_OUT_PDE_FLOAT_CTL\t\t0x2f\n#define RT722_GE_RELATED_CTL1\t\t\t0x45\n#define RT722_GE_RELATED_CTL2\t\t\t0x46\n#define RT722_MIXER_CTL0\t\t\t0x52\n#define RT722_MIXER_CTL1\t\t\t0x53\n#define RT722_EAPD_CTL\t\t\t\t0x55\n#define RT722_UMP_HID_CTL0\t\t\t0x60\n#define RT722_UMP_HID_CTL1\t\t\t0x61\n#define RT722_UMP_HID_CTL2\t\t\t0x62\n#define RT722_UMP_HID_CTL3\t\t\t0x63\n#define RT722_UMP_HID_CTL4\t\t\t0x64\n#define RT722_UMP_HID_CTL5\t\t\t0x65\n#define RT722_UMP_HID_CTL6\t\t\t0x66\n#define RT722_UMP_HID_CTL7\t\t\t0x67\n#define RT722_UMP_HID_CTL8\t\t\t0x68\n\n \n#define RT722_HIDDEN_REG_SW_RESET (0x1 << 14)\n\n \n#define RT722_COMBOJACK_AUTO_DET_STATUS\t\t(0x1 << 11)\n#define RT722_COMBOJACK_AUTO_DET_TRS\t\t(0x1 << 10)\n#define RT722_COMBOJACK_AUTO_DET_CTIA\t\t(0x1 << 9)\n#define RT722_COMBOJACK_AUTO_DET_OMTP\t\t(0x1 << 8)\n\n \n#define RT722_DC_CALIB_CTRL (0x1 << 16)\n \n#define RT722_PDM_DC_CALIB_STATUS (0x1 << 15)\n\n#define RT722_EAPD_HIGH\t\t\t\t0x2\n#define RT722_EAPD_LOW\t\t\t\t0x0\n\n \n#define RT722_BUF_ADDR_HID1\t\t\t0x44030000\n#define RT722_BUF_ADDR_HID2\t\t\t0x44030020\n\n \n#define FUNC_NUM_JACK_CODEC\t\t\t0x01\n#define FUNC_NUM_MIC_ARRAY\t\t\t0x02\n#define FUNC_NUM_HID\t\t\t\t0x03\n#define FUNC_NUM_AMP\t\t\t\t0x04\n\n \n#define RT722_SDCA_ENT_HID01\t\t\t0x01\n#define RT722_SDCA_ENT_GE49\t\t\t0x49\n#define RT722_SDCA_ENT_USER_FU05\t\t0x05\n#define RT722_SDCA_ENT_USER_FU06\t\t0x06\n#define RT722_SDCA_ENT_USER_FU0F\t\t0x0f\n#define RT722_SDCA_ENT_USER_FU10\t\t0x19\n#define RT722_SDCA_ENT_USER_FU1E\t\t0x1e\n#define RT722_SDCA_ENT_FU15\t\t\t0x15\n#define RT722_SDCA_ENT_PDE23\t\t\t0x23\n#define RT722_SDCA_ENT_PDE40\t\t\t0x40\n#define RT722_SDCA_ENT_PDE11\t\t\t0x11\n#define RT722_SDCA_ENT_PDE12\t\t\t0x12\n#define RT722_SDCA_ENT_PDE2A\t\t\t0x2a\n#define RT722_SDCA_ENT_CS01\t\t\t0x01\n#define RT722_SDCA_ENT_CS11\t\t\t0x11\n#define RT722_SDCA_ENT_CS1F\t\t\t0x1f\n#define RT722_SDCA_ENT_CS1C\t\t\t0x1c\n#define RT722_SDCA_ENT_CS31\t\t\t0x31\n#define RT722_SDCA_ENT_OT23\t\t\t0x42\n#define RT722_SDCA_ENT_IT26\t\t\t0x26\n#define RT722_SDCA_ENT_IT09\t\t\t0x09\n#define RT722_SDCA_ENT_PLATFORM_FU15\t\t0x15\n#define RT722_SDCA_ENT_PLATFORM_FU44\t\t0x44\n#define RT722_SDCA_ENT_XU03\t\t\t0x03\n#define RT722_SDCA_ENT_XU0D\t\t\t0x0d\n\n \n#define RT722_SDCA_CTL_SAMPLE_FREQ_INDEX\t\t0x10\n#define RT722_SDCA_CTL_FU_MUTE\t\t\t\t0x01\n#define RT722_SDCA_CTL_FU_VOLUME\t\t\t0x02\n#define RT722_SDCA_CTL_HIDTX_CURRENT_OWNER\t\t0x10\n#define RT722_SDCA_CTL_HIDTX_SET_OWNER_TO_DEVICE\t0x11\n#define RT722_SDCA_CTL_HIDTX_MESSAGE_OFFSET\t\t0x12\n#define RT722_SDCA_CTL_HIDTX_MESSAGE_LENGTH\t\t0x13\n#define RT722_SDCA_CTL_SELECTED_MODE\t\t\t0x01\n#define RT722_SDCA_CTL_DETECTED_MODE\t\t\t0x02\n#define RT722_SDCA_CTL_REQ_POWER_STATE\t\t\t0x01\n#define RT722_SDCA_CTL_VENDOR_DEF\t\t\t0x30\n#define RT722_SDCA_CTL_FU_CH_GAIN\t\t\t0x0b\n\n \n#define CH_L\t0x01\n#define CH_R\t0x02\n#define CH_01\t0x01\n#define CH_02\t0x02\n#define CH_03\t0x03\n#define CH_04\t0x04\n#define CH_08\t0x08\n\n \n#define RT722_SDCA_RATE_16000HZ\t\t0x04\n#define RT722_SDCA_RATE_32000HZ\t\t0x07\n#define RT722_SDCA_RATE_44100HZ\t\t0x08\n#define RT722_SDCA_RATE_48000HZ\t\t0x09\n#define RT722_SDCA_RATE_96000HZ\t\t0x0b\n#define RT722_SDCA_RATE_192000HZ\t0x0d\n\nenum {\n\tRT722_AIF1,  \n\tRT722_AIF2,  \n\tRT722_AIF3,  \n\tRT722_AIFS,\n};\n\nenum rt722_sdca_jd_src {\n\tRT722_JD_NULL,\n\tRT722_JD1,\n};\n\nint rt722_sdca_io_init(struct device *dev, struct sdw_slave *slave);\nint rt722_sdca_init(struct device *dev, struct regmap *regmap,\n\t\t\tstruct regmap *mbq_regmap, struct sdw_slave *slave);\nint rt722_sdca_index_write(struct rt722_sdca_priv *rt722,\n\t\tunsigned int nid, unsigned int reg, unsigned int value);\nint rt722_sdca_index_read(struct rt722_sdca_priv *rt722,\n\t\tunsigned int nid, unsigned int reg, unsigned int *value);\n\nint rt722_sdca_jack_detect(struct rt722_sdca_priv *rt722, bool *hp, bool *mic);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}