{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 09:47:06 2013 " "Info: Processing started: Tue Jun 04 09:47:06 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clock1 -c clock1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock1 -c clock1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AdjMin " "Info: Assuming node \"AdjMin\" is an undefined clock" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AdjMin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AdjHr " "Info: Assuming node \"AdjHr\" is an undefined clock" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AdjHr" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "31 " "Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Bell:B1\|counter60:SU1\|Equal0 " "Info: Detected gated clock \"Bell:B1\|counter60:SU1\|Equal0\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 42 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bell:B1\|counter60:SU1\|Equal0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "top_clock:TOP\|Equal1~1 " "Info: Detected gated clock \"top_clock:TOP\|Equal1~1\" as buffer" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|Equal1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "top_clock:TOP\|HrCP " "Info: Detected gated clock \"top_clock:TOP\|HrCP\" as buffer" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|HrCP" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "top_clock:TOP\|Equal1~0 " "Info: Detected gated clock \"top_clock:TOP\|Equal1~0\" as buffer" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "top_clock:TOP\|counter60:UT2\|counter6:U1\|Equal0~0 " "Info: Detected gated clock \"top_clock:TOP\|counter60:UT2\|counter6:U1\|Equal0~0\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 56 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT2\|counter6:U1\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "top_clock:TOP\|counter60:UT1\|counter6:U1\|Equal0~0 " "Info: Detected gated clock \"top_clock:TOP\|counter60:UT1\|counter6:U1\|Equal0~0\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 56 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT1\|counter6:U1\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "top_clock:TOP\|counter60:UT1\|Equal0 " "Info: Detected gated clock \"top_clock:TOP\|counter60:UT1\|Equal0\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 42 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT1\|Equal0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div_1kHz:KHZ\|_1kHz " "Info: Detected ripple clock \"div_1kHz:KHZ\|_1kHz\" as buffer" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 86 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_1kHz:KHZ\|_1kHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "top_clock:TOP\|counter60:UT2\|Equal0 " "Info: Detected gated clock \"top_clock:TOP\|counter60:UT2\|Equal0\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 42 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT2\|Equal0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divided_Frequency:DIV1\|counter10:DU2\|Q\[3\] " "Info: Detected ripple clock \"Divided_Frequency:DIV1\|counter10:DU2\|Q\[3\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divided_Frequency:DIV1\|counter10:DU2\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "top_clock:TOP\|MinCP " "Info: Detected gated clock \"top_clock:TOP\|MinCP\" as buffer" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|MinCP" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[3\] " "Info: Detected ripple clock \"top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[3\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[3\] " "Info: Detected ripple clock \"top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[3\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[2\] " "Info: Detected ripple clock \"top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[2\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[2\] " "Info: Detected ripple clock \"top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[2\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[1\] " "Info: Detected ripple clock \"top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[1\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[1\] " "Info: Detected ripple clock \"top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[1\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[0\] " "Info: Detected ripple clock \"top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[0\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[0\] " "Info: Detected ripple clock \"top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[0\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Bell:B1\|counter60:SU1\|counter10:U0\|Q\[3\] " "Info: Detected ripple clock \"Bell:B1\|counter60:SU1\|counter10:U0\|Q\[3\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bell:B1\|counter60:SU1\|counter10:U0\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[3\] " "Info: Detected ripple clock \"top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[3\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[3\] " "Info: Detected ripple clock \"top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[3\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Bell:B1\|counter60:SU1\|counter10:U0\|Q\[2\] " "Info: Detected ripple clock \"Bell:B1\|counter60:SU1\|counter10:U0\|Q\[2\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bell:B1\|counter60:SU1\|counter10:U0\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[2\] " "Info: Detected ripple clock \"top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[2\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[2\] " "Info: Detected ripple clock \"top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[2\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Bell:B1\|counter60:SU1\|counter10:U0\|Q\[1\] " "Info: Detected ripple clock \"Bell:B1\|counter60:SU1\|counter10:U0\|Q\[1\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bell:B1\|counter60:SU1\|counter10:U0\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[1\] " "Info: Detected ripple clock \"top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[1\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[1\] " "Info: Detected ripple clock \"top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[1\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] " "Info: Detected ripple clock \"Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] " "Info: Detected ripple clock \"top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] " "Info: Detected ripple clock \"top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\]\" as buffer" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[0\] register _seg2\[0\] 14.94 MHz 66.914 ns Internal " "Info: Clock \"CP\" has Internal fmax of 14.94 MHz between source register \"top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[0\]\" and destination register \"_seg2\[0\]\" (period= 66.914 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.863 ns + Longest register register " "Info: + Longest register to register delay is 3.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[0\] 1 REG LC_X11_Y6_N4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y6_N4; Fanout = 8; REG Node = 'top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:TOP|counter60:UT2|counter6:U1|Q[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.272 ns) + CELL(0.591 ns) 3.863 ns _seg2\[0\] 2 REG LC_X7_Y4_N4 7 " "Info: 2: + IC(3.272 ns) + CELL(0.591 ns) = 3.863 ns; Loc. = LC_X7_Y4_N4; Fanout = 7; REG Node = '_seg2\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.863 ns" { top_clock:TOP|counter60:UT2|counter6:U1|Q[0] _seg2[0] } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 15.30 % ) " "Info: Total cell delay = 0.591 ns ( 15.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.272 ns ( 84.70 % ) " "Info: Total interconnect delay = 3.272 ns ( 84.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.863 ns" { top_clock:TOP|counter60:UT2|counter6:U1|Q[0] _seg2[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.863 ns" { top_clock:TOP|counter60:UT2|counter6:U1|Q[0] {} _seg2[0] {} } { 0.000ns 3.272ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-28.885 ns - Smallest " "Info: - Smallest clock skew is -28.885 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_18 49 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 49; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns _seg2\[0\] 2 REG LC_X7_Y4_N4 7 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y4_N4; Fanout = 7; REG Node = '_seg2\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CP _seg2[0] } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CP _seg2[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CP {} CP~combout {} _seg2[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 32.566 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 32.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_18 49 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 49; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div_1kHz:KHZ\|_1kHz 2 REG LC_X8_Y6_N9 15 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y6_N9; Fanout = 15; REG Node = 'div_1kHz:KHZ\|_1kHz'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP div_1kHz:KHZ|_1kHz } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.431 ns) + CELL(1.294 ns) 9.782 ns Divided_Frequency:DIV1\|counter10:DU2\|Q\[3\] 3 REG LC_X10_Y7_N0 20 " "Info: 3: + IC(4.431 ns) + CELL(1.294 ns) = 9.782 ns; Loc. = LC_X10_Y7_N0; Fanout = 20; REG Node = 'Divided_Frequency:DIV1\|counter10:DU2\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.897 ns) + CELL(1.294 ns) 14.973 ns top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[3\] 4 REG LC_X10_Y2_N8 7 " "Info: 4: + IC(3.897 ns) + CELL(1.294 ns) = 14.973 ns; Loc. = LC_X10_Y2_N8; Fanout = 7; REG Node = 'top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.191 ns" { Divided_Frequency:DIV1|counter10:DU2|Q[3] top_clock:TOP|counter60:UT1|counter10:U0|Q[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.932 ns) + CELL(0.914 ns) 18.819 ns top_clock:TOP\|counter60:UT1\|Equal0 5 COMB LC_X8_Y4_N0 5 " "Info: 5: + IC(2.932 ns) + CELL(0.914 ns) = 18.819 ns; Loc. = LC_X8_Y4_N0; Fanout = 5; COMB Node = 'top_clock:TOP\|counter60:UT1\|Equal0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.846 ns" { top_clock:TOP|counter60:UT1|counter10:U0|Q[3] top_clock:TOP|counter60:UT1|Equal0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(1.294 ns) 20.796 ns top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[3\] 6 REG LC_X8_Y4_N4 5 " "Info: 6: + IC(0.683 ns) + CELL(1.294 ns) = 20.796 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { top_clock:TOP|counter60:UT1|Equal0 top_clock:TOP|counter60:UT1|counter6:U1|Q[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.914 ns) 22.687 ns top_clock:TOP\|counter60:UT1\|counter6:U1\|Equal0~0 7 COMB LC_X8_Y4_N7 2 " "Info: 7: + IC(0.977 ns) + CELL(0.914 ns) = 22.687 ns; Loc. = LC_X8_Y4_N7; Fanout = 2; COMB Node = 'top_clock:TOP\|counter60:UT1\|counter6:U1\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { top_clock:TOP|counter60:UT1|counter6:U1|Q[3] top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.511 ns) 23.980 ns top_clock:TOP\|Equal0~0 8 COMB LC_X8_Y4_N1 1 " "Info: 8: + IC(0.782 ns) + CELL(0.511 ns) = 23.980 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'top_clock:TOP\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 top_clock:TOP|Equal0~0 } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.200 ns) 24.935 ns top_clock:TOP\|MinCP 9 COMB LC_X8_Y4_N3 4 " "Info: 9: + IC(0.755 ns) + CELL(0.200 ns) = 24.935 ns; Loc. = LC_X8_Y4_N3; Fanout = 4; COMB Node = 'top_clock:TOP\|MinCP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { top_clock:TOP|Equal0~0 top_clock:TOP|MinCP } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(1.294 ns) 26.908 ns top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[2\] 10 REG LC_X8_Y4_N8 7 " "Info: 10: + IC(0.679 ns) + CELL(1.294 ns) = 26.908 ns; Loc. = LC_X8_Y4_N8; Fanout = 7; REG Node = 'top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.914 ns) 29.153 ns top_clock:TOP\|counter60:UT2\|Equal0 11 COMB LC_X9_Y4_N5 5 " "Info: 11: + IC(1.331 ns) + CELL(0.914 ns) = 29.153 ns; Loc. = LC_X9_Y4_N5; Fanout = 5; COMB Node = 'top_clock:TOP\|counter60:UT2\|Equal0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.495 ns) + CELL(0.918 ns) 32.566 ns top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[0\] 12 REG LC_X11_Y6_N4 8 " "Info: 12: + IC(2.495 ns) + CELL(0.918 ns) = 32.566 ns; Loc. = LC_X11_Y6_N4; Fanout = 8; REG Node = 'top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.413 ns" { top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.004 ns ( 36.86 % ) " "Info: Total cell delay = 12.004 ns ( 36.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.562 ns ( 63.14 % ) " "Info: Total interconnect delay = 20.562 ns ( 63.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "32.566 ns" { CP div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] top_clock:TOP|counter60:UT1|counter10:U0|Q[3] top_clock:TOP|counter60:UT1|Equal0 top_clock:TOP|counter60:UT1|counter6:U1|Q[3] top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 top_clock:TOP|Equal0~0 top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "32.566 ns" { CP {} CP~combout {} div_1kHz:KHZ|_1kHz {} Divided_Frequency:DIV1|counter10:DU2|Q[3] {} top_clock:TOP|counter60:UT1|counter10:U0|Q[3] {} top_clock:TOP|counter60:UT1|Equal0 {} top_clock:TOP|counter60:UT1|counter6:U1|Q[3] {} top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 {} top_clock:TOP|Equal0~0 {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[2] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|counter60:UT2|counter6:U1|Q[0] {} } { 0.000ns 0.000ns 1.600ns 4.431ns 3.897ns 2.932ns 0.683ns 0.977ns 0.782ns 0.755ns 0.679ns 1.331ns 2.495ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CP _seg2[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CP {} CP~combout {} _seg2[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "32.566 ns" { CP div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] top_clock:TOP|counter60:UT1|counter10:U0|Q[3] top_clock:TOP|counter60:UT1|Equal0 top_clock:TOP|counter60:UT1|counter6:U1|Q[3] top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 top_clock:TOP|Equal0~0 top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "32.566 ns" { CP {} CP~combout {} div_1kHz:KHZ|_1kHz {} Divided_Frequency:DIV1|counter10:DU2|Q[3] {} top_clock:TOP|counter60:UT1|counter10:U0|Q[3] {} top_clock:TOP|counter60:UT1|Equal0 {} top_clock:TOP|counter60:UT1|counter6:U1|Q[3] {} top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 {} top_clock:TOP|Equal0~0 {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[2] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|counter60:UT2|counter6:U1|Q[0] {} } { 0.000ns 0.000ns 1.600ns 4.431ns 3.897ns 2.932ns 0.683ns 0.977ns 0.782ns 0.755ns 0.679ns 1.331ns 2.495ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 35 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.863 ns" { top_clock:TOP|counter60:UT2|counter6:U1|Q[0] _seg2[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.863 ns" { top_clock:TOP|counter60:UT2|counter6:U1|Q[0] {} _seg2[0] {} } { 0.000ns 3.272ns } { 0.000ns 0.591ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CP _seg2[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CP {} CP~combout {} _seg2[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "32.566 ns" { CP div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] top_clock:TOP|counter60:UT1|counter10:U0|Q[3] top_clock:TOP|counter60:UT1|Equal0 top_clock:TOP|counter60:UT1|counter6:U1|Q[3] top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 top_clock:TOP|Equal0~0 top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "32.566 ns" { CP {} CP~combout {} div_1kHz:KHZ|_1kHz {} Divided_Frequency:DIV1|counter10:DU2|Q[3] {} top_clock:TOP|counter60:UT1|counter10:U0|Q[3] {} top_clock:TOP|counter60:UT1|Equal0 {} top_clock:TOP|counter60:UT1|counter6:U1|Q[3] {} top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 {} top_clock:TOP|Equal0~0 {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[2] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|counter60:UT2|counter6:U1|Q[0] {} } { 0.000ns 0.000ns 1.600ns 4.431ns 3.897ns 2.932ns 0.683ns 0.977ns 0.782ns 0.755ns 0.679ns 1.331ns 2.495ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AdjMin register top_clock:TOP\|counter24:UT3\|CntL\[0\] register top_clock:TOP\|counter24:UT3\|CntH\[0\] 73.34 MHz 13.635 ns Internal " "Info: Clock \"AdjMin\" has Internal fmax of 73.34 MHz between source register \"top_clock:TOP\|counter24:UT3\|CntL\[0\]\" and destination register \"top_clock:TOP\|counter24:UT3\|CntH\[0\]\" (period= 13.635 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.648 ns + Longest register register " "Info: + Longest register to register delay is 5.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_clock:TOP\|counter24:UT3\|CntL\[0\] 1 REG LC_X11_Y3_N7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y3_N7; Fanout = 8; REG Node = 'top_clock:TOP\|counter24:UT3\|CntL\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:TOP|counter24:UT3|CntL[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.914 ns) 2.199 ns top_clock:TOP\|counter24:UT3\|always0~4 2 COMB LC_X11_Y3_N9 1 " "Info: 2: + IC(1.285 ns) + CELL(0.914 ns) = 2.199 ns; Loc. = LC_X11_Y3_N9; Fanout = 1; COMB Node = 'top_clock:TOP\|counter24:UT3\|always0~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { top_clock:TOP|counter24:UT3|CntL[0] top_clock:TOP|counter24:UT3|always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.200 ns) 3.130 ns top_clock:TOP\|counter24:UT3\|always0~5 3 COMB LC_X11_Y3_N4 8 " "Info: 3: + IC(0.731 ns) + CELL(0.200 ns) = 3.130 ns; Loc. = LC_X11_Y3_N4; Fanout = 8; COMB Node = 'top_clock:TOP\|counter24:UT3\|always0~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { top_clock:TOP|counter24:UT3|always0~4 top_clock:TOP|counter24:UT3|always0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(1.760 ns) 5.648 ns top_clock:TOP\|counter24:UT3\|CntH\[0\] 4 REG LC_X11_Y3_N0 5 " "Info: 4: + IC(0.758 ns) + CELL(1.760 ns) = 5.648 ns; Loc. = LC_X11_Y3_N0; Fanout = 5; REG Node = 'top_clock:TOP\|counter24:UT3\|CntH\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { top_clock:TOP|counter24:UT3|always0~5 top_clock:TOP|counter24:UT3|CntH[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.874 ns ( 50.89 % ) " "Info: Total cell delay = 2.874 ns ( 50.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.774 ns ( 49.11 % ) " "Info: Total interconnect delay = 2.774 ns ( 49.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.648 ns" { top_clock:TOP|counter24:UT3|CntL[0] top_clock:TOP|counter24:UT3|always0~4 top_clock:TOP|counter24:UT3|always0~5 top_clock:TOP|counter24:UT3|CntH[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.648 ns" { top_clock:TOP|counter24:UT3|CntL[0] {} top_clock:TOP|counter24:UT3|always0~4 {} top_clock:TOP|counter24:UT3|always0~5 {} top_clock:TOP|counter24:UT3|CntH[0] {} } { 0.000ns 1.285ns 0.731ns 0.758ns } { 0.000ns 0.914ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.278 ns - Smallest " "Info: - Smallest clock skew is -7.278 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AdjMin destination 17.984 ns + Shortest register " "Info: + Shortest clock path from clock \"AdjMin\" to destination register is 17.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns AdjMin 1 CLK PIN_24 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_24; Fanout = 9; CLK Node = 'AdjMin'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdjMin } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.055 ns) + CELL(0.740 ns) 4.927 ns top_clock:TOP\|MinCP 2 COMB LC_X8_Y4_N3 4 " "Info: 2: + IC(3.055 ns) + CELL(0.740 ns) = 4.927 ns; Loc. = LC_X8_Y4_N3; Fanout = 4; COMB Node = 'top_clock:TOP\|MinCP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.795 ns" { AdjMin top_clock:TOP|MinCP } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(1.294 ns) 7.299 ns top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] 3 REG LC_X9_Y4_N7 8 " "Info: 3: + IC(1.078 ns) + CELL(1.294 ns) = 7.299 ns; Loc. = LC_X9_Y4_N7; Fanout = 8; REG Node = 'top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.511 ns) 8.808 ns top_clock:TOP\|counter60:UT2\|Equal0 4 COMB LC_X9_Y4_N5 5 " "Info: 4: + IC(0.998 ns) + CELL(0.511 ns) = 8.808 ns; Loc. = LC_X9_Y4_N5; Fanout = 5; COMB Node = 'top_clock:TOP\|counter60:UT2\|Equal0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { top_clock:TOP|counter60:UT2|counter10:U0|Q[0] top_clock:TOP|counter60:UT2|Equal0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.511 ns) 10.146 ns top_clock:TOP\|Equal1~0 5 COMB LC_X9_Y4_N0 2 " "Info: 5: + IC(0.827 ns) + CELL(0.511 ns) = 10.146 ns; Loc. = LC_X9_Y4_N0; Fanout = 2; COMB Node = 'top_clock:TOP\|Equal1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|Equal1~0 } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.914 ns) 12.999 ns top_clock:TOP\|Equal1~1 6 COMB LC_X10_Y2_N6 1 " "Info: 6: + IC(1.939 ns) + CELL(0.914 ns) = 12.999 ns; Loc. = LC_X10_Y2_N6; Fanout = 1; COMB Node = 'top_clock:TOP\|Equal1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 13.504 ns top_clock:TOP\|HrCP 7 COMB LC_X10_Y2_N7 8 " "Info: 7: + IC(0.305 ns) + CELL(0.200 ns) = 13.504 ns; Loc. = LC_X10_Y2_N7; Fanout = 8; COMB Node = 'top_clock:TOP\|HrCP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { top_clock:TOP|Equal1~1 top_clock:TOP|HrCP } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.562 ns) + CELL(0.918 ns) 17.984 ns top_clock:TOP\|counter24:UT3\|CntH\[0\] 8 REG LC_X11_Y3_N0 5 " "Info: 8: + IC(3.562 ns) + CELL(0.918 ns) = 17.984 ns; Loc. = LC_X11_Y3_N0; Fanout = 5; REG Node = 'top_clock:TOP\|counter24:UT3\|CntH\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.480 ns" { top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.220 ns ( 34.59 % ) " "Info: Total cell delay = 6.220 ns ( 34.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.764 ns ( 65.41 % ) " "Info: Total interconnect delay = 11.764 ns ( 65.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.984 ns" { AdjMin top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[0] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.984 ns" { AdjMin {} AdjMin~combout {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[0] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|Equal1~0 {} top_clock:TOP|Equal1~1 {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[0] {} } { 0.000ns 0.000ns 3.055ns 1.078ns 0.998ns 0.827ns 1.939ns 0.305ns 3.562ns } { 0.000ns 1.132ns 0.740ns 1.294ns 0.511ns 0.511ns 0.914ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AdjMin source 25.262 ns - Longest register " "Info: - Longest clock path from clock \"AdjMin\" to source register is 25.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns AdjMin 1 CLK PIN_24 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_24; Fanout = 9; CLK Node = 'AdjMin'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdjMin } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.055 ns) + CELL(0.740 ns) 4.927 ns top_clock:TOP\|MinCP 2 COMB LC_X8_Y4_N3 4 " "Info: 2: + IC(3.055 ns) + CELL(0.740 ns) = 4.927 ns; Loc. = LC_X8_Y4_N3; Fanout = 4; COMB Node = 'top_clock:TOP\|MinCP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.795 ns" { AdjMin top_clock:TOP|MinCP } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(1.294 ns) 6.900 ns top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[2\] 3 REG LC_X8_Y4_N8 7 " "Info: 3: + IC(0.679 ns) + CELL(1.294 ns) = 6.900 ns; Loc. = LC_X8_Y4_N8; Fanout = 7; REG Node = 'top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.914 ns) 9.145 ns top_clock:TOP\|counter60:UT2\|Equal0 4 COMB LC_X9_Y4_N5 5 " "Info: 4: + IC(1.331 ns) + CELL(0.914 ns) = 9.145 ns; Loc. = LC_X9_Y4_N5; Fanout = 5; COMB Node = 'top_clock:TOP\|counter60:UT2\|Equal0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.495 ns) + CELL(1.294 ns) 12.934 ns top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[0\] 5 REG LC_X11_Y6_N4 8 " "Info: 5: + IC(2.495 ns) + CELL(1.294 ns) = 12.934 ns; Loc. = LC_X11_Y6_N4; Fanout = 8; REG Node = 'top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.789 ns" { top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.606 ns) + CELL(0.914 ns) 16.454 ns top_clock:TOP\|counter60:UT2\|counter6:U1\|Equal0~0 6 COMB LC_X9_Y4_N8 1 " "Info: 6: + IC(2.606 ns) + CELL(0.914 ns) = 16.454 ns; Loc. = LC_X9_Y4_N8; Fanout = 1; COMB Node = 'top_clock:TOP\|counter60:UT2\|counter6:U1\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.520 ns" { top_clock:TOP|counter60:UT2|counter6:U1|Q[0] top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.200 ns) 17.424 ns top_clock:TOP\|Equal1~0 7 COMB LC_X9_Y4_N0 2 " "Info: 7: + IC(0.770 ns) + CELL(0.200 ns) = 17.424 ns; Loc. = LC_X9_Y4_N0; Fanout = 2; COMB Node = 'top_clock:TOP\|Equal1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 top_clock:TOP|Equal1~0 } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.914 ns) 20.277 ns top_clock:TOP\|Equal1~1 8 COMB LC_X10_Y2_N6 1 " "Info: 8: + IC(1.939 ns) + CELL(0.914 ns) = 20.277 ns; Loc. = LC_X10_Y2_N6; Fanout = 1; COMB Node = 'top_clock:TOP\|Equal1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 20.782 ns top_clock:TOP\|HrCP 9 COMB LC_X10_Y2_N7 8 " "Info: 9: + IC(0.305 ns) + CELL(0.200 ns) = 20.782 ns; Loc. = LC_X10_Y2_N7; Fanout = 8; COMB Node = 'top_clock:TOP\|HrCP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { top_clock:TOP|Equal1~1 top_clock:TOP|HrCP } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.562 ns) + CELL(0.918 ns) 25.262 ns top_clock:TOP\|counter24:UT3\|CntL\[0\] 10 REG LC_X11_Y3_N7 8 " "Info: 10: + IC(3.562 ns) + CELL(0.918 ns) = 25.262 ns; Loc. = LC_X11_Y3_N7; Fanout = 8; REG Node = 'top_clock:TOP\|counter24:UT3\|CntL\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.480 ns" { top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntL[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.520 ns ( 33.73 % ) " "Info: Total cell delay = 8.520 ns ( 33.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.742 ns ( 66.27 % ) " "Info: Total interconnect delay = 16.742 ns ( 66.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "25.262 ns" { AdjMin top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntL[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "25.262 ns" { AdjMin {} AdjMin~combout {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[2] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|counter60:UT2|counter6:U1|Q[0] {} top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 {} top_clock:TOP|Equal1~0 {} top_clock:TOP|Equal1~1 {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntL[0] {} } { 0.000ns 0.000ns 3.055ns 0.679ns 1.331ns 2.495ns 2.606ns 0.770ns 1.939ns 0.305ns 3.562ns } { 0.000ns 1.132ns 0.740ns 1.294ns 0.914ns 1.294ns 0.914ns 0.200ns 0.914ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.984 ns" { AdjMin top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[0] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.984 ns" { AdjMin {} AdjMin~combout {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[0] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|Equal1~0 {} top_clock:TOP|Equal1~1 {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[0] {} } { 0.000ns 0.000ns 3.055ns 1.078ns 0.998ns 0.827ns 1.939ns 0.305ns 3.562ns } { 0.000ns 1.132ns 0.740ns 1.294ns 0.511ns 0.511ns 0.914ns 0.200ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "25.262 ns" { AdjMin top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntL[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "25.262 ns" { AdjMin {} AdjMin~combout {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[2] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|counter60:UT2|counter6:U1|Q[0] {} top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 {} top_clock:TOP|Equal1~0 {} top_clock:TOP|Equal1~1 {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntL[0] {} } { 0.000ns 0.000ns 3.055ns 0.679ns 1.331ns 2.495ns 2.606ns 0.770ns 1.939ns 0.305ns 3.562ns } { 0.000ns 1.132ns 0.740ns 1.294ns 0.914ns 1.294ns 0.914ns 0.200ns 0.914ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.648 ns" { top_clock:TOP|counter24:UT3|CntL[0] top_clock:TOP|counter24:UT3|always0~4 top_clock:TOP|counter24:UT3|always0~5 top_clock:TOP|counter24:UT3|CntH[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.648 ns" { top_clock:TOP|counter24:UT3|CntL[0] {} top_clock:TOP|counter24:UT3|always0~4 {} top_clock:TOP|counter24:UT3|always0~5 {} top_clock:TOP|counter24:UT3|CntH[0] {} } { 0.000ns 1.285ns 0.731ns 0.758ns } { 0.000ns 0.914ns 0.200ns 1.760ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.984 ns" { AdjMin top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[0] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.984 ns" { AdjMin {} AdjMin~combout {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[0] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|Equal1~0 {} top_clock:TOP|Equal1~1 {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[0] {} } { 0.000ns 0.000ns 3.055ns 1.078ns 0.998ns 0.827ns 1.939ns 0.305ns 3.562ns } { 0.000ns 1.132ns 0.740ns 1.294ns 0.511ns 0.511ns 0.914ns 0.200ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "25.262 ns" { AdjMin top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntL[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "25.262 ns" { AdjMin {} AdjMin~combout {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[2] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|counter60:UT2|counter6:U1|Q[0] {} top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 {} top_clock:TOP|Equal1~0 {} top_clock:TOP|Equal1~1 {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntL[0] {} } { 0.000ns 0.000ns 3.055ns 0.679ns 1.331ns 2.495ns 2.606ns 0.770ns 1.939ns 0.305ns 3.562ns } { 0.000ns 1.132ns 0.740ns 1.294ns 0.914ns 1.294ns 0.914ns 0.200ns 0.914ns 0.200ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AdjHr register top_clock:TOP\|counter24:UT3\|CntL\[0\] register top_clock:TOP\|counter24:UT3\|CntH\[0\] 157.31 MHz 6.357 ns Internal " "Info: Clock \"AdjHr\" has Internal fmax of 157.31 MHz between source register \"top_clock:TOP\|counter24:UT3\|CntL\[0\]\" and destination register \"top_clock:TOP\|counter24:UT3\|CntH\[0\]\" (period= 6.357 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.648 ns + Longest register register " "Info: + Longest register to register delay is 5.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_clock:TOP\|counter24:UT3\|CntL\[0\] 1 REG LC_X11_Y3_N7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y3_N7; Fanout = 8; REG Node = 'top_clock:TOP\|counter24:UT3\|CntL\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:TOP|counter24:UT3|CntL[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.914 ns) 2.199 ns top_clock:TOP\|counter24:UT3\|always0~4 2 COMB LC_X11_Y3_N9 1 " "Info: 2: + IC(1.285 ns) + CELL(0.914 ns) = 2.199 ns; Loc. = LC_X11_Y3_N9; Fanout = 1; COMB Node = 'top_clock:TOP\|counter24:UT3\|always0~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { top_clock:TOP|counter24:UT3|CntL[0] top_clock:TOP|counter24:UT3|always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.200 ns) 3.130 ns top_clock:TOP\|counter24:UT3\|always0~5 3 COMB LC_X11_Y3_N4 8 " "Info: 3: + IC(0.731 ns) + CELL(0.200 ns) = 3.130 ns; Loc. = LC_X11_Y3_N4; Fanout = 8; COMB Node = 'top_clock:TOP\|counter24:UT3\|always0~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { top_clock:TOP|counter24:UT3|always0~4 top_clock:TOP|counter24:UT3|always0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(1.760 ns) 5.648 ns top_clock:TOP\|counter24:UT3\|CntH\[0\] 4 REG LC_X11_Y3_N0 5 " "Info: 4: + IC(0.758 ns) + CELL(1.760 ns) = 5.648 ns; Loc. = LC_X11_Y3_N0; Fanout = 5; REG Node = 'top_clock:TOP\|counter24:UT3\|CntH\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { top_clock:TOP|counter24:UT3|always0~5 top_clock:TOP|counter24:UT3|CntH[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.874 ns ( 50.89 % ) " "Info: Total cell delay = 2.874 ns ( 50.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.774 ns ( 49.11 % ) " "Info: Total interconnect delay = 2.774 ns ( 49.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.648 ns" { top_clock:TOP|counter24:UT3|CntL[0] top_clock:TOP|counter24:UT3|always0~4 top_clock:TOP|counter24:UT3|always0~5 top_clock:TOP|counter24:UT3|CntH[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.648 ns" { top_clock:TOP|counter24:UT3|CntL[0] {} top_clock:TOP|counter24:UT3|always0~4 {} top_clock:TOP|counter24:UT3|always0~5 {} top_clock:TOP|counter24:UT3|CntH[0] {} } { 0.000ns 1.285ns 0.731ns 0.758ns } { 0.000ns 0.914ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AdjHr destination 9.601 ns + Shortest register " "Info: + Shortest clock path from clock \"AdjHr\" to destination register is 9.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns AdjHr 1 CLK PIN_60 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_60; Fanout = 9; CLK Node = 'AdjHr'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdjHr } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.249 ns) + CELL(0.740 ns) 5.121 ns top_clock:TOP\|HrCP 2 COMB LC_X10_Y2_N7 8 " "Info: 2: + IC(3.249 ns) + CELL(0.740 ns) = 5.121 ns; Loc. = LC_X10_Y2_N7; Fanout = 8; COMB Node = 'top_clock:TOP\|HrCP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.989 ns" { AdjHr top_clock:TOP|HrCP } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.562 ns) + CELL(0.918 ns) 9.601 ns top_clock:TOP\|counter24:UT3\|CntH\[0\] 3 REG LC_X11_Y3_N0 5 " "Info: 3: + IC(3.562 ns) + CELL(0.918 ns) = 9.601 ns; Loc. = LC_X11_Y3_N0; Fanout = 5; REG Node = 'top_clock:TOP\|counter24:UT3\|CntH\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.480 ns" { top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.790 ns ( 29.06 % ) " "Info: Total cell delay = 2.790 ns ( 29.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.811 ns ( 70.94 % ) " "Info: Total interconnect delay = 6.811 ns ( 70.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.601 ns" { AdjHr top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.601 ns" { AdjHr {} AdjHr~combout {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[0] {} } { 0.000ns 0.000ns 3.249ns 3.562ns } { 0.000ns 1.132ns 0.740ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AdjHr source 9.601 ns - Longest register " "Info: - Longest clock path from clock \"AdjHr\" to source register is 9.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns AdjHr 1 CLK PIN_60 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_60; Fanout = 9; CLK Node = 'AdjHr'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdjHr } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.249 ns) + CELL(0.740 ns) 5.121 ns top_clock:TOP\|HrCP 2 COMB LC_X10_Y2_N7 8 " "Info: 2: + IC(3.249 ns) + CELL(0.740 ns) = 5.121 ns; Loc. = LC_X10_Y2_N7; Fanout = 8; COMB Node = 'top_clock:TOP\|HrCP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.989 ns" { AdjHr top_clock:TOP|HrCP } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.562 ns) + CELL(0.918 ns) 9.601 ns top_clock:TOP\|counter24:UT3\|CntL\[0\] 3 REG LC_X11_Y3_N7 8 " "Info: 3: + IC(3.562 ns) + CELL(0.918 ns) = 9.601 ns; Loc. = LC_X11_Y3_N7; Fanout = 8; REG Node = 'top_clock:TOP\|counter24:UT3\|CntL\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.480 ns" { top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntL[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.790 ns ( 29.06 % ) " "Info: Total cell delay = 2.790 ns ( 29.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.811 ns ( 70.94 % ) " "Info: Total interconnect delay = 6.811 ns ( 70.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.601 ns" { AdjHr top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntL[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.601 ns" { AdjHr {} AdjHr~combout {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntL[0] {} } { 0.000ns 0.000ns 3.249ns 3.562ns } { 0.000ns 1.132ns 0.740ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.601 ns" { AdjHr top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.601 ns" { AdjHr {} AdjHr~combout {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[0] {} } { 0.000ns 0.000ns 3.249ns 3.562ns } { 0.000ns 1.132ns 0.740ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.601 ns" { AdjHr top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntL[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.601 ns" { AdjHr {} AdjHr~combout {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntL[0] {} } { 0.000ns 0.000ns 3.249ns 3.562ns } { 0.000ns 1.132ns 0.740ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.648 ns" { top_clock:TOP|counter24:UT3|CntL[0] top_clock:TOP|counter24:UT3|always0~4 top_clock:TOP|counter24:UT3|always0~5 top_clock:TOP|counter24:UT3|CntH[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.648 ns" { top_clock:TOP|counter24:UT3|CntL[0] {} top_clock:TOP|counter24:UT3|always0~4 {} top_clock:TOP|counter24:UT3|always0~5 {} top_clock:TOP|counter24:UT3|CntH[0] {} } { 0.000ns 1.285ns 0.731ns 0.758ns } { 0.000ns 0.914ns 0.200ns 1.760ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.601 ns" { AdjHr top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.601 ns" { AdjHr {} AdjHr~combout {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[0] {} } { 0.000ns 0.000ns 3.249ns 3.562ns } { 0.000ns 1.132ns 0.740ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.601 ns" { AdjHr top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntL[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.601 ns" { AdjHr {} AdjHr~combout {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntL[0] {} } { 0.000ns 0.000ns 3.249ns 3.562ns } { 0.000ns 1.132ns 0.740ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 85 " "Warning: Circuit may not operate. Detected 85 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "top_clock:TOP\|counter24:UT3\|CntH\[3\] top_clock:TOP\|counter24:UT3\|CntH\[3\] CP 26.046 ns " "Info: Found hold time violation between source  pin or register \"top_clock:TOP\|counter24:UT3\|CntH\[3\]\" and destination pin or register \"top_clock:TOP\|counter24:UT3\|CntH\[3\]\" for clock \"CP\" (Hold time is 26.046 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "27.724 ns + Largest " "Info: + Largest clock skew is 27.724 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 45.270 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 45.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_18 49 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 49; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div_1kHz:KHZ\|_1kHz 2 REG LC_X8_Y6_N9 15 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y6_N9; Fanout = 15; REG Node = 'div_1kHz:KHZ\|_1kHz'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP div_1kHz:KHZ|_1kHz } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.431 ns) + CELL(1.294 ns) 9.782 ns Divided_Frequency:DIV1\|counter10:DU2\|Q\[3\] 3 REG LC_X10_Y7_N0 20 " "Info: 3: + IC(4.431 ns) + CELL(1.294 ns) = 9.782 ns; Loc. = LC_X10_Y7_N0; Fanout = 20; REG Node = 'Divided_Frequency:DIV1\|counter10:DU2\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.897 ns) + CELL(1.294 ns) 14.973 ns top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[3\] 4 REG LC_X10_Y2_N8 7 " "Info: 4: + IC(3.897 ns) + CELL(1.294 ns) = 14.973 ns; Loc. = LC_X10_Y2_N8; Fanout = 7; REG Node = 'top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.191 ns" { Divided_Frequency:DIV1|counter10:DU2|Q[3] top_clock:TOP|counter60:UT1|counter10:U0|Q[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.932 ns) + CELL(0.914 ns) 18.819 ns top_clock:TOP\|counter60:UT1\|Equal0 5 COMB LC_X8_Y4_N0 5 " "Info: 5: + IC(2.932 ns) + CELL(0.914 ns) = 18.819 ns; Loc. = LC_X8_Y4_N0; Fanout = 5; COMB Node = 'top_clock:TOP\|counter60:UT1\|Equal0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.846 ns" { top_clock:TOP|counter60:UT1|counter10:U0|Q[3] top_clock:TOP|counter60:UT1|Equal0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(1.294 ns) 20.796 ns top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[3\] 6 REG LC_X8_Y4_N4 5 " "Info: 6: + IC(0.683 ns) + CELL(1.294 ns) = 20.796 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { top_clock:TOP|counter60:UT1|Equal0 top_clock:TOP|counter60:UT1|counter6:U1|Q[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.914 ns) 22.687 ns top_clock:TOP\|counter60:UT1\|counter6:U1\|Equal0~0 7 COMB LC_X8_Y4_N7 2 " "Info: 7: + IC(0.977 ns) + CELL(0.914 ns) = 22.687 ns; Loc. = LC_X8_Y4_N7; Fanout = 2; COMB Node = 'top_clock:TOP\|counter60:UT1\|counter6:U1\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { top_clock:TOP|counter60:UT1|counter6:U1|Q[3] top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.511 ns) 23.980 ns top_clock:TOP\|Equal0~0 8 COMB LC_X8_Y4_N1 1 " "Info: 8: + IC(0.782 ns) + CELL(0.511 ns) = 23.980 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'top_clock:TOP\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 top_clock:TOP|Equal0~0 } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.200 ns) 24.935 ns top_clock:TOP\|MinCP 9 COMB LC_X8_Y4_N3 4 " "Info: 9: + IC(0.755 ns) + CELL(0.200 ns) = 24.935 ns; Loc. = LC_X8_Y4_N3; Fanout = 4; COMB Node = 'top_clock:TOP\|MinCP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { top_clock:TOP|Equal0~0 top_clock:TOP|MinCP } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(1.294 ns) 26.908 ns top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[2\] 10 REG LC_X8_Y4_N8 7 " "Info: 10: + IC(0.679 ns) + CELL(1.294 ns) = 26.908 ns; Loc. = LC_X8_Y4_N8; Fanout = 7; REG Node = 'top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.914 ns) 29.153 ns top_clock:TOP\|counter60:UT2\|Equal0 11 COMB LC_X9_Y4_N5 5 " "Info: 11: + IC(1.331 ns) + CELL(0.914 ns) = 29.153 ns; Loc. = LC_X9_Y4_N5; Fanout = 5; COMB Node = 'top_clock:TOP\|counter60:UT2\|Equal0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.495 ns) + CELL(1.294 ns) 32.942 ns top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[0\] 12 REG LC_X11_Y6_N4 8 " "Info: 12: + IC(2.495 ns) + CELL(1.294 ns) = 32.942 ns; Loc. = LC_X11_Y6_N4; Fanout = 8; REG Node = 'top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.789 ns" { top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.606 ns) + CELL(0.914 ns) 36.462 ns top_clock:TOP\|counter60:UT2\|counter6:U1\|Equal0~0 13 COMB LC_X9_Y4_N8 1 " "Info: 13: + IC(2.606 ns) + CELL(0.914 ns) = 36.462 ns; Loc. = LC_X9_Y4_N8; Fanout = 1; COMB Node = 'top_clock:TOP\|counter60:UT2\|counter6:U1\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.520 ns" { top_clock:TOP|counter60:UT2|counter6:U1|Q[0] top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.200 ns) 37.432 ns top_clock:TOP\|Equal1~0 14 COMB LC_X9_Y4_N0 2 " "Info: 14: + IC(0.770 ns) + CELL(0.200 ns) = 37.432 ns; Loc. = LC_X9_Y4_N0; Fanout = 2; COMB Node = 'top_clock:TOP\|Equal1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 top_clock:TOP|Equal1~0 } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.914 ns) 40.285 ns top_clock:TOP\|Equal1~1 15 COMB LC_X10_Y2_N6 1 " "Info: 15: + IC(1.939 ns) + CELL(0.914 ns) = 40.285 ns; Loc. = LC_X10_Y2_N6; Fanout = 1; COMB Node = 'top_clock:TOP\|Equal1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 40.790 ns top_clock:TOP\|HrCP 16 COMB LC_X10_Y2_N7 8 " "Info: 16: + IC(0.305 ns) + CELL(0.200 ns) = 40.790 ns; Loc. = LC_X10_Y2_N7; Fanout = 8; COMB Node = 'top_clock:TOP\|HrCP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { top_clock:TOP|Equal1~1 top_clock:TOP|HrCP } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.562 ns) + CELL(0.918 ns) 45.270 ns top_clock:TOP\|counter24:UT3\|CntH\[3\] 17 REG LC_X11_Y3_N3 4 " "Info: 17: + IC(3.562 ns) + CELL(0.918 ns) = 45.270 ns; Loc. = LC_X11_Y3_N3; Fanout = 4; REG Node = 'top_clock:TOP\|counter24:UT3\|CntH\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.480 ns" { top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.526 ns ( 34.30 % ) " "Info: Total cell delay = 15.526 ns ( 34.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "29.744 ns ( 65.70 % ) " "Info: Total interconnect delay = 29.744 ns ( 65.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "45.270 ns" { CP div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] top_clock:TOP|counter60:UT1|counter10:U0|Q[3] top_clock:TOP|counter60:UT1|Equal0 top_clock:TOP|counter60:UT1|counter6:U1|Q[3] top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 top_clock:TOP|Equal0~0 top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "45.270 ns" { CP {} CP~combout {} div_1kHz:KHZ|_1kHz {} Divided_Frequency:DIV1|counter10:DU2|Q[3] {} top_clock:TOP|counter60:UT1|counter10:U0|Q[3] {} top_clock:TOP|counter60:UT1|Equal0 {} top_clock:TOP|counter60:UT1|counter6:U1|Q[3] {} top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 {} top_clock:TOP|Equal0~0 {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[2] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|counter60:UT2|counter6:U1|Q[0] {} top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 {} top_clock:TOP|Equal1~0 {} top_clock:TOP|Equal1~1 {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 1.600ns 4.431ns 3.897ns 2.932ns 0.683ns 0.977ns 0.782ns 0.755ns 0.679ns 1.331ns 2.495ns 2.606ns 0.770ns 1.939ns 0.305ns 3.562ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.914ns 1.294ns 0.914ns 0.200ns 0.914ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 17.546 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 17.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_18 49 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 49; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div_1kHz:KHZ\|_1kHz 2 REG LC_X8_Y6_N9 15 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y6_N9; Fanout = 15; REG Node = 'div_1kHz:KHZ\|_1kHz'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP div_1kHz:KHZ|_1kHz } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.431 ns) + CELL(1.294 ns) 9.782 ns Divided_Frequency:DIV1\|counter10:DU2\|Q\[3\] 3 REG LC_X10_Y7_N0 20 " "Info: 3: + IC(4.431 ns) + CELL(1.294 ns) = 9.782 ns; Loc. = LC_X10_Y7_N0; Fanout = 20; REG Node = 'Divided_Frequency:DIV1\|counter10:DU2\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.773 ns) + CELL(0.511 ns) 13.066 ns top_clock:TOP\|HrCP 4 COMB LC_X10_Y2_N7 8 " "Info: 4: + IC(2.773 ns) + CELL(0.511 ns) = 13.066 ns; Loc. = LC_X10_Y2_N7; Fanout = 8; COMB Node = 'top_clock:TOP\|HrCP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.284 ns" { Divided_Frequency:DIV1|counter10:DU2|Q[3] top_clock:TOP|HrCP } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.562 ns) + CELL(0.918 ns) 17.546 ns top_clock:TOP\|counter24:UT3\|CntH\[3\] 5 REG LC_X11_Y3_N3 4 " "Info: 5: + IC(3.562 ns) + CELL(0.918 ns) = 17.546 ns; Loc. = LC_X11_Y3_N3; Fanout = 4; REG Node = 'top_clock:TOP\|counter24:UT3\|CntH\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.480 ns" { top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.180 ns ( 29.52 % ) " "Info: Total cell delay = 5.180 ns ( 29.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.366 ns ( 70.48 % ) " "Info: Total interconnect delay = 12.366 ns ( 70.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.546 ns" { CP div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.546 ns" { CP {} CP~combout {} div_1kHz:KHZ|_1kHz {} Divided_Frequency:DIV1|counter10:DU2|Q[3] {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 1.600ns 4.431ns 2.773ns 3.562ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "45.270 ns" { CP div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] top_clock:TOP|counter60:UT1|counter10:U0|Q[3] top_clock:TOP|counter60:UT1|Equal0 top_clock:TOP|counter60:UT1|counter6:U1|Q[3] top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 top_clock:TOP|Equal0~0 top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "45.270 ns" { CP {} CP~combout {} div_1kHz:KHZ|_1kHz {} Divided_Frequency:DIV1|counter10:DU2|Q[3] {} top_clock:TOP|counter60:UT1|counter10:U0|Q[3] {} top_clock:TOP|counter60:UT1|Equal0 {} top_clock:TOP|counter60:UT1|counter6:U1|Q[3] {} top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 {} top_clock:TOP|Equal0~0 {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[2] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|counter60:UT2|counter6:U1|Q[0] {} top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 {} top_clock:TOP|Equal1~0 {} top_clock:TOP|Equal1~1 {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 1.600ns 4.431ns 3.897ns 2.932ns 0.683ns 0.977ns 0.782ns 0.755ns 0.679ns 1.331ns 2.495ns 2.606ns 0.770ns 1.939ns 0.305ns 3.562ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.914ns 1.294ns 0.914ns 0.200ns 0.914ns 0.200ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.546 ns" { CP div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.546 ns" { CP {} CP~combout {} div_1kHz:KHZ|_1kHz {} Divided_Frequency:DIV1|counter10:DU2|Q[3] {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 1.600ns 4.431ns 2.773ns 3.562ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.523 ns - Shortest register register " "Info: - Shortest register to register delay is 1.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_clock:TOP\|counter24:UT3\|CntH\[3\] 1 REG LC_X11_Y3_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y3_N3; Fanout = 4; REG Node = 'top_clock:TOP\|counter24:UT3\|CntH\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.591 ns) 1.523 ns top_clock:TOP\|counter24:UT3\|CntH\[3\] 2 REG LC_X11_Y3_N3 4 " "Info: 2: + IC(0.932 ns) + CELL(0.591 ns) = 1.523 ns; Loc. = LC_X11_Y3_N3; Fanout = 4; REG Node = 'top_clock:TOP\|counter24:UT3\|CntH\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { top_clock:TOP|counter24:UT3|CntH[3] top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 38.80 % ) " "Info: Total cell delay = 0.591 ns ( 38.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.932 ns ( 61.20 % ) " "Info: Total interconnect delay = 0.932 ns ( 61.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { top_clock:TOP|counter24:UT3|CntH[3] top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.523 ns" { top_clock:TOP|counter24:UT3|CntH[3] {} top_clock:TOP|counter24:UT3|CntH[3] {} } { 0.000ns 0.932ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "45.270 ns" { CP div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] top_clock:TOP|counter60:UT1|counter10:U0|Q[3] top_clock:TOP|counter60:UT1|Equal0 top_clock:TOP|counter60:UT1|counter6:U1|Q[3] top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 top_clock:TOP|Equal0~0 top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "45.270 ns" { CP {} CP~combout {} div_1kHz:KHZ|_1kHz {} Divided_Frequency:DIV1|counter10:DU2|Q[3] {} top_clock:TOP|counter60:UT1|counter10:U0|Q[3] {} top_clock:TOP|counter60:UT1|Equal0 {} top_clock:TOP|counter60:UT1|counter6:U1|Q[3] {} top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 {} top_clock:TOP|Equal0~0 {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[2] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|counter60:UT2|counter6:U1|Q[0] {} top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 {} top_clock:TOP|Equal1~0 {} top_clock:TOP|Equal1~1 {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 1.600ns 4.431ns 3.897ns 2.932ns 0.683ns 0.977ns 0.782ns 0.755ns 0.679ns 1.331ns 2.495ns 2.606ns 0.770ns 1.939ns 0.305ns 3.562ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.914ns 1.294ns 0.914ns 0.200ns 0.914ns 0.200ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.546 ns" { CP div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.546 ns" { CP {} CP~combout {} div_1kHz:KHZ|_1kHz {} Divided_Frequency:DIV1|counter10:DU2|Q[3] {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 1.600ns 4.431ns 2.773ns 3.562ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { top_clock:TOP|counter24:UT3|CntH[3] top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.523 ns" { top_clock:TOP|counter24:UT3|CntH[3] {} top_clock:TOP|counter24:UT3|CntH[3] {} } { 0.000ns 0.932ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AdjMin 60 " "Warning: Circuit may not operate. Detected 60 non-operational path(s) clocked by clock \"AdjMin\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "top_clock:TOP\|counter24:UT3\|CntH\[3\] top_clock:TOP\|counter24:UT3\|CntH\[3\] AdjMin 5.6 ns " "Info: Found hold time violation between source  pin or register \"top_clock:TOP\|counter24:UT3\|CntH\[3\]\" and destination pin or register \"top_clock:TOP\|counter24:UT3\|CntH\[3\]\" for clock \"AdjMin\" (Hold time is 5.6 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.278 ns + Largest " "Info: + Largest clock skew is 7.278 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AdjMin destination 25.262 ns + Longest register " "Info: + Longest clock path from clock \"AdjMin\" to destination register is 25.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns AdjMin 1 CLK PIN_24 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_24; Fanout = 9; CLK Node = 'AdjMin'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdjMin } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.055 ns) + CELL(0.740 ns) 4.927 ns top_clock:TOP\|MinCP 2 COMB LC_X8_Y4_N3 4 " "Info: 2: + IC(3.055 ns) + CELL(0.740 ns) = 4.927 ns; Loc. = LC_X8_Y4_N3; Fanout = 4; COMB Node = 'top_clock:TOP\|MinCP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.795 ns" { AdjMin top_clock:TOP|MinCP } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(1.294 ns) 6.900 ns top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[2\] 3 REG LC_X8_Y4_N8 7 " "Info: 3: + IC(0.679 ns) + CELL(1.294 ns) = 6.900 ns; Loc. = LC_X8_Y4_N8; Fanout = 7; REG Node = 'top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.914 ns) 9.145 ns top_clock:TOP\|counter60:UT2\|Equal0 4 COMB LC_X9_Y4_N5 5 " "Info: 4: + IC(1.331 ns) + CELL(0.914 ns) = 9.145 ns; Loc. = LC_X9_Y4_N5; Fanout = 5; COMB Node = 'top_clock:TOP\|counter60:UT2\|Equal0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.495 ns) + CELL(1.294 ns) 12.934 ns top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[0\] 5 REG LC_X11_Y6_N4 8 " "Info: 5: + IC(2.495 ns) + CELL(1.294 ns) = 12.934 ns; Loc. = LC_X11_Y6_N4; Fanout = 8; REG Node = 'top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.789 ns" { top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.606 ns) + CELL(0.914 ns) 16.454 ns top_clock:TOP\|counter60:UT2\|counter6:U1\|Equal0~0 6 COMB LC_X9_Y4_N8 1 " "Info: 6: + IC(2.606 ns) + CELL(0.914 ns) = 16.454 ns; Loc. = LC_X9_Y4_N8; Fanout = 1; COMB Node = 'top_clock:TOP\|counter60:UT2\|counter6:U1\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.520 ns" { top_clock:TOP|counter60:UT2|counter6:U1|Q[0] top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.200 ns) 17.424 ns top_clock:TOP\|Equal1~0 7 COMB LC_X9_Y4_N0 2 " "Info: 7: + IC(0.770 ns) + CELL(0.200 ns) = 17.424 ns; Loc. = LC_X9_Y4_N0; Fanout = 2; COMB Node = 'top_clock:TOP\|Equal1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 top_clock:TOP|Equal1~0 } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.914 ns) 20.277 ns top_clock:TOP\|Equal1~1 8 COMB LC_X10_Y2_N6 1 " "Info: 8: + IC(1.939 ns) + CELL(0.914 ns) = 20.277 ns; Loc. = LC_X10_Y2_N6; Fanout = 1; COMB Node = 'top_clock:TOP\|Equal1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 20.782 ns top_clock:TOP\|HrCP 9 COMB LC_X10_Y2_N7 8 " "Info: 9: + IC(0.305 ns) + CELL(0.200 ns) = 20.782 ns; Loc. = LC_X10_Y2_N7; Fanout = 8; COMB Node = 'top_clock:TOP\|HrCP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { top_clock:TOP|Equal1~1 top_clock:TOP|HrCP } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.562 ns) + CELL(0.918 ns) 25.262 ns top_clock:TOP\|counter24:UT3\|CntH\[3\] 10 REG LC_X11_Y3_N3 4 " "Info: 10: + IC(3.562 ns) + CELL(0.918 ns) = 25.262 ns; Loc. = LC_X11_Y3_N3; Fanout = 4; REG Node = 'top_clock:TOP\|counter24:UT3\|CntH\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.480 ns" { top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.520 ns ( 33.73 % ) " "Info: Total cell delay = 8.520 ns ( 33.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.742 ns ( 66.27 % ) " "Info: Total interconnect delay = 16.742 ns ( 66.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "25.262 ns" { AdjMin top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "25.262 ns" { AdjMin {} AdjMin~combout {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[2] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|counter60:UT2|counter6:U1|Q[0] {} top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 {} top_clock:TOP|Equal1~0 {} top_clock:TOP|Equal1~1 {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 3.055ns 0.679ns 1.331ns 2.495ns 2.606ns 0.770ns 1.939ns 0.305ns 3.562ns } { 0.000ns 1.132ns 0.740ns 1.294ns 0.914ns 1.294ns 0.914ns 0.200ns 0.914ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AdjMin source 17.984 ns - Shortest register " "Info: - Shortest clock path from clock \"AdjMin\" to source register is 17.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns AdjMin 1 CLK PIN_24 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_24; Fanout = 9; CLK Node = 'AdjMin'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdjMin } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.055 ns) + CELL(0.740 ns) 4.927 ns top_clock:TOP\|MinCP 2 COMB LC_X8_Y4_N3 4 " "Info: 2: + IC(3.055 ns) + CELL(0.740 ns) = 4.927 ns; Loc. = LC_X8_Y4_N3; Fanout = 4; COMB Node = 'top_clock:TOP\|MinCP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.795 ns" { AdjMin top_clock:TOP|MinCP } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(1.294 ns) 7.299 ns top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] 3 REG LC_X9_Y4_N7 8 " "Info: 3: + IC(1.078 ns) + CELL(1.294 ns) = 7.299 ns; Loc. = LC_X9_Y4_N7; Fanout = 8; REG Node = 'top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.372 ns" { top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.511 ns) 8.808 ns top_clock:TOP\|counter60:UT2\|Equal0 4 COMB LC_X9_Y4_N5 5 " "Info: 4: + IC(0.998 ns) + CELL(0.511 ns) = 8.808 ns; Loc. = LC_X9_Y4_N5; Fanout = 5; COMB Node = 'top_clock:TOP\|counter60:UT2\|Equal0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { top_clock:TOP|counter60:UT2|counter10:U0|Q[0] top_clock:TOP|counter60:UT2|Equal0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.511 ns) 10.146 ns top_clock:TOP\|Equal1~0 5 COMB LC_X9_Y4_N0 2 " "Info: 5: + IC(0.827 ns) + CELL(0.511 ns) = 10.146 ns; Loc. = LC_X9_Y4_N0; Fanout = 2; COMB Node = 'top_clock:TOP\|Equal1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|Equal1~0 } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.914 ns) 12.999 ns top_clock:TOP\|Equal1~1 6 COMB LC_X10_Y2_N6 1 " "Info: 6: + IC(1.939 ns) + CELL(0.914 ns) = 12.999 ns; Loc. = LC_X10_Y2_N6; Fanout = 1; COMB Node = 'top_clock:TOP\|Equal1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 13.504 ns top_clock:TOP\|HrCP 7 COMB LC_X10_Y2_N7 8 " "Info: 7: + IC(0.305 ns) + CELL(0.200 ns) = 13.504 ns; Loc. = LC_X10_Y2_N7; Fanout = 8; COMB Node = 'top_clock:TOP\|HrCP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { top_clock:TOP|Equal1~1 top_clock:TOP|HrCP } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.562 ns) + CELL(0.918 ns) 17.984 ns top_clock:TOP\|counter24:UT3\|CntH\[3\] 8 REG LC_X11_Y3_N3 4 " "Info: 8: + IC(3.562 ns) + CELL(0.918 ns) = 17.984 ns; Loc. = LC_X11_Y3_N3; Fanout = 4; REG Node = 'top_clock:TOP\|counter24:UT3\|CntH\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.480 ns" { top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.220 ns ( 34.59 % ) " "Info: Total cell delay = 6.220 ns ( 34.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.764 ns ( 65.41 % ) " "Info: Total interconnect delay = 11.764 ns ( 65.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.984 ns" { AdjMin top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[0] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.984 ns" { AdjMin {} AdjMin~combout {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[0] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|Equal1~0 {} top_clock:TOP|Equal1~1 {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 3.055ns 1.078ns 0.998ns 0.827ns 1.939ns 0.305ns 3.562ns } { 0.000ns 1.132ns 0.740ns 1.294ns 0.511ns 0.511ns 0.914ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "25.262 ns" { AdjMin top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "25.262 ns" { AdjMin {} AdjMin~combout {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[2] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|counter60:UT2|counter6:U1|Q[0] {} top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 {} top_clock:TOP|Equal1~0 {} top_clock:TOP|Equal1~1 {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 3.055ns 0.679ns 1.331ns 2.495ns 2.606ns 0.770ns 1.939ns 0.305ns 3.562ns } { 0.000ns 1.132ns 0.740ns 1.294ns 0.914ns 1.294ns 0.914ns 0.200ns 0.914ns 0.200ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.984 ns" { AdjMin top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[0] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.984 ns" { AdjMin {} AdjMin~combout {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[0] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|Equal1~0 {} top_clock:TOP|Equal1~1 {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 3.055ns 1.078ns 0.998ns 0.827ns 1.939ns 0.305ns 3.562ns } { 0.000ns 1.132ns 0.740ns 1.294ns 0.511ns 0.511ns 0.914ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.523 ns - Shortest register register " "Info: - Shortest register to register delay is 1.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_clock:TOP\|counter24:UT3\|CntH\[3\] 1 REG LC_X11_Y3_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y3_N3; Fanout = 4; REG Node = 'top_clock:TOP\|counter24:UT3\|CntH\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.591 ns) 1.523 ns top_clock:TOP\|counter24:UT3\|CntH\[3\] 2 REG LC_X11_Y3_N3 4 " "Info: 2: + IC(0.932 ns) + CELL(0.591 ns) = 1.523 ns; Loc. = LC_X11_Y3_N3; Fanout = 4; REG Node = 'top_clock:TOP\|counter24:UT3\|CntH\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { top_clock:TOP|counter24:UT3|CntH[3] top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 38.80 % ) " "Info: Total cell delay = 0.591 ns ( 38.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.932 ns ( 61.20 % ) " "Info: Total interconnect delay = 0.932 ns ( 61.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { top_clock:TOP|counter24:UT3|CntH[3] top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.523 ns" { top_clock:TOP|counter24:UT3|CntH[3] {} top_clock:TOP|counter24:UT3|CntH[3] {} } { 0.000ns 0.932ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "25.262 ns" { AdjMin top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "25.262 ns" { AdjMin {} AdjMin~combout {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[2] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|counter60:UT2|counter6:U1|Q[0] {} top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 {} top_clock:TOP|Equal1~0 {} top_clock:TOP|Equal1~1 {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 3.055ns 0.679ns 1.331ns 2.495ns 2.606ns 0.770ns 1.939ns 0.305ns 3.562ns } { 0.000ns 1.132ns 0.740ns 1.294ns 0.914ns 1.294ns 0.914ns 0.200ns 0.914ns 0.200ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.984 ns" { AdjMin top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[0] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.984 ns" { AdjMin {} AdjMin~combout {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[0] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|Equal1~0 {} top_clock:TOP|Equal1~1 {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntH[3] {} } { 0.000ns 0.000ns 3.055ns 1.078ns 0.998ns 0.827ns 1.939ns 0.305ns 3.562ns } { 0.000ns 1.132ns 0.740ns 1.294ns 0.511ns 0.511ns 0.914ns 0.200ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { top_clock:TOP|counter24:UT3|CntH[3] top_clock:TOP|counter24:UT3|CntH[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.523 ns" { top_clock:TOP|counter24:UT3|CntH[3] {} top_clock:TOP|counter24:UT3|CntH[3] {} } { 0.000ns 0.932ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "_seg3\[0\] Mode\[1\] CP 5.319 ns register " "Info: tsu for register \"_seg3\[0\]\" (data pin = \"Mode\[1\]\", clock pin = \"CP\") is 5.319 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.667 ns + Longest pin register " "Info: + Longest pin to register delay is 8.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Mode\[1\] 1 PIN PIN_96 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_96; Fanout = 17; PIN Node = 'Mode\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mode[1] } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.540 ns) + CELL(0.914 ns) 4.586 ns _seg1\[3\]~4 2 COMB LC_X7_Y4_N0 16 " "Info: 2: + IC(2.540 ns) + CELL(0.914 ns) = 4.586 ns; Loc. = LC_X7_Y4_N0; Fanout = 16; COMB Node = '_seg1\[3\]~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { Mode[1] _seg1[3]~4 } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.321 ns) + CELL(1.760 ns) 8.667 ns _seg3\[0\] 3 REG LC_X11_Y5_N1 7 " "Info: 3: + IC(2.321 ns) + CELL(1.760 ns) = 8.667 ns; Loc. = LC_X11_Y5_N1; Fanout = 7; REG Node = '_seg3\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.081 ns" { _seg1[3]~4 _seg3[0] } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.806 ns ( 43.91 % ) " "Info: Total cell delay = 3.806 ns ( 43.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.861 ns ( 56.09 % ) " "Info: Total interconnect delay = 4.861 ns ( 56.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.667 ns" { Mode[1] _seg1[3]~4 _seg3[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.667 ns" { Mode[1] {} Mode[1]~combout {} _seg1[3]~4 {} _seg3[0] {} } { 0.000ns 0.000ns 2.540ns 2.321ns } { 0.000ns 1.132ns 0.914ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_18 49 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 49; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns _seg3\[0\] 2 REG LC_X11_Y5_N1 7 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X11_Y5_N1; Fanout = 7; REG Node = '_seg3\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CP _seg3[0] } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CP _seg3[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CP {} CP~combout {} _seg3[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.667 ns" { Mode[1] _seg1[3]~4 _seg3[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.667 ns" { Mode[1] {} Mode[1]~combout {} _seg1[3]~4 {} _seg3[0] {} } { 0.000ns 0.000ns 2.540ns 2.321ns } { 0.000ns 1.132ns 0.914ns 1.760ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CP _seg3[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CP {} CP~combout {} _seg3[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Buzzer top_clock:TOP\|counter24:UT3\|CntL\[3\] 56.651 ns register " "Info: tco from clock \"CP\" to destination pin \"Buzzer\" through register \"top_clock:TOP\|counter24:UT3\|CntL\[3\]\" is 56.651 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 45.270 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 45.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_18 49 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 49; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div_1kHz:KHZ\|_1kHz 2 REG LC_X8_Y6_N9 15 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y6_N9; Fanout = 15; REG Node = 'div_1kHz:KHZ\|_1kHz'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP div_1kHz:KHZ|_1kHz } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.431 ns) + CELL(1.294 ns) 9.782 ns Divided_Frequency:DIV1\|counter10:DU2\|Q\[3\] 3 REG LC_X10_Y7_N0 20 " "Info: 3: + IC(4.431 ns) + CELL(1.294 ns) = 9.782 ns; Loc. = LC_X10_Y7_N0; Fanout = 20; REG Node = 'Divided_Frequency:DIV1\|counter10:DU2\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.897 ns) + CELL(1.294 ns) 14.973 ns top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[3\] 4 REG LC_X10_Y2_N8 7 " "Info: 4: + IC(3.897 ns) + CELL(1.294 ns) = 14.973 ns; Loc. = LC_X10_Y2_N8; Fanout = 7; REG Node = 'top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.191 ns" { Divided_Frequency:DIV1|counter10:DU2|Q[3] top_clock:TOP|counter60:UT1|counter10:U0|Q[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.932 ns) + CELL(0.914 ns) 18.819 ns top_clock:TOP\|counter60:UT1\|Equal0 5 COMB LC_X8_Y4_N0 5 " "Info: 5: + IC(2.932 ns) + CELL(0.914 ns) = 18.819 ns; Loc. = LC_X8_Y4_N0; Fanout = 5; COMB Node = 'top_clock:TOP\|counter60:UT1\|Equal0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.846 ns" { top_clock:TOP|counter60:UT1|counter10:U0|Q[3] top_clock:TOP|counter60:UT1|Equal0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(1.294 ns) 20.796 ns top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[3\] 6 REG LC_X8_Y4_N4 5 " "Info: 6: + IC(0.683 ns) + CELL(1.294 ns) = 20.796 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'top_clock:TOP\|counter60:UT1\|counter6:U1\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { top_clock:TOP|counter60:UT1|Equal0 top_clock:TOP|counter60:UT1|counter6:U1|Q[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.914 ns) 22.687 ns top_clock:TOP\|counter60:UT1\|counter6:U1\|Equal0~0 7 COMB LC_X8_Y4_N7 2 " "Info: 7: + IC(0.977 ns) + CELL(0.914 ns) = 22.687 ns; Loc. = LC_X8_Y4_N7; Fanout = 2; COMB Node = 'top_clock:TOP\|counter60:UT1\|counter6:U1\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { top_clock:TOP|counter60:UT1|counter6:U1|Q[3] top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.511 ns) 23.980 ns top_clock:TOP\|Equal0~0 8 COMB LC_X8_Y4_N1 1 " "Info: 8: + IC(0.782 ns) + CELL(0.511 ns) = 23.980 ns; Loc. = LC_X8_Y4_N1; Fanout = 1; COMB Node = 'top_clock:TOP\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 top_clock:TOP|Equal0~0 } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.200 ns) 24.935 ns top_clock:TOP\|MinCP 9 COMB LC_X8_Y4_N3 4 " "Info: 9: + IC(0.755 ns) + CELL(0.200 ns) = 24.935 ns; Loc. = LC_X8_Y4_N3; Fanout = 4; COMB Node = 'top_clock:TOP\|MinCP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { top_clock:TOP|Equal0~0 top_clock:TOP|MinCP } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(1.294 ns) 26.908 ns top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[2\] 10 REG LC_X8_Y4_N8 7 " "Info: 10: + IC(0.679 ns) + CELL(1.294 ns) = 26.908 ns; Loc. = LC_X8_Y4_N8; Fanout = 7; REG Node = 'top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.914 ns) 29.153 ns top_clock:TOP\|counter60:UT2\|Equal0 11 COMB LC_X9_Y4_N5 5 " "Info: 11: + IC(1.331 ns) + CELL(0.914 ns) = 29.153 ns; Loc. = LC_X9_Y4_N5; Fanout = 5; COMB Node = 'top_clock:TOP\|counter60:UT2\|Equal0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.495 ns) + CELL(1.294 ns) 32.942 ns top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[0\] 12 REG LC_X11_Y6_N4 8 " "Info: 12: + IC(2.495 ns) + CELL(1.294 ns) = 32.942 ns; Loc. = LC_X11_Y6_N4; Fanout = 8; REG Node = 'top_clock:TOP\|counter60:UT2\|counter6:U1\|Q\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.789 ns" { top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.606 ns) + CELL(0.914 ns) 36.462 ns top_clock:TOP\|counter60:UT2\|counter6:U1\|Equal0~0 13 COMB LC_X9_Y4_N8 1 " "Info: 13: + IC(2.606 ns) + CELL(0.914 ns) = 36.462 ns; Loc. = LC_X9_Y4_N8; Fanout = 1; COMB Node = 'top_clock:TOP\|counter60:UT2\|counter6:U1\|Equal0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.520 ns" { top_clock:TOP|counter60:UT2|counter6:U1|Q[0] top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.200 ns) 37.432 ns top_clock:TOP\|Equal1~0 14 COMB LC_X9_Y4_N0 2 " "Info: 14: + IC(0.770 ns) + CELL(0.200 ns) = 37.432 ns; Loc. = LC_X9_Y4_N0; Fanout = 2; COMB Node = 'top_clock:TOP\|Equal1~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 top_clock:TOP|Equal1~0 } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.939 ns) + CELL(0.914 ns) 40.285 ns top_clock:TOP\|Equal1~1 15 COMB LC_X10_Y2_N6 1 " "Info: 15: + IC(1.939 ns) + CELL(0.914 ns) = 40.285 ns; Loc. = LC_X10_Y2_N6; Fanout = 1; COMB Node = 'top_clock:TOP\|Equal1~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 40.790 ns top_clock:TOP\|HrCP 16 COMB LC_X10_Y2_N7 8 " "Info: 16: + IC(0.305 ns) + CELL(0.200 ns) = 40.790 ns; Loc. = LC_X10_Y2_N7; Fanout = 8; COMB Node = 'top_clock:TOP\|HrCP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { top_clock:TOP|Equal1~1 top_clock:TOP|HrCP } "NODE_NAME" } } { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.562 ns) + CELL(0.918 ns) 45.270 ns top_clock:TOP\|counter24:UT3\|CntL\[3\] 17 REG LC_X12_Y3_N4 5 " "Info: 17: + IC(3.562 ns) + CELL(0.918 ns) = 45.270 ns; Loc. = LC_X12_Y3_N4; Fanout = 5; REG Node = 'top_clock:TOP\|counter24:UT3\|CntL\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.480 ns" { top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntL[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.526 ns ( 34.30 % ) " "Info: Total cell delay = 15.526 ns ( 34.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "29.744 ns ( 65.70 % ) " "Info: Total interconnect delay = 29.744 ns ( 65.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "45.270 ns" { CP div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] top_clock:TOP|counter60:UT1|counter10:U0|Q[3] top_clock:TOP|counter60:UT1|Equal0 top_clock:TOP|counter60:UT1|counter6:U1|Q[3] top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 top_clock:TOP|Equal0~0 top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntL[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "45.270 ns" { CP {} CP~combout {} div_1kHz:KHZ|_1kHz {} Divided_Frequency:DIV1|counter10:DU2|Q[3] {} top_clock:TOP|counter60:UT1|counter10:U0|Q[3] {} top_clock:TOP|counter60:UT1|Equal0 {} top_clock:TOP|counter60:UT1|counter6:U1|Q[3] {} top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 {} top_clock:TOP|Equal0~0 {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[2] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|counter60:UT2|counter6:U1|Q[0] {} top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 {} top_clock:TOP|Equal1~0 {} top_clock:TOP|Equal1~1 {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntL[3] {} } { 0.000ns 0.000ns 1.600ns 4.431ns 3.897ns 2.932ns 0.683ns 0.977ns 0.782ns 0.755ns 0.679ns 1.331ns 2.495ns 2.606ns 0.770ns 1.939ns 0.305ns 3.562ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.914ns 1.294ns 0.914ns 0.200ns 0.914ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.005 ns + Longest register pin " "Info: + Longest register to pin delay is 11.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_clock:TOP\|counter24:UT3\|CntL\[3\] 1 REG LC_X12_Y3_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y3_N4; Fanout = 5; REG Node = 'top_clock:TOP\|counter24:UT3\|CntL\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:TOP|counter24:UT3|CntL[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.830 ns) + CELL(0.200 ns) 3.030 ns Bell:B1\|ALARM_Clock~10 2 COMB LC_X11_Y6_N1 1 " "Info: 2: + IC(2.830 ns) + CELL(0.200 ns) = 3.030 ns; Loc. = LC_X11_Y6_N1; Fanout = 1; COMB Node = 'Bell:B1\|ALARM_Clock~10'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { top_clock:TOP|counter24:UT3|CntL[3] Bell:B1|ALARM_Clock~10 } "NODE_NAME" } } { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/Bell.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.740 ns) 4.476 ns Bell:B1\|ALARM_Clock~15 3 COMB LC_X11_Y6_N0 1 " "Info: 3: + IC(0.706 ns) + CELL(0.740 ns) = 4.476 ns; Loc. = LC_X11_Y6_N0; Fanout = 1; COMB Node = 'Bell:B1\|ALARM_Clock~15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { Bell:B1|ALARM_Clock~10 Bell:B1|ALARM_Clock~15 } "NODE_NAME" } } { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/Bell.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 5.748 ns Buzzer~0 4 COMB LC_X11_Y6_N8 1 " "Info: 4: + IC(0.761 ns) + CELL(0.511 ns) = 5.748 ns; Loc. = LC_X11_Y6_N8; Fanout = 1; COMB Node = 'Buzzer~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { Bell:B1|ALARM_Clock~15 Buzzer~0 } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.935 ns) + CELL(2.322 ns) 11.005 ns Buzzer 5 PIN PIN_11 0 " "Info: 5: + IC(2.935 ns) + CELL(2.322 ns) = 11.005 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'Buzzer'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.257 ns" { Buzzer~0 Buzzer } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.773 ns ( 34.28 % ) " "Info: Total cell delay = 3.773 ns ( 34.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.232 ns ( 65.72 % ) " "Info: Total interconnect delay = 7.232 ns ( 65.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.005 ns" { top_clock:TOP|counter24:UT3|CntL[3] Bell:B1|ALARM_Clock~10 Bell:B1|ALARM_Clock~15 Buzzer~0 Buzzer } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.005 ns" { top_clock:TOP|counter24:UT3|CntL[3] {} Bell:B1|ALARM_Clock~10 {} Bell:B1|ALARM_Clock~15 {} Buzzer~0 {} Buzzer {} } { 0.000ns 2.830ns 0.706ns 0.761ns 2.935ns } { 0.000ns 0.200ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "45.270 ns" { CP div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] top_clock:TOP|counter60:UT1|counter10:U0|Q[3] top_clock:TOP|counter60:UT1|Equal0 top_clock:TOP|counter60:UT1|counter6:U1|Q[3] top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 top_clock:TOP|Equal0~0 top_clock:TOP|MinCP top_clock:TOP|counter60:UT2|counter10:U0|Q[2] top_clock:TOP|counter60:UT2|Equal0 top_clock:TOP|counter60:UT2|counter6:U1|Q[0] top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 top_clock:TOP|Equal1~0 top_clock:TOP|Equal1~1 top_clock:TOP|HrCP top_clock:TOP|counter24:UT3|CntL[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "45.270 ns" { CP {} CP~combout {} div_1kHz:KHZ|_1kHz {} Divided_Frequency:DIV1|counter10:DU2|Q[3] {} top_clock:TOP|counter60:UT1|counter10:U0|Q[3] {} top_clock:TOP|counter60:UT1|Equal0 {} top_clock:TOP|counter60:UT1|counter6:U1|Q[3] {} top_clock:TOP|counter60:UT1|counter6:U1|Equal0~0 {} top_clock:TOP|Equal0~0 {} top_clock:TOP|MinCP {} top_clock:TOP|counter60:UT2|counter10:U0|Q[2] {} top_clock:TOP|counter60:UT2|Equal0 {} top_clock:TOP|counter60:UT2|counter6:U1|Q[0] {} top_clock:TOP|counter60:UT2|counter6:U1|Equal0~0 {} top_clock:TOP|Equal1~0 {} top_clock:TOP|Equal1~1 {} top_clock:TOP|HrCP {} top_clock:TOP|counter24:UT3|CntL[3] {} } { 0.000ns 0.000ns 1.600ns 4.431ns 3.897ns 2.932ns 0.683ns 0.977ns 0.782ns 0.755ns 0.679ns 1.331ns 2.495ns 2.606ns 0.770ns 1.939ns 0.305ns 3.562ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 1.294ns 0.914ns 0.511ns 0.200ns 1.294ns 0.914ns 1.294ns 0.914ns 0.200ns 0.914ns 0.200ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.005 ns" { top_clock:TOP|counter24:UT3|CntL[3] Bell:B1|ALARM_Clock~10 Bell:B1|ALARM_Clock~15 Buzzer~0 Buzzer } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.005 ns" { top_clock:TOP|counter24:UT3|CntL[3] {} Bell:B1|ALARM_Clock~10 {} Bell:B1|ALARM_Clock~15 {} Buzzer~0 {} Buzzer {} } { 0.000ns 2.830ns 0.706ns 0.761ns 2.935ns } { 0.000ns 0.200ns 0.740ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CtrlBell Buzzer 9.656 ns Longest " "Info: Longest tpd from source pin \"CtrlBell\" to destination pin \"Buzzer\" is 9.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CtrlBell 1 PIN PIN_84 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_84; Fanout = 1; PIN Node = 'CtrlBell'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CtrlBell } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.740 ns) 4.399 ns Buzzer~0 2 COMB LC_X11_Y6_N8 1 " "Info: 2: + IC(2.527 ns) + CELL(0.740 ns) = 4.399 ns; Loc. = LC_X11_Y6_N8; Fanout = 1; COMB Node = 'Buzzer~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.267 ns" { CtrlBell Buzzer~0 } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.935 ns) + CELL(2.322 ns) 9.656 ns Buzzer 3 PIN PIN_11 0 " "Info: 3: + IC(2.935 ns) + CELL(2.322 ns) = 9.656 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'Buzzer'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.257 ns" { Buzzer~0 Buzzer } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.194 ns ( 43.43 % ) " "Info: Total cell delay = 4.194 ns ( 43.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.462 ns ( 56.57 % ) " "Info: Total interconnect delay = 5.462 ns ( 56.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.656 ns" { CtrlBell Buzzer~0 Buzzer } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.656 ns" { CtrlBell {} CtrlBell~combout {} Buzzer~0 {} Buzzer {} } { 0.000ns 0.000ns 2.527ns 2.935ns } { 0.000ns 1.132ns 0.740ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Bell:B1\|counter60:SU1\|counter6:U1\|Q\[3\] AdjMin CP 14.014 ns register " "Info: th for register \"Bell:B1\|counter60:SU1\|counter6:U1\|Q\[3\]\" (data pin = \"AdjMin\", clock pin = \"CP\") is 14.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 20.626 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 20.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_18 49 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 49; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div_1kHz:KHZ\|_1kHz 2 REG LC_X8_Y6_N9 15 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y6_N9; Fanout = 15; REG Node = 'div_1kHz:KHZ\|_1kHz'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP div_1kHz:KHZ|_1kHz } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.431 ns) + CELL(1.294 ns) 9.782 ns Divided_Frequency:DIV1\|counter10:DU2\|Q\[3\] 3 REG LC_X10_Y7_N0 20 " "Info: 3: + IC(4.431 ns) + CELL(1.294 ns) = 9.782 ns; Loc. = LC_X10_Y7_N0; Fanout = 20; REG Node = 'Divided_Frequency:DIV1\|counter10:DU2\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.725 ns" { div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.897 ns) + CELL(1.294 ns) 14.973 ns Bell:B1\|counter60:SU1\|counter10:U0\|Q\[3\] 4 REG LC_X10_Y6_N7 5 " "Info: 4: + IC(3.897 ns) + CELL(1.294 ns) = 14.973 ns; Loc. = LC_X10_Y6_N7; Fanout = 5; REG Node = 'Bell:B1\|counter60:SU1\|counter10:U0\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.191 ns" { Divided_Frequency:DIV1|counter10:DU2|Q[3] Bell:B1|counter60:SU1|counter10:U0|Q[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.914 ns) 17.244 ns Bell:B1\|counter60:SU1\|Equal0 5 COMB LC_X10_Y6_N5 4 " "Info: 5: + IC(1.357 ns) + CELL(0.914 ns) = 17.244 ns; Loc. = LC_X10_Y6_N5; Fanout = 4; COMB Node = 'Bell:B1\|counter60:SU1\|Equal0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.271 ns" { Bell:B1|counter60:SU1|counter10:U0|Q[3] Bell:B1|counter60:SU1|Equal0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.464 ns) + CELL(0.918 ns) 20.626 ns Bell:B1\|counter60:SU1\|counter6:U1\|Q\[3\] 6 REG LC_X8_Y5_N8 5 " "Info: 6: + IC(2.464 ns) + CELL(0.918 ns) = 20.626 ns; Loc. = LC_X8_Y5_N8; Fanout = 5; REG Node = 'Bell:B1\|counter60:SU1\|counter6:U1\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.382 ns" { Bell:B1|counter60:SU1|Equal0 Bell:B1|counter60:SU1|counter6:U1|Q[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.877 ns ( 33.34 % ) " "Info: Total cell delay = 6.877 ns ( 33.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.749 ns ( 66.66 % ) " "Info: Total interconnect delay = 13.749 ns ( 66.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "20.626 ns" { CP div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] Bell:B1|counter60:SU1|counter10:U0|Q[3] Bell:B1|counter60:SU1|Equal0 Bell:B1|counter60:SU1|counter6:U1|Q[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "20.626 ns" { CP {} CP~combout {} div_1kHz:KHZ|_1kHz {} Divided_Frequency:DIV1|counter10:DU2|Q[3] {} Bell:B1|counter60:SU1|counter10:U0|Q[3] {} Bell:B1|counter60:SU1|Equal0 {} Bell:B1|counter60:SU1|counter6:U1|Q[3] {} } { 0.000ns 0.000ns 1.600ns 4.431ns 3.897ns 1.357ns 2.464ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.833 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns AdjMin 1 CLK PIN_24 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_24; Fanout = 9; CLK Node = 'AdjMin'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdjMin } "NODE_NAME" } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.897 ns) + CELL(0.804 ns) 6.833 ns Bell:B1\|counter60:SU1\|counter6:U1\|Q\[3\] 2 REG LC_X8_Y5_N8 5 " "Info: 2: + IC(4.897 ns) + CELL(0.804 ns) = 6.833 ns; Loc. = LC_X8_Y5_N8; Fanout = 5; REG Node = 'Bell:B1\|counter60:SU1\|counter6:U1\|Q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { AdjMin Bell:B1|counter60:SU1|counter6:U1|Q[3] } "NODE_NAME" } } { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 28.33 % ) " "Info: Total cell delay = 1.936 ns ( 28.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.897 ns ( 71.67 % ) " "Info: Total interconnect delay = 4.897 ns ( 71.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.833 ns" { AdjMin Bell:B1|counter60:SU1|counter6:U1|Q[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.833 ns" { AdjMin {} AdjMin~combout {} Bell:B1|counter60:SU1|counter6:U1|Q[3] {} } { 0.000ns 0.000ns 4.897ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "20.626 ns" { CP div_1kHz:KHZ|_1kHz Divided_Frequency:DIV1|counter10:DU2|Q[3] Bell:B1|counter60:SU1|counter10:U0|Q[3] Bell:B1|counter60:SU1|Equal0 Bell:B1|counter60:SU1|counter6:U1|Q[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "20.626 ns" { CP {} CP~combout {} div_1kHz:KHZ|_1kHz {} Divided_Frequency:DIV1|counter10:DU2|Q[3] {} Bell:B1|counter60:SU1|counter10:U0|Q[3] {} Bell:B1|counter60:SU1|Equal0 {} Bell:B1|counter60:SU1|counter6:U1|Q[3] {} } { 0.000ns 0.000ns 1.600ns 4.431ns 3.897ns 1.357ns 2.464ns } { 0.000ns 1.163ns 1.294ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.833 ns" { AdjMin Bell:B1|counter60:SU1|counter6:U1|Q[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.833 ns" { AdjMin {} AdjMin~combout {} Bell:B1|counter60:SU1|counter6:U1|Q[3] {} } { 0.000ns 0.000ns 4.897ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 09:47:07 2013 " "Info: Processing ended: Tue Jun 04 09:47:07 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
