;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LCD */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* LED */
LED__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
LED__0__MASK EQU 0x08
LED__0__PC EQU CYREG_PRT6_PC3
LED__0__PORT EQU 6
LED__0__SHIFT EQU 3
LED__AG EQU CYREG_PRT6_AG
LED__AMUX EQU CYREG_PRT6_AMUX
LED__BIE EQU CYREG_PRT6_BIE
LED__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED__BYP EQU CYREG_PRT6_BYP
LED__CTL EQU CYREG_PRT6_CTL
LED__DM0 EQU CYREG_PRT6_DM0
LED__DM1 EQU CYREG_PRT6_DM1
LED__DM2 EQU CYREG_PRT6_DM2
LED__DR EQU CYREG_PRT6_DR
LED__INP_DIS EQU CYREG_PRT6_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT6_LCD_EN
LED__MASK EQU 0x08
LED__PORT EQU 6
LED__PRT EQU CYREG_PRT6_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED__PS EQU CYREG_PRT6_PS
LED__SHIFT EQU 3
LED__SLW EQU CYREG_PRT6_SLW

/* MOTOR */
MOTOR__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
MOTOR__0__MASK EQU 0x10
MOTOR__0__PC EQU CYREG_PRT12_PC4
MOTOR__0__PORT EQU 12
MOTOR__0__SHIFT EQU 4
MOTOR__AG EQU CYREG_PRT12_AG
MOTOR__BIE EQU CYREG_PRT12_BIE
MOTOR__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MOTOR__BYP EQU CYREG_PRT12_BYP
MOTOR__DM0 EQU CYREG_PRT12_DM0
MOTOR__DM1 EQU CYREG_PRT12_DM1
MOTOR__DM2 EQU CYREG_PRT12_DM2
MOTOR__DR EQU CYREG_PRT12_DR
MOTOR__INP_DIS EQU CYREG_PRT12_INP_DIS
MOTOR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MOTOR__MASK EQU 0x10
MOTOR__PORT EQU 12
MOTOR__PRT EQU CYREG_PRT12_PRT
MOTOR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MOTOR__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MOTOR__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MOTOR__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MOTOR__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MOTOR__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MOTOR__PS EQU CYREG_PRT12_PS
MOTOR__SHIFT EQU 4
MOTOR__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MOTOR__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MOTOR__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MOTOR__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MOTOR__SLW EQU CYREG_PRT12_SLW

/* isr_Ts */
isr_Ts__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Ts__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Ts__INTC_MASK EQU 0x20000
isr_Ts__INTC_NUMBER EQU 17
isr_Ts__INTC_PRIOR_NUM EQU 7
isr_Ts__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_Ts__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Ts__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* QuadDec */
QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST

/* Aumentar */
Aumentar__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
Aumentar__0__MASK EQU 0x02
Aumentar__0__PC EQU CYREG_PRT6_PC1
Aumentar__0__PORT EQU 6
Aumentar__0__SHIFT EQU 1
Aumentar__AG EQU CYREG_PRT6_AG
Aumentar__AMUX EQU CYREG_PRT6_AMUX
Aumentar__BIE EQU CYREG_PRT6_BIE
Aumentar__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Aumentar__BYP EQU CYREG_PRT6_BYP
Aumentar__CTL EQU CYREG_PRT6_CTL
Aumentar__DM0 EQU CYREG_PRT6_DM0
Aumentar__DM1 EQU CYREG_PRT6_DM1
Aumentar__DM2 EQU CYREG_PRT6_DM2
Aumentar__DR EQU CYREG_PRT6_DR
Aumentar__INP_DIS EQU CYREG_PRT6_INP_DIS
Aumentar__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Aumentar__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Aumentar__LCD_EN EQU CYREG_PRT6_LCD_EN
Aumentar__MASK EQU 0x02
Aumentar__PORT EQU 6
Aumentar__PRT EQU CYREG_PRT6_PRT
Aumentar__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Aumentar__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Aumentar__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Aumentar__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Aumentar__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Aumentar__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Aumentar__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Aumentar__PS EQU CYREG_PRT6_PS
Aumentar__SHIFT EQU 1
Aumentar__SLW EQU CYREG_PRT6_SLW

/* Disminuir */
Disminuir__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Disminuir__0__MASK EQU 0x20
Disminuir__0__PC EQU CYREG_IO_PC_PRT15_PC5
Disminuir__0__PORT EQU 15
Disminuir__0__SHIFT EQU 5
Disminuir__AG EQU CYREG_PRT15_AG
Disminuir__AMUX EQU CYREG_PRT15_AMUX
Disminuir__BIE EQU CYREG_PRT15_BIE
Disminuir__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Disminuir__BYP EQU CYREG_PRT15_BYP
Disminuir__CTL EQU CYREG_PRT15_CTL
Disminuir__DM0 EQU CYREG_PRT15_DM0
Disminuir__DM1 EQU CYREG_PRT15_DM1
Disminuir__DM2 EQU CYREG_PRT15_DM2
Disminuir__DR EQU CYREG_PRT15_DR
Disminuir__INP_DIS EQU CYREG_PRT15_INP_DIS
Disminuir__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Disminuir__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Disminuir__LCD_EN EQU CYREG_PRT15_LCD_EN
Disminuir__MASK EQU 0x20
Disminuir__PORT EQU 15
Disminuir__PRT EQU CYREG_PRT15_PRT
Disminuir__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Disminuir__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Disminuir__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Disminuir__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Disminuir__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Disminuir__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Disminuir__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Disminuir__PS EQU CYREG_PRT15_PS
Disminuir__SHIFT EQU 5
Disminuir__SLW EQU CYREG_PRT15_SLW

/* PWM_Motor */
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
PWM_Motor_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Motor_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Motor_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
PWM_Motor_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Motor_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Motor_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Motor_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_Motor_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Motor_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Motor_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Motor_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Motor_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Motor_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_Motor_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_Motor_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_Motor_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_Motor_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
PWM_Motor_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1

/* Reset_PWM */
Reset_PWM__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Reset_PWM__0__MASK EQU 0x80
Reset_PWM__0__PC EQU CYREG_PRT0_PC7
Reset_PWM__0__PORT EQU 0
Reset_PWM__0__SHIFT EQU 7
Reset_PWM__AG EQU CYREG_PRT0_AG
Reset_PWM__AMUX EQU CYREG_PRT0_AMUX
Reset_PWM__BIE EQU CYREG_PRT0_BIE
Reset_PWM__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Reset_PWM__BYP EQU CYREG_PRT0_BYP
Reset_PWM__CTL EQU CYREG_PRT0_CTL
Reset_PWM__DM0 EQU CYREG_PRT0_DM0
Reset_PWM__DM1 EQU CYREG_PRT0_DM1
Reset_PWM__DM2 EQU CYREG_PRT0_DM2
Reset_PWM__DR EQU CYREG_PRT0_DR
Reset_PWM__INP_DIS EQU CYREG_PRT0_INP_DIS
Reset_PWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Reset_PWM__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Reset_PWM__LCD_EN EQU CYREG_PRT0_LCD_EN
Reset_PWM__MASK EQU 0x80
Reset_PWM__PORT EQU 0
Reset_PWM__PRT EQU CYREG_PRT0_PRT
Reset_PWM__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Reset_PWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Reset_PWM__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Reset_PWM__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Reset_PWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Reset_PWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Reset_PWM__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Reset_PWM__PS EQU CYREG_PRT0_PS
Reset_PWM__SHIFT EQU 7
Reset_PWM__SLW EQU CYREG_PRT0_SLW

/* Reset_pin */
Reset_pin__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Reset_pin__0__MASK EQU 0x40
Reset_pin__0__PC EQU CYREG_PRT0_PC6
Reset_pin__0__PORT EQU 0
Reset_pin__0__SHIFT EQU 6
Reset_pin__AG EQU CYREG_PRT0_AG
Reset_pin__AMUX EQU CYREG_PRT0_AMUX
Reset_pin__BIE EQU CYREG_PRT0_BIE
Reset_pin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Reset_pin__BYP EQU CYREG_PRT0_BYP
Reset_pin__CTL EQU CYREG_PRT0_CTL
Reset_pin__DM0 EQU CYREG_PRT0_DM0
Reset_pin__DM1 EQU CYREG_PRT0_DM1
Reset_pin__DM2 EQU CYREG_PRT0_DM2
Reset_pin__DR EQU CYREG_PRT0_DR
Reset_pin__INP_DIS EQU CYREG_PRT0_INP_DIS
Reset_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Reset_pin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Reset_pin__LCD_EN EQU CYREG_PRT0_LCD_EN
Reset_pin__MASK EQU 0x40
Reset_pin__PORT EQU 0
Reset_pin__PRT EQU CYREG_PRT0_PRT
Reset_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Reset_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Reset_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Reset_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Reset_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Reset_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Reset_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Reset_pin__PS EQU CYREG_PRT0_PS
Reset_pin__SHIFT EQU 6
Reset_pin__SLW EQU CYREG_PRT0_SLW

/* encoder_A */
encoder_A__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
encoder_A__0__MASK EQU 0x01
encoder_A__0__PC EQU CYREG_PRT0_PC0
encoder_A__0__PORT EQU 0
encoder_A__0__SHIFT EQU 0
encoder_A__AG EQU CYREG_PRT0_AG
encoder_A__AMUX EQU CYREG_PRT0_AMUX
encoder_A__BIE EQU CYREG_PRT0_BIE
encoder_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
encoder_A__BYP EQU CYREG_PRT0_BYP
encoder_A__CTL EQU CYREG_PRT0_CTL
encoder_A__DM0 EQU CYREG_PRT0_DM0
encoder_A__DM1 EQU CYREG_PRT0_DM1
encoder_A__DM2 EQU CYREG_PRT0_DM2
encoder_A__DR EQU CYREG_PRT0_DR
encoder_A__INP_DIS EQU CYREG_PRT0_INP_DIS
encoder_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
encoder_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
encoder_A__LCD_EN EQU CYREG_PRT0_LCD_EN
encoder_A__MASK EQU 0x01
encoder_A__PORT EQU 0
encoder_A__PRT EQU CYREG_PRT0_PRT
encoder_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
encoder_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
encoder_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
encoder_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
encoder_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
encoder_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
encoder_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
encoder_A__PS EQU CYREG_PRT0_PS
encoder_A__SHIFT EQU 0
encoder_A__SLW EQU CYREG_PRT0_SLW

/* encoder_B */
encoder_B__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
encoder_B__0__MASK EQU 0x02
encoder_B__0__PC EQU CYREG_PRT0_PC1
encoder_B__0__PORT EQU 0
encoder_B__0__SHIFT EQU 1
encoder_B__AG EQU CYREG_PRT0_AG
encoder_B__AMUX EQU CYREG_PRT0_AMUX
encoder_B__BIE EQU CYREG_PRT0_BIE
encoder_B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
encoder_B__BYP EQU CYREG_PRT0_BYP
encoder_B__CTL EQU CYREG_PRT0_CTL
encoder_B__DM0 EQU CYREG_PRT0_DM0
encoder_B__DM1 EQU CYREG_PRT0_DM1
encoder_B__DM2 EQU CYREG_PRT0_DM2
encoder_B__DR EQU CYREG_PRT0_DR
encoder_B__INP_DIS EQU CYREG_PRT0_INP_DIS
encoder_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
encoder_B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
encoder_B__LCD_EN EQU CYREG_PRT0_LCD_EN
encoder_B__MASK EQU 0x02
encoder_B__PORT EQU 0
encoder_B__PRT EQU CYREG_PRT0_PRT
encoder_B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
encoder_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
encoder_B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
encoder_B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
encoder_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
encoder_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
encoder_B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
encoder_B__PS EQU CYREG_PRT0_PS
encoder_B__SHIFT EQU 1
encoder_B__SLW EQU CYREG_PRT0_SLW

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x00
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x01
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x01

/* isr_Aumentar */
isr_Aumentar__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Aumentar__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Aumentar__INTC_MASK EQU 0x01
isr_Aumentar__INTC_NUMBER EQU 0
isr_Aumentar__INTC_PRIOR_NUM EQU 7
isr_Aumentar__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_Aumentar__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Aumentar__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Timer_TimerHW */
Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_TimerHW__PM_ACT_MSK EQU 0x01
Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_TimerHW__PM_STBY_MSK EQU 0x01
Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* isr_Disminuir */
isr_Disminuir__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Disminuir__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Disminuir__INTC_MASK EQU 0x02
isr_Disminuir__INTC_NUMBER EQU 1
isr_Disminuir__INTC_PRIOR_NUM EQU 7
isr_Disminuir__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_Disminuir__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Disminuir__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 21
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 21
CYDEV_CHIP_MEMBER_4D EQU 16
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 22
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 20
CYDEV_CHIP_MEMBER_4I EQU 26
CYDEV_CHIP_MEMBER_4J EQU 17
CYDEV_CHIP_MEMBER_4K EQU 18
CYDEV_CHIP_MEMBER_4L EQU 25
CYDEV_CHIP_MEMBER_4M EQU 24
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 23
CYDEV_CHIP_MEMBER_4Q EQU 14
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 19
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 15
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 27
CYDEV_CHIP_MEMBER_FM3 EQU 31
CYDEV_CHIP_MEMBER_FM4 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 28
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 30
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00020003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
