

================================================================
== Vitis HLS Report for 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_33_4_5_3_0_config2_s'
================================================================
* Date:           Thu May 16 18:04:37 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  4.019 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    29790|    29863|  0.120 ms|  0.120 ms|  29790|  29863|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%temp_normal_V = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 5 'alloca' 'temp_normal_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%temp_normal_V_1 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 6 'alloca' 'temp_normal_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%temp_normal_V_2 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 7 'alloca' 'temp_normal_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temp_normal_V_3 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 8 'alloca' 'temp_normal_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_normal_V_4 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 9 'alloca' 'temp_normal_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%temp_normal_V_5 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 10 'alloca' 'temp_normal_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%temp_normal_V_6 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 11 'alloca' 'temp_normal_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%temp_normal_V_7 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 12 'alloca' 'temp_normal_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%temp_normal_V_8 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 13 'alloca' 'temp_normal_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%temp_normal_V_9 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 14 'alloca' 'temp_normal_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%temp_normal_V_10 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 15 'alloca' 'temp_normal_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%temp_normal_V_11 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 16 'alloca' 'temp_normal_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%temp_normal_V_12 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 17 'alloca' 'temp_normal_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%temp_normal_V_13 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 18 'alloca' 'temp_normal_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%temp_normal_V_14 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 19 'alloca' 'temp_normal_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%temp_normal_V_15 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 20 'alloca' 'temp_normal_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%temp_normal_V_16 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 21 'alloca' 'temp_normal_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%temp_normal_V_17 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 22 'alloca' 'temp_normal_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%temp_normal_V_18 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 23 'alloca' 'temp_normal_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%temp_normal_V_19 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 24 'alloca' 'temp_normal_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_normal_V_20 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 25 'alloca' 'temp_normal_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%temp_normal_V_21 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 26 'alloca' 'temp_normal_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%temp_normal_V_22 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 27 'alloca' 'temp_normal_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%temp_normal_V_23 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 28 'alloca' 'temp_normal_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%temp_normal_V_24 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 29 'alloca' 'temp_normal_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%temp_normal_V_25 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 30 'alloca' 'temp_normal_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%temp_normal_V_26 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 31 'alloca' 'temp_normal_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%temp_normal_V_27 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 32 'alloca' 'temp_normal_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%temp_normal_V_28 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 33 'alloca' 'temp_normal_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%temp_normal_V_29 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 34 'alloca' 'temp_normal_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%temp_normal_V_30 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 35 'alloca' 'temp_normal_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%temp_normal_V_31 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 36 'alloca' 'temp_normal_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%temp_normal_V_32 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 37 'alloca' 'temp_normal_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%temp_normal_V_33 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 38 'alloca' 'temp_normal_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%temp_normal_V_34 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 39 'alloca' 'temp_normal_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%temp_normal_V_35 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 40 'alloca' 'temp_normal_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%temp_normal_V_36 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 41 'alloca' 'temp_normal_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%temp_normal_V_37 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 42 'alloca' 'temp_normal_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp_normal_V_38 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 43 'alloca' 'temp_normal_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%temp_normal_V_39 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 44 'alloca' 'temp_normal_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%temp_normal_V_40 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 45 'alloca' 'temp_normal_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%temp_normal_V_41 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 46 'alloca' 'temp_normal_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%temp_normal_V_42 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 47 'alloca' 'temp_normal_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%temp_normal_V_43 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 48 'alloca' 'temp_normal_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%temp_normal_V_44 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 49 'alloca' 'temp_normal_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%temp_normal_V_45 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 50 'alloca' 'temp_normal_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%temp_normal_V_46 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 51 'alloca' 'temp_normal_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%temp_normal_V_47 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 52 'alloca' 'temp_normal_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%temp_normal_V_48 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 53 'alloca' 'temp_normal_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%temp_normal_V_49 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 54 'alloca' 'temp_normal_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%temp_normal_V_50 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 55 'alloca' 'temp_normal_V_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%temp_normal_V_51 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 56 'alloca' 'temp_normal_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%temp_normal_V_52 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 57 'alloca' 'temp_normal_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%temp_normal_V_53 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 58 'alloca' 'temp_normal_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%temp_normal_V_54 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 59 'alloca' 'temp_normal_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%temp_normal_V_55 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 60 'alloca' 'temp_normal_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%temp_normal_V_56 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 61 'alloca' 'temp_normal_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%temp_normal_V_57 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 62 'alloca' 'temp_normal_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%temp_normal_V_58 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 63 'alloca' 'temp_normal_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%temp_normal_V_59 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 64 'alloca' 'temp_normal_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%temp_normal_V_60 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 65 'alloca' 'temp_normal_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%temp_normal_V_61 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 66 'alloca' 'temp_normal_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%temp_normal_V_62 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 67 'alloca' 'temp_normal_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%temp_normal_V_63 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 68 'alloca' 'temp_normal_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%temp_normal_V_64 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 69 'alloca' 'temp_normal_V_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%temp_normal_V_65 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 70 'alloca' 'temp_normal_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%temp_normal_V_66 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 71 'alloca' 'temp_normal_V_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%temp_normal_V_67 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 72 'alloca' 'temp_normal_V_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%temp_normal_V_68 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 73 'alloca' 'temp_normal_V_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%temp_normal_V_69 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:101]   --->   Operation 74 'alloca' 'temp_normal_V_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%temp_reverse_V = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 75 'alloca' 'temp_reverse_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%temp_reverse_V_1 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 76 'alloca' 'temp_reverse_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%temp_reverse_V_2 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 77 'alloca' 'temp_reverse_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%temp_reverse_V_3 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 78 'alloca' 'temp_reverse_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%temp_reverse_V_4 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 79 'alloca' 'temp_reverse_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%temp_reverse_V_5 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 80 'alloca' 'temp_reverse_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%temp_reverse_V_6 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 81 'alloca' 'temp_reverse_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%temp_reverse_V_7 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 82 'alloca' 'temp_reverse_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%temp_reverse_V_8 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 83 'alloca' 'temp_reverse_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%temp_reverse_V_9 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 84 'alloca' 'temp_reverse_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%temp_reverse_V_10 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 85 'alloca' 'temp_reverse_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%temp_reverse_V_11 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 86 'alloca' 'temp_reverse_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%temp_reverse_V_12 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 87 'alloca' 'temp_reverse_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%temp_reverse_V_13 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 88 'alloca' 'temp_reverse_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%temp_reverse_V_14 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 89 'alloca' 'temp_reverse_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%temp_reverse_V_15 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 90 'alloca' 'temp_reverse_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%temp_reverse_V_16 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 91 'alloca' 'temp_reverse_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%temp_reverse_V_17 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 92 'alloca' 'temp_reverse_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%temp_reverse_V_18 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 93 'alloca' 'temp_reverse_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%temp_reverse_V_19 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 94 'alloca' 'temp_reverse_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%temp_reverse_V_20 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 95 'alloca' 'temp_reverse_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%temp_reverse_V_21 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 96 'alloca' 'temp_reverse_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%temp_reverse_V_22 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 97 'alloca' 'temp_reverse_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%temp_reverse_V_23 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 98 'alloca' 'temp_reverse_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%temp_reverse_V_24 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 99 'alloca' 'temp_reverse_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%temp_reverse_V_25 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 100 'alloca' 'temp_reverse_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%temp_reverse_V_26 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 101 'alloca' 'temp_reverse_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%temp_reverse_V_27 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 102 'alloca' 'temp_reverse_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%temp_reverse_V_28 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 103 'alloca' 'temp_reverse_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%temp_reverse_V_29 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 104 'alloca' 'temp_reverse_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%temp_reverse_V_30 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 105 'alloca' 'temp_reverse_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%temp_reverse_V_31 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 106 'alloca' 'temp_reverse_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%temp_reverse_V_32 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 107 'alloca' 'temp_reverse_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%temp_reverse_V_33 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 108 'alloca' 'temp_reverse_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%temp_reverse_V_34 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 109 'alloca' 'temp_reverse_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%temp_reverse_V_35 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 110 'alloca' 'temp_reverse_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%temp_reverse_V_36 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 111 'alloca' 'temp_reverse_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%temp_reverse_V_37 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 112 'alloca' 'temp_reverse_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%temp_reverse_V_38 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 113 'alloca' 'temp_reverse_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%temp_reverse_V_39 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 114 'alloca' 'temp_reverse_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%temp_reverse_V_40 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 115 'alloca' 'temp_reverse_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%temp_reverse_V_41 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 116 'alloca' 'temp_reverse_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%temp_reverse_V_42 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 117 'alloca' 'temp_reverse_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%temp_reverse_V_43 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 118 'alloca' 'temp_reverse_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%temp_reverse_V_44 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 119 'alloca' 'temp_reverse_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%temp_reverse_V_45 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 120 'alloca' 'temp_reverse_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%temp_reverse_V_46 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 121 'alloca' 'temp_reverse_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%temp_reverse_V_47 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 122 'alloca' 'temp_reverse_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%temp_reverse_V_48 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 123 'alloca' 'temp_reverse_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%temp_reverse_V_49 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 124 'alloca' 'temp_reverse_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%temp_reverse_V_50 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 125 'alloca' 'temp_reverse_V_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%temp_reverse_V_51 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 126 'alloca' 'temp_reverse_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%temp_reverse_V_52 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 127 'alloca' 'temp_reverse_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%temp_reverse_V_53 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 128 'alloca' 'temp_reverse_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%temp_reverse_V_54 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 129 'alloca' 'temp_reverse_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%temp_reverse_V_55 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 130 'alloca' 'temp_reverse_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%temp_reverse_V_56 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 131 'alloca' 'temp_reverse_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%temp_reverse_V_57 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 132 'alloca' 'temp_reverse_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%temp_reverse_V_58 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 133 'alloca' 'temp_reverse_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%temp_reverse_V_59 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 134 'alloca' 'temp_reverse_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%temp_reverse_V_60 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 135 'alloca' 'temp_reverse_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%temp_reverse_V_61 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 136 'alloca' 'temp_reverse_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%temp_reverse_V_62 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 137 'alloca' 'temp_reverse_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%temp_reverse_V_63 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 138 'alloca' 'temp_reverse_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%temp_reverse_V_64 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 139 'alloca' 'temp_reverse_V_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%temp_reverse_V_65 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 140 'alloca' 'temp_reverse_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%temp_reverse_V_66 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 141 'alloca' 'temp_reverse_V_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%temp_reverse_V_67 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 142 'alloca' 'temp_reverse_V_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%temp_reverse_V_68 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 143 'alloca' 'temp_reverse_V_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%temp_reverse_V_69 = alloca i64 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:103]   --->   Operation 144 'alloca' 'temp_reverse_V_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 145 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bidirectional_array<ap_fixed,ap_fixed,config2>_Pipeline_VITIS_LOOP_111_1, i16 %temp_reverse_V_69, i16 %temp_reverse_V_68, i16 %temp_reverse_V_67, i16 %temp_reverse_V_66, i16 %temp_reverse_V_65, i16 %temp_reverse_V_64, i16 %temp_reverse_V_63, i16 %temp_reverse_V_62, i16 %temp_reverse_V_61, i16 %temp_reverse_V_60, i16 %temp_reverse_V_59, i16 %temp_reverse_V_58, i16 %temp_reverse_V_57, i16 %temp_reverse_V_56, i16 %temp_reverse_V_55, i16 %temp_reverse_V_54, i16 %temp_reverse_V_53, i16 %temp_reverse_V_52, i16 %temp_reverse_V_51, i16 %temp_reverse_V_50, i16 %temp_reverse_V_49, i16 %temp_reverse_V_48, i16 %temp_reverse_V_47, i16 %temp_reverse_V_46, i16 %temp_reverse_V_45, i16 %temp_reverse_V_44, i16 %temp_reverse_V_43, i16 %temp_reverse_V_42, i16 %temp_reverse_V_41, i16 %temp_reverse_V_40, i16 %temp_reverse_V_39, i16 %temp_reverse_V_38, i16 %temp_reverse_V_37, i16 %temp_reverse_V_36, i16 %temp_reverse_V_35, i16 %temp_reverse_V_34, i16 %temp_reverse_V_33, i16 %temp_reverse_V_32, i16 %temp_reverse_V_31, i16 %temp_reverse_V_30, i16 %temp_reverse_V_29, i16 %temp_reverse_V_28, i16 %temp_reverse_V_27, i16 %temp_reverse_V_26, i16 %temp_reverse_V_25, i16 %temp_reverse_V_24, i16 %temp_reverse_V_23, i16 %temp_reverse_V_22, i16 %temp_reverse_V_21, i16 %temp_reverse_V_20, i16 %temp_reverse_V_19, i16 %temp_reverse_V_18, i16 %temp_reverse_V_17, i16 %temp_reverse_V_16, i16 %temp_reverse_V_15, i16 %temp_reverse_V_14, i16 %temp_reverse_V_13, i16 %temp_reverse_V_12, i16 %temp_reverse_V_11, i16 %temp_reverse_V_10, i16 %temp_reverse_V_9, i16 %temp_reverse_V_8, i16 %temp_reverse_V_7, i16 %temp_reverse_V_6, i16 %temp_reverse_V_5, i16 %temp_reverse_V_4, i16 %temp_reverse_V_3, i16 %temp_reverse_V_2, i16 %temp_reverse_V_1, i16 %temp_reverse_V, i16 %temp_normal_V_69, i16 %temp_normal_V_68, i16 %temp_normal_V_67, i16 %temp_normal_V_66, i16 %temp_normal_V_65, i16 %temp_normal_V_64, i16 %temp_normal_V_63, i16 %temp_normal_V_62, i16 %temp_normal_V_61, i16 %temp_normal_V_60, i16 %temp_normal_V_59, i16 %temp_normal_V_58, i16 %temp_normal_V_57, i16 %temp_normal_V_56, i16 %temp_normal_V_55, i16 %temp_normal_V_54, i16 %temp_normal_V_53, i16 %temp_normal_V_52, i16 %temp_normal_V_51, i16 %temp_normal_V_50, i16 %temp_normal_V_49, i16 %temp_normal_V_48, i16 %temp_normal_V_47, i16 %temp_normal_V_46, i16 %temp_normal_V_45, i16 %temp_normal_V_44, i16 %temp_normal_V_43, i16 %temp_normal_V_42, i16 %temp_normal_V_41, i16 %temp_normal_V_40, i16 %temp_normal_V_39, i16 %temp_normal_V_38, i16 %temp_normal_V_37, i16 %temp_normal_V_36, i16 %temp_normal_V_35, i16 %temp_normal_V_34, i16 %temp_normal_V_33, i16 %temp_normal_V_32, i16 %temp_normal_V_31, i16 %temp_normal_V_30, i16 %temp_normal_V_29, i16 %temp_normal_V_28, i16 %temp_normal_V_27, i16 %temp_normal_V_26, i16 %temp_normal_V_25, i16 %temp_normal_V_24, i16 %temp_normal_V_23, i16 %temp_normal_V_22, i16 %temp_normal_V_21, i16 %temp_normal_V_20, i16 %temp_normal_V_19, i16 %temp_normal_V_18, i16 %temp_normal_V_17, i16 %temp_normal_V_16, i16 %temp_normal_V_15, i16 %temp_normal_V_14, i16 %temp_normal_V_13, i16 %temp_normal_V_12, i16 %temp_normal_V_11, i16 %temp_normal_V_10, i16 %temp_normal_V_9, i16 %temp_normal_V_8, i16 %temp_normal_V_7, i16 %temp_normal_V_6, i16 %temp_normal_V_5, i16 %temp_normal_V_4, i16 %temp_normal_V_3, i16 %temp_normal_V_2, i16 %temp_normal_V_1, i16 %temp_normal_V, i16 %in_stream1_0, i16 %in_stream1_1, i16 %in_stream1_2, i16 %in_stream1_3, i16 %in_stream1_4, i16 %in_stream1_5, i16 %in_stream1_6, i16 %in_stream1_7, i16 %in_stream1_8, i16 %in_stream1_9, i16 %in_stream1_10, i16 %in_stream1_11, i16 %in_stream1_12, i16 %in_stream1_13, i16 %in_stream1_14, i16 %in_stream1_15, i16 %in_stream1_16, i16 %in_stream1_17, i16 %in_stream1_18, i16 %in_stream1_19, i16 %in_stream1_20, i16 %in_stream1_21, i16 %in_stream1_22, i16 %in_stream1_23, i16 %in_stream1_24, i16 %in_stream1_25, i16 %in_stream1_26, i16 %in_stream1_27, i16 %in_stream1_28, i16 %in_stream1_29, i16 %in_stream1_30, i16 %in_stream1_31, i16 %in_stream1_32, i16 %in_stream1_33, i16 %in_stream1_34, i16 %in_stream1_35, i16 %in_stream1_36, i16 %in_stream1_37, i16 %in_stream1_38, i16 %in_stream1_39, i16 %in_stream1_40, i16 %in_stream1_41, i16 %in_stream1_42, i16 %in_stream1_43, i16 %in_stream1_44, i16 %in_stream1_45, i16 %in_stream1_46, i16 %in_stream1_47, i16 %in_stream1_48, i16 %in_stream1_49, i16 %in_stream1_50, i16 %in_stream1_51, i16 %in_stream1_52, i16 %in_stream1_53, i16 %in_stream1_54, i16 %in_stream1_55, i16 %in_stream1_56, i16 %in_stream1_57, i16 %in_stream1_58, i16 %in_stream1_59, i16 %in_stream1_60, i16 %in_stream1_61, i16 %in_stream1_62, i16 %in_stream1_63, i16 %in_stream1_64, i16 %in_stream1_65, i16 %in_stream1_66, i16 %in_stream1_67, i16 %in_stream1_68, i16 %in_stream1_69"   --->   Operation 146 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 147 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bidirectional_array<ap_fixed,ap_fixed,config2>_Pipeline_VITIS_LOOP_111_1, i16 %temp_reverse_V_69, i16 %temp_reverse_V_68, i16 %temp_reverse_V_67, i16 %temp_reverse_V_66, i16 %temp_reverse_V_65, i16 %temp_reverse_V_64, i16 %temp_reverse_V_63, i16 %temp_reverse_V_62, i16 %temp_reverse_V_61, i16 %temp_reverse_V_60, i16 %temp_reverse_V_59, i16 %temp_reverse_V_58, i16 %temp_reverse_V_57, i16 %temp_reverse_V_56, i16 %temp_reverse_V_55, i16 %temp_reverse_V_54, i16 %temp_reverse_V_53, i16 %temp_reverse_V_52, i16 %temp_reverse_V_51, i16 %temp_reverse_V_50, i16 %temp_reverse_V_49, i16 %temp_reverse_V_48, i16 %temp_reverse_V_47, i16 %temp_reverse_V_46, i16 %temp_reverse_V_45, i16 %temp_reverse_V_44, i16 %temp_reverse_V_43, i16 %temp_reverse_V_42, i16 %temp_reverse_V_41, i16 %temp_reverse_V_40, i16 %temp_reverse_V_39, i16 %temp_reverse_V_38, i16 %temp_reverse_V_37, i16 %temp_reverse_V_36, i16 %temp_reverse_V_35, i16 %temp_reverse_V_34, i16 %temp_reverse_V_33, i16 %temp_reverse_V_32, i16 %temp_reverse_V_31, i16 %temp_reverse_V_30, i16 %temp_reverse_V_29, i16 %temp_reverse_V_28, i16 %temp_reverse_V_27, i16 %temp_reverse_V_26, i16 %temp_reverse_V_25, i16 %temp_reverse_V_24, i16 %temp_reverse_V_23, i16 %temp_reverse_V_22, i16 %temp_reverse_V_21, i16 %temp_reverse_V_20, i16 %temp_reverse_V_19, i16 %temp_reverse_V_18, i16 %temp_reverse_V_17, i16 %temp_reverse_V_16, i16 %temp_reverse_V_15, i16 %temp_reverse_V_14, i16 %temp_reverse_V_13, i16 %temp_reverse_V_12, i16 %temp_reverse_V_11, i16 %temp_reverse_V_10, i16 %temp_reverse_V_9, i16 %temp_reverse_V_8, i16 %temp_reverse_V_7, i16 %temp_reverse_V_6, i16 %temp_reverse_V_5, i16 %temp_reverse_V_4, i16 %temp_reverse_V_3, i16 %temp_reverse_V_2, i16 %temp_reverse_V_1, i16 %temp_reverse_V, i16 %temp_normal_V_69, i16 %temp_normal_V_68, i16 %temp_normal_V_67, i16 %temp_normal_V_66, i16 %temp_normal_V_65, i16 %temp_normal_V_64, i16 %temp_normal_V_63, i16 %temp_normal_V_62, i16 %temp_normal_V_61, i16 %temp_normal_V_60, i16 %temp_normal_V_59, i16 %temp_normal_V_58, i16 %temp_normal_V_57, i16 %temp_normal_V_56, i16 %temp_normal_V_55, i16 %temp_normal_V_54, i16 %temp_normal_V_53, i16 %temp_normal_V_52, i16 %temp_normal_V_51, i16 %temp_normal_V_50, i16 %temp_normal_V_49, i16 %temp_normal_V_48, i16 %temp_normal_V_47, i16 %temp_normal_V_46, i16 %temp_normal_V_45, i16 %temp_normal_V_44, i16 %temp_normal_V_43, i16 %temp_normal_V_42, i16 %temp_normal_V_41, i16 %temp_normal_V_40, i16 %temp_normal_V_39, i16 %temp_normal_V_38, i16 %temp_normal_V_37, i16 %temp_normal_V_36, i16 %temp_normal_V_35, i16 %temp_normal_V_34, i16 %temp_normal_V_33, i16 %temp_normal_V_32, i16 %temp_normal_V_31, i16 %temp_normal_V_30, i16 %temp_normal_V_29, i16 %temp_normal_V_28, i16 %temp_normal_V_27, i16 %temp_normal_V_26, i16 %temp_normal_V_25, i16 %temp_normal_V_24, i16 %temp_normal_V_23, i16 %temp_normal_V_22, i16 %temp_normal_V_21, i16 %temp_normal_V_20, i16 %temp_normal_V_19, i16 %temp_normal_V_18, i16 %temp_normal_V_17, i16 %temp_normal_V_16, i16 %temp_normal_V_15, i16 %temp_normal_V_14, i16 %temp_normal_V_13, i16 %temp_normal_V_12, i16 %temp_normal_V_11, i16 %temp_normal_V_10, i16 %temp_normal_V_9, i16 %temp_normal_V_8, i16 %temp_normal_V_7, i16 %temp_normal_V_6, i16 %temp_normal_V_5, i16 %temp_normal_V_4, i16 %temp_normal_V_3, i16 %temp_normal_V_2, i16 %temp_normal_V_1, i16 %temp_normal_V, i16 %in_stream1_0, i16 %in_stream1_1, i16 %in_stream1_2, i16 %in_stream1_3, i16 %in_stream1_4, i16 %in_stream1_5, i16 %in_stream1_6, i16 %in_stream1_7, i16 %in_stream1_8, i16 %in_stream1_9, i16 %in_stream1_10, i16 %in_stream1_11, i16 %in_stream1_12, i16 %in_stream1_13, i16 %in_stream1_14, i16 %in_stream1_15, i16 %in_stream1_16, i16 %in_stream1_17, i16 %in_stream1_18, i16 %in_stream1_19, i16 %in_stream1_20, i16 %in_stream1_21, i16 %in_stream1_22, i16 %in_stream1_23, i16 %in_stream1_24, i16 %in_stream1_25, i16 %in_stream1_26, i16 %in_stream1_27, i16 %in_stream1_28, i16 %in_stream1_29, i16 %in_stream1_30, i16 %in_stream1_31, i16 %in_stream1_32, i16 %in_stream1_33, i16 %in_stream1_34, i16 %in_stream1_35, i16 %in_stream1_36, i16 %in_stream1_37, i16 %in_stream1_38, i16 %in_stream1_39, i16 %in_stream1_40, i16 %in_stream1_41, i16 %in_stream1_42, i16 %in_stream1_43, i16 %in_stream1_44, i16 %in_stream1_45, i16 %in_stream1_46, i16 %in_stream1_47, i16 %in_stream1_48, i16 %in_stream1_49, i16 %in_stream1_50, i16 %in_stream1_51, i16 %in_stream1_52, i16 %in_stream1_53, i16 %in_stream1_54, i16 %in_stream1_55, i16 %in_stream1_56, i16 %in_stream1_57, i16 %in_stream1_58, i16 %in_stream1_59, i16 %in_stream1_60, i16 %in_stream1_61, i16 %in_stream1_62, i16 %in_stream1_63, i16 %in_stream1_64, i16 %in_stream1_65, i16 %in_stream1_66, i16 %in_stream1_67, i16 %in_stream1_68, i16 %in_stream1_69"   --->   Operation 147 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%empty_2193 = wait i32 @_ssdm_op_Wait"   --->   Operation 148 'wait' 'empty_2193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [2/2] (0.00ns)   --->   "%call_ret = call i2112 @gru_stack_for_bidirectional<ap_fixed,ap_fixed<33,4,5,3,0>,config2_f>, i16 %temp_normal_V, i16 %temp_normal_V_1, i16 %temp_normal_V_2, i16 %temp_normal_V_3, i16 %temp_normal_V_4, i16 %temp_normal_V_5, i16 %temp_normal_V_6, i16 %temp_normal_V_7, i16 %temp_normal_V_8, i16 %temp_normal_V_9, i16 %temp_normal_V_10, i16 %temp_normal_V_11, i16 %temp_normal_V_12, i16 %temp_normal_V_13, i16 %temp_normal_V_14, i16 %temp_normal_V_15, i16 %temp_normal_V_16, i16 %temp_normal_V_17, i16 %temp_normal_V_18, i16 %temp_normal_V_19, i16 %temp_normal_V_20, i16 %temp_normal_V_21, i16 %temp_normal_V_22, i16 %temp_normal_V_23, i16 %temp_normal_V_24, i16 %temp_normal_V_25, i16 %temp_normal_V_26, i16 %temp_normal_V_27, i16 %temp_normal_V_28, i16 %temp_normal_V_29, i16 %temp_normal_V_30, i16 %temp_normal_V_31, i16 %temp_normal_V_32, i16 %temp_normal_V_33, i16 %temp_normal_V_34, i16 %temp_normal_V_35, i16 %temp_normal_V_36, i16 %temp_normal_V_37, i16 %temp_normal_V_38, i16 %temp_normal_V_39, i16 %temp_normal_V_40, i16 %temp_normal_V_41, i16 %temp_normal_V_42, i16 %temp_normal_V_43, i16 %temp_normal_V_44, i16 %temp_normal_V_45, i16 %temp_normal_V_46, i16 %temp_normal_V_47, i16 %temp_normal_V_48, i16 %temp_normal_V_49, i16 %temp_normal_V_50, i16 %temp_normal_V_51, i16 %temp_normal_V_52, i16 %temp_normal_V_53, i16 %temp_normal_V_54, i16 %temp_normal_V_55, i16 %temp_normal_V_56, i16 %temp_normal_V_57, i16 %temp_normal_V_58, i16 %temp_normal_V_59, i16 %temp_normal_V_60, i16 %temp_normal_V_61, i16 %temp_normal_V_62, i16 %temp_normal_V_63, i16 %temp_normal_V_64, i16 %temp_normal_V_65, i16 %temp_normal_V_66, i16 %temp_normal_V_67, i16 %temp_normal_V_68, i16 %temp_normal_V_69, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_9, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_8, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_7, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_6, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_5, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_4, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_3, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_1, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_53, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_52, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_51, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_50, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_49, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_48, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_47, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_46, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_45, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_44, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_43, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_42, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_41, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_40, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_39, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_38, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_37, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_36, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_35, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_34, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_33, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_32, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_31, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_30, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_29, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_28, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_27, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_26, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_25, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_24, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_23, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_22, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_21, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_20, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_19, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_18, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_17, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_16, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_15, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_14, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_13, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_12, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_11, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_10, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_9, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_8, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_7, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_6, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_5, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_4, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_1, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33, i3071 %fw2, i3071 %fwr2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 149 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 150 [2/2] (0.00ns)   --->   "%call_ret7 = call i2112 @gru_stack_for_bidirectional<ap_fixed,ap_fixed<33,4,5,3,0>,config2_b>, i16 %temp_reverse_V, i16 %temp_reverse_V_1, i16 %temp_reverse_V_2, i16 %temp_reverse_V_3, i16 %temp_reverse_V_4, i16 %temp_reverse_V_5, i16 %temp_reverse_V_6, i16 %temp_reverse_V_7, i16 %temp_reverse_V_8, i16 %temp_reverse_V_9, i16 %temp_reverse_V_10, i16 %temp_reverse_V_11, i16 %temp_reverse_V_12, i16 %temp_reverse_V_13, i16 %temp_reverse_V_14, i16 %temp_reverse_V_15, i16 %temp_reverse_V_16, i16 %temp_reverse_V_17, i16 %temp_reverse_V_18, i16 %temp_reverse_V_19, i16 %temp_reverse_V_20, i16 %temp_reverse_V_21, i16 %temp_reverse_V_22, i16 %temp_reverse_V_23, i16 %temp_reverse_V_24, i16 %temp_reverse_V_25, i16 %temp_reverse_V_26, i16 %temp_reverse_V_27, i16 %temp_reverse_V_28, i16 %temp_reverse_V_29, i16 %temp_reverse_V_30, i16 %temp_reverse_V_31, i16 %temp_reverse_V_32, i16 %temp_reverse_V_33, i16 %temp_reverse_V_34, i16 %temp_reverse_V_35, i16 %temp_reverse_V_36, i16 %temp_reverse_V_37, i16 %temp_reverse_V_38, i16 %temp_reverse_V_39, i16 %temp_reverse_V_40, i16 %temp_reverse_V_41, i16 %temp_reverse_V_42, i16 %temp_reverse_V_43, i16 %temp_reverse_V_44, i16 %temp_reverse_V_45, i16 %temp_reverse_V_46, i16 %temp_reverse_V_47, i16 %temp_reverse_V_48, i16 %temp_reverse_V_49, i16 %temp_reverse_V_50, i16 %temp_reverse_V_51, i16 %temp_reverse_V_52, i16 %temp_reverse_V_53, i16 %temp_reverse_V_54, i16 %temp_reverse_V_55, i16 %temp_reverse_V_56, i16 %temp_reverse_V_57, i16 %temp_reverse_V_58, i16 %temp_reverse_V_59, i16 %temp_reverse_V_60, i16 %temp_reverse_V_61, i16 %temp_reverse_V_62, i16 %temp_reverse_V_63, i16 %temp_reverse_V_64, i16 %temp_reverse_V_65, i16 %temp_reverse_V_66, i16 %temp_reverse_V_67, i16 %temp_reverse_V_68, i16 %temp_reverse_V_69, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_19, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_18, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_17, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_16, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_15, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_14, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_13, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_12, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_11, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_10, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_215, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_216, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_217, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_218, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_219, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_220, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_221, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_222, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_99, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_98, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_97, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_96, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_95, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_94, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_93, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_92, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_91, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_90, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_89, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_88, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_87, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_86, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_85, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_84, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_83, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_82, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_81, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_80, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_79, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_78, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_77, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_76, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_75, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_74, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_73, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_72, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_71, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_70, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_69, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_68, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_67, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_66, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_65, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_64, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_63, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_62, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_61, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_60, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_59, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_58, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_57, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_56, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_55, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_54, i3071 %bw2, i3071 %bwr2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 150 'call' 'call_ret7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.40>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_127, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_126, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_125, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_124, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_123, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_122, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_121, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_120, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_119, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_118, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_117, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_116, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_115, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_114, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_113, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_112, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_111, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_110, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_109, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_108, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_107, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_106, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_105, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_104, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_103, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_102, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_101, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_100, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_99, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_98, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_97, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_96, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_95, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_94, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_93, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_92, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_91, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_90, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_89, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_88, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_87, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_86, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_85, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_84, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_83, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_82, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_81, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_80, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_79, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_78, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_77, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_76, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_75, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_74, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_73, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_72, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_71, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_70, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_69, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_68, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_67, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_66, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_65, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_64, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 247 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 249 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 253 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 254 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 255 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 257 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 260 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 270 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 272 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 276 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %layer2_out_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 278 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 279 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 280 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 282 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 284 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 286 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 287 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 288 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 289 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 290 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 291 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 292 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 293 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 294 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 295 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 296 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 297 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 298 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 299 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 300 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 301 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 302 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 303 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 304 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 305 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 306 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 307 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 308 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 309 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 310 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 311 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 312 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 313 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 314 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 315 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 316 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 317 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 318 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 319 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 320 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 321 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 322 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 323 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 324 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 325 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 326 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 328 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 331 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 334 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 335 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 336 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 337 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 338 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 339 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 340 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 341 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 342 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_64, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 343 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_65, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 344 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_66, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 345 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_67, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 346 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_68, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 347 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_69, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 348 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 349 [1/2] (0.00ns)   --->   "%call_ret = call i2112 @gru_stack_for_bidirectional<ap_fixed,ap_fixed<33,4,5,3,0>,config2_f>, i16 %temp_normal_V, i16 %temp_normal_V_1, i16 %temp_normal_V_2, i16 %temp_normal_V_3, i16 %temp_normal_V_4, i16 %temp_normal_V_5, i16 %temp_normal_V_6, i16 %temp_normal_V_7, i16 %temp_normal_V_8, i16 %temp_normal_V_9, i16 %temp_normal_V_10, i16 %temp_normal_V_11, i16 %temp_normal_V_12, i16 %temp_normal_V_13, i16 %temp_normal_V_14, i16 %temp_normal_V_15, i16 %temp_normal_V_16, i16 %temp_normal_V_17, i16 %temp_normal_V_18, i16 %temp_normal_V_19, i16 %temp_normal_V_20, i16 %temp_normal_V_21, i16 %temp_normal_V_22, i16 %temp_normal_V_23, i16 %temp_normal_V_24, i16 %temp_normal_V_25, i16 %temp_normal_V_26, i16 %temp_normal_V_27, i16 %temp_normal_V_28, i16 %temp_normal_V_29, i16 %temp_normal_V_30, i16 %temp_normal_V_31, i16 %temp_normal_V_32, i16 %temp_normal_V_33, i16 %temp_normal_V_34, i16 %temp_normal_V_35, i16 %temp_normal_V_36, i16 %temp_normal_V_37, i16 %temp_normal_V_38, i16 %temp_normal_V_39, i16 %temp_normal_V_40, i16 %temp_normal_V_41, i16 %temp_normal_V_42, i16 %temp_normal_V_43, i16 %temp_normal_V_44, i16 %temp_normal_V_45, i16 %temp_normal_V_46, i16 %temp_normal_V_47, i16 %temp_normal_V_48, i16 %temp_normal_V_49, i16 %temp_normal_V_50, i16 %temp_normal_V_51, i16 %temp_normal_V_52, i16 %temp_normal_V_53, i16 %temp_normal_V_54, i16 %temp_normal_V_55, i16 %temp_normal_V_56, i16 %temp_normal_V_57, i16 %temp_normal_V_58, i16 %temp_normal_V_59, i16 %temp_normal_V_60, i16 %temp_normal_V_61, i16 %temp_normal_V_62, i16 %temp_normal_V_63, i16 %temp_normal_V_64, i16 %temp_normal_V_65, i16 %temp_normal_V_66, i16 %temp_normal_V_67, i16 %temp_normal_V_68, i16 %temp_normal_V_69, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_9, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_8, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_7, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_6, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_5, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_4, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_3, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_2, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_1, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_53, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_52, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_51, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_50, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_49, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_48, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_47, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_46, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_45, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_44, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_43, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_42, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_41, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_40, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_39, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_38, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_37, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_36, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_35, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_34, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_33, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_32, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_31, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_30, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_29, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_28, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_27, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_26, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_25, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_24, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_23, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_22, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_21, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_20, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_19, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_18, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_17, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_16, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_15, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_14, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_13, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_12, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_11, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_10, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_9, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_8, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_7, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_6, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_5, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_4, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_3, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_2, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_1, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33, i3071 %fw2, i3071 %fwr2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 349 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%forwardgru_out_V = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 350 'extractvalue' 'forwardgru_out_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%forwardgru_out_V_1 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 351 'extractvalue' 'forwardgru_out_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%forwardgru_out_V_2 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 352 'extractvalue' 'forwardgru_out_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%forwardgru_out_V_3 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 353 'extractvalue' 'forwardgru_out_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%forwardgru_out_V_4 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 354 'extractvalue' 'forwardgru_out_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%forwardgru_out_V_5 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 355 'extractvalue' 'forwardgru_out_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%forwardgru_out_V_6 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 356 'extractvalue' 'forwardgru_out_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%forwardgru_out_V_7 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 357 'extractvalue' 'forwardgru_out_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%forwardgru_out_V_8 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 358 'extractvalue' 'forwardgru_out_V_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%forwardgru_out_V_9 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 359 'extractvalue' 'forwardgru_out_V_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%forwardgru_out_V_10 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 360 'extractvalue' 'forwardgru_out_V_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%forwardgru_out_V_11 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 361 'extractvalue' 'forwardgru_out_V_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%forwardgru_out_V_12 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 362 'extractvalue' 'forwardgru_out_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%forwardgru_out_V_13 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 363 'extractvalue' 'forwardgru_out_V_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%forwardgru_out_V_14 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 364 'extractvalue' 'forwardgru_out_V_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%forwardgru_out_V_15 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 365 'extractvalue' 'forwardgru_out_V_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%forwardgru_out_V_16 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 366 'extractvalue' 'forwardgru_out_V_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%forwardgru_out_V_17 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 367 'extractvalue' 'forwardgru_out_V_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%forwardgru_out_V_18 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 368 'extractvalue' 'forwardgru_out_V_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%forwardgru_out_V_19 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 369 'extractvalue' 'forwardgru_out_V_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%forwardgru_out_V_20 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 370 'extractvalue' 'forwardgru_out_V_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%forwardgru_out_V_21 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 371 'extractvalue' 'forwardgru_out_V_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%forwardgru_out_V_22 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 372 'extractvalue' 'forwardgru_out_V_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%forwardgru_out_V_23 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 373 'extractvalue' 'forwardgru_out_V_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%forwardgru_out_V_24 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 374 'extractvalue' 'forwardgru_out_V_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%forwardgru_out_V_25 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 375 'extractvalue' 'forwardgru_out_V_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%forwardgru_out_V_26 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 376 'extractvalue' 'forwardgru_out_V_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%forwardgru_out_V_27 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 377 'extractvalue' 'forwardgru_out_V_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%forwardgru_out_V_28 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 378 'extractvalue' 'forwardgru_out_V_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%forwardgru_out_V_29 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 379 'extractvalue' 'forwardgru_out_V_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%forwardgru_out_V_30 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 380 'extractvalue' 'forwardgru_out_V_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%forwardgru_out_V_31 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 381 'extractvalue' 'forwardgru_out_V_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%forwardgru_out_V_32 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 382 'extractvalue' 'forwardgru_out_V_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%forwardgru_out_V_33 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 383 'extractvalue' 'forwardgru_out_V_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%forwardgru_out_V_34 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 384 'extractvalue' 'forwardgru_out_V_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%forwardgru_out_V_35 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 385 'extractvalue' 'forwardgru_out_V_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%forwardgru_out_V_36 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 386 'extractvalue' 'forwardgru_out_V_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%forwardgru_out_V_37 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 387 'extractvalue' 'forwardgru_out_V_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%forwardgru_out_V_38 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 388 'extractvalue' 'forwardgru_out_V_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%forwardgru_out_V_39 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 389 'extractvalue' 'forwardgru_out_V_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%forwardgru_out_V_40 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 390 'extractvalue' 'forwardgru_out_V_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%forwardgru_out_V_41 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 391 'extractvalue' 'forwardgru_out_V_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%forwardgru_out_V_42 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 392 'extractvalue' 'forwardgru_out_V_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%forwardgru_out_V_43 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 393 'extractvalue' 'forwardgru_out_V_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%forwardgru_out_V_44 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 394 'extractvalue' 'forwardgru_out_V_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%forwardgru_out_V_45 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 395 'extractvalue' 'forwardgru_out_V_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%forwardgru_out_V_46 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 396 'extractvalue' 'forwardgru_out_V_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%forwardgru_out_V_47 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 397 'extractvalue' 'forwardgru_out_V_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%forwardgru_out_V_48 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 398 'extractvalue' 'forwardgru_out_V_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%forwardgru_out_V_49 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 399 'extractvalue' 'forwardgru_out_V_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%forwardgru_out_V_50 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 400 'extractvalue' 'forwardgru_out_V_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%forwardgru_out_V_51 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 401 'extractvalue' 'forwardgru_out_V_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%forwardgru_out_V_52 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 402 'extractvalue' 'forwardgru_out_V_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%forwardgru_out_V_53 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 403 'extractvalue' 'forwardgru_out_V_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%forwardgru_out_V_54 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 404 'extractvalue' 'forwardgru_out_V_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%forwardgru_out_V_55 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 405 'extractvalue' 'forwardgru_out_V_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%forwardgru_out_V_56 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 406 'extractvalue' 'forwardgru_out_V_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%forwardgru_out_V_57 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 407 'extractvalue' 'forwardgru_out_V_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%forwardgru_out_V_58 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 408 'extractvalue' 'forwardgru_out_V_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%forwardgru_out_V_59 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 409 'extractvalue' 'forwardgru_out_V_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%forwardgru_out_V_60 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 410 'extractvalue' 'forwardgru_out_V_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%forwardgru_out_V_61 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 411 'extractvalue' 'forwardgru_out_V_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%forwardgru_out_V_62 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 412 'extractvalue' 'forwardgru_out_V_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%forwardgru_out_V_63 = extractvalue i2112 %call_ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121]   --->   Operation 413 'extractvalue' 'forwardgru_out_V_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 414 [1/2] (0.00ns)   --->   "%call_ret7 = call i2112 @gru_stack_for_bidirectional<ap_fixed,ap_fixed<33,4,5,3,0>,config2_b>, i16 %temp_reverse_V, i16 %temp_reverse_V_1, i16 %temp_reverse_V_2, i16 %temp_reverse_V_3, i16 %temp_reverse_V_4, i16 %temp_reverse_V_5, i16 %temp_reverse_V_6, i16 %temp_reverse_V_7, i16 %temp_reverse_V_8, i16 %temp_reverse_V_9, i16 %temp_reverse_V_10, i16 %temp_reverse_V_11, i16 %temp_reverse_V_12, i16 %temp_reverse_V_13, i16 %temp_reverse_V_14, i16 %temp_reverse_V_15, i16 %temp_reverse_V_16, i16 %temp_reverse_V_17, i16 %temp_reverse_V_18, i16 %temp_reverse_V_19, i16 %temp_reverse_V_20, i16 %temp_reverse_V_21, i16 %temp_reverse_V_22, i16 %temp_reverse_V_23, i16 %temp_reverse_V_24, i16 %temp_reverse_V_25, i16 %temp_reverse_V_26, i16 %temp_reverse_V_27, i16 %temp_reverse_V_28, i16 %temp_reverse_V_29, i16 %temp_reverse_V_30, i16 %temp_reverse_V_31, i16 %temp_reverse_V_32, i16 %temp_reverse_V_33, i16 %temp_reverse_V_34, i16 %temp_reverse_V_35, i16 %temp_reverse_V_36, i16 %temp_reverse_V_37, i16 %temp_reverse_V_38, i16 %temp_reverse_V_39, i16 %temp_reverse_V_40, i16 %temp_reverse_V_41, i16 %temp_reverse_V_42, i16 %temp_reverse_V_43, i16 %temp_reverse_V_44, i16 %temp_reverse_V_45, i16 %temp_reverse_V_46, i16 %temp_reverse_V_47, i16 %temp_reverse_V_48, i16 %temp_reverse_V_49, i16 %temp_reverse_V_50, i16 %temp_reverse_V_51, i16 %temp_reverse_V_52, i16 %temp_reverse_V_53, i16 %temp_reverse_V_54, i16 %temp_reverse_V_55, i16 %temp_reverse_V_56, i16 %temp_reverse_V_57, i16 %temp_reverse_V_58, i16 %temp_reverse_V_59, i16 %temp_reverse_V_60, i16 %temp_reverse_V_61, i16 %temp_reverse_V_62, i16 %temp_reverse_V_63, i16 %temp_reverse_V_64, i16 %temp_reverse_V_65, i16 %temp_reverse_V_66, i16 %temp_reverse_V_67, i16 %temp_reverse_V_68, i16 %temp_reverse_V_69, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_19, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_18, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_17, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_16, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_15, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_14, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_13, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_12, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_11, i33 %void_gru_static_bool_ap_fixed_ap_fixed_weight_t_weight_t_bias_t_bias_t_h_s_10, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_215, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_216, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_217, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_218, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_219, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_220, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_221, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_222, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_99, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_98, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_97, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_96, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_95, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_94, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_93, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_92, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_91, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_90, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_89, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_88, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_87, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_86, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_85, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_84, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_83, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_82, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_81, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_80, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_79, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_78, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_77, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_76, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_75, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_74, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_73, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_72, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_71, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_70, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_69, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_68, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_67, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_66, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_65, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_64, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_63, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_62, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_61, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_60, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_59, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_58, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_57, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_56, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_55, i33 %p_ZZN4nnet10gru_staticI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES1_ILi33_54, i3071 %bw2, i3071 %bwr2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 414 'call' 'call_ret7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%backwardgru_out_V = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 415 'extractvalue' 'backwardgru_out_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%backwardgru_out_V_1 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 416 'extractvalue' 'backwardgru_out_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%backwardgru_out_V_2 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 417 'extractvalue' 'backwardgru_out_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%backwardgru_out_V_3 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 418 'extractvalue' 'backwardgru_out_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%backwardgru_out_V_4 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 419 'extractvalue' 'backwardgru_out_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%backwardgru_out_V_5 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 420 'extractvalue' 'backwardgru_out_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%backwardgru_out_V_6 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 421 'extractvalue' 'backwardgru_out_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%backwardgru_out_V_7 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 422 'extractvalue' 'backwardgru_out_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%backwardgru_out_V_8 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 423 'extractvalue' 'backwardgru_out_V_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%backwardgru_out_V_9 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 424 'extractvalue' 'backwardgru_out_V_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%backwardgru_out_V_10 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 425 'extractvalue' 'backwardgru_out_V_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%backwardgru_out_V_11 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 426 'extractvalue' 'backwardgru_out_V_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%backwardgru_out_V_12 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 427 'extractvalue' 'backwardgru_out_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%backwardgru_out_V_13 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 428 'extractvalue' 'backwardgru_out_V_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%backwardgru_out_V_14 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 429 'extractvalue' 'backwardgru_out_V_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%backwardgru_out_V_15 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 430 'extractvalue' 'backwardgru_out_V_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%backwardgru_out_V_16 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 431 'extractvalue' 'backwardgru_out_V_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%backwardgru_out_V_17 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 432 'extractvalue' 'backwardgru_out_V_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%backwardgru_out_V_18 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 433 'extractvalue' 'backwardgru_out_V_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%backwardgru_out_V_19 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 434 'extractvalue' 'backwardgru_out_V_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%backwardgru_out_V_20 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 435 'extractvalue' 'backwardgru_out_V_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%backwardgru_out_V_21 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 436 'extractvalue' 'backwardgru_out_V_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%backwardgru_out_V_22 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 437 'extractvalue' 'backwardgru_out_V_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%backwardgru_out_V_23 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 438 'extractvalue' 'backwardgru_out_V_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%backwardgru_out_V_24 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 439 'extractvalue' 'backwardgru_out_V_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%backwardgru_out_V_25 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 440 'extractvalue' 'backwardgru_out_V_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%backwardgru_out_V_26 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 441 'extractvalue' 'backwardgru_out_V_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%backwardgru_out_V_27 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 442 'extractvalue' 'backwardgru_out_V_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%backwardgru_out_V_28 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 443 'extractvalue' 'backwardgru_out_V_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%backwardgru_out_V_29 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 444 'extractvalue' 'backwardgru_out_V_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%backwardgru_out_V_30 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 445 'extractvalue' 'backwardgru_out_V_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%backwardgru_out_V_31 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 446 'extractvalue' 'backwardgru_out_V_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%backwardgru_out_V_32 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 447 'extractvalue' 'backwardgru_out_V_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%backwardgru_out_V_33 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 448 'extractvalue' 'backwardgru_out_V_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%backwardgru_out_V_34 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 449 'extractvalue' 'backwardgru_out_V_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%backwardgru_out_V_35 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 450 'extractvalue' 'backwardgru_out_V_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%backwardgru_out_V_36 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 451 'extractvalue' 'backwardgru_out_V_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%backwardgru_out_V_37 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 452 'extractvalue' 'backwardgru_out_V_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%backwardgru_out_V_38 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 453 'extractvalue' 'backwardgru_out_V_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%backwardgru_out_V_39 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 454 'extractvalue' 'backwardgru_out_V_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%backwardgru_out_V_40 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 455 'extractvalue' 'backwardgru_out_V_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%backwardgru_out_V_41 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 456 'extractvalue' 'backwardgru_out_V_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%backwardgru_out_V_42 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 457 'extractvalue' 'backwardgru_out_V_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%backwardgru_out_V_43 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 458 'extractvalue' 'backwardgru_out_V_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%backwardgru_out_V_44 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 459 'extractvalue' 'backwardgru_out_V_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%backwardgru_out_V_45 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 460 'extractvalue' 'backwardgru_out_V_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%backwardgru_out_V_46 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 461 'extractvalue' 'backwardgru_out_V_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%backwardgru_out_V_47 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 462 'extractvalue' 'backwardgru_out_V_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%backwardgru_out_V_48 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 463 'extractvalue' 'backwardgru_out_V_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%backwardgru_out_V_49 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 464 'extractvalue' 'backwardgru_out_V_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%backwardgru_out_V_50 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 465 'extractvalue' 'backwardgru_out_V_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "%backwardgru_out_V_51 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 466 'extractvalue' 'backwardgru_out_V_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%backwardgru_out_V_52 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 467 'extractvalue' 'backwardgru_out_V_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%backwardgru_out_V_53 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 468 'extractvalue' 'backwardgru_out_V_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%backwardgru_out_V_54 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 469 'extractvalue' 'backwardgru_out_V_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%backwardgru_out_V_55 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 470 'extractvalue' 'backwardgru_out_V_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%backwardgru_out_V_56 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 471 'extractvalue' 'backwardgru_out_V_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%backwardgru_out_V_57 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 472 'extractvalue' 'backwardgru_out_V_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%backwardgru_out_V_58 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 473 'extractvalue' 'backwardgru_out_V_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%backwardgru_out_V_59 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 474 'extractvalue' 'backwardgru_out_V_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%backwardgru_out_V_60 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 475 'extractvalue' 'backwardgru_out_V_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%backwardgru_out_V_61 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 476 'extractvalue' 'backwardgru_out_V_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%backwardgru_out_V_62 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 477 'extractvalue' 'backwardgru_out_V_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%backwardgru_out_V_63 = extractvalue i2112 %call_ret7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:122]   --->   Operation 478 'extractvalue' 'backwardgru_out_V_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_0, i33 %forwardgru_out_V" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 479 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 480 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_1, i33 %forwardgru_out_V_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 480 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 481 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_2, i33 %forwardgru_out_V_2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 481 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 482 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_3, i33 %forwardgru_out_V_3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 482 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 483 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_4, i33 %forwardgru_out_V_4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 483 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 484 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_5, i33 %forwardgru_out_V_5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 484 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 485 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_6, i33 %forwardgru_out_V_6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 485 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 486 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_7, i33 %forwardgru_out_V_7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 486 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 487 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_8, i33 %forwardgru_out_V_8" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 487 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 488 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_9, i33 %forwardgru_out_V_9" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 488 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 489 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_10, i33 %forwardgru_out_V_10" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 489 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 490 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_11, i33 %forwardgru_out_V_11" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 490 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 491 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_12, i33 %forwardgru_out_V_12" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 491 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 492 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_13, i33 %forwardgru_out_V_13" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 492 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 493 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_14, i33 %forwardgru_out_V_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 493 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 494 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_15, i33 %forwardgru_out_V_15" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 494 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 495 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_16, i33 %forwardgru_out_V_16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 495 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 496 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_17, i33 %forwardgru_out_V_17" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 496 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 497 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_18, i33 %forwardgru_out_V_18" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 497 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 498 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_19, i33 %forwardgru_out_V_19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 498 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 499 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_20, i33 %forwardgru_out_V_20" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 499 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 500 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_21, i33 %forwardgru_out_V_21" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 500 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 501 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_22, i33 %forwardgru_out_V_22" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 501 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 502 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_23, i33 %forwardgru_out_V_23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 502 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 503 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_24, i33 %forwardgru_out_V_24" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 503 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 504 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_25, i33 %forwardgru_out_V_25" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 504 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 505 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_26, i33 %forwardgru_out_V_26" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 505 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 506 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_27, i33 %forwardgru_out_V_27" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 506 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 507 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_28, i33 %forwardgru_out_V_28" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 507 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 508 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_29, i33 %forwardgru_out_V_29" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 508 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 509 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_30, i33 %forwardgru_out_V_30" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 509 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 510 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_31, i33 %forwardgru_out_V_31" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 510 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 511 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_32, i33 %forwardgru_out_V_32" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 511 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 512 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_33, i33 %forwardgru_out_V_33" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 512 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 513 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_34, i33 %forwardgru_out_V_34" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 513 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 514 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_35, i33 %forwardgru_out_V_35" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 514 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 515 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_36, i33 %forwardgru_out_V_36" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 515 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 516 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_37, i33 %forwardgru_out_V_37" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 516 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 517 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_38, i33 %forwardgru_out_V_38" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 517 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 518 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_39, i33 %forwardgru_out_V_39" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 518 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 519 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_40, i33 %forwardgru_out_V_40" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 519 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 520 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_41, i33 %forwardgru_out_V_41" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 520 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 521 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_42, i33 %forwardgru_out_V_42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 521 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 522 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_43, i33 %forwardgru_out_V_43" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 522 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 523 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_44, i33 %forwardgru_out_V_44" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 523 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 524 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_45, i33 %forwardgru_out_V_45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 524 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 525 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_46, i33 %forwardgru_out_V_46" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 525 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 526 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_47, i33 %forwardgru_out_V_47" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 526 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 527 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_48, i33 %forwardgru_out_V_48" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 527 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 528 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_49, i33 %forwardgru_out_V_49" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 528 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 529 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_50, i33 %forwardgru_out_V_50" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 529 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 530 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_51, i33 %forwardgru_out_V_51" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 530 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 531 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_52, i33 %forwardgru_out_V_52" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 531 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 532 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_53, i33 %forwardgru_out_V_53" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 532 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 533 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_54, i33 %forwardgru_out_V_54" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 533 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 534 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_55, i33 %forwardgru_out_V_55" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 534 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 535 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_56, i33 %forwardgru_out_V_56" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 535 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 536 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_57, i33 %forwardgru_out_V_57" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 536 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 537 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_58, i33 %forwardgru_out_V_58" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 537 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 538 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_59, i33 %forwardgru_out_V_59" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 538 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 539 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_60, i33 %forwardgru_out_V_60" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 539 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 540 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_61, i33 %forwardgru_out_V_61" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 540 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 541 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_62, i33 %forwardgru_out_V_62" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 541 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 542 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_63, i33 %forwardgru_out_V_63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 542 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 543 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_64, i33 %backwardgru_out_V" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 543 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 544 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_65, i33 %backwardgru_out_V_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 544 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 545 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_66, i33 %backwardgru_out_V_2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 545 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 546 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_67, i33 %backwardgru_out_V_3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 546 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 547 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_68, i33 %backwardgru_out_V_4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 547 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 548 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_69, i33 %backwardgru_out_V_5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 548 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 549 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_70, i33 %backwardgru_out_V_6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 549 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 550 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_71, i33 %backwardgru_out_V_7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 550 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 551 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_72, i33 %backwardgru_out_V_8" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 551 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 552 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_73, i33 %backwardgru_out_V_9" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 552 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 553 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_74, i33 %backwardgru_out_V_10" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 553 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 554 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_75, i33 %backwardgru_out_V_11" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 554 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 555 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_76, i33 %backwardgru_out_V_12" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 555 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 556 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_77, i33 %backwardgru_out_V_13" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 556 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 557 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_78, i33 %backwardgru_out_V_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 557 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 558 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_79, i33 %backwardgru_out_V_15" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 558 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 559 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_80, i33 %backwardgru_out_V_16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 559 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 560 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_81, i33 %backwardgru_out_V_17" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 560 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 561 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_82, i33 %backwardgru_out_V_18" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 561 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 562 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_83, i33 %backwardgru_out_V_19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 562 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 563 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_84, i33 %backwardgru_out_V_20" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 563 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 564 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_85, i33 %backwardgru_out_V_21" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 564 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 565 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_86, i33 %backwardgru_out_V_22" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 565 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 566 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_87, i33 %backwardgru_out_V_23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 566 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 567 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_88, i33 %backwardgru_out_V_24" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 567 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 568 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_89, i33 %backwardgru_out_V_25" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 568 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 569 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_90, i33 %backwardgru_out_V_26" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 569 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 570 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_91, i33 %backwardgru_out_V_27" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 570 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 571 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_92, i33 %backwardgru_out_V_28" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 571 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 572 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_93, i33 %backwardgru_out_V_29" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 572 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 573 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_94, i33 %backwardgru_out_V_30" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 573 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 574 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_95, i33 %backwardgru_out_V_31" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 574 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 575 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_96, i33 %backwardgru_out_V_32" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 575 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 576 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_97, i33 %backwardgru_out_V_33" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 576 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 577 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_98, i33 %backwardgru_out_V_34" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 577 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 578 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_99, i33 %backwardgru_out_V_35" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 578 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 579 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_100, i33 %backwardgru_out_V_36" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 579 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 580 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_101, i33 %backwardgru_out_V_37" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 580 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 581 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_102, i33 %backwardgru_out_V_38" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 581 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 582 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_103, i33 %backwardgru_out_V_39" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 582 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 583 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_104, i33 %backwardgru_out_V_40" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 583 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 584 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_105, i33 %backwardgru_out_V_41" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 584 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 585 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_106, i33 %backwardgru_out_V_42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 585 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 586 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_107, i33 %backwardgru_out_V_43" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 586 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 587 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_108, i33 %backwardgru_out_V_44" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 587 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 588 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_109, i33 %backwardgru_out_V_45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 588 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 589 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_110, i33 %backwardgru_out_V_46" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 589 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 590 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_111, i33 %backwardgru_out_V_47" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 590 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 591 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_112, i33 %backwardgru_out_V_48" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 591 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 592 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_113, i33 %backwardgru_out_V_49" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 592 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 593 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_114, i33 %backwardgru_out_V_50" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 593 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 594 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_115, i33 %backwardgru_out_V_51" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 594 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 595 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_116, i33 %backwardgru_out_V_52" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 595 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 596 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_117, i33 %backwardgru_out_V_53" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 596 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 597 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_118, i33 %backwardgru_out_V_54" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 597 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 598 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_119, i33 %backwardgru_out_V_55" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 598 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 599 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_120, i33 %backwardgru_out_V_56" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 599 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 600 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_121, i33 %backwardgru_out_V_57" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 600 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 601 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_122, i33 %backwardgru_out_V_58" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 601 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 602 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_123, i33 %backwardgru_out_V_59" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 602 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 603 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_124, i33 %backwardgru_out_V_60" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 603 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 604 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_125, i33 %backwardgru_out_V_61" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 604 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 605 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_126, i33 %backwardgru_out_V_62" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 605 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 606 [1/1] (1.40ns)   --->   "%write_ln134 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %layer2_out_127, i33 %backwardgru_out_V_63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134]   --->   Operation 606 'write' 'write_ln134' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1> <FIFO>
ST_4 : Operation 607 [1/1] (0.00ns)   --->   "%ret_ln137 = ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:137]   --->   Operation 607 'ret' 'ret_ln137' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.41ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:121) to 'gru_stack_for_bidirectional<ap_fixed,ap_fixed<33,4,5,3,0>,config2_f>' [672]  (0 ns)
	fifo write operation ('write_ln134', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134) on port 'layer2_out_0' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_bidirectional.h:134) [802]  (1.41 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
