// Seed: 463837361
module module_0 (
    input  tri1 id_0,
    output wor  id_1,
    output wire id_2
);
  initial id_1 = id_0;
endmodule
module module_1 (
    input wor id_0
    , id_12,
    input logic id_1,
    output supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wor id_5,
    output uwire id_6,
    output tri1 id_7,
    output logic id_8,
    input supply0 id_9,
    output tri1 id_10
    , id_13
);
  always @(posedge 1) begin
    id_8 <= id_1;
  end
  module_0(
      id_0, id_5, id_6
  );
endmodule
