{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633265755047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633265755052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 03 14:55:54 2021 " "Processing started: Sun Oct 03 14:55:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633265755052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265755052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculette_v3 -c calculette_v3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculette_v3 -c calculette_v3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265755052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633265755326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633265755326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_entity-behavioral " "Found design unit 1: top_entity-behavioral" {  } { { "top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/top_entity.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761547 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_entity " "Found entity 1: top_entity" {  } { { "top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/top_entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265761547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_cla_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_cla_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA-behaviorCLA " "Found design unit 1: CLA-behaviorCLA" {  } { { "Test_CLA_state.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/Test_CLA_state.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761550 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "Test_CLA_state.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/Test_CLA_state.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265761550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sep_diz_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sep_diz_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 separateur_diz_unit-archi_sep_diz_unit " "Found design unit 1: separateur_diz_unit-archi_sep_diz_unit" {  } { { "sep_diz_unit.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/sep_diz_unit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761552 ""} { "Info" "ISGN_ENTITY_NAME" "1 separateur_diz_unit " "Found entity 1: separateur_diz_unit" {  } { { "sep_diz_unit.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/sep_diz_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265761552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nec_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nec_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nec_receiver-bvh " "Found design unit 1: nec_receiver-bvh" {  } { { "nec_receiver.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/nec_receiver.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761555 ""} { "Info" "ISGN_ENTITY_NAME" "1 nec_receiver " "Found entity 1: nec_receiver" {  } { { "nec_receiver.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/nec_receiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265761555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi4bits-archi_multi4bits " "Found design unit 1: multi4bits-archi_multi4bits" {  } { { "multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761558 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi4bits " "Found entity 1: multi4bits" {  } { { "multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265761558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_7_seg-behavior " "Found design unit 1: hex_to_7_seg-behavior" {  } { { "hex_to_7_seg.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/hex_to_7_seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761560 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7_seg " "Found entity 1: hex_to_7_seg" {  } { { "hex_to_7_seg.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/hex_to_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265761560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_de10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi_de10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_de10-archi_hdmi_de10 " "Found design unit 1: hdmi_de10-archi_hdmi_de10" {  } { { "hdmi_de10.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/hdmi_de10.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761563 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_de10 " "Found entity 1: hdmi_de10" {  } { { "hdmi_de10.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/hdmi_de10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265761563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 result_img-behavioral " "Found design unit 1: result_img-behavioral" {  } { { "hdmi.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/hdmi.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761566 ""} { "Info" "ISGN_ENTITY_NAME" "1 result_img " "Found entity 1: result_img" {  } { { "hdmi.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/hdmi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265761566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_ir_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_ir_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_ir_receiver-behav " "Found design unit 1: full_ir_receiver-behav" {  } { { "full_ir_receiver.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/full_ir_receiver.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761569 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_ir_receiver " "Found entity 1: full_ir_receiver" {  } { { "full_ir_receiver.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/full_ir_receiver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265761569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlmulti.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlmulti.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ErorControlMulti-archi_errorMulti " "Found design unit 1: ErorControlMulti-archi_errorMulti" {  } { { "controlMulti.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/controlMulti.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761571 ""} { "Info" "ISGN_ENTITY_NAME" "1 ErorControlMulti " "Found entity 1: ErorControlMulti" {  } { { "controlMulti.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/controlMulti.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265761571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ErorControlAdd-archi_errorAdd " "Found design unit 1: ErorControlAdd-archi_errorAdd" {  } { { "controlAdd.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/controlAdd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761574 ""} { "Info" "ISGN_ENTITY_NAME" "1 ErorControlAdd " "Found entity 1: ErorControlAdd" {  } { { "controlAdd.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/controlAdd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265761574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choix_afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file choix_afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 choix_display-archi_choix_display " "Found design unit 1: choix_display-archi_choix_display" {  } { { "choix_afficheur.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/choix_afficheur.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761577 ""} { "Info" "ISGN_ENTITY_NAME" "1 choix_display " "Found entity 1: choix_display" {  } { { "choix_afficheur.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/choix_afficheur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265761577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculette.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculette.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculator4bits-behavioral " "Found design unit 1: calculator4bits-behavioral" {  } { { "calculette.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/calculette.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761579 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculator4bits " "Found entity 1: calculator4bits" {  } { { "calculette.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/calculette.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265761579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer-Behavioral " "Found design unit 1: buzzer-Behavioral" {  } { { "buzzer.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/buzzer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761582 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/buzzer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265761582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add4bits-archi_add4bits " "Found design unit 1: add4bits-archi_add4bits" {  } { { "add_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/add_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761584 ""} { "Info" "ISGN_ENTITY_NAME" "1 add4bits " "Found entity 1: add4bits" {  } { { "add_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/add_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265761584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7segments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 7segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-archi_seg7 " "Found design unit 1: seg7-archi_seg7" {  } { { "7segments.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/7segments.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761587 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "7segments.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/7segments.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265761587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265761587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_entity " "Elaborating entity \"top_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633265761683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_ir_receiver full_ir_receiver:IR " "Elaborating entity \"full_ir_receiver\" for hierarchy \"full_ir_receiver:IR\"" {  } { { "top_entity.vhd" "IR" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/top_entity.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265761695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nec_receiver full_ir_receiver:IR\|nec_receiver:irRec " "Elaborating entity \"nec_receiver\" for hierarchy \"full_ir_receiver:IR\|nec_receiver:irRec\"" {  } { { "full_ir_receiver.vhd" "irRec" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/full_ir_receiver.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265761709 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp nec_receiver.vhd(55) " "Verilog HDL or VHDL warning at nec_receiver.vhd(55): object \"temp\" assigned a value but never read" {  } { { "nec_receiver.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/nec_receiver.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633265761711 "|top_entity|full_ir_receiver:IR|nec_receiver:irRec"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LG_reg nec_receiver.vhd(66) " "Verilog HDL or VHDL warning at nec_receiver.vhd(66): object \"LG_reg\" assigned a value but never read" {  } { { "nec_receiver.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/nec_receiver.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633265761711 "|top_entity|full_ir_receiver:IR|nec_receiver:irRec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 full_ir_receiver:IR\|seg7:hex00 " "Elaborating entity \"seg7\" for hierarchy \"full_ir_receiver:IR\|seg7:hex00\"" {  } { { "full_ir_receiver.vhd" "hex00" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/full_ir_receiver.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265761712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator4bits calculator4bits:calculette " "Elaborating entity \"calculator4bits\" for hierarchy \"calculator4bits:calculette\"" {  } { { "top_entity.vhd" "calculette" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/top_entity.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265761722 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cinCLA calculette.vhd(18) " "VHDL Signal Declaration warning at calculette.vhd(18): used implicit default value for signal \"cinCLA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "calculette.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/calculette.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633265761722 "|top_entity|calculator4bits:calculette"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode calculette.vhd(247) " "VHDL Process Statement warning at calculette.vhd(247): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calculette.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/calculette.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1633265761724 "|top_entity|calculator4bits:calculette"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "mode calculette.vhd(267) " "VHDL warning at calculette.vhd(267): sensitivity list already contains mode" {  } { { "calculette.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/calculette.vhd" 267 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265761724 "|top_entity|calculator4bits:calculette"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "add4bits calculator4bits:calculette\|add4bits:add0 A:archi_add4bits " "Elaborating entity \"add4bits\" using architecture \"A:archi_add4bits\" for hierarchy \"calculator4bits:calculette\|add4bits:add0\"" {  } { { "calculette.vhd" "add0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/calculette.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265761734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ErorControlAdd calculator4bits:calculette\|ErorControlAdd:controlAdd " "Elaborating entity \"ErorControlAdd\" for hierarchy \"calculator4bits:calculette\|ErorControlAdd:controlAdd\"" {  } { { "calculette.vhd" "controlAdd" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/calculette.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265761736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi4bits calculator4bits:calculette\|multi4bits:multi0 " "Elaborating entity \"multi4bits\" for hierarchy \"calculator4bits:calculette\|multi4bits:multi0\"" {  } { { "calculette.vhd" "multi0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/calculette.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265761737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ErorControlMulti calculator4bits:calculette\|ErorControlMulti:controlMulti " "Elaborating entity \"ErorControlMulti\" for hierarchy \"calculator4bits:calculette\|ErorControlMulti:controlMulti\"" {  } { { "calculette.vhd" "controlMulti" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/calculette.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265761739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA calculator4bits:calculette\|CLA:CLA0 " "Elaborating entity \"CLA\" for hierarchy \"calculator4bits:calculette\|CLA:CLA0\"" {  } { { "calculette.vhd" "CLA0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/calculette.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265761740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choix_display calculator4bits:calculette\|choix_display:choix_d0 " "Elaborating entity \"choix_display\" for hierarchy \"calculator4bits:calculette\|choix_display:choix_d0\"" {  } { { "calculette.vhd" "choix_d0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/calculette.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265761754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separateur_diz_unit calculator4bits:calculette\|separateur_diz_unit:sepA " "Elaborating entity \"separateur_diz_unit\" for hierarchy \"calculator4bits:calculette\|separateur_diz_unit:sepA\"" {  } { { "calculette.vhd" "sepA" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/calculette.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265761756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_de10 calculator4bits:calculette\|hdmi_de10:hdmi_out0 " "Elaborating entity \"hdmi_de10\" for hierarchy \"calculator4bits:calculette\|hdmi_de10:hdmi_out0\"" {  } { { "calculette.vhd" "hdmi_out0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/calculette.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265761763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "result_img calculator4bits:calculette\|hdmi_de10:hdmi_out0\|result_img:res_img A:behavioral " "Elaborating entity \"result_img\" using architecture \"A:behavioral\" for hierarchy \"calculator4bits:calculette\|hdmi_de10:hdmi_out0\|result_img:res_img\"" {  } { { "hdmi_de10.vhd" "res_img" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/hdmi_de10.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265761770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:buz " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:buz\"" {  } { { "top_entity.vhd" "buz" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/top_entity.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265761778 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "calculator4bits:calculette\|multi4bits:multi0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calculator4bits:calculette\|multi4bits:multi0\|Mult0\"" {  } { { "multi_4bits.vhd" "Mult0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633265762248 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "calculator4bits:calculette\|multi4bits:multi0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calculator4bits:calculette\|multi4bits:multi0\|Mult1\"" {  } { { "multi_4bits.vhd" "Mult1" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633265762248 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "calculator4bits:calculette\|separateur_diz_unit:sepRes\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"calculator4bits:calculette\|separateur_diz_unit:sepRes\|Div0\"" {  } { { "sep_diz_unit.vhd" "Div0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/sep_diz_unit.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633265762248 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "calculator4bits:calculette\|separateur_diz_unit:sepB\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"calculator4bits:calculette\|separateur_diz_unit:sepB\|Div0\"" {  } { { "sep_diz_unit.vhd" "Div0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/sep_diz_unit.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633265762248 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "calculator4bits:calculette\|separateur_diz_unit:sepA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"calculator4bits:calculette\|separateur_diz_unit:sepA\|Div0\"" {  } { { "sep_diz_unit.vhd" "Div0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/sep_diz_unit.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633265762248 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1633265762248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult0\"" {  } { { "multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265762278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult0 " "Instantiated megafunction \"calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762278 ""}  } { { "multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633265762278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9js.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9js.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9js " "Found entity 1: mult_9js" {  } { { "db/mult_9js.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/mult_9js.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265762307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265762307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult1\"" {  } { { "multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265762314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult1 " "Instantiated megafunction \"calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762314 ""}  } { { "multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633265762314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6cs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6cs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6cs " "Found entity 1: mult_6cs" {  } { { "db/mult_6cs.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/mult_6cs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265762342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265762342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator4bits:calculette\|separateur_diz_unit:sepRes\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"calculator4bits:calculette\|separateur_diz_unit:sepRes\|lpm_divide:Div0\"" {  } { { "sep_diz_unit.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/sep_diz_unit.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265762363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculator4bits:calculette\|separateur_diz_unit:sepRes\|lpm_divide:Div0 " "Instantiated megafunction \"calculator4bits:calculette\|separateur_diz_unit:sepRes\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762363 ""}  } { { "sep_diz_unit.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/sep_diz_unit.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633265762363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v9o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_v9o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v9o " "Found entity 1: lpm_divide_v9o" {  } { { "db/lpm_divide_v9o.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/lpm_divide_v9o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265762389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265762389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4ag " "Found entity 1: abs_divider_4ag" {  } { { "db/abs_divider_4ag.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/abs_divider_4ag.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265762400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265762400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/alt_u_div_see.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265762412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265762412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265762443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265762443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265762474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265762474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/lpm_abs_o99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633265762487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265762487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator4bits:calculette\|separateur_diz_unit:sepB\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"calculator4bits:calculette\|separateur_diz_unit:sepB\|lpm_divide:Div0\"" {  } { { "sep_diz_unit.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/sep_diz_unit.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265762497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculator4bits:calculette\|separateur_diz_unit:sepB\|lpm_divide:Div0 " "Instantiated megafunction \"calculator4bits:calculette\|separateur_diz_unit:sepB\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633265762497 ""}  } { { "sep_diz_unit.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/sep_diz_unit.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633265762497 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\] " "Synthesized away node \"calculator4bits:calculette\|multi4bits:multi0\|lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_9js.tdf" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/db/mult_9js.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intel-fpga-complete/intel-fpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "multi_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd" 30 -1 0 } } { "calculette.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/calculette.vhd" 94 0 0 } } { "top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/top_entity.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633265762555 "|top_entity|calculator4bits:calculette|multi4bits:multi0|lpm_mult:Mult0|mult_9js:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1633265762555 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1633265762555 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "92 " "Ignored 92 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "18 " "Ignored 18 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1633265762704 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "74 " "Ignored 74 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1633265762704 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1633265762704 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cinCLA GND " "Pin \"cinCLA\" is stuck at GND" {  } { { "top_entity.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet V3/top_entity.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633265763174 "|top_entity|cinCLA"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1633265763174 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633265763232 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633265764231 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633265764231 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1292 " "Implemented 1292 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633265764297 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633265764297 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1210 " "Implemented 1210 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633265764297 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633265764297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633265764308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 03 14:56:04 2021 " "Processing ended: Sun Oct 03 14:56:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633265764308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633265764308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633265764308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633265764308 ""}
