{:input (genetic.representation/genetic-representation "../distilledmedium/57252.FB04FE7F.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_41_48, wire1_42_49, wire2_31, wire3_32, wire4_40, wire5_47);\n  wire \\:missing_edge ;\n  input wire0_41_48;\n  wire wire0_41_48;\n  wire wire10_14;\n  wire wire10_15_36_50;\n  wire wire11_13;\n  wire wire11_14_39;\n  wire wire12_13;\n  wire wire12_15_46;\n  wire wire13_31;\n  wire wire14_16;\n  wire wire15_16;\n  wire wire16_32;\n  wire wire17_18_22_42;\n  wire wire17_19;\n  wire wire17_20_22_41;\n  wire wire18_19;\n  wire wire18_20_23_43;\n  wire wire19_21;\n  input wire1_42_49;\n  wire wire1_42_49;\n  wire wire20_21;\n  wire wire21_37;\n  wire wire22_23;\n  wire wire23_38;\n  wire wire24_25_29_49;\n  wire wire24_26;\n  wire wire24_27_29_48;\n  wire wire25_26;\n  wire wire25_27_30_50;\n  wire wire26_28;\n  wire wire27_28;\n  wire wire28_44;\n  wire wire29_30;\n  output wire2_31;\n  wire wire2_31;\n  wire wire30_45;\n  wire wire33_34;\n  wire wire35_36;\n  wire wire37_39;\n  wire wire38_40;\n  output wire3_32;\n  wire wire3_32;\n  wire wire44_46;\n  wire wire45_47;\n  output wire4_40;\n  wire wire4_40;\n  output wire5_47;\n  wire wire5_47;\n  wire wire6_33;\n  wire wire7_35;\n  wire wire8;\n  wire wire9_11;\n  wire wire9_12_34_43;\n  assign wire9_11 = 2'h1 >> wire9_12_34_43;\n  assign wire18_19 = 4'h8 >> { wire18_20_23_43, wire17_18_22_42 };\n  assign wire19_21 = 4'he >> { wire18_19, wire17_19 };\n  assign wire20_21 = 4'h8 >> { wire17_20_22_41, wire18_20_23_43 };\n  assign wire21_37 = 4'he >> { wire20_21, wire19_21 };\n  assign wire22_23 = 4'h6 >> { wire17_18_22_42, wire17_20_22_41 };\n  assign wire23_38 = 4'h6 >> { wire18_20_23_43, wire22_23 };\n  assign wire24_26 = 4'h8 >> { wire24_25_29_49, wire24_27_29_48 };\n  assign wire25_26 = 4'h8 >> { wire25_27_30_50, wire24_25_29_49 };\n  assign wire26_28 = 4'he >> { wire25_26, wire24_26 };\n  assign wire27_28 = 4'h8 >> { wire24_27_29_48, wire25_27_30_50 };\n  assign wire10_14 = 2'h1 >> wire10_15_36_50;\n  assign wire28_44 = 4'he >> { wire27_28, wire26_28 };\n  assign wire29_30 = 4'h6 >> { wire24_25_29_49, wire24_27_29_48 };\n  assign wire30_45 = 4'h6 >> { wire25_27_30_50, wire29_30 };\n  assign wire11_13 = 4'h8 >> { wire9_11, wire11_14_39 };\n  assign wire12_13 = 4'h8 >> { wire9_12_34_43, wire12_15_46 };\n  assign wire13_31 = 4'he >> { wire12_13, wire11_13 };\n  assign wire14_16 = 4'h8 >> { wire10_14, wire11_14_39 };\n  assign wire15_16 = 4'h8 >> { wire10_15_36_50, wire12_15_46 };\n  assign wire16_32 = 4'he >> { wire15_16, wire14_16 };\n  assign wire17_19 = 4'h8 >> { wire17_18_22_42, wire17_20_22_41 };\n  assign wire6_33 = 1'h0;\n  assign wire7_35 = 1'h1;\n  assign wire8 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire25_27_30_50 = wire10_15_36_50;\n  assign wire24_25_29_49 = wire1_42_49;\n  assign wire24_27_29_48 = wire0_41_48;\n  assign wire5_47 = wire45_47;\n  assign wire12_15_46 = wire44_46;\n  assign wire45_47 = wire30_45;\n  assign wire44_46 = wire28_44;\n  assign wire18_20_23_43 = wire9_12_34_43;\n  assign wire17_18_22_42 = wire1_42_49;\n  assign wire17_20_22_41 = wire0_41_48;\n  assign wire4_40 = wire38_40;\n  assign wire11_14_39 = wire37_39;\n  assign wire38_40 = wire23_38;\n  assign wire37_39 = wire21_37;\n  assign wire10_15_36_50 = wire35_36;\n  assign wire35_36 = wire7_35;\n  assign wire9_12_34_43 = wire33_34;\n  assign wire33_34 = wire6_33;\n  assign wire3_32 = wire16_32;\n  assign wire2_31 = wire13_31;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:3.1-104.10\" *)\nmodule postsynth(wire0_41_48, wire1_42_49, wire2_31, wire3_32, wire4_40, wire5_47);\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:5.9-5.20\" *)\n  input wire0_41_48;\n  wire wire0_41_48;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:7.8-7.17\" *)\n  wire wire10_14;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:8.8-8.23\" *)\n  wire wire10_15_36_50;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:9.8-9.17\" *)\n  wire wire11_13;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:10.8-10.20\" *)\n  wire wire11_14_39;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:11.8-11.17\" *)\n  wire wire12_13;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:12.8-12.20\" *)\n  wire wire12_15_46;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:13.8-13.17\" *)\n  wire wire13_31;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:14.8-14.17\" *)\n  wire wire14_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:15.8-15.17\" *)\n  wire wire15_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:16.8-16.17\" *)\n  wire wire16_32;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:17.8-17.23\" *)\n  wire wire17_18_22_42;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:18.8-18.17\" *)\n  wire wire17_19;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:19.8-19.23\" *)\n  wire wire17_20_22_41;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:20.8-20.17\" *)\n  wire wire18_19;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:21.8-21.23\" *)\n  wire wire18_20_23_43;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:22.8-22.17\" *)\n  wire wire19_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:23.9-23.20\" *)\n  input wire1_42_49;\n  wire wire1_42_49;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:25.8-25.17\" *)\n  wire wire20_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:26.8-26.17\" *)\n  wire wire21_37;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:27.8-27.17\" *)\n  wire wire22_23;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:28.8-28.17\" *)\n  wire wire23_38;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:29.8-29.23\" *)\n  wire wire24_25_29_49;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:30.8-30.17\" *)\n  wire wire24_26;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:31.8-31.23\" *)\n  wire wire24_27_29_48;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:32.8-32.17\" *)\n  wire wire25_26;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:33.8-33.23\" *)\n  wire wire25_27_30_50;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:35.8-35.17\" *)\n  wire wire27_28;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:36.8-36.17\" *)\n  wire wire28_44;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:37.8-37.17\" *)\n  wire wire29_30;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:38.10-38.18\" *)\n  output wire2_31;\n  wire wire2_31;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:40.8-40.17\" *)\n  wire wire30_45;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:41.8-41.17\" *)\n  wire wire33_34;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:42.8-42.17\" *)\n  wire wire35_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:43.8-43.17\" *)\n  wire wire37_39;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:44.8-44.17\" *)\n  wire wire38_40;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:45.10-45.18\" *)\n  output wire3_32;\n  wire wire3_32;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:47.8-47.17\" *)\n  wire wire44_46;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:48.8-48.17\" *)\n  wire wire45_47;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:49.10-49.18\" *)\n  output wire4_40;\n  wire wire4_40;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:51.10-51.18\" *)\n  output wire5_47;\n  wire wire5_47;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:53.8-53.16\" *)\n  wire wire6_33;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:54.8-54.16\" *)\n  wire wire7_35;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:55.8-55.13\" *)\n  wire wire8;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:56.8-56.16\" *)\n  wire wire9_11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/BAAFDC39.v:57.8-57.22\" *)\n  wire wire9_12_34_43;\n  assign wire4_40 = wire1_42_49 ^ wire0_41_48;\n  assign wire2_31 = wire1_42_49 & wire0_41_48;\n  assign wire3_32 = wire1_42_49 | wire0_41_48;\n  assign wire5_47 = ~(wire1_42_49 ^ wire0_41_48);\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_14 = 1'h0;\n  assign wire10_15_36_50 = 1'h1;\n  assign wire11_13 = wire2_31;\n  assign wire11_14_39 = wire2_31;\n  assign wire12_13 = 1'h0;\n  assign wire12_15_46 = wire3_32;\n  assign wire13_31 = wire2_31;\n  assign wire14_16 = 1'h0;\n  assign wire15_16 = wire3_32;\n  assign wire16_32 = wire3_32;\n  assign wire17_18_22_42 = wire1_42_49;\n  assign wire17_19 = wire2_31;\n  assign wire17_20_22_41 = wire0_41_48;\n  assign wire18_19 = 1'h0;\n  assign wire18_20_23_43 = 1'h0;\n  assign wire19_21 = wire2_31;\n  assign wire20_21 = 1'h0;\n  assign wire21_37 = wire2_31;\n  assign wire22_23 = wire4_40;\n  assign wire23_38 = wire4_40;\n  assign wire24_25_29_49 = wire1_42_49;\n  assign wire24_26 = wire2_31;\n  assign wire24_27_29_48 = wire0_41_48;\n  assign wire25_26 = wire1_42_49;\n  assign wire25_27_30_50 = 1'h1;\n  assign wire27_28 = wire0_41_48;\n  assign wire28_44 = wire3_32;\n  assign wire29_30 = wire4_40;\n  assign wire30_45 = wire5_47;\n  assign wire33_34 = 1'h0;\n  assign wire35_36 = 1'h1;\n  assign wire37_39 = wire2_31;\n  assign wire38_40 = wire4_40;\n  assign wire44_46 = wire3_32;\n  assign wire45_47 = wire5_47;\n  assign wire6_33 = 1'h0;\n  assign wire7_35 = 1'h1;\n  assign wire8 = 1'h0;\n  assign wire9_11 = 1'h1;\n  assign wire9_12_34_43 = 1'h0;\nendmodule\n", :proof {:exit 1, :out "", :err "Traceback (most recent call last):\n  File \"../SymbiYosys/sbysrc/sby.py\", line 22, in <module>\n    from sby_core import SbyConfig, SbyTask, SbyAbort, process_filename\n  File \"/vagrant/SymbiYosys/sbysrc/sby_core.py\", line 26, in <module>\n    from sby_design import SbyProperty, SbyModule, design_hierarchy\n  File \"/vagrant/SymbiYosys/sbysrc/sby_design.py\", line 21, in <module>\n    from dataclasses import dataclass, field\nModuleNotFoundError: No module named 'dataclasses'\n"}}}