$date
	Sun Oct 23 07:06:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#385703
b10110 !
1"
#385706
b10110 &
b10110 %
1$
#385707
0"
#385710
b1011 &
b1011 %
#385714
b100010 &
b100010 %
#385718
b10001 &
b10001 %
#385722
b110100 &
b110100 %
#385726
b11010 &
b11010 %
#385730
b1101 &
b1101 %
#385734
b101000 &
b101000 %
#385738
b10100 &
b10100 %
#385742
b1010 &
b1010 %
#385746
b101 &
b101 %
#385750
b10000 &
b10000 %
#385754
b1000 &
b1000 %
#385758
b100 &
b100 %
#385762
b10 &
b10 %
#385766
b1 &
1#
b1 %
#385770
b0 &
b0 %
0#
0$
#1427523
1"
#1427526
b10110 &
b10110 %
1$
#1427527
0"
#1427530
b1011 &
b1011 %
#1427534
b100010 &
b100010 %
#1427538
b10001 &
b10001 %
#1427542
b110100 &
b110100 %
#1427546
b11010 &
b11010 %
#1427550
b1101 &
b1101 %
#1427554
b101000 &
b101000 %
#1427558
b10100 &
b10100 %
#1427562
b1010 &
b1010 %
#1427566
b101 &
b101 %
#1427570
b10000 &
b10000 %
#1427574
b1000 &
b1000 %
#1427578
b100 &
b100 %
#1427582
b10 &
b10 %
#1427586
b1 &
b1 %
1#
#1427590
b0 &
0#
b0 %
0$
#2446787
b1010 !
1"
#2446790
b1010 &
b1010 %
1$
#2446791
0"
#2446794
b101 &
b101 %
#2446798
b10000 &
b10000 %
#2446802
b1000 &
b1000 %
#2446806
b100 &
b100 %
#2446810
b10 &
b10 %
#2446814
b1 &
1#
b1 %
#2446818
b0 &
b0 %
0#
0$
#4500012
