// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "03/09/2020 11:09:51"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module paint (
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[17:0] LEDR;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \movement_divider|RateDivider[0]~28_combout ;
wire \movement_divider|RateDivider[0]~feeder_combout ;
wire \SW[16]~input_o ;
wire \movement_divider|always0~0_combout ;
wire \movement_divider|RateDivider[0]~29 ;
wire \movement_divider|RateDivider[1]~30_combout ;
wire \movement_divider|RateDivider[1]~feeder_combout ;
wire \movement_divider|RateDivider[1]~31 ;
wire \movement_divider|RateDivider[2]~32_combout ;
wire \movement_divider|RateDivider[2]~feeder_combout ;
wire \movement_divider|RateDivider[2]~33 ;
wire \movement_divider|RateDivider[3]~34_combout ;
wire \movement_divider|RateDivider[3]~feeder_combout ;
wire \movement_divider|RateDivider[3]~35 ;
wire \movement_divider|RateDivider[4]~36_combout ;
wire \movement_divider|RateDivider[4]~feeder_combout ;
wire \movement_divider|RateDivider[4]~37 ;
wire \movement_divider|RateDivider[5]~38_combout ;
wire \movement_divider|RateDivider[5]~feeder_combout ;
wire \movement_divider|RateDivider[5]~39 ;
wire \movement_divider|RateDivider[6]~40_combout ;
wire \movement_divider|RateDivider[6]~feeder_combout ;
wire \movement_divider|RateDivider[6]~41 ;
wire \movement_divider|RateDivider[7]~42_combout ;
wire \movement_divider|RateDivider[7]~feeder_combout ;
wire \movement_divider|RateDivider[7]~43 ;
wire \movement_divider|RateDivider[8]~44_combout ;
wire \movement_divider|RateDivider[8]~feeder_combout ;
wire \movement_divider|RateDivider[8]~45 ;
wire \movement_divider|RateDivider[9]~46_combout ;
wire \movement_divider|RateDivider[9]~feeder_combout ;
wire \movement_divider|RateDivider[9]~47 ;
wire \movement_divider|RateDivider[10]~48_combout ;
wire \movement_divider|RateDivider[10]~feeder_combout ;
wire \~GND~combout ;
wire \movement_divider|RateDivider[10]~49 ;
wire \movement_divider|RateDivider[11]~50_combout ;
wire \movement_divider|RateDivider[11]~feeder_combout ;
wire \movement_divider|RateDivider[11]~51 ;
wire \movement_divider|RateDivider[12]~52_combout ;
wire \movement_divider|RateDivider[12]~feeder_combout ;
wire \movement_divider|RateDivider[12]~53 ;
wire \movement_divider|RateDivider[13]~54_combout ;
wire \movement_divider|RateDivider[13]~feeder_combout ;
wire \movement_divider|RateDivider[13]~55 ;
wire \movement_divider|RateDivider[14]~56_combout ;
wire \movement_divider|RateDivider[14]~feeder_combout ;
wire \movement_divider|RateDivider[14]~57 ;
wire \movement_divider|RateDivider[15]~58_combout ;
wire \movement_divider|RateDivider[15]~feeder_combout ;
wire \movement_divider|RateDivider[15]~59 ;
wire \movement_divider|RateDivider[16]~60_combout ;
wire \movement_divider|RateDivider[16]~feeder_combout ;
wire \movement_divider|RateDivider[16]~61 ;
wire \movement_divider|RateDivider[17]~62_combout ;
wire \movement_divider|RateDivider[17]~feeder_combout ;
wire \movement_divider|RateDivider[17]~63 ;
wire \movement_divider|RateDivider[18]~64_combout ;
wire \movement_divider|RateDivider[18]~65 ;
wire \movement_divider|RateDivider[19]~66_combout ;
wire \movement_divider|RateDivider[19]~67 ;
wire \movement_divider|RateDivider[20]~68_combout ;
wire \movement_divider|RateDivider[20]~69 ;
wire \movement_divider|RateDivider[21]~70_combout ;
wire \movement_divider|RateDivider[21]~71 ;
wire \movement_divider|RateDivider[22]~72_combout ;
wire \movement_divider|RateDivider[22]~73 ;
wire \movement_divider|RateDivider[23]~74_combout ;
wire \movement_divider|Equal1~6_combout ;
wire \movement_divider|Equal1~5_combout ;
wire \movement_divider|Equal1~3_combout ;
wire \movement_divider|Equal1~2_combout ;
wire \movement_divider|Equal1~0_combout ;
wire \movement_divider|Equal1~1_combout ;
wire \movement_divider|Equal1~4_combout ;
wire \movement_divider|RateDivider[23]~75 ;
wire \movement_divider|RateDivider[24]~76_combout ;
wire \movement_divider|RateDivider[24]~77 ;
wire \movement_divider|RateDivider[25]~78_combout ;
wire \movement_divider|RateDivider[25]~79 ;
wire \movement_divider|RateDivider[26]~80_combout ;
wire \movement_divider|RateDivider[26]~81 ;
wire \movement_divider|RateDivider[27]~82_combout ;
wire \movement_divider|Equal1~7_combout ;
wire \movement_divider|Equal1~combout ;
wire \movement_divider|Equal1~clkctrl_outclk ;
wire \movement|outY[0]~8_combout ;
wire \KEY[0]~input_o ;
wire \KEY[2]~input_o ;
wire \movement|outY~10_combout ;
wire \movement|outY[0]~9 ;
wire \movement|outY[1]~11_combout ;
wire \movement|outY[1]~12 ;
wire \movement|outY[2]~13_combout ;
wire \movement|outY[2]~14 ;
wire \movement|outY[3]~15_combout ;
wire \movement|outY[3]~16 ;
wire \movement|outY[4]~17_combout ;
wire \movement|outY[4]~18 ;
wire \movement|outY[5]~19_combout ;
wire \movement|outY[5]~20 ;
wire \movement|outY[6]~21_combout ;
wire \movement|outY[6]~22 ;
wire \movement|outY[7]~23_combout ;
wire \movement|outX[0]~8_combout ;
wire \KEY[3]~input_o ;
wire \KEY[1]~input_o ;
wire \movement|outX~10_combout ;
wire \movement|outX[0]~9 ;
wire \movement|outX[1]~11_combout ;
wire \movement|outX[1]~12 ;
wire \movement|outX[2]~13_combout ;
wire \movement|outX[2]~14 ;
wire \movement|outX[3]~15_combout ;
wire \movement|outX[3]~16 ;
wire \movement|outX[4]~17_combout ;
wire \movement|outX[4]~18 ;
wire \movement|outX[5]~19_combout ;
wire \movement|outX[5]~20 ;
wire \movement|outX[6]~21_combout ;
wire \movement|outX[6]~22 ;
wire \movement|outX[7]~23_combout ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~3_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~1_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~4_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~2_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~9_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|yCounter[0]~10_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~8_combout ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~1 ;
wire \VGA|controller|controller_translator|mem_address[7]~3 ;
wire \VGA|controller|controller_translator|mem_address[8]~5 ;
wire \VGA|controller|controller_translator|mem_address[9]~7 ;
wire \VGA|controller|controller_translator|mem_address[10]~9 ;
wire \VGA|controller|controller_translator|mem_address[11]~11 ;
wire \VGA|controller|controller_translator|mem_address[12]~13 ;
wire \VGA|controller|controller_translator|mem_address[13]~15 ;
wire \VGA|controller|controller_translator|mem_address[14]~17 ;
wire \VGA|controller|controller_translator|mem_address[15]~18_combout ;
wire \VGA|controller|controller_translator|mem_address[14]~16_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~14_combout ;
wire \VGA|controller|controller_translator|Add0~15 ;
wire \VGA|controller|controller_translator|Add0~16_combout ;
wire \VGA|controller|controller_translator|mem_address[15]~19 ;
wire \VGA|controller|controller_translator|mem_address[16]~20_combout ;
wire \SW[8]~input_o ;
wire \d0|colour~2_combout ;
wire \movement_divider2|RateDivider[0]~28_combout ;
wire \movement_divider2|RateDivider[0]~feeder_combout ;
wire \movement_divider2|always0~0_combout ;
wire \movement_divider2|RateDivider[0]~29 ;
wire \movement_divider2|RateDivider[1]~30_combout ;
wire \movement_divider2|RateDivider[1]~feeder_combout ;
wire \movement_divider2|RateDivider[1]~31 ;
wire \movement_divider2|RateDivider[2]~32_combout ;
wire \movement_divider2|RateDivider[2]~feeder_combout ;
wire \movement_divider2|RateDivider[2]~33 ;
wire \movement_divider2|RateDivider[3]~34_combout ;
wire \movement_divider2|RateDivider[3]~feeder_combout ;
wire \movement_divider2|RateDivider[3]~35 ;
wire \movement_divider2|RateDivider[4]~36_combout ;
wire \movement_divider2|RateDivider[4]~feeder_combout ;
wire \movement_divider2|RateDivider[4]~37 ;
wire \movement_divider2|RateDivider[5]~38_combout ;
wire \movement_divider2|RateDivider[5]~feeder_combout ;
wire \movement_divider2|RateDivider[5]~39 ;
wire \movement_divider2|RateDivider[6]~40_combout ;
wire \movement_divider2|RateDivider[6]~feeder_combout ;
wire \movement_divider2|RateDivider[6]~41 ;
wire \movement_divider2|RateDivider[7]~42_combout ;
wire \movement_divider2|RateDivider[7]~feeder_combout ;
wire \movement_divider2|RateDivider[7]~43 ;
wire \movement_divider2|RateDivider[8]~44_combout ;
wire \movement_divider2|RateDivider[8]~feeder_combout ;
wire \movement_divider2|RateDivider[8]~45 ;
wire \movement_divider2|RateDivider[9]~46_combout ;
wire \movement_divider2|RateDivider[9]~feeder_combout ;
wire \movement_divider2|RateDivider[9]~47 ;
wire \movement_divider2|RateDivider[10]~48_combout ;
wire \movement_divider2|RateDivider[10]~feeder_combout ;
wire \movement_divider2|RateDivider[10]~49 ;
wire \movement_divider2|RateDivider[11]~50_combout ;
wire \movement_divider2|RateDivider[11]~feeder_combout ;
wire \movement_divider2|RateDivider[11]~51 ;
wire \movement_divider2|RateDivider[12]~52_combout ;
wire \movement_divider2|RateDivider[12]~feeder_combout ;
wire \movement_divider2|RateDivider[12]~53 ;
wire \movement_divider2|RateDivider[13]~54_combout ;
wire \movement_divider2|RateDivider[13]~feeder_combout ;
wire \movement_divider2|RateDivider[13]~55 ;
wire \movement_divider2|RateDivider[14]~56_combout ;
wire \movement_divider2|RateDivider[14]~feeder_combout ;
wire \movement_divider2|RateDivider[14]~57 ;
wire \movement_divider2|RateDivider[15]~58_combout ;
wire \movement_divider2|RateDivider[15]~feeder_combout ;
wire \movement_divider2|RateDivider[15]~59 ;
wire \movement_divider2|RateDivider[16]~60_combout ;
wire \movement_divider2|RateDivider[16]~feeder_combout ;
wire \movement_divider2|RateDivider[16]~61 ;
wire \movement_divider2|RateDivider[17]~62_combout ;
wire \movement_divider2|RateDivider[17]~feeder_combout ;
wire \movement_divider2|RateDivider[17]~63 ;
wire \movement_divider2|RateDivider[18]~64_combout ;
wire \movement_divider2|RateDivider[18]~65 ;
wire \movement_divider2|RateDivider[19]~66_combout ;
wire \movement_divider2|RateDivider[19]~67 ;
wire \movement_divider2|RateDivider[20]~68_combout ;
wire \movement_divider2|RateDivider[20]~69 ;
wire \movement_divider2|RateDivider[21]~70_combout ;
wire \movement_divider2|RateDivider[21]~71 ;
wire \movement_divider2|RateDivider[22]~72_combout ;
wire \movement_divider2|RateDivider[22]~73 ;
wire \movement_divider2|RateDivider[23]~74_combout ;
wire \movement_divider2|RateDivider[23]~75 ;
wire \movement_divider2|RateDivider[24]~76_combout ;
wire \movement_divider2|RateDivider[24]~77 ;
wire \movement_divider2|RateDivider[25]~78_combout ;
wire \movement_divider2|RateDivider[25]~79 ;
wire \movement_divider2|RateDivider[26]~80_combout ;
wire \movement_divider2|RateDivider[26]~81 ;
wire \movement_divider2|RateDivider[27]~82_combout ;
wire \movement_divider2|Equal1~8_combout ;
wire \movement_divider2|Equal1~3_combout ;
wire \movement_divider2|Equal1~4_combout ;
wire \movement_divider2|Equal1~2_combout ;
wire \movement_divider2|Equal1~1_combout ;
wire \movement_divider2|Equal1~5_combout ;
wire \movement_divider2|Equal1~7_combout ;
wire \movement_divider2|Equal1~6_combout ;
wire \movement_divider2|Equal1~0_combout ;
wire \movement_divider2|Equal1~0clkctrl_outclk ;
wire \SW[17]~input_o ;
wire \c0|state~7_combout ;
wire \c0|state.SLOADX~q ;
wire \c0|state~6_combout ;
wire \c0|state.SLOADY~q ;
wire \c0|state~5_combout ;
wire \c0|state.SDRAW~q ;
wire \d0|colour[2]~1_combout ;
wire \SW[1]~input_o ;
wire \d0|countX~3_combout ;
wire \d0|countX~1_combout ;
wire \SW[2]~input_o ;
wire \d0|countX~2_combout ;
wire \d0|countX~0_combout ;
wire \SW[0]~input_o ;
wire \d0|countX~4_combout ;
wire \d0|x~8_combout ;
wire \d0|x[5]~1_combout ;
wire \d0|outX[0]~0_combout ;
wire \d0|x~7_combout ;
wire \d0|outX[0]~1 ;
wire \d0|outX[1]~2_combout ;
wire \d0|x~6_combout ;
wire \d0|outX[1]~3 ;
wire \d0|outX[2]~4_combout ;
wire \d0|x~5_combout ;
wire \d0|outX[2]~5 ;
wire \d0|outX[3]~6_combout ;
wire \d0|x~4_combout ;
wire \d0|outX[3]~7 ;
wire \d0|outX[4]~8_combout ;
wire \d0|x~3_combout ;
wire \d0|outX[4]~9 ;
wire \d0|outX[5]~10_combout ;
wire \d0|x~2_combout ;
wire \d0|outX[5]~11 ;
wire \d0|outX[6]~12_combout ;
wire \d0|y~6_combout ;
wire \d0|y[6]~1_combout ;
wire \d0|countY~3_combout ;
wire \d0|countY~0_combout ;
wire \d0|countY~2_combout ;
wire \d0|countY[2]~feeder_combout ;
wire \d0|countY[2]~1_combout ;
wire \d0|countY~4_combout ;
wire \d0|Add3~0_combout ;
wire \VGA|user_input_translator|Add1~0_combout ;
wire \d0|x~0_combout ;
wire \d0|outX[6]~13 ;
wire \d0|outX[7]~14_combout ;
wire \d0|y~5_combout ;
wire \d0|Add3~1 ;
wire \d0|Add3~2_combout ;
wire \VGA|user_input_translator|Add1~1 ;
wire \VGA|user_input_translator|Add1~2_combout ;
wire \d0|y~4_combout ;
wire \d0|Add3~3 ;
wire \d0|Add3~4_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \VGA|user_input_translator|Add1~3 ;
wire \VGA|user_input_translator|Add1~4_combout ;
wire \d0|y~3_combout ;
wire \d0|Add3~5 ;
wire \d0|Add3~6_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add1~5 ;
wire \VGA|user_input_translator|Add1~6_combout ;
wire \d0|y~2_combout ;
wire \d0|Add3~7 ;
wire \d0|Add3~8_combout ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add1~7 ;
wire \VGA|user_input_translator|Add1~8_combout ;
wire \d0|y~0_combout ;
wire \d0|Add3~9 ;
wire \d0|Add3~10_combout ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add1~9 ;
wire \VGA|user_input_translator|Add1~10_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~10_combout ;
wire \SW[9]~input_o ;
wire \d0|colour~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a29 ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \d0|y~7_combout ;
wire \d0|Add3~11 ;
wire \d0|Add3~12_combout ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add1~11 ;
wire \VGA|user_input_translator|Add1~12_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~12_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add1~13 ;
wire \VGA|user_input_translator|Add1~15 ;
wire \VGA|user_input_translator|Add1~17 ;
wire \VGA|user_input_translator|Add1~18_combout ;
wire \VGA|user_input_translator|Add1~16_combout ;
wire \VGA|user_input_translator|Add1~14_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[1]~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[1]~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ;
wire \SW[7]~input_o ;
wire \d0|colour~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[1]~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w ;
wire [7:0] \d0|x ;
wire [7:0] \d0|y ;
wire [3:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [2:0] \d0|countX ;
wire [27:0] \movement_divider2|RateDivider ;
wire [2:0] \d0|countY ;
wire [27:0] \movement_divider|RateDivider ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode326w ;
wire [7:0] \movement|outX ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode383w ;
wire [7:0] \movement|outY ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode393w ;
wire [9:0] \VGA|controller|yCounter ;
wire [9:0] \VGA|controller|xCounter ;
wire [3:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \d0|colour ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode373w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode403w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode343w ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode363w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode353w ;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a29  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\movement|outY [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\movement|outY [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\movement|outY [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\movement|outY [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(\movement|outY [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\movement|outY [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(\movement|outY [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(\movement|outY [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(\movement|outX [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\movement|outX [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(\movement|outX [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(\movement|outX [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(\movement|outX [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(\movement|outX [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(\movement|outX [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\movement|outX [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(!\movement|outX [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N4
cycloneive_lcell_comb \movement_divider|RateDivider[0]~28 (
// Equation(s):
// \movement_divider|RateDivider[0]~28_combout  = \movement_divider|RateDivider [0] $ (VCC)
// \movement_divider|RateDivider[0]~29  = CARRY(\movement_divider|RateDivider [0])

	.dataa(\movement_divider|RateDivider [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[0]~28_combout ),
	.cout(\movement_divider|RateDivider[0]~29 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[0]~28 .lut_mask = 16'h55AA;
defparam \movement_divider|RateDivider[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N24
cycloneive_lcell_comb \movement_divider|RateDivider[0]~feeder (
// Equation(s):
// \movement_divider|RateDivider[0]~feeder_combout  = \movement_divider|RateDivider[0]~28_combout 

	.dataa(\movement_divider|RateDivider[0]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[0]~feeder .lut_mask = 16'hAAAA;
defparam \movement_divider|RateDivider[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N28
cycloneive_lcell_comb \movement_divider|always0~0 (
// Equation(s):
// \movement_divider|always0~0_combout  = (\movement_divider|Equal1~combout ) # (!\SW[16]~input_o )

	.dataa(gnd),
	.datab(\SW[16]~input_o ),
	.datac(gnd),
	.datad(\movement_divider|Equal1~combout ),
	.cin(gnd),
	.combout(\movement_divider|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|always0~0 .lut_mask = 16'hFF33;
defparam \movement_divider|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y36_N25
dffeas \movement_divider|RateDivider[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\movement_divider|RateDivider[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [0]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[0] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N6
cycloneive_lcell_comb \movement_divider|RateDivider[1]~30 (
// Equation(s):
// \movement_divider|RateDivider[1]~30_combout  = (\movement_divider|RateDivider [1] & (\movement_divider|RateDivider[0]~29  & VCC)) # (!\movement_divider|RateDivider [1] & (!\movement_divider|RateDivider[0]~29 ))
// \movement_divider|RateDivider[1]~31  = CARRY((!\movement_divider|RateDivider [1] & !\movement_divider|RateDivider[0]~29 ))

	.dataa(gnd),
	.datab(\movement_divider|RateDivider [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[0]~29 ),
	.combout(\movement_divider|RateDivider[1]~30_combout ),
	.cout(\movement_divider|RateDivider[1]~31 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[1]~30 .lut_mask = 16'hC303;
defparam \movement_divider|RateDivider[1]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N6
cycloneive_lcell_comb \movement_divider|RateDivider[1]~feeder (
// Equation(s):
// \movement_divider|RateDivider[1]~feeder_combout  = \movement_divider|RateDivider[1]~30_combout 

	.dataa(gnd),
	.datab(\movement_divider|RateDivider[1]~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[1]~feeder .lut_mask = 16'hCCCC;
defparam \movement_divider|RateDivider[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y36_N7
dffeas \movement_divider|RateDivider[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [1]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[1] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N8
cycloneive_lcell_comb \movement_divider|RateDivider[2]~32 (
// Equation(s):
// \movement_divider|RateDivider[2]~32_combout  = (\movement_divider|RateDivider [2] & ((GND) # (!\movement_divider|RateDivider[1]~31 ))) # (!\movement_divider|RateDivider [2] & (\movement_divider|RateDivider[1]~31  $ (GND)))
// \movement_divider|RateDivider[2]~33  = CARRY((\movement_divider|RateDivider [2]) # (!\movement_divider|RateDivider[1]~31 ))

	.dataa(gnd),
	.datab(\movement_divider|RateDivider [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[1]~31 ),
	.combout(\movement_divider|RateDivider[2]~32_combout ),
	.cout(\movement_divider|RateDivider[2]~33 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[2]~32 .lut_mask = 16'h3CCF;
defparam \movement_divider|RateDivider[2]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N0
cycloneive_lcell_comb \movement_divider|RateDivider[2]~feeder (
// Equation(s):
// \movement_divider|RateDivider[2]~feeder_combout  = \movement_divider|RateDivider[2]~32_combout 

	.dataa(\movement_divider|RateDivider[2]~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[2]~feeder .lut_mask = 16'hAAAA;
defparam \movement_divider|RateDivider[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y36_N1
dffeas \movement_divider|RateDivider[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [2]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[2] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N10
cycloneive_lcell_comb \movement_divider|RateDivider[3]~34 (
// Equation(s):
// \movement_divider|RateDivider[3]~34_combout  = (\movement_divider|RateDivider [3] & (\movement_divider|RateDivider[2]~33  & VCC)) # (!\movement_divider|RateDivider [3] & (!\movement_divider|RateDivider[2]~33 ))
// \movement_divider|RateDivider[3]~35  = CARRY((!\movement_divider|RateDivider [3] & !\movement_divider|RateDivider[2]~33 ))

	.dataa(\movement_divider|RateDivider [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[2]~33 ),
	.combout(\movement_divider|RateDivider[3]~34_combout ),
	.cout(\movement_divider|RateDivider[3]~35 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[3]~34 .lut_mask = 16'hA505;
defparam \movement_divider|RateDivider[3]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N30
cycloneive_lcell_comb \movement_divider|RateDivider[3]~feeder (
// Equation(s):
// \movement_divider|RateDivider[3]~feeder_combout  = \movement_divider|RateDivider[3]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider|RateDivider[3]~34_combout ),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[3]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider|RateDivider[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y36_N31
dffeas \movement_divider|RateDivider[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [3]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[3] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N12
cycloneive_lcell_comb \movement_divider|RateDivider[4]~36 (
// Equation(s):
// \movement_divider|RateDivider[4]~36_combout  = (\movement_divider|RateDivider [4] & ((GND) # (!\movement_divider|RateDivider[3]~35 ))) # (!\movement_divider|RateDivider [4] & (\movement_divider|RateDivider[3]~35  $ (GND)))
// \movement_divider|RateDivider[4]~37  = CARRY((\movement_divider|RateDivider [4]) # (!\movement_divider|RateDivider[3]~35 ))

	.dataa(gnd),
	.datab(\movement_divider|RateDivider [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[3]~35 ),
	.combout(\movement_divider|RateDivider[4]~36_combout ),
	.cout(\movement_divider|RateDivider[4]~37 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[4]~36 .lut_mask = 16'h3CCF;
defparam \movement_divider|RateDivider[4]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y36_N24
cycloneive_lcell_comb \movement_divider|RateDivider[4]~feeder (
// Equation(s):
// \movement_divider|RateDivider[4]~feeder_combout  = \movement_divider|RateDivider[4]~36_combout 

	.dataa(\movement_divider|RateDivider[4]~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[4]~feeder .lut_mask = 16'hAAAA;
defparam \movement_divider|RateDivider[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y36_N25
dffeas \movement_divider|RateDivider[4] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [4]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[4] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N14
cycloneive_lcell_comb \movement_divider|RateDivider[5]~38 (
// Equation(s):
// \movement_divider|RateDivider[5]~38_combout  = (\movement_divider|RateDivider [5] & (\movement_divider|RateDivider[4]~37  & VCC)) # (!\movement_divider|RateDivider [5] & (!\movement_divider|RateDivider[4]~37 ))
// \movement_divider|RateDivider[5]~39  = CARRY((!\movement_divider|RateDivider [5] & !\movement_divider|RateDivider[4]~37 ))

	.dataa(gnd),
	.datab(\movement_divider|RateDivider [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[4]~37 ),
	.combout(\movement_divider|RateDivider[5]~38_combout ),
	.cout(\movement_divider|RateDivider[5]~39 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[5]~38 .lut_mask = 16'hC303;
defparam \movement_divider|RateDivider[5]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y36_N20
cycloneive_lcell_comb \movement_divider|RateDivider[5]~feeder (
// Equation(s):
// \movement_divider|RateDivider[5]~feeder_combout  = \movement_divider|RateDivider[5]~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider|RateDivider[5]~38_combout ),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[5]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider|RateDivider[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y36_N21
dffeas \movement_divider|RateDivider[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [5]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[5] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N16
cycloneive_lcell_comb \movement_divider|RateDivider[6]~40 (
// Equation(s):
// \movement_divider|RateDivider[6]~40_combout  = (\movement_divider|RateDivider [6] & ((GND) # (!\movement_divider|RateDivider[5]~39 ))) # (!\movement_divider|RateDivider [6] & (\movement_divider|RateDivider[5]~39  $ (GND)))
// \movement_divider|RateDivider[6]~41  = CARRY((\movement_divider|RateDivider [6]) # (!\movement_divider|RateDivider[5]~39 ))

	.dataa(\movement_divider|RateDivider [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[5]~39 ),
	.combout(\movement_divider|RateDivider[6]~40_combout ),
	.cout(\movement_divider|RateDivider[6]~41 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[6]~40 .lut_mask = 16'h5AAF;
defparam \movement_divider|RateDivider[6]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y36_N22
cycloneive_lcell_comb \movement_divider|RateDivider[6]~feeder (
// Equation(s):
// \movement_divider|RateDivider[6]~feeder_combout  = \movement_divider|RateDivider[6]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider|RateDivider[6]~40_combout ),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[6]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider|RateDivider[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y36_N23
dffeas \movement_divider|RateDivider[6] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [6]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[6] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N18
cycloneive_lcell_comb \movement_divider|RateDivider[7]~42 (
// Equation(s):
// \movement_divider|RateDivider[7]~42_combout  = (\movement_divider|RateDivider [7] & (\movement_divider|RateDivider[6]~41  & VCC)) # (!\movement_divider|RateDivider [7] & (!\movement_divider|RateDivider[6]~41 ))
// \movement_divider|RateDivider[7]~43  = CARRY((!\movement_divider|RateDivider [7] & !\movement_divider|RateDivider[6]~41 ))

	.dataa(\movement_divider|RateDivider [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[6]~41 ),
	.combout(\movement_divider|RateDivider[7]~42_combout ),
	.cout(\movement_divider|RateDivider[7]~43 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[7]~42 .lut_mask = 16'hA505;
defparam \movement_divider|RateDivider[7]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y36_N30
cycloneive_lcell_comb \movement_divider|RateDivider[7]~feeder (
// Equation(s):
// \movement_divider|RateDivider[7]~feeder_combout  = \movement_divider|RateDivider[7]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider|RateDivider[7]~42_combout ),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[7]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider|RateDivider[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y36_N31
dffeas \movement_divider|RateDivider[7] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [7]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[7] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N20
cycloneive_lcell_comb \movement_divider|RateDivider[8]~44 (
// Equation(s):
// \movement_divider|RateDivider[8]~44_combout  = (\movement_divider|RateDivider [8] & ((GND) # (!\movement_divider|RateDivider[7]~43 ))) # (!\movement_divider|RateDivider [8] & (\movement_divider|RateDivider[7]~43  $ (GND)))
// \movement_divider|RateDivider[8]~45  = CARRY((\movement_divider|RateDivider [8]) # (!\movement_divider|RateDivider[7]~43 ))

	.dataa(\movement_divider|RateDivider [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[7]~43 ),
	.combout(\movement_divider|RateDivider[8]~44_combout ),
	.cout(\movement_divider|RateDivider[8]~45 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[8]~44 .lut_mask = 16'h5AAF;
defparam \movement_divider|RateDivider[8]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N4
cycloneive_lcell_comb \movement_divider|RateDivider[8]~feeder (
// Equation(s):
// \movement_divider|RateDivider[8]~feeder_combout  = \movement_divider|RateDivider[8]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider|RateDivider[8]~44_combout ),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[8]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider|RateDivider[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y36_N5
dffeas \movement_divider|RateDivider[8] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [8]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[8] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N22
cycloneive_lcell_comb \movement_divider|RateDivider[9]~46 (
// Equation(s):
// \movement_divider|RateDivider[9]~46_combout  = (\movement_divider|RateDivider [9] & (\movement_divider|RateDivider[8]~45  & VCC)) # (!\movement_divider|RateDivider [9] & (!\movement_divider|RateDivider[8]~45 ))
// \movement_divider|RateDivider[9]~47  = CARRY((!\movement_divider|RateDivider [9] & !\movement_divider|RateDivider[8]~45 ))

	.dataa(gnd),
	.datab(\movement_divider|RateDivider [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[8]~45 ),
	.combout(\movement_divider|RateDivider[9]~46_combout ),
	.cout(\movement_divider|RateDivider[9]~47 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[9]~46 .lut_mask = 16'hC303;
defparam \movement_divider|RateDivider[9]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N10
cycloneive_lcell_comb \movement_divider|RateDivider[9]~feeder (
// Equation(s):
// \movement_divider|RateDivider[9]~feeder_combout  = \movement_divider|RateDivider[9]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider|RateDivider[9]~46_combout ),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[9]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider|RateDivider[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y36_N11
dffeas \movement_divider|RateDivider[9] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [9]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[9] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N24
cycloneive_lcell_comb \movement_divider|RateDivider[10]~48 (
// Equation(s):
// \movement_divider|RateDivider[10]~48_combout  = (\movement_divider|RateDivider [10] & ((GND) # (!\movement_divider|RateDivider[9]~47 ))) # (!\movement_divider|RateDivider [10] & (\movement_divider|RateDivider[9]~47  $ (GND)))
// \movement_divider|RateDivider[10]~49  = CARRY((\movement_divider|RateDivider [10]) # (!\movement_divider|RateDivider[9]~47 ))

	.dataa(gnd),
	.datab(\movement_divider|RateDivider [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[9]~47 ),
	.combout(\movement_divider|RateDivider[10]~48_combout ),
	.cout(\movement_divider|RateDivider[10]~49 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[10]~48 .lut_mask = 16'h3CCF;
defparam \movement_divider|RateDivider[10]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N16
cycloneive_lcell_comb \movement_divider|RateDivider[10]~feeder (
// Equation(s):
// \movement_divider|RateDivider[10]~feeder_combout  = \movement_divider|RateDivider[10]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider|RateDivider[10]~48_combout ),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[10]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider|RateDivider[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N2
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y36_N17
dffeas \movement_divider|RateDivider[10] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[10]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [10]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[10] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N26
cycloneive_lcell_comb \movement_divider|RateDivider[11]~50 (
// Equation(s):
// \movement_divider|RateDivider[11]~50_combout  = (\movement_divider|RateDivider [11] & (\movement_divider|RateDivider[10]~49  & VCC)) # (!\movement_divider|RateDivider [11] & (!\movement_divider|RateDivider[10]~49 ))
// \movement_divider|RateDivider[11]~51  = CARRY((!\movement_divider|RateDivider [11] & !\movement_divider|RateDivider[10]~49 ))

	.dataa(gnd),
	.datab(\movement_divider|RateDivider [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[10]~49 ),
	.combout(\movement_divider|RateDivider[11]~50_combout ),
	.cout(\movement_divider|RateDivider[11]~51 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[11]~50 .lut_mask = 16'hC303;
defparam \movement_divider|RateDivider[11]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N0
cycloneive_lcell_comb \movement_divider|RateDivider[11]~feeder (
// Equation(s):
// \movement_divider|RateDivider[11]~feeder_combout  = \movement_divider|RateDivider[11]~50_combout 

	.dataa(\movement_divider|RateDivider[11]~50_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[11]~feeder .lut_mask = 16'hAAAA;
defparam \movement_divider|RateDivider[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y36_N1
dffeas \movement_divider|RateDivider[11] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[11]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [11]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[11] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N28
cycloneive_lcell_comb \movement_divider|RateDivider[12]~52 (
// Equation(s):
// \movement_divider|RateDivider[12]~52_combout  = (\movement_divider|RateDivider [12] & ((GND) # (!\movement_divider|RateDivider[11]~51 ))) # (!\movement_divider|RateDivider [12] & (\movement_divider|RateDivider[11]~51  $ (GND)))
// \movement_divider|RateDivider[12]~53  = CARRY((\movement_divider|RateDivider [12]) # (!\movement_divider|RateDivider[11]~51 ))

	.dataa(\movement_divider|RateDivider [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[11]~51 ),
	.combout(\movement_divider|RateDivider[12]~52_combout ),
	.cout(\movement_divider|RateDivider[12]~53 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[12]~52 .lut_mask = 16'h5AAF;
defparam \movement_divider|RateDivider[12]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N18
cycloneive_lcell_comb \movement_divider|RateDivider[12]~feeder (
// Equation(s):
// \movement_divider|RateDivider[12]~feeder_combout  = \movement_divider|RateDivider[12]~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider|RateDivider[12]~52_combout ),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[12]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider|RateDivider[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y36_N19
dffeas \movement_divider|RateDivider[12] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[12]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [12]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[12] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N30
cycloneive_lcell_comb \movement_divider|RateDivider[13]~54 (
// Equation(s):
// \movement_divider|RateDivider[13]~54_combout  = (\movement_divider|RateDivider [13] & (\movement_divider|RateDivider[12]~53  & VCC)) # (!\movement_divider|RateDivider [13] & (!\movement_divider|RateDivider[12]~53 ))
// \movement_divider|RateDivider[13]~55  = CARRY((!\movement_divider|RateDivider [13] & !\movement_divider|RateDivider[12]~53 ))

	.dataa(gnd),
	.datab(\movement_divider|RateDivider [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[12]~53 ),
	.combout(\movement_divider|RateDivider[13]~54_combout ),
	.cout(\movement_divider|RateDivider[13]~55 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[13]~54 .lut_mask = 16'hC303;
defparam \movement_divider|RateDivider[13]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N2
cycloneive_lcell_comb \movement_divider|RateDivider[13]~feeder (
// Equation(s):
// \movement_divider|RateDivider[13]~feeder_combout  = \movement_divider|RateDivider[13]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider|RateDivider[13]~54_combout ),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[13]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider|RateDivider[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y36_N3
dffeas \movement_divider|RateDivider[13] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [13]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[13] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N0
cycloneive_lcell_comb \movement_divider|RateDivider[14]~56 (
// Equation(s):
// \movement_divider|RateDivider[14]~56_combout  = (\movement_divider|RateDivider [14] & ((GND) # (!\movement_divider|RateDivider[13]~55 ))) # (!\movement_divider|RateDivider [14] & (\movement_divider|RateDivider[13]~55  $ (GND)))
// \movement_divider|RateDivider[14]~57  = CARRY((\movement_divider|RateDivider [14]) # (!\movement_divider|RateDivider[13]~55 ))

	.dataa(gnd),
	.datab(\movement_divider|RateDivider [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[13]~55 ),
	.combout(\movement_divider|RateDivider[14]~56_combout ),
	.cout(\movement_divider|RateDivider[14]~57 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[14]~56 .lut_mask = 16'h3CCF;
defparam \movement_divider|RateDivider[14]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N26
cycloneive_lcell_comb \movement_divider|RateDivider[14]~feeder (
// Equation(s):
// \movement_divider|RateDivider[14]~feeder_combout  = \movement_divider|RateDivider[14]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider|RateDivider[14]~56_combout ),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[14]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider|RateDivider[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y36_N27
dffeas \movement_divider|RateDivider[14] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[14]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [14]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[14] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N2
cycloneive_lcell_comb \movement_divider|RateDivider[15]~58 (
// Equation(s):
// \movement_divider|RateDivider[15]~58_combout  = (\movement_divider|RateDivider [15] & (\movement_divider|RateDivider[14]~57  & VCC)) # (!\movement_divider|RateDivider [15] & (!\movement_divider|RateDivider[14]~57 ))
// \movement_divider|RateDivider[15]~59  = CARRY((!\movement_divider|RateDivider [15] & !\movement_divider|RateDivider[14]~57 ))

	.dataa(\movement_divider|RateDivider [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[14]~57 ),
	.combout(\movement_divider|RateDivider[15]~58_combout ),
	.cout(\movement_divider|RateDivider[15]~59 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[15]~58 .lut_mask = 16'hA505;
defparam \movement_divider|RateDivider[15]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N22
cycloneive_lcell_comb \movement_divider|RateDivider[15]~feeder (
// Equation(s):
// \movement_divider|RateDivider[15]~feeder_combout  = \movement_divider|RateDivider[15]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider|RateDivider[15]~58_combout ),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[15]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider|RateDivider[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y35_N23
dffeas \movement_divider|RateDivider[15] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[15]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [15]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[15] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N4
cycloneive_lcell_comb \movement_divider|RateDivider[16]~60 (
// Equation(s):
// \movement_divider|RateDivider[16]~60_combout  = (\movement_divider|RateDivider [16] & ((GND) # (!\movement_divider|RateDivider[15]~59 ))) # (!\movement_divider|RateDivider [16] & (\movement_divider|RateDivider[15]~59  $ (GND)))
// \movement_divider|RateDivider[16]~61  = CARRY((\movement_divider|RateDivider [16]) # (!\movement_divider|RateDivider[15]~59 ))

	.dataa(\movement_divider|RateDivider [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[15]~59 ),
	.combout(\movement_divider|RateDivider[16]~60_combout ),
	.cout(\movement_divider|RateDivider[16]~61 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[16]~60 .lut_mask = 16'h5AAF;
defparam \movement_divider|RateDivider[16]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N30
cycloneive_lcell_comb \movement_divider|RateDivider[16]~feeder (
// Equation(s):
// \movement_divider|RateDivider[16]~feeder_combout  = \movement_divider|RateDivider[16]~60_combout 

	.dataa(gnd),
	.datab(\movement_divider|RateDivider[16]~60_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[16]~feeder .lut_mask = 16'hCCCC;
defparam \movement_divider|RateDivider[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y35_N31
dffeas \movement_divider|RateDivider[16] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[16]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [16]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[16] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N6
cycloneive_lcell_comb \movement_divider|RateDivider[17]~62 (
// Equation(s):
// \movement_divider|RateDivider[17]~62_combout  = (\movement_divider|RateDivider [17] & (\movement_divider|RateDivider[16]~61  & VCC)) # (!\movement_divider|RateDivider [17] & (!\movement_divider|RateDivider[16]~61 ))
// \movement_divider|RateDivider[17]~63  = CARRY((!\movement_divider|RateDivider [17] & !\movement_divider|RateDivider[16]~61 ))

	.dataa(gnd),
	.datab(\movement_divider|RateDivider [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[16]~61 ),
	.combout(\movement_divider|RateDivider[17]~62_combout ),
	.cout(\movement_divider|RateDivider[17]~63 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[17]~62 .lut_mask = 16'hC303;
defparam \movement_divider|RateDivider[17]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N14
cycloneive_lcell_comb \movement_divider|RateDivider[17]~feeder (
// Equation(s):
// \movement_divider|RateDivider[17]~feeder_combout  = \movement_divider|RateDivider[17]~62_combout 

	.dataa(gnd),
	.datab(\movement_divider|RateDivider[17]~62_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\movement_divider|RateDivider[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[17]~feeder .lut_mask = 16'hCCCC;
defparam \movement_divider|RateDivider[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y35_N15
dffeas \movement_divider|RateDivider[17] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[17]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [17]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[17] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N8
cycloneive_lcell_comb \movement_divider|RateDivider[18]~64 (
// Equation(s):
// \movement_divider|RateDivider[18]~64_combout  = (\movement_divider|RateDivider [18] & ((GND) # (!\movement_divider|RateDivider[17]~63 ))) # (!\movement_divider|RateDivider [18] & (\movement_divider|RateDivider[17]~63  $ (GND)))
// \movement_divider|RateDivider[18]~65  = CARRY((\movement_divider|RateDivider [18]) # (!\movement_divider|RateDivider[17]~63 ))

	.dataa(gnd),
	.datab(\movement_divider|RateDivider [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[17]~63 ),
	.combout(\movement_divider|RateDivider[18]~64_combout ),
	.cout(\movement_divider|RateDivider[18]~65 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[18]~64 .lut_mask = 16'h3CCF;
defparam \movement_divider|RateDivider[18]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N9
dffeas \movement_divider|RateDivider[18] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[18]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [18]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[18] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N10
cycloneive_lcell_comb \movement_divider|RateDivider[19]~66 (
// Equation(s):
// \movement_divider|RateDivider[19]~66_combout  = (\movement_divider|RateDivider [19] & (\movement_divider|RateDivider[18]~65  & VCC)) # (!\movement_divider|RateDivider [19] & (!\movement_divider|RateDivider[18]~65 ))
// \movement_divider|RateDivider[19]~67  = CARRY((!\movement_divider|RateDivider [19] & !\movement_divider|RateDivider[18]~65 ))

	.dataa(\movement_divider|RateDivider [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[18]~65 ),
	.combout(\movement_divider|RateDivider[19]~66_combout ),
	.cout(\movement_divider|RateDivider[19]~67 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[19]~66 .lut_mask = 16'hA505;
defparam \movement_divider|RateDivider[19]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N11
dffeas \movement_divider|RateDivider[19] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[19]~66_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [19]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[19] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N12
cycloneive_lcell_comb \movement_divider|RateDivider[20]~68 (
// Equation(s):
// \movement_divider|RateDivider[20]~68_combout  = (\movement_divider|RateDivider [20] & ((GND) # (!\movement_divider|RateDivider[19]~67 ))) # (!\movement_divider|RateDivider [20] & (\movement_divider|RateDivider[19]~67  $ (GND)))
// \movement_divider|RateDivider[20]~69  = CARRY((\movement_divider|RateDivider [20]) # (!\movement_divider|RateDivider[19]~67 ))

	.dataa(\movement_divider|RateDivider [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[19]~67 ),
	.combout(\movement_divider|RateDivider[20]~68_combout ),
	.cout(\movement_divider|RateDivider[20]~69 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[20]~68 .lut_mask = 16'h5AAF;
defparam \movement_divider|RateDivider[20]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N13
dffeas \movement_divider|RateDivider[20] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[20]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [20]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[20] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N14
cycloneive_lcell_comb \movement_divider|RateDivider[21]~70 (
// Equation(s):
// \movement_divider|RateDivider[21]~70_combout  = (\movement_divider|RateDivider [21] & (\movement_divider|RateDivider[20]~69  & VCC)) # (!\movement_divider|RateDivider [21] & (!\movement_divider|RateDivider[20]~69 ))
// \movement_divider|RateDivider[21]~71  = CARRY((!\movement_divider|RateDivider [21] & !\movement_divider|RateDivider[20]~69 ))

	.dataa(gnd),
	.datab(\movement_divider|RateDivider [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[20]~69 ),
	.combout(\movement_divider|RateDivider[21]~70_combout ),
	.cout(\movement_divider|RateDivider[21]~71 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[21]~70 .lut_mask = 16'hC303;
defparam \movement_divider|RateDivider[21]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N15
dffeas \movement_divider|RateDivider[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[21]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [21]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[21] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N16
cycloneive_lcell_comb \movement_divider|RateDivider[22]~72 (
// Equation(s):
// \movement_divider|RateDivider[22]~72_combout  = (\movement_divider|RateDivider [22] & ((GND) # (!\movement_divider|RateDivider[21]~71 ))) # (!\movement_divider|RateDivider [22] & (\movement_divider|RateDivider[21]~71  $ (GND)))
// \movement_divider|RateDivider[22]~73  = CARRY((\movement_divider|RateDivider [22]) # (!\movement_divider|RateDivider[21]~71 ))

	.dataa(gnd),
	.datab(\movement_divider|RateDivider [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[21]~71 ),
	.combout(\movement_divider|RateDivider[22]~72_combout ),
	.cout(\movement_divider|RateDivider[22]~73 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[22]~72 .lut_mask = 16'h3CCF;
defparam \movement_divider|RateDivider[22]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N17
dffeas \movement_divider|RateDivider[22] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[22]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [22]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[22] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N18
cycloneive_lcell_comb \movement_divider|RateDivider[23]~74 (
// Equation(s):
// \movement_divider|RateDivider[23]~74_combout  = (\movement_divider|RateDivider [23] & (\movement_divider|RateDivider[22]~73  & VCC)) # (!\movement_divider|RateDivider [23] & (!\movement_divider|RateDivider[22]~73 ))
// \movement_divider|RateDivider[23]~75  = CARRY((!\movement_divider|RateDivider [23] & !\movement_divider|RateDivider[22]~73 ))

	.dataa(gnd),
	.datab(\movement_divider|RateDivider [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[22]~73 ),
	.combout(\movement_divider|RateDivider[23]~74_combout ),
	.cout(\movement_divider|RateDivider[23]~75 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[23]~74 .lut_mask = 16'hC303;
defparam \movement_divider|RateDivider[23]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N19
dffeas \movement_divider|RateDivider[23] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[23]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [23]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[23] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N28
cycloneive_lcell_comb \movement_divider|Equal1~6 (
// Equation(s):
// \movement_divider|Equal1~6_combout  = (!\movement_divider|RateDivider [20] & (!\movement_divider|RateDivider [22] & (!\movement_divider|RateDivider [21] & !\movement_divider|RateDivider [23])))

	.dataa(\movement_divider|RateDivider [20]),
	.datab(\movement_divider|RateDivider [22]),
	.datac(\movement_divider|RateDivider [21]),
	.datad(\movement_divider|RateDivider [23]),
	.cin(gnd),
	.combout(\movement_divider|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|Equal1~6 .lut_mask = 16'h0001;
defparam \movement_divider|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N0
cycloneive_lcell_comb \movement_divider|Equal1~5 (
// Equation(s):
// \movement_divider|Equal1~5_combout  = (!\movement_divider|RateDivider [18] & (!\movement_divider|RateDivider [16] & (!\movement_divider|RateDivider [17] & !\movement_divider|RateDivider [19])))

	.dataa(\movement_divider|RateDivider [18]),
	.datab(\movement_divider|RateDivider [16]),
	.datac(\movement_divider|RateDivider [17]),
	.datad(\movement_divider|RateDivider [19]),
	.cin(gnd),
	.combout(\movement_divider|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|Equal1~5 .lut_mask = 16'h0001;
defparam \movement_divider|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N22
cycloneive_lcell_comb \movement_divider|Equal1~3 (
// Equation(s):
// \movement_divider|Equal1~3_combout  = (!\movement_divider|RateDivider [13] & (!\movement_divider|RateDivider [12] & (!\movement_divider|RateDivider [14] & !\movement_divider|RateDivider [15])))

	.dataa(\movement_divider|RateDivider [13]),
	.datab(\movement_divider|RateDivider [12]),
	.datac(\movement_divider|RateDivider [14]),
	.datad(\movement_divider|RateDivider [15]),
	.cin(gnd),
	.combout(\movement_divider|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|Equal1~3 .lut_mask = 16'h0001;
defparam \movement_divider|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N20
cycloneive_lcell_comb \movement_divider|Equal1~2 (
// Equation(s):
// \movement_divider|Equal1~2_combout  = (!\movement_divider|RateDivider [9] & (!\movement_divider|RateDivider [8] & (!\movement_divider|RateDivider [11] & !\movement_divider|RateDivider [10])))

	.dataa(\movement_divider|RateDivider [9]),
	.datab(\movement_divider|RateDivider [8]),
	.datac(\movement_divider|RateDivider [11]),
	.datad(\movement_divider|RateDivider [10]),
	.cin(gnd),
	.combout(\movement_divider|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|Equal1~2 .lut_mask = 16'h0001;
defparam \movement_divider|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N14
cycloneive_lcell_comb \movement_divider|Equal1~0 (
// Equation(s):
// \movement_divider|Equal1~0_combout  = (!\movement_divider|RateDivider [1] & (!\movement_divider|RateDivider [0] & (!\movement_divider|RateDivider [3] & !\movement_divider|RateDivider [2])))

	.dataa(\movement_divider|RateDivider [1]),
	.datab(\movement_divider|RateDivider [0]),
	.datac(\movement_divider|RateDivider [3]),
	.datad(\movement_divider|RateDivider [2]),
	.cin(gnd),
	.combout(\movement_divider|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|Equal1~0 .lut_mask = 16'h0001;
defparam \movement_divider|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y36_N28
cycloneive_lcell_comb \movement_divider|Equal1~1 (
// Equation(s):
// \movement_divider|Equal1~1_combout  = (!\movement_divider|RateDivider [7] & (!\movement_divider|RateDivider [5] & (!\movement_divider|RateDivider [6] & !\movement_divider|RateDivider [4])))

	.dataa(\movement_divider|RateDivider [7]),
	.datab(\movement_divider|RateDivider [5]),
	.datac(\movement_divider|RateDivider [6]),
	.datad(\movement_divider|RateDivider [4]),
	.cin(gnd),
	.combout(\movement_divider|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|Equal1~1 .lut_mask = 16'h0001;
defparam \movement_divider|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N8
cycloneive_lcell_comb \movement_divider|Equal1~4 (
// Equation(s):
// \movement_divider|Equal1~4_combout  = (\movement_divider|Equal1~3_combout  & (\movement_divider|Equal1~2_combout  & (\movement_divider|Equal1~0_combout  & \movement_divider|Equal1~1_combout )))

	.dataa(\movement_divider|Equal1~3_combout ),
	.datab(\movement_divider|Equal1~2_combout ),
	.datac(\movement_divider|Equal1~0_combout ),
	.datad(\movement_divider|Equal1~1_combout ),
	.cin(gnd),
	.combout(\movement_divider|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|Equal1~4 .lut_mask = 16'h8000;
defparam \movement_divider|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N20
cycloneive_lcell_comb \movement_divider|RateDivider[24]~76 (
// Equation(s):
// \movement_divider|RateDivider[24]~76_combout  = (\movement_divider|RateDivider [24] & ((GND) # (!\movement_divider|RateDivider[23]~75 ))) # (!\movement_divider|RateDivider [24] & (\movement_divider|RateDivider[23]~75  $ (GND)))
// \movement_divider|RateDivider[24]~77  = CARRY((\movement_divider|RateDivider [24]) # (!\movement_divider|RateDivider[23]~75 ))

	.dataa(gnd),
	.datab(\movement_divider|RateDivider [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[23]~75 ),
	.combout(\movement_divider|RateDivider[24]~76_combout ),
	.cout(\movement_divider|RateDivider[24]~77 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[24]~76 .lut_mask = 16'h3CCF;
defparam \movement_divider|RateDivider[24]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N21
dffeas \movement_divider|RateDivider[24] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[24]~76_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [24]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[24] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N22
cycloneive_lcell_comb \movement_divider|RateDivider[25]~78 (
// Equation(s):
// \movement_divider|RateDivider[25]~78_combout  = (\movement_divider|RateDivider [25] & (\movement_divider|RateDivider[24]~77  & VCC)) # (!\movement_divider|RateDivider [25] & (!\movement_divider|RateDivider[24]~77 ))
// \movement_divider|RateDivider[25]~79  = CARRY((!\movement_divider|RateDivider [25] & !\movement_divider|RateDivider[24]~77 ))

	.dataa(\movement_divider|RateDivider [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[24]~77 ),
	.combout(\movement_divider|RateDivider[25]~78_combout ),
	.cout(\movement_divider|RateDivider[25]~79 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[25]~78 .lut_mask = 16'hA505;
defparam \movement_divider|RateDivider[25]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N23
dffeas \movement_divider|RateDivider[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[25]~78_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [25]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[25] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N24
cycloneive_lcell_comb \movement_divider|RateDivider[26]~80 (
// Equation(s):
// \movement_divider|RateDivider[26]~80_combout  = (\movement_divider|RateDivider [26] & ((GND) # (!\movement_divider|RateDivider[25]~79 ))) # (!\movement_divider|RateDivider [26] & (\movement_divider|RateDivider[25]~79  $ (GND)))
// \movement_divider|RateDivider[26]~81  = CARRY((\movement_divider|RateDivider [26]) # (!\movement_divider|RateDivider[25]~79 ))

	.dataa(gnd),
	.datab(\movement_divider|RateDivider [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider|RateDivider[25]~79 ),
	.combout(\movement_divider|RateDivider[26]~80_combout ),
	.cout(\movement_divider|RateDivider[26]~81 ));
// synopsys translate_off
defparam \movement_divider|RateDivider[26]~80 .lut_mask = 16'h3CCF;
defparam \movement_divider|RateDivider[26]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N25
dffeas \movement_divider|RateDivider[26] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[26]~80_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [26]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[26] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N26
cycloneive_lcell_comb \movement_divider|RateDivider[27]~82 (
// Equation(s):
// \movement_divider|RateDivider[27]~82_combout  = \movement_divider|RateDivider [27] $ (!\movement_divider|RateDivider[26]~81 )

	.dataa(\movement_divider|RateDivider [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\movement_divider|RateDivider[26]~81 ),
	.combout(\movement_divider|RateDivider[27]~82_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|RateDivider[27]~82 .lut_mask = 16'hA5A5;
defparam \movement_divider|RateDivider[27]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N27
dffeas \movement_divider|RateDivider[27] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider|RateDivider[27]~82_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider|RateDivider [27]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider|RateDivider[27] .is_wysiwyg = "true";
defparam \movement_divider|RateDivider[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N2
cycloneive_lcell_comb \movement_divider|Equal1~7 (
// Equation(s):
// \movement_divider|Equal1~7_combout  = (!\movement_divider|RateDivider [27] & (!\movement_divider|RateDivider [24] & (!\movement_divider|RateDivider [26] & !\movement_divider|RateDivider [25])))

	.dataa(\movement_divider|RateDivider [27]),
	.datab(\movement_divider|RateDivider [24]),
	.datac(\movement_divider|RateDivider [26]),
	.datad(\movement_divider|RateDivider [25]),
	.cin(gnd),
	.combout(\movement_divider|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|Equal1~7 .lut_mask = 16'h0001;
defparam \movement_divider|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N12
cycloneive_lcell_comb \movement_divider|Equal1 (
// Equation(s):
// \movement_divider|Equal1~combout  = LCELL((\movement_divider|Equal1~6_combout  & (\movement_divider|Equal1~5_combout  & (\movement_divider|Equal1~4_combout  & \movement_divider|Equal1~7_combout ))))

	.dataa(\movement_divider|Equal1~6_combout ),
	.datab(\movement_divider|Equal1~5_combout ),
	.datac(\movement_divider|Equal1~4_combout ),
	.datad(\movement_divider|Equal1~7_combout ),
	.cin(gnd),
	.combout(\movement_divider|Equal1~combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider|Equal1 .lut_mask = 16'h8000;
defparam \movement_divider|Equal1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \movement_divider|Equal1~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\movement_divider|Equal1~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\movement_divider|Equal1~clkctrl_outclk ));
// synopsys translate_off
defparam \movement_divider|Equal1~clkctrl .clock_type = "global clock";
defparam \movement_divider|Equal1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N10
cycloneive_lcell_comb \movement|outY[0]~8 (
// Equation(s):
// \movement|outY[0]~8_combout  = \movement|outY [0] $ (VCC)
// \movement|outY[0]~9  = CARRY(\movement|outY [0])

	.dataa(\movement|outY [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\movement|outY[0]~8_combout ),
	.cout(\movement|outY[0]~9 ));
// synopsys translate_off
defparam \movement|outY[0]~8 .lut_mask = 16'h55AA;
defparam \movement|outY[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N28
cycloneive_lcell_comb \movement|outY~10 (
// Equation(s):
// \movement|outY~10_combout  = (!\KEY[2]~input_o ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\movement|outY~10_combout ),
	.cout());
// synopsys translate_off
defparam \movement|outY~10 .lut_mask = 16'h0FFF;
defparam \movement|outY~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N11
dffeas \movement|outY[0] (
	.clk(\movement_divider|Equal1~clkctrl_outclk ),
	.d(\movement|outY[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\movement|outY~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement|outY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \movement|outY[0] .is_wysiwyg = "true";
defparam \movement|outY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N12
cycloneive_lcell_comb \movement|outY[1]~11 (
// Equation(s):
// \movement|outY[1]~11_combout  = (\movement|outY [1] & ((\KEY[2]~input_o  & (!\movement|outY[0]~9 )) # (!\KEY[2]~input_o  & (\movement|outY[0]~9  & VCC)))) # (!\movement|outY [1] & ((\KEY[2]~input_o  & ((\movement|outY[0]~9 ) # (GND))) # (!\KEY[2]~input_o  
// & (!\movement|outY[0]~9 ))))
// \movement|outY[1]~12  = CARRY((\movement|outY [1] & (\KEY[2]~input_o  & !\movement|outY[0]~9 )) # (!\movement|outY [1] & ((\KEY[2]~input_o ) # (!\movement|outY[0]~9 ))))

	.dataa(\movement|outY [1]),
	.datab(\KEY[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement|outY[0]~9 ),
	.combout(\movement|outY[1]~11_combout ),
	.cout(\movement|outY[1]~12 ));
// synopsys translate_off
defparam \movement|outY[1]~11 .lut_mask = 16'h694D;
defparam \movement|outY[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y39_N13
dffeas \movement|outY[1] (
	.clk(\movement_divider|Equal1~clkctrl_outclk ),
	.d(\movement|outY[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\movement|outY~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement|outY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \movement|outY[1] .is_wysiwyg = "true";
defparam \movement|outY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N14
cycloneive_lcell_comb \movement|outY[2]~13 (
// Equation(s):
// \movement|outY[2]~13_combout  = ((\KEY[2]~input_o  $ (\movement|outY [2] $ (\movement|outY[1]~12 )))) # (GND)
// \movement|outY[2]~14  = CARRY((\KEY[2]~input_o  & (\movement|outY [2] & !\movement|outY[1]~12 )) # (!\KEY[2]~input_o  & ((\movement|outY [2]) # (!\movement|outY[1]~12 ))))

	.dataa(\KEY[2]~input_o ),
	.datab(\movement|outY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement|outY[1]~12 ),
	.combout(\movement|outY[2]~13_combout ),
	.cout(\movement|outY[2]~14 ));
// synopsys translate_off
defparam \movement|outY[2]~13 .lut_mask = 16'h964D;
defparam \movement|outY[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y39_N15
dffeas \movement|outY[2] (
	.clk(\movement_divider|Equal1~clkctrl_outclk ),
	.d(\movement|outY[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\movement|outY~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement|outY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \movement|outY[2] .is_wysiwyg = "true";
defparam \movement|outY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N16
cycloneive_lcell_comb \movement|outY[3]~15 (
// Equation(s):
// \movement|outY[3]~15_combout  = (\KEY[2]~input_o  & ((\movement|outY [3] & (!\movement|outY[2]~14 )) # (!\movement|outY [3] & ((\movement|outY[2]~14 ) # (GND))))) # (!\KEY[2]~input_o  & ((\movement|outY [3] & (\movement|outY[2]~14  & VCC)) # 
// (!\movement|outY [3] & (!\movement|outY[2]~14 ))))
// \movement|outY[3]~16  = CARRY((\KEY[2]~input_o  & ((!\movement|outY[2]~14 ) # (!\movement|outY [3]))) # (!\KEY[2]~input_o  & (!\movement|outY [3] & !\movement|outY[2]~14 )))

	.dataa(\KEY[2]~input_o ),
	.datab(\movement|outY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement|outY[2]~14 ),
	.combout(\movement|outY[3]~15_combout ),
	.cout(\movement|outY[3]~16 ));
// synopsys translate_off
defparam \movement|outY[3]~15 .lut_mask = 16'h692B;
defparam \movement|outY[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y39_N17
dffeas \movement|outY[3] (
	.clk(\movement_divider|Equal1~clkctrl_outclk ),
	.d(\movement|outY[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\movement|outY~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement|outY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \movement|outY[3] .is_wysiwyg = "true";
defparam \movement|outY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N18
cycloneive_lcell_comb \movement|outY[4]~17 (
// Equation(s):
// \movement|outY[4]~17_combout  = ((\movement|outY [4] $ (\KEY[2]~input_o  $ (\movement|outY[3]~16 )))) # (GND)
// \movement|outY[4]~18  = CARRY((\movement|outY [4] & ((!\movement|outY[3]~16 ) # (!\KEY[2]~input_o ))) # (!\movement|outY [4] & (!\KEY[2]~input_o  & !\movement|outY[3]~16 )))

	.dataa(\movement|outY [4]),
	.datab(\KEY[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement|outY[3]~16 ),
	.combout(\movement|outY[4]~17_combout ),
	.cout(\movement|outY[4]~18 ));
// synopsys translate_off
defparam \movement|outY[4]~17 .lut_mask = 16'h962B;
defparam \movement|outY[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y39_N19
dffeas \movement|outY[4] (
	.clk(\movement_divider|Equal1~clkctrl_outclk ),
	.d(\movement|outY[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\movement|outY~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement|outY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \movement|outY[4] .is_wysiwyg = "true";
defparam \movement|outY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N20
cycloneive_lcell_comb \movement|outY[5]~19 (
// Equation(s):
// \movement|outY[5]~19_combout  = (\movement|outY [5] & ((\KEY[2]~input_o  & (!\movement|outY[4]~18 )) # (!\KEY[2]~input_o  & (\movement|outY[4]~18  & VCC)))) # (!\movement|outY [5] & ((\KEY[2]~input_o  & ((\movement|outY[4]~18 ) # (GND))) # 
// (!\KEY[2]~input_o  & (!\movement|outY[4]~18 ))))
// \movement|outY[5]~20  = CARRY((\movement|outY [5] & (\KEY[2]~input_o  & !\movement|outY[4]~18 )) # (!\movement|outY [5] & ((\KEY[2]~input_o ) # (!\movement|outY[4]~18 ))))

	.dataa(\movement|outY [5]),
	.datab(\KEY[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement|outY[4]~18 ),
	.combout(\movement|outY[5]~19_combout ),
	.cout(\movement|outY[5]~20 ));
// synopsys translate_off
defparam \movement|outY[5]~19 .lut_mask = 16'h694D;
defparam \movement|outY[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y39_N21
dffeas \movement|outY[5] (
	.clk(\movement_divider|Equal1~clkctrl_outclk ),
	.d(\movement|outY[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\movement|outY~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement|outY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \movement|outY[5] .is_wysiwyg = "true";
defparam \movement|outY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N22
cycloneive_lcell_comb \movement|outY[6]~21 (
// Equation(s):
// \movement|outY[6]~21_combout  = ((\movement|outY [6] $ (\KEY[2]~input_o  $ (\movement|outY[5]~20 )))) # (GND)
// \movement|outY[6]~22  = CARRY((\movement|outY [6] & ((!\movement|outY[5]~20 ) # (!\KEY[2]~input_o ))) # (!\movement|outY [6] & (!\KEY[2]~input_o  & !\movement|outY[5]~20 )))

	.dataa(\movement|outY [6]),
	.datab(\KEY[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement|outY[5]~20 ),
	.combout(\movement|outY[6]~21_combout ),
	.cout(\movement|outY[6]~22 ));
// synopsys translate_off
defparam \movement|outY[6]~21 .lut_mask = 16'h962B;
defparam \movement|outY[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y39_N23
dffeas \movement|outY[6] (
	.clk(\movement_divider|Equal1~clkctrl_outclk ),
	.d(\movement|outY[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\movement|outY~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement|outY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \movement|outY[6] .is_wysiwyg = "true";
defparam \movement|outY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N24
cycloneive_lcell_comb \movement|outY[7]~23 (
// Equation(s):
// \movement|outY[7]~23_combout  = \movement|outY [7] $ (\movement|outY[6]~22  $ (!\KEY[2]~input_o ))

	.dataa(gnd),
	.datab(\movement|outY [7]),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(\movement|outY[6]~22 ),
	.combout(\movement|outY[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \movement|outY[7]~23 .lut_mask = 16'h3CC3;
defparam \movement|outY[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y39_N25
dffeas \movement|outY[7] (
	.clk(\movement_divider|Equal1~clkctrl_outclk ),
	.d(\movement|outY[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\movement|outY~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement|outY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \movement|outY[7] .is_wysiwyg = "true";
defparam \movement|outY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N16
cycloneive_lcell_comb \movement|outX[0]~8 (
// Equation(s):
// \movement|outX[0]~8_combout  = \movement|outX [0] $ (VCC)
// \movement|outX[0]~9  = CARRY(\movement|outX [0])

	.dataa(gnd),
	.datab(\movement|outX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\movement|outX[0]~8_combout ),
	.cout(\movement|outX[0]~9 ));
// synopsys translate_off
defparam \movement|outX[0]~8 .lut_mask = 16'h33CC;
defparam \movement|outX[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N4
cycloneive_lcell_comb \movement|outX~10 (
// Equation(s):
// \movement|outX~10_combout  = (!\KEY[1]~input_o ) # (!\KEY[3]~input_o )

	.dataa(gnd),
	.datab(\KEY[3]~input_o ),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\movement|outX~10_combout ),
	.cout());
// synopsys translate_off
defparam \movement|outX~10 .lut_mask = 16'h33FF;
defparam \movement|outX~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N17
dffeas \movement|outX[0] (
	.clk(\movement_divider|Equal1~clkctrl_outclk ),
	.d(\movement|outX[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\movement|outX~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement|outX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \movement|outX[0] .is_wysiwyg = "true";
defparam \movement|outX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N18
cycloneive_lcell_comb \movement|outX[1]~11 (
// Equation(s):
// \movement|outX[1]~11_combout  = (\KEY[3]~input_o  & ((\movement|outX [1] & (!\movement|outX[0]~9 )) # (!\movement|outX [1] & ((\movement|outX[0]~9 ) # (GND))))) # (!\KEY[3]~input_o  & ((\movement|outX [1] & (\movement|outX[0]~9  & VCC)) # (!\movement|outX 
// [1] & (!\movement|outX[0]~9 ))))
// \movement|outX[1]~12  = CARRY((\KEY[3]~input_o  & ((!\movement|outX[0]~9 ) # (!\movement|outX [1]))) # (!\KEY[3]~input_o  & (!\movement|outX [1] & !\movement|outX[0]~9 )))

	.dataa(\KEY[3]~input_o ),
	.datab(\movement|outX [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement|outX[0]~9 ),
	.combout(\movement|outX[1]~11_combout ),
	.cout(\movement|outX[1]~12 ));
// synopsys translate_off
defparam \movement|outX[1]~11 .lut_mask = 16'h692B;
defparam \movement|outX[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y38_N19
dffeas \movement|outX[1] (
	.clk(\movement_divider|Equal1~clkctrl_outclk ),
	.d(\movement|outX[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\movement|outX~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement|outX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \movement|outX[1] .is_wysiwyg = "true";
defparam \movement|outX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N20
cycloneive_lcell_comb \movement|outX[2]~13 (
// Equation(s):
// \movement|outX[2]~13_combout  = ((\KEY[3]~input_o  $ (\movement|outX [2] $ (\movement|outX[1]~12 )))) # (GND)
// \movement|outX[2]~14  = CARRY((\KEY[3]~input_o  & (\movement|outX [2] & !\movement|outX[1]~12 )) # (!\KEY[3]~input_o  & ((\movement|outX [2]) # (!\movement|outX[1]~12 ))))

	.dataa(\KEY[3]~input_o ),
	.datab(\movement|outX [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement|outX[1]~12 ),
	.combout(\movement|outX[2]~13_combout ),
	.cout(\movement|outX[2]~14 ));
// synopsys translate_off
defparam \movement|outX[2]~13 .lut_mask = 16'h964D;
defparam \movement|outX[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y38_N21
dffeas \movement|outX[2] (
	.clk(\movement_divider|Equal1~clkctrl_outclk ),
	.d(\movement|outX[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\movement|outX~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement|outX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \movement|outX[2] .is_wysiwyg = "true";
defparam \movement|outX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N22
cycloneive_lcell_comb \movement|outX[3]~15 (
// Equation(s):
// \movement|outX[3]~15_combout  = (\movement|outX [3] & ((\KEY[3]~input_o  & (!\movement|outX[2]~14 )) # (!\KEY[3]~input_o  & (\movement|outX[2]~14  & VCC)))) # (!\movement|outX [3] & ((\KEY[3]~input_o  & ((\movement|outX[2]~14 ) # (GND))) # 
// (!\KEY[3]~input_o  & (!\movement|outX[2]~14 ))))
// \movement|outX[3]~16  = CARRY((\movement|outX [3] & (\KEY[3]~input_o  & !\movement|outX[2]~14 )) # (!\movement|outX [3] & ((\KEY[3]~input_o ) # (!\movement|outX[2]~14 ))))

	.dataa(\movement|outX [3]),
	.datab(\KEY[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement|outX[2]~14 ),
	.combout(\movement|outX[3]~15_combout ),
	.cout(\movement|outX[3]~16 ));
// synopsys translate_off
defparam \movement|outX[3]~15 .lut_mask = 16'h694D;
defparam \movement|outX[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y38_N23
dffeas \movement|outX[3] (
	.clk(\movement_divider|Equal1~clkctrl_outclk ),
	.d(\movement|outX[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\movement|outX~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement|outX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \movement|outX[3] .is_wysiwyg = "true";
defparam \movement|outX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N24
cycloneive_lcell_comb \movement|outX[4]~17 (
// Equation(s):
// \movement|outX[4]~17_combout  = ((\KEY[3]~input_o  $ (\movement|outX [4] $ (\movement|outX[3]~16 )))) # (GND)
// \movement|outX[4]~18  = CARRY((\KEY[3]~input_o  & (\movement|outX [4] & !\movement|outX[3]~16 )) # (!\KEY[3]~input_o  & ((\movement|outX [4]) # (!\movement|outX[3]~16 ))))

	.dataa(\KEY[3]~input_o ),
	.datab(\movement|outX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement|outX[3]~16 ),
	.combout(\movement|outX[4]~17_combout ),
	.cout(\movement|outX[4]~18 ));
// synopsys translate_off
defparam \movement|outX[4]~17 .lut_mask = 16'h964D;
defparam \movement|outX[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y38_N25
dffeas \movement|outX[4] (
	.clk(\movement_divider|Equal1~clkctrl_outclk ),
	.d(\movement|outX[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\movement|outX~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement|outX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \movement|outX[4] .is_wysiwyg = "true";
defparam \movement|outX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N26
cycloneive_lcell_comb \movement|outX[5]~19 (
// Equation(s):
// \movement|outX[5]~19_combout  = (\movement|outX [5] & ((\KEY[3]~input_o  & (!\movement|outX[4]~18 )) # (!\KEY[3]~input_o  & (\movement|outX[4]~18  & VCC)))) # (!\movement|outX [5] & ((\KEY[3]~input_o  & ((\movement|outX[4]~18 ) # (GND))) # 
// (!\KEY[3]~input_o  & (!\movement|outX[4]~18 ))))
// \movement|outX[5]~20  = CARRY((\movement|outX [5] & (\KEY[3]~input_o  & !\movement|outX[4]~18 )) # (!\movement|outX [5] & ((\KEY[3]~input_o ) # (!\movement|outX[4]~18 ))))

	.dataa(\movement|outX [5]),
	.datab(\KEY[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement|outX[4]~18 ),
	.combout(\movement|outX[5]~19_combout ),
	.cout(\movement|outX[5]~20 ));
// synopsys translate_off
defparam \movement|outX[5]~19 .lut_mask = 16'h694D;
defparam \movement|outX[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y38_N27
dffeas \movement|outX[5] (
	.clk(\movement_divider|Equal1~clkctrl_outclk ),
	.d(\movement|outX[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\movement|outX~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement|outX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \movement|outX[5] .is_wysiwyg = "true";
defparam \movement|outX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N28
cycloneive_lcell_comb \movement|outX[6]~21 (
// Equation(s):
// \movement|outX[6]~21_combout  = ((\movement|outX [6] $ (\KEY[3]~input_o  $ (\movement|outX[5]~20 )))) # (GND)
// \movement|outX[6]~22  = CARRY((\movement|outX [6] & ((!\movement|outX[5]~20 ) # (!\KEY[3]~input_o ))) # (!\movement|outX [6] & (!\KEY[3]~input_o  & !\movement|outX[5]~20 )))

	.dataa(\movement|outX [6]),
	.datab(\KEY[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement|outX[5]~20 ),
	.combout(\movement|outX[6]~21_combout ),
	.cout(\movement|outX[6]~22 ));
// synopsys translate_off
defparam \movement|outX[6]~21 .lut_mask = 16'h962B;
defparam \movement|outX[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y38_N29
dffeas \movement|outX[6] (
	.clk(\movement_divider|Equal1~clkctrl_outclk ),
	.d(\movement|outX[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\movement|outX~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement|outX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \movement|outX[6] .is_wysiwyg = "true";
defparam \movement|outX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N30
cycloneive_lcell_comb \movement|outX[7]~23 (
// Equation(s):
// \movement|outX[7]~23_combout  = \KEY[3]~input_o  $ (\movement|outX[6]~22  $ (!\movement|outX [7]))

	.dataa(gnd),
	.datab(\KEY[3]~input_o ),
	.datac(gnd),
	.datad(\movement|outX [7]),
	.cin(\movement|outX[6]~22 ),
	.combout(\movement|outX[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \movement|outX[7]~23 .lut_mask = 16'h3CC3;
defparam \movement|outX[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y38_N31
dffeas \movement|outX[7] (
	.clk(\movement_divider|Equal1~clkctrl_outclk ),
	.d(\movement|outX[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\movement|outX~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement|outX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \movement|outX[7] .is_wysiwyg = "true";
defparam \movement|outX[7] .power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "functional";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h33CC;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N9
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N11
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N13
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N15
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(\VGA|controller|xCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N17
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|xCounter [6] & (\VGA|controller|xCounter [0] & !\VGA|controller|xCounter [5])))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(\VGA|controller|xCounter [6]),
	.datac(\VGA|controller|xCounter [0]),
	.datad(\VGA|controller|xCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0020;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [9] & (\VGA|controller|xCounter [8] & (!\VGA|controller|xCounter [7] & \VGA|controller|xCounter [4])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|xCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h0800;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|Equal0~0_combout  & (\VGA|controller|Equal0~1_combout  & (\VGA|controller|xCounter [3] & \VGA|controller|xCounter [2])))

	.dataa(\VGA|controller|Equal0~0_combout ),
	.datab(\VGA|controller|Equal0~1_combout ),
	.datac(\VGA|controller|xCounter [3]),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (\VGA|controller|Add0~10_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~10_combout ),
	.datac(gnd),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h00CC;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N1
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N21
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y38_N23
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (\VGA|controller|Add0~16_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~16_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h0C0C;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N25
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|Add0~17  $ (\VGA|controller|xCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|xCounter [9]),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (\VGA|controller|Add0~18_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~18_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h0C0C;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N11
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(\VGA|controller|xCounter [0]),
	.datac(\VGA|controller|xCounter [3]),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFFF8;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|xCounter [4] & (\VGA|controller|VGA_HS1~0_combout  & \VGA|controller|xCounter [5]))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|xCounter [5] & 
// ((!\VGA|controller|VGA_HS1~0_combout ) # (!\VGA|controller|xCounter [4]))))

	.dataa(\VGA|controller|xCounter [4]),
	.datab(\VGA|controller|xCounter [6]),
	.datac(\VGA|controller|VGA_HS1~0_combout ),
	.datad(\VGA|controller|xCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8013;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = ((\VGA|controller|xCounter [8]) # ((\VGA|controller|VGA_HS1~1_combout ) # (!\VGA|controller|xCounter [7]))) # (!\VGA|controller|xCounter [9])

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|VGA_HS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hFFDF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N3
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y70_N1
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|Add1~8_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [4])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~8_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [4])))

	.dataa(\VGA|controller|Add1~8_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N29
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \VGA|controller|yCounter[5]~3 (
// Equation(s):
// \VGA|controller|yCounter[5]~3_combout  = (\VGA|controller|Add1~10_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [5])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~10_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [5])))

	.dataa(\VGA|controller|Add1~10_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~3 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N1
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[5]~3_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \VGA|controller|yCounter[6]~1 (
// Equation(s):
// \VGA|controller|yCounter[6]~1_combout  = (\VGA|controller|Add1~12_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [6])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~12_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [6])))

	.dataa(\VGA|controller|Add1~12_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~1 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N1
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~1_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \VGA|controller|yCounter[7]~4 (
// Equation(s):
// \VGA|controller|yCounter[7]~4_combout  = (\VGA|controller|Add1~14_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [7])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~14_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|Add1~14_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~4 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N25
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~4_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \VGA|controller|yCounter[8]~2 (
// Equation(s):
// \VGA|controller|yCounter[8]~2_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~16_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [8]) # 
// ((\VGA|controller|Add1~16_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~16_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~2 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N31
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[8]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [8] & !\VGA|controller|yCounter [1])))

	.dataa(\VGA|controller|yCounter [0]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter [1]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \VGA|controller|yCounter[9]~9 (
// Equation(s):
// \VGA|controller|yCounter[9]~9_combout  = (\VGA|controller|Add1~18_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [9])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~18_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [9])))

	.dataa(\VGA|controller|Add1~18_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~9 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N17
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~9_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] & \VGA|controller|yCounter [9])))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h2000;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [6] & !\VGA|controller|yCounter [5])

	.dataa(\VGA|controller|yCounter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h0055;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~1_combout  & (\VGA|controller|always1~0_combout  & \VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|always1~1_combout ),
	.datab(\VGA|controller|always1~0_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'h8F0F;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \VGA|controller|yCounter[0]~10 (
// Equation(s):
// \VGA|controller|yCounter[0]~10_combout  = (\VGA|controller|Add1~0_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [0])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~0_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [0])))

	.dataa(\VGA|controller|Add1~0_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~10 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N21
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \VGA|controller|yCounter[1]~8 (
// Equation(s):
// \VGA|controller|yCounter[1]~8_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~2_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [1]) # 
// ((\VGA|controller|Add1~2_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~8 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N29
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~8_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|Add1~4_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [2])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~4_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [2])))

	.dataa(\VGA|controller|Add1~4_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N23
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|Add1~6_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [3])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~6_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [3])))

	.dataa(\VGA|controller|Add1~6_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N23
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(\SW[16]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ((\VGA|controller|yCounter [4]) # ((\VGA|controller|yCounter [9]) # (!\VGA|controller|yCounter [2]))) # (!\VGA|controller|yCounter [3])

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hFFDF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [6] & \VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = (\VGA|controller|VGA_VS1~0_combout ) # ((\VGA|controller|yCounter [0] $ (!\VGA|controller|yCounter [1])) # (!\VGA|controller|VGA_VS1~1_combout ))

	.dataa(\VGA|controller|VGA_VS1~0_combout ),
	.datab(\VGA|controller|yCounter [0]),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hEBFF;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N15
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N7
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [8] & !\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h0057;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (\VGA|controller|VGA_BLANK1~0_combout  & !\VGA|controller|VGA_VS1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|VGA_BLANK1~0_combout ),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h00F0;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N27
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N5
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_BLANK1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [1] & (\VGA|controller|yCounter [3] $ (VCC))) # (!\VGA|controller|yCounter [1] & (\VGA|controller|yCounter [3] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [1] & \VGA|controller|yCounter [3]))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [2] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [2] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [2] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [2] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [4] & (!\VGA|controller|yCounter [2] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [4] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [2]))))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [5] $ (\VGA|controller|yCounter [3] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [3]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [3] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [6] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [6] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [4] & ((\VGA|controller|yCounter [6] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [6] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [4] & (!\VGA|controller|yCounter [6] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [4] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [6]))))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [5] $ (\VGA|controller|yCounter [7] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [5] & ((\VGA|controller|yCounter [7]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [7] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~9  & VCC)) # (!\VGA|controller|yCounter [8] & 
// (!\VGA|controller|controller_translator|Add0~9 )))) # (!\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [8] & ((\VGA|controller|controller_translator|Add0~9 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~11  = CARRY((\VGA|controller|yCounter [6] & (!\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [6] & ((!\VGA|controller|controller_translator|Add0~9 ) # 
// (!\VGA|controller|yCounter [8]))))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [7] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [7] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = (\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~13 )) # (!\VGA|controller|yCounter [8] & ((\VGA|controller|controller_translator|Add0~13 ) # (GND)))
// \VGA|controller|controller_translator|Add0~15  = CARRY((!\VGA|controller|controller_translator|Add0~13 ) # (!\VGA|controller|yCounter [8]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout(\VGA|controller|controller_translator|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~0_combout  = (\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [1] $ (VCC))) # (!\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [1] & VCC))
// \VGA|controller|controller_translator|mem_address[6]~1  = CARRY((\VGA|controller|xCounter [7] & \VGA|controller|yCounter [1]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[6]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~2_combout  = (\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [2] & (\VGA|controller|controller_translator|mem_address[6]~1  & VCC)) # (!\VGA|controller|yCounter [2] & 
// (!\VGA|controller|controller_translator|mem_address[6]~1 )))) # (!\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [2] & (!\VGA|controller|controller_translator|mem_address[6]~1 )) # (!\VGA|controller|yCounter [2] & 
// ((\VGA|controller|controller_translator|mem_address[6]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[7]~3  = CARRY((\VGA|controller|xCounter [8] & (!\VGA|controller|yCounter [2] & !\VGA|controller|controller_translator|mem_address[6]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((!\VGA|controller|controller_translator|mem_address[6]~1 ) # (!\VGA|controller|yCounter [2]))))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[7]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~4_combout  = ((\VGA|controller|controller_translator|Add0~0_combout  $ (\VGA|controller|xCounter [9] $ (!\VGA|controller|controller_translator|mem_address[7]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[8]~5  = CARRY((\VGA|controller|controller_translator|Add0~0_combout  & ((\VGA|controller|xCounter [9]) # (!\VGA|controller|controller_translator|mem_address[7]~3 ))) # 
// (!\VGA|controller|controller_translator|Add0~0_combout  & (\VGA|controller|xCounter [9] & !\VGA|controller|controller_translator|mem_address[7]~3 )))

	.dataa(\VGA|controller|controller_translator|Add0~0_combout ),
	.datab(\VGA|controller|xCounter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[8]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[8]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[8]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[9]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[8]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[9]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[9]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[9]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[10]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[9]~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[10]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[10]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[10]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[11]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[10]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[11]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[11]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[11]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[12]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[11]~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[12]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[12]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[12]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[13]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[12]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[13]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[13]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[13]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[14]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[13]~15 ))

	.dataa(\VGA|controller|controller_translator|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[13]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[14]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[14]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[15]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[15]~18_combout  = (\VGA|controller|controller_translator|Add0~14_combout  & (!\VGA|controller|controller_translator|mem_address[14]~17 )) # (!\VGA|controller|controller_translator|Add0~14_combout  & 
// ((\VGA|controller|controller_translator|mem_address[14]~17 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[15]~19  = CARRY((!\VGA|controller|controller_translator|mem_address[14]~17 ) # (!\VGA|controller|controller_translator|Add0~14_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[14]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[15]~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[15]~18 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[15]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~16 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~16_combout  = !\VGA|controller|controller_translator|Add0~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~15 ),
	.combout(\VGA|controller|controller_translator|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~16 .lut_mask = 16'h0F0F;
defparam \VGA|controller|controller_translator|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[16]~20 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[16]~20_combout  = \VGA|controller|controller_translator|mem_address[15]~19  $ (!\VGA|controller|controller_translator|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|Add0~16_combout ),
	.cin(\VGA|controller|controller_translator|mem_address[15]~19 ),
	.combout(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[16]~20 .lut_mask = 16'hF00F;
defparam \VGA|controller|controller_translator|mem_address[16]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3] = (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & (!\VGA|controller|controller_translator|mem_address[14]~16_combout  & 
// (\VGA|controller|controller_translator|mem_address[13]~14_combout  & \VGA|controller|controller_translator|mem_address[16]~20_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .lut_mask = 16'h1000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \d0|colour~2 (
// Equation(s):
// \d0|colour~2_combout  = (\SW[16]~input_o  & \SW[8]~input_o )

	.dataa(\SW[16]~input_o ),
	.datab(gnd),
	.datac(\SW[8]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|colour~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|colour~2 .lut_mask = 16'hA0A0;
defparam \d0|colour~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N4
cycloneive_lcell_comb \movement_divider2|RateDivider[0]~28 (
// Equation(s):
// \movement_divider2|RateDivider[0]~28_combout  = \movement_divider2|RateDivider [0] $ (VCC)
// \movement_divider2|RateDivider[0]~29  = CARRY(\movement_divider2|RateDivider [0])

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[0]~28_combout ),
	.cout(\movement_divider2|RateDivider[0]~29 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[0]~28 .lut_mask = 16'h33CC;
defparam \movement_divider2|RateDivider[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N2
cycloneive_lcell_comb \movement_divider2|RateDivider[0]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[0]~feeder_combout  = \movement_divider2|RateDivider[0]~28_combout 

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider[0]~28_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[0]~feeder .lut_mask = 16'hCCCC;
defparam \movement_divider2|RateDivider[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N4
cycloneive_lcell_comb \movement_divider2|always0~0 (
// Equation(s):
// \movement_divider2|always0~0_combout  = (\movement_divider2|Equal1~0_combout ) # (!\SW[16]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\movement_divider2|Equal1~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\movement_divider2|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|always0~0 .lut_mask = 16'hF0FF;
defparam \movement_divider2|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y34_N3
dffeas \movement_divider2|RateDivider[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\movement_divider2|RateDivider[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [0]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[0] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N6
cycloneive_lcell_comb \movement_divider2|RateDivider[1]~30 (
// Equation(s):
// \movement_divider2|RateDivider[1]~30_combout  = (\movement_divider2|RateDivider [1] & (\movement_divider2|RateDivider[0]~29  & VCC)) # (!\movement_divider2|RateDivider [1] & (!\movement_divider2|RateDivider[0]~29 ))
// \movement_divider2|RateDivider[1]~31  = CARRY((!\movement_divider2|RateDivider [1] & !\movement_divider2|RateDivider[0]~29 ))

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[0]~29 ),
	.combout(\movement_divider2|RateDivider[1]~30_combout ),
	.cout(\movement_divider2|RateDivider[1]~31 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[1]~30 .lut_mask = 16'hC303;
defparam \movement_divider2|RateDivider[1]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N22
cycloneive_lcell_comb \movement_divider2|RateDivider[1]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[1]~feeder_combout  = \movement_divider2|RateDivider[1]~30_combout 

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider[1]~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[1]~feeder .lut_mask = 16'hCCCC;
defparam \movement_divider2|RateDivider[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N23
dffeas \movement_divider2|RateDivider[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [1]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[1] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N8
cycloneive_lcell_comb \movement_divider2|RateDivider[2]~32 (
// Equation(s):
// \movement_divider2|RateDivider[2]~32_combout  = (\movement_divider2|RateDivider [2] & ((GND) # (!\movement_divider2|RateDivider[1]~31 ))) # (!\movement_divider2|RateDivider [2] & (\movement_divider2|RateDivider[1]~31  $ (GND)))
// \movement_divider2|RateDivider[2]~33  = CARRY((\movement_divider2|RateDivider [2]) # (!\movement_divider2|RateDivider[1]~31 ))

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[1]~31 ),
	.combout(\movement_divider2|RateDivider[2]~32_combout ),
	.cout(\movement_divider2|RateDivider[2]~33 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[2]~32 .lut_mask = 16'h3CCF;
defparam \movement_divider2|RateDivider[2]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N18
cycloneive_lcell_comb \movement_divider2|RateDivider[2]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[2]~feeder_combout  = \movement_divider2|RateDivider[2]~32_combout 

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider[2]~32_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[2]~feeder .lut_mask = 16'hCCCC;
defparam \movement_divider2|RateDivider[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N19
dffeas \movement_divider2|RateDivider[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [2]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[2] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N10
cycloneive_lcell_comb \movement_divider2|RateDivider[3]~34 (
// Equation(s):
// \movement_divider2|RateDivider[3]~34_combout  = (\movement_divider2|RateDivider [3] & (\movement_divider2|RateDivider[2]~33  & VCC)) # (!\movement_divider2|RateDivider [3] & (!\movement_divider2|RateDivider[2]~33 ))
// \movement_divider2|RateDivider[3]~35  = CARRY((!\movement_divider2|RateDivider [3] & !\movement_divider2|RateDivider[2]~33 ))

	.dataa(\movement_divider2|RateDivider [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[2]~33 ),
	.combout(\movement_divider2|RateDivider[3]~34_combout ),
	.cout(\movement_divider2|RateDivider[3]~35 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[3]~34 .lut_mask = 16'hA505;
defparam \movement_divider2|RateDivider[3]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N26
cycloneive_lcell_comb \movement_divider2|RateDivider[3]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[3]~feeder_combout  = \movement_divider2|RateDivider[3]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider2|RateDivider[3]~34_combout ),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[3]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider2|RateDivider[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N27
dffeas \movement_divider2|RateDivider[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [3]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[3] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N12
cycloneive_lcell_comb \movement_divider2|RateDivider[4]~36 (
// Equation(s):
// \movement_divider2|RateDivider[4]~36_combout  = (\movement_divider2|RateDivider [4] & ((GND) # (!\movement_divider2|RateDivider[3]~35 ))) # (!\movement_divider2|RateDivider [4] & (\movement_divider2|RateDivider[3]~35  $ (GND)))
// \movement_divider2|RateDivider[4]~37  = CARRY((\movement_divider2|RateDivider [4]) # (!\movement_divider2|RateDivider[3]~35 ))

	.dataa(\movement_divider2|RateDivider [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[3]~35 ),
	.combout(\movement_divider2|RateDivider[4]~36_combout ),
	.cout(\movement_divider2|RateDivider[4]~37 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[4]~36 .lut_mask = 16'h5AAF;
defparam \movement_divider2|RateDivider[4]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N12
cycloneive_lcell_comb \movement_divider2|RateDivider[4]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[4]~feeder_combout  = \movement_divider2|RateDivider[4]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider2|RateDivider[4]~36_combout ),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[4]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider2|RateDivider[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N13
dffeas \movement_divider2|RateDivider[4] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [4]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[4] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N14
cycloneive_lcell_comb \movement_divider2|RateDivider[5]~38 (
// Equation(s):
// \movement_divider2|RateDivider[5]~38_combout  = (\movement_divider2|RateDivider [5] & (\movement_divider2|RateDivider[4]~37  & VCC)) # (!\movement_divider2|RateDivider [5] & (!\movement_divider2|RateDivider[4]~37 ))
// \movement_divider2|RateDivider[5]~39  = CARRY((!\movement_divider2|RateDivider [5] & !\movement_divider2|RateDivider[4]~37 ))

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[4]~37 ),
	.combout(\movement_divider2|RateDivider[5]~38_combout ),
	.cout(\movement_divider2|RateDivider[5]~39 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[5]~38 .lut_mask = 16'hC303;
defparam \movement_divider2|RateDivider[5]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y34_N22
cycloneive_lcell_comb \movement_divider2|RateDivider[5]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[5]~feeder_combout  = \movement_divider2|RateDivider[5]~38_combout 

	.dataa(\movement_divider2|RateDivider[5]~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[5]~feeder .lut_mask = 16'hAAAA;
defparam \movement_divider2|RateDivider[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y34_N23
dffeas \movement_divider2|RateDivider[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [5]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[5] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N16
cycloneive_lcell_comb \movement_divider2|RateDivider[6]~40 (
// Equation(s):
// \movement_divider2|RateDivider[6]~40_combout  = (\movement_divider2|RateDivider [6] & ((GND) # (!\movement_divider2|RateDivider[5]~39 ))) # (!\movement_divider2|RateDivider [6] & (\movement_divider2|RateDivider[5]~39  $ (GND)))
// \movement_divider2|RateDivider[6]~41  = CARRY((\movement_divider2|RateDivider [6]) # (!\movement_divider2|RateDivider[5]~39 ))

	.dataa(\movement_divider2|RateDivider [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[5]~39 ),
	.combout(\movement_divider2|RateDivider[6]~40_combout ),
	.cout(\movement_divider2|RateDivider[6]~41 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[6]~40 .lut_mask = 16'h5AAF;
defparam \movement_divider2|RateDivider[6]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N2
cycloneive_lcell_comb \movement_divider2|RateDivider[6]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[6]~feeder_combout  = \movement_divider2|RateDivider[6]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider2|RateDivider[6]~40_combout ),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[6]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider2|RateDivider[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N3
dffeas \movement_divider2|RateDivider[6] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[6]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [6]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[6] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N18
cycloneive_lcell_comb \movement_divider2|RateDivider[7]~42 (
// Equation(s):
// \movement_divider2|RateDivider[7]~42_combout  = (\movement_divider2|RateDivider [7] & (\movement_divider2|RateDivider[6]~41  & VCC)) # (!\movement_divider2|RateDivider [7] & (!\movement_divider2|RateDivider[6]~41 ))
// \movement_divider2|RateDivider[7]~43  = CARRY((!\movement_divider2|RateDivider [7] & !\movement_divider2|RateDivider[6]~41 ))

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[6]~41 ),
	.combout(\movement_divider2|RateDivider[7]~42_combout ),
	.cout(\movement_divider2|RateDivider[7]~43 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[7]~42 .lut_mask = 16'hC303;
defparam \movement_divider2|RateDivider[7]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N6
cycloneive_lcell_comb \movement_divider2|RateDivider[7]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[7]~feeder_combout  = \movement_divider2|RateDivider[7]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider2|RateDivider[7]~42_combout ),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[7]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider2|RateDivider[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N7
dffeas \movement_divider2|RateDivider[7] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[7]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [7]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[7] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N20
cycloneive_lcell_comb \movement_divider2|RateDivider[8]~44 (
// Equation(s):
// \movement_divider2|RateDivider[8]~44_combout  = (\movement_divider2|RateDivider [8] & ((GND) # (!\movement_divider2|RateDivider[7]~43 ))) # (!\movement_divider2|RateDivider [8] & (\movement_divider2|RateDivider[7]~43  $ (GND)))
// \movement_divider2|RateDivider[8]~45  = CARRY((\movement_divider2|RateDivider [8]) # (!\movement_divider2|RateDivider[7]~43 ))

	.dataa(\movement_divider2|RateDivider [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[7]~43 ),
	.combout(\movement_divider2|RateDivider[8]~44_combout ),
	.cout(\movement_divider2|RateDivider[8]~45 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[8]~44 .lut_mask = 16'h5AAF;
defparam \movement_divider2|RateDivider[8]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N28
cycloneive_lcell_comb \movement_divider2|RateDivider[8]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[8]~feeder_combout  = \movement_divider2|RateDivider[8]~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider2|RateDivider[8]~44_combout ),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[8]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider2|RateDivider[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N29
dffeas \movement_divider2|RateDivider[8] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[8]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [8]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[8] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N22
cycloneive_lcell_comb \movement_divider2|RateDivider[9]~46 (
// Equation(s):
// \movement_divider2|RateDivider[9]~46_combout  = (\movement_divider2|RateDivider [9] & (\movement_divider2|RateDivider[8]~45  & VCC)) # (!\movement_divider2|RateDivider [9] & (!\movement_divider2|RateDivider[8]~45 ))
// \movement_divider2|RateDivider[9]~47  = CARRY((!\movement_divider2|RateDivider [9] & !\movement_divider2|RateDivider[8]~45 ))

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[8]~45 ),
	.combout(\movement_divider2|RateDivider[9]~46_combout ),
	.cout(\movement_divider2|RateDivider[9]~47 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[9]~46 .lut_mask = 16'hC303;
defparam \movement_divider2|RateDivider[9]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N0
cycloneive_lcell_comb \movement_divider2|RateDivider[9]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[9]~feeder_combout  = \movement_divider2|RateDivider[9]~46_combout 

	.dataa(\movement_divider2|RateDivider[9]~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[9]~feeder .lut_mask = 16'hAAAA;
defparam \movement_divider2|RateDivider[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y34_N1
dffeas \movement_divider2|RateDivider[9] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [9]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[9] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N24
cycloneive_lcell_comb \movement_divider2|RateDivider[10]~48 (
// Equation(s):
// \movement_divider2|RateDivider[10]~48_combout  = (\movement_divider2|RateDivider [10] & ((GND) # (!\movement_divider2|RateDivider[9]~47 ))) # (!\movement_divider2|RateDivider [10] & (\movement_divider2|RateDivider[9]~47  $ (GND)))
// \movement_divider2|RateDivider[10]~49  = CARRY((\movement_divider2|RateDivider [10]) # (!\movement_divider2|RateDivider[9]~47 ))

	.dataa(\movement_divider2|RateDivider [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[9]~47 ),
	.combout(\movement_divider2|RateDivider[10]~48_combout ),
	.cout(\movement_divider2|RateDivider[10]~49 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[10]~48 .lut_mask = 16'h5AAF;
defparam \movement_divider2|RateDivider[10]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y34_N24
cycloneive_lcell_comb \movement_divider2|RateDivider[10]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[10]~feeder_combout  = \movement_divider2|RateDivider[10]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider2|RateDivider[10]~48_combout ),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[10]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider2|RateDivider[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y34_N25
dffeas \movement_divider2|RateDivider[10] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[10]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [10]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[10] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N26
cycloneive_lcell_comb \movement_divider2|RateDivider[11]~50 (
// Equation(s):
// \movement_divider2|RateDivider[11]~50_combout  = (\movement_divider2|RateDivider [11] & (\movement_divider2|RateDivider[10]~49  & VCC)) # (!\movement_divider2|RateDivider [11] & (!\movement_divider2|RateDivider[10]~49 ))
// \movement_divider2|RateDivider[11]~51  = CARRY((!\movement_divider2|RateDivider [11] & !\movement_divider2|RateDivider[10]~49 ))

	.dataa(\movement_divider2|RateDivider [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[10]~49 ),
	.combout(\movement_divider2|RateDivider[11]~50_combout ),
	.cout(\movement_divider2|RateDivider[11]~51 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[11]~50 .lut_mask = 16'hA505;
defparam \movement_divider2|RateDivider[11]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N24
cycloneive_lcell_comb \movement_divider2|RateDivider[11]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[11]~feeder_combout  = \movement_divider2|RateDivider[11]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider2|RateDivider[11]~50_combout ),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[11]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider2|RateDivider[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N25
dffeas \movement_divider2|RateDivider[11] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[11]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [11]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[11] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N28
cycloneive_lcell_comb \movement_divider2|RateDivider[12]~52 (
// Equation(s):
// \movement_divider2|RateDivider[12]~52_combout  = (\movement_divider2|RateDivider [12] & ((GND) # (!\movement_divider2|RateDivider[11]~51 ))) # (!\movement_divider2|RateDivider [12] & (\movement_divider2|RateDivider[11]~51  $ (GND)))
// \movement_divider2|RateDivider[12]~53  = CARRY((\movement_divider2|RateDivider [12]) # (!\movement_divider2|RateDivider[11]~51 ))

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[11]~51 ),
	.combout(\movement_divider2|RateDivider[12]~52_combout ),
	.cout(\movement_divider2|RateDivider[12]~53 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[12]~52 .lut_mask = 16'h3CCF;
defparam \movement_divider2|RateDivider[12]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N20
cycloneive_lcell_comb \movement_divider2|RateDivider[12]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[12]~feeder_combout  = \movement_divider2|RateDivider[12]~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider2|RateDivider[12]~52_combout ),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[12]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider2|RateDivider[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N21
dffeas \movement_divider2|RateDivider[12] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[12]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [12]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[12] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y34_N30
cycloneive_lcell_comb \movement_divider2|RateDivider[13]~54 (
// Equation(s):
// \movement_divider2|RateDivider[13]~54_combout  = (\movement_divider2|RateDivider [13] & (\movement_divider2|RateDivider[12]~53  & VCC)) # (!\movement_divider2|RateDivider [13] & (!\movement_divider2|RateDivider[12]~53 ))
// \movement_divider2|RateDivider[13]~55  = CARRY((!\movement_divider2|RateDivider [13] & !\movement_divider2|RateDivider[12]~53 ))

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[12]~53 ),
	.combout(\movement_divider2|RateDivider[13]~54_combout ),
	.cout(\movement_divider2|RateDivider[13]~55 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[13]~54 .lut_mask = 16'hC303;
defparam \movement_divider2|RateDivider[13]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N30
cycloneive_lcell_comb \movement_divider2|RateDivider[13]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[13]~feeder_combout  = \movement_divider2|RateDivider[13]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider2|RateDivider[13]~54_combout ),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[13]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider2|RateDivider[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N31
dffeas \movement_divider2|RateDivider[13] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[13]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [13]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[13] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N0
cycloneive_lcell_comb \movement_divider2|RateDivider[14]~56 (
// Equation(s):
// \movement_divider2|RateDivider[14]~56_combout  = (\movement_divider2|RateDivider [14] & ((GND) # (!\movement_divider2|RateDivider[13]~55 ))) # (!\movement_divider2|RateDivider [14] & (\movement_divider2|RateDivider[13]~55  $ (GND)))
// \movement_divider2|RateDivider[14]~57  = CARRY((\movement_divider2|RateDivider [14]) # (!\movement_divider2|RateDivider[13]~55 ))

	.dataa(\movement_divider2|RateDivider [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[13]~55 ),
	.combout(\movement_divider2|RateDivider[14]~56_combout ),
	.cout(\movement_divider2|RateDivider[14]~57 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[14]~56 .lut_mask = 16'h5AAF;
defparam \movement_divider2|RateDivider[14]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N30
cycloneive_lcell_comb \movement_divider2|RateDivider[14]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[14]~feeder_combout  = \movement_divider2|RateDivider[14]~56_combout 

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider[14]~56_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[14]~feeder .lut_mask = 16'hCCCC;
defparam \movement_divider2|RateDivider[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y33_N31
dffeas \movement_divider2|RateDivider[14] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [14]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[14] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N2
cycloneive_lcell_comb \movement_divider2|RateDivider[15]~58 (
// Equation(s):
// \movement_divider2|RateDivider[15]~58_combout  = (\movement_divider2|RateDivider [15] & (\movement_divider2|RateDivider[14]~57  & VCC)) # (!\movement_divider2|RateDivider [15] & (!\movement_divider2|RateDivider[14]~57 ))
// \movement_divider2|RateDivider[15]~59  = CARRY((!\movement_divider2|RateDivider [15] & !\movement_divider2|RateDivider[14]~57 ))

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[14]~57 ),
	.combout(\movement_divider2|RateDivider[15]~58_combout ),
	.cout(\movement_divider2|RateDivider[15]~59 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[15]~58 .lut_mask = 16'hC303;
defparam \movement_divider2|RateDivider[15]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N28
cycloneive_lcell_comb \movement_divider2|RateDivider[15]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[15]~feeder_combout  = \movement_divider2|RateDivider[15]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider2|RateDivider[15]~58_combout ),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[15]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider2|RateDivider[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y33_N29
dffeas \movement_divider2|RateDivider[15] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[15]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [15]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[15] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N4
cycloneive_lcell_comb \movement_divider2|RateDivider[16]~60 (
// Equation(s):
// \movement_divider2|RateDivider[16]~60_combout  = (\movement_divider2|RateDivider [16] & ((GND) # (!\movement_divider2|RateDivider[15]~59 ))) # (!\movement_divider2|RateDivider [16] & (\movement_divider2|RateDivider[15]~59  $ (GND)))
// \movement_divider2|RateDivider[16]~61  = CARRY((\movement_divider2|RateDivider [16]) # (!\movement_divider2|RateDivider[15]~59 ))

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[15]~59 ),
	.combout(\movement_divider2|RateDivider[16]~60_combout ),
	.cout(\movement_divider2|RateDivider[16]~61 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[16]~60 .lut_mask = 16'h3CCF;
defparam \movement_divider2|RateDivider[16]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N22
cycloneive_lcell_comb \movement_divider2|RateDivider[16]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[16]~feeder_combout  = \movement_divider2|RateDivider[16]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider2|RateDivider[16]~60_combout ),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[16]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider2|RateDivider[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y33_N23
dffeas \movement_divider2|RateDivider[16] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [16]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[16] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N6
cycloneive_lcell_comb \movement_divider2|RateDivider[17]~62 (
// Equation(s):
// \movement_divider2|RateDivider[17]~62_combout  = (\movement_divider2|RateDivider [17] & (\movement_divider2|RateDivider[16]~61  & VCC)) # (!\movement_divider2|RateDivider [17] & (!\movement_divider2|RateDivider[16]~61 ))
// \movement_divider2|RateDivider[17]~63  = CARRY((!\movement_divider2|RateDivider [17] & !\movement_divider2|RateDivider[16]~61 ))

	.dataa(\movement_divider2|RateDivider [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[16]~61 ),
	.combout(\movement_divider2|RateDivider[17]~62_combout ),
	.cout(\movement_divider2|RateDivider[17]~63 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[17]~62 .lut_mask = 16'hA505;
defparam \movement_divider2|RateDivider[17]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N28
cycloneive_lcell_comb \movement_divider2|RateDivider[17]~feeder (
// Equation(s):
// \movement_divider2|RateDivider[17]~feeder_combout  = \movement_divider2|RateDivider[17]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\movement_divider2|RateDivider[17]~62_combout ),
	.cin(gnd),
	.combout(\movement_divider2|RateDivider[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[17]~feeder .lut_mask = 16'hFF00;
defparam \movement_divider2|RateDivider[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y33_N29
dffeas \movement_divider2|RateDivider[17] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [17]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[17] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N8
cycloneive_lcell_comb \movement_divider2|RateDivider[18]~64 (
// Equation(s):
// \movement_divider2|RateDivider[18]~64_combout  = (\movement_divider2|RateDivider [18] & ((GND) # (!\movement_divider2|RateDivider[17]~63 ))) # (!\movement_divider2|RateDivider [18] & (\movement_divider2|RateDivider[17]~63  $ (GND)))
// \movement_divider2|RateDivider[18]~65  = CARRY((\movement_divider2|RateDivider [18]) # (!\movement_divider2|RateDivider[17]~63 ))

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[17]~63 ),
	.combout(\movement_divider2|RateDivider[18]~64_combout ),
	.cout(\movement_divider2|RateDivider[18]~65 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[18]~64 .lut_mask = 16'h3CCF;
defparam \movement_divider2|RateDivider[18]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N9
dffeas \movement_divider2|RateDivider[18] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[18]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [18]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[18] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N10
cycloneive_lcell_comb \movement_divider2|RateDivider[19]~66 (
// Equation(s):
// \movement_divider2|RateDivider[19]~66_combout  = (\movement_divider2|RateDivider [19] & (\movement_divider2|RateDivider[18]~65  & VCC)) # (!\movement_divider2|RateDivider [19] & (!\movement_divider2|RateDivider[18]~65 ))
// \movement_divider2|RateDivider[19]~67  = CARRY((!\movement_divider2|RateDivider [19] & !\movement_divider2|RateDivider[18]~65 ))

	.dataa(\movement_divider2|RateDivider [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[18]~65 ),
	.combout(\movement_divider2|RateDivider[19]~66_combout ),
	.cout(\movement_divider2|RateDivider[19]~67 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[19]~66 .lut_mask = 16'hA505;
defparam \movement_divider2|RateDivider[19]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N11
dffeas \movement_divider2|RateDivider[19] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[19]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [19]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[19] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N12
cycloneive_lcell_comb \movement_divider2|RateDivider[20]~68 (
// Equation(s):
// \movement_divider2|RateDivider[20]~68_combout  = (\movement_divider2|RateDivider [20] & ((GND) # (!\movement_divider2|RateDivider[19]~67 ))) # (!\movement_divider2|RateDivider [20] & (\movement_divider2|RateDivider[19]~67  $ (GND)))
// \movement_divider2|RateDivider[20]~69  = CARRY((\movement_divider2|RateDivider [20]) # (!\movement_divider2|RateDivider[19]~67 ))

	.dataa(\movement_divider2|RateDivider [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[19]~67 ),
	.combout(\movement_divider2|RateDivider[20]~68_combout ),
	.cout(\movement_divider2|RateDivider[20]~69 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[20]~68 .lut_mask = 16'h5AAF;
defparam \movement_divider2|RateDivider[20]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N13
dffeas \movement_divider2|RateDivider[20] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[20]~68_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [20]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[20] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N14
cycloneive_lcell_comb \movement_divider2|RateDivider[21]~70 (
// Equation(s):
// \movement_divider2|RateDivider[21]~70_combout  = (\movement_divider2|RateDivider [21] & (\movement_divider2|RateDivider[20]~69  & VCC)) # (!\movement_divider2|RateDivider [21] & (!\movement_divider2|RateDivider[20]~69 ))
// \movement_divider2|RateDivider[21]~71  = CARRY((!\movement_divider2|RateDivider [21] & !\movement_divider2|RateDivider[20]~69 ))

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[20]~69 ),
	.combout(\movement_divider2|RateDivider[21]~70_combout ),
	.cout(\movement_divider2|RateDivider[21]~71 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[21]~70 .lut_mask = 16'hC303;
defparam \movement_divider2|RateDivider[21]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N15
dffeas \movement_divider2|RateDivider[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[21]~70_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [21]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[21] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N16
cycloneive_lcell_comb \movement_divider2|RateDivider[22]~72 (
// Equation(s):
// \movement_divider2|RateDivider[22]~72_combout  = (\movement_divider2|RateDivider [22] & ((GND) # (!\movement_divider2|RateDivider[21]~71 ))) # (!\movement_divider2|RateDivider [22] & (\movement_divider2|RateDivider[21]~71  $ (GND)))
// \movement_divider2|RateDivider[22]~73  = CARRY((\movement_divider2|RateDivider [22]) # (!\movement_divider2|RateDivider[21]~71 ))

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[21]~71 ),
	.combout(\movement_divider2|RateDivider[22]~72_combout ),
	.cout(\movement_divider2|RateDivider[22]~73 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[22]~72 .lut_mask = 16'h3CCF;
defparam \movement_divider2|RateDivider[22]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N17
dffeas \movement_divider2|RateDivider[22] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[22]~72_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [22]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[22] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N18
cycloneive_lcell_comb \movement_divider2|RateDivider[23]~74 (
// Equation(s):
// \movement_divider2|RateDivider[23]~74_combout  = (\movement_divider2|RateDivider [23] & (\movement_divider2|RateDivider[22]~73  & VCC)) # (!\movement_divider2|RateDivider [23] & (!\movement_divider2|RateDivider[22]~73 ))
// \movement_divider2|RateDivider[23]~75  = CARRY((!\movement_divider2|RateDivider [23] & !\movement_divider2|RateDivider[22]~73 ))

	.dataa(\movement_divider2|RateDivider [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[22]~73 ),
	.combout(\movement_divider2|RateDivider[23]~74_combout ),
	.cout(\movement_divider2|RateDivider[23]~75 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[23]~74 .lut_mask = 16'hA505;
defparam \movement_divider2|RateDivider[23]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N19
dffeas \movement_divider2|RateDivider[23] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[23]~74_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [23]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[23] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N20
cycloneive_lcell_comb \movement_divider2|RateDivider[24]~76 (
// Equation(s):
// \movement_divider2|RateDivider[24]~76_combout  = (\movement_divider2|RateDivider [24] & ((GND) # (!\movement_divider2|RateDivider[23]~75 ))) # (!\movement_divider2|RateDivider [24] & (\movement_divider2|RateDivider[23]~75  $ (GND)))
// \movement_divider2|RateDivider[24]~77  = CARRY((\movement_divider2|RateDivider [24]) # (!\movement_divider2|RateDivider[23]~75 ))

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[23]~75 ),
	.combout(\movement_divider2|RateDivider[24]~76_combout ),
	.cout(\movement_divider2|RateDivider[24]~77 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[24]~76 .lut_mask = 16'h3CCF;
defparam \movement_divider2|RateDivider[24]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N21
dffeas \movement_divider2|RateDivider[24] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[24]~76_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [24]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[24] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N22
cycloneive_lcell_comb \movement_divider2|RateDivider[25]~78 (
// Equation(s):
// \movement_divider2|RateDivider[25]~78_combout  = (\movement_divider2|RateDivider [25] & (\movement_divider2|RateDivider[24]~77  & VCC)) # (!\movement_divider2|RateDivider [25] & (!\movement_divider2|RateDivider[24]~77 ))
// \movement_divider2|RateDivider[25]~79  = CARRY((!\movement_divider2|RateDivider [25] & !\movement_divider2|RateDivider[24]~77 ))

	.dataa(\movement_divider2|RateDivider [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[24]~77 ),
	.combout(\movement_divider2|RateDivider[25]~78_combout ),
	.cout(\movement_divider2|RateDivider[25]~79 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[25]~78 .lut_mask = 16'hA505;
defparam \movement_divider2|RateDivider[25]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N23
dffeas \movement_divider2|RateDivider[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[25]~78_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [25]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[25] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N24
cycloneive_lcell_comb \movement_divider2|RateDivider[26]~80 (
// Equation(s):
// \movement_divider2|RateDivider[26]~80_combout  = (\movement_divider2|RateDivider [26] & ((GND) # (!\movement_divider2|RateDivider[25]~79 ))) # (!\movement_divider2|RateDivider [26] & (\movement_divider2|RateDivider[25]~79  $ (GND)))
// \movement_divider2|RateDivider[26]~81  = CARRY((\movement_divider2|RateDivider [26]) # (!\movement_divider2|RateDivider[25]~79 ))

	.dataa(gnd),
	.datab(\movement_divider2|RateDivider [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\movement_divider2|RateDivider[25]~79 ),
	.combout(\movement_divider2|RateDivider[26]~80_combout ),
	.cout(\movement_divider2|RateDivider[26]~81 ));
// synopsys translate_off
defparam \movement_divider2|RateDivider[26]~80 .lut_mask = 16'h3CCF;
defparam \movement_divider2|RateDivider[26]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N25
dffeas \movement_divider2|RateDivider[26] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[26]~80_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [26]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[26] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N26
cycloneive_lcell_comb \movement_divider2|RateDivider[27]~82 (
// Equation(s):
// \movement_divider2|RateDivider[27]~82_combout  = \movement_divider2|RateDivider [27] $ (!\movement_divider2|RateDivider[26]~81 )

	.dataa(\movement_divider2|RateDivider [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\movement_divider2|RateDivider[26]~81 ),
	.combout(\movement_divider2|RateDivider[27]~82_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|RateDivider[27]~82 .lut_mask = 16'hA5A5;
defparam \movement_divider2|RateDivider[27]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N27
dffeas \movement_divider2|RateDivider[27] (
	.clk(\CLOCK_50~input_o ),
	.d(\movement_divider2|RateDivider[27]~82_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\movement_divider2|always0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\movement_divider2|RateDivider [27]),
	.prn(vcc));
// synopsys translate_off
defparam \movement_divider2|RateDivider[27] .is_wysiwyg = "true";
defparam \movement_divider2|RateDivider[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N16
cycloneive_lcell_comb \movement_divider2|Equal1~8 (
// Equation(s):
// \movement_divider2|Equal1~8_combout  = (!\movement_divider2|RateDivider [24] & (!\movement_divider2|RateDivider [26] & (!\movement_divider2|RateDivider [27] & !\movement_divider2|RateDivider [25])))

	.dataa(\movement_divider2|RateDivider [24]),
	.datab(\movement_divider2|RateDivider [26]),
	.datac(\movement_divider2|RateDivider [27]),
	.datad(\movement_divider2|RateDivider [25]),
	.cin(gnd),
	.combout(\movement_divider2|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|Equal1~8 .lut_mask = 16'h0001;
defparam \movement_divider2|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N10
cycloneive_lcell_comb \movement_divider2|Equal1~3 (
// Equation(s):
// \movement_divider2|Equal1~3_combout  = (!\movement_divider2|RateDivider [10] & (!\movement_divider2|RateDivider [8] & (!\movement_divider2|RateDivider [9] & !\movement_divider2|RateDivider [11])))

	.dataa(\movement_divider2|RateDivider [10]),
	.datab(\movement_divider2|RateDivider [8]),
	.datac(\movement_divider2|RateDivider [9]),
	.datad(\movement_divider2|RateDivider [11]),
	.cin(gnd),
	.combout(\movement_divider2|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|Equal1~3 .lut_mask = 16'h0001;
defparam \movement_divider2|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N0
cycloneive_lcell_comb \movement_divider2|Equal1~4 (
// Equation(s):
// \movement_divider2|Equal1~4_combout  = (!\movement_divider2|RateDivider [13] & (!\movement_divider2|RateDivider [15] & (!\movement_divider2|RateDivider [14] & !\movement_divider2|RateDivider [12])))

	.dataa(\movement_divider2|RateDivider [13]),
	.datab(\movement_divider2|RateDivider [15]),
	.datac(\movement_divider2|RateDivider [14]),
	.datad(\movement_divider2|RateDivider [12]),
	.cin(gnd),
	.combout(\movement_divider2|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|Equal1~4 .lut_mask = 16'h0001;
defparam \movement_divider2|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N14
cycloneive_lcell_comb \movement_divider2|Equal1~2 (
// Equation(s):
// \movement_divider2|Equal1~2_combout  = (!\movement_divider2|RateDivider [4] & (!\movement_divider2|RateDivider [6] & (!\movement_divider2|RateDivider [5] & !\movement_divider2|RateDivider [7])))

	.dataa(\movement_divider2|RateDivider [4]),
	.datab(\movement_divider2|RateDivider [6]),
	.datac(\movement_divider2|RateDivider [5]),
	.datad(\movement_divider2|RateDivider [7]),
	.cin(gnd),
	.combout(\movement_divider2|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|Equal1~2 .lut_mask = 16'h0001;
defparam \movement_divider2|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N16
cycloneive_lcell_comb \movement_divider2|Equal1~1 (
// Equation(s):
// \movement_divider2|Equal1~1_combout  = (!\movement_divider2|RateDivider [3] & (!\movement_divider2|RateDivider [2] & (!\movement_divider2|RateDivider [1] & !\movement_divider2|RateDivider [0])))

	.dataa(\movement_divider2|RateDivider [3]),
	.datab(\movement_divider2|RateDivider [2]),
	.datac(\movement_divider2|RateDivider [1]),
	.datad(\movement_divider2|RateDivider [0]),
	.cin(gnd),
	.combout(\movement_divider2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|Equal1~1 .lut_mask = 16'h0001;
defparam \movement_divider2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N8
cycloneive_lcell_comb \movement_divider2|Equal1~5 (
// Equation(s):
// \movement_divider2|Equal1~5_combout  = (\movement_divider2|Equal1~3_combout  & (\movement_divider2|Equal1~4_combout  & (\movement_divider2|Equal1~2_combout  & \movement_divider2|Equal1~1_combout )))

	.dataa(\movement_divider2|Equal1~3_combout ),
	.datab(\movement_divider2|Equal1~4_combout ),
	.datac(\movement_divider2|Equal1~2_combout ),
	.datad(\movement_divider2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\movement_divider2|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|Equal1~5 .lut_mask = 16'h8000;
defparam \movement_divider2|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N30
cycloneive_lcell_comb \movement_divider2|Equal1~7 (
// Equation(s):
// \movement_divider2|Equal1~7_combout  = (!\movement_divider2|RateDivider [23] & (!\movement_divider2|RateDivider [20] & (!\movement_divider2|RateDivider [21] & !\movement_divider2|RateDivider [22])))

	.dataa(\movement_divider2|RateDivider [23]),
	.datab(\movement_divider2|RateDivider [20]),
	.datac(\movement_divider2|RateDivider [21]),
	.datad(\movement_divider2|RateDivider [22]),
	.cin(gnd),
	.combout(\movement_divider2|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|Equal1~7 .lut_mask = 16'h0001;
defparam \movement_divider2|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N12
cycloneive_lcell_comb \movement_divider2|Equal1~6 (
// Equation(s):
// \movement_divider2|Equal1~6_combout  = (!\movement_divider2|RateDivider [16] & (!\movement_divider2|RateDivider [19] & (!\movement_divider2|RateDivider [18] & !\movement_divider2|RateDivider [17])))

	.dataa(\movement_divider2|RateDivider [16]),
	.datab(\movement_divider2|RateDivider [19]),
	.datac(\movement_divider2|RateDivider [18]),
	.datad(\movement_divider2|RateDivider [17]),
	.cin(gnd),
	.combout(\movement_divider2|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|Equal1~6 .lut_mask = 16'h0001;
defparam \movement_divider2|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N0
cycloneive_lcell_comb \movement_divider2|Equal1~0 (
// Equation(s):
// \movement_divider2|Equal1~0_combout  = LCELL((\movement_divider2|Equal1~8_combout  & (\movement_divider2|Equal1~5_combout  & (\movement_divider2|Equal1~7_combout  & \movement_divider2|Equal1~6_combout ))))

	.dataa(\movement_divider2|Equal1~8_combout ),
	.datab(\movement_divider2|Equal1~5_combout ),
	.datac(\movement_divider2|Equal1~7_combout ),
	.datad(\movement_divider2|Equal1~6_combout ),
	.cin(gnd),
	.combout(\movement_divider2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \movement_divider2|Equal1~0 .lut_mask = 16'h8000;
defparam \movement_divider2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \movement_divider2|Equal1~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\movement_divider2|Equal1~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\movement_divider2|Equal1~0clkctrl_outclk ));
// synopsys translate_off
defparam \movement_divider2|Equal1~0clkctrl .clock_type = "global clock";
defparam \movement_divider2|Equal1~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N30
cycloneive_lcell_comb \c0|state~7 (
// Equation(s):
// \c0|state~7_combout  = (\SW[16]~input_o  & ((\SW[17]~input_o  & (!\c0|state.SDRAW~q )) # (!\SW[17]~input_o  & ((!\c0|state.SLOADY~q )))))

	.dataa(\SW[17]~input_o ),
	.datab(\SW[16]~input_o ),
	.datac(\c0|state.SDRAW~q ),
	.datad(\c0|state.SLOADY~q ),
	.cin(gnd),
	.combout(\c0|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \c0|state~7 .lut_mask = 16'h084C;
defparam \c0|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N31
dffeas \c0|state.SLOADX (
	.clk(\movement_divider2|Equal1~0clkctrl_outclk ),
	.d(\c0|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|state.SLOADX~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|state.SLOADX .is_wysiwyg = "true";
defparam \c0|state.SLOADX .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \c0|state~6 (
// Equation(s):
// \c0|state~6_combout  = (\SW[16]~input_o  & !\c0|state.SLOADX~q )

	.dataa(gnd),
	.datab(\SW[16]~input_o ),
	.datac(\c0|state.SLOADX~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\c0|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \c0|state~6 .lut_mask = 16'h0C0C;
defparam \c0|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N7
dffeas \c0|state.SLOADY (
	.clk(\movement_divider2|Equal1~0clkctrl_outclk ),
	.d(\c0|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|state.SLOADY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|state.SLOADY .is_wysiwyg = "true";
defparam \c0|state.SLOADY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N16
cycloneive_lcell_comb \c0|state~5 (
// Equation(s):
// \c0|state~5_combout  = (\SW[17]~input_o  & ((\c0|state.SLOADY~q ))) # (!\SW[17]~input_o  & (\c0|state.SDRAW~q ))

	.dataa(\SW[17]~input_o ),
	.datab(gnd),
	.datac(\c0|state.SDRAW~q ),
	.datad(\c0|state.SLOADY~q ),
	.cin(gnd),
	.combout(\c0|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \c0|state~5 .lut_mask = 16'hFA50;
defparam \c0|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N17
dffeas \c0|state.SDRAW (
	.clk(\movement_divider2|Equal1~0clkctrl_outclk ),
	.d(\c0|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[16]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|state.SDRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c0|state.SDRAW .is_wysiwyg = "true";
defparam \c0|state.SDRAW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N2
cycloneive_lcell_comb \d0|colour[2]~1 (
// Equation(s):
// \d0|colour[2]~1_combout  = (!\c0|state.SDRAW~q ) # (!\SW[16]~input_o )

	.dataa(\SW[16]~input_o ),
	.datab(gnd),
	.datac(\c0|state.SDRAW~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|colour[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|colour[2]~1 .lut_mask = 16'h5F5F;
defparam \d0|colour[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N31
dffeas \d0|colour[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|colour~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|colour[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|colour [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|colour[1] .is_wysiwyg = "true";
defparam \d0|colour[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N20
cycloneive_lcell_comb \d0|countX~3 (
// Equation(s):
// \d0|countX~3_combout  = (\d0|countX~0_combout  & (\SW[1]~input_o )) # (!\d0|countX~0_combout  & ((\d0|countX [1] $ (!\d0|countX [0]))))

	.dataa(\SW[1]~input_o ),
	.datab(\d0|countX~0_combout ),
	.datac(\d0|countX [1]),
	.datad(\d0|countX [0]),
	.cin(gnd),
	.combout(\d0|countX~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|countX~3 .lut_mask = 16'hB88B;
defparam \d0|countX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N21
dffeas \d0|countX[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|countX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|countX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|countX[1] .is_wysiwyg = "true";
defparam \d0|countX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N28
cycloneive_lcell_comb \d0|countX~1 (
// Equation(s):
// \d0|countX~1_combout  = (\SW[16]~input_o  & (\d0|countX [2] & ((\d0|countX [0]) # (\d0|countX [1]))))

	.dataa(\d0|countX [0]),
	.datab(\d0|countX [1]),
	.datac(\SW[16]~input_o ),
	.datad(\d0|countX [2]),
	.cin(gnd),
	.combout(\d0|countX~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|countX~1 .lut_mask = 16'hE000;
defparam \d0|countX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N0
cycloneive_lcell_comb \d0|countX~2 (
// Equation(s):
// \d0|countX~2_combout  = (\d0|countX~1_combout ) # ((\d0|countX~0_combout  & \SW[2]~input_o ))

	.dataa(gnd),
	.datab(\d0|countX~1_combout ),
	.datac(\d0|countX~0_combout ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\d0|countX~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|countX~2 .lut_mask = 16'hFCCC;
defparam \d0|countX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N1
dffeas \d0|countX[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|countX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|countX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|countX[2] .is_wysiwyg = "true";
defparam \d0|countX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N30
cycloneive_lcell_comb \d0|countX~0 (
// Equation(s):
// \d0|countX~0_combout  = ((!\d0|countX [0] & (!\d0|countX [1] & !\d0|countX [2]))) # (!\SW[16]~input_o )

	.dataa(\d0|countX [0]),
	.datab(\d0|countX [1]),
	.datac(\SW[16]~input_o ),
	.datad(\d0|countX [2]),
	.cin(gnd),
	.combout(\d0|countX~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|countX~0 .lut_mask = 16'h0F1F;
defparam \d0|countX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N30
cycloneive_lcell_comb \d0|countX~4 (
// Equation(s):
// \d0|countX~4_combout  = (\d0|countX~0_combout  & ((\SW[0]~input_o ))) # (!\d0|countX~0_combout  & (!\d0|countX [0]))

	.dataa(\d0|countX~0_combout ),
	.datab(gnd),
	.datac(\d0|countX [0]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|countX~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|countX~4 .lut_mask = 16'hAF05;
defparam \d0|countX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N31
dffeas \d0|countX[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|countX~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|countX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|countX[0] .is_wysiwyg = "true";
defparam \d0|countX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N4
cycloneive_lcell_comb \d0|x~8 (
// Equation(s):
// \d0|x~8_combout  = (\SW[16]~input_o  & \movement|outX [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[16]~input_o ),
	.datad(\movement|outX [0]),
	.cin(gnd),
	.combout(\d0|x~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x~8 .lut_mask = 16'hF000;
defparam \d0|x~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N2
cycloneive_lcell_comb \d0|x[5]~1 (
// Equation(s):
// \d0|x[5]~1_combout  = (!\c0|state.SLOADX~q ) # (!\SW[16]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[16]~input_o ),
	.datad(\c0|state.SLOADX~q ),
	.cin(gnd),
	.combout(\d0|x[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x[5]~1 .lut_mask = 16'h0FFF;
defparam \d0|x[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N5
dffeas \d0|x[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|x[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[0] .is_wysiwyg = "true";
defparam \d0|x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N8
cycloneive_lcell_comb \d0|outX[0]~0 (
// Equation(s):
// \d0|outX[0]~0_combout  = (\d0|countX [0] & (\d0|x [0] $ (VCC))) # (!\d0|countX [0] & (\d0|x [0] & VCC))
// \d0|outX[0]~1  = CARRY((\d0|countX [0] & \d0|x [0]))

	.dataa(\d0|countX [0]),
	.datab(\d0|x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|outX[0]~0_combout ),
	.cout(\d0|outX[0]~1 ));
// synopsys translate_off
defparam \d0|outX[0]~0 .lut_mask = 16'h6688;
defparam \d0|outX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N10
cycloneive_lcell_comb \d0|x~7 (
// Equation(s):
// \d0|x~7_combout  = (\SW[16]~input_o  & \movement|outX [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[16]~input_o ),
	.datad(\movement|outX [1]),
	.cin(gnd),
	.combout(\d0|x~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x~7 .lut_mask = 16'hF000;
defparam \d0|x~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N11
dffeas \d0|x[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|x[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[1] .is_wysiwyg = "true";
defparam \d0|x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N10
cycloneive_lcell_comb \d0|outX[1]~2 (
// Equation(s):
// \d0|outX[1]~2_combout  = (\d0|x [1] & ((\d0|countX [1] & (\d0|outX[0]~1  & VCC)) # (!\d0|countX [1] & (!\d0|outX[0]~1 )))) # (!\d0|x [1] & ((\d0|countX [1] & (!\d0|outX[0]~1 )) # (!\d0|countX [1] & ((\d0|outX[0]~1 ) # (GND)))))
// \d0|outX[1]~3  = CARRY((\d0|x [1] & (!\d0|countX [1] & !\d0|outX[0]~1 )) # (!\d0|x [1] & ((!\d0|outX[0]~1 ) # (!\d0|countX [1]))))

	.dataa(\d0|x [1]),
	.datab(\d0|countX [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|outX[0]~1 ),
	.combout(\d0|outX[1]~2_combout ),
	.cout(\d0|outX[1]~3 ));
// synopsys translate_off
defparam \d0|outX[1]~2 .lut_mask = 16'h9617;
defparam \d0|outX[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N12
cycloneive_lcell_comb \d0|x~6 (
// Equation(s):
// \d0|x~6_combout  = (\SW[16]~input_o  & \movement|outX [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[16]~input_o ),
	.datad(\movement|outX [2]),
	.cin(gnd),
	.combout(\d0|x~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x~6 .lut_mask = 16'hF000;
defparam \d0|x~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N13
dffeas \d0|x[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|x[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[2] .is_wysiwyg = "true";
defparam \d0|x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N12
cycloneive_lcell_comb \d0|outX[2]~4 (
// Equation(s):
// \d0|outX[2]~4_combout  = ((\d0|x [2] $ (\d0|countX [2] $ (!\d0|outX[1]~3 )))) # (GND)
// \d0|outX[2]~5  = CARRY((\d0|x [2] & ((\d0|countX [2]) # (!\d0|outX[1]~3 ))) # (!\d0|x [2] & (\d0|countX [2] & !\d0|outX[1]~3 )))

	.dataa(\d0|x [2]),
	.datab(\d0|countX [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|outX[1]~3 ),
	.combout(\d0|outX[2]~4_combout ),
	.cout(\d0|outX[2]~5 ));
// synopsys translate_off
defparam \d0|outX[2]~4 .lut_mask = 16'h698E;
defparam \d0|outX[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N14
cycloneive_lcell_comb \d0|x~5 (
// Equation(s):
// \d0|x~5_combout  = (\SW[16]~input_o  & \movement|outX [3])

	.dataa(\SW[16]~input_o ),
	.datab(gnd),
	.datac(\movement|outX [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|x~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x~5 .lut_mask = 16'hA0A0;
defparam \d0|x~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N15
dffeas \d0|x[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|x[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[3] .is_wysiwyg = "true";
defparam \d0|x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N14
cycloneive_lcell_comb \d0|outX[3]~6 (
// Equation(s):
// \d0|outX[3]~6_combout  = (\d0|x [3] & (!\d0|outX[2]~5 )) # (!\d0|x [3] & ((\d0|outX[2]~5 ) # (GND)))
// \d0|outX[3]~7  = CARRY((!\d0|outX[2]~5 ) # (!\d0|x [3]))

	.dataa(\d0|x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|outX[2]~5 ),
	.combout(\d0|outX[3]~6_combout ),
	.cout(\d0|outX[3]~7 ));
// synopsys translate_off
defparam \d0|outX[3]~6 .lut_mask = 16'h5A5F;
defparam \d0|outX[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N24
cycloneive_lcell_comb \d0|x~4 (
// Equation(s):
// \d0|x~4_combout  = (\SW[16]~input_o  & \movement|outX [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[16]~input_o ),
	.datad(\movement|outX [4]),
	.cin(gnd),
	.combout(\d0|x~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x~4 .lut_mask = 16'hF000;
defparam \d0|x~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N25
dffeas \d0|x[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|x[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[4] .is_wysiwyg = "true";
defparam \d0|x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N16
cycloneive_lcell_comb \d0|outX[4]~8 (
// Equation(s):
// \d0|outX[4]~8_combout  = (\d0|x [4] & (\d0|outX[3]~7  $ (GND))) # (!\d0|x [4] & (!\d0|outX[3]~7  & VCC))
// \d0|outX[4]~9  = CARRY((\d0|x [4] & !\d0|outX[3]~7 ))

	.dataa(gnd),
	.datab(\d0|x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|outX[3]~7 ),
	.combout(\d0|outX[4]~8_combout ),
	.cout(\d0|outX[4]~9 ));
// synopsys translate_off
defparam \d0|outX[4]~8 .lut_mask = 16'hC30C;
defparam \d0|outX[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N8
cycloneive_lcell_comb \d0|x~3 (
// Equation(s):
// \d0|x~3_combout  = (\SW[16]~input_o  & \movement|outX [5])

	.dataa(\SW[16]~input_o ),
	.datab(gnd),
	.datac(\movement|outX [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|x~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x~3 .lut_mask = 16'hA0A0;
defparam \d0|x~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N9
dffeas \d0|x[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|x[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[5] .is_wysiwyg = "true";
defparam \d0|x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N18
cycloneive_lcell_comb \d0|outX[5]~10 (
// Equation(s):
// \d0|outX[5]~10_combout  = (\d0|x [5] & (!\d0|outX[4]~9 )) # (!\d0|x [5] & ((\d0|outX[4]~9 ) # (GND)))
// \d0|outX[5]~11  = CARRY((!\d0|outX[4]~9 ) # (!\d0|x [5]))

	.dataa(\d0|x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|outX[4]~9 ),
	.combout(\d0|outX[5]~10_combout ),
	.cout(\d0|outX[5]~11 ));
// synopsys translate_off
defparam \d0|outX[5]~10 .lut_mask = 16'h5A5F;
defparam \d0|outX[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N6
cycloneive_lcell_comb \d0|x~2 (
// Equation(s):
// \d0|x~2_combout  = (\SW[16]~input_o  & \movement|outX [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[16]~input_o ),
	.datad(\movement|outX [6]),
	.cin(gnd),
	.combout(\d0|x~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x~2 .lut_mask = 16'hF000;
defparam \d0|x~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N7
dffeas \d0|x[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|x[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[6] .is_wysiwyg = "true";
defparam \d0|x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N20
cycloneive_lcell_comb \d0|outX[6]~12 (
// Equation(s):
// \d0|outX[6]~12_combout  = (\d0|x [6] & (\d0|outX[5]~11  $ (GND))) # (!\d0|x [6] & (!\d0|outX[5]~11  & VCC))
// \d0|outX[6]~13  = CARRY((\d0|x [6] & !\d0|outX[5]~11 ))

	.dataa(gnd),
	.datab(\d0|x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|outX[5]~11 ),
	.combout(\d0|outX[6]~12_combout ),
	.cout(\d0|outX[6]~13 ));
// synopsys translate_off
defparam \d0|outX[6]~12 .lut_mask = 16'hC30C;
defparam \d0|outX[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N6
cycloneive_lcell_comb \d0|y~6 (
// Equation(s):
// \d0|y~6_combout  = (\SW[16]~input_o  & \movement|outY [0])

	.dataa(gnd),
	.datab(\SW[16]~input_o ),
	.datac(gnd),
	.datad(\movement|outY [0]),
	.cin(gnd),
	.combout(\d0|y~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|y~6 .lut_mask = 16'hCC00;
defparam \d0|y~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \d0|y[6]~1 (
// Equation(s):
// \d0|y[6]~1_combout  = (\c0|state.SLOADY~q ) # (!\SW[16]~input_o )

	.dataa(gnd),
	.datab(\SW[16]~input_o ),
	.datac(gnd),
	.datad(\c0|state.SLOADY~q ),
	.cin(gnd),
	.combout(\d0|y[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|y[6]~1 .lut_mask = 16'hFF33;
defparam \d0|y[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N7
dffeas \d0|y[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[0] .is_wysiwyg = "true";
defparam \d0|y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N22
cycloneive_lcell_comb \d0|countY~3 (
// Equation(s):
// \d0|countY~3_combout  = (\d0|countY[2]~1_combout  & (((\SW[1]~input_o )))) # (!\d0|countY[2]~1_combout  & (\d0|countY [0] $ ((!\d0|countY [1]))))

	.dataa(\d0|countY[2]~1_combout ),
	.datab(\d0|countY [0]),
	.datac(\d0|countY [1]),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\d0|countY~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|countY~3 .lut_mask = 16'hEB41;
defparam \d0|countY~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N23
dffeas \d0|countY[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|countY~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|countX~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|countY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|countY[1] .is_wysiwyg = "true";
defparam \d0|countY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N24
cycloneive_lcell_comb \d0|countY~0 (
// Equation(s):
// \d0|countY~0_combout  = (\d0|countY [2] & (\SW[16]~input_o  & ((\d0|countY [1]) # (\d0|countY [0]))))

	.dataa(\d0|countY [2]),
	.datab(\d0|countY [1]),
	.datac(\SW[16]~input_o ),
	.datad(\d0|countY [0]),
	.cin(gnd),
	.combout(\d0|countY~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|countY~0 .lut_mask = 16'hA080;
defparam \d0|countY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N26
cycloneive_lcell_comb \d0|countY~2 (
// Equation(s):
// \d0|countY~2_combout  = (\d0|countY~0_combout ) # ((\SW[2]~input_o  & \d0|countY[2]~1_combout ))

	.dataa(\SW[2]~input_o ),
	.datab(\d0|countY~0_combout ),
	.datac(\d0|countY[2]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|countY~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|countY~2 .lut_mask = 16'hECEC;
defparam \d0|countY~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N28
cycloneive_lcell_comb \d0|countY[2]~feeder (
// Equation(s):
// \d0|countY[2]~feeder_combout  = \d0|countY~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|countY~2_combout ),
	.cin(gnd),
	.combout(\d0|countY[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|countY[2]~feeder .lut_mask = 16'hFF00;
defparam \d0|countY[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N29
dffeas \d0|countY[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|countY[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|countX~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|countY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|countY[2] .is_wysiwyg = "true";
defparam \d0|countY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N30
cycloneive_lcell_comb \d0|countY[2]~1 (
// Equation(s):
// \d0|countY[2]~1_combout  = ((!\d0|countY [2] & (!\d0|countY [1] & !\d0|countY [0]))) # (!\SW[16]~input_o )

	.dataa(\d0|countY [2]),
	.datab(\d0|countY [1]),
	.datac(\SW[16]~input_o ),
	.datad(\d0|countY [0]),
	.cin(gnd),
	.combout(\d0|countY[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|countY[2]~1 .lut_mask = 16'h0F1F;
defparam \d0|countY[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N2
cycloneive_lcell_comb \d0|countY~4 (
// Equation(s):
// \d0|countY~4_combout  = (\d0|countY[2]~1_combout  & ((\SW[0]~input_o ))) # (!\d0|countY[2]~1_combout  & (!\d0|countY [0]))

	.dataa(\d0|countY[2]~1_combout ),
	.datab(gnd),
	.datac(\d0|countY [0]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\d0|countY~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|countY~4 .lut_mask = 16'hAF05;
defparam \d0|countY~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N3
dffeas \d0|countY[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|countY~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|countX~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|countY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|countY[0] .is_wysiwyg = "true";
defparam \d0|countY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N4
cycloneive_lcell_comb \d0|Add3~0 (
// Equation(s):
// \d0|Add3~0_combout  = (\d0|y [0] & (\d0|countY [0] $ (VCC))) # (!\d0|y [0] & (\d0|countY [0] & VCC))
// \d0|Add3~1  = CARRY((\d0|y [0] & \d0|countY [0]))

	.dataa(\d0|y [0]),
	.datab(\d0|countY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|Add3~0_combout ),
	.cout(\d0|Add3~1 ));
// synopsys translate_off
defparam \d0|Add3~0 .lut_mask = 16'h6688;
defparam \d0|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N6
cycloneive_lcell_comb \VGA|user_input_translator|Add1~0 (
// Equation(s):
// \VGA|user_input_translator|Add1~0_combout  = (\d0|outX[6]~12_combout  & (\d0|Add3~0_combout  $ (VCC))) # (!\d0|outX[6]~12_combout  & (\d0|Add3~0_combout  & VCC))
// \VGA|user_input_translator|Add1~1  = CARRY((\d0|outX[6]~12_combout  & \d0|Add3~0_combout ))

	.dataa(\d0|outX[6]~12_combout ),
	.datab(\d0|Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add1~0_combout ),
	.cout(\VGA|user_input_translator|Add1~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N0
cycloneive_lcell_comb \d0|x~0 (
// Equation(s):
// \d0|x~0_combout  = (\SW[16]~input_o  & \movement|outX [7])

	.dataa(\SW[16]~input_o ),
	.datab(gnd),
	.datac(\movement|outX [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|x~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|x~0 .lut_mask = 16'hA0A0;
defparam \d0|x~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N1
dffeas \d0|x[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|x~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|x[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|x[7] .is_wysiwyg = "true";
defparam \d0|x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N22
cycloneive_lcell_comb \d0|outX[7]~14 (
// Equation(s):
// \d0|outX[7]~14_combout  = \d0|outX[6]~13  $ (\d0|x [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|x [7]),
	.cin(\d0|outX[6]~13 ),
	.combout(\d0|outX[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|outX[7]~14 .lut_mask = 16'h0FF0;
defparam \d0|outX[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N8
cycloneive_lcell_comb \d0|y~5 (
// Equation(s):
// \d0|y~5_combout  = (\SW[16]~input_o  & \movement|outY [1])

	.dataa(gnd),
	.datab(\SW[16]~input_o ),
	.datac(gnd),
	.datad(\movement|outY [1]),
	.cin(gnd),
	.combout(\d0|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|y~5 .lut_mask = 16'hCC00;
defparam \d0|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N9
dffeas \d0|y[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[1] .is_wysiwyg = "true";
defparam \d0|y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N6
cycloneive_lcell_comb \d0|Add3~2 (
// Equation(s):
// \d0|Add3~2_combout  = (\d0|countY [1] & ((\d0|y [1] & (\d0|Add3~1  & VCC)) # (!\d0|y [1] & (!\d0|Add3~1 )))) # (!\d0|countY [1] & ((\d0|y [1] & (!\d0|Add3~1 )) # (!\d0|y [1] & ((\d0|Add3~1 ) # (GND)))))
// \d0|Add3~3  = CARRY((\d0|countY [1] & (!\d0|y [1] & !\d0|Add3~1 )) # (!\d0|countY [1] & ((!\d0|Add3~1 ) # (!\d0|y [1]))))

	.dataa(\d0|countY [1]),
	.datab(\d0|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add3~1 ),
	.combout(\d0|Add3~2_combout ),
	.cout(\d0|Add3~3 ));
// synopsys translate_off
defparam \d0|Add3~2 .lut_mask = 16'h9617;
defparam \d0|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N8
cycloneive_lcell_comb \VGA|user_input_translator|Add1~2 (
// Equation(s):
// \VGA|user_input_translator|Add1~2_combout  = (\d0|outX[7]~14_combout  & ((\d0|Add3~2_combout  & (\VGA|user_input_translator|Add1~1  & VCC)) # (!\d0|Add3~2_combout  & (!\VGA|user_input_translator|Add1~1 )))) # (!\d0|outX[7]~14_combout  & 
// ((\d0|Add3~2_combout  & (!\VGA|user_input_translator|Add1~1 )) # (!\d0|Add3~2_combout  & ((\VGA|user_input_translator|Add1~1 ) # (GND)))))
// \VGA|user_input_translator|Add1~3  = CARRY((\d0|outX[7]~14_combout  & (!\d0|Add3~2_combout  & !\VGA|user_input_translator|Add1~1 )) # (!\d0|outX[7]~14_combout  & ((!\VGA|user_input_translator|Add1~1 ) # (!\d0|Add3~2_combout ))))

	.dataa(\d0|outX[7]~14_combout ),
	.datab(\d0|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~1 ),
	.combout(\VGA|user_input_translator|Add1~2_combout ),
	.cout(\VGA|user_input_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N30
cycloneive_lcell_comb \d0|y~4 (
// Equation(s):
// \d0|y~4_combout  = (\movement|outY [2] & \SW[16]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\movement|outY [2]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\d0|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|y~4 .lut_mask = 16'hF000;
defparam \d0|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N31
dffeas \d0|y[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[2] .is_wysiwyg = "true";
defparam \d0|y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N8
cycloneive_lcell_comb \d0|Add3~4 (
// Equation(s):
// \d0|Add3~4_combout  = ((\d0|y [2] $ (\d0|countY [2] $ (!\d0|Add3~3 )))) # (GND)
// \d0|Add3~5  = CARRY((\d0|y [2] & ((\d0|countY [2]) # (!\d0|Add3~3 ))) # (!\d0|y [2] & (\d0|countY [2] & !\d0|Add3~3 )))

	.dataa(\d0|y [2]),
	.datab(\d0|countY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add3~3 ),
	.combout(\d0|Add3~4_combout ),
	.cout(\d0|Add3~5 ));
// synopsys translate_off
defparam \d0|Add3~4 .lut_mask = 16'h698E;
defparam \d0|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N10
cycloneive_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (\d0|Add3~0_combout  & (\d0|Add3~4_combout  $ (VCC))) # (!\d0|Add3~0_combout  & (\d0|Add3~4_combout  & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((\d0|Add3~0_combout  & \d0|Add3~4_combout ))

	.dataa(\d0|Add3~0_combout ),
	.datab(\d0|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N10
cycloneive_lcell_comb \VGA|user_input_translator|Add1~4 (
// Equation(s):
// \VGA|user_input_translator|Add1~4_combout  = (\VGA|user_input_translator|Add0~0_combout  & (\VGA|user_input_translator|Add1~3  $ (GND))) # (!\VGA|user_input_translator|Add0~0_combout  & (!\VGA|user_input_translator|Add1~3  & VCC))
// \VGA|user_input_translator|Add1~5  = CARRY((\VGA|user_input_translator|Add0~0_combout  & !\VGA|user_input_translator|Add1~3 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~3 ),
	.combout(\VGA|user_input_translator|Add1~4_combout ),
	.cout(\VGA|user_input_translator|Add1~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N28
cycloneive_lcell_comb \d0|y~3 (
// Equation(s):
// \d0|y~3_combout  = (\SW[16]~input_o  & \movement|outY [3])

	.dataa(gnd),
	.datab(\SW[16]~input_o ),
	.datac(gnd),
	.datad(\movement|outY [3]),
	.cin(gnd),
	.combout(\d0|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|y~3 .lut_mask = 16'hCC00;
defparam \d0|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N29
dffeas \d0|y[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[3] .is_wysiwyg = "true";
defparam \d0|y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N10
cycloneive_lcell_comb \d0|Add3~6 (
// Equation(s):
// \d0|Add3~6_combout  = (\d0|y [3] & (!\d0|Add3~5 )) # (!\d0|y [3] & ((\d0|Add3~5 ) # (GND)))
// \d0|Add3~7  = CARRY((!\d0|Add3~5 ) # (!\d0|y [3]))

	.dataa(gnd),
	.datab(\d0|y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add3~5 ),
	.combout(\d0|Add3~6_combout ),
	.cout(\d0|Add3~7 ));
// synopsys translate_off
defparam \d0|Add3~6 .lut_mask = 16'h3C3F;
defparam \d0|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N12
cycloneive_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (\d0|Add3~2_combout  & ((\d0|Add3~6_combout  & (\VGA|user_input_translator|Add0~1  & VCC)) # (!\d0|Add3~6_combout  & (!\VGA|user_input_translator|Add0~1 )))) # (!\d0|Add3~2_combout  & ((\d0|Add3~6_combout  & 
// (!\VGA|user_input_translator|Add0~1 )) # (!\d0|Add3~6_combout  & ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((\d0|Add3~2_combout  & (!\d0|Add3~6_combout  & !\VGA|user_input_translator|Add0~1 )) # (!\d0|Add3~2_combout  & ((!\VGA|user_input_translator|Add0~1 ) # (!\d0|Add3~6_combout ))))

	.dataa(\d0|Add3~2_combout ),
	.datab(\d0|Add3~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N12
cycloneive_lcell_comb \VGA|user_input_translator|Add1~6 (
// Equation(s):
// \VGA|user_input_translator|Add1~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|Add1~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|Add1~5 ) # (GND)))
// \VGA|user_input_translator|Add1~7  = CARRY((!\VGA|user_input_translator|Add1~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~5 ),
	.combout(\VGA|user_input_translator|Add1~6_combout ),
	.cout(\VGA|user_input_translator|Add1~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N2
cycloneive_lcell_comb \d0|y~2 (
// Equation(s):
// \d0|y~2_combout  = (\SW[16]~input_o  & \movement|outY [4])

	.dataa(gnd),
	.datab(\SW[16]~input_o ),
	.datac(gnd),
	.datad(\movement|outY [4]),
	.cin(gnd),
	.combout(\d0|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|y~2 .lut_mask = 16'hCC00;
defparam \d0|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N3
dffeas \d0|y[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[4] .is_wysiwyg = "true";
defparam \d0|y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N12
cycloneive_lcell_comb \d0|Add3~8 (
// Equation(s):
// \d0|Add3~8_combout  = (\d0|y [4] & (\d0|Add3~7  $ (GND))) # (!\d0|y [4] & (!\d0|Add3~7  & VCC))
// \d0|Add3~9  = CARRY((\d0|y [4] & !\d0|Add3~7 ))

	.dataa(\d0|y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add3~7 ),
	.combout(\d0|Add3~8_combout ),
	.cout(\d0|Add3~9 ));
// synopsys translate_off
defparam \d0|Add3~8 .lut_mask = 16'hA50A;
defparam \d0|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N14
cycloneive_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((\d0|Add3~8_combout  $ (\d0|Add3~4_combout  $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((\d0|Add3~8_combout  & ((\d0|Add3~4_combout ) # (!\VGA|user_input_translator|Add0~3 ))) # (!\d0|Add3~8_combout  & (\d0|Add3~4_combout  & !\VGA|user_input_translator|Add0~3 )))

	.dataa(\d0|Add3~8_combout ),
	.datab(\d0|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N14
cycloneive_lcell_comb \VGA|user_input_translator|Add1~8 (
// Equation(s):
// \VGA|user_input_translator|Add1~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|Add1~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|Add1~7  & VCC))
// \VGA|user_input_translator|Add1~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~7 ),
	.combout(\VGA|user_input_translator|Add1~8_combout ),
	.cout(\VGA|user_input_translator|Add1~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N0
cycloneive_lcell_comb \d0|y~0 (
// Equation(s):
// \d0|y~0_combout  = (\SW[16]~input_o  & \movement|outY [5])

	.dataa(gnd),
	.datab(\SW[16]~input_o ),
	.datac(gnd),
	.datad(\movement|outY [5]),
	.cin(gnd),
	.combout(\d0|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|y~0 .lut_mask = 16'hCC00;
defparam \d0|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N1
dffeas \d0|y[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[5] .is_wysiwyg = "true";
defparam \d0|y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N14
cycloneive_lcell_comb \d0|Add3~10 (
// Equation(s):
// \d0|Add3~10_combout  = (\d0|y [5] & (!\d0|Add3~9 )) # (!\d0|y [5] & ((\d0|Add3~9 ) # (GND)))
// \d0|Add3~11  = CARRY((!\d0|Add3~9 ) # (!\d0|y [5]))

	.dataa(gnd),
	.datab(\d0|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|Add3~9 ),
	.combout(\d0|Add3~10_combout ),
	.cout(\d0|Add3~11 ));
// synopsys translate_off
defparam \d0|Add3~10 .lut_mask = 16'h3C3F;
defparam \d0|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N16
cycloneive_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (\d0|Add3~6_combout  & ((\d0|Add3~10_combout  & (\VGA|user_input_translator|Add0~5  & VCC)) # (!\d0|Add3~10_combout  & (!\VGA|user_input_translator|Add0~5 )))) # (!\d0|Add3~6_combout  & ((\d0|Add3~10_combout  & 
// (!\VGA|user_input_translator|Add0~5 )) # (!\d0|Add3~10_combout  & ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((\d0|Add3~6_combout  & (!\d0|Add3~10_combout  & !\VGA|user_input_translator|Add0~5 )) # (!\d0|Add3~6_combout  & ((!\VGA|user_input_translator|Add0~5 ) # (!\d0|Add3~10_combout ))))

	.dataa(\d0|Add3~6_combout ),
	.datab(\d0|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N16
cycloneive_lcell_comb \VGA|user_input_translator|Add1~10 (
// Equation(s):
// \VGA|user_input_translator|Add1~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|Add1~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|Add1~9 ) # (GND)))
// \VGA|user_input_translator|Add1~11  = CARRY((!\VGA|user_input_translator|Add1~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~9 ),
	.combout(\VGA|user_input_translator|Add1~10_combout ),
	.cout(\VGA|user_input_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \d0|colour~0 (
// Equation(s):
// \d0|colour~0_combout  = (\SW[16]~input_o  & \SW[9]~input_o )

	.dataa(\SW[16]~input_o ),
	.datab(gnd),
	.datac(\SW[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|colour~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|colour~0 .lut_mask = 16'hA0A0;
defparam \d0|colour~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N1
dffeas \d0|colour[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|colour~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|colour[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|colour [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|colour[2] .is_wysiwyg = "true";
defparam \d0|colour[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [2],\d0|colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,\VGA|user_input_translator|Add1~0_combout ,
\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,
\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X59_Y39_N25
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N3
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N29
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N15
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3] = (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & (!\VGA|controller|controller_translator|mem_address[14]~16_combout  & 
// (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & \VGA|controller|controller_translator|mem_address[16]~20_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .lut_mask = 16'h0100;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N4
cycloneive_lcell_comb \d0|y~7 (
// Equation(s):
// \d0|y~7_combout  = (\movement|outY [6] & \SW[16]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\movement|outY [6]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\d0|y~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|y~7 .lut_mask = 16'hF000;
defparam \d0|y~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N5
dffeas \d0|y[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|y~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|y[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|y[6] .is_wysiwyg = "true";
defparam \d0|y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N16
cycloneive_lcell_comb \d0|Add3~12 (
// Equation(s):
// \d0|Add3~12_combout  = \d0|Add3~11  $ (!\d0|y [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|y [6]),
	.cin(\d0|Add3~11 ),
	.combout(\d0|Add3~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Add3~12 .lut_mask = 16'hF00F;
defparam \d0|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N18
cycloneive_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((\d0|Add3~8_combout  $ (\d0|Add3~12_combout  $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((\d0|Add3~8_combout  & ((\d0|Add3~12_combout ) # (!\VGA|user_input_translator|Add0~7 ))) # (!\d0|Add3~8_combout  & (\d0|Add3~12_combout  & !\VGA|user_input_translator|Add0~7 )))

	.dataa(\d0|Add3~8_combout ),
	.datab(\d0|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N18
cycloneive_lcell_comb \VGA|user_input_translator|Add1~12 (
// Equation(s):
// \VGA|user_input_translator|Add1~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|Add1~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & (!\VGA|user_input_translator|Add1~11  & VCC))
// \VGA|user_input_translator|Add1~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|Add1~11 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~11 ),
	.combout(\VGA|user_input_translator|Add1~12_combout ),
	.cout(\VGA|user_input_translator|Add1~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a29 )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a29 ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4 .lut_mask = 16'h2320;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout  = \VGA|controller|controller_translator|mem_address[16]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N31
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N17
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N23
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N21
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N20
cycloneive_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (\d0|Add3~10_combout  & (!\VGA|user_input_translator|Add0~9 )) # (!\d0|Add3~10_combout  & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!\d0|Add3~10_combout ))

	.dataa(gnd),
	.datab(\d0|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N22
cycloneive_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (\d0|Add3~12_combout  & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!\d0|Add3~12_combout  & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((\d0|Add3~12_combout  & !\VGA|user_input_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\d0|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N24
cycloneive_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N20
cycloneive_lcell_comb \VGA|user_input_translator|Add1~14 (
// Equation(s):
// \VGA|user_input_translator|Add1~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|Add1~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|Add1~13 ) # (GND)))
// \VGA|user_input_translator|Add1~15  = CARRY((!\VGA|user_input_translator|Add1~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(\VGA|user_input_translator|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~13 ),
	.combout(\VGA|user_input_translator|Add1~14_combout ),
	.cout(\VGA|user_input_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~14 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N22
cycloneive_lcell_comb \VGA|user_input_translator|Add1~16 (
// Equation(s):
// \VGA|user_input_translator|Add1~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|Add1~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & (!\VGA|user_input_translator|Add1~15  & VCC))
// \VGA|user_input_translator|Add1~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add1~15 ),
	.combout(\VGA|user_input_translator|Add1~16_combout ),
	.cout(\VGA|user_input_translator|Add1~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N24
cycloneive_lcell_comb \VGA|user_input_translator|Add1~18 (
// Equation(s):
// \VGA|user_input_translator|Add1~18_combout  = \VGA|user_input_translator|Add1~17  $ (\VGA|user_input_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|user_input_translator|Add0~14_combout ),
	.cin(\VGA|user_input_translator|Add1~17 ),
	.combout(\VGA|user_input_translator|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|user_input_translator|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode403w [3] = (\VGA|user_input_translator|Add1~18_combout  & (\VGA|user_input_translator|Add1~16_combout  & (\VGA|user_input_translator|Add1~14_combout  & \c0|state.SDRAW~q )))

	.dataa(\VGA|user_input_translator|Add1~18_combout ),
	.datab(\VGA|user_input_translator|Add1~16_combout ),
	.datac(\VGA|user_input_translator|Add1~14_combout ),
	.datad(\c0|state.SDRAW~q ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .lut_mask = 16'h8000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout  = (\VGA|controller|controller_translator|mem_address[13]~14_combout  & (\VGA|controller|controller_translator|mem_address[15]~18_combout  & 
// (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & \VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .lut_mask = 16'h0800;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode393w [3] = (\VGA|user_input_translator|Add1~18_combout  & (\VGA|user_input_translator|Add1~16_combout  & (!\VGA|user_input_translator|Add1~14_combout  & \c0|state.SDRAW~q )))

	.dataa(\VGA|user_input_translator|Add1~18_combout ),
	.datab(\VGA|user_input_translator|Add1~16_combout ),
	.datac(\VGA|user_input_translator|Add1~14_combout ),
	.datad(\c0|state.SDRAW~q ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .lut_mask = 16'h0800;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & (\VGA|controller|controller_translator|mem_address[15]~18_combout  & 
// (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & \VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .lut_mask = 16'h0400;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout  = ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout )) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout )))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0 .lut_mask = 16'hF7B3;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode373w [3] = (\VGA|user_input_translator|Add1~18_combout  & (!\VGA|user_input_translator|Add1~16_combout  & (!\VGA|user_input_translator|Add1~14_combout  & \c0|state.SDRAW~q )))

	.dataa(\VGA|user_input_translator|Add1~18_combout ),
	.datab(\VGA|user_input_translator|Add1~16_combout ),
	.datac(\VGA|user_input_translator|Add1~14_combout ),
	.datad(\c0|state.SDRAW~q ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .lut_mask = 16'h0200;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & (\VGA|controller|controller_translator|mem_address[15]~18_combout  & 
// (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & !\VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .lut_mask = 16'h0004;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N14
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode383w [3] = (\VGA|user_input_translator|Add1~18_combout  & (!\VGA|user_input_translator|Add1~16_combout  & (\VGA|user_input_translator|Add1~14_combout  & \c0|state.SDRAW~q )))

	.dataa(\VGA|user_input_translator|Add1~18_combout ),
	.datab(\VGA|user_input_translator|Add1~16_combout ),
	.datac(\VGA|user_input_translator|Add1~14_combout ),
	.datad(\c0|state.SDRAW~q ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .lut_mask = 16'h2000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout  = (\VGA|controller|controller_translator|mem_address[13]~14_combout  & (\VGA|controller|controller_translator|mem_address[15]~18_combout  & 
// (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & !\VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .lut_mask = 16'h0008;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[1]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[1]~0_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout )))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[1]~0 .lut_mask = 16'hFEDC;
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout  & 
// \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[1]~0_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datad(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[1]~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1 .lut_mask = 16'hF8F0;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode353w [3] = (!\VGA|user_input_translator|Add1~18_combout  & (\VGA|user_input_translator|Add1~16_combout  & (!\VGA|user_input_translator|Add1~14_combout  & \c0|state.SDRAW~q )))

	.dataa(\VGA|user_input_translator|Add1~18_combout ),
	.datab(\VGA|user_input_translator|Add1~16_combout ),
	.datac(\VGA|user_input_translator|Add1~14_combout ),
	.datad(\c0|state.SDRAW~q ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .lut_mask = 16'h0400;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & 
// (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & \VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .lut_mask = 16'h0100;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode363w [3] = (!\VGA|user_input_translator|Add1~18_combout  & (\VGA|user_input_translator|Add1~16_combout  & (\VGA|user_input_translator|Add1~14_combout  & \c0|state.SDRAW~q )))

	.dataa(\VGA|user_input_translator|Add1~18_combout ),
	.datab(\VGA|user_input_translator|Add1~16_combout ),
	.datac(\VGA|user_input_translator|Add1~14_combout ),
	.datad(\c0|state.SDRAW~q ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .lut_mask = 16'h4000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout  = (\VGA|controller|controller_translator|mem_address[13]~14_combout  & (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & 
// (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & \VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .lut_mask = 16'h0200;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout  = ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2 .lut_mask = 16'hFB73;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode326w [3] = (!\VGA|user_input_translator|Add1~18_combout  & (!\VGA|user_input_translator|Add1~16_combout  & (!\VGA|user_input_translator|Add1~14_combout  & \c0|state.SDRAW~q )))

	.dataa(\VGA|user_input_translator|Add1~18_combout ),
	.datab(\VGA|user_input_translator|Add1~16_combout ),
	.datac(\VGA|user_input_translator|Add1~14_combout ),
	.datad(\c0|state.SDRAW~q ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .lut_mask = 16'h0100;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3] = (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & (!\VGA|controller|controller_translator|mem_address[13]~14_combout  & 
// (!\VGA|controller|controller_translator|mem_address[14]~16_combout  & !\VGA|controller|controller_translator|mem_address[16]~20_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .lut_mask = 16'h0001;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode343w [3] = (!\VGA|user_input_translator|Add1~18_combout  & (!\VGA|user_input_translator|Add1~16_combout  & (\VGA|user_input_translator|Add1~14_combout  & \c0|state.SDRAW~q )))

	.dataa(\VGA|user_input_translator|Add1~18_combout ),
	.datab(\VGA|user_input_translator|Add1~16_combout ),
	.datac(\VGA|user_input_translator|Add1~14_combout ),
	.datad(\c0|state.SDRAW~q ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .lut_mask = 16'h1000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout  = (\VGA|controller|controller_translator|mem_address[13]~14_combout  & (!\VGA|controller|controller_translator|mem_address[15]~18_combout  & 
// (!\VGA|controller|controller_translator|mem_address[16]~20_combout  & !\VGA|controller|controller_translator|mem_address[14]~16_combout )))

	.dataa(\VGA|controller|controller_translator|mem_address[13]~14_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[15]~18_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[16]~20_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .lut_mask = 16'h0002;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout )))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[0]~1 .lut_mask = 16'hFEDC;
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout ) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout  & \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[0]~1_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~1_combout ),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~2_combout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs912w[0]~1_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3 .lut_mask = 16'hDCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout  & ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3])))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~4_combout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~3_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5 .lut_mask = 16'hBB00;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result2w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4 .lut_mask = 16'h00CA;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[0]~1 .lut_mask = 16'hFFB8;
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout  = ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2 .lut_mask = 16'hFB73;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout  = ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0 .lut_mask = 16'hFB73;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[1]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[1]~0_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout )))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[1]~0 .lut_mask = 16'hFEDC;
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout  & 
// \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[1]~0_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datad(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[1]~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1 .lut_mask = 16'hF8F0;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout ) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// (\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[0]~1_combout  & \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datab(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs812w[0]~1_combout ),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~2_combout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~1_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3 .lut_mask = 16'hFF40;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout  & ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout ) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3])))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~4_combout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~3_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5 .lut_mask = 16'hF300;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result1w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \d0|colour~3 (
// Equation(s):
// \d0|colour~3_combout  = (\SW[16]~input_o  & \SW[7]~input_o )

	.dataa(\SW[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\d0|colour~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|colour~3 .lut_mask = 16'hAA00;
defparam \d0|colour~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N9
dffeas \d0|colour[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\d0|colour~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|colour[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|colour [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|colour[0] .is_wysiwyg = "true";
defparam \d0|colour[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\d0|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,\VGA|user_input_translator|Add1~0_combout ,
\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,
\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4 .lut_mask = 16'h00AC;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[0]~1 .lut_mask = 16'hFFCA;
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout  = ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0 .lut_mask = 16'hE4FF;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[1]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[1]~0_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[1]~0 .lut_mask = 16'hFDEC;
defparam \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout  = (\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout  & 
// \VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[1]~0_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datab(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datad(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[1]~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1 .lut_mask = 16'hF8F0;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d0|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~12_combout ,\VGA|user_input_translator|Add1~10_combout ,\VGA|user_input_translator|Add1~8_combout ,\VGA|user_input_translator|Add1~6_combout ,\VGA|user_input_translator|Add1~4_combout ,\VGA|user_input_translator|Add1~2_combout ,
\VGA|user_input_translator|Add1~0_combout ,\d0|outX[5]~10_combout ,\d0|outX[4]~8_combout ,\d0|outX[3]~6_combout ,\d0|outX[2]~4_combout ,\d0|outX[1]~2_combout ,\d0|outX[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~12_combout ,\VGA|controller|controller_translator|mem_address[11]~10_combout ,\VGA|controller|controller_translator|mem_address[10]~8_combout ,
\VGA|controller|controller_translator|mem_address[9]~6_combout ,\VGA|controller|controller_translator|mem_address[8]~4_combout ,\VGA|controller|controller_translator|mem_address[7]~2_combout ,\VGA|controller|controller_translator|mem_address[6]~0_combout ,
\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s0g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout  = ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ))) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2 .lut_mask = 16'hFB73;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout ) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// (\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[0]~1_combout  & \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datab(\VGA|VideoMemory|auto_generated|mux3|w_mux_outputs712w[0]~1_combout ),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~1_combout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~2_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3 .lut_mask = 16'hF4F0;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout  & ((\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout ) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3])))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~4_combout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~3_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5 .lut_mask = 16'hF300;
defparam \VGA|VideoMemory|auto_generated|mux3|muxlut_result0w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
