Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Mishra, P., Morad, R., Ziv, A., Ray, S.","Post-Silicon Validation in the SoC Era: A Tutorial Introduction",2017,"IEEE Design and Test","34","3", 7892969,"68","92",,1,10.1109/MDAT.2017.2691348,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019266665&doi=10.1109%2fMDAT.2017.2691348&partnerID=40&md5=8526f82f7cb5047fcb09a66bb6537f71",Article,Scopus,2-s2.0-85019266665
"Farahmandi, F., Morad, R., Ziv, A., Nevo, Z., Mishra, P.","Cost-effective analysis of post-silicon functional coverage events",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7927022,"392","397",,1,10.23919/DATE.2017.7927022,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019257551&doi=10.23919%2fDATE.2017.7927022&partnerID=40&md5=0e69fb8d8dc96f08559f4d33beebe8c2",Conference Paper,Scopus,2-s2.0-85019257551
"Guo, X., Dutta, R.G., Mishra, P., Jin, Y.","Automatic RTL-to-formal code converter for IP security formal verification",2017,"Proceedings - 2016 17th International Workshop on Microprocessor and SOC Test and Verification, MTV 2016",,, 7880820,"35","38",,,10.1109/MTV.2016.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85017215348&doi=10.1109%2fMTV.2016.23&partnerID=40&md5=1f60551fb13aad4674a77ceb2b597c73",Conference Paper,Scopus,2-s2.0-85017215348
"Farahmandi, F., Huang, Y., Mishra, P.","Trojan localization using symbolic algebra",2017,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 7858388,"591","597",,,10.1109/ASPDAC.2017.7858388,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015279984&doi=10.1109%2fASPDAC.2017.7858388&partnerID=40&md5=eceb98967cbd2912ed93b123adb5392a",Conference Paper,Scopus,2-s2.0-85015279984
"Rahmani, K., Ray, S., Mishra, P.","Postsilicon Trace Signal Selection Using Machine Learning Techniques",2017,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","25","2", 7542572,"570","580",,1,10.1109/TVLSI.2016.2593902,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84981744800&doi=10.1109%2fTVLSI.2016.2593902&partnerID=40&md5=445c9758a55011eb61fa45f3fe8a0c42",Article,Scopus,2-s2.0-84981744800
"Ray, S., Bhunia, S., Mishra, P.","Security validation in modern SoC designs",2017,"Fundamentals of IP and SoC Security: Design, Verification, and Debug",,,,"9","27",,,10.1007/978-3-319-50057-7_2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015080369&doi=10.1007%2f978-3-319-50057-7_2&partnerID=40&md5=984518f9e075a269f404663de53a6747",Book Chapter,Scopus,2-s2.0-85015080369
"Huang, Y., Bhunia, S., Mishra, P.","MERS: Statistical test generation for side-channel analysis based Trojan detection",2016,"Proceedings of the ACM Conference on Computer and Communications Security","24-28-October-2016",,,"130","141",,2,10.1145/2976749.2978396,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995370830&doi=10.1145%2f2976749.2978396&partnerID=40&md5=0c92ce6d2f3a5f7297e6dade7ad7d0f3",Conference Paper,Scopus,2-s2.0-84995370830
"Chen, M., Zhang, X., Pu, G., Fu, X., Mishra, P.","Efficient resource constrained scheduling using parallel structure-aware pruning techniques",2016,"IEEE Transactions on Computers","65","7", 7194766,"2059","2073",,1,10.1109/TC.2015.2468230,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976314641&doi=10.1109%2fTC.2015.2468230&partnerID=40&md5=3043574952374633b76c3e24d75d761b",Article,Scopus,2-s2.0-84976314641
"Guo, X., Dutta, R.G., Mishra, P., Jin, Y.","Scalable SoC trust verification using integrated theorem proving and model checking",2016,"Proceedings of the 2016 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2016",,, 7495569,"124","129",,3,10.1109/HST.2016.7495569,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979619679&doi=10.1109%2fHST.2016.7495569&partnerID=40&md5=48d96361fb9b2b325b021af81f3904ae",Conference Paper,Scopus,2-s2.0-84979619679
"Huang, Y., Mishra, P.","Reliability and energy-aware cache reconfiguration for embedded systems",2016,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2016-May",, 7479220,"313","318",,1,10.1109/ISQED.2016.7479220,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973867722&doi=10.1109%2fISQED.2016.7479220&partnerID=40&md5=097e3d067b8c996963e68f7bb4a92b38",Conference Paper,Scopus,2-s2.0-84973867722
"Farahmandi, F., Mishra, P.","Automated test generation for Debugging arithmetic circuits",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459519,"1351","1356",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973623301&partnerID=40&md5=d37c8a21ea13117f72c43a5b9e364a88",Conference Paper,Scopus,2-s2.0-84973623301
"Farahmandi, F., Mishra, P., Ray, S.","Exploiting transaction level models for observability-aware post-silicon test generation",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459544,"1477","1480",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973652174&partnerID=40&md5=0d5069f769365be8065951bab95bff7b",Conference Paper,Scopus,2-s2.0-84973652174
"Proch, S., Mishra, P.","Test Generation for Hybrid Systems Using Clustering and Learning Techniques",2016,"Proceedings of the IEEE International Conference on VLSI Design","2016-March",, 7435030,"589","590",,,10.1109/VLSID.2016.105,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964654778&doi=10.1109%2fVLSID.2016.105&partnerID=40&md5=715b09b8cb6a48cda36bd7cf898f811b",Conference Paper,Scopus,2-s2.0-84964654778
"Rahmani, K., Proch, S., Mishra, P.","Efficient Selection of Trace and Scan Signals for Post-Silicon Debug",2016,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","24","1", 7042810,"313","323",,3,10.1109/TVLSI.2015.2396083,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84923552495&doi=10.1109%2fTVLSI.2015.2396083&partnerID=40&md5=137c3801688e6d16b7339052dd89b425",Article,Scopus,2-s2.0-84923552495
"Huang, Y., Chattopadhyay, A., Mishra, P.","Trace Buffer Attack: Security versus observability study in post-silicon debug",2015,"IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC","2015-October",, 7314443,"355","360",,2,10.1109/VLSI-SoC.2015.7314443,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84960084896&doi=10.1109%2fVLSI-SoC.2015.7314443&partnerID=40&md5=caf0ab4ed9a5e9cd5db14e44f698533a",Conference Paper,Scopus,2-s2.0-84960084896
"Hajimiri, H., Rahmani, K., Mishra, P.","Efficient Peak Power Estimation Using Probabilistic Cost-Benefit Analysis",2015,"Proceedings of the IEEE International Conference on VLSI Design","2015-February","February", 7031762,"369","374",,1,10.1109/VLSID.2015.68,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84938245291&doi=10.1109%2fVLSID.2015.68&partnerID=40&md5=e75554744071a6bf3d6b34ea94fb1267",Conference Paper,Scopus,2-s2.0-84938245291
"Guo, X., Dutta, R.G., Jin, Y., Farahmandi, F., Mishra, P.","Pre-silicon security verification and validation: A formal perspective",2015,"Proceedings - Design Automation Conference","2015-July",, 7167331,"","",,13,10.1145/2744769.2747939,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944128113&doi=10.1145%2f2744769.2747939&partnerID=40&md5=0f81f5f469d0defd6f7ec395869ef9e2",Conference Paper,Scopus,2-s2.0-84944128113
"Chen, M., Yue, D., Qin, X., Fu, X., Mishra, P.","Variation-aware evaluation of MPSoC task allocation and scheduling strategies using statistical model checking",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092382,"199","204",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945973073&partnerID=40&md5=921fca5eed35d26becfbdd584be71347",Conference Paper,Scopus,2-s2.0-84945973073
"Qin, X., Mishra, P.","TECS: Temperature- and energy-constrained scheduling for multicore systems",2014,"Proceedings of the IEEE International Conference on VLSI Design",,, 6733133,"216","221",,1,10.1109/VLSID.2014.44,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894549470&doi=10.1109%2fVLSID.2014.44&partnerID=40&md5=0d23992ff9d66d9dc9f35b746f48ef59",Conference Paper,Scopus,2-s2.0-84894549470
"Qin, X., Mishra, P.","Scalable test generation by interleaving concrete and symbolic execution",2014,"Proceedings of the IEEE International Conference on VLSI Design",,, 6733114,"104","109",,2,10.1109/VLSID.2014.25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894564876&doi=10.1109%2fVLSID.2014.25&partnerID=40&md5=7201e5f0dc95182349bf164d27fc2c1a",Conference Paper,Scopus,2-s2.0-84894564876
"Thakyal, P., Mishra, P.","Layout-aware selection of trace signals for post-silicon debug",2014,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI",,, 6903384,"326","331",,2,10.1109/ISVLSI.2014.19,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908181263&doi=10.1109%2fISVLSI.2014.19&partnerID=40&md5=0efd81db111068062473e872146189e9",Conference Paper,Scopus,2-s2.0-84908181263
"Thakyal, P., Mishra, P.","Layout-aware signal selection in reconfigurable architectures",2014,"18th International Symposium on VLSI Design and Test, VDAT 2014",,, 6881078,"","",,,10.1109/ISVDAT.2014.6881078,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906662020&doi=10.1109%2fISVDAT.2014.6881078&partnerID=40&md5=6faa8688ff27a8ac09acba2013e04b74",Conference Paper,Scopus,2-s2.0-84906662020
"Proch, S., Mishra, P.","Directed test generation for hybrid systems",2014,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6783319,"156","162",,2,10.1109/ISQED.2014.6783319,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899480340&doi=10.1109%2fISQED.2014.6783319&partnerID=40&md5=9bac1bf19de0a091bfef451d6b61a721",Conference Paper,Scopus,2-s2.0-84899480340
"Rahmani, K., Mishra, P., Ray, S.","Efficient trace signal selection using augmentation and ILP techniques",2014,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6783318,"148","155",,17,10.1109/ISQED.2014.6783318,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899492326&doi=10.1109%2fISQED.2014.6783318&partnerID=40&md5=85e9fa1bcf6ad20f597b952e3fcc79c2",Conference Paper,Scopus,2-s2.0-84899492326
"Chen, M., Qin, X., Mishra, P.","Learning-oriented property decomposition for automated generation of directed tests",2014,"Journal of Electronic Testing: Theory and Applications (JETTA)","30","3",,"287","306",,,10.1007/s10836-014-5452-x,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904249513&doi=10.1007%2fs10836-014-5452-x&partnerID=40&md5=1a61d5a2a834322142d5e7d57a843972",Article,Scopus,2-s2.0-84904249513
"Basu, K., Mishra, P., Patra, P., Nahir, A., Adir, A.","Dynamic selection of trace signals for post-silicon debug",2014,"Proceedings - International Workshop on Microprocessor Test and Verification",,, 6926103,"62","67",,3,10.1109/MTV.2013.13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908419618&doi=10.1109%2fMTV.2013.13&partnerID=40&md5=85c680798786c9ef98ab2f1ac458f16e",Conference Paper,Scopus,2-s2.0-84908419618
"Hajimiri, H., Qathrady, M.A., Mishra, P.","Proactive thermal management using memory based computing",2013,"Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013",,, 6623054,"110","115",,,10.1109/NanoArch.2013.6623054,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886769418&doi=10.1109%2fNanoArch.2013.6623054&partnerID=40&md5=3137e34efb24546179a025673cade2f6",Conference Paper,Scopus,2-s2.0-84886769418
"Hajimiri, H., Mishra, P., Bhunia, S., Long, B., Li, Y., Jha, R.","Content-aware encoding for improving energy efficiency in multi-level cell resistive random access memory",2013,"Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013",,, 6623048,"76","81",,6,10.1109/NanoArch.2013.6623048,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886768509&doi=10.1109%2fNanoArch.2013.6623048&partnerID=40&md5=c4a3efa00a7953dba132ce7cc71de426",Conference Paper,Scopus,2-s2.0-84886768509
"Chen, M., Qin, X., Koo, H.-M., Mishra, P.","System-level validation: High-level modeling and directed test generation techniques",2013,"System-Level Validation: High-Level Modeling and Directed Test Generation Techniques","9781461413592",,,"1","247",,2,10.1007/978-1-4614-1359-2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945665976&doi=10.1007%2f978-1-4614-1359-2&partnerID=40&md5=bafff2244d3fdf9faddfef718d87183a",Book,Scopus,2-s2.0-84945665976
"Chen, W., Sekmen, A., Bruce, B.D., Nguyen, K., Mishra, P., Emujakporue, L., Wehbi, K.","Computational approaches for predicting interaction sites of cytochrome and photosystem I",2013,"5th International Conference on Bioinformatics and Computational Biology 2013, BICoB 2013",,,,"113","118",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883648193&partnerID=40&md5=26fb747645a69bff8f3f1d017a268283",Conference Paper,Scopus,2-s2.0-84883648193
"Rahmani, K., Mishra, P.","Efficient signal selection using fine-grained combination of scan and trace buffers",2013,"Proceedings of the IEEE International Conference on VLSI Design",,, 6472658,"308","313",,7,10.1109/VLSID.2013.206,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875634845&doi=10.1109%2fVLSID.2013.206&partnerID=40&md5=3a3a1dcbf842bfc4955ce5458926745a",Conference Paper,Scopus,2-s2.0-84875634845
"Chen, M., Mishra, P.","Assertion-based functional consistency checking between TLM and RTL models",2013,"Proceedings of the IEEE International Conference on VLSI Design",,, 6472660,"320","325",,10,10.1109/VLSID.2013.208,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875599612&doi=10.1109%2fVLSID.2013.208&partnerID=40&md5=2e17b6f3e687a0b518c145efa9bbd273",Conference Paper,Scopus,2-s2.0-84875599612
"Hajimiri, H., Mishra, P., Bhunia, S.","Dynamic cache tuning for efficient memory based computing in multicore architectures",2013,"Proceedings of the IEEE International Conference on VLSI Design",,, 6472612,"49","54",,6,10.1109/VLSID.2013.161,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875626668&doi=10.1109%2fVLSID.2013.161&partnerID=40&md5=412baa862cd3d63cc8c6679343db3de8",Conference Paper,Scopus,2-s2.0-84875626668
"Basu, K., Mishra, P., Patra, P.","Observability-aware directed test generation for soft errors and crosstalk faults",2013,"Proceedings of the IEEE International Conference on VLSI Design",,, 6472655,"291","296",,2,10.1109/VLSID.2013.203,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875633939&doi=10.1109%2fVLSID.2013.203&partnerID=40&md5=001dcbd990439c7ee95c93b5a2170e46",Conference Paper,Scopus,2-s2.0-84875633939
"Basu, K., Murthy, C., Mishra, P.","Bitmask aware compression of NISC control words",2013,"Integration, the VLSI Journal","46","2",,"131","141",,,10.1016/j.vlsi.2012.02.004,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871922851&doi=10.1016%2fj.vlsi.2012.02.004&partnerID=40&md5=2b1d70397f89c9a562679e5b3947ff99",Conference Paper,Scopus,2-s2.0-84871922851
"Zilic, Z., Mishra, P., Shukla, S.K.","Guest Editors' Introduction: Special section on system-level design and validation of heterogeneous chip multiprocessors",2013,"IEEE Transactions on Computers","62","2", 6389667,"209","210",,1,10.1109/TC.2013.5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871671368&doi=10.1109%2fTC.2013.5&partnerID=40&md5=e62eb5ee0088e1828f53a87567f27d75",Editorial,Scopus,2-s2.0-84871671368
"Basu, K., Mishra, P.","RATS: Restoration-aware trace signal selection for post-silicon validation",2013,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","21","4", 6188538,"605","613",,23,10.1109/TVLSI.2012.2192457,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875610031&doi=10.1109%2fTVLSI.2012.2192457&partnerID=40&md5=c183ce1c4a65f5cf29c8485373620fb8",Article,Scopus,2-s2.0-84875610031
"Chen, M., Huang, S., Pu, G., Mishra, P.","Branch-and-bound style resource constrained scheduling using efficient structure-aware pruning",2013,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI",,, 6654637,"224","229",,4,10.1109/ISVLSI.2013.6654637,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893604610&doi=10.1109%2fISVLSI.2013.6654637&partnerID=40&md5=b6c35f4a99f1f68657092bac4b2d94b0",Conference Paper,Scopus,2-s2.0-84893604610
"Rahmani, K., Mishra, P., Ray, S.","Scalable trace signal selection using machine learning",2013,"2013 IEEE 31st International Conference on Computer Design, ICCD 2013",,, 6657069,"384","389",,9,10.1109/ICCD.2013.6657069,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892518916&doi=10.1109%2fICCD.2013.6657069&partnerID=40&md5=56fbb4d7815995119c6a0de30bad3de0",Conference Paper,Scopus,2-s2.0-84892518916
"Basu, K., Mishra, P., Patra, P.","Constrained signal selection for post-silicon validation",2012,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,, 6418245,"71","75",,1,10.1109/HLDVT.2012.6418245,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874302353&doi=10.1109%2fHLDVT.2012.6418245&partnerID=40&md5=b0d100f6ea0336045aa0674825cd173c",Conference Paper,Scopus,2-s2.0-84874302353
"Wang, W., Ranka, S., Mishra, P.","Energy-aware dynamic slack allocation for real-time multitasking systems",2012,"Sustainable Computing: Informatics and Systems","2","3",,"128","137",,14,10.1016/j.suscom.2012.04.001,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865228109&doi=10.1016%2fj.suscom.2012.04.001&partnerID=40&md5=b383906d48ca6766b534194de0b04bae",Article,Scopus,2-s2.0-84865228109
"Qin, X., Wang, W., Mishra, P.","TCEC: Temperature and energy-constrained scheduling in real-time multitasking systems",2012,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","31","8", 6238400,"1159","1168",,5,10.1109/TCAD.2012.2190824,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864141327&doi=10.1109%2fTCAD.2012.2190824&partnerID=40&md5=233416c8bc84632f1c3c9f86f2b9781b",Article,Scopus,2-s2.0-84864141327
"Chen, M., Mishra, P., Kalita, D.","Automatic RTL test generation from SystemC TLM specifications",2012,"Transactions on Embedded Computing Systems","11","2", 38,"","",,8,10.1145/2220336.2220350,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864687085&doi=10.1145%2f2220336.2220350&partnerID=40&md5=19548eec48b025fa15bdbf5a8fc5db41",Article,Scopus,2-s2.0-84864687085
"Wang, W., Mishra, P., Gordon-Ross, A.","Dynamic cache reconfiguration for soft real-time systems",2012,"Transactions on Embedded Computing Systems","11","2", 28,"","",,14,10.1145/2220336.2220340,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864703748&doi=10.1145%2f2220336.2220340&partnerID=40&md5=e2a599d5adb0d579bcecc008c6d2ef98",Article,Scopus,2-s2.0-84864703748
"Qin, X., Mishra, P.","Directed test generation for validation of multicore architectures",2012,"ACM Transactions on Design Automation of Electronic Systems","17","3", 24,"","",,7,10.1145/2209291.2209297,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864150696&doi=10.1145%2f2209291.2209297&partnerID=40&md5=66e7a643517c20391b343f7ce15c2404",Article,Scopus,2-s2.0-84864150696
"Hajimiri, H., Rahmani, K., Mishra, P.","Compression-aware dynamic cache reconfiguration for embedded systems",2012,"Sustainable Computing: Informatics and Systems","2","2",,"71","80",,,10.1016/j.suscom.2012.01.003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862864968&doi=10.1016%2fj.suscom.2012.01.003&partnerID=40&md5=98c2b3d9318e352a100bbf7b2de8c6e3",Conference Paper,Scopus,2-s2.0-84862864968
"Qin, X., Mishra, P.","Automated generation of directed tests for transition coverage in cache coherence protocols",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176423,"3","8",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862080767&partnerID=40&md5=7f0c04cb50e112223d2232ae5a7cdeb2",Conference Paper,Scopus,2-s2.0-84862080767
"Rahmani, K., Mishra, P., Bhunia, S.","Memory-based computing for performance and energy improvement in multicore architectures",2012,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"287","290",,1,10.1145/2206781.2206851,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861120515&doi=10.1145%2f2206781.2206851&partnerID=40&md5=b6886937b98170705fc9f4791f8bbfd4",Conference Paper,Scopus,2-s2.0-84861120515
"Rahmani, K., Hajimiri, H., Shrivastava, K., Mishra, P.","Synergistic integration of code encryption and compression in embedded systems",2012,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"363","368",,,10.1145/2206781.2206868,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861110485&doi=10.1145%2f2206781.2206868&partnerID=40&md5=70d7659ab34412544ff31f554c3841cd",Conference Paper,Scopus,2-s2.0-84861110485
"Wang, W., Mishra, P.","System-wide leakage-aware energy minimization using dynamic voltage scaling and cache reconfiguration in multitasking systems",2012,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","20","5", 5734888,"902","910",,14,10.1109/TVLSI.2011.2116814,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859806525&doi=10.1109%2fTVLSI.2011.2116814&partnerID=40&md5=c752a2661e07b056e34421cebea4f338",Article,Scopus,2-s2.0-84859806525
"Hajimiri, H., Mishra, P.","Intra-task dynamic cache reconfiguration",2012,"Proceedings of the IEEE International Conference on VLSI Design",,, 6167790,"430","435",,6,10.1109/VLSID.2012.109,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859898594&doi=10.1109%2fVLSID.2012.109&partnerID=40&md5=7dc97dddc4c5873b652b2587b8da4124",Conference Paper,Scopus,2-s2.0-84859898594
"Wang, Z., Ranka, S., Mishra, P.","Temperature-aware task partitioning for real-time scheduling in embedded systems",2012,"Proceedings of the IEEE International Conference on VLSI Design",,, 6167746,"161","166",,4,10.1109/VLSID.2012.64,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859889289&doi=10.1109%2fVLSID.2012.64&partnerID=40&md5=923096c40c2c7b3f3beee1060f3f1067",Conference Paper,Scopus,2-s2.0-84859889289
"Basu, K., Mishra, P., Patra, P.","Efficient combination of trace and scan signals for post silicon validation and debug",2011,"Proceedings - International Test Conference",,, 6139157,"","",,14,10.1109/TEST.2011.6139157,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857570784&doi=10.1109%2fTEST.2011.6139157&partnerID=40&md5=21151c07b068420d907d7a5012739f10",Conference Paper,Scopus,2-s2.0-84857570784
"Hajimiri, H., Paul, S., Ghosh, A., Bhunia, S., Mishra, P.","Reliability improvement in multicore architectures through computing in embedded memory",2011,"Midwest Symposium on Circuits and Systems",,, 6026672,"","",,1,10.1109/MWSCAS.2011.6026672,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053646889&doi=10.1109%2fMWSCAS.2011.6026672&partnerID=40&md5=d0bb77029706a1922418b072dcc046b7",Conference Paper,Scopus,2-s2.0-80053646889
"Hajimiri, H., Rahmani, K., Mishra, P.","Synergistic integration of dynamic cache reconfiguration and code compression in embedded systems",2011,"2011 International Green Computing Conference and Workshops, IGCC 2011",,, 6008580,"","",,7,10.1109/IGCC.2011.6008580,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053185151&doi=10.1109%2fIGCC.2011.6008580&partnerID=40&md5=9dd813367c345dc503a1667bb1c60908",Conference Paper,Scopus,2-s2.0-80053185151
"Wang, W., Mishra, P., Ranka, S.","Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems",2011,"Proceedings - Design Automation Conference",,, 5981887,"948","953",,38,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052672484&partnerID=40&md5=f33a63ba92c5e2bd5400f4b2cf5f5aab",Conference Paper,Scopus,2-s2.0-80052672484
"Basu, K., Mishra, P.","Efficient trace data compression using statically selected dictionary",2011,"Proceedings of the IEEE VLSI Test Symposium",,, 5783748,"14","19",,7,10.1109/VTS.2011.5783748,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959669268&doi=10.1109%2fVTS.2011.5783748&partnerID=40&md5=e582534bd642792bba5d16329b3c59c8",Conference Paper,Scopus,2-s2.0-79959669268
"Qin, X., Mishra, P.","Efficient directed test generation for validation of multicore architectures",2011,"Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011",,, 5770737,"276","283",,6,10.1109/ISQED.2011.5770737,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959195094&doi=10.1109%2fISQED.2011.5770737&partnerID=40&md5=2ffa7d6d5e35ba93e1bc7cff8d4a16e3",Conference Paper,Scopus,2-s2.0-79959195094
"Chen, M., Mishra, P.","Decision ordering based property decomposition for functional test generation",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763037,"167","172",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957558927&partnerID=40&md5=e37c3a5b3900f86b9d10a173017fdd08",Conference Paper,Scopus,2-s2.0-79957558927
"Chen, M., Mishra, P.","Property learning techniques for efficient generation of directed tests",2011,"IEEE Transactions on Computers","60","6", 5719608,"852","864",,11,10.1109/TC.2011.49,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955535107&doi=10.1109%2fTC.2011.49&partnerID=40&md5=76d1aae48bfb8b1174376091bbedf968",Article,Scopus,2-s2.0-79955535107
"Mishra, P., Shukla, S., Zilic, Z.","Guest editors' introduction: Multicore SoC validation with transaction-level models",2011,"IEEE Design and Test of Computers","28","3", 5766809,"6","7",,,10.1109/MDT.2011.62,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79956280630&doi=10.1109%2fMDT.2011.62&partnerID=40&md5=55d924b919f7344b1fe7c24139570945",Review,Scopus,2-s2.0-79956280630
"Shukla, S., Zilic, Z., Mishra, P.","A brief history of multiprocessors and EDA",2011,"IEEE Design and Test of Computers","28","3", 5766819,"96","",,1,10.1109/MDT.2011.50,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79956269994&doi=10.1109%2fMDT.2011.50&partnerID=40&md5=209c362183c8e8591d1f954e89befc3b",Note,Scopus,2-s2.0-79956269994
"Zilic, Z., Shukla, S., Mishra, P.","Challenges of rapidly emerging consumer space multiprocessors",2011,"IEEE Design and Test of Computers","28","3", 5766810,"52","53",,1,10.1109/MDT.2011.56,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79956273351&doi=10.1109%2fMDT.2011.56&partnerID=40&md5=b7d717de02013cd12335615a1ce658ea",Article,Scopus,2-s2.0-79956273351
"Shrivastava, K., Mishra, P.","Dual code compression for embedded systems",2011,"Proceedings of the IEEE International Conference on VLSI Design",,, 5718798,"177","182",,2,10.1109/VLSID.2011.13,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952838776&doi=10.1109%2fVLSID.2011.13&partnerID=40&md5=5e59c9059669c926753664b369ecd52c",Conference Paper,Scopus,2-s2.0-79952838776
"Basu, K., Mishra, P.","Efficient trace signal selection for post silicon validation and debug",2011,"Proceedings of the IEEE International Conference on VLSI Design",,, 5718827,"352","357",,26,10.1109/VLSID.2011.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952837936&doi=10.1109%2fVLSID.2011.14&partnerID=40&md5=4af8fa35360551841226fd6a707b8269",Conference Paper,Scopus,2-s2.0-79952837936
"Wang, W., Ranka, S., Mishra, P.","A general algorithm for energy-aware dynamic reconfiguration in multitasking systems",2011,"Proceedings of the IEEE International Conference on VLSI Design",,, 5718824,"334","339",,5,10.1109/VLSID.2011.17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952850907&doi=10.1109%2fVLSID.2011.17&partnerID=40&md5=64ae8a9f1ec95c5cde4ae4b3e87617c7",Conference Paper,Scopus,2-s2.0-79952850907
"Qin, X., Muthry, C., Mishra, P.","Decoding-aware compression of FPGA bitstreams",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","3", 5350405,"411","419",,9,10.1109/TVLSI.2009.2035704,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952042132&doi=10.1109%2fTVLSI.2009.2035704&partnerID=40&md5=8eb0ace7efe7f3232a945115eb66ce11",Article,Scopus,2-s2.0-79952042132
"Wang, W., Ranka, S., Mishra, P.","Energy-aware dynamic reconfiguration algorithms for real-time multitasking systems",2011,"Sustainable Computing: Informatics and Systems","1","1",,"35","45",,7,10.1016/j.suscom.2010.10.006,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953894509&doi=10.1016%2fj.suscom.2010.10.006&partnerID=40&md5=aba8d7cd57763a8b03878955759291a4",Article,Scopus,2-s2.0-79953894509
"Wang, W., Mishra, P.","Dynamic reconfiguration of two-level cache hierarchy in real-time embedded systems",2011,"Journal of Low Power Electronics","7","1",,"17","28",,5,10.1166/jolpe.2011.1113,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955412339&doi=10.1166%2fjolpe.2011.1113&partnerID=40&md5=6009e13ff7d4d4d57039095ba22d9bc6",Article,Scopus,2-s2.0-79955412339
"Wang, W., Qin, X., Mishra, P.","Temperature- and energy-constrained scheduling in multitasking systems: A model checking approach",2010,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"85","90",,9,10.1145/1840845.1840863,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957932996&doi=10.1145%2f1840845.1840863&partnerID=40&md5=1369472d3b6df23c693b924cbc0eb22c",Conference Paper,Scopus,2-s2.0-77957932996
"Wang, W., Mishra, P.","PreDVS: Preemptive dynamic voltage scaling for real-time systems using approximation scheme",2010,"Proceedings - Design Automation Conference",,,,"705","710",,22,10.1145/1837274.1837452,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956211943&doi=10.1145%2f1837274.1837452&partnerID=40&md5=19a984ad01263a7a3d38c4cdc1b76545",Conference Paper,Scopus,2-s2.0-77956211943
"Basu, K., Mishra, P.","Test data compression using efficient bitmask and dictionary selection methods",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","9", 5223633,"1277","1286",,38,10.1109/TVLSI.2009.2024116,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956228547&doi=10.1109%2fTVLSI.2009.2024116&partnerID=40&md5=794e3fce1b9f1522cedd8f40f5b46130",Article,Scopus,2-s2.0-77956228547
"Chen, M., Qin, X., Mishra, P.","Efficient decision ordering techniques for SAT-based test generation",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5457156,"490","495",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953101934&partnerID=40&md5=db02bc145e0784bb7373a22530a4d971",Conference Paper,Scopus,2-s2.0-77953101934
"Chen, M., Mishra, P., Kalita, D.","Efficient test case generation for validation of UML activity diagrams",2010,"Design Automation for Embedded Systems","14","2",,"105","130",,9,10.1007/s10617-010-9052-4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956925133&doi=10.1007%2fs10617-010-9052-4&partnerID=40&md5=706d11aae9ac3467bdc17e53de30bf90",Article,Scopus,2-s2.0-77956925133
"Mishra, P.","Journal of Electronic Testing: Theory and Applications (JETTA): Guest editorial",2010,"Journal of Electronic Testing: Theory and Applications (JETTA)","26","2",,"149","150",,,10.1007/s10836-010-5149-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954562867&doi=10.1007%2fs10836-010-5149-8&partnerID=40&md5=1e23ef62f984611da706c189c868df91",Editorial,Scopus,2-s2.0-77954562867
"Wang, W., Mishra, P.","Leakage-aware energy minimization using dynamic voltage scaling and cache reconfiguration in real-time systems",2010,"Proceedings of the IEEE International Conference on VLSI Design",,, 5401331,"357","362",,20,10.1109/VLSI.Design.2010.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949974202&doi=10.1109%2fVLSI.Design.2010.22&partnerID=40&md5=7ddefeeb9cc31eb6a274b236ce07e72d",Conference Paper,Scopus,2-s2.0-77949974202
"Qin, X., Chen, M., Mishra, P.","Synchronized generation of directed tests using satisfiability solving",2010,"Proceedings of the IEEE International Conference on VLSI Design",,, 5401330,"351","356",,8,10.1109/VLSI.Design.2010.47,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949939120&doi=10.1109%2fVLSI.Design.2010.47&partnerID=40&md5=5b40f316a65913f1355f470986a0acf3",Conference Paper,Scopus,2-s2.0-77949939120
"Chen, M., Mishra, P.","Functional test generation using efficient property clustering and learning techniques",2010,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","29","3", 5419232,"396","404",,19,10.1109/TCAD.2010.2041846,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77649112642&doi=10.1109%2fTCAD.2010.2041846&partnerID=40&md5=29aa8cd4bf9cdb3c5a1afddffd8e6ca5",Article,Scopus,2-s2.0-77649112642
"Thanh, N.D., Roychoudhury, A., Mitra, T., Mishra, P.","Generating test programs to cover pipeline interactions",2009,"Proceedings - Design Automation Conference",,, 5227183,"142","147",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350719485&partnerID=40&md5=bb9e0ea623e4549aa1c5c8454490ed9c",Conference Paper,Scopus,2-s2.0-70350719485
"Murthy, C., Mishra, P.","Bitmask-based control word compression for NISC architectures",2009,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"321","326",,4,10.1145/1531542.1531616,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349532580&doi=10.1145%2f1531542.1531616&partnerID=40&md5=0698fcc1c9fe54b380dca00bfb2c719d",Conference Paper,Scopus,2-s2.0-70349532580
"Murthy, C., Mishra, P.","Lossless compression using efficient encoding of bitmasks",2009,"Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2009",,, 5076401,"163","168",,4,10.1109/ISVLSI.2009.18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349515004&doi=10.1109%2fISVLSI.2009.18&partnerID=40&md5=2e18a72cee3a94209b7a336ad8eed805",Conference Paper,Scopus,2-s2.0-70349515004
"Wang, W., Mishra, P.","Dynamic reconfiguration of two-level caches in soft real-time embedded systems",2009,"Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2009",,, 5076398,"145","150",,18,10.1109/ISVLSI.2009.22,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349481943&doi=10.1109%2fISVLSI.2009.22&partnerID=40&md5=81ca38acf30f780468ca2ba4281dfce2",Conference Paper,Scopus,2-s2.0-70349481943
"Mishra, P.","Guest editor introduction: Special issue on nano/bio-inspired applications and architectures",2009,"International Journal of Parallel Programming","37","4",,"343","344",,,10.1007/s10766-009-0112-y,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67849108362&doi=10.1007%2fs10766-009-0112-y&partnerID=40&md5=329c73adb2379a96bfb6292f0fdd8788",Article,Scopus,2-s2.0-67849108362
"Qin, X., Mishra, P.","A universal placement technique of compressed instructions for efficient parallel decompression",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","8", 5166640,"1224","1236",,5,10.1109/TCAD.2009.2021730,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-68549106025&doi=10.1109%2fTCAD.2009.2021730&partnerID=40&md5=ffe014654fbd9eee1f53e60b88ff41c7",Article,Scopus,2-s2.0-68549106025
"Koo, H.-M., Mishra, P.","Functional test generation using design and property decomposition techniques",2009,"Transactions on Embedded Computing Systems","8","4", 32,"","",,12,10.1145/1550987.1550995,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-69149094724&doi=10.1145%2f1550987.1550995&partnerID=40&md5=45be0c356f52bf62148d53409f8b8881",Article,Scopus,2-s2.0-69149094724
"Mishra, P., Chen, M.","Efficient techniques for directed test generation using incremental satisfiability",2009,"Proceedings: 22nd International Conference on VLSI Design - Held Jointly with 7th International Conference on Embedded Systems",,, 4749654,"65","70",,8,10.1109/VLSI.Design.2009.72,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63149189291&doi=10.1109%2fVLSI.Design.2009.72&partnerID=40&md5=dd8b809abad13adcf43faee19d339327",Conference Paper,Scopus,2-s2.0-63149189291
"Reshadi, M., Mishra, P., Dutt, N.","Hybrid-compiled simulation: An efficient technique for instruction-set architecture simulation",2009,"Transactions on Embedded Computing Systems","8","3", 20,"","",,22,10.1145/1509288.1509292,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649848045&doi=10.1145%2f1509288.1509292&partnerID=40&md5=b6b22e9d7c30bdffc3bc256749a15017",Article,Scopus,2-s2.0-67649848045
"Wang, W., Mishra, P., Gordon-Ross, A.","SACR: Scheduling-Aware cache reconfiguration for real-time embedded systems",2009,"Proceedings: 22nd International Conference on VLSI Design - Held Jointly with 7th International Conference on Embedded Systems",,, 4749729,"547","552",,12,10.1109/VLSI.Design.2009.66,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63149113450&doi=10.1109%2fVLSI.Design.2009.66&partnerID=40&md5=e60f2cd106bbce9a14174c7a8b1c1515",Conference Paper,Scopus,2-s2.0-63149113450
"Qin, X., Mishra, P.","Efficient placement of compressed code for parallel decompression",2009,"Proceedings: 22nd International Conference on VLSI Design - Held Jointly with 7th International Conference on Embedded Systems",,, 4749696,"335","340",,4,10.1109/VLSI.Design.2009.71,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62949193610&doi=10.1109%2fVLSI.Design.2009.71&partnerID=40&md5=56749cbdf969f976cb7e77d3e0460212",Conference Paper,Scopus,2-s2.0-62949193610
"Qin, X., Mishra, P.","A universal placement technique of compressed instructions for efficient parallel decompression",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"1224","1236",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955218243&partnerID=40&md5=a6f986f475ce281f9a5e7116c98ac2c9",Article,Scopus,2-s2.0-77955218243
"Koo, H.-M., Mishra, P.","Specification-based compaction of directed tests for functional validation of pipelined processors",2008,"Embedded Systems Week 2008 - Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008",,,,"137","142",,4,10.1145/1450135.1450167,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63649101787&doi=10.1145%2f1450135.1450167&partnerID=40&md5=b294e8bf756b86dbbc8dcd9053f3867a",Conference Paper,Scopus,2-s2.0-63649101787
"Mishra, P., Dutt, N.","Introduction to Architecture Description Languages",2008,"Processor Description Languages",,,,"1","12",,,10.1016/B978-012374287-2.50004-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882464542&doi=10.1016%2fB978-012374287-2.50004-5&partnerID=40&md5=6a3f2b87e4e173aa9f258007d2a42dd0",Editorial,Scopus,2-s2.0-84882464542
"Mishra, P., Shrivastava, A.","ADL-driven Methodologies for Design Automation of Embedded Processors",2008,"Processor Description Languages",,,,"13","33",,,10.1016/B978-012374287-2.50005-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882492424&doi=10.1016%2fB978-012374287-2.50005-7&partnerID=40&md5=ffc2b5ed8a0168ba44914c3a2e946331",Book Chapter,Scopus,2-s2.0-84882492424
"Mishra, P., Dutt, N.","EXPRESSION: An ADL for Software Toolkit Generation, Exploration, and Validation of Programmable SOC Architectures",2008,"Processor Description Languages",,,,"133","161",,,10.1016/B978-012374287-2.50009-4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882486517&doi=10.1016%2fB978-012374287-2.50009-4&partnerID=40&md5=681922de2df72bba5d87cf1104e319e3",Book Chapter,Scopus,2-s2.0-84882486517
"Mishra, P., Dutt, N.","Preface",2008,"Processor Description Languages",,,,"xxv","xxvi",,,10.1016/B978-012374287-2.50002-1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882470053&doi=10.1016%2fB978-012374287-2.50002-1&partnerID=40&md5=8530676ee8b9bd539031772c0e835993",Editorial,Scopus,2-s2.0-84882470053
"Basu, K., Mishra, P.","A novel test-data compression technique using application-aware bitmask and dictionary selection methods",2008,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"83","88",,9,10.1145/1366110.1366132,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749092998&doi=10.1145%2f1366110.1366132&partnerID=40&md5=30fb0c995e2c64d0c966370105df7ab4",Conference Paper,Scopus,2-s2.0-56749092998
"Chen, M., Mishra, P., Kalita, D.","Coverage-driven automatic test generation for UML activity diagrams",2008,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"139","142",,21,10.1145/1366110.1366145,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749148206&doi=10.1145%2f1366110.1366145&partnerID=40&md5=9b20b2515937582adf29a36543f91284",Conference Paper,Scopus,2-s2.0-56749148206
"Bandyopadhyay, N., Basu, K., Mishra, P.","HMDES, ISDL, and Other Contemporary ADLs",2008,"Processor Description Languages",,,,"369","394",,,10.1016/B978-012374287-2.50017-3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882502091&doi=10.1016%2fB978-012374287-2.50017-3&partnerID=40&md5=ea9c8c987e5c018ede86700725c34f5c",Book Chapter,Scopus,2-s2.0-84882502091
"Mishra, P., Dutt, N.","Specification-driven directed test generation for validation of pipelined processors",2008,"ACM Transactions on Design Automation of Electronic Systems","13","3",,"","",,13,10.1145/1367045.1367051,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48849095038&doi=10.1145%2f1367045.1367051&partnerID=40&md5=6761e90d63854ba4cc4dae98c4a3acc4",Conference Paper,Scopus,2-s2.0-48849095038
"Seong, S.-W., Mishra, P.","Bitmask-based code compression for embedded systems",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","4", 4475257,"673","685",,38,10.1109/TCAD.2008.917563,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41549108600&doi=10.1109%2fTCAD.2008.917563&partnerID=40&md5=812373644cea2d3c65e0227e9ec4c0eb",Conference Paper,Scopus,2-s2.0-41549108600
"Mishra, P., Dutt, N.","Processor Description Languages",2008,"Processor Description Languages",,,,"","",403,43,10.1016/B978-0-12-374287-2.X5001-0,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85014193118&doi=10.1016%2fB978-0-12-374287-2.X5001-0&partnerID=40&md5=a882d1c399549b4ee4cb33235727ff83",Book,Scopus,2-s2.0-85014193118
"Mishra, P., Dutt, N.","Architecture description languages",2007,"Customizable Embedded Processors",,,,"59","76",,,10.1016/B978-012369526-0/50005-X,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882412703&doi=10.1016%2fB978-012369526-0%2f50005-X&partnerID=40&md5=2517e6b255c0c38cd2a28cf97f559ab5",Book Chapter,Scopus,2-s2.0-84882412703
"Chen, M., Mishra, P., Kalita, D.","Towards RTL test generation from SystemC TLM specifications",2007,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,, 4392793,"91","96",,9,10.1109/HLDVT.2007.4392793,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47949087135&doi=10.1109%2fHLDVT.2007.4392793&partnerID=40&md5=cbe5d27b6a41d2d52dc3608d4aa82e72",Conference Paper,Scopus,2-s2.0-47949087135
"Koo, H.-M., Mishra, P., Bhadra, J., Abadir, M.","Directed micro-architectural test generation for an industrial processor: A case study",2007,"Proceedings - International Workshop on Microprocessor Test and Verification",,, 4197219,"33","36",,6,10.1109/MTV.2006.10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46449129684&doi=10.1109%2fMTV.2006.10&partnerID=40&md5=5959a7b0bb663d80a06a1a10113a0007",Conference Paper,Scopus,2-s2.0-46449129684
"Li, X., Roychoudhury, A., Mitra, T., Mishra, P., Cheng, X.","A retargetable software timing analyzer using architecture description language",2007,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4196064,"396","401",,3,10.1109/ASPDAC.2007.358018,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46649098218&doi=10.1109%2fASPDAC.2007.358018&partnerID=40&md5=68796de7b689f32f7b60620bdddaed98",Conference Paper,Scopus,2-s2.0-46649098218
"Seong, S.-W., Mishra, P.","An efficient code compression technique using application-aware bitmask and dictionary selection methods",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4211861,"582","587",,7,10.1109/DATE.2007.364656,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548316192&doi=10.1109%2fDATE.2007.364656&partnerID=40&md5=fd5277676784b3f444335cf17600fe04",Conference Paper,Scopus,2-s2.0-34548316192
"Seong, S.-W., Mishra, P.","A bitmask-based code compression technique for embedded systems",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110182,"251","254",,18,10.1109/ICCAD.2006.320144,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41549145776&doi=10.1109%2fICCAD.2006.320144&partnerID=40&md5=ae6f7eaa0b0efd99410054b105d164ca",Conference Paper,Scopus,2-s2.0-41549145776
"Koo, H.-M., Mishra, P.","Functional test generation using property decompositions for validation of pipelined processors",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1657085,"","",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047194779&partnerID=40&md5=a4820a83e324765201d387eef2b6d900",Conference Paper,Scopus,2-s2.0-34047194779
"Mishra, P., Koo, H.-M., Huang, Z.","Language-driven validation of pipelined processors using satisfiability solvers",2006,"Proceedings - International Workshop on Microprocessor Test and Verification",,, 4022238,"119","124",,1,10.1109/MTV.2005.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547743943&doi=10.1109%2fMTV.2005.14&partnerID=40&md5=6ba1999f8f70a665363033afe819e422",Conference Paper,Scopus,2-s2.0-34547743943
"Koo, H.-M., Mishra, P.","Test generation using SAT-based bounded model checking for validation of pipelined processors",2006,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","2006",,,"362","365",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750896448&partnerID=40&md5=8a6b159669337fd62a50ab6b7c110629",Conference Paper,Scopus,2-s2.0-33750896448
"Mishra, P., Shrivastava, A., Dutt, N.","Architecture Description Language (ADL)-driven software toolkit generation for architectural exploration of programmable SOCs",2006,"ACM Transactions on Design Automation of Electronic Systems","11","3",,"626","658",,15,10.1145/1142980.1142985,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748438696&doi=10.1145%2f1142980.1142985&partnerID=40&md5=9c2f241658e45e3e80a4c959a1f092d0",Article,Scopus,2-s2.0-33748438696
"Reshadi, M., Dutt, N., Mishra, P.","A Retargetable Framework for Instruction-Set Architecture Simulation",2006,"ACM Transactions on Embedded Computing Systems","5","2",,"431","452",,13,10.1145/1151074.1151083,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015320005&doi=10.1145%2f1151074.1151083&partnerID=40&md5=e35d40ceb0113c4be074bd5d6c168d6a",Article,Scopus,2-s2.0-85015320005
"Mishra, P., Dutt, N.","Architecture description languages for programmable embedded systems",2006,"System-on-Chip: Next Generation Electronics",,,,"187","220",,,10.1049/PBCS018E_ch6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013466562&doi=10.1049%2fPBCS018E_ch6&partnerID=40&md5=c59fffcb80e8ff1c56b8731d104f306b",Book Chapter,Scopus,2-s2.0-85013466562
"Mishra, P., Dutt, N., Kashai, Y.","Functional verification of pipelined processors: A case study",2005,"Proceedings - International Workshop on Microprocessor Test and Verification",,,,"79","84",,1,10.1109/MTV.2004.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28744445502&doi=10.1109%2fMTV.2004.14&partnerID=40&md5=4618bd77b0652a73681a6c527b9280c5",Conference Paper,Scopus,2-s2.0-28744445502
"Mishra, P., Dutt, N.D.","Functional verification of programmable embedded architectures: A top-down approach",2005,"Functional Verification of Programmable Embedded Architectures: A Top-Down Approach",,,,"1","180",,15,10.1007/b137514,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891968027&doi=10.1007%2fb137514&partnerID=40&md5=a6cf35ab30928af00226aafcdd61b660",Book,Scopus,2-s2.0-84891968027
"Mishra, P., Dutt, N.","Functional coverage driven test generation for validation of pipelined processors",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","II",, 1395653,"678","683",,45,10.1109/DATE.2005.162,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646944392&doi=10.1109%2fDATE.2005.162&partnerID=40&md5=515c916227528c7e0a39c5a49724b112",Conference Paper,Scopus,2-s2.0-33646944392
"Mishra, P.","Processor validation: A top-down approach",2005,"IEEE Potentials","24","1",,"29","33",,,10.1109/MP.2005.1405799,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27844520312&doi=10.1109%2fMP.2005.1405799&partnerID=40&md5=7322daf404be92b1cf3512467676946f",Review,Scopus,2-s2.0-27844520312
"Reshadi, M., Mishra, P.","Memory access optimizations in instruction-set simulators",2005,"CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis",,,,"237","242",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644514571&partnerID=40&md5=d7459d264b5eedabbe9056c305458ae1",Conference Paper,Scopus,2-s2.0-27644514571
"Mishra, P., Dutt, N.","Architecture description languages for programmable embedded systems",2005,"IEE Proceedings: Computers and Digital Techniques","152","3",,"285","297",,40,10.1049/ip-cdt:20045071,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22944474604&doi=10.1049%2fip-cdt%3a20045071&partnerID=40&md5=f365a9b00f814c7b0ad26785834b122a",Conference Paper,Scopus,2-s2.0-22944474604
"Mishra, P., Dutt, N., Krishnamurthy, N., Abadir, M.","A methodology for validation of microprocessors using symbolic simulation",2005,"International Journal of Embedded Systems","1","1-2",,"14","22",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36248948806&partnerID=40&md5=0399ae1848c0ca59100cde3fafe1f054",Article,Scopus,2-s2.0-36248948806
"Mishra, P., Dutt, N.","Functional validation of programmable architectures",2004,"Proceedings of the EUROMICRO Systems on Digital System Design, DSD 2004",,,,"12","19",,1,10.1109/DSD.2004.1333253,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-13944267149&doi=10.1109%2fDSD.2004.1333253&partnerID=40&md5=965d6486afb2365dc71b9cab6a1c82b6",Conference Paper,Scopus,2-s2.0-13944267149
"Mishra, P., Dutt, N.","Graph-based functional test program generation for pipelined processors",2004,"Proceedings - Design, Automation and Test in Europe Conference and Exhibition","1",,,"182","187",,37,10.1109/DATE.2004.1268846,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042522983&doi=10.1109%2fDATE.2004.1268846&partnerID=40&md5=6c67cf9d16bdf3e7a1d9b6101b874b67",Conference Paper,Scopus,2-s2.0-3042522983
"Mishra, P., Kejariwal, A., Dutt, N.","Synthesis-driven exploration of pipelined embedded processors",2004,"Proceedings of the IEEE International Conference on VLSI Design","17",,,"921","926",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342501770&partnerID=40&md5=b2771cb4b24954f815a0d8ed33f7d2be",Conference Paper,Scopus,2-s2.0-2342501770
"Mishra, P., Dutt, N., Krishnamurthy, N., Abadir, M.S.","A top-down methodology for microprocessor validation",2004,"IEEE Design and Test of Computers","21","2",,"122","131",,12,10.1109/MDT.2004.1277905,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1942468098&doi=10.1109%2fMDT.2004.1277905&partnerID=40&md5=dfeead3eda4381539785ac68858c1736",Article,Scopus,2-s2.0-1942468098
"Mishra, P., Dutt, N.","Modeling and Validation of Pipeline Specifications",2004,"ACM Transactions on Embedded Computing Systems","3","1",,"114","139",,20,10.1145/972627.972633,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013378522&doi=10.1145%2f972627.972633&partnerID=40&md5=b0771e668f5c508a8b0c915cd0d4ba45",Article,Scopus,2-s2.0-85013378522
"Mishra, P., Mamidipaka, M., Dutt, N.","Processor-Memory Coexploration Using an Architecture Description Language",2004,"ACM Transactions on Embedded Computing Systems","3","1",,"140","162",,9,10.1145/972627.972634,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013460366&doi=10.1145%2f972627.972634&partnerID=40&md5=1b8fa8bcb209e839a5f1da440ba2f62d",Article,Scopus,2-s2.0-85013460366
"Mishra, P., Chakravarthy, S.","Performance evaluation and analysis of K-way join variants for association rule mining",2003,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2712",,,"95","114",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35248818313&partnerID=40&md5=92f79703e0b28dc1683eedabc779be60",Review,Scopus,2-s2.0-35248818313
"Mishra, P., Chakravarthy, S.","Performance evaluation of SQL-OR variants for association rule mining",2003,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2737",,,"288","298",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745777493&partnerID=40&md5=f9c1b8a6c27195e3dc70811f6bb04a85",Review,Scopus,2-s2.0-33745777493
"Mishra, P., Dutt, N., Tomiyama, H.","Towards automatic validation of dynamic behavior in pipelined processor specifications",2003,"Design Automation for Embedded Systems","8","2-3",,"249","265",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0348252232&partnerID=40&md5=fb411a8719257fd1889c85f1122ad8b5",Article,Scopus,2-s2.0-0348252232
"Reshadi, M., Bansal, N., Mishra, P., Dutt, N.","An Efficient Retargetable Framework for Instruction-Set Simulation",2003,"Hardware/Software Codesign - Proceedings of the International Workshop",,,,"13","18",,24,10.1145/944645.944649,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1142287758&doi=10.1145%2f944645.944649&partnerID=40&md5=b5805e2b95ef9f7faadeb2490c522302",Conference Paper,Scopus,2-s2.0-1142287758
"Reshadi, M., Mishra, P., Dutt, N.","Instruction set compiled simulation: A technique for fast and flexible instruction set simulation",2003,"Proceedings - Design Automation Conference",,,,"758","763",,86,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0041633624&partnerID=40&md5=3fb856ae31262faed029571057a7884c",Conference Paper,Scopus,2-s2.0-0041633624
"Mishra, P., Dutt, N.","A methodology for validation of microprocessors using equivalence checking",2003,"Proceedings - International Workshop on Microprocessor Test and Verification","2003-January",, 1250267,"83","88",,1,10.1109/MTV.2003.1250267,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944068768&doi=10.1109%2fMTV.2003.1250267&partnerID=40&md5=2f00ba6c9f140873e3ab9b22ae21988a",Conference Paper,Scopus,2-s2.0-84944068768
"Mishra, P., Kejariwal, A., Dutt, N.","Rapid exploration of pipelined processors through automatic generation of synthesizable RTL models",2003,"Proceedings of the International Workshop on Rapid System Prototyping","2003-January",, 1207052,"226","232",,23,10.1109/IWRSP.2003.1207052,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84941269625&doi=10.1109%2fIWRSP.2003.1207052&partnerID=40&md5=4da338268fe0124a6f62052b5e0b5112",Conference Paper,Scopus,2-s2.0-84941269625
"Mishra, P., Tomiyama, H., Dutt, N., Nicolau, A.","Automatic verification of in-order execution in microprocessors with fragmented pipelines and multicycle functional units",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998247,"36","43",,25,10.1109/DATE.2002.998247,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0348120352&doi=10.1109%2fDATE.2002.998247&partnerID=40&md5=db4580a7955b4ae0962702c6d5884a51",Conference Paper,Scopus,2-s2.0-0348120352
"Mishra, P., Dutt, N.","Automatic functional test program generation for pipelined processors using model checking",2002,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT","2002-January",, 1224436,"99","103",,18,10.1109/HLDVT.2002.1224436,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-13944264923&doi=10.1109%2fHLDVT.2002.1224436&partnerID=40&md5=8d7ac416f14e702ad24af53bf2b5a7c6",Conference Paper,Scopus,2-s2.0-13944264923
"Mishra, P., Tomiyama, H., Halambi, A., Grun, P., Dutt, N., Nicolau, A.","Automatic modeling and validation of pipeline specifications driven by an architecture description language [SoC]",2002,"Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002",,, 994963,"458","463",,10,10.1109/ASPDAC.2002.994963,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0347489080&doi=10.1109%2fASPDAC.2002.994963&partnerID=40&md5=cabe522faadffe92539a73ff4116cd40",Conference Paper,Scopus,2-s2.0-0347489080
"Mishra, P., Dutt, N., Nicolau, A.","Functional abstraction driven design space exploration of heterogeneous programmable architectures",2001,"Proceedings of the International Symposium on System Synthesis",,,,"256","261",,45,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034785241&partnerID=40&md5=9c5e0c1f7831a1159c62223e033af59a",Conference Paper,Scopus,2-s2.0-0034785241
"Mishra, P., Dutt, N., Nicolau, A.","Automatic validation of pipeline specifications",2001,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT","2001-January",, 972800,"9","13",,8,10.1109/HLDVT.2001.972800,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0041779812&doi=10.1109%2fHLDVT.2001.972800&partnerID=40&md5=9135c053264b7097c0fc3f462754125c",Conference Paper,Scopus,2-s2.0-0041779812
"Mishra, P., Grun, P., Dutt, N., Nicolau, A.","Processor-memory co-exploration driven by a memory-aware architecture description language",2001,"Proceedings of the IEEE International Conference on VLSI Design",,,,"70","75",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034996267&partnerID=40&md5=930664ab24ec7ba35f3f866db4484113",Conference Paper,Scopus,2-s2.0-0034996267
