C:/intelFPGA_pro/17.0/pipline_project/ram.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/ram.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ram
-- Compiling architecture syncrama of ram

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/alu_integ.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/alu_integ.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity alu_integ
-- Compiling architecture alu_integ_arch of alu_integ

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/sp_reg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/sp_reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity my_nDFF_sp
-- Compiling architecture a_my_nDFF_sp of my_nDFF_sp

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/register_rising.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/register_rising.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_nDFF
-- Compiling architecture a_my_nDFF of my_nDFF

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/mux_2x1_1-bit.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/mux_2x1_1-bit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux_2x1_1_bit
-- Compiling architecture mux_2x1_1_bit_a of mux_2x1_1_bit

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/comparing.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/comparing.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity comparing_component
-- Compiling architecture comparing of comparing_component

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/alu_partA.vhd {2 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/alu_partA.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity alu_partA
-- Compiling architecture alu_partA_arch of alu_partA
** Warning: C:/intelFPGA_pro/17.0/pipline_project/alu_partA.vhd(36): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/register_falling.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/register_falling.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_nDFF_fall
-- Compiling architecture a_my_nDFF_fall of my_nDFF_fall

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/alu_partB.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/alu_partB.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity alu_partB
-- Compiling architecture alu_partB_arch of alu_partB

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/alu_partC.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/alu_partC.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity alu_partC
-- Compiling architecture alu_partC_arch of alu_partC

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/tristateBuff.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/tristateBuff.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity tristatebuff
-- Compiling architecture a_tristatebuff of tristatebuff

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/forwardingUnit.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/forwardingUnit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity forwardingUnit
-- Compiling architecture forwardUnit of forwardingUnit

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/mux2_1.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/mux2_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2_1
-- Compiling architecture mux2_1_a of mux2_1

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/Decode.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/Decode.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Decode
-- Compiling architecture my_Decode of Decode

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/my_adder.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/my_adder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_adder
-- Compiling architecture a_my_adder of my_adder

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/Decoder_8.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/Decoder_8.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_dec8
-- Compiling architecture a_my_dec8 of my_dec8

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/Memory_module.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/Memory_module.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity memory
-- Compiling architecture memoryy of memory

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/alu_partMul.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/alu_partMul.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity alu_partMul
-- Compiling architecture alu_partMul_arch of alu_partMul

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/execute_module.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/execute_module.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity execute
-- Compiling architecture execute_arch of execute

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/DFF.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/DFF.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_DFF
-- Compiling architecture a_my_DFF of my_DFF

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/comparator.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/comparator.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity comparator
-- Compiling architecture comparing of comparator

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/counter.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/counter.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity counter
-- Compiling architecture Behavioral of Counter

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/alu_with_flags.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/alu_with_flags.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity alu_with_flags
-- Compiling architecture alu_with_flags_arch of alu_with_flags

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/WB.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/WB.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity WB
-- Compiling architecture my_WB of WB

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/circuitRT.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/circuitRT.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity rtCircuit
-- Compiling architecture circuitRT of rtCircuit

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/controlUnit.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/controlUnit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity controlUnit
-- Compiling architecture controlU of controlUnit

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/irControlSigs.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/irControlSigs.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity irSignals
-- Compiling architecture controlIR of irSignals

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/my_nadder.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/my_nadder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_nadder
-- Compiling architecture a_my_nadder of my_nadder

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/R_Type.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/R_Type.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity R_type
-- Compiling architecture SrcDstRType of R_type

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/R_type_component.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/R_type_component.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity R_type_component
-- Compiling architecture toBuff of R_type_component

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/mux4.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/mux4.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux4
-- Compiling architecture my_mux4 of mux4

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/forwardDetect.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/forwardDetect.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity forwardDetect
-- Compiling architecture forwarding of forwardDetect

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/jmpOffset.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/jmpOffset.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity jmpOffset
-- Compiling architecture offset of jmpOffset

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/pipeline.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/pipeline.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity pipeline
-- Compiling architecture a_pipeline of pipeline

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/register2.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/register2.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_nDFF3
-- Compiling architecture a_my_nDFF3 of my_nDFF3

} {} {}} C:/intelFPGA_pro/17.0/pipline_project/Fetch_module.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/intelFPGA_pro/17.0/pipline_project/Fetch_module.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity fetch
-- Compiling architecture fetchh of fetch

} {} {}}
