/* Generated by Yosys 0.18+29 (git sha1 b2408df31, gcc 10.3.0-1ubuntu1~20.04 -fPIC -Os) */

module adder16(\in1[0] , \in1[1] , \in1[2] , \in1[3] , \in1[4] , \in1[5] , \in1[6] , \in1[7] , \in1[8] , \in1[9] , \in1[10] , \in1[11] , \in1[12] , \in1[13] , \in1[14] , \in1[15] , \in2[0] , \in2[1] , \in2[2] , \in2[3] , \in2[4] 
, \in2[5] , \in2[6] , \in2[7] , \in2[8] , \in2[9] , \in2[10] , \in2[11] , \in2[12] , \in2[13] , \in2[14] , \in2[15] , \res[0] , \res[1] , \res[2] , \res[3] , \res[4] , \res[5] , \res[6] , \res[7] , \res[8] , \res[9] 
, \res[10] , \res[11] , \res[12] , \res[13] , \res[14] , \res[15] , \res[16] );
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  input \in1[0] ;
  wire \in1[0] ;
  input \in1[10] ;
  wire \in1[10] ;
  input \in1[11] ;
  wire \in1[11] ;
  input \in1[12] ;
  wire \in1[12] ;
  input \in1[13] ;
  wire \in1[13] ;
  input \in1[14] ;
  wire \in1[14] ;
  input \in1[15] ;
  wire \in1[15] ;
  input \in1[1] ;
  wire \in1[1] ;
  input \in1[2] ;
  wire \in1[2] ;
  input \in1[3] ;
  wire \in1[3] ;
  input \in1[4] ;
  wire \in1[4] ;
  input \in1[5] ;
  wire \in1[5] ;
  input \in1[6] ;
  wire \in1[6] ;
  input \in1[7] ;
  wire \in1[7] ;
  input \in1[8] ;
  wire \in1[8] ;
  input \in1[9] ;
  wire \in1[9] ;
  input \in2[0] ;
  wire \in2[0] ;
  input \in2[10] ;
  wire \in2[10] ;
  input \in2[11] ;
  wire \in2[11] ;
  input \in2[12] ;
  wire \in2[12] ;
  input \in2[13] ;
  wire \in2[13] ;
  input \in2[14] ;
  wire \in2[14] ;
  input \in2[15] ;
  wire \in2[15] ;
  input \in2[1] ;
  wire \in2[1] ;
  input \in2[2] ;
  wire \in2[2] ;
  input \in2[3] ;
  wire \in2[3] ;
  input \in2[4] ;
  wire \in2[4] ;
  input \in2[5] ;
  wire \in2[5] ;
  input \in2[6] ;
  wire \in2[6] ;
  input \in2[7] ;
  wire \in2[7] ;
  input \in2[8] ;
  wire \in2[8] ;
  input \in2[9] ;
  wire \in2[9] ;
  output \res[0] ;
  wire \res[0] ;
  output \res[10] ;
  wire \res[10] ;
  output \res[11] ;
  wire \res[11] ;
  output \res[12] ;
  wire \res[12] ;
  output \res[13] ;
  wire \res[13] ;
  output \res[14] ;
  wire \res[14] ;
  output \res[15] ;
  wire \res[15] ;
  output \res[16] ;
  wire \res[16] ;
  output \res[1] ;
  wire \res[1] ;
  output \res[2] ;
  wire \res[2] ;
  output \res[3] ;
  wire \res[3] ;
  output \res[4] ;
  wire \res[4] ;
  output \res[5] ;
  wire \res[5] ;
  output \res[6] ;
  wire \res[6] ;
  output \res[7] ;
  wire \res[7] ;
  output \res[8] ;
  wire \res[8] ;
  output \res[9] ;
  wire \res[9] ;
  assign _010_ = ~(\in1[4]  & \in2[4] );
  assign _011_ = ~(\in1[4]  | \in2[4] );
  assign _012_ = _010_ & ~(_011_);
  assign _013_ = ~\in1[3] ;
  assign \res[0]  = \in1[0]  ^ \in2[0] ;
  assign _014_ = \res[0]  & ~(\in2[3] );
  assign _015_ = _014_ | _013_;
  assign _016_ = \in2[3]  & ~(\res[0] );
  assign _017_ = _015_ & ~(_016_);
  assign _018_ = _017_ | _012_;
  assign _019_ = _013_ & ~(_016_);
  assign _020_ = _019_ | _014_;
  assign _021_ = ~(\in1[4]  ^ \in2[4] );
  assign _022_ = _020_ & ~(_021_);
  assign _023_ = _018_ & ~(_022_);
  assign \res[4]  = ~_023_;
  assign _024_ = \in2[15]  & \in1[15] ;
  assign _025_ = ~(\in2[15]  | \in1[15] );
  assign _026_ = \in2[14]  & \in1[14] ;
  assign _027_ = ~(\in2[14]  | \in1[14] );
  assign _028_ = \in1[13]  & \in2[13] ;
  assign _029_ = \in2[12]  & \in1[12] ;
  assign _030_ = \in2[12]  ^ \in1[12] ;
  assign _031_ = ~(\in2[11]  & \in1[11] );
  assign _032_ = \in2[11]  | \in1[11] ;
  assign _033_ = \in2[10]  & \in1[10] ;
  assign _034_ = \in2[10]  ^ \in1[10] ;
  assign _035_ = ~(\in2[9]  & \in1[9] );
  assign _036_ = \in2[8]  & \in1[8] ;
  assign _037_ = \in2[8]  ^ \in1[8] ;
  assign _038_ = _037_ & _023_;
  assign _039_ = _038_ | _036_;
  assign _040_ = ~(\in2[9]  | \in1[9] );
  assign _041_ = _039_ & ~(_040_);
  assign _042_ = _035_ & ~(_041_);
  assign _043_ = _034_ & ~(_042_);
  assign _044_ = ~(_043_ | _033_);
  assign _045_ = _032_ & ~(_044_);
  assign _046_ = _031_ & ~(_045_);
  assign _047_ = _030_ & ~(_046_);
  assign _048_ = _047_ | _029_;
  assign _049_ = ~(\in1[13]  | \in2[13] );
  assign _050_ = _048_ & ~(_049_);
  assign _051_ = _050_ | _028_;
  assign _052_ = _051_ & ~(_027_);
  assign _053_ = _052_ | _026_;
  assign _054_ = _053_ & ~(_025_);
  assign \res[16]  = _054_ | _024_;
  assign _055_ = ~(_025_ | _024_);
  assign \res[15]  = _055_ ^ _053_;
  assign _056_ = ~(_027_ | _026_);
  assign \res[14]  = _056_ ^ _051_;
  assign _057_ = ~(_049_ | _028_);
  assign \res[13]  = _057_ ^ _048_;
  assign _058_ = ~(_032_ & _031_);
  assign \res[11]  = _058_ ^ _044_;
  assign _059_ = _035_ & ~(_040_);
  assign \res[9]  = _059_ ^ _039_;
  assign _060_ = ~(\in2[5]  ^ \in1[5] );
  assign _061_ = ~(_017_ | _011_);
  assign _062_ = _010_ & ~(_061_);
  assign _063_ = _062_ | _060_;
  assign _000_ = _020_ & _010_;
  assign _001_ = \in2[5]  ^ \in1[5] ;
  assign _002_ = _000_ & ~(_001_);
  assign _003_ = _063_ & ~(_002_);
  assign _004_ = _011_ & ~(_001_);
  assign \res[5]  = _003_ & ~(_004_);
  assign _005_ = ~(\in1[3]  ^ \in2[3] );
  assign \res[3]  = _005_ ^ \res[0] ;
  assign \res[8]  = _037_ ^ _023_;
  assign _006_ = _039_ | ~(_035_);
  assign _007_ = _006_ & ~(_040_);
  assign \res[10]  = _034_ ? _042_ : _007_;
  assign _008_ = _044_ & _031_;
  assign _009_ = _032_ & ~(_008_);
  assign \res[12]  = _030_ ? _046_ : _009_;
  assign \res[1]  = 1'h1;
  assign \res[2]  = 1'h0;
  assign \res[6]  = 1'h1;
  assign \res[7]  = 1'h1;
endmodule
