{
  "design": {
    "design_info": {
      "boundary_crc": "0x61E8833522AAF759",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../spi-controller-cmod-a7-2024.2.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "ila_0": ""
    },
    "ports": {
      "reset_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clk_in1_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "12000000"
          }
        }
      },
      "clk_out1_0": {
        "type": "clk",
        "direction": "O"
      },
      "probe0_0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "probe1_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "clk_0": {
        "type": "clk",
        "direction": "I"
      },
      "probe2_0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "833.33"
          },
          "CLKOUT1_JITTER": {
            "value": "522.315"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "668.310"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "62.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "83.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "15.000"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "16",
        "xci_name": "design_1_ila_0_0",
        "xci_path": "ip/design_1_ila_0_0/design_1_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "2"
          },
          "C_ADV_TRIGGER": {
            "value": "true"
          },
          "C_DATA_DEPTH": {
            "value": "16384"
          },
          "C_EN_STRG_QUAL": {
            "value": "1"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "3"
          },
          "C_PROBE0_MU_CNT": {
            "value": "2"
          },
          "C_PROBE1_MU_CNT": {
            "value": "2"
          },
          "C_PROBE1_WIDTH": {
            "value": "8"
          },
          "C_PROBE2_MU_CNT": {
            "value": "2"
          }
        }
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk_0",
          "ila_0/clk"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_in1_0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "clk_out1_0"
        ]
      },
      "probe0_0_1": {
        "ports": [
          "probe0_0",
          "ila_0/probe0"
        ]
      },
      "probe1_0_1": {
        "ports": [
          "probe1_0",
          "ila_0/probe1"
        ]
      },
      "probe2_0_1": {
        "ports": [
          "probe2_0",
          "ila_0/probe2"
        ]
      },
      "reset_0_1": {
        "ports": [
          "reset_0",
          "clk_wiz_0/reset"
        ]
      }
    }
  }
}