{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664582463417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664582463421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 09:01:03 2022 " "Processing started: Sat Oct 01 09:01:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664582463421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664582463421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off asg2 -c asg2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off asg2 -c asg2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664582463421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664582463904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664582463904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca32.v 1 1 " "Found 1 design units, including 1 entities, in source file rca32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca32 " "Found entity 1: rca32" {  } { { "rca32.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/rca32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664582470162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664582470162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 9 9 " "Found 9 design units, including 9 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664582470167 ""} { "Info" "ISGN_ENTITY_NAME" "2 _and2 " "Found entity 2: _and2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664582470167 ""} { "Info" "ISGN_ENTITY_NAME" "3 _nand2 " "Found entity 3: _nand2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664582470167 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664582470167 ""} { "Info" "ISGN_ENTITY_NAME" "5 _nor2 " "Found entity 5: _nor2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664582470167 ""} { "Info" "ISGN_ENTITY_NAME" "6 _xor2 " "Found entity 6: _xor2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664582470167 ""} { "Info" "ISGN_ENTITY_NAME" "7 _xnor2 " "Found entity 7: _xnor2" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664582470167 ""} { "Info" "ISGN_ENTITY_NAME" "8 _or3 " "Found entity 8: _or3" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664582470167 ""} { "Info" "ISGN_ENTITY_NAME" "9 _xor3 " "Found entity 9: _xor3" {  } { { "gates.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664582470167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664582470167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.v 1 1 " "Found 1 design units, including 1 entities, in source file ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "ha.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/ha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664582470171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664582470171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ha.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ha " "Found entity 1: tb_ha" {  } { { "tb_ha.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_ha.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664582470175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664582470175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664582470178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664582470178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fa.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fa " "Found entity 1: tb_fa" {  } { { "tb_fa.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_fa.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664582470182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664582470182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca4.v 1 1 " "Found 1 design units, including 1 entities, in source file rca4.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca4 " "Found entity 1: rca4" {  } { { "rca4.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/rca4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664582470186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664582470186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rca4.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_rca4.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rca4 " "Found entity 1: tb_rca4" {  } { { "tb_rca4.v" "" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664582470190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664582470190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rca32 " "Elaborating entity \"rca32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664582470213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca4 rca4:rca4_u0 " "Elaborating entity \"rca4\" for hierarchy \"rca4:rca4_u0\"" {  } { { "rca32.v" "rca4_u0" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/rca32.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664582470230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa rca4:rca4_u0\|fa:fa_u0 " "Elaborating entity \"fa\" for hierarchy \"rca4:rca4_u0\|fa:fa_u0\"" {  } { { "rca4.v" "fa_u0" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/rca4.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664582470231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 rca4:rca4_u0\|fa:fa_u0\|_and2:ad20 " "Elaborating entity \"_and2\" for hierarchy \"rca4:rca4_u0\|fa:fa_u0\|_and2:ad20\"" {  } { { "fa.v" "ad20" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/fa.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664582470233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or3 rca4:rca4_u0\|fa:fa_u0\|_or3:or30 " "Elaborating entity \"_or3\" for hierarchy \"rca4:rca4_u0\|fa:fa_u0\|_or3:or30\"" {  } { { "fa.v" "or30" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/fa.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664582470235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor3 rca4:rca4_u0\|fa:fa_u0\|_xor3:xr30 " "Elaborating entity \"_xor3\" for hierarchy \"rca4:rca4_u0\|fa:fa_u0\|_xor3:xr30\"" {  } { { "fa.v" "xr30" { Text "C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/fa.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664582470236 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1664582470655 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664582470734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664582470967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664582470967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664582470993 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664582470993 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664582470993 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664582470993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664582471005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 09:01:11 2022 " "Processing ended: Sat Oct 01 09:01:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664582471005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664582471005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664582471005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664582471005 ""}
