\hypertarget{structSPI__TypeDef}{}\doxysection{SPI\+\_\+\+Type\+Def Struct Reference}
\label{structSPI__TypeDef}\index{SPI\_TypeDef@{SPI\_TypeDef}}


Serial Peripheral Interface.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga1e398155ddd013fcdd41309b4bd0bd5f}{CR1}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga7f16c40933b8a713085436be72d30a46}{RESERVED0}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_gac891e34644b8dc27bacc906cfd18b235}{CR2}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga1b7a800c0f56532a431b19cf868e4102}{RESERVED1}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga017d7d54a7bf1925facea6b5e02fec83}{SR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga09ce56649bb5477e2fcf3e92bca8f735}{RESERVED2}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_gae192c943732b6ab5e5611e860cc05544}{DR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_gaeb1d1d561f1d51232369197fa7acb53a}{RESERVED3}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga353c64e49ec9ae93b950668941f41175}{CRCPR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga20e3ac1445ed1e7a9792ca492c46a73a}{RESERVED4}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_gab53da6fb851d911ae0b1166be2cfe48a}{RXCRCR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_gab63440e38c7872a8ed11fb2d8d94714e}{RESERVED5}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga3c0c1be66bc0a1846274a7511f4a36f5}{TXCRCR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga0870177921541602a44f744f1b66e823}{RESERVED6}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga20a4775ce461eec0d9a437bed464c0a5}{I2\+SCFGR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga98df0a538eb077b2cfc5194eda200f1b}{RESERVED7}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_gaecee11b0d2e534b5243e9db6a0e10026}{I2\+SPR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group__CMSIS_ga0ffe762827b71caff20c75bf105387f6}{RESERVED8}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structSPI__TypeDef_af8c0f80f2d8a54ab720ffc6199d41988}{CR1}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structSPI__TypeDef_a028deae8b16ebdf42543cfe1226ae031}{CR2}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structSPI__TypeDef_a61e05344ba89d0343534919b3fcc68ef}{SR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structSPI__TypeDef_a73455bd29dc0b9053b9bc7d48817bebd}{DR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structSPI__TypeDef_abef73c46110a7daaab2f5dd7007ac72b}{CRCPR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structSPI__TypeDef_ac8e044a8f83ddd477d84e2c7d532856c}{RXCRCR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structSPI__TypeDef_a0523302e6850c037c62383a7f99deb02}{TXCRCR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structSPI__TypeDef_a9f4a8baa77e745ec29cc225f2cd2211f}{I2\+SCFGR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structSPI__TypeDef_aef7ee084f8f5a8740108926eb2a23bd8}{I2\+SPR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Serial Peripheral Interface. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structSPI__TypeDef_af8c0f80f2d8a54ab720ffc6199d41988}\label{structSPI__TypeDef_af8c0f80f2d8a54ab720ffc6199d41988}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} SPI\+\_\+\+Type\+Def\+::\+CR1}

SPI Control Register 1 \mbox{\Hypertarget{structSPI__TypeDef_a028deae8b16ebdf42543cfe1226ae031}\label{structSPI__TypeDef_a028deae8b16ebdf42543cfe1226ae031}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} SPI\+\_\+\+Type\+Def\+::\+CR2}

SPI Control Register 1 \mbox{\Hypertarget{structSPI__TypeDef_abef73c46110a7daaab2f5dd7007ac72b}\label{structSPI__TypeDef_abef73c46110a7daaab2f5dd7007ac72b}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!CRCPR@{CRCPR}}
\index{CRCPR@{CRCPR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRCPR}{CRCPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} SPI\+\_\+\+Type\+Def\+::\+CRCPR}

SPI CRC Polynomial Register \mbox{\Hypertarget{structSPI__TypeDef_a73455bd29dc0b9053b9bc7d48817bebd}\label{structSPI__TypeDef_a73455bd29dc0b9053b9bc7d48817bebd}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!DR@{DR}}
\index{DR@{DR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} SPI\+\_\+\+Type\+Def\+::\+DR}

SPI Data Register \mbox{\Hypertarget{structSPI__TypeDef_a9f4a8baa77e745ec29cc225f2cd2211f}\label{structSPI__TypeDef_a9f4a8baa77e745ec29cc225f2cd2211f}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!I2SCFGR@{I2SCFGR}}
\index{I2SCFGR@{I2SCFGR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{I2SCFGR}{I2SCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} SPI\+\_\+\+Type\+Def\+::\+I2\+SCFGR}

SPI I2S Configuration Register \mbox{\Hypertarget{structSPI__TypeDef_aef7ee084f8f5a8740108926eb2a23bd8}\label{structSPI__TypeDef_aef7ee084f8f5a8740108926eb2a23bd8}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!I2SPR@{I2SPR}}
\index{I2SPR@{I2SPR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{I2SPR}{I2SPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} SPI\+\_\+\+Type\+Def\+::\+I2\+SPR}

SPI I2S Prescaler Register \mbox{\Hypertarget{structSPI__TypeDef_ac8e044a8f83ddd477d84e2c7d532856c}\label{structSPI__TypeDef_ac8e044a8f83ddd477d84e2c7d532856c}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RXCRCR@{RXCRCR}}
\index{RXCRCR@{RXCRCR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RXCRCR}{RXCRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} SPI\+\_\+\+Type\+Def\+::\+RXCRCR}

SPI RX CRC Register \mbox{\Hypertarget{structSPI__TypeDef_a61e05344ba89d0343534919b3fcc68ef}\label{structSPI__TypeDef_a61e05344ba89d0343534919b3fcc68ef}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!SR@{SR}}
\index{SR@{SR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} SPI\+\_\+\+Type\+Def\+::\+SR}

SPI Status Register \mbox{\Hypertarget{structSPI__TypeDef_a0523302e6850c037c62383a7f99deb02}\label{structSPI__TypeDef_a0523302e6850c037c62383a7f99deb02}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!TXCRCR@{TXCRCR}}
\index{TXCRCR@{TXCRCR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TXCRCR}{TXCRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} SPI\+\_\+\+Type\+Def\+::\+TXCRCR}

SPI TX CRC Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
CMSIS/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\item 
drivers/\+Inc/\mbox{\hyperlink{stm32f401xx_8h}{stm32f401xx.\+h}}\end{DoxyCompactItemize}
