// Seed: 2064159830
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_5;
endmodule
module module_1;
  type_6(
      id_3, 1
  );
  logic id_5;
  assign id_1 = id_3 / 1 * id_2;
endmodule
module module_2 ();
  logic id_5, id_6;
  assign id_5 = (1'd0);
  initial id_6 = 1;
  assign id_2 = id_2;
  tri id_7;
  type_13(
      .id_0(1'b0), .id_1(0)
  );
  type_14 id_8 (
      .id_0(id_4),
      .id_1()
  );
  assign id_7 = id_3;
  assign id_5 = id_5;
  type_15(
      .id_0(1), .id_1(id_3)
  ); type_16(
      .id_0(id_5)
  );
  assign id_5 = id_6;
  assign id_1 = id_7[1'b0 : 1];
  logic id_9 = 1, id_10;
endmodule
