Model {
  Name			  "YCbCrTesting"
  Version		  7.7
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.5"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "UTF-8"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Sun Apr 22 14:57:49 2012"
  Creator		  "katsikas"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "katsikas"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Apr 23 13:32:18 2012"
  RTWModifiedTimeStamp	  257087780
  ModelVersionFormat	  "1.%<AutoIncrement:5>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    1
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "YCbCrTesting"
    overrideMode_	    [0.0]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "YCbCrTesting"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      2
      Version		      "1.11.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  3
	  Version		  "1.11.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  4
	  Version		  "1.11.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  5
	  Version		  "1.11.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  AccelParallelForEachSubsystem	on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  6
	  Version		  "1.11.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  7
	  Version		  "1.11.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  8
	  Version		  "1.11.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  9
	  Version		  "1.11.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  10
	  Version		  "1.11.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateSLWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  GenerateCodeMetricsReport off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      11
	      Version		      "1.11.0"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      12
	      Version		      "1.11.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      FunctionExecutionProfile off
	      CodeExecutionProfiling  off
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  13
	  Version		  "1.11.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 400, 210, 1280, 840 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    2
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Concatenate
      NumInputs		      "2"
      ConcatenateDimension    "1"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      EnablePort
      StatesWhenEnabling      "held"
      PropagateVarSize	      "Only when enabling"
      ShowOutputPort	      off
      ZeroCross		      on
    }
    Block {
      BlockType		      ForIterator
      ResetStates	      "held"
      IterationSource	      "internal"
      IterationLimit	      "5"
      ExternalIncrement	      off
      ShowIterationPort	      on
      IndexMode		      "One-based"
      IterationVariableDataType	"int32"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      GotoTagVisibility
      GotoTag		      "A"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      InportShadow
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reshape
      OutputDimensionality    "1-D array"
      OutputDimensions	      "[1,1]"
    }
    Block {
      BlockType		      S-Function
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      Selector
      NumberOfDimensions      "1"
      IndexMode		      "One-based"
      InputPortWidth	      "-1"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "YCbCrTesting"
    Location		    [186, 609, 1279, 952]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "83"
    Block {
      BlockType		      Reference
      Name		      "Color Space\n Conversion"
      SID		      "66"
      Ports		      [1, 1]
      Position		      [760, 117, 870, 193]
      LibraryVersion	      "1.328"
      SourceBlock	      "vipconversions/Color Space\n Conversion"
      SourceType	      "Color Space Conversion"
      conversion	      "Obsolete"
      conversionActive	      "Y'CbCr to R'G'B'"
      wp_str		      "D65"
      rec		      "Rec. 601 (SDTV)"
      sys		      "1125/60/2:1"
      imagePorts	      "One multidimensional signal"
    }
    Block {
      BlockType		      Reference
      Name		      "Color Space\n Conversion1"
      SID		      "67"
      Ports		      [3, 3]
      Position		      [225, 117, 335, 193]
      LibraryVersion	      "1.328"
      SourceBlock	      "vipconversions/Color Space\n Conversion"
      SourceType	      "Color Space Conversion"
      conversion	      "Obsolete"
      conversionActive	      "R'G'B' to Y'CbCr"
      wp_str		      "D65"
      rec		      "Rec. 601 (SDTV)"
      sys		      "1125/60/2:1"
      imagePorts	      "Separate color signals"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Decoder"
      SID		      "36"
      Ports		      [2, 1]
      Position		      [595, 126, 700, 184]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Decoder"
	Location		[329, 190, 1279, 640]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  SID			  "37"
	  Position		  [15, 63, 45, 77]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "MV"
	  SID			  "38"
	  Position		  [115, 223, 145, 237]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Block Processing"
	  SID			  "39"
	  Ports			  [8, 3]
	  Position		  [245, 27, 350, 283]
	  LibraryVersion	  "1.136"
	  DialogController	  "vipDDGCreate"
	  DialogControllerArgs	  "DataTag0"
	  CopyFcn		  "set_param(gcb,'LinkStatus','none');"
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "Block Processing"
	  MaskDescription	  "Repeats a user-specified operation on submatrices of the input matrix.\n\nThis block extracts su"
	  "bmatrices of a user-specified size from the input matrix. It sends each submatrix to a subsystem for processing, an"
	  "d then reassembles each subsystem output into the output matrix.\n\nUse the Block size and Overlap parameters to sp"
	  "ecify the size and overlap of each submatrix in cell array format."
	  MaskHelp		  "eval('helpview(fullfile(docroot,''toolbox'',''vision'',''vision.map''),''vipblockprocessing'')');"
	  MaskPromptString	  "Number of inputs:|Add port to supply subsystem parameters|Number of outputs:|Block size:|Overla"
	  "p size:|Order of traversing:"
	  MaskStyleString	  "edit,checkbox,edit,edit,edit,popup(Row-wise|Column-wise)"
	  MaskVariables		  "NumI=@1;ParamPort=@2;NumO=@3;Blocksize=@4;Overlapsize=@5;Traverse=@6;"
	  MaskTunableValueString  "off,off,off,off,off,off"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskInitialization	  "errmsg = vipblkblockproc(gcbh, NumI, NumO, Blocksize, Overlapsize, Traverse, ParamPort);\nerr"
	  "or(errmsg);\n"
	  MaskSelfModifiable	  on
	  MaskDisplay		  "disp('Block\\n Processing');\n\nif ((NumI == 1) && ParamPort)\n    port_label('input', 1, 'I');\nen"
	  "d\n\nif (NumI > 1)\n    for (i = 1:NumI)\n        port_label('input', i, ['I' int2str(i)]);\n    end\nend\n\nif (Pa"
	  "ramPort)\n    port_label('input', NumI+1, 'P');\nend\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "7|on|3|{[20 1], [20 1], [20 1], [46 46],[23 23], [23 23], [1 2]}|{[0 0],[0 0],[0 0], [30 30], [1"
	  "5 15], [15 15],[0 0]}|Row-wise"
	  MaskCapabilities	  "vipmaskedcaps(gcbh)"
	  System {
	    Name		    "Block Processing"
	    Location		    [382, 392, 1007, 707]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "214"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      SID		      "39:197"
	      Position		      [15, 133, 45, 147]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      SID		      "39:3"
	      Position		      [15, 178, 45, 192]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      SID		      "39:7"
	      Position		      [15, 228, 45, 242]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In4"
	      SID		      "39:11"
	      Position		      [15, 278, 45, 292]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In5"
	      SID		      "39:15"
	      Position		      [15, 328, 45, 342]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In6"
	      SID		      "39:19"
	      Position		      [15, 378, 45, 392]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In7"
	      SID		      "39:23"
	      Position		      [15, 428, 45, 442]
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "P"
	      SID		      "39:38"
	      Position		      [15, 478, 45, 492]
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Block iterator"
	      SID		      "39:198"
	      Ports		      [9, 3]
	      Position		      [375, 41, 480, 269]
	      CopyFcn		      "set_param(gcb,'ReferenceBlock','');"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Block iterator"
		Location		[365, 122, 841, 682]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "iter"
		  SID			  "39:199"
		  Position		  [20, 28, 50, 42]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "39:200"
		  Position		  [20, 103, 50, 117]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  SID			  "39:2"
		  Position		  [20, 208, 50, 222]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In3"
		  SID			  "39:6"
		  Position		  [20, 308, 50, 322]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In4"
		  SID			  "39:10"
		  Position		  [20, 408, 50, 422]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In5"
		  SID			  "39:14"
		  Position		  [20, 508, 50, 522]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In6"
		  SID			  "39:18"
		  Position		  [20, 608, 50, 622]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In7"
		  SID			  "39:22"
		  Position		  [20, 708, 50, 722]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "P"
		  SID			  "39:37"
		  Position		  [20, 808, 50, 822]
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ForIterator
		  Name			  "For Iterator"
		  SID			  "39:201"
		  Ports			  [1]
		  Position		  [80, 20, 125, 50]
		  ShowName		  off
		  IterationSource	  "external"
		  IterationLimit	  "(sz(1)/M)*(sz(2)/N)"
		  ShowIterationPort	  off
		  IndexMode		  "Zero-based"
		  IterationVariableDataType "double"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto"
		  SID			  "39:202"
		  Position		  [380, 20, 420, 50]
		  GotoTag		  "loc"
		  TagVisibility		  "scoped"
		}
		Block {
		  BlockType		  GotoTagVisibility
		  Name			  "Goto Tag\nVisibility"
		  SID			  "39:203"
		  Position		  [428, 20, 457, 49]
		  GotoTag		  "loc"
		}
		Block {
		  BlockType		  InportShadow
		  Name			  "Inc2"
		  SID			  "39:27"
		  Position		  [300, 198, 330, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchByDelayingOutsideSignal off
		  LatchInputForFeedbackSignals off
		}
		Block {
		  BlockType		  InportShadow
		  Name			  "Inc3"
		  SID			  "39:32"
		  Position		  [300, 298, 330, 312]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchByDelayingOutsideSignal off
		  LatchInputForFeedbackSignals off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Input"
		  SID			  "39:204"
		  Ports			  [1, 2]
		  Position		  [90, 92, 150, 123]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Input"
		  SourceType		  "Input for block processing"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{1}"
		  Overlapsize		  "Overlapsize{1}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Input2"
		  SID			  "39:1"
		  Ports			  [1, 2]
		  Position		  [105, 185, 145, 245]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Input"
		  SourceType		  "Input for block processing"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{2}"
		  Overlapsize		  "Overlapsize{2}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Input3"
		  SID			  "39:5"
		  Ports			  [1, 2]
		  Position		  [105, 285, 145, 345]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Input"
		  SourceType		  "Input for block processing"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{3}"
		  Overlapsize		  "Overlapsize{3}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Input4"
		  SID			  "39:9"
		  Ports			  [1, 2]
		  Position		  [105, 385, 145, 445]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Input"
		  SourceType		  "Input for block processing"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{4}"
		  Overlapsize		  "Overlapsize{4}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Input5"
		  SID			  "39:13"
		  Ports			  [1, 2]
		  Position		  [105, 485, 145, 545]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Input"
		  SourceType		  "Input for block processing"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{5}"
		  Overlapsize		  "Overlapsize{5}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Input6"
		  SID			  "39:17"
		  Ports			  [1, 2]
		  Position		  [105, 585, 145, 645]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Input"
		  SourceType		  "Input for block processing"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{6}"
		  Overlapsize		  "Overlapsize{6}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Input7"
		  SID			  "39:21"
		  Ports			  [1, 2]
		  Position		  [105, 685, 145, 745]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Input"
		  SourceType		  "Input for block processing"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{7}"
		  Overlapsize		  "Overlapsize{7}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Concatenate
		  Name			  "Matrix\nConcatenate"
		  SID			  "39:205"
		  Ports			  [7, 1]
		  Position		  [285, 26, 290, 64]
		  ShowName		  off
		  NumInputs		  "7"
		  Mode			  "Multidimensional array"
		  ConcatenateDimension	  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Output"
		  SID			  "39:206"
		  Ports			  [2, 1]
		  Position		  [320, 99, 375, 161]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Output"
		  SourceType		  ""
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{1}"
		  Overlapsize		  "Overlapsize{1}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Output2"
		  SID			  "39:25"
		  Ports			  [2, 1]
		  Position		  [355, 189, 410, 251]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Output"
		  SourceType		  ""
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{1}"
		  Overlapsize		  "Overlapsize{1}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Output3"
		  SID			  "39:30"
		  Ports			  [2, 1]
		  Position		  [355, 289, 410, 351]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Output"
		  SourceType		  ""
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{1}"
		  Overlapsize		  "Overlapsize{1}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "sub-block process"
		  SID			  "39:207"
		  Ports			  [8, 3]
		  Position		  [200, 175, 265, 275]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "sub-block process"
		    Location		    [1040, 216, 1900, 778]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "39:208"
		    Position		    [35, 98, 65, 112]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "39:4"
		    Position		    [40, 153, 70, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    SID			    "39:8"
		    Position		    [40, 203, 70, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "39:12"
		    Position		    [40, 253, 70, 267]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In5"
		    SID			    "39:16"
		    Position		    [40, 303, 70, 317]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In6"
		    SID			    "39:20"
		    Position		    [40, 353, 70, 367]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In7"
		    SID			    "39:24"
		    Position		    [40, 403, 70, 417]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "P"
		    SID			    "39:35"
		    Position		    [40, 453, 70, 467]
		    Port		    "8"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    From
		    Name		    "Block Location"
		    SID			    "39:209"
		    Position		    [40, 51, 80, 79]
		    GotoTag		    "loc"
		    TagVisibility	    "scoped"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Motion\ncompensation\ndecoder"
		    SID			    "39:39"
		    Ports		    [7, 3, 1]
		    Position		    [495, 127, 640, 353]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Motion\ncompensation\ndecoder"
		    Location		    [98, 137, 949, 727]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Yerr"
		    SID			    "39:40"
		    Position		    [335, 198, 365, 212]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Cberr"
		    SID			    "39:41"
		    Position		    [400, 453, 430, 467]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Crerr"
		    SID			    "39:42"
		    Position		    [385, 318, 415, 332]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Yp"
		    SID			    "39:43"
		    Position		    [40, 113, 70, 127]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Cbp"
		    SID			    "39:44"
		    Position		    [35, 378, 65, 392]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Crp"
		    SID			    "39:45"
		    Position		    [30, 248, 60, 262]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "MV"
		    SID			    "39:46"
		    Position		    [40, 153, 70, 167]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    SID			    "39:47"
		    Ports		    []
		    Position		    [60, 515, 80, 535]
		    PropagateVarSize	    "During execution"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add1"
		    SID			    "39:48"
		    Ports		    [2, 1]
		    Position		    [210, 132, 240, 163]
		    InputSameDT		    off
		    OutDataTypeStr	    "single"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP\nConstant10"
		    SID			    "39:49"
		    Ports		    [0, 1]
		    Position		    [150, 154, 185, 186]
		    ShowName		    off
		    LibraryVersion	    "1.497"
		    SourceBlock		    "dspobslib/DSP\nConstant"
		    SourceType		    "DSP Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    Value		    "15"
		    SampleMode		    "Discrete"
		    discreteOutput	    "Sample-based"
		    continuousOutput	    "Sample-based"
		    sampTime		    "-1"
		    framePeriod		    "2"
		    additionalParams	    on
		    allowOverrides	    off
		    dataType		    "int32"
		    isSigned		    on
		    wordLen		    "16"
		    udDataType		    "sfix(16)"
		    fracBitsMode	    "Best precision"
		    numFracBits		    "15"
		    InterpretAs1D	    "-inf"
		    Ts			    "-inf"
		    FramebasedOutput	    "-inf"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP\nConstant9"
		    SID			    "39:50"
		    Ports		    [0, 1]
		    Position		    [185, 274, 220, 306]
		    ShowName		    off
		    LibraryVersion	    "1.497"
		    SourceBlock		    "dspobslib/DSP\nConstant"
		    SourceType		    "DSP Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    Value		    "2"
		    SampleMode		    "Discrete"
		    discreteOutput	    "Sample-based"
		    continuousOutput	    "Sample-based"
		    sampTime		    "-1"
		    framePeriod		    "2"
		    additionalParams	    on
		    allowOverrides	    off
		    dataType		    "int32"
		    isSigned		    on
		    wordLen		    "16"
		    udDataType		    "sfix(16)"
		    fracBitsMode	    "Best precision"
		    numFracBits		    "15"
		    InterpretAs1D	    "-inf"
		    Ts			    "-inf"
		    FramebasedOutput	    "-inf"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "Divide2"
		    SID			    "39:51"
		    Ports		    [2, 1]
		    Position		    [305, 266, 335, 299]
		    Inputs		    "*/"
		    InputSameDT		    off
		    OutDataTypeStr	    "int8"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "SelectMatch3"
		    SID			    "39:52"
		    Ports		    [2, 1]
		    Position		    [285, 106, 355, 164]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "SelectMatch3"
		    Location		    [288, 317, 623, 466]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Image"
		    SID			    "39:53"
		    Position		    [30, 13, 60, 27]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Indx"
		    SID			    "39:54"
		    Position		    [15, 53, 45, 67]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector3"
		    SID			    "39:55"
		    Ports		    [3, 1]
		    Position		    [190, 25, 255, 85]
		    NumberOfDimensions	    "2"
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "3"
		    IndexOptions	    "Starting index (port),Starting index (port)"
		    Indices		    "1,1"
		    OutputSizes		    "16, 16"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector4"
		    SID			    "39:56"
		    Ports		    [1, 1]
		    Position		    [90, 43, 155, 77]
		    ShowName		    off
		    InputPortWidth	    "2"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector5"
		    SID			    "39:57"
		    Ports		    [1, 1]
		    Position		    [90, 88, 155, 122]
		    ShowName		    off
		    InputPortWidth	    "2"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "2"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    SID			    "39:58"
		    Position		    [280, 48, 310, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Selector3"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Indx"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Selector5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Selector4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Image"
		    SrcPort		    1
		    Points		    [0, 15]
		    DstBlock		    "Selector3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Selector5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    DstBlock		    "Selector3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Selector4"
		    SrcPort		    1
		    Points		    [5, 0; 0, -5]
		    DstBlock		    "Selector3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "SelectMatch4"
		    SID			    "39:59"
		    Ports		    [2, 1]
		    Position		    [360, 241, 430, 299]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "SelectMatch4"
		    Location		    [288, 317, 623, 466]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Image"
		    SID			    "39:60"
		    Position		    [30, 13, 60, 27]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Indx"
		    SID			    "39:61"
		    Position		    [15, 53, 45, 67]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector3"
		    SID			    "39:62"
		    Ports		    [3, 1]
		    Position		    [190, 25, 255, 85]
		    NumberOfDimensions	    "2"
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "3"
		    IndexOptions	    "Starting index (port),Starting index (port)"
		    Indices		    "1,1"
		    OutputSizes		    "8, 8"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector4"
		    SID			    "39:63"
		    Ports		    [1, 1]
		    Position		    [90, 43, 155, 77]
		    ShowName		    off
		    InputPortWidth	    "2"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector5"
		    SID			    "39:64"
		    Ports		    [1, 1]
		    Position		    [90, 88, 155, 122]
		    ShowName		    off
		    InputPortWidth	    "2"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "2"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    SID			    "39:65"
		    Position		    [280, 48, 310, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Selector4"
		    SrcPort		    1
		    Points		    [5, 0; 0, -5]
		    DstBlock		    "Selector3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Selector5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    DstBlock		    "Selector3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Image"
		    SrcPort		    1
		    Points		    [0, 15]
		    DstBlock		    "Selector3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Indx"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Selector4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Selector5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Selector3"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "SelectMatch5"
		    SID			    "39:66"
		    Ports		    [2, 1]
		    Position		    [375, 371, 445, 429]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "SelectMatch5"
		    Location		    [288, 317, 623, 466]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Image"
		    SID			    "39:67"
		    Position		    [30, 13, 60, 27]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Indx"
		    SID			    "39:68"
		    Position		    [15, 53, 45, 67]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector3"
		    SID			    "39:69"
		    Ports		    [3, 1]
		    Position		    [190, 25, 255, 85]
		    NumberOfDimensions	    "2"
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "3"
		    IndexOptions	    "Starting index (port),Starting index (port)"
		    Indices		    "1,1"
		    OutputSizes		    "8, 8"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector4"
		    SID			    "39:70"
		    Ports		    [1, 1]
		    Position		    [90, 43, 155, 77]
		    ShowName		    off
		    InputPortWidth	    "2"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "1"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector5"
		    SID			    "39:71"
		    Ports		    [1, 1]
		    Position		    [90, 88, 155, 122]
		    ShowName		    off
		    InputPortWidth	    "2"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "2"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    SID			    "39:72"
		    Position		    [280, 48, 310, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Selector3"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Indx"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Selector5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Selector4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Image"
		    SrcPort		    1
		    Points		    [0, 15]
		    DstBlock		    "Selector3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Selector5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    DstBlock		    "Selector3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Selector4"
		    SrcPort		    1
		    Points		    [5, 0; 0, -5]
		    DstBlock		    "Selector3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum4"
		    SID			    "39:73"
		    Ports		    [2, 1]
		    Position		    [465, 260, 485, 280]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "|++"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum5"
		    SID			    "39:74"
		    Ports		    [2, 1]
		    Position		    [415, 125, 435, 145]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "|++"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum6"
		    SID			    "39:75"
		    Ports		    [2, 1]
		    Position		    [485, 390, 505, 410]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "|++"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Y"
		    SID			    "39:76"
		    Position		    [480, 128, 510, 142]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Cb"
		    SID			    "39:77"
		    Position		    [545, 393, 575, 407]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Cr"
		    SID			    "39:78"
		    Position		    [545, 263, 575, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Yerr"
		    SrcPort		    1
		    Points		    [55, 0]
		    DstBlock		    "Sum5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "SelectMatch3"
		    SrcPort		    1
		    DstBlock		    "Sum5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DSP\nConstant10"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Add1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Add1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    DstBlock		    "SelectMatch3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Divide2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Sum5"
		    SrcPort		    1
		    DstBlock		    "Y"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Divide2"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "SelectMatch4"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 130]
		    DstBlock		    "SelectMatch5"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "DSP\nConstant9"
		    SrcPort		    1
		    DstBlock		    "Divide2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "SelectMatch4"
		    SrcPort		    1
		    DstBlock		    "Sum4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Sum4"
		    SrcPort		    1
		    DstBlock		    "Cr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SelectMatch5"
		    SrcPort		    1
		    DstBlock		    "Sum6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Crp"
		    SrcPort		    1
		    DstBlock		    "SelectMatch4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Crerr"
		    SrcPort		    1
		    Points		    [55, 0]
		    DstBlock		    "Sum4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Cbp"
		    SrcPort		    1
		    DstBlock		    "SelectMatch5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Cberr"
		    SrcPort		    1
		    Points		    [60, 0]
		    DstBlock		    "Sum6"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Yp"
		    SrcPort		    1
		    DstBlock		    "SelectMatch3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Sum6"
		    SrcPort		    1
		    DstBlock		    "Cb"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "MV"
		    SrcPort		    1
		    Points		    [60, 0; 0, -20]
		    DstBlock		    "Add1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    SID			    "39:79"
		    Position		    [705, 157, 740, 203]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "39:80"
		    Position		    [705, 232, 740, 278]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch2"
		    SID			    "39:81"
		    Position		    [705, 307, 740, 353]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator I"
		    SID			    "39:210"
		    Position		    [105, 55, 125, 75]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Transform decoder"
		    SID			    "39:82"
		    Ports		    [1, 1]
		    Position		    [310, 90, 370, 120]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Transform decoder"
		    Location		    [138, 239, 980, 428]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "39:83"
		    Position		    [15, 43, 45, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "2D IDCT"
		    SID			    "39:84"
		    Ports		    [1, 1]
		    Position		    [720, 42, 770, 78]
		    LibraryVersion	    "1.276"
		    SourceBlock		    "viptransforms/2-D IDCT"
		    SourceType		    "2-D IDCT"
		    CompMethod		    "Table lookup"
		    Dimension		    "0"
		    TableOpt		    "Speed"
		    BitRevOrder		    off
		    SkipNorm		    off
		    firstCoeffMode	    "Same word length as input"
		    firstCoeffWordLength    "16"
		    firstCoeffFracLength    "15"
		    firstCoeffDataTypeStr   "Inherit: Same word length as input"
		    firstCoeffLastDataTypeStr "Inherit: Same word length as input"
		    outputMode		    "Same as input"
		    outputWordLength	    "16"
		    outputFracLength	    "15"
		    outputDataTypeStr	    "Inherit: Same as input"
		    outputLastDataTypeStr   "Inherit: Same as input"
		    outputMin		    "[]"
		    outputMax		    "[]"
		    accumMode		    "Inherit via internal rule"
		    accumWordLength	    "32"
		    accumFracLength	    "30"
		    accumDataTypeStr	    "Inherit: Inherit via internal rule"
		    accumLastDataTypeStr    "Inherit: Inherit via internal rule"
		    prodOutputMode	    "Inherit via internal rule"
		    prodOutputWordLength    "32"
		    prodOutputFracLength    "30"
		    prodOutputDataTypeStr   "Inherit: Inherit via internal rule"
		    prodOutputLastDataTypeStr "Inherit: Inherit via internal rule"
		    roundingMode	    "Floor"
		    overflowMode	    off
		    LockScale		    off
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "AC zigzag1"
		    SID			    "39:85"
		    Ports		    [1, 1]
		    Position		    [230, 28, 280, 72]
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "[1     3     4    10    11    21    22    36     2     5     9    12    20    23    35    37     6"
		    "     8    13    19    24    34    38    49     7    14    18    25    33    39    48    50    15    17    26    "
		    "32    40    47    51     58    16    27    31    41    46    52    57    59    28    30    42    45     53    56"
		    "    60    63    29    43    44    54    55    61    62    64]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Bit Unpack"
		    SID			    "39:86"
		    Ports		    [1, 1]
		    Position		    [75, 29, 190, 71]
		    ErrorFcn		    "Stateflow.Translate.translate"
		    PermitHierarchicalResolution "ExplicitOnly"
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Stateflow"
		    MaskDescription	    "Embedded MATLAB block"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "bgColor = Simulink.Root.ColorString2Rgb(get_param(gcbh, 'BackgroundColor')); image(imread('pri"
		    "vate/eml_membrane_16.png','png','BackgroundColor',bgColor(1:3)),'center'); disp([10 10 'bitunpack']);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    System {
		    Name		    "Bit Unpack"
		    Location		    [257, 457, 812, 717]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "17"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "39:86::1"
		    Position		    [20, 101, 40, 119]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    " Demux "
		    SID			    "39:86::15"
		    Ports		    [1, 1]
		    Position		    [270, 160, 320, 200]
		    Outputs		    "1"
		    }
		    Block {
		    BlockType		    S-Function
		    Name		    " SFunction "
		    SID			    "39:86::14"
		    Tag			    "Stateflow S-Function YCbCrTesting 4"
		    Ports		    [1, 2]
		    Position		    [180, 100, 230, 160]
		    FunctionName	    "sf_sfun"
		    PortCounts		    "[1 2]"
		    EnableBusSupport	    on
		    Port {
		    PortNumber		    2
		    Name		    "out"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    " Terminator "
		    SID			    "39:86::17"
		    Position		    [460, 171, 480, 189]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "39:86::5"
		    Position		    [460, 101, 480, 119]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    " SFunction "
		    DstPort		    1
		    }
		    Line {
		    Name		    "out"
		    Labels		    [0, 0]
		    SrcBlock		    " SFunction "
		    SrcPort		    2
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " Demux "
		    SrcPort		    1
		    DstBlock		    " Terminator "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " SFunction "
		    SrcPort		    1
		    DstBlock		    " Demux "
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain1"
		    SID			    "39:87"
		    Position		    [405, 35, 435, 65]
		    Gain		    "16/255"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain2"
		    SID			    "39:88"
		    Position		    [415, 105, 430, 135]
		    Gain		    "16/255"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Concatenate
		    Name		    "Matrix\nConcatenation"
		    SID			    "39:89"
		    Ports		    [2, 1]
		    Position		    [465, 39, 520, 81]
		    ShowName		    off
		    Mode		    "Multidimensional array"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "Reshape1"
		    SID			    "39:90"
		    Ports		    [1, 1]
		    Position		    [550, 42, 590, 78]
		    OutputDimensionality    "Customize"
		    OutputDimensions	    "[8,8]"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Zero Pad"
		    SID			    "39:91"
		    Ports		    [1, 1]
		    Position		    [640, 42, 685, 78]
		    LibraryVersion	    "1.716"
		    SourceBlock		    "dspsigops/Pad"
		    SourceType		    "Pad"
		    padAlong		    "Columns and rows"
		    dimsToPad		    "1"
		    valSrc		    "Specify via dialog"
		    padVal		    "0"
		    spec		    "Output size"
		    padNumOutRowsSpecMethod "User-specified"
		    numOutRows		    "16"
		    padNumOutColsSpecMethod "User-specified"
		    numOutCols		    "16"
		    isVarDimsMode	    off
		    padBeginning	    "0"
		    padEnd		    "0"
		    outSizeMode		    "User-specified"
		    outSize		    "1"
		    padSigAt		    "End"
		    trunc_flag		    "None"
		    outputMode		    "Same as input"
		    outputWordLength	    "16"
		    outputFracLength	    "15"
		    accumMode		    "Same as input"
		    accumWordLength	    "32"
		    accumFracLength	    "30"
		    roundingMode	    "Floor"
		    overflowMode	    off
		    LockScale		    off
		    truncOrWrapMode	    "Truncate"
		    wrap_flag		    "None"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select 0"
		    SID			    "39:92"
		    Ports		    [1, 1]
		    Position		    [330, 34, 385, 66]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "0"
		    OutputSizes		    "8, 8"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select 1"
		    SID			    "39:93"
		    Ports		    [1, 1]
		    Position		    [340, 104, 395, 136]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Starting index (dialog)"
		    Indices		    "1"
		    OutputSizes		    "63"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "39:94"
		    Position		    [805, 53, 835, 67]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Gain2"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Matrix\nConcatenation"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "select 1"
		    SrcPort		    1
		    DstBlock		    "Gain2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain1"
		    SrcPort		    1
		    DstBlock		    "Matrix\nConcatenation"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Matrix\nConcatenation"
		    SrcPort		    1
		    DstBlock		    "Reshape1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select 0"
		    SrcPort		    1
		    DstBlock		    "Gain1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AC zigzag1"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "select 1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select 0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Bit Unpack"
		    SrcPort		    1
		    DstBlock		    "AC zigzag1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "2D IDCT"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Zero Pad"
		    SrcPort		    1
		    DstBlock		    "2D IDCT"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reshape1"
		    SrcPort		    1
		    DstBlock		    "Zero Pad"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Bit Unpack"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Transform decoder1"
		    SID			    "39:95"
		    Ports		    [1, 1]
		    Position		    [310, 145, 370, 175]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Transform decoder1"
		    Location		    [50, 297, 887, 485]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "39:96"
		    Position		    [15, 43, 45, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "2D IDCT"
		    SID			    "39:97"
		    Ports		    [1, 1]
		    Position		    [610, 42, 660, 78]
		    LibraryVersion	    "1.276"
		    SourceBlock		    "viptransforms/2-D IDCT"
		    SourceType		    "2-D IDCT"
		    CompMethod		    "Table lookup"
		    Dimension		    "0"
		    TableOpt		    "Speed"
		    BitRevOrder		    off
		    SkipNorm		    off
		    firstCoeffMode	    "Same word length as input"
		    firstCoeffWordLength    "16"
		    firstCoeffFracLength    "15"
		    firstCoeffDataTypeStr   "Inherit: Same word length as input"
		    firstCoeffLastDataTypeStr "Inherit: Same word length as input"
		    outputMode		    "Same as input"
		    outputWordLength	    "16"
		    outputFracLength	    "15"
		    outputDataTypeStr	    "Inherit: Same as input"
		    outputLastDataTypeStr   "Inherit: Same as input"
		    outputMin		    "[]"
		    outputMax		    "[]"
		    accumMode		    "Inherit via internal rule"
		    accumWordLength	    "32"
		    accumFracLength	    "30"
		    accumDataTypeStr	    "Inherit: Inherit via internal rule"
		    accumLastDataTypeStr    "Inherit: Inherit via internal rule"
		    prodOutputMode	    "Inherit via internal rule"
		    prodOutputWordLength    "32"
		    prodOutputFracLength    "30"
		    prodOutputDataTypeStr   "Inherit: Inherit via internal rule"
		    prodOutputLastDataTypeStr "Inherit: Inherit via internal rule"
		    roundingMode	    "Floor"
		    overflowMode	    off
		    LockScale		    off
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "AC zigzag1"
		    SID			    "39:98"
		    Ports		    [1, 1]
		    Position		    [205, 28, 255, 72]
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "[1     3     4    10    11    21    22    36     2     5     9    12    20    23    35    37     6"
		    "     8    13    19    24    34    38    49     7    14    18    25    33    39    48    50    15    17    26    "
		    "32    40    47    51     58    16    27    31    41    46    52    57    59    28    30    42    45     53    56"
		    "    60    63    29    43    44    54    55    61    62    64]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Bit Unpack"
		    SID			    "39:99"
		    Ports		    [1, 1]
		    Position		    [70, 29, 185, 71]
		    ErrorFcn		    "Stateflow.Translate.translate"
		    PermitHierarchicalResolution "ExplicitOnly"
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Stateflow"
		    MaskDescription	    "Embedded MATLAB block"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "bgColor = Simulink.Root.ColorString2Rgb(get_param(gcbh, 'BackgroundColor')); image(imread('pri"
		    "vate/eml_membrane_16.png','png','BackgroundColor',bgColor(1:3)),'center'); disp([10 10 'bitunpack']);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    System {
		    Name		    "Bit Unpack"
		    Location		    [257, 457, 812, 717]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "17"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "39:99::1"
		    Position		    [20, 101, 40, 119]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    " Demux "
		    SID			    "39:99::15"
		    Ports		    [1, 1]
		    Position		    [270, 160, 320, 200]
		    Outputs		    "1"
		    }
		    Block {
		    BlockType		    S-Function
		    Name		    " SFunction "
		    SID			    "39:99::14"
		    Tag			    "Stateflow S-Function YCbCrTesting 5"
		    Ports		    [1, 2]
		    Position		    [180, 100, 230, 160]
		    FunctionName	    "sf_sfun"
		    PortCounts		    "[1 2]"
		    EnableBusSupport	    on
		    Port {
		    PortNumber		    2
		    Name		    "out"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    " Terminator "
		    SID			    "39:99::17"
		    Position		    [460, 171, 480, 189]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "39:99::5"
		    Position		    [460, 101, 480, 119]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    " SFunction "
		    DstPort		    1
		    }
		    Line {
		    Name		    "out"
		    Labels		    [0, 0]
		    SrcBlock		    " SFunction "
		    SrcPort		    2
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " Demux "
		    SrcPort		    1
		    DstBlock		    " Terminator "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " SFunction "
		    SrcPort		    1
		    DstBlock		    " Demux "
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain1"
		    SID			    "39:100"
		    Position		    [380, 35, 410, 65]
		    Gain		    "8/255"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain2"
		    SID			    "39:101"
		    Position		    [390, 105, 405, 135]
		    Gain		    "8/255"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Concatenate
		    Name		    "Matrix\nConcatenation"
		    SID			    "39:102"
		    Ports		    [2, 1]
		    Position		    [440, 39, 495, 81]
		    ShowName		    off
		    Mode		    "Multidimensional array"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "Reshape1"
		    SID			    "39:103"
		    Ports		    [1, 1]
		    Position		    [525, 42, 565, 78]
		    OutputDimensionality    "Customize"
		    OutputDimensions	    "[8,8]"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select 0"
		    SID			    "39:104"
		    Ports		    [1, 1]
		    Position		    [305, 34, 360, 66]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "0"
		    OutputSizes		    "8, 8"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select 1"
		    SID			    "39:105"
		    Ports		    [1, 1]
		    Position		    [315, 104, 370, 136]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Starting index (dialog)"
		    Indices		    "1"
		    OutputSizes		    "63"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "39:106"
		    Position		    [695, 53, 725, 67]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Bit Unpack"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reshape1"
		    SrcPort		    1
		    DstBlock		    "2D IDCT"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "2D IDCT"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AC zigzag1"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "select 0"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [-20, 0; 0, 70]
		    DstBlock		    "select 1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "select 0"
		    SrcPort		    1
		    DstBlock		    "Gain1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Matrix\nConcatenation"
		    SrcPort		    1
		    DstBlock		    "Reshape1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain1"
		    SrcPort		    1
		    DstBlock		    "Matrix\nConcatenation"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select 1"
		    SrcPort		    1
		    DstBlock		    "Gain2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain2"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Matrix\nConcatenation"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Bit Unpack"
		    SrcPort		    1
		    DstBlock		    "AC zigzag1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Transform decoder2"
		    SID			    "39:107"
		    Ports		    [1, 1]
		    Position		    [310, 195, 370, 225]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Transform decoder2"
		    Location		    [57, 298, 844, 504]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "39:108"
		    Position		    [20, 43, 50, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "2D IDCT"
		    SID			    "39:109"
		    Ports		    [1, 1]
		    Position		    [640, 42, 690, 78]
		    LibraryVersion	    "1.276"
		    SourceBlock		    "viptransforms/2-D IDCT"
		    SourceType		    "2-D IDCT"
		    CompMethod		    "Table lookup"
		    Dimension		    "0"
		    TableOpt		    "Speed"
		    BitRevOrder		    off
		    SkipNorm		    off
		    firstCoeffMode	    "Same word length as input"
		    firstCoeffWordLength    "16"
		    firstCoeffFracLength    "15"
		    firstCoeffDataTypeStr   "Inherit: Same word length as input"
		    firstCoeffLastDataTypeStr "Inherit: Same word length as input"
		    outputMode		    "Same as input"
		    outputWordLength	    "16"
		    outputFracLength	    "15"
		    outputDataTypeStr	    "Inherit: Same as input"
		    outputLastDataTypeStr   "Inherit: Same as input"
		    outputMin		    "[]"
		    outputMax		    "[]"
		    accumMode		    "Inherit via internal rule"
		    accumWordLength	    "32"
		    accumFracLength	    "30"
		    accumDataTypeStr	    "Inherit: Inherit via internal rule"
		    accumLastDataTypeStr    "Inherit: Inherit via internal rule"
		    prodOutputMode	    "Inherit via internal rule"
		    prodOutputWordLength    "32"
		    prodOutputFracLength    "30"
		    prodOutputDataTypeStr   "Inherit: Inherit via internal rule"
		    prodOutputLastDataTypeStr "Inherit: Inherit via internal rule"
		    roundingMode	    "Floor"
		    overflowMode	    off
		    LockScale		    off
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "AC zigzag1"
		    SID			    "39:110"
		    Ports		    [1, 1]
		    Position		    [230, 28, 280, 72]
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "[1     3     4    10    11    21    22    36     2     5     9    12    20    23    35    37     6"
		    "     8    13    19    24    34    38    49     7    14    18    25    33    39    48    50    15    17    26    "
		    "32    40    47    51     58    16    27    31    41    46    52    57    59    28    30    42    45     53    56"
		    "    60    63    29    43    44    54    55    61    62    64]"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Bit Unpack"
		    SID			    "39:111"
		    Ports		    [1, 1]
		    Position		    [90, 29, 205, 71]
		    ErrorFcn		    "Stateflow.Translate.translate"
		    PermitHierarchicalResolution "ExplicitOnly"
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Stateflow"
		    MaskDescription	    "Embedded MATLAB block"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "bgColor = Simulink.Root.ColorString2Rgb(get_param(gcbh, 'BackgroundColor')); image(imread('pri"
		    "vate/eml_membrane_16.png','png','BackgroundColor',bgColor(1:3)),'center'); disp([10 10 'bitunpack']);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    System {
		    Name		    "Bit Unpack"
		    Location		    [257, 457, 812, 717]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "17"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "39:111::1"
		    Position		    [20, 101, 40, 119]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    " Demux "
		    SID			    "39:111::15"
		    Ports		    [1, 1]
		    Position		    [270, 160, 320, 200]
		    Outputs		    "1"
		    }
		    Block {
		    BlockType		    S-Function
		    Name		    " SFunction "
		    SID			    "39:111::14"
		    Tag			    "Stateflow S-Function YCbCrTesting 6"
		    Ports		    [1, 2]
		    Position		    [180, 100, 230, 160]
		    FunctionName	    "sf_sfun"
		    PortCounts		    "[1 2]"
		    EnableBusSupport	    on
		    Port {
		    PortNumber		    2
		    Name		    "out"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    " Terminator "
		    SID			    "39:111::17"
		    Position		    [460, 171, 480, 189]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "39:111::5"
		    Position		    [460, 101, 480, 119]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    " SFunction "
		    DstPort		    1
		    }
		    Line {
		    Name		    "out"
		    Labels		    [0, 0]
		    SrcBlock		    " SFunction "
		    SrcPort		    2
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " Demux "
		    SrcPort		    1
		    DstBlock		    " Terminator "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " SFunction "
		    SrcPort		    1
		    DstBlock		    " Demux "
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain1"
		    SID			    "39:112"
		    Position		    [405, 35, 435, 65]
		    Gain		    "8/255"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain2"
		    SID			    "39:113"
		    Position		    [415, 105, 430, 135]
		    Gain		    "8/255"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Concatenate
		    Name		    "Matrix\nConcatenation"
		    SID			    "39:114"
		    Ports		    [2, 1]
		    Position		    [465, 39, 520, 81]
		    ShowName		    off
		    Mode		    "Multidimensional array"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "Reshape1"
		    SID			    "39:115"
		    Ports		    [1, 1]
		    Position		    [550, 42, 590, 78]
		    OutputDimensionality    "Customize"
		    OutputDimensions	    "[8,8]"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select 0"
		    SID			    "39:116"
		    Ports		    [1, 1]
		    Position		    [330, 34, 385, 66]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "(0)"
		    OutputSizes		    "8,8"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select 1"
		    SID			    "39:117"
		    Ports		    [1, 1]
		    Position		    [340, 104, 395, 136]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Starting index (dialog)"
		    Indices		    "(1)"
		    OutputSizes		    "63"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "39:118"
		    Position		    [725, 53, 755, 67]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Gain2"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Matrix\nConcatenation"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "select 1"
		    SrcPort		    1
		    DstBlock		    "Gain2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain1"
		    SrcPort		    1
		    DstBlock		    "Matrix\nConcatenation"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Matrix\nConcatenation"
		    SrcPort		    1
		    DstBlock		    "Reshape1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select 0"
		    SrcPort		    1
		    DstBlock		    "Gain1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AC zigzag1"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [-20, 0; 0, 70]
		    DstBlock		    "select 1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select 0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "2D IDCT"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reshape1"
		    SrcPort		    1
		    DstBlock		    "2D IDCT"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Bit Unpack"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bit Unpack"
		    SrcPort		    1
		    DstBlock		    "AC zigzag1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    SID			    "39:211"
		    Position		    [800, 173, 830, 187]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "39:29"
		    Position		    [800, 248, 830, 262]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3"
		    SID			    "39:34"
		    Position		    [800, 323, 830, 337]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Block Location"
		    SrcPort		    1
		    DstBlock		    "Terminator I"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "P"
		    SrcPort		    1
		    Points		    [400, 0; 0, -360; 90, 0]
		    Branch {
		    DstBlock		    "Motion\ncompensation\ndecoder"
		    DstPort		    enable
		    }
		    Branch {
		    Points		    [85, 0; 0, 80]
		    Branch {
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 75]
		    Branch {
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 75]
		    DstBlock		    "Switch2"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Transform decoder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Transform decoder1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    DstBlock		    "Transform decoder2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Transform decoder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Motion\ncompensation\ndecoder"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -60; 300, 0]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Transform decoder1"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Motion\ncompensation\ndecoder"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -105; 275, 0; 0, 215]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Transform decoder2"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "Motion\ncompensation\ndecoder"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, -145; 250, 0; 0, 280]
		    DstBlock		    "Switch2"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    Points		    [175, 0; 0, -20]
		    DstBlock		    "Motion\ncompensation\ndecoder"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "In5"
		    SrcPort		    1
		    Points		    [185, 0; 0, -40]
		    DstBlock		    "Motion\ncompensation\ndecoder"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "In6"
		    SrcPort		    1
		    Points		    [195, 0; 0, -60]
		    DstBlock		    "Motion\ncompensation\ndecoder"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "In7"
		    SrcPort		    1
		    Points		    [205, 0; 0, -80]
		    DstBlock		    "Motion\ncompensation\ndecoder"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "Motion\ncompensation\ndecoder"
		    SrcPort		    1
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Motion\ncompensation\ndecoder"
		    SrcPort		    2
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Motion\ncompensation\ndecoder"
		    SrcPort		    3
		    DstBlock		    "Switch2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch2"
		    SrcPort		    1
		    DstBlock		    "Out3"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "To avoid unexpected behavior from the mask \ncallback function, do not rename input and output ports,"
		    "\nor remove the Block Location block."
		    Position		    [196, 515]
		    }
		    Annotation {
		    Name		    "Place your block \nprocessing system here."
		    Position		    [172, 24]
		    FontName		    "Arial"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  SID			  "39:212"
		  Position		  [425, 123, 455, 137]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out2"
		  SID			  "39:26"
		  Position		  [465, 213, 495, 227]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out3"
		  SID			  "39:31"
		  Position		  [465, 313, 495, 327]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Matrix\nConcatenate"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Goto"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Input"
		  SrcPort		  2
		  Points		  [25, 0; 0, -85]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Input"
		  SrcPort		  1
		  Points		  [15, 0; 0, 90]
		  DstBlock		  "sub-block process"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "iter"
		  SrcPort		  1
		  DstBlock		  "For Iterator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Input"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25; 235, 0]
		    DstBlock		    "Output"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Output"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub-block process"
		  SrcPort		  1
		  Points		  [0, -45]
		  DstBlock		  "Output"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Input2"
		  SrcPort		  2
		  Points		  [30, 0; 0, -195]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "In2"
		  SrcPort		  1
		  DstBlock		  "Input2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Input2"
		  SrcPort		  1
		  DstBlock		  "sub-block process"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Input3"
		  SrcPort		  2
		  Points		  [30, 0; 0, -290]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "In3"
		  SrcPort		  1
		  DstBlock		  "Input3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Input3"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "sub-block process"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Input4"
		  SrcPort		  2
		  Points		  [30, 0; 0, -385]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "In4"
		  SrcPort		  1
		  DstBlock		  "Input4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Input4"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "sub-block process"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Input5"
		  SrcPort		  2
		  Points		  [30, 0; 0, -480]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "In5"
		  SrcPort		  1
		  DstBlock		  "Input5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Input5"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "sub-block process"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Input6"
		  SrcPort		  2
		  Points		  [30, 0; 0, -575]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "In6"
		  SrcPort		  1
		  DstBlock		  "Input6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Input6"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "sub-block process"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Input7"
		  SrcPort		  2
		  Points		  [30, 0; 0, -670]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "In7"
		  SrcPort		  1
		  DstBlock		  "Input7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Input7"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "sub-block process"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Inc2"
		  SrcPort		  1
		  DstBlock		  "Output2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Output2"
		  SrcPort		  1
		  DstBlock		  "Out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub-block process"
		  SrcPort		  2
		  Points		  [35, 0; 0, 10]
		  DstBlock		  "Output2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inc3"
		  SrcPort		  1
		  DstBlock		  "Output3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Output3"
		  SrcPort		  1
		  DstBlock		  "Out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub-block process"
		  SrcPort		  3
		  Points		  [25, 0; 0, 75]
		  DstBlock		  "Output3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "P"
		  SrcPort		  1
		  Points		  [130, 0]
		  DstBlock		  "sub-block process"
		  DstPort		  8
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Iteration count"
	      SID		      "39:213"
	      Ports		      [7, 1]
	      Position		      [165, 71, 220, 109]
	      LibraryVersion	      "1.135"
	      SourceBlock	      "vipmisc/Iteration count"
	      SourceType	      "Block processing iteration counter"
	      NumI		      "NumI"
	      blksize		      "Blocksize"
	      ovlpsize		      "Overlapsize"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      SID		      "39:214"
	      Position		      [540, 138, 570, 152]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      SID		      "39:28"
	      Position		      [530, 138, 560, 152]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      SID		      "39:33"
	      Position		      [530, 188, 560, 202]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Iteration count"
	      SrcPort		      1
	      Points		      [135, 0]
	      DstBlock		      "Block iterator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -65]
		DstBlock		"Iteration count"
		DstPort			1
	      }
	      Branch {
		Points			[0, -60]
		DstBlock		"Block iterator"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Block iterator"
	      SrcPort		      1
	      Points		      [0, 65]
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[155, 0; 0, -80]
		DstBlock		"Block iterator"
		DstPort			3
	      }
	      Branch {
		Points			[50, 0; 0, -105]
		DstBlock		"Iteration count"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[155, 0; 0, -105]
		DstBlock		"Block iterator"
		DstPort			4
	      }
	      Branch {
		Points			[50, 0; 0, -150]
		DstBlock		"Iteration count"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "In4"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[155, 0; 0, -130]
		DstBlock		"Block iterator"
		DstPort			5
	      }
	      Branch {
		Points			[50, 0; 0, -195]
		DstBlock		"Iteration count"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "In5"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[310, 0]
		DstBlock		"Block iterator"
		DstPort			6
	      }
	      Branch {
		Points			[50, 0; 0, -240]
		DstBlock		"Iteration count"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "In6"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[310, 0]
		DstBlock		"Block iterator"
		DstPort			7
	      }
	      Branch {
		Points			[50, 0; 0, -285]
		DstBlock		"Iteration count"
		DstPort			6
	      }
	    }
	    Line {
	      SrcBlock		      "In7"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[310, 0]
		DstBlock		"Block iterator"
		DstPort			8
	      }
	      Branch {
		Points			[50, 0; 0, -330]
		DstBlock		"Iteration count"
		DstPort			7
	      }
	    }
	    Line {
	      SrcBlock		      "Block iterator"
	      SrcPort		      2
	      Points		      [30, 0]
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Block iterator"
	      SrcPort		      3
	      Points		      [15, 0; 0, -35]
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "P"
	      SrcPort		      1
	      Points		      [310, 0]
	      DstBlock		      "Block iterator"
	      DstPort		      9
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Chroma\nResampling"
	  SID			  "40"
	  Ports			  [2, 2]
	  Position		  [500, 143, 600, 192]
	  LibraryVersion	  "1.328"
	  SourceBlock		  "vipconversions/Chroma\nResampling"
	  SourceType		  "Chroma Resampling"
	  resampling		  "4:2:0 (MPEG2) to 4:4:4"
	  interpolation		  "linear"
	  antialiasing		  "Default"
	  hcoeff		  "[0.2 0.6 0.2]"
	  vcoeff		  "[0.5 0.5]"
	  isInputTransposed	  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Delay and pad"
	  SID			  "68"
	  Ports			  [3, 3]
	  Position		  [255, 326, 345, 424]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Delay and pad"
	    Location		    [445, 225, 797, 464]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "69"
	      Position		      [25, 38, 55, 52]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      SID		      "70"
	      Position		      [25, 93, 55, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      SID		      "71"
	      Position		      [25, 158, 55, 172]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "2-D Pad"
	      SID		      "72"
	      Ports		      [1, 1]
	      Position		      [165, 29, 245, 61]
	      ShowName		      off
	      LibraryVersion	      "1.136"
	      SourceBlock	      "viputilities/Image Pad"
	      SourceType	      "Image Pad"
	      method		      "Constant"
	      valSrc		      "Specify via dialog"
	      value		      "0"
	      spec		      "Pad size"
	      rowDirection	      "Both left and right"
	      outRowsMode	      "User-specified"
	      rowSize		      "15"
	      outColSize	      "10"
	      colDirection	      "Both top and bottom"
	      outColsMode	      "User-specified"
	      colSize		      "15"
	      outRowSize	      "12"
	      trunc_flag	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "2-D Pad1"
	      SID		      "73"
	      Ports		      [1, 1]
	      Position		      [165, 84, 245, 116]
	      ShowName		      off
	      LibraryVersion	      "1.136"
	      SourceBlock	      "viputilities/Image Pad"
	      SourceType	      "Image Pad"
	      method		      "Constant"
	      valSrc		      "Specify via dialog"
	      value		      "0"
	      spec		      "Pad size"
	      rowDirection	      "Both left and right"
	      outRowsMode	      "User-specified"
	      rowSize		      "8"
	      outColSize	      "10"
	      colDirection	      "Both top and bottom"
	      outColsMode	      "User-specified"
	      colSize		      "8"
	      outRowSize	      "12"
	      trunc_flag	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "2-D Pad2"
	      SID		      "74"
	      Ports		      [1, 1]
	      Position		      [165, 149, 245, 181]
	      ShowName		      off
	      LibraryVersion	      "1.136"
	      SourceBlock	      "viputilities/Image Pad"
	      SourceType	      "Image Pad"
	      method		      "Constant"
	      valSrc		      "Specify via dialog"
	      value		      "0"
	      spec		      "Pad size"
	      rowDirection	      "Both left and right"
	      outRowsMode	      "User-specified"
	      rowSize		      "8"
	      outColSize	      "10"
	      colDirection	      "Both top and bottom"
	      outColsMode	      "User-specified"
	      colSize		      "8"
	      outRowSize	      "12"
	      trunc_flag	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "75"
	      Ports		      [1, 1]
	      Position		      [85, 25, 140, 65]
	      ShowName		      off
	      LibraryVersion	      "1.716"
	      UserDataPersistent      on
	      UserData		      "DataTag1"
	      SourceBlock	      "dspsigops/Delay"
	      SourceType	      "Delay"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      dly_unit		      "Samples"
	      delay		      "1"
	      ic_detail		      off
	      dif_ic_for_ch	      off
	      dif_ic_for_dly	      off
	      ic		      "0"
	      reset_popup	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "76"
	      Ports		      [1, 1]
	      Position		      [85, 80, 140, 120]
	      ShowName		      off
	      LibraryVersion	      "1.716"
	      UserDataPersistent      on
	      UserData		      "DataTag2"
	      SourceBlock	      "dspsigops/Delay"
	      SourceType	      "Delay"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      dly_unit		      "Samples"
	      delay		      "1"
	      ic_detail		      off
	      dif_ic_for_ch	      off
	      dif_ic_for_dly	      off
	      ic		      "0"
	      reset_popup	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      SID		      "77"
	      Ports		      [1, 1]
	      Position		      [85, 145, 140, 185]
	      ShowName		      off
	      LibraryVersion	      "1.716"
	      UserDataPersistent      on
	      UserData		      "DataTag3"
	      SourceBlock	      "dspsigops/Delay"
	      SourceType	      "Delay"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      dly_unit		      "Samples"
	      delay		      "1"
	      ic_detail		      off
	      dif_ic_for_ch	      off
	      dif_ic_for_dly	      off
	      ic		      "0"
	      reset_popup	      "None"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "78"
	      Position		      [285, 38, 315, 52]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      SID		      "79"
	      Position		      [285, 93, 315, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      SID		      "80"
	      Position		      [290, 158, 320, 172]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "2-D Pad"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "2-D Pad"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "2-D Pad1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "2-D Pad2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "2-D Pad1"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "2-D Pad2"
	      SrcPort		      1
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  SID			  "55"
	  Position		  [115, 253, 155, 267]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "IP"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Split 3-D into \nseparate 2-D signals"
	  SID			  "56"
	  Ports			  [1, 3]
	  Position		  [85, 40, 140, 100]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Split 3-D into \nseparate 2-D signals"
	    Location		    [609, 485, 990, 715]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "Image"
	      SID		      "57"
	      Position		      [25, 33, 55, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Splitter -Cb"
	      SID		      "58"
	      Ports		      [1, 1]
	      Position		      [105, 90, 200, 120]
	      NumberOfDimensions      "3"
	      IndexOptions	      "Select all,Select all,Index vector (dialog)"
	      Indices		      "[],[],[2]"
	      OutputSizes	      "1"
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Splitter -Cr"
	      SID		      "59"
	      Ports		      [1, 1]
	      Position		      [105, 155, 200, 185]
	      NumberOfDimensions      "3"
	      IndexOptions	      "Select all,Select all,Index vector (dialog)"
	      Indices		      "[],[],[3]"
	      OutputSizes	      "1"
	    }
	    Block {
	      BlockType		      Selector
	      Name		      "Splitter -Y"
	      SID		      "60"
	      Ports		      [1, 1]
	      Position		      [105, 25, 200, 55]
	      NumberOfDimensions      "3"
	      IndexOptions	      "Select all,Select all,Index vector (dialog)"
	      Indices		      "[],[],[1]"
	      OutputSizes	      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Y"
	      SID		      "61"
	      Position		      [225, 33, 255, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Cb"
	      SID		      "62"
	      Position		      [225, 98, 255, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Cr"
	      SID		      "63"
	      Position		      [225, 163, 255, 177]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Image"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, 65]
		Branch {
		  DstBlock		  "Splitter -Cb"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 65]
		  DstBlock		  "Splitter -Cr"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Splitter -Y"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Splitter -Y"
	      SrcPort		      1
	      DstBlock		      "Y"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Splitter -Cb"
	      SrcPort		      1
	      DstBlock		      "Cb"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Splitter -Cr"
	      SrcPort		      1
	      DstBlock		      "Cr"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Concatenate
	  Name			  "Vector\nConcatenate1"
	  SID			  "64"
	  Ports			  [3, 1]
	  Position		  [665, 136, 700, 174]
	  ShowName		  off
	  NumInputs		  "3"
	  Mode			  "Multidimensional array"
	  ConcatenateDimension	  "3"
	}
	Block {
	  BlockType		  Outport
	  Name			  "YCbCr"
	  SID			  "65"
	  Position		  [745, 148, 775, 162]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Block Processing"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [25, 0; 0, 60; 255, 0]
	    DstBlock		    "Vector\nConcatenate1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 275]
	    DstBlock		    "Delay and pad"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Block Processing"
	  SrcPort		  3
	  Points		  [50, 0]
	  Branch {
	    Points		    [0, -60]
	    DstBlock		    "Chroma\nResampling"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 165]
	    DstBlock		    "Delay and pad"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Block Processing"
	  SrcPort		  2
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "Chroma\nResampling"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 220]
	    DstBlock		    "Delay and pad"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Delay and pad"
	  SrcPort		  1
	  Points		  [-215, 0; 0, -205]
	  DstBlock		  "Block Processing"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Delay and pad"
	  SrcPort		  2
	  Points		  [-185, 0; 0, -205]
	  DstBlock		  "Block Processing"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Delay and pad"
	  SrcPort		  3
	  Points		  [-150, 0; 0, -205]
	  DstBlock		  "Block Processing"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "MV"
	  SrcPort		  1
	  DstBlock		  "Block Processing"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  DstBlock		  "Block Processing"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Vector\nConcatenate1"
	  SrcPort		  1
	  DstBlock		  "YCbCr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Chroma\nResampling"
	  SrcPort		  1
	  DstBlock		  "Vector\nConcatenate1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Chroma\nResampling"
	  SrcPort		  2
	  Points		  [45, 0]
	  DstBlock		  "Vector\nConcatenate1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  DstBlock		  "Split 3-D into \nseparate 2-D signals"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Split 3-D into \nseparate 2-D signals"
	  SrcPort		  1
	  DstBlock		  "Block Processing"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Split 3-D into \nseparate 2-D signals"
	  SrcPort		  2
	  Points		  [45, 0; 0, 10]
	  DstBlock		  "Block Processing"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Split 3-D into \nseparate 2-D signals"
	  SrcPort		  3
	  Points		  [30, 0; 0, 20]
	  DstBlock		  "Block Processing"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Encoder"
      SID		      "29"
      Ports		      [3, 2]
      Position		      [455, 124, 530, 186]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Encoder"
	Location		[469, 671, 1184, 929]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "30"
	  Position		  [220, 38, 250, 52]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  SID			  "31"
	  Position		  [25, 58, 55, 72]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  SID			  "32"
	  Position		  [25, 78, 55, 92]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Block Processing"
	  SID			  "9"
	  Ports			  [7, 4]
	  Position		  [450, 26, 530, 214]
	  LibraryVersion	  "1.136"
	  DialogController	  "vipDDGCreate"
	  DialogControllerArgs	  "DataTag4"
	  CopyFcn		  "set_param(gcb,'LinkStatus','none');"
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "Block Processing"
	  MaskDescription	  "Repeats a user-specified operation on submatrices of the input matrix.\n\nThis block extracts su"
	  "bmatrices of a user-specified size from the input matrix. It sends each submatrix to a subsystem for processing, an"
	  "d then reassembles each subsystem output into the output matrix.\n\nUse the Block size and Overlap parameters to sp"
	  "ecify the size and overlap of each submatrix in cell array format."
	  MaskHelp		  "eval('helpview(fullfile(docroot,''toolbox'',''vision'',''vision.map''),''vipblockprocessing'')');"
	  MaskPromptString	  "Number of inputs:|Add port to supply subsystem parameters|Number of outputs:|Block size:|Overla"
	  "p size:|Order of traversing:"
	  MaskStyleString	  "edit,checkbox,edit,edit,edit,popup(Row-wise|Column-wise)"
	  MaskVariables		  "NumI=@1;ParamPort=@2;NumO=@3;Blocksize=@4;Overlapsize=@5;Traverse=@6;"
	  MaskTunableValueString  "off,off,off,off,off,off"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskInitialization	  "errmsg = vipblkblockproc(gcbh, NumI, NumO, Blocksize, Overlapsize, Traverse, ParamPort);\nerr"
	  "or(errmsg);\n"
	  MaskSelfModifiable	  on
	  MaskDisplay		  "disp('Block\\n Processing');\n\nif ((NumI == 1) && ParamPort)\n    port_label('input', 1, 'I');\nen"
	  "d\n\nif (NumI > 1)\n    for (i = 1:NumI)\n        port_label('input', i, ['I' int2str(i)]);\n    end\nend\n\nif (Pa"
	  "ramPort)\n    port_label('input', NumI+1, 'P');\nend\n"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "6|on|4|{[16 16],[8 8],[8 8],[46 46],[23 23],[23 23]}|{[0 0],[0 0],[0 0],[30 30],[15 15],[15 15]}"
	  "|Row-wise"
	  MaskCapabilities	  "vipmaskedcaps(gcbh)"
	  System {
	    Name		    "Block Processing"
	    Location		    [382, 392, 1007, 707]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "195"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      SID		      "9:178"
	      Position		      [15, 133, 45, 147]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      SID		      "9:3"
	      Position		      [15, 178, 45, 192]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      SID		      "9:7"
	      Position		      [15, 228, 45, 242]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In4"
	      SID		      "9:11"
	      Position		      [15, 278, 45, 292]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In5"
	      SID		      "9:15"
	      Position		      [15, 328, 45, 342]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In6"
	      SID		      "9:19"
	      Position		      [15, 378, 45, 392]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "P"
	      SID		      "9:44"
	      Position		      [15, 428, 45, 442]
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Block iterator"
	      SID		      "9:179"
	      Ports		      [8, 4]
	      Position		      [375, 41, 480, 269]
	      CopyFcn		      "set_param(gcb,'ReferenceBlock','');"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Block iterator"
		Location		[365, 122, 841, 682]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "iter"
		  SID			  "9:180"
		  Position		  [20, 28, 50, 42]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "9:181"
		  Position		  [20, 103, 50, 117]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  SID			  "9:2"
		  Position		  [20, 208, 50, 222]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In3"
		  SID			  "9:6"
		  Position		  [20, 308, 50, 322]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In4"
		  SID			  "9:10"
		  Position		  [20, 408, 50, 422]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In5"
		  SID			  "9:14"
		  Position		  [20, 508, 50, 522]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In6"
		  SID			  "9:18"
		  Position		  [20, 608, 50, 622]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "P"
		  SID			  "9:43"
		  Position		  [20, 708, 50, 722]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  ForIterator
		  Name			  "For Iterator"
		  SID			  "9:182"
		  Ports			  [1]
		  Position		  [80, 20, 125, 50]
		  ShowName		  off
		  IterationSource	  "external"
		  IterationLimit	  "(sz(1)/M)*(sz(2)/N)"
		  ShowIterationPort	  off
		  IndexMode		  "Zero-based"
		  IterationVariableDataType "double"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto"
		  SID			  "9:183"
		  Position		  [380, 20, 420, 50]
		  GotoTag		  "loc"
		  TagVisibility		  "scoped"
		}
		Block {
		  BlockType		  GotoTagVisibility
		  Name			  "Goto Tag\nVisibility"
		  SID			  "9:184"
		  Position		  [428, 20, 457, 49]
		  GotoTag		  "loc"
		}
		Block {
		  BlockType		  InportShadow
		  Name			  "Inc2"
		  SID			  "9:23"
		  Position		  [300, 198, 330, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchByDelayingOutsideSignal off
		  LatchInputForFeedbackSignals off
		}
		Block {
		  BlockType		  InportShadow
		  Name			  "Inc3"
		  SID			  "9:28"
		  Position		  [300, 298, 330, 312]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchByDelayingOutsideSignal off
		  LatchInputForFeedbackSignals off
		}
		Block {
		  BlockType		  InportShadow
		  Name			  "Inc4"
		  SID			  "9:33"
		  Position		  [300, 398, 330, 412]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchByDelayingOutsideSignal off
		  LatchInputForFeedbackSignals off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Input"
		  SID			  "9:185"
		  Ports			  [1, 2]
		  Position		  [90, 92, 150, 123]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Input"
		  SourceType		  "Input for block processing"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{1}"
		  Overlapsize		  "Overlapsize{1}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Input2"
		  SID			  "9:1"
		  Ports			  [1, 2]
		  Position		  [105, 185, 145, 245]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Input"
		  SourceType		  "Input for block processing"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{2}"
		  Overlapsize		  "Overlapsize{2}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Input3"
		  SID			  "9:5"
		  Ports			  [1, 2]
		  Position		  [105, 285, 145, 345]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Input"
		  SourceType		  "Input for block processing"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{3}"
		  Overlapsize		  "Overlapsize{3}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Input4"
		  SID			  "9:9"
		  Ports			  [1, 2]
		  Position		  [105, 385, 145, 445]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Input"
		  SourceType		  "Input for block processing"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{4}"
		  Overlapsize		  "Overlapsize{4}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Input5"
		  SID			  "9:13"
		  Ports			  [1, 2]
		  Position		  [105, 485, 145, 545]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Input"
		  SourceType		  "Input for block processing"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{5}"
		  Overlapsize		  "Overlapsize{5}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Input6"
		  SID			  "9:17"
		  Ports			  [1, 2]
		  Position		  [105, 585, 145, 645]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Input"
		  SourceType		  "Input for block processing"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{6}"
		  Overlapsize		  "Overlapsize{6}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Concatenate
		  Name			  "Matrix\nConcatenate"
		  SID			  "9:186"
		  Ports			  [6, 1]
		  Position		  [285, 24, 290, 61]
		  ShowName		  off
		  NumInputs		  "6"
		  Mode			  "Multidimensional array"
		  ConcatenateDimension	  "2"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Output"
		  SID			  "9:187"
		  Ports			  [2, 1]
		  Position		  [320, 99, 375, 161]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Output"
		  SourceType		  ""
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{1}"
		  Overlapsize		  "Overlapsize{1}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Output2"
		  SID			  "9:21"
		  Ports			  [2, 1]
		  Position		  [355, 189, 410, 251]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Output"
		  SourceType		  ""
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{1}"
		  Overlapsize		  "Overlapsize{1}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Output3"
		  SID			  "9:26"
		  Ports			  [2, 1]
		  Position		  [355, 289, 410, 351]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Output"
		  SourceType		  ""
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{1}"
		  Overlapsize		  "Overlapsize{1}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Output4"
		  SID			  "9:31"
		  Ports			  [2, 1]
		  Position		  [355, 389, 410, 451]
		  LibraryVersion	  "1.135"
		  SourceBlock		  "vipmisc/Output"
		  SourceType		  ""
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  GeneratePreprocessorConditionals off
		  Blocksize		  "Blocksize{1}"
		  Overlapsize		  "Overlapsize{1}"
		  tverse		  "Row-wise"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "sub-block process"
		  SID			  "9:188"
		  Ports			  [7, 4]
		  Position		  [200, 175, 265, 275]
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "sub-block process"
		    Location		    [311, 132, 1279, 643]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "9:189"
		    Position		    [40, 153, 70, 167]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "9:4"
		    Position		    [40, 188, 70, 202]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    SID			    "9:8"
		    Position		    [40, 223, 70, 237]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    SID			    "9:12"
		    Position		    [40, 258, 70, 272]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In5"
		    SID			    "9:16"
		    Position		    [40, 293, 70, 307]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In6"
		    SID			    "9:20"
		    Position		    [40, 328, 70, 342]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "P"
		    SID			    "9:41"
		    Position		    [40, 373, 70, 387]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    From
		    Name		    "Block Location"
		    SID			    "9:190"
		    Position		    [40, 51, 80, 79]
		    GotoTag		    "loc"
		    TagVisibility	    "scoped"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Motion\ncompensation\nencoder"
		    SID			    "9:46"
		    Ports		    [6, 4, 1]
		    Position		    [250, 142, 375, 353]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Motion\ncompensation\nencoder"
		    Location		    [91, 444, 897, 1023]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Yc"
		    SID			    "9:47"
		    Position		    [60, 133, 90, 147]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Cbc"
		    SID			    "9:48"
		    Position		    [595, 503, 625, 517]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Crc"
		    SID			    "9:49"
		    Position		    [590, 393, 620, 407]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Yp"
		    SID			    "9:50"
		    Position		    [60, 93, 90, 107]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Cbp"
		    SID			    "9:51"
		    Position		    [235, 463, 265, 477]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Crp"
		    SID			    "9:52"
		    Position		    [230, 353, 260, 367]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    EnablePort
		    Name		    "Enable"
		    SID			    "9:53"
		    Ports		    []
		    Position		    [40, 530, 60, 550]
		    PropagateVarSize	    "During execution"
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Add"
		    SID			    "9:54"
		    Ports		    [2, 1]
		    Position		    [425, 102, 455, 133]
		    Inputs		    "+-"
		    InputSameDT		    off
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP\nConstant3"
		    SID			    "9:55"
		    Ports		    [0, 1]
		    Position		    [300, 134, 335, 166]
		    ShowName		    off
		    LibraryVersion	    "1.497"
		    SourceBlock		    "dspobslib/DSP\nConstant"
		    SourceType		    "DSP Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    Value		    "15"
		    SampleMode		    "Discrete"
		    discreteOutput	    "Sample-based"
		    continuousOutput	    "Sample-based"
		    sampTime		    "-1"
		    framePeriod		    "2"
		    additionalParams	    on
		    allowOverrides	    off
		    dataType		    "Inherit via back propagation"
		    isSigned		    on
		    wordLen		    "16"
		    udDataType		    "sfix(16)"
		    fracBitsMode	    "Best precision"
		    numFracBits		    "15"
		    InterpretAs1D	    "-inf"
		    Ts			    "-inf"
		    FramebasedOutput	    "-inf"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "DSP\nConstant8"
		    SID			    "9:56"
		    Ports		    [0, 1]
		    Position		    [305, 309, 340, 341]
		    ShowName		    off
		    LibraryVersion	    "1.497"
		    SourceBlock		    "dspobslib/DSP\nConstant"
		    SourceType		    "DSP Constant"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    GeneratePreprocessorConditionals off
		    Value		    "2"
		    SampleMode		    "Discrete"
		    discreteOutput	    "Sample-based"
		    continuousOutput	    "Sample-based"
		    sampTime		    "-1"
		    framePeriod		    "2"
		    additionalParams	    on
		    allowOverrides	    off
		    dataType		    "Inherit via back propagation"
		    isSigned		    on
		    wordLen		    "16"
		    udDataType		    "sfix(16)"
		    fracBitsMode	    "Best precision"
		    numFracBits		    "15"
		    InterpretAs1D	    "-inf"
		    Ts			    "-inf"
		    FramebasedOutput	    "-inf"
		    }
		    Block {
		    BlockType		    Product
		    Name		    "Divide1"
		    SID			    "9:57"
		    Ports		    [2, 1]
		    Position		    [375, 301, 405, 334]
		    Inputs		    "*/"
		    InputSameDT		    off
		    OutDataTypeStr	    "int8"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "SAD"
		    SID			    "9:58"
		    Ports		    [2, 1]
		    Position		    [245, 92, 320, 128]
		    ShowName		    off
		    LibraryVersion	    "1.529"
		    SourceBlock		    "vipobslib/SAD"
		    SourceType		    "SAD"
		    output		    "Minimum SAD value index"
		    method		    "Three-step"
		    roi			    off
		    invalidROI		    "Ignore"
		    nearbyPel		    off
		    nearbySize		    "3"
		    outputMode		    "Same as first input"
		    outputWordLength	    "16"
		    outputFracLength	    "15"
		    accumMode		    "Same as first input"
		    accumWordLength	    "32"
		    accumFracLength	    "30"
		    roundingMode	    "Floor"
		    overflowMode	    off
		    LockScale		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "SelectMatch"
		    SID			    "9:59"
		    Ports		    [2, 1]
		    Position		    [485, 186, 555, 244]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "SelectMatch"
		    Location		    [789, 215, 1124, 364]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Image"
		    SID			    "9:60"
		    Position		    [30, 13, 60, 27]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Indx"
		    SID			    "9:61"
		    Position		    [15, 53, 45, 67]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector3"
		    SID			    "9:62"
		    Ports		    [3, 1]
		    Position		    [190, 25, 255, 85]
		    NumberOfDimensions	    "2"
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "3"
		    IndexOptions	    "Starting index (port),Starting index (port)"
		    Indices		    "(1),(1)"
		    OutputSizes		    "16,16"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector4"
		    SID			    "9:63"
		    Ports		    [1, 1]
		    Position		    [90, 43, 155, 77]
		    ShowName		    off
		    InputPortWidth	    "2"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "(1)"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector5"
		    SID			    "9:64"
		    Ports		    [1, 1]
		    Position		    [90, 88, 155, 122]
		    ShowName		    off
		    InputPortWidth	    "2"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "(2)"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    SID			    "9:65"
		    Position		    [280, 48, 310, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Selector4"
		    SrcPort		    1
		    Points		    [5, 0; 0, -5]
		    DstBlock		    "Selector3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Selector5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    DstBlock		    "Selector3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Image"
		    SrcPort		    1
		    Points		    [0, 15]
		    DstBlock		    "Selector3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Indx"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Selector4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Selector5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Selector3"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "SelectMatch1"
		    SID			    "9:66"
		    Ports		    [2, 1]
		    Position		    [495, 346, 565, 404]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "SelectMatch1"
		    Location		    [288, 317, 623, 466]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Image"
		    SID			    "9:67"
		    Position		    [30, 13, 60, 27]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Indx"
		    SID			    "9:68"
		    Position		    [15, 53, 45, 67]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector3"
		    SID			    "9:69"
		    Ports		    [3, 1]
		    Position		    [190, 25, 255, 85]
		    NumberOfDimensions	    "2"
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "3"
		    IndexOptions	    "Starting index (port),Starting index (port)"
		    Indices		    "(1),(1)"
		    OutputSizes		    "8,8"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector4"
		    SID			    "9:70"
		    Ports		    [1, 1]
		    Position		    [90, 43, 155, 77]
		    ShowName		    off
		    InputPortWidth	    "2"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "(1)"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector5"
		    SID			    "9:71"
		    Ports		    [1, 1]
		    Position		    [90, 88, 155, 122]
		    ShowName		    off
		    InputPortWidth	    "2"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "(2)"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    SID			    "9:72"
		    Position		    [280, 48, 310, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Selector3"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Indx"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Selector5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Selector4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Image"
		    SrcPort		    1
		    Points		    [0, 15]
		    DstBlock		    "Selector3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Selector5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    DstBlock		    "Selector3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Selector4"
		    SrcPort		    1
		    Points		    [5, 0; 0, -5]
		    DstBlock		    "Selector3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "SelectMatch2"
		    SID			    "9:73"
		    Ports		    [2, 1]
		    Position		    [500, 456, 570, 514]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "SelectMatch2"
		    Location		    [288, 317, 623, 466]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "Image"
		    SID			    "9:74"
		    Position		    [30, 13, 60, 27]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "Indx"
		    SID			    "9:75"
		    Position		    [15, 53, 45, 67]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector3"
		    SID			    "9:76"
		    Ports		    [3, 1]
		    Position		    [190, 25, 255, 85]
		    NumberOfDimensions	    "2"
		    IndexMode		    "Zero-based"
		    InputPortWidth	    "3"
		    IndexOptions	    "Starting index (port),Starting index (port)"
		    Indices		    "(1),(1)"
		    OutputSizes		    "8,8"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector4"
		    SID			    "9:77"
		    Ports		    [1, 1]
		    Position		    [90, 43, 155, 77]
		    ShowName		    off
		    InputPortWidth	    "2"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "(1)"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "Selector5"
		    SID			    "9:78"
		    Ports		    [1, 1]
		    Position		    [90, 88, 155, 122]
		    ShowName		    off
		    InputPortWidth	    "2"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "(2)"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    SID			    "9:79"
		    Position		    [280, 48, 310, 62]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Selector4"
		    SrcPort		    1
		    Points		    [5, 0; 0, -5]
		    DstBlock		    "Selector3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Selector5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    DstBlock		    "Selector3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Image"
		    SrcPort		    1
		    Points		    [0, 15]
		    DstBlock		    "Selector3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Indx"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Selector4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Selector5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Selector3"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum1"
		    SID			    "9:80"
		    Ports		    [2, 1]
		    Position		    [650, 205, 670, 225]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "|-+"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum2"
		    SID			    "9:81"
		    Ports		    [2, 1]
		    Position		    [645, 365, 665, 385]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "|-+"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Sum
		    Name		    "Sum3"
		    SID			    "9:82"
		    Ports		    [2, 1]
		    Position		    [650, 475, 670, 495]
		    ShowName		    off
		    IconShape		    "round"
		    Inputs		    "|-+"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Yerr"
		    SID			    "9:83"
		    Position		    [720, 208, 750, 222]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Cberr"
		    SID			    "9:84"
		    Position		    [720, 478, 750, 492]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Crerr"
		    SID			    "9:85"
		    Position		    [715, 368, 745, 382]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "MV"
		    SID			    "9:86"
		    Position		    [720, 113, 750, 127]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Yp"
		    SrcPort		    1
		    Points		    [95, 0]
		    Branch {
		    DstBlock		    "SAD"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 100]
		    DstBlock		    "SelectMatch"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Yc"
		    SrcPort		    1
		    Points		    [75, 0]
		    Branch {
		    Points		    [0, 150; 490, 0]
		    DstBlock		    "Sum1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [45, 0; 0, -20]
		    DstBlock		    "SAD"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "DSP\nConstant3"
		    SrcPort		    1
		    Points		    [70, 0]
		    DstBlock		    "Add"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Add"
		    SrcPort		    1
		    DstBlock		    "MV"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SelectMatch"
		    SrcPort		    1
		    DstBlock		    "Sum1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Sum1"
		    SrcPort		    1
		    DstBlock		    "Yerr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "DSP\nConstant8"
		    SrcPort		    1
		    DstBlock		    "Divide1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Divide1"
		    SrcPort		    1
		    Points		    [15, 0; 0, 70]
		    Branch {
		    DstBlock		    "SelectMatch1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "SelectMatch2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "SelectMatch1"
		    SrcPort		    1
		    DstBlock		    "Sum2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Crc"
		    SrcPort		    1
		    DstBlock		    "Sum2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum2"
		    SrcPort		    1
		    DstBlock		    "Crerr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Crp"
		    SrcPort		    1
		    DstBlock		    "SelectMatch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Cbp"
		    SrcPort		    1
		    DstBlock		    "SelectMatch2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SelectMatch2"
		    SrcPort		    1
		    DstBlock		    "Sum3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Cbc"
		    SrcPort		    1
		    DstBlock		    "Sum3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Sum3"
		    SrcPort		    1
		    DstBlock		    "Cberr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "SAD"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "Add"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 120]
		    Branch {
		    DstBlock		    "SelectMatch"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Divide1"
		    DstPort		    1
		    }
		    }
		    }
		    Annotation {
		    Name		    "Motion vectors are found for Y and same\n vectors are applied for U and V"
		    Position		    [551, 36]
		    ForegroundColor	    "blue"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		    }
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch"
		    SID			    "9:87"
		    Position		    [515, 137, 550, 183]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch1"
		    SID			    "9:88"
		    Position		    [515, 217, 550, 263]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Switch
		    Name		    "Switch2"
		    SID			    "9:89"
		    Position		    [515, 297, 550, 343]
		    Criteria		    "u2 ~= 0"
		    InputSameDT		    off
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "TerminatorB"
		    SID			    "9:191"
		    Position		    [105, 55, 125, 75]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Transform coder"
		    SID			    "9:90"
		    Ports		    [1, 1]
		    Position		    [665, 141, 730, 179]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Transform coder"
		    Location		    [108, 86, 1048, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "9:91"
		    Position		    [15, 43, 45, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "2D DCT"
		    SID			    "9:92"
		    Ports		    [1, 1]
		    Position		    [90, 33, 140, 67]
		    LibraryVersion	    "1.276"
		    SourceBlock		    "viptransforms/2-D DCT"
		    SourceType		    "2-D DCT"
		    CompMethod		    "Table lookup"
		    Dimension		    "0"
		    TableOpt		    "Speed"
		    BitRevOrder		    off
		    SkipNorm		    off
		    firstCoeffMode	    "Same word length as input"
		    firstCoeffWordLength    "16"
		    firstCoeffFracLength    "15"
		    firstCoeffDataTypeStr   "Inherit: Same word length as input"
		    firstCoeffLastDataTypeStr "Inherit: Same word length as input"
		    outputMode		    "Same as input"
		    outputWordLength	    "16"
		    outputFracLength	    "15"
		    outputDataTypeStr	    "Inherit: Same as input"
		    outputLastDataTypeStr   "Inherit: Same as input"
		    outputMin		    "[]"
		    outputMax		    "[]"
		    accumMode		    "Inherit via internal rule"
		    accumWordLength	    "32"
		    accumFracLength	    "30"
		    accumDataTypeStr	    "Inherit: Inherit via internal rule"
		    accumLastDataTypeStr    "Inherit: Inherit via internal rule"
		    prodOutputMode	    "Inherit via internal rule"
		    prodOutputWordLength    "32"
		    prodOutputFracLength    "30"
		    prodOutputDataTypeStr   "Inherit: Inherit via internal rule"
		    prodOutputLastDataTypeStr "Inherit: Inherit via internal rule"
		    roundingMode	    "Floor"
		    overflowMode	    off
		    LockScale		    off
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "AC zigzag"
		    SID			    "9:93"
		    Ports		    [1, 1]
		    Position		    [570, 38, 620, 82]
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "([0  8     1     2     9    16    24    17    10     3     4    11    18    25  32    40    33    "
		    "26    19    12     5     6    13    20    27    34    41  48    56    49    42    35    28    21    14     7    "
		    "15    22    29    36  43    50    57    58    51    44    37    30    23    31    38    45    52  59    60    53"
		    "    46    39    47    54    61    62    55    63]+1)"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Bit Pack"
		    SID			    "9:95"
		    Ports		    [1, 1]
		    Position		    [695, 37, 810, 83]
		    ErrorFcn		    "Stateflow.Translate.translate"
		    PermitHierarchicalResolution "ExplicitOnly"
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Stateflow"
		    MaskDescription	    "Embedded MATLAB block"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "bgColor = Simulink.Root.ColorString2Rgb(get_param(gcbh, 'BackgroundColor')); image(imread('pri"
		    "vate/eml_membrane_16.png','png','BackgroundColor',bgColor(1:3)),'center'); disp([10 10 'bitpack']);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    System {
		    Name		    "Bit Pack"
		    Location		    [257, 457, 812, 717]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "17"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "9:95::1"
		    Position		    [20, 101, 40, 119]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    " Demux "
		    SID			    "9:95::15"
		    Ports		    [1, 1]
		    Position		    [270, 160, 320, 200]
		    Outputs		    "1"
		    }
		    Block {
		    BlockType		    S-Function
		    Name		    " SFunction "
		    SID			    "9:95::14"
		    Tag			    "Stateflow S-Function YCbCrTesting 2"
		    Ports		    [1, 2]
		    Position		    [180, 100, 230, 160]
		    FunctionName	    "sf_sfun"
		    PortCounts		    "[1 2]"
		    EnableBusSupport	    on
		    Port {
		    PortNumber		    2
		    Name		    "out"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    " Terminator "
		    SID			    "9:95::17"
		    Position		    [460, 171, 480, 189]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "9:95::5"
		    Position		    [460, 101, 480, 119]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    " SFunction "
		    DstPort		    1
		    }
		    Line {
		    Name		    "out"
		    Labels		    [0, 0]
		    SrcBlock		    " SFunction "
		    SrcPort		    2
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " Demux "
		    SrcPort		    1
		    DstBlock		    " Terminator "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " SFunction "
		    SrcPort		    1
		    DstBlock		    " Demux "
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain"
		    SID			    "9:96"
		    Position		    [420, 35, 450, 65]
		    Gain		    "255/16"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain1"
		    SID			    "9:97"
		    Position		    [420, 130, 450, 160]
		    Gain		    "255/16"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Concatenate
		    Name		    "Matrix\nConcatenation"
		    SID			    "9:98"
		    Ports		    [2, 1]
		    Position		    [480, 39, 535, 81]
		    ShowName		    off
		    Mode		    "Multidimensional array"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "Reshape"
		    SID			    "9:99"
		    Ports		    [1, 1]
		    Position		    [260, 32, 300, 68]
		    ShowName		    off
		    OutputDimensionality    "Column vector (2-D)"
		    OutputDimensions	    "[8,8]"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "Reshape1"
		    SID			    "9:100"
		    Ports		    [1, 1]
		    Position		    [835, 42, 865, 78]
		    ShowName		    off
		    OutputDimensionality    "Column vector (2-D)"
		    OutputDimensions	    "[8,8]"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select 0"
		    SID			    "9:101"
		    Ports		    [1, 1]
		    Position		    [340, 34, 395, 66]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "(0)"
		    OutputSizes		    "8,8"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select 1"
		    SID			    "9:102"
		    Ports		    [1, 1]
		    Position		    [345, 129, 400, 161]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Starting index (dialog)"
		    Indices		    "(1)"
		    OutputSizes		    "63"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select 8x8"
		    SID			    "9:103"
		    Ports		    [1, 1]
		    Position		    [180, 28, 230, 72]
		    NumberOfDimensions	    "2"
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Starting index (dialog),Starting index (dialog)"
		    Indices		    "(0),(0)"
		    OutputSizes		    "8,8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "9:104"
		    Position		    [885, 53, 915, 67]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Gain1"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Matrix\nConcatenation"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "select 1"
		    SrcPort		    1
		    DstBlock		    "Gain1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain"
		    SrcPort		    1
		    DstBlock		    "Matrix\nConcatenation"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Matrix\nConcatenation"
		    SrcPort		    1
		    DstBlock		    "AC zigzag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select 0"
		    SrcPort		    1
		    DstBlock		    "Gain"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reshape"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "select 1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select 0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Bit Pack"
		    SrcPort		    1
		    DstBlock		    "Reshape1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reshape1"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "2D DCT"
		    SrcPort		    1
		    DstBlock		    "select 8x8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "2D DCT"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AC zigzag"
		    SrcPort		    1
		    DstBlock		    "Bit Pack"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select 8x8"
		    SrcPort		    1
		    DstBlock		    "Reshape"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Transform coder1"
		    SID			    "9:106"
		    Ports		    [1, 1]
		    Position		    [665, 223, 730, 257]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Transform coder1"
		    Location		    [149, 226, 1038, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "9:107"
		    Position		    [15, 43, 45, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "2D DCT"
		    SID			    "9:108"
		    Ports		    [1, 1]
		    Position		    [90, 33, 140, 67]
		    LibraryVersion	    "1.276"
		    SourceBlock		    "viptransforms/2-D DCT"
		    SourceType		    "2-D DCT"
		    CompMethod		    "Table lookup"
		    Dimension		    "0"
		    TableOpt		    "Speed"
		    BitRevOrder		    off
		    SkipNorm		    off
		    firstCoeffMode	    "Same word length as input"
		    firstCoeffWordLength    "16"
		    firstCoeffFracLength    "15"
		    firstCoeffDataTypeStr   "Inherit: Same word length as input"
		    firstCoeffLastDataTypeStr "Inherit: Same word length as input"
		    outputMode		    "Same as input"
		    outputWordLength	    "16"
		    outputFracLength	    "15"
		    outputDataTypeStr	    "Inherit: Same as input"
		    outputLastDataTypeStr   "Inherit: Same as input"
		    outputMin		    "[]"
		    outputMax		    "[]"
		    accumMode		    "Inherit via internal rule"
		    accumWordLength	    "32"
		    accumFracLength	    "30"
		    accumDataTypeStr	    "Inherit: Inherit via internal rule"
		    accumLastDataTypeStr    "Inherit: Inherit via internal rule"
		    prodOutputMode	    "Inherit via internal rule"
		    prodOutputWordLength    "32"
		    prodOutputFracLength    "30"
		    prodOutputDataTypeStr   "Inherit: Inherit via internal rule"
		    prodOutputLastDataTypeStr "Inherit: Inherit via internal rule"
		    roundingMode	    "Floor"
		    overflowMode	    off
		    LockScale		    off
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "AC zigzag"
		    SID			    "9:109"
		    Ports		    [1, 1]
		    Position		    [515, 38, 565, 82]
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "([0  8     1     2     9    16    24    17    10     3     4    11    18    25  32    40    33    "
		    "26    19    12     5     6    13    20    27    34    41  48    56    49    42    35    28    21    14     7    "
		    "15    22    29    36  43    50    57    58    51    44    37    30    23    31    38    45    52  59    60    53"
		    "    46    39    47    54    61    62    55    63]+1)"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Bit Pack"
		    SID			    "9:111"
		    Ports		    [1, 1]
		    Position		    [620, 37, 735, 83]
		    ErrorFcn		    "Stateflow.Translate.translate"
		    PermitHierarchicalResolution "ExplicitOnly"
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Stateflow"
		    MaskDescription	    "Embedded MATLAB block"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "bgColor = Simulink.Root.ColorString2Rgb(get_param(gcbh, 'BackgroundColor')); image(imread('pri"
		    "vate/eml_membrane_16.png','png','BackgroundColor',bgColor(1:3)),'center'); disp([10 10 'bitpack']);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    System {
		    Name		    "Bit Pack"
		    Location		    [257, 457, 812, 717]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "17"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "9:111::1"
		    Position		    [20, 101, 40, 119]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    " Demux "
		    SID			    "9:111::15"
		    Ports		    [1, 1]
		    Position		    [270, 160, 320, 200]
		    Outputs		    "1"
		    }
		    Block {
		    BlockType		    S-Function
		    Name		    " SFunction "
		    SID			    "9:111::14"
		    Tag			    "Stateflow S-Function YCbCrTesting 13"
		    Ports		    [1, 2]
		    Position		    [180, 100, 230, 160]
		    FunctionName	    "sf_sfun"
		    PortCounts		    "[1 2]"
		    EnableBusSupport	    on
		    Port {
		    PortNumber		    2
		    Name		    "out"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    " Terminator "
		    SID			    "9:111::17"
		    Position		    [460, 171, 480, 189]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "9:111::5"
		    Position		    [460, 101, 480, 119]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    " SFunction "
		    DstPort		    1
		    }
		    Line {
		    Name		    "out"
		    Labels		    [0, 0]
		    SrcBlock		    " SFunction "
		    SrcPort		    2
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " Demux "
		    SrcPort		    1
		    DstBlock		    " Terminator "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " SFunction "
		    SrcPort		    1
		    DstBlock		    " Demux "
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain"
		    SID			    "9:112"
		    Position		    [365, 35, 395, 65]
		    Gain		    "255/8"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain1"
		    SID			    "9:113"
		    Position		    [365, 130, 395, 160]
		    Gain		    "255/8"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Concatenate
		    Name		    "Matrix\nConcatenation"
		    SID			    "9:114"
		    Ports		    [2, 1]
		    Position		    [425, 39, 480, 81]
		    ShowName		    off
		    Mode		    "Multidimensional array"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "Reshape"
		    SID			    "9:115"
		    Ports		    [1, 1]
		    Position		    [205, 32, 245, 68]
		    ShowName		    off
		    OutputDimensionality    "Column vector (2-D)"
		    OutputDimensions	    "[8,8]"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "Reshape1"
		    SID			    "9:116"
		    Ports		    [1, 1]
		    Position		    [770, 42, 800, 78]
		    ShowName		    off
		    OutputDimensionality    "Column vector (2-D)"
		    OutputDimensions	    "[8,8]"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select 0"
		    SID			    "9:117"
		    Ports		    [1, 1]
		    Position		    [285, 34, 340, 66]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "(0)"
		    OutputSizes		    "8,8"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select 1"
		    SID			    "9:118"
		    Ports		    [1, 1]
		    Position		    [290, 129, 345, 161]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Starting index (dialog)"
		    Indices		    "(1)"
		    OutputSizes		    "63"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "9:119"
		    Position		    [820, 53, 850, 67]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "2D DCT"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "2D DCT"
		    SrcPort		    1
		    DstBlock		    "Reshape"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reshape1"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reshape"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    DstBlock		    "select 0"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "select 1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "select 0"
		    SrcPort		    1
		    DstBlock		    "Gain"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Matrix\nConcatenation"
		    SrcPort		    1
		    DstBlock		    "AC zigzag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain"
		    SrcPort		    1
		    DstBlock		    "Matrix\nConcatenation"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select 1"
		    SrcPort		    1
		    DstBlock		    "Gain1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain1"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Matrix\nConcatenation"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AC zigzag"
		    SrcPort		    1
		    DstBlock		    "Bit Pack"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bit Pack"
		    SrcPort		    1
		    DstBlock		    "Reshape1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Transform coder2"
		    SID			    "9:121"
		    Ports		    [1, 1]
		    Position		    [665, 302, 735, 338]
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "Transform coder2"
		    Location		    [176, 260, 1102, 457]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "9:122"
		    Position		    [15, 43, 45, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "2D DCT"
		    SID			    "9:123"
		    Ports		    [1, 1]
		    Position		    [90, 33, 140, 67]
		    LibraryVersion	    "1.276"
		    SourceBlock		    "viptransforms/2-D DCT"
		    SourceType		    "2-D DCT"
		    CompMethod		    "Table lookup"
		    Dimension		    "0"
		    TableOpt		    "Speed"
		    BitRevOrder		    off
		    SkipNorm		    off
		    firstCoeffMode	    "Same word length as input"
		    firstCoeffWordLength    "16"
		    firstCoeffFracLength    "15"
		    firstCoeffDataTypeStr   "Inherit: Same word length as input"
		    firstCoeffLastDataTypeStr "Inherit: Same word length as input"
		    outputMode		    "Same as input"
		    outputWordLength	    "16"
		    outputFracLength	    "15"
		    outputDataTypeStr	    "Inherit: Same as input"
		    outputLastDataTypeStr   "Inherit: Same as input"
		    outputMin		    "[]"
		    outputMax		    "[]"
		    accumMode		    "Inherit via internal rule"
		    accumWordLength	    "32"
		    accumFracLength	    "30"
		    accumDataTypeStr	    "Inherit: Inherit via internal rule"
		    accumLastDataTypeStr    "Inherit: Inherit via internal rule"
		    prodOutputMode	    "Inherit via internal rule"
		    prodOutputWordLength    "32"
		    prodOutputFracLength    "30"
		    prodOutputDataTypeStr   "Inherit: Inherit via internal rule"
		    prodOutputLastDataTypeStr "Inherit: Inherit via internal rule"
		    roundingMode	    "Floor"
		    overflowMode	    off
		    LockScale		    off
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "AC zigzag"
		    SID			    "9:124"
		    Ports		    [1, 1]
		    Position		    [525, 38, 575, 82]
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "([0  8     1     2     9    16    24    17    10     3     4    11    18    25  32    40    33    "
		    "26    19    12     5     6    13    20    27    34    41  48    56    49    42    35    28    21    14     7    "
		    "15    22    29    36  43    50    57    58    51    44    37    30    23    31    38    45    52  59    60    53"
		    "    46    39    47    54    61    62    55    63]+1)"
		    OutputSizes		    "1"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "Bit Pack"
		    SID			    "9:126"
		    Ports		    [1, 1]
		    Position		    [645, 37, 760, 83]
		    ErrorFcn		    "Stateflow.Translate.translate"
		    PermitHierarchicalResolution "ExplicitOnly"
		    TreatAsAtomicUnit	    on
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    MaskType		    "Stateflow"
		    MaskDescription	    "Embedded MATLAB block"
		    MaskSelfModifiable	    on
		    MaskDisplay		    "bgColor = Simulink.Root.ColorString2Rgb(get_param(gcbh, 'BackgroundColor')); image(imread('pri"
		    "vate/eml_membrane_16.png','png','BackgroundColor',bgColor(1:3)),'center'); disp([10 10 'bitpack']);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    off
		    MaskIconRotate	    "none"
		    MaskPortRotate	    "default"
		    MaskIconUnits	    "normalized"
		    System {
		    Name		    "Bit Pack"
		    Location		    [257, 457, 812, 717]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "A4"
		    PaperUnits		    "centimeters"
		    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "17"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "9:126::1"
		    Position		    [20, 101, 40, 119]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Demux
		    Name		    " Demux "
		    SID			    "9:126::15"
		    Ports		    [1, 1]
		    Position		    [270, 160, 320, 200]
		    Outputs		    "1"
		    }
		    Block {
		    BlockType		    S-Function
		    Name		    " SFunction "
		    SID			    "9:126::14"
		    Tag			    "Stateflow S-Function YCbCrTesting 15"
		    Ports		    [1, 2]
		    Position		    [180, 100, 230, 160]
		    FunctionName	    "sf_sfun"
		    PortCounts		    "[1 2]"
		    EnableBusSupport	    on
		    Port {
		    PortNumber		    2
		    Name		    "out"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		    }
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    " Terminator "
		    SID			    "9:126::17"
		    Position		    [460, 171, 480, 189]
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "9:126::5"
		    Position		    [460, 101, 480, 119]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    " SFunction "
		    DstPort		    1
		    }
		    Line {
		    Name		    "out"
		    Labels		    [0, 0]
		    SrcBlock		    " SFunction "
		    SrcPort		    2
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " Demux "
		    SrcPort		    1
		    DstBlock		    " Terminator "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " SFunction "
		    SrcPort		    1
		    DstBlock		    " Demux "
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain"
		    SID			    "9:127"
		    Position		    [375, 35, 405, 65]
		    Gain		    "255/8"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Gain
		    Name		    "Gain1"
		    SID			    "9:128"
		    Position		    [375, 130, 405, 160]
		    Gain		    "255/8"
		    ParamDataTypeStr	    "Inherit: Inherit via internal rule"
		    OutDataTypeStr	    "Inherit: Inherit via internal rule"
		    SaturateOnIntegerOverflow off
		    }
		    Block {
		    BlockType		    Concatenate
		    Name		    "Matrix\nConcatenation"
		    SID			    "9:129"
		    Ports		    [2, 1]
		    Position		    [435, 39, 490, 81]
		    ShowName		    off
		    Mode		    "Multidimensional array"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "Reshape"
		    SID			    "9:130"
		    Ports		    [1, 1]
		    Position		    [215, 32, 255, 68]
		    ShowName		    off
		    OutputDimensionality    "Column vector (2-D)"
		    OutputDimensions	    "[8,8]"
		    }
		    Block {
		    BlockType		    Reshape
		    Name		    "Reshape1"
		    SID			    "9:131"
		    Ports		    [1, 1]
		    Position		    [805, 42, 835, 78]
		    ShowName		    off
		    OutputDimensionality    "Column vector (2-D)"
		    OutputDimensions	    "[8,8]"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select 0"
		    SID			    "9:132"
		    Ports		    [1, 1]
		    Position		    [295, 34, 350, 66]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Index vector (dialog)"
		    Indices		    "(0)"
		    OutputSizes		    "8,8"
		    }
		    Block {
		    BlockType		    Selector
		    Name		    "select 1"
		    SID			    "9:133"
		    Ports		    [1, 1]
		    Position		    [300, 129, 355, 161]
		    IndexMode		    "Zero-based"
		    IndexOptions	    "Starting index (dialog)"
		    Indices		    "(1)"
		    OutputSizes		    "63"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "9:134"
		    Position		    [855, 53, 885, 67]
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Gain1"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Matrix\nConcatenation"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "select 1"
		    SrcPort		    1
		    DstBlock		    "Gain1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gain"
		    SrcPort		    1
		    DstBlock		    "Matrix\nConcatenation"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Matrix\nConcatenation"
		    SrcPort		    1
		    DstBlock		    "AC zigzag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "select 0"
		    SrcPort		    1
		    DstBlock		    "Gain"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reshape"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "select 1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "select 0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reshape1"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "2D DCT"
		    SrcPort		    1
		    DstBlock		    "Reshape"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "2D DCT"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AC zigzag"
		    SrcPort		    1
		    DstBlock		    "Bit Pack"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Bit Pack"
		    SrcPort		    1
		    DstBlock		    "Reshape1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    SID			    "9:192"
		    Position		    [770, 153, 800, 167]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "9:25"
		    Position		    [770, 233, 800, 247]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3"
		    SID			    "9:30"
		    Position		    [770, 313, 800, 327]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    SID			    "9:35"
		    Position		    [420, 318, 450, 332]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Block Location"
		    SrcPort		    1
		    DstBlock		    "TerminatorB"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "P"
		    SrcPort		    1
		    Points		    [115, 0; 0, -260; 120, 0]
		    Branch {
		    DstBlock		    "Motion\ncompensation\nencoder"
		    DstPort		    enable
		    }
		    Branch {
		    Points		    [180, 0; 0, 40]
		    Branch {
		    DstBlock		    "Switch"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "Switch1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Switch2"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [100, 0]
		    Branch {
		    DstBlock		    "Motion\ncompensation\nencoder"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -55; 305, 0; 0, 70]
		    DstBlock		    "Switch"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    Points		    [85, 0]
		    Branch {
		    DstBlock		    "Motion\ncompensation\nencoder"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -100; 310, 0; 0, 160]
		    DstBlock		    "Switch1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    Points		    [70, 0]
		    Branch {
		    DstBlock		    "Motion\ncompensation\nencoder"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, -145; 310, 0; 0, 250]
		    DstBlock		    "Switch2"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    DstBlock		    "Motion\ncompensation\nencoder"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "In5"
		    SrcPort		    1
		    DstBlock		    "Motion\ncompensation\nencoder"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "In6"
		    SrcPort		    1
		    DstBlock		    "Motion\ncompensation\nencoder"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "Motion\ncompensation\nencoder"
		    SrcPort		    1
		    Points		    [60, 0; 0, -30]
		    DstBlock		    "Switch"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Motion\ncompensation\nencoder"
		    SrcPort		    2
		    DstBlock		    "Switch1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Motion\ncompensation\nencoder"
		    SrcPort		    3
		    Points		    [60, 0; 0, 30]
		    DstBlock		    "Switch2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch"
		    SrcPort		    1
		    DstBlock		    "Transform coder"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch1"
		    SrcPort		    1
		    DstBlock		    "Transform coder1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Switch2"
		    SrcPort		    1
		    DstBlock		    "Transform coder2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Transform coder"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Transform coder2"
		    SrcPort		    1
		    DstBlock		    "Out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Transform coder1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Motion\ncompensation\nencoder"
		    SrcPort		    4
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Annotation {
		    Name		    "To avoid unexpected behavior from the mask \ncallback function, do not rename input and output ports,"
		    "\nor remove the Block Location block."
		    Position		    [176, 470]
		    }
		    Annotation {
		    Name		    "Place your block \nprocessing system here."
		    Position		    [172, 24]
		    FontName		    "Arial"
		    FontSize		    14
		    FontWeight		    "bold"
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  SID			  "9:193"
		  Position		  [425, 123, 455, 137]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out2"
		  SID			  "9:22"
		  Position		  [465, 213, 495, 227]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out3"
		  SID			  "9:27"
		  Position		  [465, 313, 495, 327]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out4"
		  SID			  "9:32"
		  Position		  [465, 413, 495, 427]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Matrix\nConcatenate"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "Goto"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Input"
		  SrcPort		  2
		  Points		  [25, 0; 0, -85]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Input"
		  SrcPort		  1
		  Points		  [15, 0; 0, 80]
		  DstBlock		  "sub-block process"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "iter"
		  SrcPort		  1
		  DstBlock		  "For Iterator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Input"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25; 235, 0]
		    DstBlock		    "Output"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Output"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub-block process"
		  SrcPort		  1
		  Points		  [0, -50]
		  DstBlock		  "Output"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Input2"
		  SrcPort		  2
		  Points		  [30, 0; 0, -195]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "In2"
		  SrcPort		  1
		  DstBlock		  "Input2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Input2"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "sub-block process"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Input3"
		  SrcPort		  2
		  Points		  [30, 0; 0, -290]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "In3"
		  SrcPort		  1
		  DstBlock		  "Input3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Input3"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "sub-block process"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Input4"
		  SrcPort		  2
		  Points		  [30, 0; 0, -385]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "In4"
		  SrcPort		  1
		  DstBlock		  "Input4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Input4"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "sub-block process"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Input5"
		  SrcPort		  2
		  Points		  [30, 0; 0, -480]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "In5"
		  SrcPort		  1
		  DstBlock		  "Input5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Input5"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "sub-block process"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Input6"
		  SrcPort		  2
		  Points		  [30, 0; 0, -575]
		  DstBlock		  "Matrix\nConcatenate"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "In6"
		  SrcPort		  1
		  DstBlock		  "Input6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Input6"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "sub-block process"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Inc2"
		  SrcPort		  1
		  DstBlock		  "Output2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Output2"
		  SrcPort		  1
		  DstBlock		  "Out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub-block process"
		  SrcPort		  2
		  Points		  [35, 0; 0, 15]
		  DstBlock		  "Output2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inc3"
		  SrcPort		  1
		  DstBlock		  "Output3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Output3"
		  SrcPort		  1
		  DstBlock		  "Out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub-block process"
		  SrcPort		  3
		  Points		  [25, 0; 0, 90]
		  DstBlock		  "Output3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inc4"
		  SrcPort		  1
		  DstBlock		  "Output4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Output4"
		  SrcPort		  1
		  DstBlock		  "Out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub-block process"
		  SrcPort		  4
		  Points		  [15, 0; 0, 165]
		  DstBlock		  "Output4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "P"
		  SrcPort		  1
		  Points		  [130, 0]
		  DstBlock		  "sub-block process"
		  DstPort		  7
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Iteration count"
	      SID		      "9:194"
	      Ports		      [6, 1]
	      Position		      [165, 95, 220, 145]
	      LibraryVersion	      "1.135"
	      SourceBlock	      "vipmisc/Iteration count"
	      SourceType	      "Block processing iteration counter"
	      NumI		      "NumI"
	      blksize		      "Blocksize"
	      ovlpsize		      "Overlapsize"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      SID		      "9:195"
	      Position		      [540, 138, 570, 152]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      SID		      "9:24"
	      Position		      [530, 138, 560, 152]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      SID		      "9:29"
	      Position		      [530, 188, 560, 202]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out4"
	      SID		      "9:34"
	      Position		      [530, 238, 560, 252]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Iteration count"
	      SrcPort		      1
	      Points		      [135, 0]
	      DstBlock		      "Block iterator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -60]
		DstBlock		"Iteration count"
		DstPort			1
	      }
	      Branch {
		Points			[0, -60]
		DstBlock		"Block iterator"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Block iterator"
	      SrcPort		      1
	      Points		      [0, 70]
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[155, 0; 0, -75]
		DstBlock		"Block iterator"
		DstPort			3
	      }
	      Branch {
		Points			[50, 0; 0, -100]
		DstBlock		"Iteration count"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[155, 0; 0, -95]
		DstBlock		"Block iterator"
		DstPort			4
	      }
	      Branch {
		Points			[50, 0; 0, -145]
		DstBlock		"Iteration count"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "In4"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[155, 0; 0, -115]
		DstBlock		"Block iterator"
		DstPort			5
	      }
	      Branch {
		Points			[50, 0; 0, -190]
		DstBlock		"Iteration count"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "In5"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[310, 0]
		DstBlock		"Block iterator"
		DstPort			6
	      }
	      Branch {
		Points			[50, 0; 0, -235]
		DstBlock		"Iteration count"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "In6"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[310, 0]
		DstBlock		"Block iterator"
		DstPort			7
	      }
	      Branch {
		Points			[50, 0; 0, -280]
		DstBlock		"Iteration count"
		DstPort			6
	      }
	    }
	    Line {
	      SrcBlock		      "Block iterator"
	      SrcPort		      2
	      Points		      [30, 0]
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Block iterator"
	      SrcPort		      3
	      Points		      [15, 0; 0, 10]
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Block iterator"
	      SrcPort		      4
	      Points		      [15, 0; 0, 5]
	      DstBlock		      "Out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "P"
	      SrcPort		      1
	      Points		      [310, 0]
	      DstBlock		      "Block iterator"
	      DstPort		      8
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Chroma\nResampling"
	  SID			  "10"
	  Ports			  [2, 2]
	  Position		  [80, 54, 180, 96]
	  LibraryVersion	  "1.328"
	  SourceBlock		  "vipconversions/Chroma\nResampling"
	  SourceType		  "Chroma Resampling"
	  resampling		  "4:4:4 to 4:2:0 (MPEG2)"
	  interpolation		  "linear"
	  antialiasing		  "Default"
	  hcoeff		  "[0.2 0.6 0.2]"
	  vcoeff		  "[0.5 0.5]"
	  isInputTransposed	  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Delay and pad"
	  SID			  "11"
	  Ports			  [3, 3]
	  Position		  [330, 104, 410, 186]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Delay and pad"
	    Location		    [451, 283, 837, 517]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "12"
	      Position		      [25, 38, 55, 52]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      SID		      "13"
	      Position		      [35, 103, 65, 117]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      SID		      "14"
	      Position		      [30, 163, 60, 177]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "2-D Pad"
	      SID		      "15"
	      Ports		      [1, 1]
	      Position		      [175, 29, 255, 61]
	      ShowName		      off
	      LibraryVersion	      "1.136"
	      SourceBlock	      "viputilities/Image Pad"
	      SourceType	      "Image Pad"
	      method		      "Constant"
	      valSrc		      "Specify via dialog"
	      value		      "0"
	      spec		      "Pad size"
	      rowDirection	      "Both left and right"
	      outRowsMode	      "User-specified"
	      rowSize		      "15"
	      outColSize	      "10"
	      colDirection	      "Both top and bottom"
	      outColsMode	      "User-specified"
	      colSize		      "15"
	      outRowSize	      "12"
	      trunc_flag	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "2-D Pad1"
	      SID		      "16"
	      Ports		      [1, 1]
	      Position		      [175, 94, 255, 126]
	      ShowName		      off
	      LibraryVersion	      "1.136"
	      SourceBlock	      "viputilities/Image Pad"
	      SourceType	      "Image Pad"
	      method		      "Constant"
	      valSrc		      "Specify via dialog"
	      value		      "0"
	      spec		      "Pad size"
	      rowDirection	      "Both left and right"
	      outRowsMode	      "User-specified"
	      rowSize		      "8"
	      outColSize	      "10"
	      colDirection	      "Both top and bottom"
	      outColsMode	      "User-specified"
	      colSize		      "8"
	      outRowSize	      "12"
	      trunc_flag	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "2-D Pad2"
	      SID		      "17"
	      Ports		      [1, 1]
	      Position		      [175, 154, 255, 186]
	      ShowName		      off
	      LibraryVersion	      "1.136"
	      SourceBlock	      "viputilities/Image Pad"
	      SourceType	      "Image Pad"
	      method		      "Constant"
	      valSrc		      "Specify via dialog"
	      value		      "0"
	      spec		      "Pad size"
	      rowDirection	      "Both left and right"
	      outRowsMode	      "User-specified"
	      rowSize		      "8"
	      outColSize	      "10"
	      colDirection	      "Both top and bottom"
	      outColsMode	      "User-specified"
	      colSize		      "8"
	      outRowSize	      "12"
	      trunc_flag	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "18"
	      Ports		      [1, 1]
	      Position		      [95, 25, 150, 65]
	      ShowName		      off
	      LibraryVersion	      "1.716"
	      UserDataPersistent      on
	      UserData		      "DataTag5"
	      SourceBlock	      "dspsigops/Delay"
	      SourceType	      "Delay"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      dly_unit		      "Samples"
	      delay		      "1"
	      ic_detail		      off
	      dif_ic_for_ch	      off
	      dif_ic_for_dly	      off
	      ic		      "0"
	      reset_popup	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "19"
	      Ports		      [1, 1]
	      Position		      [95, 90, 150, 130]
	      ShowName		      off
	      LibraryVersion	      "1.716"
	      UserDataPersistent      on
	      UserData		      "DataTag6"
	      SourceBlock	      "dspsigops/Delay"
	      SourceType	      "Delay"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      dly_unit		      "Samples"
	      delay		      "1"
	      ic_detail		      off
	      dif_ic_for_ch	      off
	      dif_ic_for_dly	      off
	      ic		      "0"
	      reset_popup	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      SID		      "20"
	      Ports		      [1, 1]
	      Position		      [95, 150, 150, 190]
	      ShowName		      off
	      LibraryVersion	      "1.716"
	      UserDataPersistent      on
	      UserData		      "DataTag7"
	      SourceBlock	      "dspsigops/Delay"
	      SourceType	      "Delay"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      dly_unit		      "Samples"
	      delay		      "1"
	      ic_detail		      off
	      dif_ic_for_ch	      off
	      dif_ic_for_dly	      off
	      ic		      "0"
	      reset_popup	      "None"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "21"
	      Position		      [275, 38, 305, 52]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      SID		      "22"
	      Position		      [285, 103, 315, 117]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      SID		      "23"
	      Position		      [280, 163, 310, 177]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "2-D Pad"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "2-D Pad"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "2-D Pad1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "2-D Pad2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "2-D Pad1"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "2-D Pad2"
	      SrcPort		      1
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "IP"
	  SID			  "24"
	  Position		  [330, 218, 370, 232]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "IP"
	}
	Block {
	  BlockType		  Concatenate
	  Name			  "Vector\nConcatenate1"
	  SID			  "25"
	  Ports			  [3, 1]
	  Position		  [590, 54, 630, 116]
	  ShowName		  off
	  NumInputs		  "3"
	  Mode			  "Multidimensional array"
	  ConcatenateDimension	  "3"
	}
	Block {
	  BlockType		  Outport
	  Name			  "YCbCr"
	  SID			  "33"
	  Position		  [660, 78, 690, 92]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "MV"
	  SID			  "34"
	  Position		  [630, 148, 660, 162]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Delay and pad"
	  SrcPort		  1
	  DstBlock		  "Block Processing"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Delay and pad"
	  SrcPort		  2
	  DstBlock		  "Block Processing"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Delay and pad"
	  SrcPort		  3
	  DstBlock		  "Block Processing"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Block Processing"
	  SrcPort		  4
	  Points		  [0, -35]
	  DstBlock		  "MV"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Chroma\nResampling"
	  SrcPort		  1
	  Points		  [95, 0; 0, 5]
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Delay and pad"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Block Processing"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Chroma\nResampling"
	  SrcPort		  2
	  Points		  [110, 0; 0, 10]
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Delay and pad"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "Block Processing"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "IP"
	  SrcPort		  1
	  Points		  [60, 0]
	  DstBlock		  "Block Processing"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Block Processing"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Delay and pad"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Block Processing"
	  SrcPort		  1
	  Points		  [40, 0]
	  DstBlock		  "Vector\nConcatenate1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Block Processing"
	  SrcPort		  2
	  Points		  [0, -15]
	  DstBlock		  "Vector\nConcatenate1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Block Processing"
	  SrcPort		  3
	  Points		  [0, -40]
	  DstBlock		  "Vector\nConcatenate1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Vector\nConcatenate1"
	  SrcPort		  1
	  DstBlock		  "YCbCr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Chroma\nResampling"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "Chroma\nResampling"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Final"
      SID		      "3"
      Ports		      [1]
      Position		      [940, 122, 1055, 188]
      LibraryVersion	      "1.254"
      UserDataPersistent      on
      UserData		      "DataTag8"
      SourceBlock	      "vipsnks/Video Viewer"
      SourceType	      "Video Viewer"
      inputType		      "Obsolete7b"
      imagePorts	      "One multidimensional signal"
      useColorMap	      off
      colormapValue	      "gray(256)"
      specRange		      off
      minInputVal	      "0"
      maxInputVal	      "255"
      FigPos		      "[913 654 165 300]"
      AxisZoom		      on
      trueSizedOnce	      on
      OpenAtMdlStart	      on
    }
    Block {
      BlockType		      Reference
      Name		      "From Multimedia File"
      SID		      "1"
      Ports		      [0, 3]
      Position		      [15, 129, 155, 191]
      LibraryVersion	      "1.712"
      SourceBlock	      "dspsrcs4/From Multimedia File"
      SourceType	      "From Multimedia File"
      inputFilename	      "vipmen.avi"
      loop		      on
      numPlays		      "inf"
      outputStreams	      "Video only"
      videoDataType	      "double"
      audioDataType	      "int16"
      inheritSampleTime	      on
      userDefinedSampleTime   "1/30"
      noAudioOutput	      off
      isIntensityVideo	      off
      fourcc		      "RGB"
      colorVideoFormat	      "Separate color signals"
      outputEOF		      off
      dataOrg		      "Column-major"
      audioFrameSize	      "1024"
      computeAudioFrameSize   off
    }
    Block {
      BlockType		      Reference
      Name		      "Orignial"
      SID		      "83"
      Ports		      [1]
      Position		      [330, 27, 445, 93]
      LibraryVersion	      "1.254"
      UserDataPersistent      on
      UserData		      "DataTag9"
      SourceBlock	      "vipsnks/Video Viewer"
      SourceType	      "Video Viewer"
      inputType		      "Obsolete7b"
      imagePorts	      "One multidimensional signal"
      useColorMap	      off
      colormapValue	      "gray(256)"
      specRange		      off
      minInputVal	      "0"
      maxInputVal	      "255"
      FigPos		      "[622 640 394 263]"
      AxisZoom		      on
      trueSizedOnce	      on
      OpenAtMdlStart	      on
    }
    Block {
      BlockType		      Concatenate
      Name		      "Vector\nConcatenate1"
      SID		      "82"
      Ports		      [3, 1]
      Position		      [245, 29, 285, 91]
      ShowName		      off
      NumInputs		      "3"
      Mode		      "Multidimensional array"
      ConcatenateDimension    "3"
    }
    Line {
      SrcBlock		      "Encoder"
      SrcPort		      1
      DstBlock		      "Decoder"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Encoder"
      SrcPort		      2
      DstBlock		      "Decoder"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Decoder"
      SrcPort		      1
      DstBlock		      "Color Space\n Conversion"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Color Space\n Conversion"
      SrcPort		      1
      DstBlock		      "Final"
      DstPort		      1
    }
    Line {
      Labels		      [0, 0]
      SrcBlock		      "Color Space\n Conversion1"
      SrcPort		      1
      Points		      [100, 0]
      DstBlock		      "Encoder"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Multimedia File"
      SrcPort		      3
      Points		      [45, 0]
      Branch {
	DstBlock		"Color Space\n Conversion1"
	DstPort			3
      }
      Branch {
	Points			[0, -100]
	DstBlock		"Vector\nConcatenate1"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "Color Space\n Conversion1"
      SrcPort		      2
      DstBlock		      "Encoder"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Color Space\n Conversion1"
      SrcPort		      3
      Points		      [100, 0]
      DstBlock		      "Encoder"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From Multimedia File"
      SrcPort		      2
      Points		      [25, 0; 0, -5; 10, 0]
      Branch {
	DstBlock		"Color Space\n Conversion1"
	DstPort			2
      }
      Branch {
	Points			[0, -95]
	DstBlock		"Vector\nConcatenate1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "From Multimedia File"
      SrcPort		      1
      Points		      [25, 0; 0, -10; 5, 0]
      Branch {
	DstBlock		"Color Space\n Conversion1"
	DstPort			1
      }
      Branch {
	Points			[0, -90]
	DstBlock		"Vector\nConcatenate1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Vector\nConcatenate1"
      SrcPort		      1
      DstBlock		      "Orignial"
      DstPort		      1
    }
  }
}
MatData {
  NumRecords		  10
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    4 $   8    (     @         %    \"     $    !     0         %  0 #0    $    :    4V-O<&"
    "5#9F=.86UE %-C;W!E                   .    4     8    (    !          %    \"     $    =     0         0    '0   '9"
    "I<'-C;W!E<RY6:61E;U9I97=E<E-C;W!E0V9G    #@   )@    &    \"    !$          0         !  0 34-/4P$    :    <V-O<&5E"
    ">'1E;G-I;VYS+E-C;W!E0FQO8VL        .    2     8    (    #0         %    \"     8    !     0         &    &        "
    "-T\"     0    $    !     P    X   !P#0  !@    @    )          4    (     0   $ -   !          (   ! #0    %)30    "
    " .    H P   8    (     @         %    \"     $    !     0         %  0 !0    $    %    34-/4P     .    6 P   8    "
    "(    $0         !          $ ! !-0T]3 0    T   !&:6QE5W)A<'!E<E]?    #@   !@,   &    \"     $         !0    @    &"
    "     0    $         #@   %@\"   &    \"     D         !0    @    H @   0    $          @   \"@\"   \"    %    \"@!"
    "  !H 0  D $  / !   ( @  * (             86YY %!A<G-E9$%R9W, 4V-O<&5#3$D =6ES8V]P97, 3F%M90!!<F=S $%R9TYA;65S %9I9&"
    "5O5FEE=V5R4V-O<&5#9F< =FEP<V-O<&5S $)L;V-K %-C;W!E $-U<G)E;G1#;VYF:6=U<F%T:6]N %!O<VET:6]N %=I;F1O=U-T>6QE %-C;W!E"
    "0FQO8VL <V-O<&5E>'1E;G-I;VYS $%L;&]W4V-O<&5#:&%N9V5S $%L;&]W0FQO8VM#:&%N9V5S $ES4V-O<&5#9F=/;&0 <VEG=71I;',N07!P;&"
    "EC871I;VY$871A+D%P<&QI8V%T:6]N1&%T85\\                        $     P              \"0    @              !     /  "
    "                        $    !     0    (    !     0    $    !                                     P              "
    " 0         #     @               @         \"     0                    $    !               !     @    $          "
    "                                          .          X    P    !@    @    $          4    (               !       "
    "  !          #@   \" \"   &    \"     (         !0    @    !     0    $         !0 $ !4    !    :0   &-L87-S      "
    "               $-U<G)E;G1#;VYF:6=U<F%T:6]N %-C;W!E0TQ)                 %!O<VET:6]N                 %=I;F1O=U-T>6QE"
    "                       .    4     8    (    !          %    \"     $    =     0         0    '0   '9I<'-C;W!E<RY6:"
    "61E;U9I97=E<E-C;W!E0V9G    #@   #     &    \"     8         !0    @               $         \"0         .    2    "
    " 8    (    #0         %    \"     8    !     0         &    &        -T\"     0    $    #     0    X   !0    !@   "
    " @    &          4    (     0    0    !          D    @          #8@T       '!W0       H'E       # <D .    .     8"
    "    (    !          %    \"     $    (     0         0    \"    '5N9&]C:V5D#@   ' !   &    \"     (         !0    "
    "@    !     0    $         !0 $  H    !    *    %-C;W!E0V9G  !\";&]C:TYA;64 5FES:6)L90   %9E<G-I;VX    .    2     8"
    "    (    #0         %    \"     8    !     0         &    &        -T\"     0    $    \"     @    X   !     !@    "
    "@    $          4    (     0    D    !         !     )    +T]R:6=N:6%L          X    P    !@    @    $          4 "
    "   (     0    ,    !         !   P!O9F8 #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "          #P/PX   \"H!0  !@    @    !          4    (    !     $    !          X    X    !@    @    \"          4 "
    "   (     0         !          4 !  !     0         .    , $   8    (     @         %    \"     $    !     0       "
    "  %  0 \"P    $    L    3F%M90        !!<F=S         %!A<G-E9$%R9W, 07)G3F%M97,         #@   #     &    \"     0  "
    "       !0    @               $         $          .    *     8    (     0         %    \"                0        "
    " .    *     8    (     0         %    \"                0         .    *     8    (     0         %    \"         "
    "       0         .    , (   8    (     @         %    \"     $    !     0         %  0 %0    $   !^    0FQO8VL    "
    "                 4V-O<&4                     0W5R<F5N=$-O;F9I9W5R871I;VX 4V-O<&5#3$D                 4&]S:71I;VX  "
    "               5VEN9&]W4W1Y;&4                .    ,     8    (    !@         %    \"                0         )  "
    "        X    P    !@    @    &          4    (               !          D         #@   #     &    \"     8        "
    " !0    @               $         \"0         .    ,     8    (    !@         %    \"                0         )   "
    "       X   !0    !@    @    &          4    (     0    0    !          D    @           P>T       *!V0       H'E  "
    "     # <D .    .     8    (    !          %    \"     $    (     0         0    \"    '5N9&]C:V5D#@   ,@!   &    \""
    "     (         !0    @    !     0    $         !0 $ \"H    !    J    $%L;&]W4V-O<&5#:&%N9V5S                      "
    "           $%L;&]W0FQO8VM#:&%N9V5S                                 $ES4V-O<&5#9F=/;&0                             "
    "         '-I9W5T:6QS+D%P<&QI8V%T:6]N1&%T82Y!<'!L:6-A=&EO;D1A=&%?  X    P    !@    @    ) @        4    (     0    "
    "$    !          (  0 !    #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    .    ,     "
    "8    (    \"0(        %    \"     $    !     0         \"  $       X    X    !@    @    \"          4    (     0  "
    "  $    !          4 !  !     0         .    B     8    (    \"0         %    \"     $   !8     0         \"    6  "
    "    !24T     #@   $@    &    \"     (         !0    @    !     0    $         !0 $  4    !    !0   $U#3U,     #@  "
    "       "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    4 $   8    (     @         %    \"     $    !     0         %  0 #0    $    :    4V-O<&"
    "5#9F=.86UE %-C;W!E                   .    4     8    (    !          %    \"     $    =     0         0    '0   '9"
    "I<'-C;W!E<RY6:61E;U9I97=E<E-C;W!E0V9G    #@   )@    &    \"    !$          0         !  0 34-/4P$    :    <V-O<&5E"
    ">'1E;G-I;VYS+E-C;W!E0FQO8VL        .    2     8    (    #0         %    \"     8    !     0         &    &        "
    "-T\"     0    $    !     P    X   !H#0  !@    @    )          4    (     0   #@-   !          (    X#0    %)30    "
    " .    F P   8    (     @         %    \"     $    !     0         %  0 !0    $    %    34-/4P     .    4 P   8    "
    "(    $0         !          $ ! !-0T]3 0    T   !&:6QE5W)A<'!E<E]?    #@   ! ,   &    \"     $         !0    @    &"
    "     0    $         #@   %@\"   &    \"     D         !0    @    H @   0    $          @   \"@\"   \"    %    \"@!"
    "  !H 0  D $  / !   ( @  * (             86YY %!A<G-E9$%R9W, 4V-O<&5#3$D =6ES8V]P97, 3F%M90!!<F=S $%R9TYA;65S %9I9&"
    "5O5FEE=V5R4V-O<&5#9F< =FEP<V-O<&5S $)L;V-K %-C;W!E $-U<G)E;G1#;VYF:6=U<F%T:6]N %!O<VET:6]N %=I;F1O=U-T>6QE %-C;W!E"
    "0FQO8VL <V-O<&5E>'1E;G-I;VYS $%L;&]W4V-O<&5#:&%N9V5S $%L;&]W0FQO8VM#:&%N9V5S $ES4V-O<&5#9F=/;&0 <VEG=71I;',N07!P;&"
    "EC871I;VY$871A+D%P<&QI8V%T:6]N1&%T85\\                        $     P              \"0    @              !     /  "
    "                        $    !     0    (    !     0    $    !                                     P              "
    " 0         #     @               @         \"     0                    $    !               !     @    $          "
    "                                          .          X    P    !@    @    $          4    (               !       "
    "  !          #@   \" \"   &    \"     (         !0    @    !     0    $         !0 $ !4    !    :0   &-L87-S      "
    "               $-U<G)E;G1#;VYF:6=U<F%T:6]N %-C;W!E0TQ)                 %!O<VET:6]N                 %=I;F1O=U-T>6QE"
    "                       .    4     8    (    !          %    \"     $    =     0         0    '0   '9I<'-C;W!E<RY6:"
    "61E;U9I97=E<E-C;W!E0V9G    #@   #     &    \"     8         !0    @               $         \"0         .    2    "
    " 8    (    #0         %    \"     8    !     0         &    &        -T\"     0    $    #     0    X   !0    !@   "
    " @    &          4    (     0    0    !          D    @          #8@T       '!W0       H'E       # <D .    .     8"
    "    (    !          %    \"     $    (     0         0    \"    '5N9&]C:V5D#@   &@!   &    \"     (         !0    "
    "@    !     0    $         !0 $  H    !    *    %-C;W!E0V9G  !\";&]C:TYA;64 5FES:6)L90   %9E<G-I;VX    .    2     8"
    "    (    #0         %    \"     8    !     0         &    &        -T\"     0    $    \"     @    X    X    !@    "
    "@    $          4    (     0    8    !         !     &    +T9I;F%L   .    ,     8    (    !          %    \"     $"
    "    #     0         0  , ;V9F  X    X    !@    @    &          4    (     0    $    !          D    (            \\"
    "#\\.    J 4   8    (     0         %    \"     0    !     0         .    .     8    (     @         %    \"     $ "
    "         0         %  0  0    $         #@   # !   &    \"     (         !0    @    !     0    $         !0 $  L  "
    "  !    +    $YA;64         07)G<P        !087)S961!<F=S $%R9TYA;65S          X    P    !@    @    $          4    "
    "(               !         !          #@   \"@    &    \"     $         !0    @               $         #@   \"@   "
    " &    \"     $         !0    @               $         #@   \"@    &    \"     $         !0    @               $  "
    "       #@   # \"   &    \"     (         !0    @    !     0    $         !0 $ !4    !    ?@   $)L;V-K             "
    "        %-C;W!E                     $-U<G)E;G1#;VYF:6=U<F%T:6]N %-C;W!E0TQ)                 %!O<VET:6]N           "
    "      %=I;F1O=U-T>6QE                #@   #     &    \"     8         !0    @               $         \"0         "
    ".    ,     8    (    !@         %    \"                0         )          X    P    !@    @    &          4    ("
    "               !          D         #@   #     &    \"     8         !0    @               $         \"0         ."
    "    4     8    (    !@         %    \"     $    $     0         )    (           ,'M       \"@=D       *!Y0       "
    "P') #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !U;F1O8VME9 X   #( 0  !@    @    \""
    "          4    (     0    $    !          4 !  J     0   *@   !!;&QO=U-C;W!E0VAA;F=E<P                            "
    "    !!;&QO=T)L;V-K0VAA;F=E<P                                !)<U-C;W!E0V9G3VQD                                    "
    "  !S:6=U=&EL<RY!<'!L:6-A=&EO;D1A=&$N07!P;&EC871I;VY$871A7P .    ,     8    (    \"0(        %    \"     $    !    "
    " 0         \"  $  0    X    P    !@    @    ) @        4    (     0    $    !          (  0 !    #@   #     &    \""
    "     D\"        !0    @    !     0    $          @ !       .    .     8    (     @         %    \"     $    !     "
    "0         %  0  0    $         #@   (@    &    \"     D         !0    @    !    6     $          @   %@      4E-  "
    "    X   !(    !@    @    \"          4    (     0    $    !          4 !  %     0    4   !-0T]3      X         "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    )     0         0    \"0   &)L;V-K<')O8P         "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    )     0         0    \"0   &)L;V-K<')O8P         "
  }
}
# Finite State Machines
#
#    Stateflow Version 7.5 (R2010a) dated Mar  4 2011, 18:49:46
#
#


Stateflow {
  machine {
    id			    1
    name		    "YCbCrTesting"
    created		    "22-Apr-2012 18:16:15"
    isLibrary		    0
    firstTarget		    44
    sfVersion		    75014001
  }
  chart {
    id			    2
    name		    "Encoder/Block Processing/Block iterator/sub-block process/Transform coder/Bit Pack"
    windowPosition	    [660.75 -81.75 200.25 189.75]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1680 1050 0.9306951423785592]
    treeNode		    [0 3 0 0]
    firstTransition	    5
    firstJunction	    4
    viewObj		    2
    machine		    1
    ssIdHighWaterMark	    5
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    6
    chartFileNumber	    2
    disableImplicitCasting  1
    eml {
      name		      "bitpack"
    }
    noDebugging		    1
    supportVariableSizing   0
  }
  state {
    id			    3
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    2
    treeNode		    [2 0 0 0]
    superState		    SUBCHART
    subviewer		    2
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function out=bitpack(in) \n\n% Pack output bits into given length using run length coding. The fi"
      "rst \n% coefficient (DC) is coded using 32 bits. The AC coefficients are run \n% length coded using 4 bits for r"
      "un and 8 bits for value. The output is uint32.\n\npersistent prev_out;\nif isempty(prev_out)\n    prev_out = uin"
      "t32(zeros(20,1));\nend\n    out=uint32(prev_out);\n    % Bit Pack Routine  \n    bitpos=int32(0); \n    Temp= ui"
      "nt32(0); \n    run =  uint32(0); \n    outpos = 2; \n    pval=single(0); \n    cval=single(0);\n  \n    numcoefs"
      " = 64;\n    \n    out1 =  int32(fix(in(1)));\n    \n    if out1>=-1   \n       out(1) = uint32(out1);\n    else\n"
      "       out(1) = uint32(intmax('uint32') - uint32(abs(out1)) +uint32(2));\n    end\n\n    % ac coefficients\n    "
      "% 4 bit - run length followed by 8 bit coef value  \n    pval(:) = fix(in(2)+0.5);\n    if (pval > 127),  pval(:"
      ") = 127; end % saturate  \n    if (pval < -128), pval(:) = -128; end\n\n    run(:) = 0;\n    for i=(3): numcoefs"
      "   \n        cval(:) = floor(in(i)+0.5); \n        if (pval == cval && run < 14)  \n            run(:)=run(:)+1;"
      "\n        else  \n            [flag, bitpos, out, Temp, outpos] = putbits(bitpos, out, Temp, outpos, run, 4);\n "
      "           if (~flag) \n                prev_out=out;\n                return; \n            end\n\n            "
      "if (pval > 127),  pval(:) = 127;  end % saturate  \n            if (pval < -128), pval(:) = -128; end\n         "
      "   pval(:) = pval+128; % make positive  \n\n            [flag, bitpos, out, Temp, outpos] = putbits(bitpos, out,"
      " Temp, outpos, uint32(pval), 8);\n            if (~flag) \n                prev_out=out;\n                return"
      "; \n            end\n\n            run(:) = 0;\n        end\n        pval(:) = cval;\n    end\n\n    % last coef"
      "ficient  \n    [flag, bitpos, out, Temp, outpos] = putbits(bitpos, out, Temp, outpos, run, 4);\n    if (~flag) \n"
      "        prev_out=out;\n        return; \n    end\n\n    if (pval > 127),  pval(:) = 127;  end % saturate \n    i"
      "f (pval < -128), pval(:) = -128; end\n    pval(:) = pval+128; % make positive \n\n    [flag, bitpos, out, Temp, "
      "outpos] = putbits(bitpos, out, Temp, outpos, pval, 8);\n    if (~flag) \n        prev_out=out;\n        return; "
      "\n    end\n\n    [bitpos, out, Temp, outpos] = flushbits(bitpos, out, Temp, outpos);%#ok\n    prev_out=out;\nend"
      "\n\n%%========================================================================\nfunction [flag, bitposO, outO, T"
      "empO, outposO] = putbits(bitpos, out, Temp, outpos, val, bits)\n     \n    valIn = uint32(val);\n    bitsIn=int3"
      "2(bits);\n    bitposO = int32(bitpos);\n    outO = uint32(out);\n    TempO = uint32(Temp);\n    outposO = outpos"
      ";\n    \n    if (bitposO + bitsIn > 32)  \n        bitsleft = int32(32 - bitposO);\n        bval=uint32(0);\n   "
      "     bval(:) = bitshift(valIn, -(bitsIn-bitsleft)); \n        TempO(:) = bitor(TempO,bval); \n        outO(outpo"
      "sO) = TempO;\n        outposO = outposO+1;\n        if (outposO > length(out))  \n            flag = 0;\n       "
      "     return;\n        end\n        TempO = uint32(0);\n        bitposO(:) = int32(0);\n        bitsIn(:) = bitsI"
      "n-bitsleft; \n        valIn(:)=bitshift(valIn, 32-bitsIn);  \n        valIn(:)=bitshift(valIn, -(32-bitsIn)); \n"
      "    end\n    valIn(:)=bitshift(valIn, (32-(bitsIn+(bitposO))));  \n    TempO = bitor(TempO, valIn); \n    bitpos"
      "O(:) = bitposO + bitsIn;\n    flag=1;\nend\n\n%%================================================================"
      "========\nfunction [bitposO, outO, TempO, outposO, out] = flushbits(bitpos, out, Temp, outpos)\n \n    [flag, bi"
      "tposO, outO, TempO, outposO] = putbits(bitpos, out, Temp, outpos, 15, 4);\n    if (~flag) \n        return; \n  "
      "  end\n    if (outposO > length(out)+1), return; end\n    outO(outposO) = TempO;\nend \n"
      editorLayout	      "100 M4x1[25 25 1080 732]"
      fimathString	      "fimath(...\n'RoundMode', 'floor',...\n'OverflowMode', 'wrap',...\n'ProductMode', 'KeepLSB', "
      "'ProductWordLength', 32,...\n'SumMode', 'KeepLSB', 'SumWordLength', 32,...\n'CastBeforeSum', true)"
      fimathForFiConstructors FimathMatlabFactoryDefault
      emlDefaultFimath	      FimathUserSpecified
    }
  }
  junction {
    id			    4
    position		    [23.5747 49.5747 7]
    chart		    2
    linkNode		    [2 0 0]
    subviewer		    2
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    5
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      4
      intersection	      [7 0 -1 -1 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    2
    linkNode		    [2 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    2
    drawStyle		    SMART
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    6
    ssIdNumber		    4
    name		    "in"
    linkNode		    [2 0 7]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    7
    ssIdNumber		    5
    name		    "out"
    linkNode		    [2 6 0]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"20"
      }
      type {
	primitive		SF_UINT32_TYPE
      }
      frame		      SF_FRAME_NO
    }
    dataType		    "uint32"
  }
  instance {
    id			    8
    name		    "Encoder/Block Processing/Block iterator/sub-block process/Transform coder/Bit Pack"
    machine		    1
    chart		    2
  }
  chart {
    id			    9
    name		    "Decoder/Block Processing/Block iterator/sub-block process/Transform decoder/Bit Unpack"
    windowPosition	    [690.75 -111.75 200.25 189.75]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1680 1050 0.9306951423785592]
    treeNode		    [0 10 0 0]
    firstTransition	    12
    firstJunction	    11
    viewObj		    9
    machine		    1
    ssIdHighWaterMark	    5
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    13
    chartFileNumber	    4
    disableImplicitCasting  1
    eml {
      name		      "bitunpack"
    }
    noDebugging		    1
    supportVariableSizing   0
  }
  state {
    id			    10
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    9
    treeNode		    [9 0 0 0]
    superState		    SUBCHART
    subviewer		    9
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function out=bitunpack(in)\n\n% Unpack the bits packed by the bit pack block. If there are not en"
      "ough \n% values in the packed stream the rest of the output is filled with zeros.\n\npersistent prev_out;\nif is"
      "empty(prev_out)\n    prev_out = single(zeros(64,1));\nend\n    out = prev_out;\n    cbits= int32(0); \n    inpos"
      "=2; \n    Temp = uint32(0); \n    run = uint32(0);\n    val = uint32(0);\n   \n    numcoefs = 64;\n    if bitget"
      "(in(1),32)%negative\n        out(1)=-int32(intmax('uint32')- uint32(in(1))) - int32(1);\n    else\n        out(1"
      ")=int32(in(1));\n    end\n    \n    % ac coefficients\n    % 4 bit - run length followed by 8 bit coef value  \n"
      "    i=2;\n    while (i<=numcoefs)   \n         \n        [flag, cbits, inpos, Temp, run] = getbits(cbits, inpos,"
      " Temp, in, run, 4);\n        if (~flag) \n            break; \n        end\n        if (run == 15), break;   end"
      " % end of stream  \n        \n        [flag, cbits, inpos, Temp, val] = getbits(cbits, inpos, Temp, in, val, 8);"
      "\n        if (~flag) \n            break; \n        end \n        \n        for j= i: min(run+i, numcoefs)    \n"
      "            out(j) = single(single(val)-128.0);  \n        end\n        i = i + double(run)+1;\n    end\n\n    %"
      " when we havent got all coefs in the stream \n    for i=i:numcoefs    \n        out(i) = 0;\n    end\n    prev_o"
      "ut(:)=out;\nend\n\n%%=================================================\nfunction [flag, cbitsO, inposO, TempO, v"
      "alO] = getbits(cbits, inpos, Temp, in, val, bits)\n\n    lval = uint32(0); \n    temp = uint32(0);\n    cbitsO ="
      " int32(cbits);\n    inposO = inpos;\n    TempO = uint32(Temp);\n    valO = uint32(val);\n    inwidth = length(in"
      ");\n    if (cbitsO < bits)  \n        if (inposO > inwidth) \n            flag=0;\n            return; \n       "
      " end\n\n        lval(:) =  bitshift(TempO, -(32-cbitsO));  \n        bits(:) = bits - cbitsO;\n        TempO = i"
      "n(inposO); inposO = inposO +1;  \n        lval = bitshift(lval, bits);  \n        cbitsO(:) = int32(32);\n    en"
      "d\n\n    temp(:) = bitshift(TempO, -(32-bits));  \n    TempO(:) = bitshift(TempO, bits);  \n    valO(:) = bitor("
      "lval, temp); \n    cbitsO(:) = cbitsO - bits;\n\n    flag = 1;\nend\n\n\n"
      editorLayout	      "100 M4x1[667 121 855 886]"
      breakpoints	      "100 M[6]"
      fimathString	      "fimath(...\n'RoundMode', 'floor',...\n'OverflowMode', 'wrap',...\n'ProductMode', 'KeepLSB', "
      "'ProductWordLength', 32,...\n'SumMode', 'KeepLSB', 'SumWordLength', 32,...\n'CastBeforeSum', true)"
      fimathForFiConstructors FimathMatlabFactoryDefault
      emlDefaultFimath	      FimathUserSpecified
    }
  }
  junction {
    id			    11
    position		    [23.5747 49.5747 7]
    chart		    9
    linkNode		    [9 0 0]
    subviewer		    9
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    12
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      11
      intersection	      [7 0 -1 -1 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    9
    linkNode		    [9 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    9
    drawStyle		    SMART
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    13
    ssIdNumber		    4
    name		    "in"
    linkNode		    [9 0 14]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    14
    ssIdNumber		    5
    name		    "out"
    linkNode		    [9 13 0]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"64"
      }
      type {
	primitive		SF_SINGLE_TYPE
      }
      frame		      SF_FRAME_NO
    }
    dataType		    "single"
  }
  instance {
    id			    15
    name		    "Decoder/Block Processing/Block iterator/sub-block process/Transform decoder/Bit Unpack"
    machine		    1
    chart		    9
  }
  chart {
    id			    16
    name		    "Decoder/Block Processing/Block iterator/sub-block process/Transform decoder1/Bit Unpack"
    windowPosition	    [690.75 -111.75 200.25 189.75]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1680 1050 0.9306951423785592]
    treeNode		    [0 17 0 0]
    firstTransition	    19
    firstJunction	    18
    viewObj		    16
    machine		    1
    ssIdHighWaterMark	    5
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    20
    chartFileNumber	    5
    disableImplicitCasting  1
    eml {
      name		      "bitunpack"
    }
    noDebugging		    1
    supportVariableSizing   0
  }
  state {
    id			    17
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    16
    treeNode		    [16 0 0 0]
    superState		    SUBCHART
    subviewer		    16
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function out=bitunpack(in)\n\n% Unpack the bits packed by the bit pack block. If there are not en"
      "ough \n% values in the packed stream the rest of the output is filled with zeros.\n\npersistent prev_out;\nif is"
      "empty(prev_out)\n    prev_out = single(zeros(64,1));\nend\n    out = prev_out;\n    cbits= int32(0); \n    inpos"
      "=2; \n    Temp = uint32(0); \n    run = uint32(0);\n    val = uint32(0);\n   \n    numcoefs = 64;\n    if bitget"
      "(in(1),32)%negative\n        out(1)=-int32(intmax('uint32')- uint32(in(1))) - int32(1);\n    else\n        out(1"
      ")=int32(in(1));\n    end\n    \n    % ac coefficients\n    % 4 bit - run length followed by 8 bit coef value  \n"
      "    i=2;\n    while (i<=numcoefs)   \n         \n        [flag, cbits, inpos, Temp, run] = getbits(cbits, inpos,"
      " Temp, in, run, 4);\n        if (~flag) \n            break; \n        end\n        if (run == 15), break;   end"
      " % end of stream  \n        \n        [flag, cbits, inpos, Temp, val] = getbits(cbits, inpos, Temp, in, val, 8);"
      "\n        if (~flag) \n            break; \n        end \n        \n        for j= i: min(run+i, numcoefs)    \n"
      "            out(j) = single(single(val)-128.0);  \n        end\n        i = i + double(run)+1;\n    end\n\n    %"
      " when we havent got all coefs in the stream \n    for i=i:numcoefs    \n        out(i) = 0;\n    end\n    prev_o"
      "ut(:)=out;\nend\n\n%%=================================================\nfunction [flag, cbitsO, inposO, TempO, v"
      "alO] = getbits(cbits, inpos, Temp, in, val, bits)\n\n    lval = uint32(0); \n    temp = uint32(0);\n    cbitsO ="
      " int32(cbits);\n    inposO = inpos;\n    TempO = uint32(Temp);\n    valO = uint32(val);\n    inwidth = length(in"
      ");\n    if (cbitsO < bits)  \n        if (inposO > inwidth) \n            flag=0;\n            return; \n       "
      " end\n\n        lval(:) =  bitshift(TempO, -(32-cbitsO));  \n        bits(:) = bits - cbitsO;\n        TempO = i"
      "n(inposO); inposO = inposO +1;  \n        lval = bitshift(lval, bits);  \n        cbitsO(:) = int32(32);\n    en"
      "d\n\n    temp(:) = bitshift(TempO, -(32-bits));  \n    TempO(:) = bitshift(TempO, bits);  \n    valO(:) = bitor("
      "lval, temp); \n    cbitsO(:) = cbitsO - bits;\n\n    flag = 1;\nend\n\n\n"
      editorLayout	      "100 M4x1[667 121 855 886]"
      breakpoints	      "100 M[6]"
      fimathString	      "fimath(...\n'RoundMode', 'floor',...\n'OverflowMode', 'wrap',...\n'ProductMode', 'KeepLSB', "
      "'ProductWordLength', 32,...\n'SumMode', 'KeepLSB', 'SumWordLength', 32,...\n'CastBeforeSum', true)"
      fimathForFiConstructors FimathMatlabFactoryDefault
      emlDefaultFimath	      FimathUserSpecified
    }
  }
  junction {
    id			    18
    position		    [23.5747 49.5747 7]
    chart		    16
    linkNode		    [16 0 0]
    subviewer		    16
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    19
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      18
      intersection	      [7 0 -1 -1 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    16
    linkNode		    [16 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    16
    drawStyle		    SMART
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    20
    ssIdNumber		    4
    name		    "in"
    linkNode		    [16 0 21]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    21
    ssIdNumber		    5
    name		    "out"
    linkNode		    [16 20 0]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"64"
      }
      type {
	primitive		SF_SINGLE_TYPE
      }
      frame		      SF_FRAME_NO
    }
    dataType		    "single"
  }
  instance {
    id			    22
    name		    "Decoder/Block Processing/Block iterator/sub-block process/Transform decoder1/Bit Unpack"
    machine		    1
    chart		    16
  }
  chart {
    id			    23
    name		    "Decoder/Block Processing/Block iterator/sub-block process/Transform decoder2/Bit Unpack"
    windowPosition	    [690.75 -111.75 200.25 189.75]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1680 1050 0.9306951423785592]
    treeNode		    [0 24 0 0]
    firstTransition	    26
    firstJunction	    25
    viewObj		    23
    machine		    1
    ssIdHighWaterMark	    5
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    27
    chartFileNumber	    6
    disableImplicitCasting  1
    eml {
      name		      "bitunpack"
    }
    noDebugging		    1
    supportVariableSizing   0
  }
  state {
    id			    24
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    23
    treeNode		    [23 0 0 0]
    superState		    SUBCHART
    subviewer		    23
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function out=bitunpack(in)\n\n% Unpack the bits packed by the bit pack block. If there are not en"
      "ough \n% values in the packed stream the rest of the output is filled with zeros.\n\npersistent prev_out;\nif is"
      "empty(prev_out)\n    prev_out = single(zeros(64,1));\nend\n    out = prev_out;\n    cbits= int32(0); \n    inpos"
      "=2; \n    Temp = uint32(0); \n    run = uint32(0);\n    val = uint32(0);\n   \n    numcoefs = 64;\n    if bitget"
      "(in(1),32)%negative\n        out(1)=-int32(intmax('uint32')- uint32(in(1))) - int32(1);\n    else\n        out(1"
      ")=int32(in(1));\n    end\n    \n    % ac coefficients\n    % 4 bit - run length followed by 8 bit coef value  \n"
      "    i=2;\n    while (i<=numcoefs)   \n         \n        [flag, cbits, inpos, Temp, run] = getbits(cbits, inpos,"
      " Temp, in, run, 4);\n        if (~flag) \n            break; \n        end\n        if (run == 15), break;   end"
      " % end of stream  \n        \n        [flag, cbits, inpos, Temp, val] = getbits(cbits, inpos, Temp, in, val, 8);"
      "\n        if (~flag) \n            break; \n        end \n        \n        for j= i: min(run+i, numcoefs)    \n"
      "            out(j) = single(single(val)-128.0);  \n        end\n        i = i + double(run)+1;\n    end\n\n    %"
      " when we havent got all coefs in the stream \n    for i=i:numcoefs    \n        out(i) = 0;\n    end\n    prev_o"
      "ut(:)=out;\nend\n\n%%=================================================\nfunction [flag, cbitsO, inposO, TempO, v"
      "alO] = getbits(cbits, inpos, Temp, in, val, bits)\n\n    lval = uint32(0); \n    temp = uint32(0);\n    cbitsO ="
      " int32(cbits);\n    inposO = inpos;\n    TempO = uint32(Temp);\n    valO = uint32(val);\n    inwidth = length(in"
      ");\n    if (cbitsO < bits)  \n        if (inposO > inwidth) \n            flag=0;\n            return; \n       "
      " end\n\n        lval(:) =  bitshift(TempO, -(32-cbitsO));  \n        bits(:) = bits - cbitsO;\n        TempO = i"
      "n(inposO); inposO = inposO +1;  \n        lval = bitshift(lval, bits);  \n        cbitsO(:) = int32(32);\n    en"
      "d\n\n    temp(:) = bitshift(TempO, -(32-bits));  \n    TempO(:) = bitshift(TempO, bits);  \n    valO(:) = bitor("
      "lval, temp); \n    cbitsO(:) = cbitsO - bits;\n\n    flag = 1;\nend\n\n\n"
      editorLayout	      "100 M4x1[667 121 855 886]"
      breakpoints	      "100 M[6]"
      fimathString	      "fimath(...\n'RoundMode', 'floor',...\n'OverflowMode', 'wrap',...\n'ProductMode', 'KeepLSB', "
      "'ProductWordLength', 32,...\n'SumMode', 'KeepLSB', 'SumWordLength', 32,...\n'CastBeforeSum', true)"
      fimathForFiConstructors FimathMatlabFactoryDefault
      emlDefaultFimath	      FimathUserSpecified
    }
  }
  junction {
    id			    25
    position		    [23.5747 49.5747 7]
    chart		    23
    linkNode		    [23 0 0]
    subviewer		    23
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    26
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      25
      intersection	      [7 0 -1 -1 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    23
    linkNode		    [23 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    23
    drawStyle		    SMART
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    27
    ssIdNumber		    4
    name		    "in"
    linkNode		    [23 0 28]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    28
    ssIdNumber		    5
    name		    "out"
    linkNode		    [23 27 0]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"64"
      }
      type {
	primitive		SF_SINGLE_TYPE
      }
      frame		      SF_FRAME_NO
    }
    dataType		    "single"
  }
  instance {
    id			    29
    name		    "Decoder/Block Processing/Block iterator/sub-block process/Transform decoder2/Bit Unpack"
    machine		    1
    chart		    23
  }
  chart {
    id			    30
    name		    "Encoder/Block Processing/Block iterator/sub-block process/Transform coder1/Bit Pack"
    windowPosition	    [660.75 -81.75 200.25 189.75]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1680 1050 0.9306951423785592]
    treeNode		    [0 31 0 0]
    firstTransition	    33
    firstJunction	    32
    viewObj		    30
    machine		    1
    ssIdHighWaterMark	    5
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    34
    chartFileNumber	    13
    disableImplicitCasting  1
    eml {
      name		      "bitpack"
    }
    noDebugging		    1
    supportVariableSizing   0
  }
  state {
    id			    31
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    30
    treeNode		    [30 0 0 0]
    superState		    SUBCHART
    subviewer		    30
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function out=bitpack(in) \n\n% Pack output bits into given length using run length coding. The fi"
      "rst \n% coefficient (DC) is coded using 32 bits. The AC coefficients are run \n% length coded using 4 bits for r"
      "un and 8 bits for value. The output is uint32.\n\npersistent prev_out;\nif isempty(prev_out)\n    prev_out = uin"
      "t32(zeros(20,1));\nend\n    out=uint32(prev_out);\n    % Bit Pack Routine  \n    bitpos=int32(0); \n    Temp= ui"
      "nt32(0); \n    run =  uint32(0); \n    outpos = 2; \n    pval=single(0); \n    cval=single(0);\n  \n    numcoefs"
      " = 64;\n    \n    out1 =  int32(fix(in(1)));\n    \n    if out1>=-1   \n       out(1) = uint32(out1);\n    else\n"
      "       out(1) = uint32(intmax('uint32') - uint32(abs(out1)) +uint32(2));\n    end\n\n    % ac coefficients\n    "
      "% 4 bit - run length followed by 8 bit coef value  \n    pval(:) = fix(in(2)+0.5);\n    if (pval > 127),  pval(:"
      ") = 127; end % saturate  \n    if (pval < -128), pval(:) = -128; end\n\n    run(:) = 0;\n    for i=(3): numcoefs"
      "   \n        cval(:) = floor(in(i)+0.5); \n        if (pval == cval && run < 14)  \n            run(:)=run(:)+1;"
      "\n        else  \n            [flag, bitpos, out, Temp, outpos] = putbits(bitpos, out, Temp, outpos, run, 4);\n "
      "           if (~flag) \n                prev_out=out;\n                return; \n            end\n\n            "
      "if (pval > 127),  pval(:) = 127;  end % saturate  \n            if (pval < -128), pval(:) = -128; end\n         "
      "   pval(:) = pval+128; % make positive  \n\n            [flag, bitpos, out, Temp, outpos] = putbits(bitpos, out,"
      " Temp, outpos, uint32(pval), 8);\n            if (~flag) \n                prev_out=out;\n                return"
      "; \n            end\n\n            run(:) = 0;\n        end\n        pval(:) = cval;\n    end\n\n    % last coef"
      "ficient  \n    [flag, bitpos, out, Temp, outpos] = putbits(bitpos, out, Temp, outpos, run, 4);\n    if (~flag) \n"
      "        prev_out=out;\n        return; \n    end\n\n    if (pval > 127),  pval(:) = 127;  end % saturate \n    i"
      "f (pval < -128), pval(:) = -128; end\n    pval(:) = pval+128; % make positive \n\n    [flag, bitpos, out, Temp, "
      "outpos] = putbits(bitpos, out, Temp, outpos, pval, 8);\n    if (~flag) \n        prev_out=out;\n        return; "
      "\n    end\n\n    [bitpos, out, Temp, outpos] = flushbits(bitpos, out, Temp, outpos);%#ok\n    prev_out=out;\nend"
      "\n\n%%========================================================================\nfunction [flag, bitposO, outO, T"
      "empO, outposO] = putbits(bitpos, out, Temp, outpos, val, bits)\n     \n    valIn = uint32(val);\n    bitsIn=int3"
      "2(bits);\n    bitposO = int32(bitpos);\n    outO = uint32(out);\n    TempO = uint32(Temp);\n    outposO = outpos"
      ";\n    \n    if (bitposO + bitsIn > 32)  \n        bitsleft = int32(32 - bitposO);\n        bval=uint32(0);\n   "
      "     bval(:) = bitshift(valIn, -(bitsIn-bitsleft)); \n        TempO(:) = bitor(TempO,bval); \n        outO(outpo"
      "sO) = TempO;\n        outposO = outposO+1;\n        if (outposO > length(out))  \n            flag = 0;\n       "
      "     return;\n        end\n        TempO = uint32(0);\n        bitposO(:) = int32(0);\n        bitsIn(:) = bitsI"
      "n-bitsleft; \n        valIn(:)=bitshift(valIn, 32-bitsIn);  \n        valIn(:)=bitshift(valIn, -(32-bitsIn)); \n"
      "    end\n    valIn(:)=bitshift(valIn, (32-(bitsIn+(bitposO))));  \n    TempO = bitor(TempO, valIn); \n    bitpos"
      "O(:) = bitposO + bitsIn;\n    flag=1;\nend\n\n%%================================================================"
      "========\nfunction [bitposO, outO, TempO, outposO, out] = flushbits(bitpos, out, Temp, outpos)\n \n    [flag, bi"
      "tposO, outO, TempO, outposO] = putbits(bitpos, out, Temp, outpos, 15, 4);\n    if (~flag) \n        return; \n  "
      "  end\n    if (outposO > length(out)+1), return; end\n    outO(outposO) = TempO;\nend \n"
      editorLayout	      "100 M4x1[25 25 1080 732]"
      fimathString	      "fimath(...\n'RoundMode', 'floor',...\n'OverflowMode', 'wrap',...\n'ProductMode', 'KeepLSB', "
      "'ProductWordLength', 32,...\n'SumMode', 'KeepLSB', 'SumWordLength', 32,...\n'CastBeforeSum', true)"
      fimathForFiConstructors FimathMatlabFactoryDefault
      emlDefaultFimath	      FimathUserSpecified
    }
  }
  junction {
    id			    32
    position		    [23.5747 49.5747 7]
    chart		    30
    linkNode		    [30 0 0]
    subviewer		    30
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    33
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      32
      intersection	      [7 0 -1 -1 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    30
    linkNode		    [30 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    30
    drawStyle		    SMART
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    34
    ssIdNumber		    4
    name		    "in"
    linkNode		    [30 0 35]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    35
    ssIdNumber		    5
    name		    "out"
    linkNode		    [30 34 0]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"20"
      }
      type {
	primitive		SF_UINT32_TYPE
      }
      frame		      SF_FRAME_NO
    }
    dataType		    "uint32"
  }
  instance {
    id			    36
    name		    "Encoder/Block Processing/Block iterator/sub-block process/Transform coder1/Bit Pack"
    machine		    1
    chart		    30
  }
  chart {
    id			    37
    name		    "Encoder/Block Processing/Block iterator/sub-block process/Transform coder2/Bit Pack"
    windowPosition	    [660.75 -81.75 200.25 189.75]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1680 1050 0.9306951423785592]
    treeNode		    [0 38 0 0]
    firstTransition	    40
    firstJunction	    39
    viewObj		    37
    machine		    1
    ssIdHighWaterMark	    5
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    41
    chartFileNumber	    15
    disableImplicitCasting  1
    eml {
      name		      "bitpack"
    }
    noDebugging		    1
    supportVariableSizing   0
  }
  state {
    id			    38
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    37
    treeNode		    [37 0 0 0]
    superState		    SUBCHART
    subviewer		    37
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function out=bitpack(in) \n\n% Pack output bits into given length using run length coding. The fi"
      "rst \n% coefficient (DC) is coded using 32 bits. The AC coefficients are run \n% length coded using 4 bits for r"
      "un and 8 bits for value. The output is uint32.\n\npersistent prev_out;\nif isempty(prev_out)\n    prev_out = uin"
      "t32(zeros(20,1));\nend\n    out=uint32(prev_out);\n    % Bit Pack Routine  \n    bitpos=int32(0); \n    Temp= ui"
      "nt32(0); \n    run =  uint32(0); \n    outpos = 2; \n    pval=single(0); \n    cval=single(0);\n  \n    numcoefs"
      " = 64;\n    \n    out1 =  int32(fix(in(1)));\n    \n    if out1>=-1   \n       out(1) = uint32(out1);\n    else\n"
      "       out(1) = uint32(intmax('uint32') - uint32(abs(out1)) +uint32(2));\n    end\n\n    % ac coefficients\n    "
      "% 4 bit - run length followed by 8 bit coef value  \n    pval(:) = fix(in(2)+0.5);\n    if (pval > 127),  pval(:"
      ") = 127; end % saturate  \n    if (pval < -128), pval(:) = -128; end\n\n    run(:) = 0;\n    for i=(3): numcoefs"
      "   \n        cval(:) = floor(in(i)+0.5); \n        if (pval == cval && run < 14)  \n            run(:)=run(:)+1;"
      "\n        else  \n            [flag, bitpos, out, Temp, outpos] = putbits(bitpos, out, Temp, outpos, run, 4);\n "
      "           if (~flag) \n                prev_out=out;\n                return; \n            end\n\n            "
      "if (pval > 127),  pval(:) = 127;  end % saturate  \n            if (pval < -128), pval(:) = -128; end\n         "
      "   pval(:) = pval+128; % make positive  \n\n            [flag, bitpos, out, Temp, outpos] = putbits(bitpos, out,"
      " Temp, outpos, uint32(pval), 8);\n            if (~flag) \n                prev_out=out;\n                return"
      "; \n            end\n\n            run(:) = 0;\n        end\n        pval(:) = cval;\n    end\n\n    % last coef"
      "ficient  \n    [flag, bitpos, out, Temp, outpos] = putbits(bitpos, out, Temp, outpos, run, 4);\n    if (~flag) \n"
      "        prev_out=out;\n        return; \n    end\n\n    if (pval > 127),  pval(:) = 127;  end % saturate \n    i"
      "f (pval < -128), pval(:) = -128; end\n    pval(:) = pval+128; % make positive \n\n    [flag, bitpos, out, Temp, "
      "outpos] = putbits(bitpos, out, Temp, outpos, pval, 8);\n    if (~flag) \n        prev_out=out;\n        return; "
      "\n    end\n\n    [bitpos, out, Temp, outpos] = flushbits(bitpos, out, Temp, outpos);%#ok\n    prev_out=out;\nend"
      "\n\n%%========================================================================\nfunction [flag, bitposO, outO, T"
      "empO, outposO] = putbits(bitpos, out, Temp, outpos, val, bits)\n     \n    valIn = uint32(val);\n    bitsIn=int3"
      "2(bits);\n    bitposO = int32(bitpos);\n    outO = uint32(out);\n    TempO = uint32(Temp);\n    outposO = outpos"
      ";\n    \n    if (bitposO + bitsIn > 32)  \n        bitsleft = int32(32 - bitposO);\n        bval=uint32(0);\n   "
      "     bval(:) = bitshift(valIn, -(bitsIn-bitsleft)); \n        TempO(:) = bitor(TempO,bval); \n        outO(outpo"
      "sO) = TempO;\n        outposO = outposO+1;\n        if (outposO > length(out))  \n            flag = 0;\n       "
      "     return;\n        end\n        TempO = uint32(0);\n        bitposO(:) = int32(0);\n        bitsIn(:) = bitsI"
      "n-bitsleft; \n        valIn(:)=bitshift(valIn, 32-bitsIn);  \n        valIn(:)=bitshift(valIn, -(32-bitsIn)); \n"
      "    end\n    valIn(:)=bitshift(valIn, (32-(bitsIn+(bitposO))));  \n    TempO = bitor(TempO, valIn); \n    bitpos"
      "O(:) = bitposO + bitsIn;\n    flag=1;\nend\n\n%%================================================================"
      "========\nfunction [bitposO, outO, TempO, outposO, out] = flushbits(bitpos, out, Temp, outpos)\n \n    [flag, bi"
      "tposO, outO, TempO, outposO] = putbits(bitpos, out, Temp, outpos, 15, 4);\n    if (~flag) \n        return; \n  "
      "  end\n    if (outposO > length(out)+1), return; end\n    outO(outposO) = TempO;\nend \n"
      editorLayout	      "100 M4x1[25 25 1080 732]"
      fimathString	      "fimath(...\n'RoundMode', 'floor',...\n'OverflowMode', 'wrap',...\n'ProductMode', 'KeepLSB', "
      "'ProductWordLength', 32,...\n'SumMode', 'KeepLSB', 'SumWordLength', 32,...\n'CastBeforeSum', true)"
      fimathForFiConstructors FimathMatlabFactoryDefault
      emlDefaultFimath	      FimathUserSpecified
    }
  }
  junction {
    id			    39
    position		    [23.5747 49.5747 7]
    chart		    37
    linkNode		    [37 0 0]
    subviewer		    37
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    40
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      39
      intersection	      [7 0 -1 -1 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    37
    linkNode		    [37 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    37
    drawStyle		    SMART
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    41
    ssIdNumber		    4
    name		    "in"
    linkNode		    [37 0 42]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    42
    ssIdNumber		    5
    name		    "out"
    linkNode		    [37 41 0]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"20"
      }
      type {
	primitive		SF_UINT32_TYPE
      }
      frame		      SF_FRAME_NO
    }
    dataType		    "uint32"
  }
  instance {
    id			    43
    name		    "Encoder/Block Processing/Block iterator/sub-block process/Transform coder2/Bit Pack"
    machine		    1
    chart		    37
  }
  target {
    id			    44
    name		    "sfun"
    description		    "Default Simulink S-Function Target."
    machine		    1
    linkNode		    [1 0 0]
  }
}
