#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 11 20:50:59 2024
# Process ID: 14433
# Current directory: /home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/vivado.log
# Journal file: /home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/vivado.jou
# Running On        :eecs-digital-07
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :800.552 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33324 MB
# Swap memory       :8589 MB
# Total Virtual     :41914 MB
# Available Virtual :40830 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
blah
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/ip/blah/blah.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/project_1.gen/sources_1/ip/blah'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/ip/blah/blah.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14456
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2148.488 ; gain = 403.656 ; free physical = 27378 ; free virtual = 37535
---------------------------------------------------------------------------------
WARNING: [Synth 8-9661] initial value of parameter 'HPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/addr_calc.sv:2]
WARNING: [Synth 8-9661] initial value of parameter 'VPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/addr_calc.sv:2]
WARNING: [Synth 8-6901] identifier 'HOR_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/addr_calc.sv:3]
WARNING: [Synth 8-6901] identifier 'VERT_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/addr_calc.sv:4]
WARNING: [Synth 8-6901] identifier 'BRAM_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/addr_calc.sv:5]
WARNING: [Synth 8-9661] initial value of parameter 'HPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/circle_barrier.sv:5]
WARNING: [Synth 8-9661] initial value of parameter 'VPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/circle_barrier.sv:5]
WARNING: [Synth 8-6901] identifier 'HOR_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/circle_barrier.sv:8]
WARNING: [Synth 8-6901] identifier 'VERT_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/circle_barrier.sv:9]
WARNING: [Synth 8-6901] identifier 'lbm_state' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/top_level.sv:18]
WARNING: [Synth 8-9661] initial value of parameter 'HPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/lbm.sv:3]
WARNING: [Synth 8-9661] initial value of parameter 'VPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/lbm.sv:3]
WARNING: [Synth 8-6901] identifier 'BRAM_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/lbm.sv:10]
WARNING: [Synth 8-6901] identifier 'wait_counter' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/lbm.sv:113]
WARNING: [Synth 8-6901] identifier 'wait_counter' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/lbm.sv:124]
WARNING: [Synth 8-6901] identifier 'wait_counter' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/lbm.sv:124]
WARNING: [Synth 8-9661] initial value of parameter 'HPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/line_barrier.sv:5]
WARNING: [Synth 8-9661] initial value of parameter 'VPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/line_barrier.sv:5]
WARNING: [Synth 8-6901] identifier 'HOR_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/line_barrier.sv:9]
WARNING: [Synth 8-6901] identifier 'VERT_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/line_barrier.sv:10]
WARNING: [Synth 8-9661] initial value of parameter 'HPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/pixel_calculator.sv:4]
WARNING: [Synth 8-9661] initial value of parameter 'VPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/pixel_calculator.sv:4]
WARNING: [Synth 8-6901] identifier 'BRAM_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/pixel_calculator.sv:11]
WARNING: [Synth 8-9661] initial value of parameter 'HPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/addr_history.sv:2]
WARNING: [Synth 8-9661] initial value of parameter 'VPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/addr_history.sv:2]
WARNING: [Synth 8-6901] identifier 'HOR_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/addr_history.sv:4]
WARNING: [Synth 8-6901] identifier 'VERT_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/addr_history.sv:5]
WARNING: [Synth 8-6901] identifier 'BRAM_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/addr_history.sv:6]
WARNING: [Synth 8-9661] initial value of parameter 'HPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/setup.sv:3]
WARNING: [Synth 8-9661] initial value of parameter 'VPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/setup.sv:3]
WARNING: [Synth 8-6901] identifier 'BRAM_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/setup.sv:10]
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/video_sig_gen.sv:16]
WARNING: [Synth 8-9661] initial value of parameter 'HPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/streaming.sv:3]
WARNING: [Synth 8-9661] initial value of parameter 'VPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/streaming.sv:3]
WARNING: [Synth 8-6901] identifier 'BRAM_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/streaming.sv:10]
WARNING: [Synth 8-6901] identifier 'pass' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/streaming.sv:86]
WARNING: [Synth 8-9661] initial value of parameter 'HPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/principal_to_all.sv:3]
WARNING: [Synth 8-9661] initial value of parameter 'VPIXELS' is omitted [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/principal_to_all.sv:3]
WARNING: [Synth 8-6901] identifier 'HOR_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/principal_to_all.sv:5]
WARNING: [Synth 8-6901] identifier 'VERT_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/principal_to_all.sv:6]
WARNING: [Synth 8-6901] identifier 'HOR_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/principal_to_all.sv:7]
WARNING: [Synth 8-6901] identifier 'VERT_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/principal_to_all.sv:8]
WARNING: [Synth 8-6901] identifier 'BRAM_SIZE' is used before its declaration [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/principal_to_all.sv:9]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'blah' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/.Xil/Vivado-14433-eecs-digital-07/realtime/blah_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blah' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/.Xil/Vivado-14433-eecs-digital-07/realtime/blah_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lbm' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/lbm.sv:3]
	Parameter HPIXELS bound to: 205 - type: integer 
	Parameter VPIXELS bound to: 154 - type: integer 
WARNING: [Synth 8-324] index 9 out of range [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/lbm.sv:69]
WARNING: [Synth 8-324] index 9 out of range [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/lbm.sv:69]
INFO: [Synth 8-6157] synthesizing module 'collision' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:3]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'collision' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:3]
INFO: [Synth 8-6157] synthesizing module 'streaming' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/streaming.sv:3]
	Parameter HPIXELS bound to: 205 - type: integer 
	Parameter VPIXELS bound to: 154 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'principal_to_all' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/principal_to_all.sv:3]
	Parameter HPIXELS bound to: 205 - type: integer 
	Parameter VPIXELS bound to: 154 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'addr_calc' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/addr_calc.sv:2]
	Parameter HPIXELS bound to: 205 - type: integer 
	Parameter VPIXELS bound to: 154 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'addr_calc' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/addr_calc.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'principal_to_all' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/principal_to_all.sv:3]
INFO: [Synth 8-6157] synthesizing module 'addr_history' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/addr_history.sv:2]
	Parameter HPIXELS bound to: 205 - type: integer 
	Parameter VPIXELS bound to: 154 - type: integer 
	Parameter LATENCY bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/pipeline.sv:2]
	Parameter LENGTH bound to: 4 - type: integer 
	Parameter SIZE bound to: 135 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/pipeline.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'addr_history' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/addr_history.sv:2]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized0' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/pipeline.sv:2]
	Parameter LENGTH bound to: 4 - type: integer 
	Parameter SIZE bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized0' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/pipeline.sv:2]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized1' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/pipeline.sv:2]
	Parameter LENGTH bound to: 2 - type: integer 
	Parameter SIZE bound to: 72 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized1' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/pipeline.sv:2]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized2' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/pipeline.sv:2]
	Parameter LENGTH bound to: 2 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized2' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/pipeline.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'streaming' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/streaming.sv:3]
INFO: [Synth 8-6157] synthesizing module 'setup' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/setup.sv:3]
	Parameter HPIXELS bound to: 205 - type: integer 
	Parameter VPIXELS bound to: 154 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'line_barrier' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/line_barrier.sv:3]
	Parameter HPIXELS bound to: 205 - type: integer 
	Parameter VPIXELS bound to: 154 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'line_barrier' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/line_barrier.sv:3]
INFO: [Synth 8-6157] synthesizing module 'circle_barrier' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/circle_barrier.sv:3]
	Parameter HPIXELS bound to: 205 - type: integer 
	Parameter VPIXELS bound to: 154 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'circle_barrier' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/circle_barrier.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'setup' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/setup.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'lbm' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/lbm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'hdmi_clk_wiz_720p' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_clk_wiz_720p' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pixel_calculator' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/pixel_calculator.sv:3]
	Parameter HPIXELS bound to: 205 - type: integer 
	Parameter VPIXELS bound to: 154 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_calculator' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/pixel_calculator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element divisor_reg[27] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[26]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[25]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[24]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[23]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[22]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[21]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[20]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[19]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[18]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[17]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[16]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[15]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[14]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[13]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[12]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[11]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[10]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[9]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[8]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[7]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[6]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[5]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[4]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[3]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[2]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[1]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:71]
WARNING: [Synth 8-3848] Net error_out in module/entity divider does not have driver. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:11]
WARNING: [Synth 8-3848] Net busy_out in module/entity divider does not have driver. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:12]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[18][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[18][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[18][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[18][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[18][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[18][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[18][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[18][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[18][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[17][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[17][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[17][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[17][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[17][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[17][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[17][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[17][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[17][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[16][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[16][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[16][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[16][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[16][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[16][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[16][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[16][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[16][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[15][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[15][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[15][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[15][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[15][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[15][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[15][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[15][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[15][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[14][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[14][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[14][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[14][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[14][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[14][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[14][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[14][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[14][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[13][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[13][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[13][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[13][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[13][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[13][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[13][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[13][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[13][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[12][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[12][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[12][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[12][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[12][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[12][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[12][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[12][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[12][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[11][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[11][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[11][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[11][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[11][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[11][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[11][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[11][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[11][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[10][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[10][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[10][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[10][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[10][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[10][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[10][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[10][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[10][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[9][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[9][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[9][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[9][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[9][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[9][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[9][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[9][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[9][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[8][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[8][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[8][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[8][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[8][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[8][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[8][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[8][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[8][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[7][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[7][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[7][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[7][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[7][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[7][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[7][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[7][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[7][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[6][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[6][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[6][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[6][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[6][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[6][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[6][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[6][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[6][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[5][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[5][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[5][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[5][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[5][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[5][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[5][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[5][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[5][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[4][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[4][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[4][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[4][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[4][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[4][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[4][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[4][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[4][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[3][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[3][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[3][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[3][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[3][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[3][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[3][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[3][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[3][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[2][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[2][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[2][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[2][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[2][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[2][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[2][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[2][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[2][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[1][8] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[1][7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[1][6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[1][5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[1][4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[1][3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[1][2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[1][1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element store_data_in_reg[1][0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:130]
WARNING: [Synth 8-6014] Unused sequential element one_36th_rho_reg was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:171]
WARNING: [Synth 8-6014] Unused sequential element one_9th_rho_reg was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:172]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_squared_times_15_reg' and it is trimmed from '45' to '8' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_2_shifted_reg' and it is trimmed from '23' to '8' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'ux_shifted_reg' and it is trimmed from '23' to '8' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:190]
WARNING: [Synth 8-3936] Found unconnected internal register 'uy_shifted_reg' and it is trimmed from '23' to '8' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'rho_36_pipeline_reg[3]' and it is trimmed from '12' to '8' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:136]
WARNING: [Synth 8-3936] Found unconnected internal register 'rho_36_pipeline_reg[2]' and it is trimmed from '12' to '8' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:136]
WARNING: [Synth 8-3936] Found unconnected internal register 'rho_36_pipeline_reg[1]' and it is trimmed from '12' to '8' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:136]
WARNING: [Synth 8-3936] Found unconnected internal register 'rho_9_pipeline_reg[3]' and it is trimmed from '12' to '8' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:135]
WARNING: [Synth 8-3936] Found unconnected internal register 'rho_9_pipeline_reg[2]' and it is trimmed from '12' to '8' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:135]
WARNING: [Synth 8-3936] Found unconnected internal register 'rho_9_pipeline_reg[1]' and it is trimmed from '12' to '8' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:135]
WARNING: [Synth 8-87] always_comb on 'rho_9_pipeline_reg[0]' did not result in combinational logic [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:122]
WARNING: [Synth 8-87] always_comb on 'rho_36_pipeline_reg[0]' did not result in combinational logic [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:123]
WARNING: [Synth 8-3848] Net data_in_flipped[0] in module/entity streaming does not have driver. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/streaming.sv:30]
WARNING: [Synth 8-6014] Unused sequential element addr_out_reg[7] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/setup.sv:34]
WARNING: [Synth 8-6014] Unused sequential element addr_out_reg[6] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/setup.sv:34]
WARNING: [Synth 8-6014] Unused sequential element addr_out_reg[5] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/setup.sv:34]
WARNING: [Synth 8-6014] Unused sequential element addr_out_reg[4] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/setup.sv:34]
WARNING: [Synth 8-6014] Unused sequential element addr_out_reg[3] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/setup.sv:34]
WARNING: [Synth 8-6014] Unused sequential element addr_out_reg[2] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/setup.sv:34]
WARNING: [Synth 8-6014] Unused sequential element addr_out_reg[1] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/setup.sv:34]
WARNING: [Synth 8-6014] Unused sequential element addr_out_reg[0] was removed.  [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/setup.sv:34]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port pixel_clk_in in module pixel_calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_in in module pixel_calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9][7] in module pixel_calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9][6] in module pixel_calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9][5] in module pixel_calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9][4] in module pixel_calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9][3] in module pixel_calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9][2] in module pixel_calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9][1] in module pixel_calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9][0] in module pixel_calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port error_out in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port busy_out in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_in in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[15] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[14] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[13] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[12] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[11] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[10] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[9] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[8] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[7] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[6] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[5] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[4] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[3] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[2] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn_in in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2254.457 ; gain = 509.625 ; free physical = 27260 ; free virtual = 37419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2272.270 ; gain = 527.438 ; free physical = 27260 ; free virtual = 37419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2272.270 ; gain = 527.438 ; free physical = 27260 ; free virtual = 37419
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2278.207 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37411
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[0].lattice_ram'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[0].lattice_ram'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[1].lattice_ram'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[1].lattice_ram'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[2].lattice_ram'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[2].lattice_ram'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[3].lattice_ram'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[3].lattice_ram'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[4].lattice_ram'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[4].lattice_ram'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[5].lattice_ram'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[5].lattice_ram'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[6].lattice_ram'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[6].lattice_ram'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[7].lattice_ram'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[7].lattice_ram'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[8].lattice_ram'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah/blah_in_context.xdc] for cell 'genblk1[8].lattice_ram'
Parsing XDC File [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2417.020 ; gain = 0.000 ; free physical = 27238 ; free virtual = 37397
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2417.020 ; gain = 0.000 ; free physical = 27238 ; free virtual = 37397
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'genblk1[0].lattice_ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'genblk1[1].lattice_ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'genblk1[2].lattice_ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'genblk1[3].lattice_ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'genblk1[4].lattice_ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'genblk1[5].lattice_ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'genblk1[6].lattice_ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'genblk1[7].lattice_ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'genblk1[8].lattice_ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2417.020 ; gain = 672.188 ; free physical = 27238 ; free virtual = 37397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2417.020 ; gain = 672.188 ; free physical = 27238 ; free virtual = 37397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[0].lattice_ram . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[1].lattice_ram . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[2].lattice_ram . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[3].lattice_ram . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[4].lattice_ram . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[5].lattice_ram . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[6].lattice_ram . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[7].lattice_ram . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk1[8].lattice_ram . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2417.020 ; gain = 672.188 ; free physical = 27238 ; free virtual = 37397
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg[0]' and it is trimmed from '28' to '27' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'rho_9_pipeline_reg[0]' and it is trimmed from '12' to '8' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:122]
WARNING: [Synth 8-3936] Found unconnected internal register 'rho_36_pipeline_reg[0]' and it is trimmed from '12' to '8' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:123]
WARNING: [Synth 8-3936] Found unconnected internal register 'uy_times_3_reg' and it is trimmed from '12' to '8' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:178]
WARNING: [Synth 8-3936] Found unconnected internal register 'ux_times_3_reg' and it is trimmed from '12' to '8' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:177]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lbm'
WARNING: [Synth 8-327] inferring latch for variable 'dividend_reg[0]' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'p_reg[0]' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/divider.sv:31]
WARNING: [Synth 8-327] inferring latch for variable 'rho_36_pipeline_reg[0]' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:123]
WARNING: [Synth 8-327] inferring latch for variable 'rho_9_pipeline_reg[0]' [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:122]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   SETUP |                              001 |                               00
                 WAITING |                              010 |                               11
               STREAMING |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'lbm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2417.020 ; gain = 672.188 ; free physical = 27235 ; free virtual = 37396
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'lbm_state_machine/streamer/explode/genblk1[0].calc' (addr_calc) to 'lbm_state_machine/streamer/explode/genblk1[1].calc'
INFO: [Synth 8-223] decloning instance 'lbm_state_machine/streamer/explode/genblk1[0].calc' (addr_calc) to 'lbm_state_machine/streamer/explode/genblk1[2].calc'
INFO: [Synth 8-223] decloning instance 'lbm_state_machine/streamer/explode/genblk1[0].calc' (addr_calc) to 'lbm_state_machine/streamer/explode/genblk1[7].calc'
INFO: [Synth 8-223] decloning instance 'lbm_state_machine/streamer/explode/genblk1[0].calc' (addr_calc) to 'lbm_state_machine/streamer/explode/genblk1[8].calc'
INFO: [Synth 8-223] decloning instance 'lbm_state_machine/streamer/explode/genblk1[3].calc' (addr_calc) to 'lbm_state_machine/streamer/explode/genblk1[4].calc'
INFO: [Synth 8-223] decloning instance 'lbm_state_machine/streamer/explode/genblk1[3].calc' (addr_calc) to 'lbm_state_machine/streamer/explode/genblk1[5].calc'
INFO: [Synth 8-223] decloning instance 'lbm_state_machine/streamer/explode/genblk1[3].calc' (addr_calc) to 'lbm_state_machine/streamer/explode/genblk1[6].calc'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 12    
	   3 Input   27 Bit       Adders := 104   
	   2 Input   25 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   7 Input   12 Bit       Adders := 2     
	   9 Input   12 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 4     
	   5 Input    8 Bit       Adders := 4     
	   4 Input    8 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 19    
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	  12 Input    5 Bit       Adders := 3     
	   4 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 3     
	   9 Input    4 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 43    
+---Registers : 
	              135 Bit    Registers := 4     
	               72 Bit    Registers := 4     
	               45 Bit    Registers := 1     
	               28 Bit    Registers := 112   
	               27 Bit    Registers := 52    
	               23 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 24    
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 27    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Multipliers : 
	               4x45  Multipliers := 1     
+---Muxes : 
	   2 Input   28 Bit        Muxes := 12    
	   2 Input   27 Bit        Muxes := 104   
	   2 Input   15 Bit        Muxes := 19    
	   3 Input   15 Bit        Muxes := 9     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 13    
	   3 Input   10 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 21    
	   3 Input    8 Bit        Muxes := 12    
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 82    
	   3 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'uy_squared_reg' and it is trimmed from '23' to '10' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:181]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_2_shifted2' and it is trimmed from '45' to '10' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'two_ux_uy_reg' and it is trimmed from '27' to '10' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:182]
WARNING: [Synth 8-3936] Found unconnected internal register 'uy_reg' and it is trimmed from '12' to '10' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:169]
WARNING: [Synth 8-3936] Found unconnected internal register 'ux_squared_reg' and it is trimmed from '23' to '10' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:180]
WARNING: [Synth 8-3936] Found unconnected internal register 'ux_reg' and it is trimmed from '12' to '10' bits. [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/hdl/collision.sv:168]
DSP Report: Generating DSP data_out_reg[8], operation Mode is: (A''*B)'.
DSP Report: register rho_36_pipeline_reg[2] is absorbed into DSP data_out_reg[8].
DSP Report: register rho_36_pipeline_reg[3] is absorbed into DSP data_out_reg[8].
DSP Report: register data_out_reg[8] is absorbed into DSP data_out_reg[8].
DSP Report: operator p_0_out is absorbed into DSP data_out_reg[8].
DSP Report: Generating DSP data_out_reg[7], operation Mode is: (A''*B)'.
DSP Report: register rho_9_pipeline_reg[2] is absorbed into DSP data_out_reg[7].
DSP Report: register rho_9_pipeline_reg[3] is absorbed into DSP data_out_reg[7].
DSP Report: register data_out_reg[7] is absorbed into DSP data_out_reg[7].
DSP Report: operator p_0_out is absorbed into DSP data_out_reg[7].
DSP Report: Generating DSP data_out_reg[6], operation Mode is: (ACIN2*B)'.
DSP Report: register rho_36_pipeline_reg[3] is absorbed into DSP data_out_reg[6].
DSP Report: register data_out_reg[6] is absorbed into DSP data_out_reg[6].
DSP Report: operator p_0_out is absorbed into DSP data_out_reg[6].
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port error_out in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port busy_out in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_in in module divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[15] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[14] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[13] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[12] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[11] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[10] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[9] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[8] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[7] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[6] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[5] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[4] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[3] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_in[2] in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn_in in module lbm is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][27]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][26]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][25]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][24]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][23]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][22]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][21]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][20]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][19]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][18]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][17]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][16]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][15]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][14]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][13]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][12]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][11]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][10]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][9]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][8]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][7]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][6]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][5]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][4]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][3]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][2]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][1]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (dividend_reg[0][0]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][26]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][25]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][24]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][23]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][22]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][21]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][20]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][19]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][18]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][17]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][16]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][15]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][14]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][13]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][12]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][11]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][10]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][9]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][8]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][7]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][6]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][5]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][4]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][3]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][2]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][1]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (p_reg[0][0]) is unused and will be removed from module divider.
WARNING: [Synth 8-3332] Sequential element (rho_36_pipeline_reg[0][7]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (rho_36_pipeline_reg[0][6]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (rho_36_pipeline_reg[0][5]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (rho_36_pipeline_reg[0][4]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (rho_36_pipeline_reg[0][3]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (rho_36_pipeline_reg[0][2]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (rho_36_pipeline_reg[0][1]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (rho_36_pipeline_reg[0][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (rho_9_pipeline_reg[0][7]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (rho_9_pipeline_reg[0][6]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (rho_9_pipeline_reg[0][5]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (rho_9_pipeline_reg[0][4]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (rho_9_pipeline_reg[0][3]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (rho_9_pipeline_reg[0][2]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (rho_9_pipeline_reg[0][1]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (rho_9_pipeline_reg[0][0]) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (u_squared_times_15_reg) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (u_squared_times_15_reg__0) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (u_squared_times_15_reg__1) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (u_squared_times_15_reg__2) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (u_squared_times_15_reg__3) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (u_squared_times_15_reg__4) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (u_squared_times_15_reg__5) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (u_squared_times_15_reg__6) is unused and will be removed from module collision.
WARNING: [Synth 8-3332] Sequential element (u_squared_times_15_reg__7) is unused and will be removed from module collision.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2417.020 ; gain = 672.188 ; free physical = 27217 ; free virtual = 37385
---------------------------------------------------------------------------------
 Sort Area is  data_out_reg[8]_0 : 0 0 : 478 948 : Used 1 time 0
 Sort Area is  data_out_reg[8]_0 : 0 1 : 470 948 : Used 1 time 0
 Sort Area is  data_out_reg[7]_3 : 0 0 : 478 478 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|collision   | (A''*B)'    | 8      | 8      | -      | -      | 8      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|collision   | (A''*B)'    | 8      | 8      | -      | -      | 8      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|collision   | (ACIN2*B)'  | 8      | 8      | -      | -      | 8      | 1    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2417.020 ; gain = 672.188 ; free physical = 27216 ; free virtual = 37384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2417.020 ; gain = 672.188 ; free physical = 27220 ; free virtual = 37389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2417.020 ; gain = 672.188 ; free physical = 27220 ; free virtual = 37389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[0].lattice_ram  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[0].lattice_ram  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[0].lattice_ram  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[0].lattice_ram  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[0].lattice_ram  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[0].lattice_ram  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[0].lattice_ram  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[0].lattice_ram  has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[1].lattice_ram  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[1].lattice_ram  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[1].lattice_ram  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[1].lattice_ram  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[1].lattice_ram  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[1].lattice_ram  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[1].lattice_ram  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[1].lattice_ram  has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[2].lattice_ram  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[2].lattice_ram  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[2].lattice_ram  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[2].lattice_ram  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[2].lattice_ram  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[2].lattice_ram  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[2].lattice_ram  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[2].lattice_ram  has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[3].lattice_ram  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[3].lattice_ram  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[3].lattice_ram  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[3].lattice_ram  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[3].lattice_ram  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[3].lattice_ram  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[3].lattice_ram  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[3].lattice_ram  has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[4].lattice_ram  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[4].lattice_ram  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[4].lattice_ram  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[4].lattice_ram  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[4].lattice_ram  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[4].lattice_ram  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[4].lattice_ram  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[4].lattice_ram  has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[5].lattice_ram  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[5].lattice_ram  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[5].lattice_ram  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[5].lattice_ram  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[5].lattice_ram  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[5].lattice_ram  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[5].lattice_ram  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[5].lattice_ram  has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[6].lattice_ram  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[6].lattice_ram  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[6].lattice_ram  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[6].lattice_ram  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[6].lattice_ram  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[6].lattice_ram  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[6].lattice_ram  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[6].lattice_ram  has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[7].lattice_ram  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[7].lattice_ram  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[7].lattice_ram  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[7].lattice_ram  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[7].lattice_ram  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[7].lattice_ram  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[7].lattice_ram  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[7].lattice_ram  has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[8].lattice_ram  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[8].lattice_ram  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[8].lattice_ram  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[8].lattice_ram  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[8].lattice_ram  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[8].lattice_ram  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[8].lattice_ram  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \genblk1[8].lattice_ram  has unconnected pin dinb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2417.020 ; gain = 672.188 ; free physical = 27220 ; free virtual = 37388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2417.020 ; gain = 672.188 ; free physical = 27220 ; free virtual = 37388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2417.020 ; gain = 672.188 ; free physical = 27220 ; free virtual = 37388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2417.020 ; gain = 672.188 ; free physical = 27220 ; free virtual = 37388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2417.020 ; gain = 672.188 ; free physical = 27220 ; free virtual = 37388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2417.020 ; gain = 672.188 ; free physical = 27220 ; free virtual = 37388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | lbm_state_machine/streamer/hist/addr_pipe/pipe_reg[3][134] | 4      | 120   | NO           | YES                | YES               | 120    | 0       | 
|top_level   | lbm_state_machine/streamer/hist/addr_pipe/pipe_reg[3][0]   | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
+------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blah          |         9|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |blah       |     9|
|10    |BUFG       |     4|
|11    |CARRY4     |   135|
|12    |LUT1       |    14|
|13    |LUT2       |   161|
|14    |LUT3       |   213|
|15    |LUT4       |   300|
|16    |LUT5       |   225|
|17    |LUT6       |   305|
|18    |MMCME2_ADV |     1|
|19    |MUXF7      |     1|
|20    |OSERDESE2  |     6|
|22    |SRL16E     |   127|
|23    |FDRE       |   715|
|24    |FDSE       |   208|
|25    |IBUF       |    18|
|26    |OBUF       |    22|
|27    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2417.020 ; gain = 672.188 ; free physical = 27220 ; free virtual = 37388
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 72 critical warnings and 121 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2417.020 ; gain = 527.438 ; free physical = 27220 ; free virtual = 37388
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2417.027 ; gain = 672.188 ; free physical = 27220 ; free virtual = 37388
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah.dcp' for cell 'genblk1[0].lattice_ram'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2417.027 ; gain = 0.000 ; free physical = 27507 ; free virtual = 37675
INFO: [Netlist 29-17] Analyzing 357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. mhdmicw/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/xdc/top_level.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/blah/blah.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2417.027 ; gain = 0.000 ; free physical = 27507 ; free virtual = 37675
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Synth Design complete | Checksum: e73a28b2
INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 426 Warnings, 72 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2417.027 ; gain = 999.199 ; free physical = 27507 ; free virtual = 37675
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2135.729; main = 1841.175; forked = 444.967
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3450.516; main = 2417.023; forked = 1033.492
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2500.566 ; gain = 65.703 ; free physical = 27454 ; free virtual = 37622

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2a007f39a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.566 ; gain = 0.000 ; free physical = 27454 ; free virtual = 37622

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2a007f39a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.566 ; gain = 0.000 ; free physical = 27202 ; free virtual = 37370

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2a007f39a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2725.566 ; gain = 0.000 ; free physical = 27202 ; free virtual = 37370
Phase 1 Initialization | Checksum: 2a007f39a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2725.566 ; gain = 0.000 ; free physical = 27202 ; free virtual = 37370

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2a007f39a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2725.566 ; gain = 0.000 ; free physical = 27202 ; free virtual = 37370

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2a007f39a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2725.566 ; gain = 0.000 ; free physical = 27202 ; free virtual = 37370
Phase 2 Timer Update And Timing Data Collection | Checksum: 2a007f39a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2725.566 ; gain = 0.000 ; free physical = 27202 ; free virtual = 37370

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 21 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 222dc865a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2725.566 ; gain = 0.000 ; free physical = 27202 ; free virtual = 37370
Retarget | Checksum: 222dc865a
INFO: [Opt 31-389] Phase Retarget created 147 cells and removed 150 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 16df48917

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2725.566 ; gain = 0.000 ; free physical = 27202 ; free virtual = 37370
Constant propagation | Checksum: 16df48917
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 18db2adcd

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2725.566 ; gain = 0.000 ; free physical = 27202 ; free virtual = 37370
Sweep | Checksum: 18db2adcd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 18db2adcd

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2725.566 ; gain = 0.000 ; free physical = 27202 ; free virtual = 37370
BUFG optimization | Checksum: 18db2adcd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 18db2adcd

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2725.566 ; gain = 0.000 ; free physical = 27202 ; free virtual = 37370
Shift Register Optimization | Checksum: 18db2adcd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 18db2adcd

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2725.566 ; gain = 0.000 ; free physical = 27202 ; free virtual = 37370
Post Processing Netlist | Checksum: 18db2adcd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 22bb733df

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2725.566 ; gain = 0.000 ; free physical = 27202 ; free virtual = 37370

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.566 ; gain = 0.000 ; free physical = 27202 ; free virtual = 37370
Phase 9.2 Verifying Netlist Connectivity | Checksum: 22bb733df

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2725.566 ; gain = 0.000 ; free physical = 27202 ; free virtual = 37370
Phase 9 Finalization | Checksum: 22bb733df

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2725.566 ; gain = 0.000 ; free physical = 27202 ; free virtual = 37370
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             147  |             150  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 22bb733df

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2725.566 ; gain = 0.000 ; free physical = 27202 ; free virtual = 37370

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 72 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 144 Total Ports: 144
Ending PowerOpt Patch Enables Task | Checksum: 2c922d599

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27174 ; free virtual = 37343
Ending Power Optimization Task | Checksum: 2c922d599

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2812.672 ; gain = 87.105 ; free physical = 27174 ; free virtual = 37343

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2c922d599

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27174 ; free virtual = 37343

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27174 ; free virtual = 37343
Ending Netlist Obfuscation Task | Checksum: 28bffd37b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27174 ; free virtual = 37343
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2812.672 ; gain = 377.809 ; free physical = 27174 ; free virtual = 37343
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27175 ; free virtual = 37343
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ed7f4e48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27175 ; free virtual = 37343
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27175 ; free virtual = 37343

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cc3b9c48

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27175 ; free virtual = 37343

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 234912ca8

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27174 ; free virtual = 37343

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 234912ca8

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27174 ; free virtual = 37343
Phase 1 Placer Initialization | Checksum: 234912ca8

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27174 ; free virtual = 37343

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 264fee5c9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27174 ; free virtual = 37343

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1fb23a32a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27174 ; free virtual = 37343

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1fb23a32a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27174 ; free virtual = 37343

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2aaf0c17c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27166 ; free virtual = 37334

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 29 LUTNM shape to break, 353 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 24, total 29, new lutff created 4
INFO: [Physopt 32-1138] End 1 Pass. Optimized 193 nets or LUTs. Breaked 29 LUTs, combined 164 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 72 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell genblk1[6].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[6].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[6].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[4].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[4].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[4].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[4].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[6].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[6].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[0].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[4].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[0].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[0].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[4].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[4].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[6].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[0].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[0].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[0].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[6].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[0].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[4].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[8].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[6].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[7].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[7].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[7].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[5].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[8].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[7].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[7].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[5].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[7].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[7].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[0].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[8].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[8].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[3].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[2].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[5].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[8].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[2].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[5].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[5].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[1].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[3].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[2].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[2].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[5].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[8].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[3].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[3].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[1].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[7].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[2].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[5].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[2].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[1].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[2].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[1].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[8].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[1].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[1].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[3].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[1].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[3].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[5].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[1].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[3].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[2].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[8].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[3].lattice_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 8 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 72 nets or cells. Created 576 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27168 ; free virtual = 37336
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27168 ; free virtual = 37336

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           29  |            164  |                   193  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |          576  |              0  |                    72  |           0  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          605  |            164  |                   265  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 148b5e433

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27168 ; free virtual = 37336
Phase 2.4 Global Placement Core | Checksum: 2276c7b6b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27167 ; free virtual = 37336
Phase 2 Global Placement | Checksum: 2276c7b6b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27167 ; free virtual = 37336

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23ed788f8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27167 ; free virtual = 37336

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21a04a5ec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27168 ; free virtual = 37336

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e2f5d3b8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27168 ; free virtual = 37336

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ee9ec0ce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27168 ; free virtual = 37336

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 205478783

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27188 ; free virtual = 37357

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2865d307a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37355

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f28d4391

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37355

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16857c039

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37355

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2c3f35703

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27188 ; free virtual = 37357
Phase 3 Detail Placement | Checksum: 2c3f35703

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27188 ; free virtual = 37357

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2f2f46f32

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.886 | TNS=-2.693 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b0ae2f78

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27188 ; free virtual = 37356
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 264aa1c01

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27188 ; free virtual = 37356
Phase 4.1.1.1 BUFG Insertion | Checksum: 2f2f46f32

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27188 ; free virtual = 37356

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.239. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2346030c8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37356

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37356
Phase 4.1 Post Commit Optimization | Checksum: 2346030c8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37356

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2346030c8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37356

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2346030c8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37356
Phase 4.3 Placer Reporting | Checksum: 2346030c8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37356

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37356

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37356
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23ffdaaf3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37356
Ending Placer Task | Checksum: 1c50e9047

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37356
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27187 ; free virtual = 37355
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.02s |  WALL: 0.02s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27183 ; free virtual = 37351

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.239 | TNS=-0.247 |
Phase 1 Physical Synthesis Initialization | Checksum: 1049b51f1

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27182 ; free virtual = 37351
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.239 | TNS=-0.247 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1049b51f1

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27182 ; free virtual = 37351

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.239 | TNS=-0.247 |
INFO: [Physopt 32-702] Processed net lbm_state_machine/setupper/setup_out_data[1]_11[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net lbm_state_machine/setupper/vert_reg_n_0_[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net lbm_state_machine/setupper/vert_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.170 | TNS=-0.170 |
INFO: [Physopt 32-702] Processed net lbm_state_machine/setupper/vert_reg_n_0_[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net lbm_state_machine/setupper/cb/in_setup_reg_0. Critical path length was reduced through logic transformation on cell lbm_state_machine/setupper/cb/data_out[8][3]_i_1_comp.
INFO: [Physopt 32-735] Processed net lbm_state_machine/setupper/cb/data_out[8][3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.062 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.062 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27182 ; free virtual = 37351
Phase 3 Critical Path Optimization | Checksum: 1049b51f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27182 ; free virtual = 37351

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.062 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.062 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27182 ; free virtual = 37351
Phase 4 Critical Path Optimization | Checksum: 1049b51f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27182 ; free virtual = 37351
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27182 ; free virtual = 37351
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.062 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.301  |          0.247  |            1  |              0  |                     2  |           0  |           2  |  00:00:00  |
|  Total          |          0.301  |          0.247  |            1  |              0  |                     2  |           0  |           3  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27182 ; free virtual = 37351
Ending Physical Synthesis Task | Checksum: 27498d287

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27182 ; free virtual = 37351
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d7fd21f ConstDB: 0 ShapeSum: d969cc6d RouteDB: aa913336
Post Restoration Checksum: NetGraph: a08533e2 | NumContArr: 2b08f18 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 22887b834

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27165 ; free virtual = 37333

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 22887b834

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27165 ; free virtual = 37333

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 22887b834

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27165 ; free virtual = 37333
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2321dd4a2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27165 ; free virtual = 37334
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.090  | TNS=0.000  | WHS=-0.338 | THS=-60.173|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4066
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4065
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2f1a8357b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27165 ; free virtual = 37334

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2f1a8357b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27165 ; free virtual = 37334

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 23bd53dd0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27129 ; free virtual = 37298
Phase 4 Initial Routing | Checksum: 23bd53dd0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27129 ; free virtual = 37298
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                             |
+====================+===================+=================================================+
| gclk               | gclk              | lbm_state_machine/setupper/data_out_reg[0][7]/D |
+--------------------+-------------------+-------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 966
 Number of Nodes with overlaps = 472
 Number of Nodes with overlaps = 305
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.308 | TNS=-0.507 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 23553b1fb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27139 ; free virtual = 37308

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.088 | TNS=-0.088 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1402f33a8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27144 ; free virtual = 37313

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.062  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 149ebf68b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27146 ; free virtual = 37315
Phase 5 Rip-up And Reroute | Checksum: 149ebf68b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27146 ; free virtual = 37315

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 149ebf68b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27146 ; free virtual = 37315

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 149ebf68b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27146 ; free virtual = 37315
Phase 6 Delay and Skew Optimization | Checksum: 149ebf68b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27146 ; free virtual = 37315

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.127  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1f2aa6a2e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27146 ; free virtual = 37315
Phase 7 Post Hold Fix | Checksum: 1f2aa6a2e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27146 ; free virtual = 37315

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.35 %
  Global Horizontal Routing Utilization  = 3.05882 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1f2aa6a2e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27146 ; free virtual = 37315

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1f2aa6a2e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27146 ; free virtual = 37315

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 22c14678b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27146 ; free virtual = 37315

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 22c14678b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27146 ; free virtual = 37315

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.131  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 22adec353

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27146 ; free virtual = 37314
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 21.91 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 24a69dbcc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27146 ; free virtual = 37314
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 24a69dbcc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27146 ; free virtual = 37315

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2812.672 ; gain = 0.000 ; free physical = 27146 ; free virtual = 37315
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/7e9e6b93f0e24f0fa16b7fe54ae4150a/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 7675168 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2942.047 ; gain = 129.375 ; free physical = 26973 ; free virtual = 37159
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 20:52:28 2024...
