

================================================================
== Vitis HLS Report for 'axil_conv2D_Pipeline_loop_n'
================================================================
* Date:           Thu May 29 18:19:08 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_n  |        ?|        ?|        13|         11|          1|   inf|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     76|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    125|    -|
|Register         |        -|   -|     76|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     76|    201|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln66_1_fu_165_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln66_fu_149_p2    |         +|   0|  0|  14|           7|           7|
    |grp_fu_107_p2         |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln66_fu_160_p2   |      icmp|   0|  0|  23|          16|          16|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  76|          47|          48|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  65|         13|    1|         13|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |image_out_address0_local  |  37|          7|   13|         91|
    |image_out_d0_local        |  14|          3|   16|         48|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 125|         25|   31|        154|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |icmp_ln63_reg_217         |   1|   0|    1|          0|
    |icmp_ln66_reg_231         |   1|   0|    1|          0|
    |icmp_ln69_reg_245         |   1|   0|    1|          0|
    |image_out_addr_2_reg_221  |   6|   0|   13|          7|
    |image_out_addr_reg_202    |   1|   0|   13|         12|
    |image_out_load_2_reg_235  |  16|   0|   16|          0|
    |image_out_load_3_reg_226  |  16|   0|   16|          0|
    |n_1_reg_191               |   1|   0|    2|          1|
    |n_fu_46                   |   1|   0|    2|          1|
    |reg_101                   |  16|   0|   16|          0|
    |tmp_reg_196               |   1|   0|    1|          0|
    |zext_ln63_1_reg_212       |   1|   0|    7|          6|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  76|   0|  103|         27|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_n|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_n|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_n|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_n|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_n|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_n|  return value|
|image_out_address0  |  out|   13|   ap_memory|                    image_out|         array|
|image_out_ce0       |  out|    1|   ap_memory|                    image_out|         array|
|image_out_we0       |  out|    1|   ap_memory|                    image_out|         array|
|image_out_d0        |  out|   16|   ap_memory|                    image_out|         array|
|image_out_q0        |   in|   16|   ap_memory|                    image_out|         array|
|max_out_address0    |  out|   11|   ap_memory|                      max_out|         array|
|max_out_ce0         |  out|    1|   ap_memory|                      max_out|         array|
|max_out_we0         |  out|    1|   ap_memory|                      max_out|         array|
|max_out_d0          |  out|   16|   ap_memory|                      max_out|         array|
+--------------------+-----+-----+------------+-----------------------------+--------------+

