INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.gen/sources_1/ip/ip_ram_output_code/sim/ip_ram_output_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_ram_output_code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.gen/sources_1/ip/ip_rom_input_code/sim/ip_rom_input_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_rom_input_code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Function_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Function_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/InstructionReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Register_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/imports/top_level/read_from_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_from_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/imports/top_level/read_ram_and_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_ram_and_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/imports/top_level/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
WARNING: [VRFC 10-3380] identifier 'reset_read_ram' is used before its declaration [C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sources_1/imports/top_level/top_level.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/d3019/OneDrive/Desktop/Vivado Projects/FINAL/ECE414.srcs/sim_1/new/topleveltb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topleveltb
