{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1404398698974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404398698975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 16:44:58 2014 " "Processing started: Thu Jul 03 16:44:58 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1404398698975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1404398698975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off portable -c portable " "Command: quartus_map --read_settings_files=on --write_settings_files=off portable -c portable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1404398698975 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1404398699380 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "pll.qsys " "Elaborating Qsys system entity \"pll.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404398699418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.16:45:00 Progress: Loading Portable/pll.qsys " "2014.07.03.16:45:00 Progress: Loading Portable/pll.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398700043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.16:45:00 Progress: Reading input file " "2014.07.03.16:45:00 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398700509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.16:45:00 Progress: Adding clk_0 \[clock_source 13.0\] " "2014.07.03.16:45:00 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398700533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.16:45:00 Progress: Parameterizing module clk_0 " "2014.07.03.16:45:00 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398700686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.16:45:00 Progress: Adding altpll_0 \[altpll 13.0\] " "2014.07.03.16:45:00 Progress: Adding altpll_0 \[altpll 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398700689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.16:45:01 Progress: Parameterizing module altpll_0 " "2014.07.03.16:45:01 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398701048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.16:45:01 Progress: Adding altpll_1 \[altpll 13.0\] " "2014.07.03.16:45:01 Progress: Adding altpll_1 \[altpll 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398701053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.16:45:01 Progress: Parameterizing module altpll_1 " "2014.07.03.16:45:01 Progress: Parameterizing module altpll_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398701055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.16:45:01 Progress: Building connections " "2014.07.03.16:45:01 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398701059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.16:45:01 Progress: Parameterizing connections " "2014.07.03.16:45:01 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398701198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.16:45:01 Progress: Validating " "2014.07.03.16:45:01 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398701198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.07.03.16:45:01 Progress: Done reading input file " "2014.07.03.16:45:01 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398701376 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "Pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404398701788 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_1: altpll_1.pll_slave must be connected to an Avalon-MM master " "Pll.altpll_1: altpll_1.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404398701788 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404398701788 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404398701788 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404398701789 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_1: altpll_1.areset_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_1: altpll_1.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404398701789 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_1: altpll_1.locked_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_1: altpll_1.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404398701789 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_1: altpll_1.phasedone_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_1: altpll_1.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404398701789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: Generating pll \"pll\" for QUARTUS_SYNTH " "Pll: Generating pll \"pll\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398702165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 3 modules, 4 connections " "Pipeline_bridge_swap_transform: After transform: 3 modules, 4 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398702550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398702560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398702586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 3 modules, 4 connections " "Merlin_translator_transform: After transform: 3 modules, 4 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398702586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 5 modules, 8 connections " "Reset_adaptation_transform: After transform: 5 modules, 8 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398702673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 5 modules, 8 connections " "Merlin_mm_transform: After transform: 5 modules, 8 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398702682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"pll\" instantiated altpll \"altpll_0\" " "Altpll_0: \"pll\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398704939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_1: \"pll\" instantiated altpll \"altpll_1\" " "Altpll_1: \"pll\" instantiated altpll \"altpll_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398705719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"pll\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"pll\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398705726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: Done pll\" with 4 modules, 9 files, 51079 bytes " "Pll: Done pll\" with 4 modules, 9 files, 51079 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404398705727 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "pll.qsys " "Finished elaborating Qsys system entity \"pll.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404398706589 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "UARTCTL UARTCTL.v(14) " "Verilog Module Declaration warning at UARTCTL.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"UARTCTL\"" {  } { { "UARTCTL.v" "" { Text "C:/altera/projects/Portable/UARTCTL.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404398706594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartctl.v 1 1 " "Found 1 design units, including 1 entities, in source file uartctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTCTL " "Found entity 1: UARTCTL" {  } { { "UARTCTL.v" "" { Text "C:/altera/projects/Portable/UARTCTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404398706595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404398706595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404398706597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404398706597 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "portable.v(67) " "Verilog HDL Module Instantiation warning at portable.v(67): ignored dangling comma in List of Port Connections" {  } { { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404398706599 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "portable portable.v(10) " "Verilog Module Declaration warning at portable.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"portable\"" {  } { { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404398706600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portable.v 1 1 " "Found 1 design units, including 1 entities, in source file portable.v" { { "Info" "ISGN_ENTITY_NAME" "1 portable " "Found entity 1: portable" {  } { { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404398706600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404398706600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "db/ip/pll/pll.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404398706602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404398706602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/pll/submodules/altera_reset_controller.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404398706604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404398706604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/pll/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404398706607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404398706607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_0_dffpipe_l2c " "Found entity 1: pll_altpll_0_dffpipe_l2c" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404398706610 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_0_stdsync_sv6 " "Found entity 2: pll_altpll_0_stdsync_sv6" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404398706610 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_0_altpll_tqa2 " "Found entity 3: pll_altpll_0_altpll_tqa2" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404398706610 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_altpll_0 " "Found entity 4: pll_altpll_0" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404398706610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404398706610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/pll_altpll_1.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_1_dffpipe_l2c " "Found entity 1: pll_altpll_1_dffpipe_l2c" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404398706612 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_1_stdsync_sv6 " "Found entity 2: pll_altpll_1_stdsync_sv6" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404398706612 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_1_altpll_k942 " "Found entity 3: pll_altpll_1_altpll_k942" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404398706612 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_altpll_1 " "Found entity 4: pll_altpll_1" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404398706612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404398706612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "portable " "Elaborating entity \"portable\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1404398706639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u0 " "Elaborating entity \"pll\" for hierarchy \"pll:u0\"" {  } { { "portable.v" "u0" { Text "C:/altera/projects/Portable/portable.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404398706641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0 pll:u0\|pll_altpll_0:altpll_0 " "Elaborating entity \"pll_altpll_0\" for hierarchy \"pll:u0\|pll_altpll_0:altpll_0\"" {  } { { "db/ip/pll/pll.v" "altpll_0" { Text "C:/altera/projects/Portable/db/ip/pll/pll.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404398706654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_stdsync_sv6 pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"pll_altpll_0_stdsync_sv6\" for hierarchy \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "stdsync2" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404398706656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_dffpipe_l2c pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"pll_altpll_0_dffpipe_l2c\" for hierarchy \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "dffpipe3" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404398706657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_altpll_tqa2 pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1 " "Elaborating entity \"pll_altpll_0_altpll_tqa2\" for hierarchy \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "sd1" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404398706659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_1 pll:u0\|pll_altpll_1:altpll_1 " "Elaborating entity \"pll_altpll_1\" for hierarchy \"pll:u0\|pll_altpll_1:altpll_1\"" {  } { { "db/ip/pll/pll.v" "altpll_1" { Text "C:/altera/projects/Portable/db/ip/pll/pll.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404398706662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_1_stdsync_sv6 pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_stdsync_sv6:stdsync2 " "Elaborating entity \"pll_altpll_1_stdsync_sv6\" for hierarchy \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_stdsync_sv6:stdsync2\"" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "stdsync2" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404398706664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_1_dffpipe_l2c pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_stdsync_sv6:stdsync2\|pll_altpll_1_dffpipe_l2c:dffpipe3 " "Elaborating entity \"pll_altpll_1_dffpipe_l2c\" for hierarchy \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_stdsync_sv6:stdsync2\|pll_altpll_1_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "dffpipe3" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404398706665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_1_altpll_k942 pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1 " "Elaborating entity \"pll_altpll_1_altpll_k942\" for hierarchy \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\"" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "sd1" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404398706667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pll:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pll:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/pll/pll.v" "rst_controller" { Text "C:/altera/projects/Portable/db/ip/pll/pll.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404398706670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pll:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pll:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/pll/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404398706672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u1 " "Elaborating entity \"uart\" for hierarchy \"uart:u1\"" {  } { { "portable.v" "u1" { Text "C:/altera/projects/Portable/portable.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404398706677 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_over_run uart.v(40) " "Verilog HDL or VHDL warning at uart.v(40): object \"tx_over_run\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404398706678 "|portable|uart:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_frame_err uart.v(47) " "Verilog HDL or VHDL warning at uart.v(47): object \"rx_frame_err\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404398706678 "|portable|uart:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_over_run uart.v(48) " "Verilog HDL or VHDL warning at uart.v(48): object \"rx_over_run\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404398706678 "|portable|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(86) " "Verilog HDL assignment warning at uart.v(86): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404398706678 "|portable|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(92) " "Verilog HDL assignment warning at uart.v(92): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404398706678 "|portable|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(106) " "Verilog HDL assignment warning at uart.v(106): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404398706678 "|portable|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(136) " "Verilog HDL assignment warning at uart.v(136): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404398706678 "|portable|uart:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTCTL UARTCTL:uc1 " "Elaborating entity \"UARTCTL\" for hierarchy \"UARTCTL:uc1\"" {  } { { "portable.v" "uc1" { Text "C:/altera/projects/Portable/portable.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404398706679 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nZeros UARTCTL.v(55) " "Verilog HDL or VHDL warning at UARTCTL.v(55): object \"nZeros\" assigned a value but never read" {  } { { "UARTCTL.v" "" { Text "C:/altera/projects/Portable/UARTCTL.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404398706680 "|portable|UARTCTL:uc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_3 UARTCTL.v(56) " "Verilog HDL or VHDL warning at UARTCTL.v(56): object \"count_3\" assigned a value but never read" {  } { { "UARTCTL.v" "" { Text "C:/altera/projects/Portable/UARTCTL.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404398706680 "|portable|UARTCTL:uc1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SYNC_UART UARTCTL.v(62) " "Verilog HDL Always Construct warning at UARTCTL.v(62): variable \"SYNC_UART\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "UARTCTL.v" "" { Text "C:/altera/projects/Portable/UARTCTL.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404398706680 "|portable|UARTCTL:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UARTCTL.v(94) " "Verilog HDL assignment warning at UARTCTL.v(94): truncated value with size 32 to match size of target (4)" {  } { { "UARTCTL.v" "" { Text "C:/altera/projects/Portable/UARTCTL.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404398706681 "|portable|UARTCTL:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UARTCTL.v(103) " "Verilog HDL assignment warning at UARTCTL.v(103): truncated value with size 32 to match size of target (8)" {  } { { "UARTCTL.v" "" { Text "C:/altera/projects/Portable/UARTCTL.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404398706681 "|portable|UARTCTL:uc1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1404398707110 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 28 -1 0 } } { "uart.v" "" { Text "C:/altera/projects/Portable/uart.v" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1404398707121 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1404398707121 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_3 GND " "Pin \"out_3\" is stuck at GND" {  } { { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404398707139 "|portable|out_3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1404398707139 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1404398707240 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1404398707339 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1404398707455 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404398707455 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx1 " "No output dependent on input pin \"rx1\"" {  } { { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404398707496 "|portable|rx1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1404398707496 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1404398707496 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1404398707496 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1404398707496 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1404398707496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1404398707496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1404398707518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 03 16:45:07 2014 " "Processing ended: Thu Jul 03 16:45:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1404398707518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1404398707518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1404398707518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1404398707518 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1404398708438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404398708439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 16:45:08 2014 " "Processing started: Thu Jul 03 16:45:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1404398708439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1404398708439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off portable -c portable " "Command: quartus_fit --read_settings_files=off --write_settings_files=off portable -c portable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1404398708439 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1404398708499 ""}
{ "Info" "0" "" "Project  = portable" {  } {  } 0 0 "Project  = portable" 0 0 "Fitter" 0 0 1404398708499 ""}
{ "Info" "0" "" "Revision = portable" {  } {  } 0 0 "Revision = portable" 0 0 "Fitter" 0 0 1404398708499 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1404398708547 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "portable EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"portable\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1404398708552 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1404398708598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1404398708599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1404398708599 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|wire_pll7_clk\[0\] 1 10000 0 0 " "Implementing clock multiplication of 1, clock division of 10000, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1404398708653 ""}  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1404398708653 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|wire_pll7_clk\[0\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1404398708654 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|wire_pll7_clk\[1\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1404398708654 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1404398708654 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7 " "The input clock frequency specification of PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7 0 pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|pll7 0 100.0 MHz 0.0 MHz " "Input port inclk\[0\] of PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7\" and its source clk\[0\] (the output port of PLL \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|pll7\") have different specified frequencies, 100.0 MHz and 0.0 MHz respectively" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/pll.v" 44 0 0 } } { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 36 0 0 } } { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 270 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/pll.v" 30 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Quartus II" 0 -1 1404398708676 ""}  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/pll.v" 44 0 0 } } { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 36 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1404398708676 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1404398708677 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1404398708687 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1404398708855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1404398708855 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1404398708855 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1404398708855 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1404398708857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1404398708857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1404398708857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1404398708857 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1404398708857 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1404398708857 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1404398708858 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 8 " "No exact pin location assignment(s) for 1 pins of 8 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_4 " "Pin out_4 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_4 } } } { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1404398709129 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1404398709129 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|wire_pll7_clk\[0\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1404398709136 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|wire_pll7_clk\[1\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1404398709136 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1404398709136 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|wire_pll7_clk\[0\] 1 10000 0 0 " "Implementing clock multiplication of 1, clock division of 10000, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1404398709141 ""}  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1404398709141 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "portable.sdc " "Synopsys Design Constraints File file not found: 'portable.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1404398709309 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1404398709310 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1404398709311 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1404398709311 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "u0\|altpll_1\|sd1\|pll7\|clk\[0\] -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: u0\|altpll_1\|sd1\|pll7\|clk\[0\] was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Fitter" 0 -1 1404398709311 ""}
{ "Warning" "WSTA_INVALID_RISE_FALL_TIMES_FOR_CLOCK" "u0\|altpll_1\|sd1\|pll7\|clk\[0\] -2147483.647 -2147483.647 " "The calculated rise and fall waveform edges for clock: u0\|altpll_1\|sd1\|pll7\|clk\[0\] were found to be identical (rise: -2147483.647, fall: -2147483.647). This clock will be ignored." {  } {  } 0 332005 "The calculated rise and fall waveform edges for clock: %1!s! were found to be identical (rise: %2!s!, fall: %3!s!). This clock will be ignored." 0 0 "Fitter" 0 -1 1404398709311 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1404398709312 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1404398709312 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1404398709312 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1404398709312 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1404398709313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1404398709317 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 192 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u0|pll_altpll_0:altpll_0|pll_altpll_0_altpll_tqa2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1404398709317 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1404398709318 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 192 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u0|pll_altpll_0:altpll_0|pll_altpll_0_altpll_tqa2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1404398709318 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1404398709318 ""}  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 192 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u0|pll_altpll_1:altpll_1|pll_altpll_1_altpll_k942:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/projects/Portable/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1404398709318 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1404398709548 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1404398709549 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1404398709549 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1404398709549 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1404398709550 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1404398709550 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1404398709550 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1404398709550 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1404398709777 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1404398709777 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1404398709777 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7 0 " "PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7 driven by pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|wire_pll7_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|wire_pll7_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7\" is driven by pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|wire_pll7_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_tqa2:sd1\|wire_pll7_clk\[0\]~clkctrl" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/pll.v" 44 0 0 } } { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 36 0 0 } } { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_0.v" 270 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/pll.v" 30 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1404398709786 ""}  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/pll.v" 44 0 0 } } { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 36 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1404398709786 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7 clk\[0\] out_5~output " "PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7\" output port clk\[0\] feeds output pin \"out_5~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/pll.v" 44 0 0 } } { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 36 0 0 } } { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 12 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1404398709786 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7 clk\[0\] out_1~output " "PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7\" output port clk\[0\] feeds output pin \"out_1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/pll.v" 44 0 0 } } { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 36 0 0 } } { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 12 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1404398709786 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7 clk\[0\] out_4~output " "PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_k942:sd1\|pll7\" output port clk\[0\] feeds output pin \"out_4~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/altera/projects/Portable/db/ip/pll/pll.v" 44 0 0 } } { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 36 0 0 } } { "portable.v" "" { Text "C:/altera/projects/Portable/portable.v" 12 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1404398709786 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1404398709792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1404398710558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1404398710602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1404398710610 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1404398710707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1404398710707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1404398710978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/altera/projects/Portable/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1404398711613 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1404398711613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1404398711657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1404398711659 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1404398711659 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1404398711659 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1404398711664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1404398711721 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1404398711862 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1404398711913 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1404398712073 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1404398712372 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/projects/Portable/output_files/portable.fit.smsg " "Generated suppressed messages file C:/altera/projects/Portable/output_files/portable.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1404398712672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "683 " "Peak virtual memory: 683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1404398712991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 03 16:45:12 2014 " "Processing ended: Thu Jul 03 16:45:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1404398712991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1404398712991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1404398712991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1404398712991 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1404398713846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404398713846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 16:45:13 2014 " "Processing started: Thu Jul 03 16:45:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1404398713846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1404398713846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off portable -c portable " "Command: quartus_asm --read_settings_files=off --write_settings_files=off portable -c portable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1404398713846 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1404398714367 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1404398714383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1404398714614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 03 16:45:14 2014 " "Processing ended: Thu Jul 03 16:45:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1404398714614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1404398714614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1404398714614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1404398714614 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1404398715209 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1404398715561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404398715562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 16:45:15 2014 " "Processing started: Thu Jul 03 16:45:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1404398715562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1404398715562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta portable -c portable " "Command: quartus_sta portable -c portable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1404398715562 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1404398715626 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1404398715731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1404398715732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1404398715775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1404398715776 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "portable.sdc " "Synopsys Design Constraints File file not found: 'portable.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1404398715970 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1404398715970 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_in clock_in " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_in clock_in" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1404398715971 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_1\|sd1\|pll7\|inclk\[0\]\} -divide_by 10000 -duty_cycle 50.00 -name \{u0\|altpll_1\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_1\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_1\|sd1\|pll7\|inclk\[0\]\} -divide_by 10000 -duty_cycle 50.00 -name \{u0\|altpll_1\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_1\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1404398715971 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5000 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5000 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1404398715971 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1404398715971 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1404398715971 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1404398715971 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1404398715972 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "u0\|altpll_1\|sd1\|pll7\|clk\[0\] -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: u0\|altpll_1\|sd1\|pll7\|clk\[0\] was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Quartus II" 0 -1 1404398715972 ""}
{ "Warning" "WSTA_INVALID_RISE_FALL_TIMES_FOR_CLOCK" "u0\|altpll_1\|sd1\|pll7\|clk\[0\] -2147483.647 -2147483.647 " "The calculated rise and fall waveform edges for clock: u0\|altpll_1\|sd1\|pll7\|clk\[0\] were found to be identical (rise: -2147483.647, fall: -2147483.647). This clock will be ignored." {  } {  } 0 332005 "The calculated rise and fall waveform edges for clock: %1!s! were found to be identical (rise: %2!s!, fall: %3!s!). This clock will be ignored." 0 0 "Quartus II" 0 -1 1404398715972 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1404398716065 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716067 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716067 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716067 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1404398716068 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1404398716073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.878 " "Worst-case setup slack is 15.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.878         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   15.878         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404398716082 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1404398716084 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1404398716084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.965 " "Worst-case hold slack is -1.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.965        -3.930 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -1.965        -3.930 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404398716087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.366 " "Worst-case recovery slack is 15.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.366         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   15.366         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404398716090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.615 " "Worst-case removal slack is 3.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.615         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    3.615         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404398716094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.654 " "Worst-case minimum pulse width slack is 9.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.654         0.000 clock_in  " "    9.654         0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.718         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "  499.718         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.960         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "49999.960         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404398716097 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1404398716148 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1404398716169 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1404398716382 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "u0\|altpll_1\|sd1\|pll7\|clk\[0\] -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: u0\|altpll_1\|sd1\|pll7\|clk\[0\] was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Quartus II" 0 -1 1404398716438 ""}
{ "Warning" "WSTA_INVALID_RISE_FALL_TIMES_FOR_CLOCK" "u0\|altpll_1\|sd1\|pll7\|clk\[0\] -2147483.647 -2147483.647 " "The calculated rise and fall waveform edges for clock: u0\|altpll_1\|sd1\|pll7\|clk\[0\] were found to be identical (rise: -2147483.647, fall: -2147483.647). This clock will be ignored." {  } {  } 0 332005 "The calculated rise and fall waveform edges for clock: %1!s! were found to be identical (rise: %2!s!, fall: %3!s!). This clock will be ignored." 0 0 "Quartus II" 0 -1 1404398716438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716438 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716438 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.327 " "Worst-case setup slack is 16.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.327         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   16.327         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404398716447 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1404398716447 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1404398716447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.775 " "Worst-case hold slack is -1.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.775        -3.550 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -1.775        -3.550 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404398716452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.817 " "Worst-case recovery slack is 15.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.817         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   15.817         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404398716456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.173 " "Worst-case removal slack is 3.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.173         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    3.173         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404398716460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.597 " "Worst-case minimum pulse width slack is 9.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.597         0.000 clock_in  " "    9.597         0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.715         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "  499.715         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.962         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "49999.962         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404398716464 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1404398716522 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "u0\|altpll_1\|sd1\|pll7\|clk\[0\] -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: u0\|altpll_1\|sd1\|pll7\|clk\[0\] was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Quartus II" 0 -1 1404398716680 ""}
{ "Warning" "WSTA_INVALID_RISE_FALL_TIMES_FOR_CLOCK" "u0\|altpll_1\|sd1\|pll7\|clk\[0\] -2147483.647 -2147483.647 " "The calculated rise and fall waveform edges for clock: u0\|altpll_1\|sd1\|pll7\|clk\[0\] were found to be identical (rise: -2147483.647, fall: -2147483.647). This clock will be ignored." {  } {  } 0 332005 "The calculated rise and fall waveform edges for clock: %1!s! were found to be identical (rise: %2!s!, fall: %3!s!). This clock will be ignored." 0 0 "Quartus II" 0 -1 1404398716681 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716681 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716681 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.030 " "Worst-case setup slack is 18.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.030         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   18.030         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404398716686 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1404398716687 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1404398716687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.949 " "Worst-case hold slack is -0.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.949        -1.898 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   -0.949        -1.898 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404398716692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.740 " "Worst-case recovery slack is 17.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.740         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   17.740         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404398716697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.657 " "Worst-case removal slack is 1.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.657         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    1.657         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404398716703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.473 " "Worst-case minimum pulse width slack is 9.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.473         0.000 clock_in  " "    9.473         0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.797         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "  499.797         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.973         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "49999.973         0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404398716708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404398716708 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1404398717127 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1404398717127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1404398717203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 03 16:45:17 2014 " "Processing ended: Thu Jul 03 16:45:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1404398717203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1404398717203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1404398717203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1404398717203 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1404398718087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404398718087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 16:45:17 2014 " "Processing started: Thu Jul 03 16:45:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1404398718087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1404398718087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off portable -c portable " "Command: quartus_eda --read_settings_files=off --write_settings_files=off portable -c portable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1404398718087 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "portable_8_1200mv_85c_slow.vo C:/altera/projects/Portable/simulation/modelsim/ simulation " "Generated file portable_8_1200mv_85c_slow.vo in folder \"C:/altera/projects/Portable/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1404398718412 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "portable_8_1200mv_0c_slow.vo C:/altera/projects/Portable/simulation/modelsim/ simulation " "Generated file portable_8_1200mv_0c_slow.vo in folder \"C:/altera/projects/Portable/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1404398718434 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "portable_min_1200mv_0c_fast.vo C:/altera/projects/Portable/simulation/modelsim/ simulation " "Generated file portable_min_1200mv_0c_fast.vo in folder \"C:/altera/projects/Portable/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1404398718457 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "portable.vo C:/altera/projects/Portable/simulation/modelsim/ simulation " "Generated file portable.vo in folder \"C:/altera/projects/Portable/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1404398718479 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "portable_8_1200mv_85c_v_slow.sdo C:/altera/projects/Portable/simulation/modelsim/ simulation " "Generated file portable_8_1200mv_85c_v_slow.sdo in folder \"C:/altera/projects/Portable/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1404398718503 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "portable_8_1200mv_0c_v_slow.sdo C:/altera/projects/Portable/simulation/modelsim/ simulation " "Generated file portable_8_1200mv_0c_v_slow.sdo in folder \"C:/altera/projects/Portable/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1404398718526 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "portable_min_1200mv_0c_v_fast.sdo C:/altera/projects/Portable/simulation/modelsim/ simulation " "Generated file portable_min_1200mv_0c_v_fast.sdo in folder \"C:/altera/projects/Portable/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1404398718549 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "portable_v.sdo C:/altera/projects/Portable/simulation/modelsim/ simulation " "Generated file portable_v.sdo in folder \"C:/altera/projects/Portable/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1404398718572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1404398718702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 03 16:45:18 2014 " "Processing ended: Thu Jul 03 16:45:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1404398718702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1404398718702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1404398718702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1404398718702 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus II Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1404398719302 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1404399677251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404399677251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 03 17:01:17 2014 " "Processing started: Thu Jul 03 17:01:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1404399677251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1404399677251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp portable -c portable --netlist_type=sgate " "Command: quartus_rpp portable -c portable --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1404399677251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "297 " "Peak virtual memory: 297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1404399677346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 03 17:01:17 2014 " "Processing ended: Thu Jul 03 17:01:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1404399677346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1404399677346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1404399677346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1404399677346 ""}
