--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc6slx4,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK = PERIOD TIMEGRP "clk_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 971 paths analyzed, 275 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.250ns.
--------------------------------------------------------------------------------
Slack:                  1.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_7 (FF)
  Destination:          p_example0/data4_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.845ns (Levels of Logic = 2)
  Clock Path Skew:      -0.745ns (0.710 - 1.455)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_7 to p_example0/data4_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   buffer_address<7>
                                                       buffer_address_7
    SLICE_X6Y38.A3       net (fanout=2)        3.679   buffer_address<7>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y38.B5       net (fanout=2)        0.422   p_example0/_n0229_inv11
    SLICE_X6Y38.B        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0281_inv1
    SLICE_X5Y40.CE       net (fanout=2)        1.050   p_example0/_n0281_inv
    SLICE_X5Y40.CLK      Tceck                 0.408   p_example0/data4<7>
                                                       p_example0/data4_6
    -------------------------------------------------  ---------------------------
    Total                                      7.845ns (2.694ns logic, 5.151ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  1.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_7 (FF)
  Destination:          p_example0/data4_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.827ns (Levels of Logic = 2)
  Clock Path Skew:      -0.745ns (0.710 - 1.455)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_7 to p_example0/data4_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   buffer_address<7>
                                                       buffer_address_7
    SLICE_X6Y38.A3       net (fanout=2)        3.679   buffer_address<7>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y38.B5       net (fanout=2)        0.422   p_example0/_n0229_inv11
    SLICE_X6Y38.B        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0281_inv1
    SLICE_X5Y40.CE       net (fanout=2)        1.050   p_example0/_n0281_inv
    SLICE_X5Y40.CLK      Tceck                 0.390   p_example0/data4<7>
                                                       p_example0/data4_5
    -------------------------------------------------  ---------------------------
    Total                                      7.827ns (2.676ns logic, 5.151ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  1.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_7 (FF)
  Destination:          p_example0/data4_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.819ns (Levels of Logic = 2)
  Clock Path Skew:      -0.745ns (0.710 - 1.455)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_7 to p_example0/data4_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   buffer_address<7>
                                                       buffer_address_7
    SLICE_X6Y38.A3       net (fanout=2)        3.679   buffer_address<7>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y38.B5       net (fanout=2)        0.422   p_example0/_n0229_inv11
    SLICE_X6Y38.B        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0281_inv1
    SLICE_X5Y40.CE       net (fanout=2)        1.050   p_example0/_n0281_inv
    SLICE_X5Y40.CLK      Tceck                 0.382   p_example0/data4<7>
                                                       p_example0/data4_7
    -------------------------------------------------  ---------------------------
    Total                                      7.819ns (2.668ns logic, 5.151ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  1.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_5 (FF)
  Destination:          p_example0/data4_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.810ns (Levels of Logic = 2)
  Clock Path Skew:      -0.737ns (0.710 - 1.447)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_5 to p_example0/data4_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X6Y1.Q4       Tickq                 1.778   buffer_address<5>
                                                       buffer_address_5
    SLICE_X6Y38.A1       net (fanout=2)        3.644   buffer_address<5>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y38.B5       net (fanout=2)        0.422   p_example0/_n0229_inv11
    SLICE_X6Y38.B        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0281_inv1
    SLICE_X5Y40.CE       net (fanout=2)        1.050   p_example0/_n0281_inv
    SLICE_X5Y40.CLK      Tceck                 0.408   p_example0/data4<7>
                                                       p_example0/data4_6
    -------------------------------------------------  ---------------------------
    Total                                      7.810ns (2.694ns logic, 5.116ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  1.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_7 (FF)
  Destination:          p_example0/data4_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.802ns (Levels of Logic = 2)
  Clock Path Skew:      -0.745ns (0.710 - 1.455)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_7 to p_example0/data4_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   buffer_address<7>
                                                       buffer_address_7
    SLICE_X6Y38.A3       net (fanout=2)        3.679   buffer_address<7>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y38.B5       net (fanout=2)        0.422   p_example0/_n0229_inv11
    SLICE_X6Y38.B        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0281_inv1
    SLICE_X5Y40.CE       net (fanout=2)        1.050   p_example0/_n0281_inv
    SLICE_X5Y40.CLK      Tceck                 0.365   p_example0/data4<7>
                                                       p_example0/data4_4
    -------------------------------------------------  ---------------------------
    Total                                      7.802ns (2.651ns logic, 5.151ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  1.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_5 (FF)
  Destination:          p_example0/data4_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.792ns (Levels of Logic = 2)
  Clock Path Skew:      -0.737ns (0.710 - 1.447)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_5 to p_example0/data4_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X6Y1.Q4       Tickq                 1.778   buffer_address<5>
                                                       buffer_address_5
    SLICE_X6Y38.A1       net (fanout=2)        3.644   buffer_address<5>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y38.B5       net (fanout=2)        0.422   p_example0/_n0229_inv11
    SLICE_X6Y38.B        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0281_inv1
    SLICE_X5Y40.CE       net (fanout=2)        1.050   p_example0/_n0281_inv
    SLICE_X5Y40.CLK      Tceck                 0.390   p_example0/data4<7>
                                                       p_example0/data4_5
    -------------------------------------------------  ---------------------------
    Total                                      7.792ns (2.676ns logic, 5.116ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  1.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_5 (FF)
  Destination:          p_example0/data4_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.784ns (Levels of Logic = 2)
  Clock Path Skew:      -0.737ns (0.710 - 1.447)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_5 to p_example0/data4_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X6Y1.Q4       Tickq                 1.778   buffer_address<5>
                                                       buffer_address_5
    SLICE_X6Y38.A1       net (fanout=2)        3.644   buffer_address<5>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y38.B5       net (fanout=2)        0.422   p_example0/_n0229_inv11
    SLICE_X6Y38.B        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0281_inv1
    SLICE_X5Y40.CE       net (fanout=2)        1.050   p_example0/_n0281_inv
    SLICE_X5Y40.CLK      Tceck                 0.382   p_example0/data4<7>
                                                       p_example0/data4_7
    -------------------------------------------------  ---------------------------
    Total                                      7.784ns (2.668ns logic, 5.116ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  1.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_5 (FF)
  Destination:          p_example0/data4_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.767ns (Levels of Logic = 2)
  Clock Path Skew:      -0.737ns (0.710 - 1.447)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_5 to p_example0/data4_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X6Y1.Q4       Tickq                 1.778   buffer_address<5>
                                                       buffer_address_5
    SLICE_X6Y38.A1       net (fanout=2)        3.644   buffer_address<5>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y38.B5       net (fanout=2)        0.422   p_example0/_n0229_inv11
    SLICE_X6Y38.B        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0281_inv1
    SLICE_X5Y40.CE       net (fanout=2)        1.050   p_example0/_n0281_inv
    SLICE_X5Y40.CLK      Tceck                 0.365   p_example0/data4<7>
                                                       p_example0/data4_4
    -------------------------------------------------  ---------------------------
    Total                                      7.767ns (2.651ns logic, 5.116ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  1.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_7 (FF)
  Destination:          p_example0/data3_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.759ns (Levels of Logic = 2)
  Clock Path Skew:      -0.742ns (0.713 - 1.455)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_7 to p_example0/data3_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   buffer_address<7>
                                                       buffer_address_7
    SLICE_X6Y38.A3       net (fanout=2)        3.679   buffer_address<7>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y39.A4       net (fanout=2)        0.499   p_example0/_n0229_inv11
    SLICE_X6Y39.A        Tilo                  0.254   p_example0/data1<3>
                                                       p_example0/_n0255_inv1
    SLICE_X5Y41.CE       net (fanout=2)        0.887   p_example0/_n0255_inv
    SLICE_X5Y41.CLK      Tceck                 0.408   p_example0/data3<7>
                                                       p_example0/data3_6
    -------------------------------------------------  ---------------------------
    Total                                      7.759ns (2.694ns logic, 5.065ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  1.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_0 (FF)
  Destination:          p_example0/data4_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.782ns (Levels of Logic = 2)
  Clock Path Skew:      -0.714ns (0.710 - 1.424)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_0 to p_example0/data4_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   buffer_address<0>
                                                       buffer_address_0
    SLICE_X6Y38.A4       net (fanout=2)        3.616   buffer_address<0>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y38.B5       net (fanout=2)        0.422   p_example0/_n0229_inv11
    SLICE_X6Y38.B        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0281_inv1
    SLICE_X5Y40.CE       net (fanout=2)        1.050   p_example0/_n0281_inv
    SLICE_X5Y40.CLK      Tceck                 0.408   p_example0/data4<7>
                                                       p_example0/data4_6
    -------------------------------------------------  ---------------------------
    Total                                      7.782ns (2.694ns logic, 5.088ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  1.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_7 (FF)
  Destination:          p_example0/data2_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.749ns (Levels of Logic = 2)
  Clock Path Skew:      -0.742ns (0.713 - 1.455)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_7 to p_example0/data2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   buffer_address<7>
                                                       buffer_address_7
    SLICE_X6Y38.A3       net (fanout=2)        3.679   buffer_address<7>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y39.A4       net (fanout=2)        0.499   p_example0/_n0229_inv11
    SLICE_X6Y39.AMUX     Tilo                  0.326   p_example0/data1<3>
                                                       p_example0/_n0229_inv2
    SLICE_X4Y41.CE       net (fanout=2)        0.900   p_example0/_n0229_inv
    SLICE_X4Y41.CLK      Tceck                 0.313   p_example0/data2<7>
                                                       p_example0/data2_4
    -------------------------------------------------  ---------------------------
    Total                                      7.749ns (2.671ns logic, 5.078ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  1.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_7 (FF)
  Destination:          p_example0/data3_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.741ns (Levels of Logic = 2)
  Clock Path Skew:      -0.742ns (0.713 - 1.455)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_7 to p_example0/data3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   buffer_address<7>
                                                       buffer_address_7
    SLICE_X6Y38.A3       net (fanout=2)        3.679   buffer_address<7>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y39.A4       net (fanout=2)        0.499   p_example0/_n0229_inv11
    SLICE_X6Y39.A        Tilo                  0.254   p_example0/data1<3>
                                                       p_example0/_n0255_inv1
    SLICE_X5Y41.CE       net (fanout=2)        0.887   p_example0/_n0255_inv
    SLICE_X5Y41.CLK      Tceck                 0.390   p_example0/data3<7>
                                                       p_example0/data3_5
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (2.676ns logic, 5.065ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_0 (FF)
  Destination:          p_example0/data4_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.764ns (Levels of Logic = 2)
  Clock Path Skew:      -0.714ns (0.710 - 1.424)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_0 to p_example0/data4_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   buffer_address<0>
                                                       buffer_address_0
    SLICE_X6Y38.A4       net (fanout=2)        3.616   buffer_address<0>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y38.B5       net (fanout=2)        0.422   p_example0/_n0229_inv11
    SLICE_X6Y38.B        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0281_inv1
    SLICE_X5Y40.CE       net (fanout=2)        1.050   p_example0/_n0281_inv
    SLICE_X5Y40.CLK      Tceck                 0.390   p_example0/data4<7>
                                                       p_example0/data4_5
    -------------------------------------------------  ---------------------------
    Total                                      7.764ns (2.676ns logic, 5.088ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_7 (FF)
  Destination:          p_example0/data3_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.733ns (Levels of Logic = 2)
  Clock Path Skew:      -0.742ns (0.713 - 1.455)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_7 to p_example0/data3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   buffer_address<7>
                                                       buffer_address_7
    SLICE_X6Y38.A3       net (fanout=2)        3.679   buffer_address<7>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y39.A4       net (fanout=2)        0.499   p_example0/_n0229_inv11
    SLICE_X6Y39.A        Tilo                  0.254   p_example0/data1<3>
                                                       p_example0/_n0255_inv1
    SLICE_X5Y41.CE       net (fanout=2)        0.887   p_example0/_n0255_inv
    SLICE_X5Y41.CLK      Tceck                 0.382   p_example0/data3<7>
                                                       p_example0/data3_7
    -------------------------------------------------  ---------------------------
    Total                                      7.733ns (2.668ns logic, 5.065ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_0 (FF)
  Destination:          p_example0/data4_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.756ns (Levels of Logic = 2)
  Clock Path Skew:      -0.714ns (0.710 - 1.424)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_0 to p_example0/data4_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   buffer_address<0>
                                                       buffer_address_0
    SLICE_X6Y38.A4       net (fanout=2)        3.616   buffer_address<0>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y38.B5       net (fanout=2)        0.422   p_example0/_n0229_inv11
    SLICE_X6Y38.B        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0281_inv1
    SLICE_X5Y40.CE       net (fanout=2)        1.050   p_example0/_n0281_inv
    SLICE_X5Y40.CLK      Tceck                 0.382   p_example0/data4<7>
                                                       p_example0/data4_7
    -------------------------------------------------  ---------------------------
    Total                                      7.756ns (2.668ns logic, 5.088ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  1.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_5 (FF)
  Destination:          p_example0/data3_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.724ns (Levels of Logic = 2)
  Clock Path Skew:      -0.734ns (0.713 - 1.447)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_5 to p_example0/data3_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X6Y1.Q4       Tickq                 1.778   buffer_address<5>
                                                       buffer_address_5
    SLICE_X6Y38.A1       net (fanout=2)        3.644   buffer_address<5>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y39.A4       net (fanout=2)        0.499   p_example0/_n0229_inv11
    SLICE_X6Y39.A        Tilo                  0.254   p_example0/data1<3>
                                                       p_example0/_n0255_inv1
    SLICE_X5Y41.CE       net (fanout=2)        0.887   p_example0/_n0255_inv
    SLICE_X5Y41.CLK      Tceck                 0.408   p_example0/data3<7>
                                                       p_example0/data3_6
    -------------------------------------------------  ---------------------------
    Total                                      7.724ns (2.694ns logic, 5.030ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  1.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_7 (FF)
  Destination:          p_example0/data3_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.716ns (Levels of Logic = 2)
  Clock Path Skew:      -0.742ns (0.713 - 1.455)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_7 to p_example0/data3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   buffer_address<7>
                                                       buffer_address_7
    SLICE_X6Y38.A3       net (fanout=2)        3.679   buffer_address<7>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y39.A4       net (fanout=2)        0.499   p_example0/_n0229_inv11
    SLICE_X6Y39.A        Tilo                  0.254   p_example0/data1<3>
                                                       p_example0/_n0255_inv1
    SLICE_X5Y41.CE       net (fanout=2)        0.887   p_example0/_n0255_inv
    SLICE_X5Y41.CLK      Tceck                 0.365   p_example0/data3<7>
                                                       p_example0/data3_4
    -------------------------------------------------  ---------------------------
    Total                                      7.716ns (2.651ns logic, 5.065ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  1.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_6 (FF)
  Destination:          p_example0/data4_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.718ns (Levels of Logic = 2)
  Clock Path Skew:      -0.737ns (0.710 - 1.447)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_6 to p_example0/data4_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X6Y0.Q4       Tickq                 1.778   buffer_address<6>
                                                       buffer_address_6
    SLICE_X6Y38.A5       net (fanout=2)        3.552   buffer_address<6>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y38.B5       net (fanout=2)        0.422   p_example0/_n0229_inv11
    SLICE_X6Y38.B        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0281_inv1
    SLICE_X5Y40.CE       net (fanout=2)        1.050   p_example0/_n0281_inv
    SLICE_X5Y40.CLK      Tceck                 0.408   p_example0/data4<7>
                                                       p_example0/data4_6
    -------------------------------------------------  ---------------------------
    Total                                      7.718ns (2.694ns logic, 5.024ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  1.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_0 (FF)
  Destination:          p_example0/data4_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.739ns (Levels of Logic = 2)
  Clock Path Skew:      -0.714ns (0.710 - 1.424)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_0 to p_example0/data4_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y2.Q4      Tickq                 1.778   buffer_address<0>
                                                       buffer_address_0
    SLICE_X6Y38.A4       net (fanout=2)        3.616   buffer_address<0>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y38.B5       net (fanout=2)        0.422   p_example0/_n0229_inv11
    SLICE_X6Y38.B        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0281_inv1
    SLICE_X5Y40.CE       net (fanout=2)        1.050   p_example0/_n0281_inv
    SLICE_X5Y40.CLK      Tceck                 0.365   p_example0/data4<7>
                                                       p_example0/data4_4
    -------------------------------------------------  ---------------------------
    Total                                      7.739ns (2.651ns logic, 5.088ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  1.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_5 (FF)
  Destination:          p_example0/data2_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.714ns (Levels of Logic = 2)
  Clock Path Skew:      -0.734ns (0.713 - 1.447)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_5 to p_example0/data2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X6Y1.Q4       Tickq                 1.778   buffer_address<5>
                                                       buffer_address_5
    SLICE_X6Y38.A1       net (fanout=2)        3.644   buffer_address<5>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y39.A4       net (fanout=2)        0.499   p_example0/_n0229_inv11
    SLICE_X6Y39.AMUX     Tilo                  0.326   p_example0/data1<3>
                                                       p_example0/_n0229_inv2
    SLICE_X4Y41.CE       net (fanout=2)        0.900   p_example0/_n0229_inv
    SLICE_X4Y41.CLK      Tceck                 0.313   p_example0/data2<7>
                                                       p_example0/data2_4
    -------------------------------------------------  ---------------------------
    Total                                      7.714ns (2.671ns logic, 5.043ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  1.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_7 (FF)
  Destination:          p_example0/data2_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.705ns (Levels of Logic = 2)
  Clock Path Skew:      -0.742ns (0.713 - 1.455)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_7 to p_example0/data2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   buffer_address<7>
                                                       buffer_address_7
    SLICE_X6Y38.A3       net (fanout=2)        3.679   buffer_address<7>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y39.A4       net (fanout=2)        0.499   p_example0/_n0229_inv11
    SLICE_X6Y39.AMUX     Tilo                  0.326   p_example0/data1<3>
                                                       p_example0/_n0229_inv2
    SLICE_X4Y41.CE       net (fanout=2)        0.900   p_example0/_n0229_inv
    SLICE_X4Y41.CLK      Tceck                 0.269   p_example0/data2<7>
                                                       p_example0/data2_6
    -------------------------------------------------  ---------------------------
    Total                                      7.705ns (2.627ns logic, 5.078ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  1.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_7 (FF)
  Destination:          p_example0/data2_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.702ns (Levels of Logic = 2)
  Clock Path Skew:      -0.742ns (0.713 - 1.455)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_7 to p_example0/data2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   buffer_address<7>
                                                       buffer_address_7
    SLICE_X6Y38.A3       net (fanout=2)        3.679   buffer_address<7>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y39.A4       net (fanout=2)        0.499   p_example0/_n0229_inv11
    SLICE_X6Y39.AMUX     Tilo                  0.326   p_example0/data1<3>
                                                       p_example0/_n0229_inv2
    SLICE_X4Y41.CE       net (fanout=2)        0.900   p_example0/_n0229_inv
    SLICE_X4Y41.CLK      Tceck                 0.266   p_example0/data2<7>
                                                       p_example0/data2_7
    -------------------------------------------------  ---------------------------
    Total                                      7.702ns (2.624ns logic, 5.078ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  1.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_5 (FF)
  Destination:          p_example0/data3_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.706ns (Levels of Logic = 2)
  Clock Path Skew:      -0.734ns (0.713 - 1.447)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_5 to p_example0/data3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X6Y1.Q4       Tickq                 1.778   buffer_address<5>
                                                       buffer_address_5
    SLICE_X6Y38.A1       net (fanout=2)        3.644   buffer_address<5>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y39.A4       net (fanout=2)        0.499   p_example0/_n0229_inv11
    SLICE_X6Y39.A        Tilo                  0.254   p_example0/data1<3>
                                                       p_example0/_n0255_inv1
    SLICE_X5Y41.CE       net (fanout=2)        0.887   p_example0/_n0255_inv
    SLICE_X5Y41.CLK      Tceck                 0.390   p_example0/data3<7>
                                                       p_example0/data3_5
    -------------------------------------------------  ---------------------------
    Total                                      7.706ns (2.676ns logic, 5.030ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  1.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_6 (FF)
  Destination:          p_example0/data4_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 2)
  Clock Path Skew:      -0.737ns (0.710 - 1.447)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_6 to p_example0/data4_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X6Y0.Q4       Tickq                 1.778   buffer_address<6>
                                                       buffer_address_6
    SLICE_X6Y38.A5       net (fanout=2)        3.552   buffer_address<6>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y38.B5       net (fanout=2)        0.422   p_example0/_n0229_inv11
    SLICE_X6Y38.B        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0281_inv1
    SLICE_X5Y40.CE       net (fanout=2)        1.050   p_example0/_n0281_inv
    SLICE_X5Y40.CLK      Tceck                 0.390   p_example0/data4<7>
                                                       p_example0/data4_5
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (2.676ns logic, 5.024ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  1.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buffer_address_5 (FF)
  Destination:          p_example0/data3_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.698ns (Levels of Logic = 2)
  Clock Path Skew:      -0.734ns (0.713 - 1.447)
  Source Clock:         clk_BUFGP falling at 10.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buffer_address_5 to p_example0/data3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X6Y1.Q4       Tickq                 1.778   buffer_address<5>
                                                       buffer_address_5
    SLICE_X6Y38.A1       net (fanout=2)        3.644   buffer_address<5>
    SLICE_X6Y38.A        Tilo                  0.254   p_example0/_n0281_inv
                                                       p_example0/_n0229_inv11
    SLICE_X6Y39.A4       net (fanout=2)        0.499   p_example0/_n0229_inv11
    SLICE_X6Y39.A        Tilo                  0.254   p_example0/data1<3>
                                                       p_example0/_n0255_inv1
    SLICE_X5Y41.CE       net (fanout=2)        0.887   p_example0/_n0255_inv
    SLICE_X5Y41.CLK      Tceck                 0.382   p_example0/data3<7>
                                                       p_example0/data3_7
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (2.668ns logic, 5.030ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK = PERIOD TIMEGRP "clk_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: counter_24_1/CLK0
  Logical resource: counter_24_1/CK0
  Location pin: OLOGIC_X1Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: rd_bus<0>/CLK0
  Logical resource: rd_bus_0/CK0
  Location pin: OLOGIC_X0Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: rd_bus<1>/CLK0
  Logical resource: rd_bus_1/CK0
  Location pin: OLOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: rd_bus<2>/CLK0
  Logical resource: rd_bus_2/CK0
  Location pin: OLOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: rd_bus<3>/CLK0
  Logical resource: rd_bus_3/CK0
  Location pin: OLOGIC_X7Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: rd_bus<4>/CLK0
  Logical resource: rd_bus_4/CK0
  Location pin: OLOGIC_X7Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: rd_bus<5>/CLK0
  Logical resource: rd_bus_5/CK0
  Location pin: OLOGIC_X6Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: rd_bus<6>/CLK0
  Logical resource: rd_bus_6/CK0
  Location pin: OLOGIC_X6Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: rd_bus<7>/CLK0
  Logical resource: rd_bus_7/CK0
  Location pin: OLOGIC_X2Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: buffer_address<10>/CLK0
  Logical resource: buffer_address_10/CLK0
  Location pin: ILOGIC_X0Y21.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: buffer_address<11>/CLK0
  Logical resource: buffer_address_11/CLK0
  Location pin: ILOGIC_X0Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: buffer_address<12>/CLK0
  Logical resource: buffer_address_12/CLK0
  Location pin: ILOGIC_X0Y29.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: buffer_data<0>/CLK0
  Logical resource: buffer_data_0/CLK0
  Location pin: ILOGIC_X0Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: buffer_data<1>/CLK0
  Logical resource: buffer_data_1/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: buffer_data<2>/CLK0
  Logical resource: buffer_data_2/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: buffer_address<0>/CLK0
  Logical resource: buffer_address_0/CLK0
  Location pin: ILOGIC_X11Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: buffer_data<3>/CLK0
  Logical resource: buffer_data_3/CLK0
  Location pin: ILOGIC_X7Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: buffer_address<1>/CLK0
  Logical resource: buffer_address_1/CLK0
  Location pin: ILOGIC_X10Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: buffer_data<4>/CLK0
  Logical resource: buffer_data_4/CLK0
  Location pin: ILOGIC_X7Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: buffer_address<2>/CLK0
  Logical resource: buffer_address_2/CLK0
  Location pin: ILOGIC_X10Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: buffer_data<5>/CLK0
  Logical resource: buffer_data_5/CLK0
  Location pin: ILOGIC_X6Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: buffer_address<3>/CLK0
  Logical resource: buffer_address_3/CLK0
  Location pin: ILOGIC_X9Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: buffer_data<6>/CLK0
  Logical resource: buffer_data_6/CLK0
  Location pin: ILOGIC_X6Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: buffer_address<4>/CLK0
  Logical resource: buffer_address_4/CLK0
  Location pin: ILOGIC_X9Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.102|    8.625|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 971 paths, 0 nets, and 282 connections

Design statistics:
   Minimum period:  17.250ns{1}   (Maximum frequency:  57.971MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 14 12:44:37 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



