<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Apr 15 20:45:37 2021" VIVADOVERSION="2018.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="processor_design" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_div_0" PORT="clk"/>
        <CONNECTION INSTANCE="regs_0" PORT="clk"/>
        <CONNECTION INSTANCE="debounce_0" PORT="clk"/>
        <CONNECTION INSTANCE="clock_div_1" PORT="clk"/>
        <CONNECTION INSTANCE="uart_0" PORT="clk"/>
        <CONNECTION INSTANCE="vga_ctrl_0" PORT="clk"/>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clka"/>
        <CONNECTION INSTANCE="blk_mem_gen_1" PORT="clka"/>
        <CONNECTION INSTANCE="controls_0" PORT="clk"/>
        <CONNECTION INSTANCE="hdmi_out_0" PORT="clk"/>
        <CONNECTION INSTANCE="pixel_pusher_0" PORT="clk"/>
        <CONNECTION INSTANCE="framebuffer_0" PORT="clk1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn" SIGIS="undef" SIGNAME="External_Ports_btn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="debounce_0" PORT="btn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_tx_clk_p" SIGIS="undef" SIGNAME="hdmi_out_0_hdmi_tx_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_out_0" PORT="hdmi_tx_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmi_tx_clk_n" SIGIS="undef" SIGNAME="hdmi_out_0_hdmi_tx_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_out_0" PORT="hdmi_tx_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="hdmi_tx_n" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_out_0_hdmi_tx_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_out_0" PORT="hdmi_tx_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="hdmi_tx_p" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_out_0_hdmi_tx_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_out_0" PORT="hdmi_tx_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TXD" SIGIS="undef" SIGNAME="External_Ports_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="uart_0" PORT="rx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="RXD" SIGIS="undef" SIGNAME="uart_0_tx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="uart_0" PORT="tx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CTS" SIGIS="undef"/>
    <PORT DIR="O" NAME="RTS" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/blk_mem_gen_0" HWVERSION="8.4" INSTANCE="blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="processor_design_blk_mem_gen_0_1.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="16384"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="16384"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="16384"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="16384"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="14"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     12.7204 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="processor_design_blk_mem_gen_0_1"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_ROM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="16384"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="c:/Users/Sabian Corrette/Downloads/lab5/Hello_World_text.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_irAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="irAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="irWord"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/blk_mem_gen_1" HWVERSION="8.4" INSTANCE="blk_mem_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="processor_design_blk_mem_gen_1_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="16"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="16"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="32768"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="32768"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="15"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="16"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="16"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="32768"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="32768"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="15"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="15"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     19.264548 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="processor_design_blk_mem_gen_1_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="16"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="32768"/>
        <PARAMETER NAME="Read_Width_A" VALUE="16"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Write_Width_B" VALUE="16"/>
        <PARAMETER NAME="Read_Width_B" VALUE="16"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="c:/Users/Sabian Corrette/Downloads/lab5/Hello_World_data.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_d_wr_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="d_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="14" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_dAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="dAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_dOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="dOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_1_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="dIn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/clock_div_0" HWVERSION="1.0" INSTANCE="clock_div_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_div" VLNV="xilinx.com:module_ref:clock_div:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="div_int" VALUE="1085"/>
        <PARAMETER NAME="Component_Name" VALUE="processor_design_clock_div_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="div" SIGIS="undef" SIGNAME="clock_div_0_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regs_0" PORT="en"/>
            <CONNECTION INSTANCE="my_alu_0" PORT="en"/>
            <CONNECTION INSTANCE="uart_0" PORT="en"/>
            <CONNECTION INSTANCE="controls_0" PORT="en"/>
            <CONNECTION INSTANCE="framebuffer_0" PORT="en1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/clock_div_1" HWVERSION="1.0" INSTANCE="clock_div_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_div" VLNV="xilinx.com:module_ref:clock_div:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="div_int" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="processor_design_clock_div_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="div" SIGIS="undef" SIGNAME="clock_div_1_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vga_ctrl_0" PORT="en"/>
            <CONNECTION INSTANCE="hdmi_out_0" PORT="en"/>
            <CONNECTION INSTANCE="pixel_pusher_0" PORT="en"/>
            <CONNECTION INSTANCE="framebuffer_0" PORT="en2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/controls_0" HWVERSION="1.0" INSTANCE="controls_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="controls" VLNV="xilinx.com:module_ref:controls:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="processor_design_controls_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="clock_div_0_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="debounce_0_dbnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debounce_0" PORT="dbnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rID1" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_rID1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regs_0" PORT="id1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rID2" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_rID2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regs_0" PORT="id2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_enR1" SIGIS="undef" SIGNAME="controls_0_wr_enR1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regs_0" PORT="wr_en1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wr_enR2" SIGIS="undef" SIGNAME="controls_0_wr_enR2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regs_0" PORT="wr_en2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="regrD1" RIGHT="0" SIGIS="undef" SIGNAME="regs_0_dout1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regs_0" PORT="dout1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="regrD2" RIGHT="0" SIGIS="undef" SIGNAME="regs_0_dout2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regs_0" PORT="dout2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="regwD1" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_regwD1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regs_0" PORT="din1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="regwD2" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_regwD2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regs_0" PORT="din2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fbRST" SIGIS="undef" SIGNAME="controls_0_fbRST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="framebuffer_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="fbAddr1" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_fbAddr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="framebuffer_0" PORT="addr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fbWrEn" SIGIS="undef" SIGNAME="controls_0_fbWrEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="framebuffer_0" PORT="wr_en1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fbDin1" RIGHT="0" SIGIS="undef" SIGNAME="framebuffer_0_dout1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="framebuffer_0" PORT="dout1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="fbDout1" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_fbDout1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="framebuffer_0" PORT="din1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="irAddr" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_irAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="irWord" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="dAddr" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_dAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="d_wr_en" SIGIS="undef" SIGNAME="controls_0_d_wr_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dOut" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_dOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dIn" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_1_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="aluA" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_aluA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_alu_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="aluB" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_aluB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_alu_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="aluOp" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_alu_0" PORT="Opcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="aluResult" RIGHT="0" SIGIS="undef" SIGNAME="my_alu_0_F">
          <CONNECTIONS>
            <CONNECTION INSTANCE="my_alu_0" PORT="F"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ready" SIGIS="undef" SIGNAME="uart_0_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_0" PORT="ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="newChar" SIGIS="undef" SIGNAME="uart_0_newChar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_0" PORT="newChar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="send" SIGIS="undef" SIGNAME="controls_0_send">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_0" PORT="send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="charRec" RIGHT="0" SIGIS="undef" SIGNAME="uart_0_charRec">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_0" PORT="charRec"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="charSend" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_charSend">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_0" PORT="charSend"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/debounce_0" HWVERSION="1.0" INSTANCE="debounce_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="debounce" VLNV="xilinx.com:module_ref:debounce:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="processor_design_debounce_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn" SIGIS="undef" SIGNAME="External_Ports_btn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dbnc" SIGIS="undef" SIGNAME="debounce_0_dbnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="regs_0" PORT="rst"/>
            <CONNECTION INSTANCE="uart_0" PORT="rst"/>
            <CONNECTION INSTANCE="controls_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/framebuffer_0" HWVERSION="1.0" INSTANCE="framebuffer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="framebuffer" VLNV="xilinx.com:module_ref:framebuffer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="processor_design_framebuffer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk1" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en1" SIGIS="undef" SIGNAME="clock_div_0_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en2" SIGIS="undef" SIGNAME="clock_div_1_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_1" PORT="div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="controls_0_fbRST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="fbRST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="addr1" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_fbAddr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="fbAddr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="addr2" RIGHT="0" SIGIS="undef" SIGNAME="pixel_pusher_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_pusher_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en1" SIGIS="undef" SIGNAME="controls_0_fbWrEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="fbWrEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din1" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_fbDout1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="fbDout1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout1" RIGHT="0" SIGIS="undef" SIGNAME="framebuffer_0_dout1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="fbDin1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout2" RIGHT="0" SIGIS="undef" SIGNAME="framebuffer_0_dout2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_pusher_0" PORT="pixel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/hdmi_out_0" HWVERSION="1.0" INSTANCE="hdmi_out_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hdmi_out" VLNV="xilinx.com:module_ref:hdmi_out:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="processor_design_hdmi_out_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="clock_div_1_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_1" PORT="div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="r" RIGHT="0" SIGIS="undef" SIGNAME="pixel_pusher_0_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_pusher_0" PORT="r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="g" RIGHT="0" SIGIS="undef" SIGNAME="pixel_pusher_0_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_pusher_0" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="pixel_pusher_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_pusher_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hs" SIGIS="undef" SIGNAME="vga_ctrl_0_hs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vga_ctrl_0" PORT="hs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vs" SIGIS="undef" SIGNAME="vga_ctrl_0_vs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vga_ctrl_0" PORT="vs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid" SIGIS="undef" SIGNAME="vga_ctrl_0_vid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vga_ctrl_0" PORT="vid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hdmi_tx_clk_n" SIGIS="clk" SIGNAME="hdmi_out_0_hdmi_tx_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_tx_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hdmi_tx_clk_p" SIGIS="clk" SIGNAME="hdmi_out_0_hdmi_tx_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_tx_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="hdmi_tx_n" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_out_0_hdmi_tx_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_tx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="hdmi_tx_p" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_out_0_hdmi_tx_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmi_tx_p"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="hdmi_tx" TYPE="INITIATOR" VLNV="digilentinc.com:interface:tmds:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="hdmi_tx_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="hdmi_tx_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/my_alu_0" HWVERSION="1.0" INSTANCE="my_alu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="my_alu" VLNV="xilinx.com:module_ref:my_alu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="processor_design_my_alu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="clock_div_0_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Opcode" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_aluOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="aluOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_aluA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="aluA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_aluB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="aluB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="F" RIGHT="0" SIGIS="undef" SIGNAME="my_alu_0_F">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="aluResult"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/pixel_pusher_0" HWVERSION="1.0" INSTANCE="pixel_pusher_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pixel_pusher" VLNV="xilinx.com:module_ref:pixel_pusher:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="processor_design_pixel_pusher_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="clock_div_1_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_1" PORT="div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vs" SIGIS="undef" SIGNAME="vga_ctrl_0_vs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vga_ctrl_0" PORT="vs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pixel" RIGHT="0" SIGIS="undef" SIGNAME="framebuffer_0_dout2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="framebuffer_0" PORT="dout2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="hcount" RIGHT="0" SIGIS="undef" SIGNAME="vga_ctrl_0_hcount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vga_ctrl_0" PORT="hcount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid" SIGIS="undef" SIGNAME="vga_ctrl_0_vid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vga_ctrl_0" PORT="vid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="r" RIGHT="0" SIGIS="undef" SIGNAME="pixel_pusher_0_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_out_0" PORT="r"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="pixel_pusher_0_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_out_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="g" RIGHT="0" SIGIS="undef" SIGNAME="pixel_pusher_0_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_out_0" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="pixel_pusher_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="framebuffer_0" PORT="addr2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/regs_0" HWVERSION="1.0" INSTANCE="regs_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="regs" VLNV="xilinx.com:module_ref:regs:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="processor_design_regs_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="clock_div_0_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="debounce_0_dbnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debounce_0" PORT="dbnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="id1" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_rID1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="rID1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="id2" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_rID2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="rID2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en1" SIGIS="undef" SIGNAME="controls_0_wr_enR1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="wr_enR1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en2" SIGIS="undef" SIGNAME="controls_0_wr_enR2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="wr_enR2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din1" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_regwD1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="regwD1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din2" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_regwD2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="regwD2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout1" RIGHT="0" SIGIS="undef" SIGNAME="regs_0_dout1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="regrD1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout2" RIGHT="0" SIGIS="undef" SIGNAME="regs_0_dout2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="regrD2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/uart_0" HWVERSION="1.0" INSTANCE="uart_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="uart" VLNV="xilinx.com:module_ref:uart:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="processor_design_uart_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="clock_div_0_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_0" PORT="div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="send" SIGIS="undef" SIGNAME="controls_0_send">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef" SIGNAME="External_Ports_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="debounce_0_dbnc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="debounce_0" PORT="dbnc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="charSend" RIGHT="0" SIGIS="undef" SIGNAME="controls_0_charSend">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="charSend"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ready" SIGIS="undef" SIGNAME="uart_0_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx" SIGIS="undef" SIGNAME="uart_0_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="newChar" SIGIS="undef" SIGNAME="uart_0_newChar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="newChar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="charRec" RIGHT="0" SIGIS="undef" SIGNAME="uart_0_charRec">
          <CONNECTIONS>
            <CONNECTION INSTANCE="controls_0" PORT="charRec"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/vga_ctrl_0" HWVERSION="1.0" INSTANCE="vga_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="vga_ctrl" VLNV="xilinx.com:module_ref:vga_ctrl:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="processor_design_vga_ctrl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="clock_div_1_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_div_1" PORT="div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="hcount" RIGHT="0" SIGIS="undef" SIGNAME="vga_ctrl_0_hcount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pixel_pusher_0" PORT="hcount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="vcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="vid" SIGIS="undef" SIGNAME="vga_ctrl_0_vid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_out_0" PORT="vid"/>
            <CONNECTION INSTANCE="pixel_pusher_0" PORT="vid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hs" SIGIS="undef" SIGNAME="vga_ctrl_0_hs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_out_0" PORT="hs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vs" SIGIS="undef" SIGNAME="vga_ctrl_0_vs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_out_0" PORT="vs"/>
            <CONNECTION INSTANCE="pixel_pusher_0" PORT="vs"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
