Version 3.2 HI-TECH Software Intermediate Code
"74 ../src/system_config/miwikit_pic18f46j50_24j40\symbol.h
[s S1079 `uc 1 `uc 1 `uc 1 `uc 1 ]
[n S1079 _MIWI_TICK_bytes b0 b1 b2 b3 ]
"82
[s S1080 `ui 1 `ui 1 ]
[n S1080 _MIWI_TICK_words w0 w1 ]
"71
[u S1078 `ul 1 `S1079 1 `uc -> 4 `i `S1080 1 ]
[n S1078 _MIWI_TICK Val byte v word ]
"74 ../src/system_config/miwikit_pic18f46j50_24j40\system.h
[s S1083 `uc 1 `uc 1 `uc 1 `uc 1 ]
[n S1083 . Heures Minutes Secondes Dixieme_Secondes ]
"47 ../src/system_config/miwikit_pic18f46j50_24j40\lcd.h
[v _LCD_Erase `(v ~T0 @X0 0 ef ]
"50
[v _LCD_Display `(v ~T0 @X0 0 ef3`*uc`uc`uc ]
"194 C:\Program Files (x86)\Microchip\xc8\v1.37\include\stdio.h
[v _sprintf `(i ~T0 @X0 0 e1v`*uc`*Cuc ]
"43 ../src/system_config/miwikit_pic18f46j50_24j40\lcd.h
[v _LCDText `uc ~T0 @X0 -> 0 `x e ]
"46
[v _LCD_Update `(v ~T0 @X0 0 ef ]
"35 ../src/system_config/miwikit_pic18f46j50_24j40\button.h
[v _BUTTON_Pressed `(uc ~T0 @X0 0 ef ]
"7528 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f46j50.h
[s S507 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S507 . LATA0 LATA1 LATA2 LATA3 . LATA5 LATA6 LATA7 ]
"7538
[s S508 :1 `uc 1 ]
[n S508 . LA0 ]
"7541
[s S509 :1 `uc 1 :1 `uc 1 ]
[n S509 . . LA1 ]
"7545
[s S510 :2 `uc 1 :1 `uc 1 ]
[n S510 . . LA2 ]
"7549
[s S511 :3 `uc 1 :1 `uc 1 ]
[n S511 . . LA3 ]
"7553
[s S512 :5 `uc 1 :1 `uc 1 ]
[n S512 . . LA5 ]
"7557
[s S513 :6 `uc 1 :1 `uc 1 ]
[n S513 . . LA6 ]
"7561
[s S514 :7 `uc 1 :1 `uc 1 ]
[n S514 . . LA7 ]
"7527
[u S506 `S507 1 `S508 1 `S509 1 `S510 1 `S511 1 `S512 1 `S513 1 `S514 1 ]
[n S506 . . . . . . . . . ]
"7566
[v _LATAbits `VS506 ~T0 @X0 0 e@3977 ]
"207 ../../../../../../framework\miwi/miwi_mesh.h
[v _TxData `uc ~T0 @X0 0 e ]
"206
[v _TxBuffer `uc ~T0 @X0 -> 0 `x e ]
"64 ../src/system_config/miwikit_pic18f46j50_24j40\system.h
[u S1082 `uc -> 2 `i `ui 1 ]
[n S1082 . v Val ]
"209 ../../../../../../framework\miwi/miwi_mesh.h
[v _myShortAddress `S1082 ~T0 @X0 0 e ]
"552 ../../../../../../framework\miwi/miwi_api.h
[v _MiApp_BroadcastPacket `(uc ~T0 @X0 0 ef1`uc ]
"87 ../src/student.c
[v _reception_unicast `(i ~T0 @X0 0 ef ]
"55 ../../../../../../framework\miwi/miwi_mesh.h
[v _UnicastShortAddress `(uc ~T0 @X0 0 ef1`*uc ]
"710 ../../../../../../framework\miwi/miwi_api.h
[v _MiApp_MessageAvailable `(uc ~T0 @X0 0 ef ]
"649
[s S1115 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1115 . broadcast ackReq secEn repeat command srcPrsnt altSrcAddr ]
"646
[u S1114 `uc 1 `S1115 1 ]
[n S1114 . Val bits ]
"644
[s S1113 `S1114 1 `S1082 1 `*uc 1 `*uc 1 `uc 1 `uc 1 `uc 1 ]
[n S1113 . flags SourcePANID SourceAddress Payload PayloadSize PacketRSSI PacketLQI ]
"950
[v _rxMessage `S1113 ~T0 @X0 0 e ]
"752
[v _MiApp_DiscardMessage `(v ~T0 @X0 0 ef ]
[; ;student.h: 27: void Student(void);
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f46j50.h: 49: extern volatile unsigned char RPOR0 @ 0xEC6;
"51 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f46j50.h
[; ;pic18f46j50.h: 51: asm("RPOR0 equ 0EC6h");
[; <" RPOR0 equ 0EC6h ;# ">
[; ;pic18f46j50.h: 55: extern volatile unsigned char RPOR1 @ 0xEC7;
"57
[; ;pic18f46j50.h: 57: asm("RPOR1 equ 0EC7h");
[; <" RPOR1 equ 0EC7h ;# ">
[; ;pic18f46j50.h: 61: extern volatile unsigned char RPOR2 @ 0xEC8;
"63
[; ;pic18f46j50.h: 63: asm("RPOR2 equ 0EC8h");
[; <" RPOR2 equ 0EC8h ;# ">
[; ;pic18f46j50.h: 67: extern volatile unsigned char RPOR3 @ 0xEC9;
"69
[; ;pic18f46j50.h: 69: asm("RPOR3 equ 0EC9h");
[; <" RPOR3 equ 0EC9h ;# ">
[; ;pic18f46j50.h: 73: extern volatile unsigned char RPOR4 @ 0xECA;
"75
[; ;pic18f46j50.h: 75: asm("RPOR4 equ 0ECAh");
[; <" RPOR4 equ 0ECAh ;# ">
[; ;pic18f46j50.h: 79: extern volatile unsigned char RPOR5 @ 0xECB;
"81
[; ;pic18f46j50.h: 81: asm("RPOR5 equ 0ECBh");
[; <" RPOR5 equ 0ECBh ;# ">
[; ;pic18f46j50.h: 85: extern volatile unsigned char RPOR6 @ 0xECC;
"87
[; ;pic18f46j50.h: 87: asm("RPOR6 equ 0ECCh");
[; <" RPOR6 equ 0ECCh ;# ">
[; ;pic18f46j50.h: 91: extern volatile unsigned char RPOR7 @ 0xECD;
"93
[; ;pic18f46j50.h: 93: asm("RPOR7 equ 0ECDh");
[; <" RPOR7 equ 0ECDh ;# ">
[; ;pic18f46j50.h: 97: extern volatile unsigned char RPOR8 @ 0xECE;
"99
[; ;pic18f46j50.h: 99: asm("RPOR8 equ 0ECEh");
[; <" RPOR8 equ 0ECEh ;# ">
[; ;pic18f46j50.h: 103: extern volatile unsigned char RPOR9 @ 0xECF;
"105
[; ;pic18f46j50.h: 105: asm("RPOR9 equ 0ECFh");
[; <" RPOR9 equ 0ECFh ;# ">
[; ;pic18f46j50.h: 109: extern volatile unsigned char RPOR10 @ 0xED0;
"111
[; ;pic18f46j50.h: 111: asm("RPOR10 equ 0ED0h");
[; <" RPOR10 equ 0ED0h ;# ">
[; ;pic18f46j50.h: 115: extern volatile unsigned char RPOR11 @ 0xED1;
"117
[; ;pic18f46j50.h: 117: asm("RPOR11 equ 0ED1h");
[; <" RPOR11 equ 0ED1h ;# ">
[; ;pic18f46j50.h: 121: extern volatile unsigned char RPOR12 @ 0xED2;
"123
[; ;pic18f46j50.h: 123: asm("RPOR12 equ 0ED2h");
[; <" RPOR12 equ 0ED2h ;# ">
[; ;pic18f46j50.h: 127: extern volatile unsigned char RPOR13 @ 0xED3;
"129
[; ;pic18f46j50.h: 129: asm("RPOR13 equ 0ED3h");
[; <" RPOR13 equ 0ED3h ;# ">
[; ;pic18f46j50.h: 133: extern volatile unsigned char RPOR17 @ 0xED7;
"135
[; ;pic18f46j50.h: 135: asm("RPOR17 equ 0ED7h");
[; <" RPOR17 equ 0ED7h ;# ">
[; ;pic18f46j50.h: 139: extern volatile unsigned char RPOR18 @ 0xED8;
"141
[; ;pic18f46j50.h: 141: asm("RPOR18 equ 0ED8h");
[; <" RPOR18 equ 0ED8h ;# ">
[; ;pic18f46j50.h: 145: extern volatile unsigned char RPOR19 @ 0xED9;
"147
[; ;pic18f46j50.h: 147: asm("RPOR19 equ 0ED9h");
[; <" RPOR19 equ 0ED9h ;# ">
[; ;pic18f46j50.h: 151: extern volatile unsigned char RPOR20 @ 0xEDA;
"153
[; ;pic18f46j50.h: 153: asm("RPOR20 equ 0EDAh");
[; <" RPOR20 equ 0EDAh ;# ">
[; ;pic18f46j50.h: 157: extern volatile unsigned char RPOR21 @ 0xEDB;
"159
[; ;pic18f46j50.h: 159: asm("RPOR21 equ 0EDBh");
[; <" RPOR21 equ 0EDBh ;# ">
[; ;pic18f46j50.h: 163: extern volatile unsigned char RPOR22 @ 0xEDC;
"165
[; ;pic18f46j50.h: 165: asm("RPOR22 equ 0EDCh");
[; <" RPOR22 equ 0EDCh ;# ">
[; ;pic18f46j50.h: 169: extern volatile unsigned char RPOR23 @ 0xEDD;
"171
[; ;pic18f46j50.h: 171: asm("RPOR23 equ 0EDDh");
[; <" RPOR23 equ 0EDDh ;# ">
[; ;pic18f46j50.h: 175: extern volatile unsigned char RPOR24 @ 0xEDE;
"177
[; ;pic18f46j50.h: 177: asm("RPOR24 equ 0EDEh");
[; <" RPOR24 equ 0EDEh ;# ">
[; ;pic18f46j50.h: 181: extern volatile unsigned char RPINR1 @ 0xEE7;
"183
[; ;pic18f46j50.h: 183: asm("RPINR1 equ 0EE7h");
[; <" RPINR1 equ 0EE7h ;# ">
[; ;pic18f46j50.h: 187: extern volatile unsigned char RPINR2 @ 0xEE8;
"189
[; ;pic18f46j50.h: 189: asm("RPINR2 equ 0EE8h");
[; <" RPINR2 equ 0EE8h ;# ">
[; ;pic18f46j50.h: 193: extern volatile unsigned char RPINR3 @ 0xEE9;
"195
[; ;pic18f46j50.h: 195: asm("RPINR3 equ 0EE9h");
[; <" RPINR3 equ 0EE9h ;# ">
[; ;pic18f46j50.h: 199: extern volatile unsigned char RPINR4 @ 0xEEA;
"201
[; ;pic18f46j50.h: 201: asm("RPINR4 equ 0EEAh");
[; <" RPINR4 equ 0EEAh ;# ">
[; ;pic18f46j50.h: 205: extern volatile unsigned char RPINR6 @ 0xEEC;
"207
[; ;pic18f46j50.h: 207: asm("RPINR6 equ 0EECh");
[; <" RPINR6 equ 0EECh ;# ">
[; ;pic18f46j50.h: 211: extern volatile unsigned char RPINR7 @ 0xEED;
"213
[; ;pic18f46j50.h: 213: asm("RPINR7 equ 0EEDh");
[; <" RPINR7 equ 0EEDh ;# ">
[; ;pic18f46j50.h: 217: extern volatile unsigned char RPINR8 @ 0xEEE;
"219
[; ;pic18f46j50.h: 219: asm("RPINR8 equ 0EEEh");
[; <" RPINR8 equ 0EEEh ;# ">
[; ;pic18f46j50.h: 223: extern volatile unsigned char RPINR12 @ 0xEF2;
"225
[; ;pic18f46j50.h: 225: asm("RPINR12 equ 0EF2h");
[; <" RPINR12 equ 0EF2h ;# ">
[; ;pic18f46j50.h: 229: extern volatile unsigned char RPINR13 @ 0xEF3;
"231
[; ;pic18f46j50.h: 231: asm("RPINR13 equ 0EF3h");
[; <" RPINR13 equ 0EF3h ;# ">
[; ;pic18f46j50.h: 235: extern volatile unsigned char RPINR16 @ 0xEF6;
"237
[; ;pic18f46j50.h: 237: asm("RPINR16 equ 0EF6h");
[; <" RPINR16 equ 0EF6h ;# ">
[; ;pic18f46j50.h: 241: extern volatile unsigned char RPINR17 @ 0xEF7;
"243
[; ;pic18f46j50.h: 243: asm("RPINR17 equ 0EF7h");
[; <" RPINR17 equ 0EF7h ;# ">
[; ;pic18f46j50.h: 247: extern volatile unsigned char RPINR21 @ 0xEFB;
"249
[; ;pic18f46j50.h: 249: asm("RPINR21 equ 0EFBh");
[; <" RPINR21 equ 0EFBh ;# ">
[; ;pic18f46j50.h: 253: extern volatile unsigned char RPINR22 @ 0xEFC;
"255
[; ;pic18f46j50.h: 255: asm("RPINR22 equ 0EFCh");
[; <" RPINR22 equ 0EFCh ;# ">
[; ;pic18f46j50.h: 259: extern volatile unsigned char RPINR23 @ 0xEFD;
"261
[; ;pic18f46j50.h: 261: asm("RPINR23 equ 0EFDh");
[; <" RPINR23 equ 0EFDh ;# ">
[; ;pic18f46j50.h: 265: extern volatile unsigned char RPINR24 @ 0xEFE;
"267
[; ;pic18f46j50.h: 267: asm("RPINR24 equ 0EFEh");
[; <" RPINR24 equ 0EFEh ;# ">
[; ;pic18f46j50.h: 271: extern volatile unsigned char PPSCON @ 0xEFF;
"273
[; ;pic18f46j50.h: 273: asm("PPSCON equ 0EFFh");
[; <" PPSCON equ 0EFFh ;# ">
[; ;pic18f46j50.h: 276: typedef union {
[; ;pic18f46j50.h: 277: struct {
[; ;pic18f46j50.h: 278: unsigned IOLOCK :1;
[; ;pic18f46j50.h: 279: };
[; ;pic18f46j50.h: 280: } PPSCONbits_t;
[; ;pic18f46j50.h: 281: extern volatile PPSCONbits_t PPSCONbits @ 0xEFF;
[; ;pic18f46j50.h: 290: extern volatile unsigned char UEP0 @ 0xF26;
"292
[; ;pic18f46j50.h: 292: asm("UEP0 equ 0F26h");
[; <" UEP0 equ 0F26h ;# ">
[; ;pic18f46j50.h: 295: typedef union {
[; ;pic18f46j50.h: 296: struct {
[; ;pic18f46j50.h: 297: unsigned EPSTALL :1;
[; ;pic18f46j50.h: 298: unsigned EPINEN :1;
[; ;pic18f46j50.h: 299: unsigned EPOUTEN :1;
[; ;pic18f46j50.h: 300: unsigned EPCONDIS :1;
[; ;pic18f46j50.h: 301: unsigned EPHSHK :1;
[; ;pic18f46j50.h: 302: };
[; ;pic18f46j50.h: 303: struct {
[; ;pic18f46j50.h: 304: unsigned :3;
[; ;pic18f46j50.h: 305: unsigned EP0CONDIS :1;
[; ;pic18f46j50.h: 306: };
[; ;pic18f46j50.h: 307: struct {
[; ;pic18f46j50.h: 308: unsigned :4;
[; ;pic18f46j50.h: 309: unsigned EP0HSHK :1;
[; ;pic18f46j50.h: 310: };
[; ;pic18f46j50.h: 311: struct {
[; ;pic18f46j50.h: 312: unsigned :1;
[; ;pic18f46j50.h: 313: unsigned EP0INEN :1;
[; ;pic18f46j50.h: 314: };
[; ;pic18f46j50.h: 315: struct {
[; ;pic18f46j50.h: 316: unsigned :2;
[; ;pic18f46j50.h: 317: unsigned EP0OUTEN :1;
[; ;pic18f46j50.h: 318: };
[; ;pic18f46j50.h: 319: struct {
[; ;pic18f46j50.h: 320: unsigned EP0STALL :1;
[; ;pic18f46j50.h: 321: };
[; ;pic18f46j50.h: 322: struct {
[; ;pic18f46j50.h: 323: unsigned :3;
[; ;pic18f46j50.h: 324: unsigned EPCONDIS0 :1;
[; ;pic18f46j50.h: 325: };
[; ;pic18f46j50.h: 326: struct {
[; ;pic18f46j50.h: 327: unsigned :4;
[; ;pic18f46j50.h: 328: unsigned EPHSHK0 :1;
[; ;pic18f46j50.h: 329: };
[; ;pic18f46j50.h: 330: struct {
[; ;pic18f46j50.h: 331: unsigned :1;
[; ;pic18f46j50.h: 332: unsigned EPINEN0 :1;
[; ;pic18f46j50.h: 333: };
[; ;pic18f46j50.h: 334: struct {
[; ;pic18f46j50.h: 335: unsigned :2;
[; ;pic18f46j50.h: 336: unsigned EPOUTEN0 :1;
[; ;pic18f46j50.h: 337: };
[; ;pic18f46j50.h: 338: struct {
[; ;pic18f46j50.h: 339: unsigned EPSTALL0 :1;
[; ;pic18f46j50.h: 340: };
[; ;pic18f46j50.h: 341: } UEP0bits_t;
[; ;pic18f46j50.h: 342: extern volatile UEP0bits_t UEP0bits @ 0xF26;
[; ;pic18f46j50.h: 421: extern volatile unsigned char UEP1 @ 0xF27;
"423
[; ;pic18f46j50.h: 423: asm("UEP1 equ 0F27h");
[; <" UEP1 equ 0F27h ;# ">
[; ;pic18f46j50.h: 426: typedef union {
[; ;pic18f46j50.h: 427: struct {
[; ;pic18f46j50.h: 428: unsigned EPSTALL :1;
[; ;pic18f46j50.h: 429: unsigned EPINEN :1;
[; ;pic18f46j50.h: 430: unsigned EPOUTEN :1;
[; ;pic18f46j50.h: 431: unsigned EPCONDIS :1;
[; ;pic18f46j50.h: 432: unsigned EPHSHK :1;
[; ;pic18f46j50.h: 433: };
[; ;pic18f46j50.h: 434: struct {
[; ;pic18f46j50.h: 435: unsigned :3;
[; ;pic18f46j50.h: 436: unsigned EP1CONDIS :1;
[; ;pic18f46j50.h: 437: };
[; ;pic18f46j50.h: 438: struct {
[; ;pic18f46j50.h: 439: unsigned :4;
[; ;pic18f46j50.h: 440: unsigned EP1HSHK :1;
[; ;pic18f46j50.h: 441: };
[; ;pic18f46j50.h: 442: struct {
[; ;pic18f46j50.h: 443: unsigned :1;
[; ;pic18f46j50.h: 444: unsigned EP1INEN :1;
[; ;pic18f46j50.h: 445: };
[; ;pic18f46j50.h: 446: struct {
[; ;pic18f46j50.h: 447: unsigned :2;
[; ;pic18f46j50.h: 448: unsigned EP1OUTEN :1;
[; ;pic18f46j50.h: 449: };
[; ;pic18f46j50.h: 450: struct {
[; ;pic18f46j50.h: 451: unsigned EP1STALL :1;
[; ;pic18f46j50.h: 452: };
[; ;pic18f46j50.h: 453: struct {
[; ;pic18f46j50.h: 454: unsigned :3;
[; ;pic18f46j50.h: 455: unsigned EPCONDIS1 :1;
[; ;pic18f46j50.h: 456: };
[; ;pic18f46j50.h: 457: struct {
[; ;pic18f46j50.h: 458: unsigned :4;
[; ;pic18f46j50.h: 459: unsigned EPHSHK1 :1;
[; ;pic18f46j50.h: 460: };
[; ;pic18f46j50.h: 461: struct {
[; ;pic18f46j50.h: 462: unsigned :1;
[; ;pic18f46j50.h: 463: unsigned EPINEN1 :1;
[; ;pic18f46j50.h: 464: };
[; ;pic18f46j50.h: 465: struct {
[; ;pic18f46j50.h: 466: unsigned :2;
[; ;pic18f46j50.h: 467: unsigned EPOUTEN1 :1;
[; ;pic18f46j50.h: 468: };
[; ;pic18f46j50.h: 469: struct {
[; ;pic18f46j50.h: 470: unsigned EPSTALL1 :1;
[; ;pic18f46j50.h: 471: };
[; ;pic18f46j50.h: 472: } UEP1bits_t;
[; ;pic18f46j50.h: 473: extern volatile UEP1bits_t UEP1bits @ 0xF27;
[; ;pic18f46j50.h: 552: extern volatile unsigned char UEP2 @ 0xF28;
"554
[; ;pic18f46j50.h: 554: asm("UEP2 equ 0F28h");
[; <" UEP2 equ 0F28h ;# ">
[; ;pic18f46j50.h: 557: typedef union {
[; ;pic18f46j50.h: 558: struct {
[; ;pic18f46j50.h: 559: unsigned EPSTALL :1;
[; ;pic18f46j50.h: 560: unsigned EPINEN :1;
[; ;pic18f46j50.h: 561: unsigned EPOUTEN :1;
[; ;pic18f46j50.h: 562: unsigned EPCONDIS :1;
[; ;pic18f46j50.h: 563: unsigned EPHSHK :1;
[; ;pic18f46j50.h: 564: };
[; ;pic18f46j50.h: 565: struct {
[; ;pic18f46j50.h: 566: unsigned :3;
[; ;pic18f46j50.h: 567: unsigned EP2CONDIS :1;
[; ;pic18f46j50.h: 568: };
[; ;pic18f46j50.h: 569: struct {
[; ;pic18f46j50.h: 570: unsigned :4;
[; ;pic18f46j50.h: 571: unsigned EP2HSHK :1;
[; ;pic18f46j50.h: 572: };
[; ;pic18f46j50.h: 573: struct {
[; ;pic18f46j50.h: 574: unsigned :1;
[; ;pic18f46j50.h: 575: unsigned EP2INEN :1;
[; ;pic18f46j50.h: 576: };
[; ;pic18f46j50.h: 577: struct {
[; ;pic18f46j50.h: 578: unsigned :2;
[; ;pic18f46j50.h: 579: unsigned EP2OUTEN :1;
[; ;pic18f46j50.h: 580: };
[; ;pic18f46j50.h: 581: struct {
[; ;pic18f46j50.h: 582: unsigned EP2STALL :1;
[; ;pic18f46j50.h: 583: };
[; ;pic18f46j50.h: 584: struct {
[; ;pic18f46j50.h: 585: unsigned :3;
[; ;pic18f46j50.h: 586: unsigned EPCONDIS2 :1;
[; ;pic18f46j50.h: 587: };
[; ;pic18f46j50.h: 588: struct {
[; ;pic18f46j50.h: 589: unsigned :4;
[; ;pic18f46j50.h: 590: unsigned EPHSHK2 :1;
[; ;pic18f46j50.h: 591: };
[; ;pic18f46j50.h: 592: struct {
[; ;pic18f46j50.h: 593: unsigned :1;
[; ;pic18f46j50.h: 594: unsigned EPINEN2 :1;
[; ;pic18f46j50.h: 595: };
[; ;pic18f46j50.h: 596: struct {
[; ;pic18f46j50.h: 597: unsigned :2;
[; ;pic18f46j50.h: 598: unsigned EPOUTEN2 :1;
[; ;pic18f46j50.h: 599: };
[; ;pic18f46j50.h: 600: struct {
[; ;pic18f46j50.h: 601: unsigned EPSTALL2 :1;
[; ;pic18f46j50.h: 602: };
[; ;pic18f46j50.h: 603: } UEP2bits_t;
[; ;pic18f46j50.h: 604: extern volatile UEP2bits_t UEP2bits @ 0xF28;
[; ;pic18f46j50.h: 683: extern volatile unsigned char UEP3 @ 0xF29;
"685
[; ;pic18f46j50.h: 685: asm("UEP3 equ 0F29h");
[; <" UEP3 equ 0F29h ;# ">
[; ;pic18f46j50.h: 688: typedef union {
[; ;pic18f46j50.h: 689: struct {
[; ;pic18f46j50.h: 690: unsigned EPSTALL :1;
[; ;pic18f46j50.h: 691: unsigned EPINEN :1;
[; ;pic18f46j50.h: 692: unsigned EPOUTEN :1;
[; ;pic18f46j50.h: 693: unsigned EPCONDIS :1;
[; ;pic18f46j50.h: 694: unsigned EPHSHK :1;
[; ;pic18f46j50.h: 695: };
[; ;pic18f46j50.h: 696: struct {
[; ;pic18f46j50.h: 697: unsigned :3;
[; ;pic18f46j50.h: 698: unsigned EP3CONDIS :1;
[; ;pic18f46j50.h: 699: };
[; ;pic18f46j50.h: 700: struct {
[; ;pic18f46j50.h: 701: unsigned :4;
[; ;pic18f46j50.h: 702: unsigned EP3HSHK :1;
[; ;pic18f46j50.h: 703: };
[; ;pic18f46j50.h: 704: struct {
[; ;pic18f46j50.h: 705: unsigned :1;
[; ;pic18f46j50.h: 706: unsigned EP3INEN :1;
[; ;pic18f46j50.h: 707: };
[; ;pic18f46j50.h: 708: struct {
[; ;pic18f46j50.h: 709: unsigned :2;
[; ;pic18f46j50.h: 710: unsigned EP3OUTEN :1;
[; ;pic18f46j50.h: 711: };
[; ;pic18f46j50.h: 712: struct {
[; ;pic18f46j50.h: 713: unsigned EP3STALL :1;
[; ;pic18f46j50.h: 714: };
[; ;pic18f46j50.h: 715: struct {
[; ;pic18f46j50.h: 716: unsigned :3;
[; ;pic18f46j50.h: 717: unsigned EPCONDIS3 :1;
[; ;pic18f46j50.h: 718: };
[; ;pic18f46j50.h: 719: struct {
[; ;pic18f46j50.h: 720: unsigned :4;
[; ;pic18f46j50.h: 721: unsigned EPHSHK3 :1;
[; ;pic18f46j50.h: 722: };
[; ;pic18f46j50.h: 723: struct {
[; ;pic18f46j50.h: 724: unsigned :1;
[; ;pic18f46j50.h: 725: unsigned EPINEN3 :1;
[; ;pic18f46j50.h: 726: };
[; ;pic18f46j50.h: 727: struct {
[; ;pic18f46j50.h: 728: unsigned :2;
[; ;pic18f46j50.h: 729: unsigned EPOUTEN3 :1;
[; ;pic18f46j50.h: 730: };
[; ;pic18f46j50.h: 731: struct {
[; ;pic18f46j50.h: 732: unsigned EPSTALL3 :1;
[; ;pic18f46j50.h: 733: };
[; ;pic18f46j50.h: 734: } UEP3bits_t;
[; ;pic18f46j50.h: 735: extern volatile UEP3bits_t UEP3bits @ 0xF29;
[; ;pic18f46j50.h: 814: extern volatile unsigned char UEP4 @ 0xF2A;
"816
[; ;pic18f46j50.h: 816: asm("UEP4 equ 0F2Ah");
[; <" UEP4 equ 0F2Ah ;# ">
[; ;pic18f46j50.h: 819: typedef union {
[; ;pic18f46j50.h: 820: struct {
[; ;pic18f46j50.h: 821: unsigned EPSTALL :1;
[; ;pic18f46j50.h: 822: unsigned EPINEN :1;
[; ;pic18f46j50.h: 823: unsigned EPOUTEN :1;
[; ;pic18f46j50.h: 824: unsigned EPCONDIS :1;
[; ;pic18f46j50.h: 825: unsigned EPHSHK :1;
[; ;pic18f46j50.h: 826: };
[; ;pic18f46j50.h: 827: struct {
[; ;pic18f46j50.h: 828: unsigned :3;
[; ;pic18f46j50.h: 829: unsigned EP4CONDIS :1;
[; ;pic18f46j50.h: 830: };
[; ;pic18f46j50.h: 831: struct {
[; ;pic18f46j50.h: 832: unsigned :4;
[; ;pic18f46j50.h: 833: unsigned EP4HSHK :1;
[; ;pic18f46j50.h: 834: };
[; ;pic18f46j50.h: 835: struct {
[; ;pic18f46j50.h: 836: unsigned :1;
[; ;pic18f46j50.h: 837: unsigned EP4INEN :1;
[; ;pic18f46j50.h: 838: };
[; ;pic18f46j50.h: 839: struct {
[; ;pic18f46j50.h: 840: unsigned :2;
[; ;pic18f46j50.h: 841: unsigned EP4OUTEN :1;
[; ;pic18f46j50.h: 842: };
[; ;pic18f46j50.h: 843: struct {
[; ;pic18f46j50.h: 844: unsigned EP4STALL :1;
[; ;pic18f46j50.h: 845: };
[; ;pic18f46j50.h: 846: struct {
[; ;pic18f46j50.h: 847: unsigned :3;
[; ;pic18f46j50.h: 848: unsigned EPCONDIS4 :1;
[; ;pic18f46j50.h: 849: };
[; ;pic18f46j50.h: 850: struct {
[; ;pic18f46j50.h: 851: unsigned :4;
[; ;pic18f46j50.h: 852: unsigned EPHSHK4 :1;
[; ;pic18f46j50.h: 853: };
[; ;pic18f46j50.h: 854: struct {
[; ;pic18f46j50.h: 855: unsigned :1;
[; ;pic18f46j50.h: 856: unsigned EPINEN4 :1;
[; ;pic18f46j50.h: 857: };
[; ;pic18f46j50.h: 858: struct {
[; ;pic18f46j50.h: 859: unsigned :2;
[; ;pic18f46j50.h: 860: unsigned EPOUTEN4 :1;
[; ;pic18f46j50.h: 861: };
[; ;pic18f46j50.h: 862: struct {
[; ;pic18f46j50.h: 863: unsigned EPSTALL4 :1;
[; ;pic18f46j50.h: 864: };
[; ;pic18f46j50.h: 865: } UEP4bits_t;
[; ;pic18f46j50.h: 866: extern volatile UEP4bits_t UEP4bits @ 0xF2A;
[; ;pic18f46j50.h: 945: extern volatile unsigned char UEP5 @ 0xF2B;
"947
[; ;pic18f46j50.h: 947: asm("UEP5 equ 0F2Bh");
[; <" UEP5 equ 0F2Bh ;# ">
[; ;pic18f46j50.h: 950: typedef union {
[; ;pic18f46j50.h: 951: struct {
[; ;pic18f46j50.h: 952: unsigned EPSTALL :1;
[; ;pic18f46j50.h: 953: unsigned EPINEN :1;
[; ;pic18f46j50.h: 954: unsigned EPOUTEN :1;
[; ;pic18f46j50.h: 955: unsigned EPCONDIS :1;
[; ;pic18f46j50.h: 956: unsigned EPHSHK :1;
[; ;pic18f46j50.h: 957: };
[; ;pic18f46j50.h: 958: struct {
[; ;pic18f46j50.h: 959: unsigned :3;
[; ;pic18f46j50.h: 960: unsigned EP5CONDIS :1;
[; ;pic18f46j50.h: 961: };
[; ;pic18f46j50.h: 962: struct {
[; ;pic18f46j50.h: 963: unsigned :4;
[; ;pic18f46j50.h: 964: unsigned EP5HSHK :1;
[; ;pic18f46j50.h: 965: };
[; ;pic18f46j50.h: 966: struct {
[; ;pic18f46j50.h: 967: unsigned :1;
[; ;pic18f46j50.h: 968: unsigned EP5INEN :1;
[; ;pic18f46j50.h: 969: };
[; ;pic18f46j50.h: 970: struct {
[; ;pic18f46j50.h: 971: unsigned :2;
[; ;pic18f46j50.h: 972: unsigned EP5OUTEN :1;
[; ;pic18f46j50.h: 973: };
[; ;pic18f46j50.h: 974: struct {
[; ;pic18f46j50.h: 975: unsigned EP5STALL :1;
[; ;pic18f46j50.h: 976: };
[; ;pic18f46j50.h: 977: struct {
[; ;pic18f46j50.h: 978: unsigned :3;
[; ;pic18f46j50.h: 979: unsigned EPCONDIS5 :1;
[; ;pic18f46j50.h: 980: };
[; ;pic18f46j50.h: 981: struct {
[; ;pic18f46j50.h: 982: unsigned :4;
[; ;pic18f46j50.h: 983: unsigned EPHSHK5 :1;
[; ;pic18f46j50.h: 984: };
[; ;pic18f46j50.h: 985: struct {
[; ;pic18f46j50.h: 986: unsigned :1;
[; ;pic18f46j50.h: 987: unsigned EPINEN5 :1;
[; ;pic18f46j50.h: 988: };
[; ;pic18f46j50.h: 989: struct {
[; ;pic18f46j50.h: 990: unsigned :2;
[; ;pic18f46j50.h: 991: unsigned EPOUTEN5 :1;
[; ;pic18f46j50.h: 992: };
[; ;pic18f46j50.h: 993: struct {
[; ;pic18f46j50.h: 994: unsigned EPSTALL5 :1;
[; ;pic18f46j50.h: 995: };
[; ;pic18f46j50.h: 996: } UEP5bits_t;
[; ;pic18f46j50.h: 997: extern volatile UEP5bits_t UEP5bits @ 0xF2B;
[; ;pic18f46j50.h: 1076: extern volatile unsigned char UEP6 @ 0xF2C;
"1078
[; ;pic18f46j50.h: 1078: asm("UEP6 equ 0F2Ch");
[; <" UEP6 equ 0F2Ch ;# ">
[; ;pic18f46j50.h: 1081: typedef union {
[; ;pic18f46j50.h: 1082: struct {
[; ;pic18f46j50.h: 1083: unsigned EPSTALL :1;
[; ;pic18f46j50.h: 1084: unsigned EPINEN :1;
[; ;pic18f46j50.h: 1085: unsigned EPOUTEN :1;
[; ;pic18f46j50.h: 1086: unsigned EPCONDIS :1;
[; ;pic18f46j50.h: 1087: unsigned EPHSHK :1;
[; ;pic18f46j50.h: 1088: };
[; ;pic18f46j50.h: 1089: struct {
[; ;pic18f46j50.h: 1090: unsigned :3;
[; ;pic18f46j50.h: 1091: unsigned EP6CONDIS :1;
[; ;pic18f46j50.h: 1092: };
[; ;pic18f46j50.h: 1093: struct {
[; ;pic18f46j50.h: 1094: unsigned :4;
[; ;pic18f46j50.h: 1095: unsigned EP6HSHK :1;
[; ;pic18f46j50.h: 1096: };
[; ;pic18f46j50.h: 1097: struct {
[; ;pic18f46j50.h: 1098: unsigned :1;
[; ;pic18f46j50.h: 1099: unsigned EP6INEN :1;
[; ;pic18f46j50.h: 1100: };
[; ;pic18f46j50.h: 1101: struct {
[; ;pic18f46j50.h: 1102: unsigned :2;
[; ;pic18f46j50.h: 1103: unsigned EP6OUTEN :1;
[; ;pic18f46j50.h: 1104: };
[; ;pic18f46j50.h: 1105: struct {
[; ;pic18f46j50.h: 1106: unsigned EP6STALL :1;
[; ;pic18f46j50.h: 1107: };
[; ;pic18f46j50.h: 1108: struct {
[; ;pic18f46j50.h: 1109: unsigned :3;
[; ;pic18f46j50.h: 1110: unsigned EPCONDIS6 :1;
[; ;pic18f46j50.h: 1111: };
[; ;pic18f46j50.h: 1112: struct {
[; ;pic18f46j50.h: 1113: unsigned :4;
[; ;pic18f46j50.h: 1114: unsigned EPHSHK6 :1;
[; ;pic18f46j50.h: 1115: };
[; ;pic18f46j50.h: 1116: struct {
[; ;pic18f46j50.h: 1117: unsigned :1;
[; ;pic18f46j50.h: 1118: unsigned EPINEN6 :1;
[; ;pic18f46j50.h: 1119: };
[; ;pic18f46j50.h: 1120: struct {
[; ;pic18f46j50.h: 1121: unsigned :2;
[; ;pic18f46j50.h: 1122: unsigned EPOUTEN6 :1;
[; ;pic18f46j50.h: 1123: };
[; ;pic18f46j50.h: 1124: struct {
[; ;pic18f46j50.h: 1125: unsigned EPSTALL6 :1;
[; ;pic18f46j50.h: 1126: };
[; ;pic18f46j50.h: 1127: } UEP6bits_t;
[; ;pic18f46j50.h: 1128: extern volatile UEP6bits_t UEP6bits @ 0xF2C;
[; ;pic18f46j50.h: 1207: extern volatile unsigned char UEP7 @ 0xF2D;
"1209
[; ;pic18f46j50.h: 1209: asm("UEP7 equ 0F2Dh");
[; <" UEP7 equ 0F2Dh ;# ">
[; ;pic18f46j50.h: 1212: typedef union {
[; ;pic18f46j50.h: 1213: struct {
[; ;pic18f46j50.h: 1214: unsigned EPSTALL :1;
[; ;pic18f46j50.h: 1215: unsigned EPINEN :1;
[; ;pic18f46j50.h: 1216: unsigned EPOUTEN :1;
[; ;pic18f46j50.h: 1217: unsigned EPCONDIS :1;
[; ;pic18f46j50.h: 1218: unsigned EPHSHK :1;
[; ;pic18f46j50.h: 1219: };
[; ;pic18f46j50.h: 1220: struct {
[; ;pic18f46j50.h: 1221: unsigned :3;
[; ;pic18f46j50.h: 1222: unsigned EP7CONDIS :1;
[; ;pic18f46j50.h: 1223: };
[; ;pic18f46j50.h: 1224: struct {
[; ;pic18f46j50.h: 1225: unsigned :4;
[; ;pic18f46j50.h: 1226: unsigned EP7HSHK :1;
[; ;pic18f46j50.h: 1227: };
[; ;pic18f46j50.h: 1228: struct {
[; ;pic18f46j50.h: 1229: unsigned :1;
[; ;pic18f46j50.h: 1230: unsigned EP7INEN :1;
[; ;pic18f46j50.h: 1231: };
[; ;pic18f46j50.h: 1232: struct {
[; ;pic18f46j50.h: 1233: unsigned :2;
[; ;pic18f46j50.h: 1234: unsigned EP7OUTEN :1;
[; ;pic18f46j50.h: 1235: };
[; ;pic18f46j50.h: 1236: struct {
[; ;pic18f46j50.h: 1237: unsigned EP7STALL :1;
[; ;pic18f46j50.h: 1238: };
[; ;pic18f46j50.h: 1239: struct {
[; ;pic18f46j50.h: 1240: unsigned :3;
[; ;pic18f46j50.h: 1241: unsigned EPCONDIS7 :1;
[; ;pic18f46j50.h: 1242: };
[; ;pic18f46j50.h: 1243: struct {
[; ;pic18f46j50.h: 1244: unsigned :4;
[; ;pic18f46j50.h: 1245: unsigned EPHSHK7 :1;
[; ;pic18f46j50.h: 1246: };
[; ;pic18f46j50.h: 1247: struct {
[; ;pic18f46j50.h: 1248: unsigned :1;
[; ;pic18f46j50.h: 1249: unsigned EPINEN7 :1;
[; ;pic18f46j50.h: 1250: };
[; ;pic18f46j50.h: 1251: struct {
[; ;pic18f46j50.h: 1252: unsigned :2;
[; ;pic18f46j50.h: 1253: unsigned EPOUTEN7 :1;
[; ;pic18f46j50.h: 1254: };
[; ;pic18f46j50.h: 1255: struct {
[; ;pic18f46j50.h: 1256: unsigned EPSTALL7 :1;
[; ;pic18f46j50.h: 1257: };
[; ;pic18f46j50.h: 1258: } UEP7bits_t;
[; ;pic18f46j50.h: 1259: extern volatile UEP7bits_t UEP7bits @ 0xF2D;
[; ;pic18f46j50.h: 1338: extern volatile unsigned char UEP8 @ 0xF2E;
"1340
[; ;pic18f46j50.h: 1340: asm("UEP8 equ 0F2Eh");
[; <" UEP8 equ 0F2Eh ;# ">
[; ;pic18f46j50.h: 1343: typedef union {
[; ;pic18f46j50.h: 1344: struct {
[; ;pic18f46j50.h: 1345: unsigned EPSTALL :1;
[; ;pic18f46j50.h: 1346: unsigned EPINEN :1;
[; ;pic18f46j50.h: 1347: unsigned EPOUTEN :1;
[; ;pic18f46j50.h: 1348: unsigned EPCONDIS :1;
[; ;pic18f46j50.h: 1349: unsigned EPHSHK :1;
[; ;pic18f46j50.h: 1350: };
[; ;pic18f46j50.h: 1351: struct {
[; ;pic18f46j50.h: 1352: unsigned :3;
[; ;pic18f46j50.h: 1353: unsigned EPCONDIS8 :1;
[; ;pic18f46j50.h: 1354: };
[; ;pic18f46j50.h: 1355: struct {
[; ;pic18f46j50.h: 1356: unsigned :4;
[; ;pic18f46j50.h: 1357: unsigned EPHSHK8 :1;
[; ;pic18f46j50.h: 1358: };
[; ;pic18f46j50.h: 1359: struct {
[; ;pic18f46j50.h: 1360: unsigned :1;
[; ;pic18f46j50.h: 1361: unsigned EPINEN8 :1;
[; ;pic18f46j50.h: 1362: };
[; ;pic18f46j50.h: 1363: struct {
[; ;pic18f46j50.h: 1364: unsigned :2;
[; ;pic18f46j50.h: 1365: unsigned EPOUTEN8 :1;
[; ;pic18f46j50.h: 1366: };
[; ;pic18f46j50.h: 1367: struct {
[; ;pic18f46j50.h: 1368: unsigned EPSTALL8 :1;
[; ;pic18f46j50.h: 1369: };
[; ;pic18f46j50.h: 1370: } UEP8bits_t;
[; ;pic18f46j50.h: 1371: extern volatile UEP8bits_t UEP8bits @ 0xF2E;
[; ;pic18f46j50.h: 1425: extern volatile unsigned char UEP9 @ 0xF2F;
"1427
[; ;pic18f46j50.h: 1427: asm("UEP9 equ 0F2Fh");
[; <" UEP9 equ 0F2Fh ;# ">
[; ;pic18f46j50.h: 1430: typedef union {
[; ;pic18f46j50.h: 1431: struct {
[; ;pic18f46j50.h: 1432: unsigned EPSTALL :1;
[; ;pic18f46j50.h: 1433: unsigned EPINEN :1;
[; ;pic18f46j50.h: 1434: unsigned EPOUTEN :1;
[; ;pic18f46j50.h: 1435: unsigned EPCONDIS :1;
[; ;pic18f46j50.h: 1436: unsigned EPHSHK :1;
[; ;pic18f46j50.h: 1437: };
[; ;pic18f46j50.h: 1438: struct {
[; ;pic18f46j50.h: 1439: unsigned :3;
[; ;pic18f46j50.h: 1440: unsigned EPCONDIS9 :1;
[; ;pic18f46j50.h: 1441: };
[; ;pic18f46j50.h: 1442: struct {
[; ;pic18f46j50.h: 1443: unsigned :4;
[; ;pic18f46j50.h: 1444: unsigned EPHSHK9 :1;
[; ;pic18f46j50.h: 1445: };
[; ;pic18f46j50.h: 1446: struct {
[; ;pic18f46j50.h: 1447: unsigned :1;
[; ;pic18f46j50.h: 1448: unsigned EPINEN9 :1;
[; ;pic18f46j50.h: 1449: };
[; ;pic18f46j50.h: 1450: struct {
[; ;pic18f46j50.h: 1451: unsigned :2;
[; ;pic18f46j50.h: 1452: unsigned EPOUTEN9 :1;
[; ;pic18f46j50.h: 1453: };
[; ;pic18f46j50.h: 1454: struct {
[; ;pic18f46j50.h: 1455: unsigned EPSTALL9 :1;
[; ;pic18f46j50.h: 1456: };
[; ;pic18f46j50.h: 1457: } UEP9bits_t;
[; ;pic18f46j50.h: 1458: extern volatile UEP9bits_t UEP9bits @ 0xF2F;
[; ;pic18f46j50.h: 1512: extern volatile unsigned char UEP10 @ 0xF30;
"1514
[; ;pic18f46j50.h: 1514: asm("UEP10 equ 0F30h");
[; <" UEP10 equ 0F30h ;# ">
[; ;pic18f46j50.h: 1517: typedef union {
[; ;pic18f46j50.h: 1518: struct {
[; ;pic18f46j50.h: 1519: unsigned EPSTALL :1;
[; ;pic18f46j50.h: 1520: unsigned EPINEN :1;
[; ;pic18f46j50.h: 1521: unsigned EPOUTEN :1;
[; ;pic18f46j50.h: 1522: unsigned EPCONDIS :1;
[; ;pic18f46j50.h: 1523: unsigned EPHSHK :1;
[; ;pic18f46j50.h: 1524: };
[; ;pic18f46j50.h: 1525: struct {
[; ;pic18f46j50.h: 1526: unsigned :3;
[; ;pic18f46j50.h: 1527: unsigned EPCONDIS10 :1;
[; ;pic18f46j50.h: 1528: };
[; ;pic18f46j50.h: 1529: struct {
[; ;pic18f46j50.h: 1530: unsigned :4;
[; ;pic18f46j50.h: 1531: unsigned EPHSHK10 :1;
[; ;pic18f46j50.h: 1532: };
[; ;pic18f46j50.h: 1533: struct {
[; ;pic18f46j50.h: 1534: unsigned :1;
[; ;pic18f46j50.h: 1535: unsigned EPINEN10 :1;
[; ;pic18f46j50.h: 1536: };
[; ;pic18f46j50.h: 1537: struct {
[; ;pic18f46j50.h: 1538: unsigned :2;
[; ;pic18f46j50.h: 1539: unsigned EPOUTEN10 :1;
[; ;pic18f46j50.h: 1540: };
[; ;pic18f46j50.h: 1541: struct {
[; ;pic18f46j50.h: 1542: unsigned EPSTALL10 :1;
[; ;pic18f46j50.h: 1543: };
[; ;pic18f46j50.h: 1544: } UEP10bits_t;
[; ;pic18f46j50.h: 1545: extern volatile UEP10bits_t UEP10bits @ 0xF30;
[; ;pic18f46j50.h: 1599: extern volatile unsigned char UEP11 @ 0xF31;
"1601
[; ;pic18f46j50.h: 1601: asm("UEP11 equ 0F31h");
[; <" UEP11 equ 0F31h ;# ">
[; ;pic18f46j50.h: 1604: typedef union {
[; ;pic18f46j50.h: 1605: struct {
[; ;pic18f46j50.h: 1606: unsigned EPSTALL :1;
[; ;pic18f46j50.h: 1607: unsigned EPINEN :1;
[; ;pic18f46j50.h: 1608: unsigned EPOUTEN :1;
[; ;pic18f46j50.h: 1609: unsigned EPCONDIS :1;
[; ;pic18f46j50.h: 1610: unsigned EPHSHK :1;
[; ;pic18f46j50.h: 1611: };
[; ;pic18f46j50.h: 1612: struct {
[; ;pic18f46j50.h: 1613: unsigned :3;
[; ;pic18f46j50.h: 1614: unsigned EPCONDIS11 :1;
[; ;pic18f46j50.h: 1615: };
[; ;pic18f46j50.h: 1616: struct {
[; ;pic18f46j50.h: 1617: unsigned :4;
[; ;pic18f46j50.h: 1618: unsigned EPHSHK11 :1;
[; ;pic18f46j50.h: 1619: };
[; ;pic18f46j50.h: 1620: struct {
[; ;pic18f46j50.h: 1621: unsigned :1;
[; ;pic18f46j50.h: 1622: unsigned EPINEN11 :1;
[; ;pic18f46j50.h: 1623: };
[; ;pic18f46j50.h: 1624: struct {
[; ;pic18f46j50.h: 1625: unsigned :2;
[; ;pic18f46j50.h: 1626: unsigned EPOUTEN11 :1;
[; ;pic18f46j50.h: 1627: };
[; ;pic18f46j50.h: 1628: struct {
[; ;pic18f46j50.h: 1629: unsigned EPSTALL11 :1;
[; ;pic18f46j50.h: 1630: };
[; ;pic18f46j50.h: 1631: } UEP11bits_t;
[; ;pic18f46j50.h: 1632: extern volatile UEP11bits_t UEP11bits @ 0xF31;
[; ;pic18f46j50.h: 1686: extern volatile unsigned char UEP12 @ 0xF32;
"1688
[; ;pic18f46j50.h: 1688: asm("UEP12 equ 0F32h");
[; <" UEP12 equ 0F32h ;# ">
[; ;pic18f46j50.h: 1691: typedef union {
[; ;pic18f46j50.h: 1692: struct {
[; ;pic18f46j50.h: 1693: unsigned EPSTALL :1;
[; ;pic18f46j50.h: 1694: unsigned EPINEN :1;
[; ;pic18f46j50.h: 1695: unsigned EPOUTEN :1;
[; ;pic18f46j50.h: 1696: unsigned EPCONDIS :1;
[; ;pic18f46j50.h: 1697: unsigned EPHSHK :1;
[; ;pic18f46j50.h: 1698: };
[; ;pic18f46j50.h: 1699: struct {
[; ;pic18f46j50.h: 1700: unsigned :3;
[; ;pic18f46j50.h: 1701: unsigned EPCONDIS12 :1;
[; ;pic18f46j50.h: 1702: };
[; ;pic18f46j50.h: 1703: struct {
[; ;pic18f46j50.h: 1704: unsigned :4;
[; ;pic18f46j50.h: 1705: unsigned EPHSHK12 :1;
[; ;pic18f46j50.h: 1706: };
[; ;pic18f46j50.h: 1707: struct {
[; ;pic18f46j50.h: 1708: unsigned :1;
[; ;pic18f46j50.h: 1709: unsigned EPINEN12 :1;
[; ;pic18f46j50.h: 1710: };
[; ;pic18f46j50.h: 1711: struct {
[; ;pic18f46j50.h: 1712: unsigned :2;
[; ;pic18f46j50.h: 1713: unsigned EPOUTEN12 :1;
[; ;pic18f46j50.h: 1714: };
[; ;pic18f46j50.h: 1715: struct {
[; ;pic18f46j50.h: 1716: unsigned EPSTALL12 :1;
[; ;pic18f46j50.h: 1717: };
[; ;pic18f46j50.h: 1718: } UEP12bits_t;
[; ;pic18f46j50.h: 1719: extern volatile UEP12bits_t UEP12bits @ 0xF32;
[; ;pic18f46j50.h: 1773: extern volatile unsigned char UEP13 @ 0xF33;
"1775
[; ;pic18f46j50.h: 1775: asm("UEP13 equ 0F33h");
[; <" UEP13 equ 0F33h ;# ">
[; ;pic18f46j50.h: 1778: typedef union {
[; ;pic18f46j50.h: 1779: struct {
[; ;pic18f46j50.h: 1780: unsigned EPSTALL :1;
[; ;pic18f46j50.h: 1781: unsigned EPINEN :1;
[; ;pic18f46j50.h: 1782: unsigned EPOUTEN :1;
[; ;pic18f46j50.h: 1783: unsigned EPCONDIS :1;
[; ;pic18f46j50.h: 1784: unsigned EPHSHK :1;
[; ;pic18f46j50.h: 1785: };
[; ;pic18f46j50.h: 1786: struct {
[; ;pic18f46j50.h: 1787: unsigned :3;
[; ;pic18f46j50.h: 1788: unsigned EPCONDIS13 :1;
[; ;pic18f46j50.h: 1789: };
[; ;pic18f46j50.h: 1790: struct {
[; ;pic18f46j50.h: 1791: unsigned :4;
[; ;pic18f46j50.h: 1792: unsigned EPHSHK13 :1;
[; ;pic18f46j50.h: 1793: };
[; ;pic18f46j50.h: 1794: struct {
[; ;pic18f46j50.h: 1795: unsigned :1;
[; ;pic18f46j50.h: 1796: unsigned EPINEN13 :1;
[; ;pic18f46j50.h: 1797: };
[; ;pic18f46j50.h: 1798: struct {
[; ;pic18f46j50.h: 1799: unsigned :2;
[; ;pic18f46j50.h: 1800: unsigned EPOUTEN13 :1;
[; ;pic18f46j50.h: 1801: };
[; ;pic18f46j50.h: 1802: struct {
[; ;pic18f46j50.h: 1803: unsigned EPSTALL13 :1;
[; ;pic18f46j50.h: 1804: };
[; ;pic18f46j50.h: 1805: } UEP13bits_t;
[; ;pic18f46j50.h: 1806: extern volatile UEP13bits_t UEP13bits @ 0xF33;
[; ;pic18f46j50.h: 1860: extern volatile unsigned char UEP14 @ 0xF34;
"1862
[; ;pic18f46j50.h: 1862: asm("UEP14 equ 0F34h");
[; <" UEP14 equ 0F34h ;# ">
[; ;pic18f46j50.h: 1865: typedef union {
[; ;pic18f46j50.h: 1866: struct {
[; ;pic18f46j50.h: 1867: unsigned EPSTALL :1;
[; ;pic18f46j50.h: 1868: unsigned EPINEN :1;
[; ;pic18f46j50.h: 1869: unsigned EPOUTEN :1;
[; ;pic18f46j50.h: 1870: unsigned EPCONDIS :1;
[; ;pic18f46j50.h: 1871: unsigned EPHSHK :1;
[; ;pic18f46j50.h: 1872: };
[; ;pic18f46j50.h: 1873: struct {
[; ;pic18f46j50.h: 1874: unsigned :3;
[; ;pic18f46j50.h: 1875: unsigned EPCONDIS14 :1;
[; ;pic18f46j50.h: 1876: };
[; ;pic18f46j50.h: 1877: struct {
[; ;pic18f46j50.h: 1878: unsigned :4;
[; ;pic18f46j50.h: 1879: unsigned EPHSHK14 :1;
[; ;pic18f46j50.h: 1880: };
[; ;pic18f46j50.h: 1881: struct {
[; ;pic18f46j50.h: 1882: unsigned :1;
[; ;pic18f46j50.h: 1883: unsigned EPINEN14 :1;
[; ;pic18f46j50.h: 1884: };
[; ;pic18f46j50.h: 1885: struct {
[; ;pic18f46j50.h: 1886: unsigned :2;
[; ;pic18f46j50.h: 1887: unsigned EPOUTEN14 :1;
[; ;pic18f46j50.h: 1888: };
[; ;pic18f46j50.h: 1889: struct {
[; ;pic18f46j50.h: 1890: unsigned EPSTALL14 :1;
[; ;pic18f46j50.h: 1891: };
[; ;pic18f46j50.h: 1892: } UEP14bits_t;
[; ;pic18f46j50.h: 1893: extern volatile UEP14bits_t UEP14bits @ 0xF34;
[; ;pic18f46j50.h: 1947: extern volatile unsigned char UEP15 @ 0xF35;
"1949
[; ;pic18f46j50.h: 1949: asm("UEP15 equ 0F35h");
[; <" UEP15 equ 0F35h ;# ">
[; ;pic18f46j50.h: 1952: typedef union {
[; ;pic18f46j50.h: 1953: struct {
[; ;pic18f46j50.h: 1954: unsigned EPSTALL :1;
[; ;pic18f46j50.h: 1955: unsigned EPINEN :1;
[; ;pic18f46j50.h: 1956: unsigned EPOUTEN :1;
[; ;pic18f46j50.h: 1957: unsigned EPCONDIS :1;
[; ;pic18f46j50.h: 1958: unsigned EPHSHK :1;
[; ;pic18f46j50.h: 1959: };
[; ;pic18f46j50.h: 1960: struct {
[; ;pic18f46j50.h: 1961: unsigned :3;
[; ;pic18f46j50.h: 1962: unsigned EPCONDIS15 :1;
[; ;pic18f46j50.h: 1963: };
[; ;pic18f46j50.h: 1964: struct {
[; ;pic18f46j50.h: 1965: unsigned :4;
[; ;pic18f46j50.h: 1966: unsigned EPHSHK15 :1;
[; ;pic18f46j50.h: 1967: };
[; ;pic18f46j50.h: 1968: struct {
[; ;pic18f46j50.h: 1969: unsigned :1;
[; ;pic18f46j50.h: 1970: unsigned EPINEN15 :1;
[; ;pic18f46j50.h: 1971: };
[; ;pic18f46j50.h: 1972: struct {
[; ;pic18f46j50.h: 1973: unsigned :2;
[; ;pic18f46j50.h: 1974: unsigned EPOUTEN15 :1;
[; ;pic18f46j50.h: 1975: };
[; ;pic18f46j50.h: 1976: struct {
[; ;pic18f46j50.h: 1977: unsigned EPSTALL15 :1;
[; ;pic18f46j50.h: 1978: };
[; ;pic18f46j50.h: 1979: } UEP15bits_t;
[; ;pic18f46j50.h: 1980: extern volatile UEP15bits_t UEP15bits @ 0xF35;
[; ;pic18f46j50.h: 2034: extern volatile unsigned char UIE @ 0xF36;
"2036
[; ;pic18f46j50.h: 2036: asm("UIE equ 0F36h");
[; <" UIE equ 0F36h ;# ">
[; ;pic18f46j50.h: 2039: typedef union {
[; ;pic18f46j50.h: 2040: struct {
[; ;pic18f46j50.h: 2041: unsigned URSTIE :1;
[; ;pic18f46j50.h: 2042: unsigned UERRIE :1;
[; ;pic18f46j50.h: 2043: unsigned ACTVIE :1;
[; ;pic18f46j50.h: 2044: unsigned TRNIE :1;
[; ;pic18f46j50.h: 2045: unsigned IDLEIE :1;
[; ;pic18f46j50.h: 2046: unsigned STALLIE :1;
[; ;pic18f46j50.h: 2047: unsigned SOFIE :1;
[; ;pic18f46j50.h: 2048: };
[; ;pic18f46j50.h: 2049: } UIEbits_t;
[; ;pic18f46j50.h: 2050: extern volatile UIEbits_t UIEbits @ 0xF36;
[; ;pic18f46j50.h: 2089: extern volatile unsigned char UEIE @ 0xF37;
"2091
[; ;pic18f46j50.h: 2091: asm("UEIE equ 0F37h");
[; <" UEIE equ 0F37h ;# ">
[; ;pic18f46j50.h: 2094: typedef union {
[; ;pic18f46j50.h: 2095: struct {
[; ;pic18f46j50.h: 2096: unsigned PIDEE :1;
[; ;pic18f46j50.h: 2097: unsigned CRC5EE :1;
[; ;pic18f46j50.h: 2098: unsigned CRC16EE :1;
[; ;pic18f46j50.h: 2099: unsigned DFN8EE :1;
[; ;pic18f46j50.h: 2100: unsigned BTOEE :1;
[; ;pic18f46j50.h: 2101: unsigned :2;
[; ;pic18f46j50.h: 2102: unsigned BTSEE :1;
[; ;pic18f46j50.h: 2103: };
[; ;pic18f46j50.h: 2104: } UEIEbits_t;
[; ;pic18f46j50.h: 2105: extern volatile UEIEbits_t UEIEbits @ 0xF37;
[; ;pic18f46j50.h: 2139: extern volatile unsigned char UADDR @ 0xF38;
"2141
[; ;pic18f46j50.h: 2141: asm("UADDR equ 0F38h");
[; <" UADDR equ 0F38h ;# ">
[; ;pic18f46j50.h: 2144: typedef union {
[; ;pic18f46j50.h: 2145: struct {
[; ;pic18f46j50.h: 2146: unsigned ADDR :7;
[; ;pic18f46j50.h: 2147: };
[; ;pic18f46j50.h: 2148: struct {
[; ;pic18f46j50.h: 2149: unsigned ADDR0 :1;
[; ;pic18f46j50.h: 2150: unsigned ADDR1 :1;
[; ;pic18f46j50.h: 2151: unsigned ADDR2 :1;
[; ;pic18f46j50.h: 2152: unsigned ADDR3 :1;
[; ;pic18f46j50.h: 2153: unsigned ADDR4 :1;
[; ;pic18f46j50.h: 2154: unsigned ADDR5 :1;
[; ;pic18f46j50.h: 2155: unsigned ADDR6 :1;
[; ;pic18f46j50.h: 2156: };
[; ;pic18f46j50.h: 2157: } UADDRbits_t;
[; ;pic18f46j50.h: 2158: extern volatile UADDRbits_t UADDRbits @ 0xF38;
[; ;pic18f46j50.h: 2202: extern volatile unsigned char UCFG @ 0xF39;
"2204
[; ;pic18f46j50.h: 2204: asm("UCFG equ 0F39h");
[; <" UCFG equ 0F39h ;# ">
[; ;pic18f46j50.h: 2207: typedef union {
[; ;pic18f46j50.h: 2208: struct {
[; ;pic18f46j50.h: 2209: unsigned PPB0 :1;
[; ;pic18f46j50.h: 2210: unsigned PPB1 :1;
[; ;pic18f46j50.h: 2211: unsigned FSEN :1;
[; ;pic18f46j50.h: 2212: unsigned UTRDIS :1;
[; ;pic18f46j50.h: 2213: unsigned UPUEN :1;
[; ;pic18f46j50.h: 2214: unsigned :1;
[; ;pic18f46j50.h: 2215: unsigned UOEMON :1;
[; ;pic18f46j50.h: 2216: unsigned UTEYE :1;
[; ;pic18f46j50.h: 2217: };
[; ;pic18f46j50.h: 2218: struct {
[; ;pic18f46j50.h: 2219: unsigned UPP0 :1;
[; ;pic18f46j50.h: 2220: };
[; ;pic18f46j50.h: 2221: struct {
[; ;pic18f46j50.h: 2222: unsigned :1;
[; ;pic18f46j50.h: 2223: unsigned UPP1 :1;
[; ;pic18f46j50.h: 2224: };
[; ;pic18f46j50.h: 2225: } UCFGbits_t;
[; ;pic18f46j50.h: 2226: extern volatile UCFGbits_t UCFGbits @ 0xF39;
[; ;pic18f46j50.h: 2275: extern volatile unsigned char PADCFG1 @ 0xF3C;
"2277
[; ;pic18f46j50.h: 2277: asm("PADCFG1 equ 0F3Ch");
[; <" PADCFG1 equ 0F3Ch ;# ">
[; ;pic18f46j50.h: 2280: typedef union {
[; ;pic18f46j50.h: 2281: struct {
[; ;pic18f46j50.h: 2282: unsigned PMPTTL :1;
[; ;pic18f46j50.h: 2283: unsigned RTSECSEL0 :1;
[; ;pic18f46j50.h: 2284: unsigned RTSECSEL1 :1;
[; ;pic18f46j50.h: 2285: };
[; ;pic18f46j50.h: 2286: } PADCFG1bits_t;
[; ;pic18f46j50.h: 2287: extern volatile PADCFG1bits_t PADCFG1bits @ 0xF3C;
[; ;pic18f46j50.h: 2306: extern volatile unsigned char REFOCON @ 0xF3D;
"2308
[; ;pic18f46j50.h: 2308: asm("REFOCON equ 0F3Dh");
[; <" REFOCON equ 0F3Dh ;# ">
[; ;pic18f46j50.h: 2311: typedef union {
[; ;pic18f46j50.h: 2312: struct {
[; ;pic18f46j50.h: 2313: unsigned RODIV :4;
[; ;pic18f46j50.h: 2314: unsigned ROSEL :1;
[; ;pic18f46j50.h: 2315: unsigned ROSSLP :1;
[; ;pic18f46j50.h: 2316: unsigned :1;
[; ;pic18f46j50.h: 2317: unsigned ROON :1;
[; ;pic18f46j50.h: 2318: };
[; ;pic18f46j50.h: 2319: struct {
[; ;pic18f46j50.h: 2320: unsigned RODIV0 :1;
[; ;pic18f46j50.h: 2321: unsigned RODIV1 :1;
[; ;pic18f46j50.h: 2322: unsigned RODIV2 :1;
[; ;pic18f46j50.h: 2323: unsigned RODIV3 :1;
[; ;pic18f46j50.h: 2324: };
[; ;pic18f46j50.h: 2325: } REFOCONbits_t;
[; ;pic18f46j50.h: 2326: extern volatile REFOCONbits_t REFOCONbits @ 0xF3D;
[; ;pic18f46j50.h: 2370: extern volatile unsigned char RTCCAL @ 0xF3E;
"2372
[; ;pic18f46j50.h: 2372: asm("RTCCAL equ 0F3Eh");
[; <" RTCCAL equ 0F3Eh ;# ">
[; ;pic18f46j50.h: 2375: typedef union {
[; ;pic18f46j50.h: 2376: struct {
[; ;pic18f46j50.h: 2377: unsigned CAL :8;
[; ;pic18f46j50.h: 2378: };
[; ;pic18f46j50.h: 2379: struct {
[; ;pic18f46j50.h: 2380: unsigned CAL0 :1;
[; ;pic18f46j50.h: 2381: unsigned CAL1 :1;
[; ;pic18f46j50.h: 2382: unsigned CAL2 :1;
[; ;pic18f46j50.h: 2383: unsigned CAL3 :1;
[; ;pic18f46j50.h: 2384: unsigned CAL4 :1;
[; ;pic18f46j50.h: 2385: unsigned CAL5 :1;
[; ;pic18f46j50.h: 2386: unsigned CAL6 :1;
[; ;pic18f46j50.h: 2387: unsigned CAL7 :1;
[; ;pic18f46j50.h: 2388: };
[; ;pic18f46j50.h: 2389: } RTCCALbits_t;
[; ;pic18f46j50.h: 2390: extern volatile RTCCALbits_t RTCCALbits @ 0xF3E;
[; ;pic18f46j50.h: 2439: extern volatile unsigned char RTCCFG @ 0xF3F;
"2441
[; ;pic18f46j50.h: 2441: asm("RTCCFG equ 0F3Fh");
[; <" RTCCFG equ 0F3Fh ;# ">
[; ;pic18f46j50.h: 2444: typedef union {
[; ;pic18f46j50.h: 2445: struct {
[; ;pic18f46j50.h: 2446: unsigned RTCPTR0 :1;
[; ;pic18f46j50.h: 2447: unsigned RTCPTR1 :1;
[; ;pic18f46j50.h: 2448: unsigned RTCOE :1;
[; ;pic18f46j50.h: 2449: unsigned HALFSEC :1;
[; ;pic18f46j50.h: 2450: unsigned RTCSYNC :1;
[; ;pic18f46j50.h: 2451: unsigned RTCWREN :1;
[; ;pic18f46j50.h: 2452: unsigned :1;
[; ;pic18f46j50.h: 2453: unsigned RTCEN :1;
[; ;pic18f46j50.h: 2454: };
[; ;pic18f46j50.h: 2455: } RTCCFGbits_t;
[; ;pic18f46j50.h: 2456: extern volatile RTCCFGbits_t RTCCFGbits @ 0xF3F;
[; ;pic18f46j50.h: 2495: extern volatile unsigned char ODCON3 @ 0xF40;
"2497
[; ;pic18f46j50.h: 2497: asm("ODCON3 equ 0F40h");
[; <" ODCON3 equ 0F40h ;# ">
[; ;pic18f46j50.h: 2500: typedef union {
[; ;pic18f46j50.h: 2501: struct {
[; ;pic18f46j50.h: 2502: unsigned SPI1OD :1;
[; ;pic18f46j50.h: 2503: unsigned SPI2OD :1;
[; ;pic18f46j50.h: 2504: };
[; ;pic18f46j50.h: 2505: } ODCON3bits_t;
[; ;pic18f46j50.h: 2506: extern volatile ODCON3bits_t ODCON3bits @ 0xF40;
[; ;pic18f46j50.h: 2520: extern volatile unsigned char ODCON2 @ 0xF41;
"2522
[; ;pic18f46j50.h: 2522: asm("ODCON2 equ 0F41h");
[; <" ODCON2 equ 0F41h ;# ">
[; ;pic18f46j50.h: 2525: typedef union {
[; ;pic18f46j50.h: 2526: struct {
[; ;pic18f46j50.h: 2527: unsigned U1OD :1;
[; ;pic18f46j50.h: 2528: unsigned U2OD :1;
[; ;pic18f46j50.h: 2529: };
[; ;pic18f46j50.h: 2530: } ODCON2bits_t;
[; ;pic18f46j50.h: 2531: extern volatile ODCON2bits_t ODCON2bits @ 0xF41;
[; ;pic18f46j50.h: 2545: extern volatile unsigned char ODCON1 @ 0xF42;
"2547
[; ;pic18f46j50.h: 2547: asm("ODCON1 equ 0F42h");
[; <" ODCON1 equ 0F42h ;# ">
[; ;pic18f46j50.h: 2550: typedef union {
[; ;pic18f46j50.h: 2551: struct {
[; ;pic18f46j50.h: 2552: unsigned ECCP1OD :1;
[; ;pic18f46j50.h: 2553: unsigned ECCP2OD :1;
[; ;pic18f46j50.h: 2554: };
[; ;pic18f46j50.h: 2555: } ODCON1bits_t;
[; ;pic18f46j50.h: 2556: extern volatile ODCON1bits_t ODCON1bits @ 0xF42;
[; ;pic18f46j50.h: 2570: extern volatile unsigned char ANCON0 @ 0xF48;
"2572
[; ;pic18f46j50.h: 2572: asm("ANCON0 equ 0F48h");
[; <" ANCON0 equ 0F48h ;# ">
[; ;pic18f46j50.h: 2575: typedef union {
[; ;pic18f46j50.h: 2576: struct {
[; ;pic18f46j50.h: 2577: unsigned PCFG0 :1;
[; ;pic18f46j50.h: 2578: unsigned PCFG1 :1;
[; ;pic18f46j50.h: 2579: unsigned PCFG2 :1;
[; ;pic18f46j50.h: 2580: unsigned PCFG3 :1;
[; ;pic18f46j50.h: 2581: unsigned PCFG4 :1;
[; ;pic18f46j50.h: 2582: unsigned PCFG5 :1;
[; ;pic18f46j50.h: 2583: unsigned PCFG6 :1;
[; ;pic18f46j50.h: 2584: unsigned PCFG7 :1;
[; ;pic18f46j50.h: 2585: };
[; ;pic18f46j50.h: 2586: } ANCON0bits_t;
[; ;pic18f46j50.h: 2587: extern volatile ANCON0bits_t ANCON0bits @ 0xF48;
[; ;pic18f46j50.h: 2631: extern volatile unsigned char ANCON1 @ 0xF49;
"2633
[; ;pic18f46j50.h: 2633: asm("ANCON1 equ 0F49h");
[; <" ANCON1 equ 0F49h ;# ">
[; ;pic18f46j50.h: 2636: typedef union {
[; ;pic18f46j50.h: 2637: struct {
[; ;pic18f46j50.h: 2638: unsigned PCFG8 :1;
[; ;pic18f46j50.h: 2639: unsigned PCFG9 :1;
[; ;pic18f46j50.h: 2640: unsigned PCFG10 :1;
[; ;pic18f46j50.h: 2641: unsigned PCFG11 :1;
[; ;pic18f46j50.h: 2642: unsigned PCFG12 :1;
[; ;pic18f46j50.h: 2643: unsigned :1;
[; ;pic18f46j50.h: 2644: unsigned VBG2EN :1;
[; ;pic18f46j50.h: 2645: unsigned VBGEN :1;
[; ;pic18f46j50.h: 2646: };
[; ;pic18f46j50.h: 2647: struct {
[; ;pic18f46j50.h: 2648: unsigned :6;
[; ;pic18f46j50.h: 2649: unsigned PCFG14 :1;
[; ;pic18f46j50.h: 2650: };
[; ;pic18f46j50.h: 2651: struct {
[; ;pic18f46j50.h: 2652: unsigned :7;
[; ;pic18f46j50.h: 2653: unsigned PCFG15 :1;
[; ;pic18f46j50.h: 2654: };
[; ;pic18f46j50.h: 2655: } ANCON1bits_t;
[; ;pic18f46j50.h: 2656: extern volatile ANCON1bits_t ANCON1bits @ 0xF49;
[; ;pic18f46j50.h: 2705: extern volatile unsigned char DSWAKEL @ 0xF4A;
"2707
[; ;pic18f46j50.h: 2707: asm("DSWAKEL equ 0F4Ah");
[; <" DSWAKEL equ 0F4Ah ;# ">
[; ;pic18f46j50.h: 2710: typedef union {
[; ;pic18f46j50.h: 2711: struct {
[; ;pic18f46j50.h: 2712: unsigned DSPOR :1;
[; ;pic18f46j50.h: 2713: unsigned :1;
[; ;pic18f46j50.h: 2714: unsigned DSMCLR :1;
[; ;pic18f46j50.h: 2715: unsigned DSRTC :1;
[; ;pic18f46j50.h: 2716: unsigned DSWDT :1;
[; ;pic18f46j50.h: 2717: unsigned DSULP :1;
[; ;pic18f46j50.h: 2718: unsigned :1;
[; ;pic18f46j50.h: 2719: unsigned DSFLT :1;
[; ;pic18f46j50.h: 2720: };
[; ;pic18f46j50.h: 2721: } DSWAKELbits_t;
[; ;pic18f46j50.h: 2722: extern volatile DSWAKELbits_t DSWAKELbits @ 0xF4A;
[; ;pic18f46j50.h: 2756: extern volatile unsigned char DSWAKEH @ 0xF4B;
"2758
[; ;pic18f46j50.h: 2758: asm("DSWAKEH equ 0F4Bh");
[; <" DSWAKEH equ 0F4Bh ;# ">
[; ;pic18f46j50.h: 2761: typedef union {
[; ;pic18f46j50.h: 2762: struct {
[; ;pic18f46j50.h: 2763: unsigned DSINT0 :1;
[; ;pic18f46j50.h: 2764: };
[; ;pic18f46j50.h: 2765: } DSWAKEHbits_t;
[; ;pic18f46j50.h: 2766: extern volatile DSWAKEHbits_t DSWAKEHbits @ 0xF4B;
[; ;pic18f46j50.h: 2775: extern volatile unsigned char DSCONL @ 0xF4C;
"2777
[; ;pic18f46j50.h: 2777: asm("DSCONL equ 0F4Ch");
[; <" DSCONL equ 0F4Ch ;# ">
[; ;pic18f46j50.h: 2780: typedef union {
[; ;pic18f46j50.h: 2781: struct {
[; ;pic18f46j50.h: 2782: unsigned RELEASE :1;
[; ;pic18f46j50.h: 2783: unsigned DSBOR :1;
[; ;pic18f46j50.h: 2784: unsigned ULPWDIS :1;
[; ;pic18f46j50.h: 2785: };
[; ;pic18f46j50.h: 2786: } DSCONLbits_t;
[; ;pic18f46j50.h: 2787: extern volatile DSCONLbits_t DSCONLbits @ 0xF4C;
[; ;pic18f46j50.h: 2806: extern volatile unsigned char DSCONH @ 0xF4D;
"2808
[; ;pic18f46j50.h: 2808: asm("DSCONH equ 0F4Dh");
[; <" DSCONH equ 0F4Dh ;# ">
[; ;pic18f46j50.h: 2811: typedef union {
[; ;pic18f46j50.h: 2812: struct {
[; ;pic18f46j50.h: 2813: unsigned RTCWDIS :1;
[; ;pic18f46j50.h: 2814: unsigned DSULPEN :1;
[; ;pic18f46j50.h: 2815: unsigned :5;
[; ;pic18f46j50.h: 2816: unsigned DSEN :1;
[; ;pic18f46j50.h: 2817: };
[; ;pic18f46j50.h: 2818: } DSCONHbits_t;
[; ;pic18f46j50.h: 2819: extern volatile DSCONHbits_t DSCONHbits @ 0xF4D;
[; ;pic18f46j50.h: 2838: extern volatile unsigned char DSGPR0 @ 0xF4E;
"2840
[; ;pic18f46j50.h: 2840: asm("DSGPR0 equ 0F4Eh");
[; <" DSGPR0 equ 0F4Eh ;# ">
[; ;pic18f46j50.h: 2843: typedef union {
[; ;pic18f46j50.h: 2844: struct {
[; ;pic18f46j50.h: 2845: unsigned DSGPR0 :8;
[; ;pic18f46j50.h: 2846: };
[; ;pic18f46j50.h: 2847: } DSGPR0bits_t;
[; ;pic18f46j50.h: 2848: extern volatile DSGPR0bits_t DSGPR0bits @ 0xF4E;
[; ;pic18f46j50.h: 2857: extern volatile unsigned char DSGPR1 @ 0xF4F;
"2859
[; ;pic18f46j50.h: 2859: asm("DSGPR1 equ 0F4Fh");
[; <" DSGPR1 equ 0F4Fh ;# ">
[; ;pic18f46j50.h: 2862: typedef union {
[; ;pic18f46j50.h: 2863: struct {
[; ;pic18f46j50.h: 2864: unsigned DSGPR1 :8;
[; ;pic18f46j50.h: 2865: };
[; ;pic18f46j50.h: 2866: } DSGPR1bits_t;
[; ;pic18f46j50.h: 2867: extern volatile DSGPR1bits_t DSGPR1bits @ 0xF4F;
[; ;pic18f46j50.h: 2876: extern volatile unsigned char TCLKCON @ 0xF52;
"2878
[; ;pic18f46j50.h: 2878: asm("TCLKCON equ 0F52h");
[; <" TCLKCON equ 0F52h ;# ">
[; ;pic18f46j50.h: 2881: typedef union {
[; ;pic18f46j50.h: 2882: struct {
[; ;pic18f46j50.h: 2883: unsigned T3CCP1 :1;
[; ;pic18f46j50.h: 2884: unsigned T3CCP2 :1;
[; ;pic18f46j50.h: 2885: unsigned :2;
[; ;pic18f46j50.h: 2886: unsigned T1RUN :1;
[; ;pic18f46j50.h: 2887: };
[; ;pic18f46j50.h: 2888: } TCLKCONbits_t;
[; ;pic18f46j50.h: 2889: extern volatile TCLKCONbits_t TCLKCONbits @ 0xF52;
[; ;pic18f46j50.h: 2908: extern volatile unsigned char CVRCON @ 0xF53;
"2910
[; ;pic18f46j50.h: 2910: asm("CVRCON equ 0F53h");
[; <" CVRCON equ 0F53h ;# ">
[; ;pic18f46j50.h: 2913: typedef union {
[; ;pic18f46j50.h: 2914: struct {
[; ;pic18f46j50.h: 2915: unsigned CVR :4;
[; ;pic18f46j50.h: 2916: unsigned CVRSS :1;
[; ;pic18f46j50.h: 2917: unsigned CVRR :1;
[; ;pic18f46j50.h: 2918: unsigned CVROE :1;
[; ;pic18f46j50.h: 2919: unsigned CVREN :1;
[; ;pic18f46j50.h: 2920: };
[; ;pic18f46j50.h: 2921: struct {
[; ;pic18f46j50.h: 2922: unsigned CVR0 :1;
[; ;pic18f46j50.h: 2923: unsigned CVR1 :1;
[; ;pic18f46j50.h: 2924: unsigned CVR2 :1;
[; ;pic18f46j50.h: 2925: unsigned CVR3 :1;
[; ;pic18f46j50.h: 2926: };
[; ;pic18f46j50.h: 2927: struct {
[; ;pic18f46j50.h: 2928: unsigned :6;
[; ;pic18f46j50.h: 2929: unsigned CVROEN :1;
[; ;pic18f46j50.h: 2930: };
[; ;pic18f46j50.h: 2931: } CVRCONbits_t;
[; ;pic18f46j50.h: 2932: extern volatile CVRCONbits_t CVRCONbits @ 0xF53;
[; ;pic18f46j50.h: 2986: extern volatile unsigned char PMSTATL @ 0xF54;
"2988
[; ;pic18f46j50.h: 2988: asm("PMSTATL equ 0F54h");
[; <" PMSTATL equ 0F54h ;# ">
[; ;pic18f46j50.h: 2991: typedef union {
[; ;pic18f46j50.h: 2992: struct {
[; ;pic18f46j50.h: 2993: unsigned OB0E :1;
[; ;pic18f46j50.h: 2994: unsigned OB1E :1;
[; ;pic18f46j50.h: 2995: unsigned OB2E :1;
[; ;pic18f46j50.h: 2996: unsigned OB3E :1;
[; ;pic18f46j50.h: 2997: unsigned :2;
[; ;pic18f46j50.h: 2998: unsigned OBUF :1;
[; ;pic18f46j50.h: 2999: unsigned OBE :1;
[; ;pic18f46j50.h: 3000: };
[; ;pic18f46j50.h: 3001: } PMSTATLbits_t;
[; ;pic18f46j50.h: 3002: extern volatile PMSTATLbits_t PMSTATLbits @ 0xF54;
[; ;pic18f46j50.h: 3036: extern volatile unsigned char PMSTATH @ 0xF55;
"3038
[; ;pic18f46j50.h: 3038: asm("PMSTATH equ 0F55h");
[; <" PMSTATH equ 0F55h ;# ">
[; ;pic18f46j50.h: 3041: typedef union {
[; ;pic18f46j50.h: 3042: struct {
[; ;pic18f46j50.h: 3043: unsigned IB0F :1;
[; ;pic18f46j50.h: 3044: unsigned IB1F :1;
[; ;pic18f46j50.h: 3045: unsigned IB2F :1;
[; ;pic18f46j50.h: 3046: unsigned IB3F :1;
[; ;pic18f46j50.h: 3047: unsigned :2;
[; ;pic18f46j50.h: 3048: unsigned IBOV :1;
[; ;pic18f46j50.h: 3049: unsigned IBF :1;
[; ;pic18f46j50.h: 3050: };
[; ;pic18f46j50.h: 3051: } PMSTATHbits_t;
[; ;pic18f46j50.h: 3052: extern volatile PMSTATHbits_t PMSTATHbits @ 0xF55;
[; ;pic18f46j50.h: 3086: extern volatile unsigned char PMEL @ 0xF56;
"3088
[; ;pic18f46j50.h: 3088: asm("PMEL equ 0F56h");
[; <" PMEL equ 0F56h ;# ">
[; ;pic18f46j50.h: 3091: typedef union {
[; ;pic18f46j50.h: 3092: struct {
[; ;pic18f46j50.h: 3093: unsigned PTENL :8;
[; ;pic18f46j50.h: 3094: };
[; ;pic18f46j50.h: 3095: struct {
[; ;pic18f46j50.h: 3096: unsigned PTEN0 :1;
[; ;pic18f46j50.h: 3097: unsigned PTEN1 :1;
[; ;pic18f46j50.h: 3098: unsigned PTEN2 :1;
[; ;pic18f46j50.h: 3099: unsigned PTEN3 :1;
[; ;pic18f46j50.h: 3100: unsigned PTEN4 :1;
[; ;pic18f46j50.h: 3101: unsigned PTEN5 :1;
[; ;pic18f46j50.h: 3102: unsigned PTEN6 :1;
[; ;pic18f46j50.h: 3103: unsigned PTEN7 :1;
[; ;pic18f46j50.h: 3104: };
[; ;pic18f46j50.h: 3105: } PMELbits_t;
[; ;pic18f46j50.h: 3106: extern volatile PMELbits_t PMELbits @ 0xF56;
[; ;pic18f46j50.h: 3155: extern volatile unsigned char PMEH @ 0xF57;
"3157
[; ;pic18f46j50.h: 3157: asm("PMEH equ 0F57h");
[; <" PMEH equ 0F57h ;# ">
[; ;pic18f46j50.h: 3160: typedef union {
[; ;pic18f46j50.h: 3161: struct {
[; ;pic18f46j50.h: 3162: unsigned PTENH :8;
[; ;pic18f46j50.h: 3163: };
[; ;pic18f46j50.h: 3164: struct {
[; ;pic18f46j50.h: 3165: unsigned PTEN8 :1;
[; ;pic18f46j50.h: 3166: unsigned PTEN9 :1;
[; ;pic18f46j50.h: 3167: unsigned PTEN10 :1;
[; ;pic18f46j50.h: 3168: unsigned PTEN11 :1;
[; ;pic18f46j50.h: 3169: unsigned PTEN12 :1;
[; ;pic18f46j50.h: 3170: unsigned PTEN13 :1;
[; ;pic18f46j50.h: 3171: unsigned PTEN14 :1;
[; ;pic18f46j50.h: 3172: unsigned PTEN15 :1;
[; ;pic18f46j50.h: 3173: };
[; ;pic18f46j50.h: 3174: } PMEHbits_t;
[; ;pic18f46j50.h: 3175: extern volatile PMEHbits_t PMEHbits @ 0xF57;
[; ;pic18f46j50.h: 3224: extern volatile unsigned char PMDIN2L @ 0xF58;
"3226
[; ;pic18f46j50.h: 3226: asm("PMDIN2L equ 0F58h");
[; <" PMDIN2L equ 0F58h ;# ">
[; ;pic18f46j50.h: 3229: typedef union {
[; ;pic18f46j50.h: 3230: struct {
[; ;pic18f46j50.h: 3231: unsigned DATAL :8;
[; ;pic18f46j50.h: 3232: };
[; ;pic18f46j50.h: 3233: } PMDIN2Lbits_t;
[; ;pic18f46j50.h: 3234: extern volatile PMDIN2Lbits_t PMDIN2Lbits @ 0xF58;
[; ;pic18f46j50.h: 3243: extern volatile unsigned char PMDIN2H @ 0xF59;
"3245
[; ;pic18f46j50.h: 3245: asm("PMDIN2H equ 0F59h");
[; <" PMDIN2H equ 0F59h ;# ">
[; ;pic18f46j50.h: 3248: typedef union {
[; ;pic18f46j50.h: 3249: struct {
[; ;pic18f46j50.h: 3250: unsigned DATAH :8;
[; ;pic18f46j50.h: 3251: };
[; ;pic18f46j50.h: 3252: } PMDIN2Hbits_t;
[; ;pic18f46j50.h: 3253: extern volatile PMDIN2Hbits_t PMDIN2Hbits @ 0xF59;
[; ;pic18f46j50.h: 3262: extern volatile unsigned char PMDOUT2L @ 0xF5A;
"3264
[; ;pic18f46j50.h: 3264: asm("PMDOUT2L equ 0F5Ah");
[; <" PMDOUT2L equ 0F5Ah ;# ">
[; ;pic18f46j50.h: 3267: typedef union {
[; ;pic18f46j50.h: 3268: struct {
[; ;pic18f46j50.h: 3269: unsigned DATAL :8;
[; ;pic18f46j50.h: 3270: };
[; ;pic18f46j50.h: 3271: } PMDOUT2Lbits_t;
[; ;pic18f46j50.h: 3272: extern volatile PMDOUT2Lbits_t PMDOUT2Lbits @ 0xF5A;
[; ;pic18f46j50.h: 3281: extern volatile unsigned char PMDOUT2H @ 0xF5B;
"3283
[; ;pic18f46j50.h: 3283: asm("PMDOUT2H equ 0F5Bh");
[; <" PMDOUT2H equ 0F5Bh ;# ">
[; ;pic18f46j50.h: 3286: typedef union {
[; ;pic18f46j50.h: 3287: struct {
[; ;pic18f46j50.h: 3288: unsigned DATAH :8;
[; ;pic18f46j50.h: 3289: };
[; ;pic18f46j50.h: 3290: } PMDOUT2Hbits_t;
[; ;pic18f46j50.h: 3291: extern volatile PMDOUT2Hbits_t PMDOUT2Hbits @ 0xF5B;
[; ;pic18f46j50.h: 3300: extern volatile unsigned char PMMODEL @ 0xF5C;
"3302
[; ;pic18f46j50.h: 3302: asm("PMMODEL equ 0F5Ch");
[; <" PMMODEL equ 0F5Ch ;# ">
[; ;pic18f46j50.h: 3305: typedef union {
[; ;pic18f46j50.h: 3306: struct {
[; ;pic18f46j50.h: 3307: unsigned WAITE :2;
[; ;pic18f46j50.h: 3308: unsigned WAITM :4;
[; ;pic18f46j50.h: 3309: unsigned WAITB :2;
[; ;pic18f46j50.h: 3310: };
[; ;pic18f46j50.h: 3311: struct {
[; ;pic18f46j50.h: 3312: unsigned WAITE0 :1;
[; ;pic18f46j50.h: 3313: unsigned WAITE1 :1;
[; ;pic18f46j50.h: 3314: unsigned WAITM0 :1;
[; ;pic18f46j50.h: 3315: unsigned WAITM1 :1;
[; ;pic18f46j50.h: 3316: unsigned WAITM2 :1;
[; ;pic18f46j50.h: 3317: unsigned WAITM3 :1;
[; ;pic18f46j50.h: 3318: unsigned WAITB0 :1;
[; ;pic18f46j50.h: 3319: unsigned WAITB1 :1;
[; ;pic18f46j50.h: 3320: };
[; ;pic18f46j50.h: 3321: } PMMODELbits_t;
[; ;pic18f46j50.h: 3322: extern volatile PMMODELbits_t PMMODELbits @ 0xF5C;
[; ;pic18f46j50.h: 3381: extern volatile unsigned char PMMODEH @ 0xF5D;
"3383
[; ;pic18f46j50.h: 3383: asm("PMMODEH equ 0F5Dh");
[; <" PMMODEH equ 0F5Dh ;# ">
[; ;pic18f46j50.h: 3386: typedef union {
[; ;pic18f46j50.h: 3387: struct {
[; ;pic18f46j50.h: 3388: unsigned MODE0 :1;
[; ;pic18f46j50.h: 3389: unsigned MODE1 :1;
[; ;pic18f46j50.h: 3390: unsigned MODE16 :1;
[; ;pic18f46j50.h: 3391: unsigned INCM0 :1;
[; ;pic18f46j50.h: 3392: unsigned INCM1 :1;
[; ;pic18f46j50.h: 3393: unsigned IRQM0 :1;
[; ;pic18f46j50.h: 3394: unsigned IRQM1 :1;
[; ;pic18f46j50.h: 3395: unsigned BUSY :1;
[; ;pic18f46j50.h: 3396: };
[; ;pic18f46j50.h: 3397: } PMMODEHbits_t;
[; ;pic18f46j50.h: 3398: extern volatile PMMODEHbits_t PMMODEHbits @ 0xF5D;
[; ;pic18f46j50.h: 3442: extern volatile unsigned char PMCONL @ 0xF5E;
"3444
[; ;pic18f46j50.h: 3444: asm("PMCONL equ 0F5Eh");
[; <" PMCONL equ 0F5Eh ;# ">
[; ;pic18f46j50.h: 3447: typedef union {
[; ;pic18f46j50.h: 3448: struct {
[; ;pic18f46j50.h: 3449: unsigned RDSP :1;
[; ;pic18f46j50.h: 3450: unsigned WRSP :1;
[; ;pic18f46j50.h: 3451: unsigned BEP :1;
[; ;pic18f46j50.h: 3452: unsigned CS1P :1;
[; ;pic18f46j50.h: 3453: unsigned CS2P :1;
[; ;pic18f46j50.h: 3454: unsigned ALP :1;
[; ;pic18f46j50.h: 3455: unsigned CSF0 :1;
[; ;pic18f46j50.h: 3456: unsigned CSF1 :1;
[; ;pic18f46j50.h: 3457: };
[; ;pic18f46j50.h: 3458: } PMCONLbits_t;
[; ;pic18f46j50.h: 3459: extern volatile PMCONLbits_t PMCONLbits @ 0xF5E;
[; ;pic18f46j50.h: 3503: extern volatile unsigned char PMCONH @ 0xF5F;
"3505
[; ;pic18f46j50.h: 3505: asm("PMCONH equ 0F5Fh");
[; <" PMCONH equ 0F5Fh ;# ">
[; ;pic18f46j50.h: 3508: typedef union {
[; ;pic18f46j50.h: 3509: struct {
[; ;pic18f46j50.h: 3510: unsigned PTRDEN :1;
[; ;pic18f46j50.h: 3511: unsigned PTWREN :1;
[; ;pic18f46j50.h: 3512: unsigned PTBEEN :1;
[; ;pic18f46j50.h: 3513: unsigned ADRMUX0 :1;
[; ;pic18f46j50.h: 3514: unsigned ADRMUX1 :1;
[; ;pic18f46j50.h: 3515: unsigned PSIDL :1;
[; ;pic18f46j50.h: 3516: unsigned :1;
[; ;pic18f46j50.h: 3517: unsigned PMPEN :1;
[; ;pic18f46j50.h: 3518: };
[; ;pic18f46j50.h: 3519: } PMCONHbits_t;
[; ;pic18f46j50.h: 3520: extern volatile PMCONHbits_t PMCONHbits @ 0xF5F;
[; ;pic18f46j50.h: 3559: extern volatile unsigned short UFRM @ 0xF60;
"3561
[; ;pic18f46j50.h: 3561: asm("UFRM equ 0F60h");
[; <" UFRM equ 0F60h ;# ">
[; ;pic18f46j50.h: 3565: extern volatile unsigned char UFRML @ 0xF60;
"3567
[; ;pic18f46j50.h: 3567: asm("UFRML equ 0F60h");
[; <" UFRML equ 0F60h ;# ">
[; ;pic18f46j50.h: 3570: typedef union {
[; ;pic18f46j50.h: 3571: struct {
[; ;pic18f46j50.h: 3572: unsigned FRM :8;
[; ;pic18f46j50.h: 3573: };
[; ;pic18f46j50.h: 3574: struct {
[; ;pic18f46j50.h: 3575: unsigned FRM0 :1;
[; ;pic18f46j50.h: 3576: unsigned FRM1 :1;
[; ;pic18f46j50.h: 3577: unsigned FRM2 :1;
[; ;pic18f46j50.h: 3578: unsigned FRM3 :1;
[; ;pic18f46j50.h: 3579: unsigned FRM4 :1;
[; ;pic18f46j50.h: 3580: unsigned FRM5 :1;
[; ;pic18f46j50.h: 3581: unsigned FRM6 :1;
[; ;pic18f46j50.h: 3582: unsigned FRM7 :1;
[; ;pic18f46j50.h: 3583: };
[; ;pic18f46j50.h: 3584: struct {
[; ;pic18f46j50.h: 3585: unsigned FRML :8;
[; ;pic18f46j50.h: 3586: };
[; ;pic18f46j50.h: 3587: } UFRMLbits_t;
[; ;pic18f46j50.h: 3588: extern volatile UFRMLbits_t UFRMLbits @ 0xF60;
[; ;pic18f46j50.h: 3642: extern volatile unsigned char UFRMH @ 0xF61;
"3644
[; ;pic18f46j50.h: 3644: asm("UFRMH equ 0F61h");
[; <" UFRMH equ 0F61h ;# ">
[; ;pic18f46j50.h: 3647: typedef union {
[; ;pic18f46j50.h: 3648: struct {
[; ;pic18f46j50.h: 3649: unsigned FRM :3;
[; ;pic18f46j50.h: 3650: };
[; ;pic18f46j50.h: 3651: struct {
[; ;pic18f46j50.h: 3652: unsigned FRM8 :1;
[; ;pic18f46j50.h: 3653: unsigned FRM9 :1;
[; ;pic18f46j50.h: 3654: unsigned FRM10 :1;
[; ;pic18f46j50.h: 3655: };
[; ;pic18f46j50.h: 3656: } UFRMHbits_t;
[; ;pic18f46j50.h: 3657: extern volatile UFRMHbits_t UFRMHbits @ 0xF61;
[; ;pic18f46j50.h: 3681: extern volatile unsigned char UIR @ 0xF62;
"3683
[; ;pic18f46j50.h: 3683: asm("UIR equ 0F62h");
[; <" UIR equ 0F62h ;# ">
[; ;pic18f46j50.h: 3686: typedef union {
[; ;pic18f46j50.h: 3687: struct {
[; ;pic18f46j50.h: 3688: unsigned URSTIF :1;
[; ;pic18f46j50.h: 3689: unsigned UERRIF :1;
[; ;pic18f46j50.h: 3690: unsigned ACTVIF :1;
[; ;pic18f46j50.h: 3691: unsigned TRNIF :1;
[; ;pic18f46j50.h: 3692: unsigned IDLEIF :1;
[; ;pic18f46j50.h: 3693: unsigned STALLIF :1;
[; ;pic18f46j50.h: 3694: unsigned SOFIF :1;
[; ;pic18f46j50.h: 3695: };
[; ;pic18f46j50.h: 3696: } UIRbits_t;
[; ;pic18f46j50.h: 3697: extern volatile UIRbits_t UIRbits @ 0xF62;
[; ;pic18f46j50.h: 3736: extern volatile unsigned char UEIR @ 0xF63;
"3738
[; ;pic18f46j50.h: 3738: asm("UEIR equ 0F63h");
[; <" UEIR equ 0F63h ;# ">
[; ;pic18f46j50.h: 3741: typedef union {
[; ;pic18f46j50.h: 3742: struct {
[; ;pic18f46j50.h: 3743: unsigned PIDEF :1;
[; ;pic18f46j50.h: 3744: unsigned CRC5EF :1;
[; ;pic18f46j50.h: 3745: unsigned CRC16EF :1;
[; ;pic18f46j50.h: 3746: unsigned DFN8EF :1;
[; ;pic18f46j50.h: 3747: unsigned BTOEF :1;
[; ;pic18f46j50.h: 3748: unsigned :2;
[; ;pic18f46j50.h: 3749: unsigned BTSEF :1;
[; ;pic18f46j50.h: 3750: };
[; ;pic18f46j50.h: 3751: } UEIRbits_t;
[; ;pic18f46j50.h: 3752: extern volatile UEIRbits_t UEIRbits @ 0xF63;
[; ;pic18f46j50.h: 3786: extern volatile unsigned char USTAT @ 0xF64;
"3788
[; ;pic18f46j50.h: 3788: asm("USTAT equ 0F64h");
[; <" USTAT equ 0F64h ;# ">
[; ;pic18f46j50.h: 3791: typedef union {
[; ;pic18f46j50.h: 3792: struct {
[; ;pic18f46j50.h: 3793: unsigned :1;
[; ;pic18f46j50.h: 3794: unsigned PPBI :1;
[; ;pic18f46j50.h: 3795: unsigned DIR :1;
[; ;pic18f46j50.h: 3796: unsigned ENDP :4;
[; ;pic18f46j50.h: 3797: };
[; ;pic18f46j50.h: 3798: struct {
[; ;pic18f46j50.h: 3799: unsigned :3;
[; ;pic18f46j50.h: 3800: unsigned ENDP0 :1;
[; ;pic18f46j50.h: 3801: unsigned ENDP1 :1;
[; ;pic18f46j50.h: 3802: unsigned ENDP2 :1;
[; ;pic18f46j50.h: 3803: unsigned ENDP3 :1;
[; ;pic18f46j50.h: 3804: };
[; ;pic18f46j50.h: 3805: } USTATbits_t;
[; ;pic18f46j50.h: 3806: extern volatile USTATbits_t USTATbits @ 0xF64;
[; ;pic18f46j50.h: 3845: extern volatile unsigned char UCON @ 0xF65;
"3847
[; ;pic18f46j50.h: 3847: asm("UCON equ 0F65h");
[; <" UCON equ 0F65h ;# ">
[; ;pic18f46j50.h: 3850: typedef union {
[; ;pic18f46j50.h: 3851: struct {
[; ;pic18f46j50.h: 3852: unsigned :1;
[; ;pic18f46j50.h: 3853: unsigned SUSPND :1;
[; ;pic18f46j50.h: 3854: unsigned RESUME :1;
[; ;pic18f46j50.h: 3855: unsigned USBEN :1;
[; ;pic18f46j50.h: 3856: unsigned PKTDIS :1;
[; ;pic18f46j50.h: 3857: unsigned SE0 :1;
[; ;pic18f46j50.h: 3858: unsigned PPBRST :1;
[; ;pic18f46j50.h: 3859: };
[; ;pic18f46j50.h: 3860: } UCONbits_t;
[; ;pic18f46j50.h: 3861: extern volatile UCONbits_t UCONbits @ 0xF65;
[; ;pic18f46j50.h: 3895: extern volatile unsigned char DMABCH @ 0xF66;
"3897
[; ;pic18f46j50.h: 3897: asm("DMABCH equ 0F66h");
[; <" DMABCH equ 0F66h ;# ">
[; ;pic18f46j50.h: 3900: typedef union {
[; ;pic18f46j50.h: 3901: struct {
[; ;pic18f46j50.h: 3902: unsigned DMACNTHB :2;
[; ;pic18f46j50.h: 3903: };
[; ;pic18f46j50.h: 3904: } DMABCHbits_t;
[; ;pic18f46j50.h: 3905: extern volatile DMABCHbits_t DMABCHbits @ 0xF66;
[; ;pic18f46j50.h: 3914: extern volatile unsigned char DMABCL @ 0xF67;
"3916
[; ;pic18f46j50.h: 3916: asm("DMABCL equ 0F67h");
[; <" DMABCL equ 0F67h ;# ">
[; ;pic18f46j50.h: 3919: typedef union {
[; ;pic18f46j50.h: 3920: struct {
[; ;pic18f46j50.h: 3921: unsigned DMACNTLB :8;
[; ;pic18f46j50.h: 3922: };
[; ;pic18f46j50.h: 3923: } DMABCLbits_t;
[; ;pic18f46j50.h: 3924: extern volatile DMABCLbits_t DMABCLbits @ 0xF67;
[; ;pic18f46j50.h: 3933: extern volatile unsigned char RXADDRH @ 0xF68;
"3935
[; ;pic18f46j50.h: 3935: asm("RXADDRH equ 0F68h");
[; <" RXADDRH equ 0F68h ;# ">
[; ;pic18f46j50.h: 3938: typedef union {
[; ;pic18f46j50.h: 3939: struct {
[; ;pic18f46j50.h: 3940: unsigned DMARCPTRHB :4;
[; ;pic18f46j50.h: 3941: };
[; ;pic18f46j50.h: 3942: } RXADDRHbits_t;
[; ;pic18f46j50.h: 3943: extern volatile RXADDRHbits_t RXADDRHbits @ 0xF68;
[; ;pic18f46j50.h: 3952: extern volatile unsigned char RXADDRL @ 0xF69;
"3954
[; ;pic18f46j50.h: 3954: asm("RXADDRL equ 0F69h");
[; <" RXADDRL equ 0F69h ;# ">
[; ;pic18f46j50.h: 3957: typedef union {
[; ;pic18f46j50.h: 3958: struct {
[; ;pic18f46j50.h: 3959: unsigned DMARCVPTRLB :8;
[; ;pic18f46j50.h: 3960: };
[; ;pic18f46j50.h: 3961: } RXADDRLbits_t;
[; ;pic18f46j50.h: 3962: extern volatile RXADDRLbits_t RXADDRLbits @ 0xF69;
[; ;pic18f46j50.h: 3971: extern volatile unsigned char TXADDRH @ 0xF6A;
"3973
[; ;pic18f46j50.h: 3973: asm("TXADDRH equ 0F6Ah");
[; <" TXADDRH equ 0F6Ah ;# ">
[; ;pic18f46j50.h: 3976: typedef union {
[; ;pic18f46j50.h: 3977: struct {
[; ;pic18f46j50.h: 3978: unsigned DMATXPTRHB :4;
[; ;pic18f46j50.h: 3979: };
[; ;pic18f46j50.h: 3980: } TXADDRHbits_t;
[; ;pic18f46j50.h: 3981: extern volatile TXADDRHbits_t TXADDRHbits @ 0xF6A;
[; ;pic18f46j50.h: 3990: extern volatile unsigned char TXADDRL @ 0xF6B;
"3992
[; ;pic18f46j50.h: 3992: asm("TXADDRL equ 0F6Bh");
[; <" TXADDRL equ 0F6Bh ;# ">
[; ;pic18f46j50.h: 3995: typedef union {
[; ;pic18f46j50.h: 3996: struct {
[; ;pic18f46j50.h: 3997: unsigned DMATXPTRLB :8;
[; ;pic18f46j50.h: 3998: };
[; ;pic18f46j50.h: 3999: } TXADDRLbits_t;
[; ;pic18f46j50.h: 4000: extern volatile TXADDRLbits_t TXADDRLbits @ 0xF6B;
[; ;pic18f46j50.h: 4009: extern volatile unsigned char PMDIN1L @ 0xF6C;
"4011
[; ;pic18f46j50.h: 4011: asm("PMDIN1L equ 0F6Ch");
[; <" PMDIN1L equ 0F6Ch ;# ">
[; ;pic18f46j50.h: 4014: typedef union {
[; ;pic18f46j50.h: 4015: struct {
[; ;pic18f46j50.h: 4016: unsigned DATAL :8;
[; ;pic18f46j50.h: 4017: };
[; ;pic18f46j50.h: 4018: } PMDIN1Lbits_t;
[; ;pic18f46j50.h: 4019: extern volatile PMDIN1Lbits_t PMDIN1Lbits @ 0xF6C;
[; ;pic18f46j50.h: 4028: extern volatile unsigned char PMDIN1H @ 0xF6D;
"4030
[; ;pic18f46j50.h: 4030: asm("PMDIN1H equ 0F6Dh");
[; <" PMDIN1H equ 0F6Dh ;# ">
[; ;pic18f46j50.h: 4033: typedef union {
[; ;pic18f46j50.h: 4034: struct {
[; ;pic18f46j50.h: 4035: unsigned DATAH :8;
[; ;pic18f46j50.h: 4036: };
[; ;pic18f46j50.h: 4037: } PMDIN1Hbits_t;
[; ;pic18f46j50.h: 4038: extern volatile PMDIN1Hbits_t PMDIN1Hbits @ 0xF6D;
[; ;pic18f46j50.h: 4047: extern volatile unsigned char PMADDRL @ 0xF6E;
"4049
[; ;pic18f46j50.h: 4049: asm("PMADDRL equ 0F6Eh");
[; <" PMADDRL equ 0F6Eh ;# ">
[; ;pic18f46j50.h: 4052: typedef union {
[; ;pic18f46j50.h: 4053: struct {
[; ;pic18f46j50.h: 4054: unsigned ADDRL :8;
[; ;pic18f46j50.h: 4055: };
[; ;pic18f46j50.h: 4056: } PMADDRLbits_t;
[; ;pic18f46j50.h: 4057: extern volatile PMADDRLbits_t PMADDRLbits @ 0xF6E;
[; ;pic18f46j50.h: 4066: extern volatile unsigned char PMDOUT1L @ 0xF6E;
"4068
[; ;pic18f46j50.h: 4068: asm("PMDOUT1L equ 0F6Eh");
[; <" PMDOUT1L equ 0F6Eh ;# ">
[; ;pic18f46j50.h: 4071: typedef union {
[; ;pic18f46j50.h: 4072: struct {
[; ;pic18f46j50.h: 4073: unsigned PMDOUT1L :8;
[; ;pic18f46j50.h: 4074: };
[; ;pic18f46j50.h: 4075: } PMDOUT1Lbits_t;
[; ;pic18f46j50.h: 4076: extern volatile PMDOUT1Lbits_t PMDOUT1Lbits @ 0xF6E;
[; ;pic18f46j50.h: 4085: extern volatile unsigned char PMADDRH @ 0xF6F;
"4087
[; ;pic18f46j50.h: 4087: asm("PMADDRH equ 0F6Fh");
[; <" PMADDRH equ 0F6Fh ;# ">
[; ;pic18f46j50.h: 4090: typedef union {
[; ;pic18f46j50.h: 4091: struct {
[; ;pic18f46j50.h: 4092: unsigned :6;
[; ;pic18f46j50.h: 4093: unsigned CS1 :1;
[; ;pic18f46j50.h: 4094: };
[; ;pic18f46j50.h: 4095: } PMADDRHbits_t;
[; ;pic18f46j50.h: 4096: extern volatile PMADDRHbits_t PMADDRHbits @ 0xF6F;
[; ;pic18f46j50.h: 4105: extern volatile unsigned char PMDOUT1H @ 0xF6F;
"4107
[; ;pic18f46j50.h: 4107: asm("PMDOUT1H equ 0F6Fh");
[; <" PMDOUT1H equ 0F6Fh ;# ">
[; ;pic18f46j50.h: 4110: typedef union {
[; ;pic18f46j50.h: 4111: struct {
[; ;pic18f46j50.h: 4112: unsigned PMDOUT1H :8;
[; ;pic18f46j50.h: 4113: };
[; ;pic18f46j50.h: 4114: } PMDOUT1Hbits_t;
[; ;pic18f46j50.h: 4115: extern volatile PMDOUT1Hbits_t PMDOUT1Hbits @ 0xF6F;
[; ;pic18f46j50.h: 4124: extern volatile unsigned char CMSTAT @ 0xF70;
"4126
[; ;pic18f46j50.h: 4126: asm("CMSTAT equ 0F70h");
[; <" CMSTAT equ 0F70h ;# ">
[; ;pic18f46j50.h: 4129: extern volatile unsigned char CMSTATUS @ 0xF70;
"4131
[; ;pic18f46j50.h: 4131: asm("CMSTATUS equ 0F70h");
[; <" CMSTATUS equ 0F70h ;# ">
[; ;pic18f46j50.h: 4134: typedef union {
[; ;pic18f46j50.h: 4135: struct {
[; ;pic18f46j50.h: 4136: unsigned COUT1 :1;
[; ;pic18f46j50.h: 4137: unsigned COUT2 :1;
[; ;pic18f46j50.h: 4138: };
[; ;pic18f46j50.h: 4139: } CMSTATbits_t;
[; ;pic18f46j50.h: 4140: extern volatile CMSTATbits_t CMSTATbits @ 0xF70;
[; ;pic18f46j50.h: 4153: typedef union {
[; ;pic18f46j50.h: 4154: struct {
[; ;pic18f46j50.h: 4155: unsigned COUT1 :1;
[; ;pic18f46j50.h: 4156: unsigned COUT2 :1;
[; ;pic18f46j50.h: 4157: };
[; ;pic18f46j50.h: 4158: } CMSTATUSbits_t;
[; ;pic18f46j50.h: 4159: extern volatile CMSTATUSbits_t CMSTATUSbits @ 0xF70;
[; ;pic18f46j50.h: 4173: extern volatile unsigned char SSP2CON2 @ 0xF71;
"4175
[; ;pic18f46j50.h: 4175: asm("SSP2CON2 equ 0F71h");
[; <" SSP2CON2 equ 0F71h ;# ">
[; ;pic18f46j50.h: 4178: typedef union {
[; ;pic18f46j50.h: 4179: struct {
[; ;pic18f46j50.h: 4180: unsigned SEN :1;
[; ;pic18f46j50.h: 4181: unsigned RSEN :1;
[; ;pic18f46j50.h: 4182: unsigned PEN :1;
[; ;pic18f46j50.h: 4183: unsigned RCEN :1;
[; ;pic18f46j50.h: 4184: unsigned ACKEN :1;
[; ;pic18f46j50.h: 4185: unsigned ACKDT :1;
[; ;pic18f46j50.h: 4186: unsigned ACKSTAT :1;
[; ;pic18f46j50.h: 4187: unsigned GCEN :1;
[; ;pic18f46j50.h: 4188: };
[; ;pic18f46j50.h: 4189: struct {
[; ;pic18f46j50.h: 4190: unsigned :1;
[; ;pic18f46j50.h: 4191: unsigned ADMSK1 :1;
[; ;pic18f46j50.h: 4192: unsigned ADMSK2 :1;
[; ;pic18f46j50.h: 4193: unsigned ADMSK3 :1;
[; ;pic18f46j50.h: 4194: unsigned ADMSK4 :1;
[; ;pic18f46j50.h: 4195: unsigned ADMSK5 :1;
[; ;pic18f46j50.h: 4196: };
[; ;pic18f46j50.h: 4197: struct {
[; ;pic18f46j50.h: 4198: unsigned :5;
[; ;pic18f46j50.h: 4199: unsigned ACKDT2 :1;
[; ;pic18f46j50.h: 4200: };
[; ;pic18f46j50.h: 4201: struct {
[; ;pic18f46j50.h: 4202: unsigned :4;
[; ;pic18f46j50.h: 4203: unsigned ACKEN2 :1;
[; ;pic18f46j50.h: 4204: };
[; ;pic18f46j50.h: 4205: struct {
[; ;pic18f46j50.h: 4206: unsigned :6;
[; ;pic18f46j50.h: 4207: unsigned ACKSTAT2 :1;
[; ;pic18f46j50.h: 4208: };
[; ;pic18f46j50.h: 4209: struct {
[; ;pic18f46j50.h: 4210: unsigned :1;
[; ;pic18f46j50.h: 4211: unsigned ADMSK12 :1;
[; ;pic18f46j50.h: 4212: };
[; ;pic18f46j50.h: 4213: struct {
[; ;pic18f46j50.h: 4214: unsigned :2;
[; ;pic18f46j50.h: 4215: unsigned ADMSK22 :1;
[; ;pic18f46j50.h: 4216: };
[; ;pic18f46j50.h: 4217: struct {
[; ;pic18f46j50.h: 4218: unsigned :3;
[; ;pic18f46j50.h: 4219: unsigned ADMSK32 :1;
[; ;pic18f46j50.h: 4220: };
[; ;pic18f46j50.h: 4221: struct {
[; ;pic18f46j50.h: 4222: unsigned :4;
[; ;pic18f46j50.h: 4223: unsigned ADMSK42 :1;
[; ;pic18f46j50.h: 4224: };
[; ;pic18f46j50.h: 4225: struct {
[; ;pic18f46j50.h: 4226: unsigned :5;
[; ;pic18f46j50.h: 4227: unsigned ADMSK52 :1;
[; ;pic18f46j50.h: 4228: };
[; ;pic18f46j50.h: 4229: struct {
[; ;pic18f46j50.h: 4230: unsigned :7;
[; ;pic18f46j50.h: 4231: unsigned GCEN2 :1;
[; ;pic18f46j50.h: 4232: };
[; ;pic18f46j50.h: 4233: struct {
[; ;pic18f46j50.h: 4234: unsigned :2;
[; ;pic18f46j50.h: 4235: unsigned PEN2 :1;
[; ;pic18f46j50.h: 4236: };
[; ;pic18f46j50.h: 4237: struct {
[; ;pic18f46j50.h: 4238: unsigned :3;
[; ;pic18f46j50.h: 4239: unsigned RCEN2 :1;
[; ;pic18f46j50.h: 4240: };
[; ;pic18f46j50.h: 4241: struct {
[; ;pic18f46j50.h: 4242: unsigned :1;
[; ;pic18f46j50.h: 4243: unsigned RSEN2 :1;
[; ;pic18f46j50.h: 4244: };
[; ;pic18f46j50.h: 4245: struct {
[; ;pic18f46j50.h: 4246: unsigned SEN2 :1;
[; ;pic18f46j50.h: 4247: };
[; ;pic18f46j50.h: 4248: } SSP2CON2bits_t;
[; ;pic18f46j50.h: 4249: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF71;
[; ;pic18f46j50.h: 4383: extern volatile unsigned char SSP2CON1 @ 0xF72;
"4385
[; ;pic18f46j50.h: 4385: asm("SSP2CON1 equ 0F72h");
[; <" SSP2CON1 equ 0F72h ;# ">
[; ;pic18f46j50.h: 4388: typedef union {
[; ;pic18f46j50.h: 4389: struct {
[; ;pic18f46j50.h: 4390: unsigned SSPM :4;
[; ;pic18f46j50.h: 4391: unsigned CKP :1;
[; ;pic18f46j50.h: 4392: unsigned SSPEN :1;
[; ;pic18f46j50.h: 4393: unsigned SSPOV :1;
[; ;pic18f46j50.h: 4394: unsigned WCOL :1;
[; ;pic18f46j50.h: 4395: };
[; ;pic18f46j50.h: 4396: struct {
[; ;pic18f46j50.h: 4397: unsigned SSPM0 :1;
[; ;pic18f46j50.h: 4398: unsigned SSPM1 :1;
[; ;pic18f46j50.h: 4399: unsigned SSPM2 :1;
[; ;pic18f46j50.h: 4400: unsigned SSPM3 :1;
[; ;pic18f46j50.h: 4401: };
[; ;pic18f46j50.h: 4402: struct {
[; ;pic18f46j50.h: 4403: unsigned :4;
[; ;pic18f46j50.h: 4404: unsigned CKP2 :1;
[; ;pic18f46j50.h: 4405: };
[; ;pic18f46j50.h: 4406: struct {
[; ;pic18f46j50.h: 4407: unsigned :5;
[; ;pic18f46j50.h: 4408: unsigned SSPEN2 :1;
[; ;pic18f46j50.h: 4409: };
[; ;pic18f46j50.h: 4410: struct {
[; ;pic18f46j50.h: 4411: unsigned SSPM02 :1;
[; ;pic18f46j50.h: 4412: };
[; ;pic18f46j50.h: 4413: struct {
[; ;pic18f46j50.h: 4414: unsigned :1;
[; ;pic18f46j50.h: 4415: unsigned SSPM12 :1;
[; ;pic18f46j50.h: 4416: };
[; ;pic18f46j50.h: 4417: struct {
[; ;pic18f46j50.h: 4418: unsigned :2;
[; ;pic18f46j50.h: 4419: unsigned SSPM22 :1;
[; ;pic18f46j50.h: 4420: };
[; ;pic18f46j50.h: 4421: struct {
[; ;pic18f46j50.h: 4422: unsigned :3;
[; ;pic18f46j50.h: 4423: unsigned SSPM32 :1;
[; ;pic18f46j50.h: 4424: };
[; ;pic18f46j50.h: 4425: struct {
[; ;pic18f46j50.h: 4426: unsigned :6;
[; ;pic18f46j50.h: 4427: unsigned SSPOV2 :1;
[; ;pic18f46j50.h: 4428: };
[; ;pic18f46j50.h: 4429: struct {
[; ;pic18f46j50.h: 4430: unsigned :7;
[; ;pic18f46j50.h: 4431: unsigned WCOL2 :1;
[; ;pic18f46j50.h: 4432: };
[; ;pic18f46j50.h: 4433: } SSP2CON1bits_t;
[; ;pic18f46j50.h: 4434: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF72;
[; ;pic18f46j50.h: 4523: extern volatile unsigned char SSP2STAT @ 0xF73;
"4525
[; ;pic18f46j50.h: 4525: asm("SSP2STAT equ 0F73h");
[; <" SSP2STAT equ 0F73h ;# ">
[; ;pic18f46j50.h: 4528: typedef union {
[; ;pic18f46j50.h: 4529: struct {
[; ;pic18f46j50.h: 4530: unsigned :2;
[; ;pic18f46j50.h: 4531: unsigned R_NOT_W :1;
[; ;pic18f46j50.h: 4532: };
[; ;pic18f46j50.h: 4533: struct {
[; ;pic18f46j50.h: 4534: unsigned :5;
[; ;pic18f46j50.h: 4535: unsigned D_NOT_A :1;
[; ;pic18f46j50.h: 4536: };
[; ;pic18f46j50.h: 4537: struct {
[; ;pic18f46j50.h: 4538: unsigned BF :1;
[; ;pic18f46j50.h: 4539: unsigned UA :1;
[; ;pic18f46j50.h: 4540: unsigned R_nW :1;
[; ;pic18f46j50.h: 4541: unsigned S :1;
[; ;pic18f46j50.h: 4542: unsigned P :1;
[; ;pic18f46j50.h: 4543: unsigned D_nA :1;
[; ;pic18f46j50.h: 4544: unsigned CKE :1;
[; ;pic18f46j50.h: 4545: unsigned SMP :1;
[; ;pic18f46j50.h: 4546: };
[; ;pic18f46j50.h: 4547: struct {
[; ;pic18f46j50.h: 4548: unsigned BF2 :1;
[; ;pic18f46j50.h: 4549: };
[; ;pic18f46j50.h: 4550: struct {
[; ;pic18f46j50.h: 4551: unsigned :6;
[; ;pic18f46j50.h: 4552: unsigned CKE2 :1;
[; ;pic18f46j50.h: 4553: };
[; ;pic18f46j50.h: 4554: struct {
[; ;pic18f46j50.h: 4555: unsigned :5;
[; ;pic18f46j50.h: 4556: unsigned DA2 :1;
[; ;pic18f46j50.h: 4557: };
[; ;pic18f46j50.h: 4558: struct {
[; ;pic18f46j50.h: 4559: unsigned :5;
[; ;pic18f46j50.h: 4560: unsigned DATA_ADDRESS2 :1;
[; ;pic18f46j50.h: 4561: };
[; ;pic18f46j50.h: 4562: struct {
[; ;pic18f46j50.h: 4563: unsigned :5;
[; ;pic18f46j50.h: 4564: unsigned D_A2 :1;
[; ;pic18f46j50.h: 4565: };
[; ;pic18f46j50.h: 4566: struct {
[; ;pic18f46j50.h: 4567: unsigned :5;
[; ;pic18f46j50.h: 4568: unsigned D_nA2 :1;
[; ;pic18f46j50.h: 4569: };
[; ;pic18f46j50.h: 4570: struct {
[; ;pic18f46j50.h: 4571: unsigned :5;
[; ;pic18f46j50.h: 4572: unsigned I2C_DAT2 :1;
[; ;pic18f46j50.h: 4573: };
[; ;pic18f46j50.h: 4574: struct {
[; ;pic18f46j50.h: 4575: unsigned :2;
[; ;pic18f46j50.h: 4576: unsigned I2C_READ2 :1;
[; ;pic18f46j50.h: 4577: };
[; ;pic18f46j50.h: 4578: struct {
[; ;pic18f46j50.h: 4579: unsigned :3;
[; ;pic18f46j50.h: 4580: unsigned I2C_START2 :1;
[; ;pic18f46j50.h: 4581: };
[; ;pic18f46j50.h: 4582: struct {
[; ;pic18f46j50.h: 4583: unsigned :4;
[; ;pic18f46j50.h: 4584: unsigned I2C_STOP2 :1;
[; ;pic18f46j50.h: 4585: };
[; ;pic18f46j50.h: 4586: struct {
[; ;pic18f46j50.h: 4587: unsigned :4;
[; ;pic18f46j50.h: 4588: unsigned P2 :1;
[; ;pic18f46j50.h: 4589: };
[; ;pic18f46j50.h: 4590: struct {
[; ;pic18f46j50.h: 4591: unsigned :2;
[; ;pic18f46j50.h: 4592: unsigned READ_WRITE2 :1;
[; ;pic18f46j50.h: 4593: };
[; ;pic18f46j50.h: 4594: struct {
[; ;pic18f46j50.h: 4595: unsigned :2;
[; ;pic18f46j50.h: 4596: unsigned RW2 :1;
[; ;pic18f46j50.h: 4597: };
[; ;pic18f46j50.h: 4598: struct {
[; ;pic18f46j50.h: 4599: unsigned :2;
[; ;pic18f46j50.h: 4600: unsigned R_W2 :1;
[; ;pic18f46j50.h: 4601: };
[; ;pic18f46j50.h: 4602: struct {
[; ;pic18f46j50.h: 4603: unsigned :2;
[; ;pic18f46j50.h: 4604: unsigned R_nW2 :1;
[; ;pic18f46j50.h: 4605: };
[; ;pic18f46j50.h: 4606: struct {
[; ;pic18f46j50.h: 4607: unsigned :3;
[; ;pic18f46j50.h: 4608: unsigned S2 :1;
[; ;pic18f46j50.h: 4609: };
[; ;pic18f46j50.h: 4610: struct {
[; ;pic18f46j50.h: 4611: unsigned :7;
[; ;pic18f46j50.h: 4612: unsigned SMP2 :1;
[; ;pic18f46j50.h: 4613: };
[; ;pic18f46j50.h: 4614: struct {
[; ;pic18f46j50.h: 4615: unsigned :3;
[; ;pic18f46j50.h: 4616: unsigned START2 :1;
[; ;pic18f46j50.h: 4617: };
[; ;pic18f46j50.h: 4618: struct {
[; ;pic18f46j50.h: 4619: unsigned :4;
[; ;pic18f46j50.h: 4620: unsigned STOP2 :1;
[; ;pic18f46j50.h: 4621: };
[; ;pic18f46j50.h: 4622: struct {
[; ;pic18f46j50.h: 4623: unsigned :1;
[; ;pic18f46j50.h: 4624: unsigned UA2 :1;
[; ;pic18f46j50.h: 4625: };
[; ;pic18f46j50.h: 4626: struct {
[; ;pic18f46j50.h: 4627: unsigned :5;
[; ;pic18f46j50.h: 4628: unsigned nA2 :1;
[; ;pic18f46j50.h: 4629: };
[; ;pic18f46j50.h: 4630: struct {
[; ;pic18f46j50.h: 4631: unsigned :5;
[; ;pic18f46j50.h: 4632: unsigned nADDRESS2 :1;
[; ;pic18f46j50.h: 4633: };
[; ;pic18f46j50.h: 4634: struct {
[; ;pic18f46j50.h: 4635: unsigned :2;
[; ;pic18f46j50.h: 4636: unsigned nW2 :1;
[; ;pic18f46j50.h: 4637: };
[; ;pic18f46j50.h: 4638: struct {
[; ;pic18f46j50.h: 4639: unsigned :2;
[; ;pic18f46j50.h: 4640: unsigned nWRITE2 :1;
[; ;pic18f46j50.h: 4641: };
[; ;pic18f46j50.h: 4642: } SSP2STATbits_t;
[; ;pic18f46j50.h: 4643: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF73;
[; ;pic18f46j50.h: 4817: extern volatile unsigned char SSP2ADD @ 0xF74;
"4819
[; ;pic18f46j50.h: 4819: asm("SSP2ADD equ 0F74h");
[; <" SSP2ADD equ 0F74h ;# ">
[; ;pic18f46j50.h: 4822: extern volatile unsigned char SSP2MSK @ 0xF74;
"4824
[; ;pic18f46j50.h: 4824: asm("SSP2MSK equ 0F74h");
[; <" SSP2MSK equ 0F74h ;# ">
[; ;pic18f46j50.h: 4827: typedef union {
[; ;pic18f46j50.h: 4828: struct {
[; ;pic18f46j50.h: 4829: unsigned SSPADD :8;
[; ;pic18f46j50.h: 4830: };
[; ;pic18f46j50.h: 4831: struct {
[; ;pic18f46j50.h: 4832: unsigned MSK0 :1;
[; ;pic18f46j50.h: 4833: unsigned MSK1 :1;
[; ;pic18f46j50.h: 4834: unsigned MSK2 :1;
[; ;pic18f46j50.h: 4835: unsigned MSK3 :1;
[; ;pic18f46j50.h: 4836: unsigned MSK4 :1;
[; ;pic18f46j50.h: 4837: unsigned MSK5 :1;
[; ;pic18f46j50.h: 4838: unsigned MSK6 :1;
[; ;pic18f46j50.h: 4839: unsigned MSK7 :1;
[; ;pic18f46j50.h: 4840: };
[; ;pic18f46j50.h: 4841: struct {
[; ;pic18f46j50.h: 4842: unsigned MSK02 :1;
[; ;pic18f46j50.h: 4843: };
[; ;pic18f46j50.h: 4844: struct {
[; ;pic18f46j50.h: 4845: unsigned :1;
[; ;pic18f46j50.h: 4846: unsigned MSK12 :1;
[; ;pic18f46j50.h: 4847: };
[; ;pic18f46j50.h: 4848: struct {
[; ;pic18f46j50.h: 4849: unsigned :2;
[; ;pic18f46j50.h: 4850: unsigned MSK22 :1;
[; ;pic18f46j50.h: 4851: };
[; ;pic18f46j50.h: 4852: struct {
[; ;pic18f46j50.h: 4853: unsigned :3;
[; ;pic18f46j50.h: 4854: unsigned MSK32 :1;
[; ;pic18f46j50.h: 4855: };
[; ;pic18f46j50.h: 4856: struct {
[; ;pic18f46j50.h: 4857: unsigned :4;
[; ;pic18f46j50.h: 4858: unsigned MSK42 :1;
[; ;pic18f46j50.h: 4859: };
[; ;pic18f46j50.h: 4860: struct {
[; ;pic18f46j50.h: 4861: unsigned :5;
[; ;pic18f46j50.h: 4862: unsigned MSK52 :1;
[; ;pic18f46j50.h: 4863: };
[; ;pic18f46j50.h: 4864: struct {
[; ;pic18f46j50.h: 4865: unsigned :6;
[; ;pic18f46j50.h: 4866: unsigned MSK62 :1;
[; ;pic18f46j50.h: 4867: };
[; ;pic18f46j50.h: 4868: struct {
[; ;pic18f46j50.h: 4869: unsigned :7;
[; ;pic18f46j50.h: 4870: unsigned MSK72 :1;
[; ;pic18f46j50.h: 4871: };
[; ;pic18f46j50.h: 4872: } SSP2ADDbits_t;
[; ;pic18f46j50.h: 4873: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF74;
[; ;pic18f46j50.h: 4961: typedef union {
[; ;pic18f46j50.h: 4962: struct {
[; ;pic18f46j50.h: 4963: unsigned SSPADD :8;
[; ;pic18f46j50.h: 4964: };
[; ;pic18f46j50.h: 4965: struct {
[; ;pic18f46j50.h: 4966: unsigned MSK0 :1;
[; ;pic18f46j50.h: 4967: unsigned MSK1 :1;
[; ;pic18f46j50.h: 4968: unsigned MSK2 :1;
[; ;pic18f46j50.h: 4969: unsigned MSK3 :1;
[; ;pic18f46j50.h: 4970: unsigned MSK4 :1;
[; ;pic18f46j50.h: 4971: unsigned MSK5 :1;
[; ;pic18f46j50.h: 4972: unsigned MSK6 :1;
[; ;pic18f46j50.h: 4973: unsigned MSK7 :1;
[; ;pic18f46j50.h: 4974: };
[; ;pic18f46j50.h: 4975: struct {
[; ;pic18f46j50.h: 4976: unsigned MSK02 :1;
[; ;pic18f46j50.h: 4977: };
[; ;pic18f46j50.h: 4978: struct {
[; ;pic18f46j50.h: 4979: unsigned :1;
[; ;pic18f46j50.h: 4980: unsigned MSK12 :1;
[; ;pic18f46j50.h: 4981: };
[; ;pic18f46j50.h: 4982: struct {
[; ;pic18f46j50.h: 4983: unsigned :2;
[; ;pic18f46j50.h: 4984: unsigned MSK22 :1;
[; ;pic18f46j50.h: 4985: };
[; ;pic18f46j50.h: 4986: struct {
[; ;pic18f46j50.h: 4987: unsigned :3;
[; ;pic18f46j50.h: 4988: unsigned MSK32 :1;
[; ;pic18f46j50.h: 4989: };
[; ;pic18f46j50.h: 4990: struct {
[; ;pic18f46j50.h: 4991: unsigned :4;
[; ;pic18f46j50.h: 4992: unsigned MSK42 :1;
[; ;pic18f46j50.h: 4993: };
[; ;pic18f46j50.h: 4994: struct {
[; ;pic18f46j50.h: 4995: unsigned :5;
[; ;pic18f46j50.h: 4996: unsigned MSK52 :1;
[; ;pic18f46j50.h: 4997: };
[; ;pic18f46j50.h: 4998: struct {
[; ;pic18f46j50.h: 4999: unsigned :6;
[; ;pic18f46j50.h: 5000: unsigned MSK62 :1;
[; ;pic18f46j50.h: 5001: };
[; ;pic18f46j50.h: 5002: struct {
[; ;pic18f46j50.h: 5003: unsigned :7;
[; ;pic18f46j50.h: 5004: unsigned MSK72 :1;
[; ;pic18f46j50.h: 5005: };
[; ;pic18f46j50.h: 5006: } SSP2MSKbits_t;
[; ;pic18f46j50.h: 5007: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xF74;
[; ;pic18f46j50.h: 5096: extern volatile unsigned char SSP2BUF @ 0xF75;
"5098
[; ;pic18f46j50.h: 5098: asm("SSP2BUF equ 0F75h");
[; <" SSP2BUF equ 0F75h ;# ">
[; ;pic18f46j50.h: 5101: typedef union {
[; ;pic18f46j50.h: 5102: struct {
[; ;pic18f46j50.h: 5103: unsigned SSPBUF :8;
[; ;pic18f46j50.h: 5104: };
[; ;pic18f46j50.h: 5105: } SSP2BUFbits_t;
[; ;pic18f46j50.h: 5106: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xF75;
[; ;pic18f46j50.h: 5115: extern volatile unsigned char T4CON @ 0xF76;
"5117
[; ;pic18f46j50.h: 5117: asm("T4CON equ 0F76h");
[; <" T4CON equ 0F76h ;# ">
[; ;pic18f46j50.h: 5120: typedef union {
[; ;pic18f46j50.h: 5121: struct {
[; ;pic18f46j50.h: 5122: unsigned T4CKPS :2;
[; ;pic18f46j50.h: 5123: unsigned TMR4ON :1;
[; ;pic18f46j50.h: 5124: unsigned T4OUTPS :4;
[; ;pic18f46j50.h: 5125: };
[; ;pic18f46j50.h: 5126: struct {
[; ;pic18f46j50.h: 5127: unsigned T4CKPS0 :1;
[; ;pic18f46j50.h: 5128: unsigned T4CKPS1 :1;
[; ;pic18f46j50.h: 5129: unsigned :1;
[; ;pic18f46j50.h: 5130: unsigned T4OUTPS0 :1;
[; ;pic18f46j50.h: 5131: unsigned T4OUTPS1 :1;
[; ;pic18f46j50.h: 5132: unsigned T4OUTPS2 :1;
[; ;pic18f46j50.h: 5133: unsigned T4OUTPS3 :1;
[; ;pic18f46j50.h: 5134: };
[; ;pic18f46j50.h: 5135: } T4CONbits_t;
[; ;pic18f46j50.h: 5136: extern volatile T4CONbits_t T4CONbits @ 0xF76;
[; ;pic18f46j50.h: 5185: extern volatile unsigned char PR4 @ 0xF77;
"5187
[; ;pic18f46j50.h: 5187: asm("PR4 equ 0F77h");
[; <" PR4 equ 0F77h ;# ">
[; ;pic18f46j50.h: 5190: typedef union {
[; ;pic18f46j50.h: 5191: struct {
[; ;pic18f46j50.h: 5192: unsigned PR4 :8;
[; ;pic18f46j50.h: 5193: };
[; ;pic18f46j50.h: 5194: } PR4bits_t;
[; ;pic18f46j50.h: 5195: extern volatile PR4bits_t PR4bits @ 0xF77;
[; ;pic18f46j50.h: 5204: extern volatile unsigned char TMR4 @ 0xF78;
"5206
[; ;pic18f46j50.h: 5206: asm("TMR4 equ 0F78h");
[; <" TMR4 equ 0F78h ;# ">
[; ;pic18f46j50.h: 5209: typedef union {
[; ;pic18f46j50.h: 5210: struct {
[; ;pic18f46j50.h: 5211: unsigned TMR4 :8;
[; ;pic18f46j50.h: 5212: };
[; ;pic18f46j50.h: 5213: } TMR4bits_t;
[; ;pic18f46j50.h: 5214: extern volatile TMR4bits_t TMR4bits @ 0xF78;
[; ;pic18f46j50.h: 5223: extern volatile unsigned char T3CON @ 0xF79;
"5225
[; ;pic18f46j50.h: 5225: asm("T3CON equ 0F79h");
[; <" T3CON equ 0F79h ;# ">
[; ;pic18f46j50.h: 5228: typedef union {
[; ;pic18f46j50.h: 5229: struct {
[; ;pic18f46j50.h: 5230: unsigned TMR3ON :1;
[; ;pic18f46j50.h: 5231: unsigned RD16 :1;
[; ;pic18f46j50.h: 5232: unsigned T3SYNC :1;
[; ;pic18f46j50.h: 5233: unsigned T3OSCEN :1;
[; ;pic18f46j50.h: 5234: unsigned T3CKPS :2;
[; ;pic18f46j50.h: 5235: unsigned TMR3CS :2;
[; ;pic18f46j50.h: 5236: };
[; ;pic18f46j50.h: 5237: struct {
[; ;pic18f46j50.h: 5238: unsigned :4;
[; ;pic18f46j50.h: 5239: unsigned T3CKPS0 :1;
[; ;pic18f46j50.h: 5240: unsigned T3CKPS1 :1;
[; ;pic18f46j50.h: 5241: unsigned TMR3CS0 :1;
[; ;pic18f46j50.h: 5242: unsigned TMR3CS1 :1;
[; ;pic18f46j50.h: 5243: };
[; ;pic18f46j50.h: 5244: struct {
[; ;pic18f46j50.h: 5245: unsigned :7;
[; ;pic18f46j50.h: 5246: unsigned RD163 :1;
[; ;pic18f46j50.h: 5247: };
[; ;pic18f46j50.h: 5248: struct {
[; ;pic18f46j50.h: 5249: unsigned :3;
[; ;pic18f46j50.h: 5250: unsigned SOSCEN3 :1;
[; ;pic18f46j50.h: 5251: };
[; ;pic18f46j50.h: 5252: struct {
[; ;pic18f46j50.h: 5253: unsigned :7;
[; ;pic18f46j50.h: 5254: unsigned T3RD16 :1;
[; ;pic18f46j50.h: 5255: };
[; ;pic18f46j50.h: 5256: } T3CONbits_t;
[; ;pic18f46j50.h: 5257: extern volatile T3CONbits_t T3CONbits @ 0xF79;
[; ;pic18f46j50.h: 5326: extern volatile unsigned short TMR3 @ 0xF7A;
"5328
[; ;pic18f46j50.h: 5328: asm("TMR3 equ 0F7Ah");
[; <" TMR3 equ 0F7Ah ;# ">
[; ;pic18f46j50.h: 5332: extern volatile unsigned char TMR3L @ 0xF7A;
"5334
[; ;pic18f46j50.h: 5334: asm("TMR3L equ 0F7Ah");
[; <" TMR3L equ 0F7Ah ;# ">
[; ;pic18f46j50.h: 5337: typedef union {
[; ;pic18f46j50.h: 5338: struct {
[; ;pic18f46j50.h: 5339: unsigned TMR3L :8;
[; ;pic18f46j50.h: 5340: };
[; ;pic18f46j50.h: 5341: } TMR3Lbits_t;
[; ;pic18f46j50.h: 5342: extern volatile TMR3Lbits_t TMR3Lbits @ 0xF7A;
[; ;pic18f46j50.h: 5351: extern volatile unsigned char TMR3H @ 0xF7B;
"5353
[; ;pic18f46j50.h: 5353: asm("TMR3H equ 0F7Bh");
[; <" TMR3H equ 0F7Bh ;# ">
[; ;pic18f46j50.h: 5356: typedef union {
[; ;pic18f46j50.h: 5357: struct {
[; ;pic18f46j50.h: 5358: unsigned TMR3H :8;
[; ;pic18f46j50.h: 5359: };
[; ;pic18f46j50.h: 5360: } TMR3Hbits_t;
[; ;pic18f46j50.h: 5361: extern volatile TMR3Hbits_t TMR3Hbits @ 0xF7B;
[; ;pic18f46j50.h: 5370: extern volatile unsigned char BAUDCON2 @ 0xF7C;
"5372
[; ;pic18f46j50.h: 5372: asm("BAUDCON2 equ 0F7Ch");
[; <" BAUDCON2 equ 0F7Ch ;# ">
[; ;pic18f46j50.h: 5375: typedef union {
[; ;pic18f46j50.h: 5376: struct {
[; ;pic18f46j50.h: 5377: unsigned ABDEN :1;
[; ;pic18f46j50.h: 5378: unsigned WUE :1;
[; ;pic18f46j50.h: 5379: unsigned :1;
[; ;pic18f46j50.h: 5380: unsigned BRG16 :1;
[; ;pic18f46j50.h: 5381: unsigned TXCKP :1;
[; ;pic18f46j50.h: 5382: unsigned RXDTP :1;
[; ;pic18f46j50.h: 5383: unsigned RCIDL :1;
[; ;pic18f46j50.h: 5384: unsigned ABDOVF :1;
[; ;pic18f46j50.h: 5385: };
[; ;pic18f46j50.h: 5386: struct {
[; ;pic18f46j50.h: 5387: unsigned ABDEN2 :1;
[; ;pic18f46j50.h: 5388: };
[; ;pic18f46j50.h: 5389: struct {
[; ;pic18f46j50.h: 5390: unsigned :7;
[; ;pic18f46j50.h: 5391: unsigned ABDOVF2 :1;
[; ;pic18f46j50.h: 5392: };
[; ;pic18f46j50.h: 5393: struct {
[; ;pic18f46j50.h: 5394: unsigned :3;
[; ;pic18f46j50.h: 5395: unsigned BRG162 :1;
[; ;pic18f46j50.h: 5396: };
[; ;pic18f46j50.h: 5397: struct {
[; ;pic18f46j50.h: 5398: unsigned :5;
[; ;pic18f46j50.h: 5399: unsigned DTRXP2 :1;
[; ;pic18f46j50.h: 5400: };
[; ;pic18f46j50.h: 5401: struct {
[; ;pic18f46j50.h: 5402: unsigned :6;
[; ;pic18f46j50.h: 5403: unsigned RCIDL2 :1;
[; ;pic18f46j50.h: 5404: };
[; ;pic18f46j50.h: 5405: struct {
[; ;pic18f46j50.h: 5406: unsigned :6;
[; ;pic18f46j50.h: 5407: unsigned RCMT2 :1;
[; ;pic18f46j50.h: 5408: };
[; ;pic18f46j50.h: 5409: struct {
[; ;pic18f46j50.h: 5410: unsigned :5;
[; ;pic18f46j50.h: 5411: unsigned RXDTP2 :1;
[; ;pic18f46j50.h: 5412: };
[; ;pic18f46j50.h: 5413: struct {
[; ;pic18f46j50.h: 5414: unsigned :4;
[; ;pic18f46j50.h: 5415: unsigned SCKP2 :1;
[; ;pic18f46j50.h: 5416: };
[; ;pic18f46j50.h: 5417: struct {
[; ;pic18f46j50.h: 5418: unsigned :4;
[; ;pic18f46j50.h: 5419: unsigned TXCKP2 :1;
[; ;pic18f46j50.h: 5420: };
[; ;pic18f46j50.h: 5421: struct {
[; ;pic18f46j50.h: 5422: unsigned :1;
[; ;pic18f46j50.h: 5423: unsigned WUE2 :1;
[; ;pic18f46j50.h: 5424: };
[; ;pic18f46j50.h: 5425: } BAUDCON2bits_t;
[; ;pic18f46j50.h: 5426: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF7C;
[; ;pic18f46j50.h: 5515: extern volatile unsigned char SPBRGH2 @ 0xF7D;
"5517
[; ;pic18f46j50.h: 5517: asm("SPBRGH2 equ 0F7Dh");
[; <" SPBRGH2 equ 0F7Dh ;# ">
[; ;pic18f46j50.h: 5520: typedef union {
[; ;pic18f46j50.h: 5521: struct {
[; ;pic18f46j50.h: 5522: unsigned SPBRGH2 :8;
[; ;pic18f46j50.h: 5523: };
[; ;pic18f46j50.h: 5524: } SPBRGH2bits_t;
[; ;pic18f46j50.h: 5525: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF7D;
[; ;pic18f46j50.h: 5534: extern volatile unsigned char BAUDCON1 @ 0xF7E;
"5536
[; ;pic18f46j50.h: 5536: asm("BAUDCON1 equ 0F7Eh");
[; <" BAUDCON1 equ 0F7Eh ;# ">
[; ;pic18f46j50.h: 5539: extern volatile unsigned char BAUDCON @ 0xF7E;
"5541
[; ;pic18f46j50.h: 5541: asm("BAUDCON equ 0F7Eh");
[; <" BAUDCON equ 0F7Eh ;# ">
[; ;pic18f46j50.h: 5543: extern volatile unsigned char BAUDCTL @ 0xF7E;
"5545
[; ;pic18f46j50.h: 5545: asm("BAUDCTL equ 0F7Eh");
[; <" BAUDCTL equ 0F7Eh ;# ">
[; ;pic18f46j50.h: 5548: typedef union {
[; ;pic18f46j50.h: 5549: struct {
[; ;pic18f46j50.h: 5550: unsigned ABDEN :1;
[; ;pic18f46j50.h: 5551: unsigned WUE :1;
[; ;pic18f46j50.h: 5552: unsigned :1;
[; ;pic18f46j50.h: 5553: unsigned BRG16 :1;
[; ;pic18f46j50.h: 5554: unsigned TXCKP :1;
[; ;pic18f46j50.h: 5555: unsigned RXDTP :1;
[; ;pic18f46j50.h: 5556: unsigned RCIDL :1;
[; ;pic18f46j50.h: 5557: unsigned ABDOVF :1;
[; ;pic18f46j50.h: 5558: };
[; ;pic18f46j50.h: 5559: struct {
[; ;pic18f46j50.h: 5560: unsigned ABDEN1 :1;
[; ;pic18f46j50.h: 5561: };
[; ;pic18f46j50.h: 5562: struct {
[; ;pic18f46j50.h: 5563: unsigned :7;
[; ;pic18f46j50.h: 5564: unsigned ABDOVF1 :1;
[; ;pic18f46j50.h: 5565: };
[; ;pic18f46j50.h: 5566: struct {
[; ;pic18f46j50.h: 5567: unsigned :3;
[; ;pic18f46j50.h: 5568: unsigned BRG161 :1;
[; ;pic18f46j50.h: 5569: };
[; ;pic18f46j50.h: 5570: struct {
[; ;pic18f46j50.h: 5571: unsigned :4;
[; ;pic18f46j50.h: 5572: unsigned CKTXP :1;
[; ;pic18f46j50.h: 5573: };
[; ;pic18f46j50.h: 5574: struct {
[; ;pic18f46j50.h: 5575: unsigned :5;
[; ;pic18f46j50.h: 5576: unsigned DTRXP :1;
[; ;pic18f46j50.h: 5577: };
[; ;pic18f46j50.h: 5578: struct {
[; ;pic18f46j50.h: 5579: unsigned :5;
[; ;pic18f46j50.h: 5580: unsigned DTRXP1 :1;
[; ;pic18f46j50.h: 5581: };
[; ;pic18f46j50.h: 5582: struct {
[; ;pic18f46j50.h: 5583: unsigned :6;
[; ;pic18f46j50.h: 5584: unsigned RCIDL1 :1;
[; ;pic18f46j50.h: 5585: };
[; ;pic18f46j50.h: 5586: struct {
[; ;pic18f46j50.h: 5587: unsigned :6;
[; ;pic18f46j50.h: 5588: unsigned RCMT :1;
[; ;pic18f46j50.h: 5589: };
[; ;pic18f46j50.h: 5590: struct {
[; ;pic18f46j50.h: 5591: unsigned :6;
[; ;pic18f46j50.h: 5592: unsigned RCMT1 :1;
[; ;pic18f46j50.h: 5593: };
[; ;pic18f46j50.h: 5594: struct {
[; ;pic18f46j50.h: 5595: unsigned :5;
[; ;pic18f46j50.h: 5596: unsigned RXDTP1 :1;
[; ;pic18f46j50.h: 5597: };
[; ;pic18f46j50.h: 5598: struct {
[; ;pic18f46j50.h: 5599: unsigned :4;
[; ;pic18f46j50.h: 5600: unsigned SCKP :1;
[; ;pic18f46j50.h: 5601: };
[; ;pic18f46j50.h: 5602: struct {
[; ;pic18f46j50.h: 5603: unsigned :4;
[; ;pic18f46j50.h: 5604: unsigned SCKP1 :1;
[; ;pic18f46j50.h: 5605: };
[; ;pic18f46j50.h: 5606: struct {
[; ;pic18f46j50.h: 5607: unsigned :4;
[; ;pic18f46j50.h: 5608: unsigned TXCKP1 :1;
[; ;pic18f46j50.h: 5609: };
[; ;pic18f46j50.h: 5610: struct {
[; ;pic18f46j50.h: 5611: unsigned :1;
[; ;pic18f46j50.h: 5612: unsigned WUE1 :1;
[; ;pic18f46j50.h: 5613: };
[; ;pic18f46j50.h: 5614: struct {
[; ;pic18f46j50.h: 5615: unsigned :5;
[; ;pic18f46j50.h: 5616: unsigned RXCKP :1;
[; ;pic18f46j50.h: 5617: };
[; ;pic18f46j50.h: 5618: struct {
[; ;pic18f46j50.h: 5619: unsigned :1;
[; ;pic18f46j50.h: 5620: unsigned W4E :1;
[; ;pic18f46j50.h: 5621: };
[; ;pic18f46j50.h: 5622: } BAUDCON1bits_t;
[; ;pic18f46j50.h: 5623: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xF7E;
[; ;pic18f46j50.h: 5741: typedef union {
[; ;pic18f46j50.h: 5742: struct {
[; ;pic18f46j50.h: 5743: unsigned ABDEN :1;
[; ;pic18f46j50.h: 5744: unsigned WUE :1;
[; ;pic18f46j50.h: 5745: unsigned :1;
[; ;pic18f46j50.h: 5746: unsigned BRG16 :1;
[; ;pic18f46j50.h: 5747: unsigned TXCKP :1;
[; ;pic18f46j50.h: 5748: unsigned RXDTP :1;
[; ;pic18f46j50.h: 5749: unsigned RCIDL :1;
[; ;pic18f46j50.h: 5750: unsigned ABDOVF :1;
[; ;pic18f46j50.h: 5751: };
[; ;pic18f46j50.h: 5752: struct {
[; ;pic18f46j50.h: 5753: unsigned ABDEN1 :1;
[; ;pic18f46j50.h: 5754: };
[; ;pic18f46j50.h: 5755: struct {
[; ;pic18f46j50.h: 5756: unsigned :7;
[; ;pic18f46j50.h: 5757: unsigned ABDOVF1 :1;
[; ;pic18f46j50.h: 5758: };
[; ;pic18f46j50.h: 5759: struct {
[; ;pic18f46j50.h: 5760: unsigned :3;
[; ;pic18f46j50.h: 5761: unsigned BRG161 :1;
[; ;pic18f46j50.h: 5762: };
[; ;pic18f46j50.h: 5763: struct {
[; ;pic18f46j50.h: 5764: unsigned :4;
[; ;pic18f46j50.h: 5765: unsigned CKTXP :1;
[; ;pic18f46j50.h: 5766: };
[; ;pic18f46j50.h: 5767: struct {
[; ;pic18f46j50.h: 5768: unsigned :5;
[; ;pic18f46j50.h: 5769: unsigned DTRXP :1;
[; ;pic18f46j50.h: 5770: };
[; ;pic18f46j50.h: 5771: struct {
[; ;pic18f46j50.h: 5772: unsigned :5;
[; ;pic18f46j50.h: 5773: unsigned DTRXP1 :1;
[; ;pic18f46j50.h: 5774: };
[; ;pic18f46j50.h: 5775: struct {
[; ;pic18f46j50.h: 5776: unsigned :6;
[; ;pic18f46j50.h: 5777: unsigned RCIDL1 :1;
[; ;pic18f46j50.h: 5778: };
[; ;pic18f46j50.h: 5779: struct {
[; ;pic18f46j50.h: 5780: unsigned :6;
[; ;pic18f46j50.h: 5781: unsigned RCMT :1;
[; ;pic18f46j50.h: 5782: };
[; ;pic18f46j50.h: 5783: struct {
[; ;pic18f46j50.h: 5784: unsigned :6;
[; ;pic18f46j50.h: 5785: unsigned RCMT1 :1;
[; ;pic18f46j50.h: 5786: };
[; ;pic18f46j50.h: 5787: struct {
[; ;pic18f46j50.h: 5788: unsigned :5;
[; ;pic18f46j50.h: 5789: unsigned RXDTP1 :1;
[; ;pic18f46j50.h: 5790: };
[; ;pic18f46j50.h: 5791: struct {
[; ;pic18f46j50.h: 5792: unsigned :4;
[; ;pic18f46j50.h: 5793: unsigned SCKP :1;
[; ;pic18f46j50.h: 5794: };
[; ;pic18f46j50.h: 5795: struct {
[; ;pic18f46j50.h: 5796: unsigned :4;
[; ;pic18f46j50.h: 5797: unsigned SCKP1 :1;
[; ;pic18f46j50.h: 5798: };
[; ;pic18f46j50.h: 5799: struct {
[; ;pic18f46j50.h: 5800: unsigned :4;
[; ;pic18f46j50.h: 5801: unsigned TXCKP1 :1;
[; ;pic18f46j50.h: 5802: };
[; ;pic18f46j50.h: 5803: struct {
[; ;pic18f46j50.h: 5804: unsigned :1;
[; ;pic18f46j50.h: 5805: unsigned WUE1 :1;
[; ;pic18f46j50.h: 5806: };
[; ;pic18f46j50.h: 5807: struct {
[; ;pic18f46j50.h: 5808: unsigned :5;
[; ;pic18f46j50.h: 5809: unsigned RXCKP :1;
[; ;pic18f46j50.h: 5810: };
[; ;pic18f46j50.h: 5811: struct {
[; ;pic18f46j50.h: 5812: unsigned :1;
[; ;pic18f46j50.h: 5813: unsigned W4E :1;
[; ;pic18f46j50.h: 5814: };
[; ;pic18f46j50.h: 5815: } BAUDCONbits_t;
[; ;pic18f46j50.h: 5816: extern volatile BAUDCONbits_t BAUDCONbits @ 0xF7E;
[; ;pic18f46j50.h: 5933: typedef union {
[; ;pic18f46j50.h: 5934: struct {
[; ;pic18f46j50.h: 5935: unsigned ABDEN :1;
[; ;pic18f46j50.h: 5936: unsigned WUE :1;
[; ;pic18f46j50.h: 5937: unsigned :1;
[; ;pic18f46j50.h: 5938: unsigned BRG16 :1;
[; ;pic18f46j50.h: 5939: unsigned TXCKP :1;
[; ;pic18f46j50.h: 5940: unsigned RXDTP :1;
[; ;pic18f46j50.h: 5941: unsigned RCIDL :1;
[; ;pic18f46j50.h: 5942: unsigned ABDOVF :1;
[; ;pic18f46j50.h: 5943: };
[; ;pic18f46j50.h: 5944: struct {
[; ;pic18f46j50.h: 5945: unsigned ABDEN1 :1;
[; ;pic18f46j50.h: 5946: };
[; ;pic18f46j50.h: 5947: struct {
[; ;pic18f46j50.h: 5948: unsigned :7;
[; ;pic18f46j50.h: 5949: unsigned ABDOVF1 :1;
[; ;pic18f46j50.h: 5950: };
[; ;pic18f46j50.h: 5951: struct {
[; ;pic18f46j50.h: 5952: unsigned :3;
[; ;pic18f46j50.h: 5953: unsigned BRG161 :1;
[; ;pic18f46j50.h: 5954: };
[; ;pic18f46j50.h: 5955: struct {
[; ;pic18f46j50.h: 5956: unsigned :4;
[; ;pic18f46j50.h: 5957: unsigned CKTXP :1;
[; ;pic18f46j50.h: 5958: };
[; ;pic18f46j50.h: 5959: struct {
[; ;pic18f46j50.h: 5960: unsigned :5;
[; ;pic18f46j50.h: 5961: unsigned DTRXP :1;
[; ;pic18f46j50.h: 5962: };
[; ;pic18f46j50.h: 5963: struct {
[; ;pic18f46j50.h: 5964: unsigned :5;
[; ;pic18f46j50.h: 5965: unsigned DTRXP1 :1;
[; ;pic18f46j50.h: 5966: };
[; ;pic18f46j50.h: 5967: struct {
[; ;pic18f46j50.h: 5968: unsigned :6;
[; ;pic18f46j50.h: 5969: unsigned RCIDL1 :1;
[; ;pic18f46j50.h: 5970: };
[; ;pic18f46j50.h: 5971: struct {
[; ;pic18f46j50.h: 5972: unsigned :6;
[; ;pic18f46j50.h: 5973: unsigned RCMT :1;
[; ;pic18f46j50.h: 5974: };
[; ;pic18f46j50.h: 5975: struct {
[; ;pic18f46j50.h: 5976: unsigned :6;
[; ;pic18f46j50.h: 5977: unsigned RCMT1 :1;
[; ;pic18f46j50.h: 5978: };
[; ;pic18f46j50.h: 5979: struct {
[; ;pic18f46j50.h: 5980: unsigned :5;
[; ;pic18f46j50.h: 5981: unsigned RXDTP1 :1;
[; ;pic18f46j50.h: 5982: };
[; ;pic18f46j50.h: 5983: struct {
[; ;pic18f46j50.h: 5984: unsigned :4;
[; ;pic18f46j50.h: 5985: unsigned SCKP :1;
[; ;pic18f46j50.h: 5986: };
[; ;pic18f46j50.h: 5987: struct {
[; ;pic18f46j50.h: 5988: unsigned :4;
[; ;pic18f46j50.h: 5989: unsigned SCKP1 :1;
[; ;pic18f46j50.h: 5990: };
[; ;pic18f46j50.h: 5991: struct {
[; ;pic18f46j50.h: 5992: unsigned :4;
[; ;pic18f46j50.h: 5993: unsigned TXCKP1 :1;
[; ;pic18f46j50.h: 5994: };
[; ;pic18f46j50.h: 5995: struct {
[; ;pic18f46j50.h: 5996: unsigned :1;
[; ;pic18f46j50.h: 5997: unsigned WUE1 :1;
[; ;pic18f46j50.h: 5998: };
[; ;pic18f46j50.h: 5999: struct {
[; ;pic18f46j50.h: 6000: unsigned :5;
[; ;pic18f46j50.h: 6001: unsigned RXCKP :1;
[; ;pic18f46j50.h: 6002: };
[; ;pic18f46j50.h: 6003: struct {
[; ;pic18f46j50.h: 6004: unsigned :1;
[; ;pic18f46j50.h: 6005: unsigned W4E :1;
[; ;pic18f46j50.h: 6006: };
[; ;pic18f46j50.h: 6007: } BAUDCTLbits_t;
[; ;pic18f46j50.h: 6008: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xF7E;
[; ;pic18f46j50.h: 6127: extern volatile unsigned char SPBRGH1 @ 0xF7F;
"6129
[; ;pic18f46j50.h: 6129: asm("SPBRGH1 equ 0F7Fh");
[; <" SPBRGH1 equ 0F7Fh ;# ">
[; ;pic18f46j50.h: 6132: extern volatile unsigned char SPBRGH @ 0xF7F;
"6134
[; ;pic18f46j50.h: 6134: asm("SPBRGH equ 0F7Fh");
[; <" SPBRGH equ 0F7Fh ;# ">
[; ;pic18f46j50.h: 6137: typedef union {
[; ;pic18f46j50.h: 6138: struct {
[; ;pic18f46j50.h: 6139: unsigned SPBRGH1 :8;
[; ;pic18f46j50.h: 6140: };
[; ;pic18f46j50.h: 6141: } SPBRGH1bits_t;
[; ;pic18f46j50.h: 6142: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xF7F;
[; ;pic18f46j50.h: 6150: typedef union {
[; ;pic18f46j50.h: 6151: struct {
[; ;pic18f46j50.h: 6152: unsigned SPBRGH1 :8;
[; ;pic18f46j50.h: 6153: };
[; ;pic18f46j50.h: 6154: } SPBRGHbits_t;
[; ;pic18f46j50.h: 6155: extern volatile SPBRGHbits_t SPBRGHbits @ 0xF7F;
[; ;pic18f46j50.h: 6164: extern volatile unsigned char PORTA @ 0xF80;
"6166
[; ;pic18f46j50.h: 6166: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f46j50.h: 6169: typedef union {
[; ;pic18f46j50.h: 6170: struct {
[; ;pic18f46j50.h: 6171: unsigned RA0 :1;
[; ;pic18f46j50.h: 6172: unsigned RA1 :1;
[; ;pic18f46j50.h: 6173: unsigned RA2 :1;
[; ;pic18f46j50.h: 6174: unsigned RA3 :1;
[; ;pic18f46j50.h: 6175: unsigned :1;
[; ;pic18f46j50.h: 6176: unsigned RA5 :1;
[; ;pic18f46j50.h: 6177: unsigned RA6 :1;
[; ;pic18f46j50.h: 6178: unsigned RA7 :1;
[; ;pic18f46j50.h: 6179: };
[; ;pic18f46j50.h: 6180: struct {
[; ;pic18f46j50.h: 6181: unsigned AN0 :1;
[; ;pic18f46j50.h: 6182: unsigned AN1 :1;
[; ;pic18f46j50.h: 6183: unsigned AN2 :1;
[; ;pic18f46j50.h: 6184: unsigned AN3 :1;
[; ;pic18f46j50.h: 6185: unsigned :1;
[; ;pic18f46j50.h: 6186: unsigned AN4 :1;
[; ;pic18f46j50.h: 6187: unsigned OSC2 :1;
[; ;pic18f46j50.h: 6188: unsigned OSC1 :1;
[; ;pic18f46j50.h: 6189: };
[; ;pic18f46j50.h: 6190: struct {
[; ;pic18f46j50.h: 6191: unsigned :5;
[; ;pic18f46j50.h: 6192: unsigned NOT_SS1 :1;
[; ;pic18f46j50.h: 6193: };
[; ;pic18f46j50.h: 6194: struct {
[; ;pic18f46j50.h: 6195: unsigned C1INA :1;
[; ;pic18f46j50.h: 6196: unsigned C2INA :1;
[; ;pic18f46j50.h: 6197: unsigned VREF_MINUS :1;
[; ;pic18f46j50.h: 6198: unsigned VREF_PLUS :1;
[; ;pic18f46j50.h: 6199: unsigned :1;
[; ;pic18f46j50.h: 6200: unsigned nSS1 :1;
[; ;pic18f46j50.h: 6201: unsigned CLKO :1;
[; ;pic18f46j50.h: 6202: unsigned CLKI :1;
[; ;pic18f46j50.h: 6203: };
[; ;pic18f46j50.h: 6204: struct {
[; ;pic18f46j50.h: 6205: unsigned PMA6 :1;
[; ;pic18f46j50.h: 6206: unsigned PMA7 :1;
[; ;pic18f46j50.h: 6207: unsigned CVREF_MINUS :1;
[; ;pic18f46j50.h: 6208: unsigned C1INB :1;
[; ;pic18f46j50.h: 6209: unsigned :1;
[; ;pic18f46j50.h: 6210: unsigned HLVDIN :1;
[; ;pic18f46j50.h: 6211: };
[; ;pic18f46j50.h: 6212: struct {
[; ;pic18f46j50.h: 6213: unsigned RP0 :1;
[; ;pic18f46j50.h: 6214: unsigned RP1 :1;
[; ;pic18f46j50.h: 6215: unsigned C2INB :1;
[; ;pic18f46j50.h: 6216: unsigned :2;
[; ;pic18f46j50.h: 6217: unsigned RCV :1;
[; ;pic18f46j50.h: 6218: };
[; ;pic18f46j50.h: 6219: struct {
[; ;pic18f46j50.h: 6220: unsigned ULPWU :1;
[; ;pic18f46j50.h: 6221: unsigned :4;
[; ;pic18f46j50.h: 6222: unsigned RP2 :1;
[; ;pic18f46j50.h: 6223: };
[; ;pic18f46j50.h: 6224: struct {
[; ;pic18f46j50.h: 6225: unsigned :5;
[; ;pic18f46j50.h: 6226: unsigned LVDIN :1;
[; ;pic18f46j50.h: 6227: };
[; ;pic18f46j50.h: 6228: struct {
[; ;pic18f46j50.h: 6229: unsigned :7;
[; ;pic18f46j50.h: 6230: unsigned RJPU :1;
[; ;pic18f46j50.h: 6231: };
[; ;pic18f46j50.h: 6232: struct {
[; ;pic18f46j50.h: 6233: unsigned ULPWUIN :1;
[; ;pic18f46j50.h: 6234: };
[; ;pic18f46j50.h: 6235: } PORTAbits_t;
[; ;pic18f46j50.h: 6236: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f46j50.h: 6420: extern volatile unsigned char PORTB @ 0xF81;
"6422
[; ;pic18f46j50.h: 6422: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f46j50.h: 6425: typedef union {
[; ;pic18f46j50.h: 6426: struct {
[; ;pic18f46j50.h: 6427: unsigned RB0 :1;
[; ;pic18f46j50.h: 6428: unsigned RB1 :1;
[; ;pic18f46j50.h: 6429: unsigned RB2 :1;
[; ;pic18f46j50.h: 6430: unsigned RB3 :1;
[; ;pic18f46j50.h: 6431: unsigned RB4 :1;
[; ;pic18f46j50.h: 6432: unsigned RB5 :1;
[; ;pic18f46j50.h: 6433: unsigned RB6 :1;
[; ;pic18f46j50.h: 6434: unsigned RB7 :1;
[; ;pic18f46j50.h: 6435: };
[; ;pic18f46j50.h: 6436: struct {
[; ;pic18f46j50.h: 6437: unsigned AN12 :1;
[; ;pic18f46j50.h: 6438: unsigned AN10 :1;
[; ;pic18f46j50.h: 6439: unsigned AN8 :1;
[; ;pic18f46j50.h: 6440: unsigned AN9 :1;
[; ;pic18f46j50.h: 6441: unsigned PMA1 :1;
[; ;pic18f46j50.h: 6442: unsigned PMA0 :1;
[; ;pic18f46j50.h: 6443: unsigned KBI2 :1;
[; ;pic18f46j50.h: 6444: unsigned KBI3 :1;
[; ;pic18f46j50.h: 6445: };
[; ;pic18f46j50.h: 6446: struct {
[; ;pic18f46j50.h: 6447: unsigned INT0 :1;
[; ;pic18f46j50.h: 6448: unsigned PMPBE :1;
[; ;pic18f46j50.h: 6449: unsigned CTEDG1 :1;
[; ;pic18f46j50.h: 6450: unsigned CTEDG2 :1;
[; ;pic18f46j50.h: 6451: unsigned KBI0 :1;
[; ;pic18f46j50.h: 6452: unsigned KBI1 :1;
[; ;pic18f46j50.h: 6453: unsigned PGC :1;
[; ;pic18f46j50.h: 6454: unsigned PGD :1;
[; ;pic18f46j50.h: 6455: };
[; ;pic18f46j50.h: 6456: struct {
[; ;pic18f46j50.h: 6457: unsigned RP3 :1;
[; ;pic18f46j50.h: 6458: unsigned RTCC :1;
[; ;pic18f46j50.h: 6459: unsigned PMA3 :1;
[; ;pic18f46j50.h: 6460: unsigned PMA2 :1;
[; ;pic18f46j50.h: 6461: unsigned SCK1 :1;
[; ;pic18f46j50.h: 6462: unsigned SDI1 :1;
[; ;pic18f46j50.h: 6463: unsigned RP9 :1;
[; ;pic18f46j50.h: 6464: unsigned RP10 :1;
[; ;pic18f46j50.h: 6465: };
[; ;pic18f46j50.h: 6466: struct {
[; ;pic18f46j50.h: 6467: unsigned :1;
[; ;pic18f46j50.h: 6468: unsigned RP4 :1;
[; ;pic18f46j50.h: 6469: unsigned VMO :1;
[; ;pic18f46j50.h: 6470: unsigned VPO :1;
[; ;pic18f46j50.h: 6471: unsigned SCL1 :1;
[; ;pic18f46j50.h: 6472: unsigned SDA1 :1;
[; ;pic18f46j50.h: 6473: };
[; ;pic18f46j50.h: 6474: struct {
[; ;pic18f46j50.h: 6475: unsigned :2;
[; ;pic18f46j50.h: 6476: unsigned REFO :1;
[; ;pic18f46j50.h: 6477: unsigned RP6 :1;
[; ;pic18f46j50.h: 6478: unsigned RP7 :1;
[; ;pic18f46j50.h: 6479: unsigned RP8 :1;
[; ;pic18f46j50.h: 6480: };
[; ;pic18f46j50.h: 6481: struct {
[; ;pic18f46j50.h: 6482: unsigned :2;
[; ;pic18f46j50.h: 6483: unsigned RP5 :1;
[; ;pic18f46j50.h: 6484: };
[; ;pic18f46j50.h: 6485: struct {
[; ;pic18f46j50.h: 6486: unsigned :3;
[; ;pic18f46j50.h: 6487: unsigned CCP2_PA2 :1;
[; ;pic18f46j50.h: 6488: };
[; ;pic18f46j50.h: 6489: } PORTBbits_t;
[; ;pic18f46j50.h: 6490: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f46j50.h: 6709: extern volatile unsigned char PORTC @ 0xF82;
"6711
[; ;pic18f46j50.h: 6711: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f46j50.h: 6714: typedef union {
[; ;pic18f46j50.h: 6715: struct {
[; ;pic18f46j50.h: 6716: unsigned RC0 :1;
[; ;pic18f46j50.h: 6717: unsigned RC1 :1;
[; ;pic18f46j50.h: 6718: unsigned RC2 :1;
[; ;pic18f46j50.h: 6719: unsigned :1;
[; ;pic18f46j50.h: 6720: unsigned RC4 :1;
[; ;pic18f46j50.h: 6721: unsigned RC5 :1;
[; ;pic18f46j50.h: 6722: unsigned RC6 :1;
[; ;pic18f46j50.h: 6723: unsigned RC7 :1;
[; ;pic18f46j50.h: 6724: };
[; ;pic18f46j50.h: 6725: struct {
[; ;pic18f46j50.h: 6726: unsigned T1OSO :1;
[; ;pic18f46j50.h: 6727: unsigned T1OSI :1;
[; ;pic18f46j50.h: 6728: unsigned AN11 :1;
[; ;pic18f46j50.h: 6729: unsigned :1;
[; ;pic18f46j50.h: 6730: unsigned D_MINUS :1;
[; ;pic18f46j50.h: 6731: unsigned D_PLUS :1;
[; ;pic18f46j50.h: 6732: unsigned PMA5 :1;
[; ;pic18f46j50.h: 6733: unsigned PMA4 :1;
[; ;pic18f46j50.h: 6734: };
[; ;pic18f46j50.h: 6735: struct {
[; ;pic18f46j50.h: 6736: unsigned :1;
[; ;pic18f46j50.h: 6737: unsigned NOT_UOE :1;
[; ;pic18f46j50.h: 6738: };
[; ;pic18f46j50.h: 6739: struct {
[; ;pic18f46j50.h: 6740: unsigned T1CK :1;
[; ;pic18f46j50.h: 6741: unsigned nUOE :1;
[; ;pic18f46j50.h: 6742: unsigned CTPLS :1;
[; ;pic18f46j50.h: 6743: unsigned :1;
[; ;pic18f46j50.h: 6744: unsigned VM :1;
[; ;pic18f46j50.h: 6745: unsigned VP :1;
[; ;pic18f46j50.h: 6746: unsigned TX1 :1;
[; ;pic18f46j50.h: 6747: unsigned RX1 :1;
[; ;pic18f46j50.h: 6748: };
[; ;pic18f46j50.h: 6749: struct {
[; ;pic18f46j50.h: 6750: unsigned RP11 :1;
[; ;pic18f46j50.h: 6751: unsigned RP12 :1;
[; ;pic18f46j50.h: 6752: unsigned RP13 :1;
[; ;pic18f46j50.h: 6753: unsigned :3;
[; ;pic18f46j50.h: 6754: unsigned CK1 :1;
[; ;pic18f46j50.h: 6755: unsigned DT1 :1;
[; ;pic18f46j50.h: 6756: };
[; ;pic18f46j50.h: 6757: struct {
[; ;pic18f46j50.h: 6758: unsigned :6;
[; ;pic18f46j50.h: 6759: unsigned RP17 :1;
[; ;pic18f46j50.h: 6760: unsigned SDO1 :1;
[; ;pic18f46j50.h: 6761: };
[; ;pic18f46j50.h: 6762: struct {
[; ;pic18f46j50.h: 6763: unsigned :7;
[; ;pic18f46j50.h: 6764: unsigned RP18 :1;
[; ;pic18f46j50.h: 6765: };
[; ;pic18f46j50.h: 6766: struct {
[; ;pic18f46j50.h: 6767: unsigned :1;
[; ;pic18f46j50.h: 6768: unsigned CCP2 :1;
[; ;pic18f46j50.h: 6769: };
[; ;pic18f46j50.h: 6770: struct {
[; ;pic18f46j50.h: 6771: unsigned :2;
[; ;pic18f46j50.h: 6772: unsigned PA1 :1;
[; ;pic18f46j50.h: 6773: };
[; ;pic18f46j50.h: 6774: struct {
[; ;pic18f46j50.h: 6775: unsigned :1;
[; ;pic18f46j50.h: 6776: unsigned PA2 :1;
[; ;pic18f46j50.h: 6777: };
[; ;pic18f46j50.h: 6778: } PORTCbits_t;
[; ;pic18f46j50.h: 6779: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f46j50.h: 6948: extern volatile unsigned char PORTD @ 0xF83;
"6950
[; ;pic18f46j50.h: 6950: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f46j50.h: 6953: typedef union {
[; ;pic18f46j50.h: 6954: struct {
[; ;pic18f46j50.h: 6955: unsigned RD0 :1;
[; ;pic18f46j50.h: 6956: unsigned RD1 :1;
[; ;pic18f46j50.h: 6957: unsigned RD2 :1;
[; ;pic18f46j50.h: 6958: unsigned RD3 :1;
[; ;pic18f46j50.h: 6959: unsigned RD4 :1;
[; ;pic18f46j50.h: 6960: unsigned RD5 :1;
[; ;pic18f46j50.h: 6961: unsigned RD6 :1;
[; ;pic18f46j50.h: 6962: unsigned RD7 :1;
[; ;pic18f46j50.h: 6963: };
[; ;pic18f46j50.h: 6964: struct {
[; ;pic18f46j50.h: 6965: unsigned PMD0 :1;
[; ;pic18f46j50.h: 6966: unsigned PMD1 :1;
[; ;pic18f46j50.h: 6967: unsigned PMD2 :1;
[; ;pic18f46j50.h: 6968: unsigned PMD3 :1;
[; ;pic18f46j50.h: 6969: unsigned PMD4 :1;
[; ;pic18f46j50.h: 6970: unsigned PMD5 :1;
[; ;pic18f46j50.h: 6971: unsigned PMD6 :1;
[; ;pic18f46j50.h: 6972: unsigned PMD7 :1;
[; ;pic18f46j50.h: 6973: };
[; ;pic18f46j50.h: 6974: struct {
[; ;pic18f46j50.h: 6975: unsigned SCL2 :1;
[; ;pic18f46j50.h: 6976: unsigned SDA2 :1;
[; ;pic18f46j50.h: 6977: unsigned RP19 :1;
[; ;pic18f46j50.h: 6978: unsigned RP20 :1;
[; ;pic18f46j50.h: 6979: unsigned RP21 :1;
[; ;pic18f46j50.h: 6980: unsigned RP22 :1;
[; ;pic18f46j50.h: 6981: unsigned RP23 :1;
[; ;pic18f46j50.h: 6982: unsigned RP24 :1;
[; ;pic18f46j50.h: 6983: };
[; ;pic18f46j50.h: 6984: struct {
[; ;pic18f46j50.h: 6985: unsigned :7;
[; ;pic18f46j50.h: 6986: unsigned SS2 :1;
[; ;pic18f46j50.h: 6987: };
[; ;pic18f46j50.h: 6988: } PORTDbits_t;
[; ;pic18f46j50.h: 6989: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f46j50.h: 7118: extern volatile unsigned char PORTE @ 0xF84;
"7120
[; ;pic18f46j50.h: 7120: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f46j50.h: 7123: typedef union {
[; ;pic18f46j50.h: 7124: struct {
[; ;pic18f46j50.h: 7125: unsigned RE0 :1;
[; ;pic18f46j50.h: 7126: unsigned RE1 :1;
[; ;pic18f46j50.h: 7127: unsigned RE2 :1;
[; ;pic18f46j50.h: 7128: unsigned :3;
[; ;pic18f46j50.h: 7129: unsigned REPU :1;
[; ;pic18f46j50.h: 7130: unsigned RDPU :1;
[; ;pic18f46j50.h: 7131: };
[; ;pic18f46j50.h: 7132: struct {
[; ;pic18f46j50.h: 7133: unsigned AN5 :1;
[; ;pic18f46j50.h: 7134: unsigned AN6 :1;
[; ;pic18f46j50.h: 7135: unsigned AN7 :1;
[; ;pic18f46j50.h: 7136: };
[; ;pic18f46j50.h: 7137: struct {
[; ;pic18f46j50.h: 7138: unsigned PMPRD :1;
[; ;pic18f46j50.h: 7139: unsigned PMPWR :1;
[; ;pic18f46j50.h: 7140: unsigned PMPCS :1;
[; ;pic18f46j50.h: 7141: };
[; ;pic18f46j50.h: 7142: struct {
[; ;pic18f46j50.h: 7143: unsigned :2;
[; ;pic18f46j50.h: 7144: unsigned CCP10 :1;
[; ;pic18f46j50.h: 7145: };
[; ;pic18f46j50.h: 7146: struct {
[; ;pic18f46j50.h: 7147: unsigned :7;
[; ;pic18f46j50.h: 7148: unsigned CCP2E :1;
[; ;pic18f46j50.h: 7149: };
[; ;pic18f46j50.h: 7150: struct {
[; ;pic18f46j50.h: 7151: unsigned :6;
[; ;pic18f46j50.h: 7152: unsigned CCP6E :1;
[; ;pic18f46j50.h: 7153: };
[; ;pic18f46j50.h: 7154: struct {
[; ;pic18f46j50.h: 7155: unsigned :2;
[; ;pic18f46j50.h: 7156: unsigned CS :1;
[; ;pic18f46j50.h: 7157: };
[; ;pic18f46j50.h: 7158: struct {
[; ;pic18f46j50.h: 7159: unsigned :7;
[; ;pic18f46j50.h: 7160: unsigned PA2E :1;
[; ;pic18f46j50.h: 7161: };
[; ;pic18f46j50.h: 7162: struct {
[; ;pic18f46j50.h: 7163: unsigned :6;
[; ;pic18f46j50.h: 7164: unsigned PB1E :1;
[; ;pic18f46j50.h: 7165: };
[; ;pic18f46j50.h: 7166: struct {
[; ;pic18f46j50.h: 7167: unsigned :2;
[; ;pic18f46j50.h: 7168: unsigned PB2 :1;
[; ;pic18f46j50.h: 7169: };
[; ;pic18f46j50.h: 7170: struct {
[; ;pic18f46j50.h: 7171: unsigned :1;
[; ;pic18f46j50.h: 7172: unsigned PC2 :1;
[; ;pic18f46j50.h: 7173: };
[; ;pic18f46j50.h: 7174: struct {
[; ;pic18f46j50.h: 7175: unsigned PD2 :1;
[; ;pic18f46j50.h: 7176: };
[; ;pic18f46j50.h: 7177: struct {
[; ;pic18f46j50.h: 7178: unsigned RDE :1;
[; ;pic18f46j50.h: 7179: };
[; ;pic18f46j50.h: 7180: struct {
[; ;pic18f46j50.h: 7181: unsigned :6;
[; ;pic18f46j50.h: 7182: unsigned RE6 :1;
[; ;pic18f46j50.h: 7183: };
[; ;pic18f46j50.h: 7184: struct {
[; ;pic18f46j50.h: 7185: unsigned :7;
[; ;pic18f46j50.h: 7186: unsigned RE7 :1;
[; ;pic18f46j50.h: 7187: };
[; ;pic18f46j50.h: 7188: struct {
[; ;pic18f46j50.h: 7189: unsigned :1;
[; ;pic18f46j50.h: 7190: unsigned WRE :1;
[; ;pic18f46j50.h: 7191: };
[; ;pic18f46j50.h: 7192: } PORTEbits_t;
[; ;pic18f46j50.h: 7193: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f46j50.h: 7317: extern volatile unsigned char HLVDCON @ 0xF85;
"7319
[; ;pic18f46j50.h: 7319: asm("HLVDCON equ 0F85h");
[; <" HLVDCON equ 0F85h ;# ">
[; ;pic18f46j50.h: 7322: typedef union {
[; ;pic18f46j50.h: 7323: struct {
[; ;pic18f46j50.h: 7324: unsigned HLVDL :4;
[; ;pic18f46j50.h: 7325: unsigned HLVDEN :1;
[; ;pic18f46j50.h: 7326: unsigned IRVST :1;
[; ;pic18f46j50.h: 7327: unsigned BGVST :1;
[; ;pic18f46j50.h: 7328: unsigned VDIRMAG :1;
[; ;pic18f46j50.h: 7329: };
[; ;pic18f46j50.h: 7330: struct {
[; ;pic18f46j50.h: 7331: unsigned HLVDL0 :1;
[; ;pic18f46j50.h: 7332: unsigned HLVDL1 :1;
[; ;pic18f46j50.h: 7333: unsigned HLVDL2 :1;
[; ;pic18f46j50.h: 7334: unsigned HLVDL3 :1;
[; ;pic18f46j50.h: 7335: };
[; ;pic18f46j50.h: 7336: } HLVDCONbits_t;
[; ;pic18f46j50.h: 7337: extern volatile HLVDCONbits_t HLVDCONbits @ 0xF85;
[; ;pic18f46j50.h: 7386: extern volatile unsigned char DMACON2 @ 0xF86;
"7388
[; ;pic18f46j50.h: 7388: asm("DMACON2 equ 0F86h");
[; <" DMACON2 equ 0F86h ;# ">
[; ;pic18f46j50.h: 7391: typedef union {
[; ;pic18f46j50.h: 7392: struct {
[; ;pic18f46j50.h: 7393: unsigned INTLVL :4;
[; ;pic18f46j50.h: 7394: unsigned DLYCYC :4;
[; ;pic18f46j50.h: 7395: };
[; ;pic18f46j50.h: 7396: struct {
[; ;pic18f46j50.h: 7397: unsigned INTLVL0 :1;
[; ;pic18f46j50.h: 7398: unsigned INTLVL1 :1;
[; ;pic18f46j50.h: 7399: unsigned INTLVL2 :1;
[; ;pic18f46j50.h: 7400: unsigned INTLVL3 :1;
[; ;pic18f46j50.h: 7401: unsigned DLYCYC0 :1;
[; ;pic18f46j50.h: 7402: unsigned DLYCYC1 :1;
[; ;pic18f46j50.h: 7403: unsigned DLYCYC2 :1;
[; ;pic18f46j50.h: 7404: unsigned DLYCYC3 :1;
[; ;pic18f46j50.h: 7405: };
[; ;pic18f46j50.h: 7406: } DMACON2bits_t;
[; ;pic18f46j50.h: 7407: extern volatile DMACON2bits_t DMACON2bits @ 0xF86;
[; ;pic18f46j50.h: 7461: extern volatile unsigned char DMACON1 @ 0xF88;
"7463
[; ;pic18f46j50.h: 7463: asm("DMACON1 equ 0F88h");
[; <" DMACON1 equ 0F88h ;# ">
[; ;pic18f46j50.h: 7466: typedef union {
[; ;pic18f46j50.h: 7467: struct {
[; ;pic18f46j50.h: 7468: unsigned DMAEN :1;
[; ;pic18f46j50.h: 7469: unsigned DLYINTEN :1;
[; ;pic18f46j50.h: 7470: unsigned DUPLEX0 :1;
[; ;pic18f46j50.h: 7471: unsigned DUPLEX1 :1;
[; ;pic18f46j50.h: 7472: unsigned RXINC :1;
[; ;pic18f46j50.h: 7473: unsigned TXINC :1;
[; ;pic18f46j50.h: 7474: unsigned SSCON0 :1;
[; ;pic18f46j50.h: 7475: unsigned SSCON1 :1;
[; ;pic18f46j50.h: 7476: };
[; ;pic18f46j50.h: 7477: } DMACON1bits_t;
[; ;pic18f46j50.h: 7478: extern volatile DMACON1bits_t DMACON1bits @ 0xF88;
[; ;pic18f46j50.h: 7522: extern volatile unsigned char LATA @ 0xF89;
"7524
[; ;pic18f46j50.h: 7524: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f46j50.h: 7527: typedef union {
[; ;pic18f46j50.h: 7528: struct {
[; ;pic18f46j50.h: 7529: unsigned LATA0 :1;
[; ;pic18f46j50.h: 7530: unsigned LATA1 :1;
[; ;pic18f46j50.h: 7531: unsigned LATA2 :1;
[; ;pic18f46j50.h: 7532: unsigned LATA3 :1;
[; ;pic18f46j50.h: 7533: unsigned :1;
[; ;pic18f46j50.h: 7534: unsigned LATA5 :1;
[; ;pic18f46j50.h: 7535: unsigned LATA6 :1;
[; ;pic18f46j50.h: 7536: unsigned LATA7 :1;
[; ;pic18f46j50.h: 7537: };
[; ;pic18f46j50.h: 7538: struct {
[; ;pic18f46j50.h: 7539: unsigned LA0 :1;
[; ;pic18f46j50.h: 7540: };
[; ;pic18f46j50.h: 7541: struct {
[; ;pic18f46j50.h: 7542: unsigned :1;
[; ;pic18f46j50.h: 7543: unsigned LA1 :1;
[; ;pic18f46j50.h: 7544: };
[; ;pic18f46j50.h: 7545: struct {
[; ;pic18f46j50.h: 7546: unsigned :2;
[; ;pic18f46j50.h: 7547: unsigned LA2 :1;
[; ;pic18f46j50.h: 7548: };
[; ;pic18f46j50.h: 7549: struct {
[; ;pic18f46j50.h: 7550: unsigned :3;
[; ;pic18f46j50.h: 7551: unsigned LA3 :1;
[; ;pic18f46j50.h: 7552: };
[; ;pic18f46j50.h: 7553: struct {
[; ;pic18f46j50.h: 7554: unsigned :5;
[; ;pic18f46j50.h: 7555: unsigned LA5 :1;
[; ;pic18f46j50.h: 7556: };
[; ;pic18f46j50.h: 7557: struct {
[; ;pic18f46j50.h: 7558: unsigned :6;
[; ;pic18f46j50.h: 7559: unsigned LA6 :1;
[; ;pic18f46j50.h: 7560: };
[; ;pic18f46j50.h: 7561: struct {
[; ;pic18f46j50.h: 7562: unsigned :7;
[; ;pic18f46j50.h: 7563: unsigned LA7 :1;
[; ;pic18f46j50.h: 7564: };
[; ;pic18f46j50.h: 7565: } LATAbits_t;
[; ;pic18f46j50.h: 7566: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f46j50.h: 7640: extern volatile unsigned char LATB @ 0xF8A;
"7642
[; ;pic18f46j50.h: 7642: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f46j50.h: 7645: typedef union {
[; ;pic18f46j50.h: 7646: struct {
[; ;pic18f46j50.h: 7647: unsigned LATB0 :1;
[; ;pic18f46j50.h: 7648: unsigned LATB1 :1;
[; ;pic18f46j50.h: 7649: unsigned LATB2 :1;
[; ;pic18f46j50.h: 7650: unsigned LATB3 :1;
[; ;pic18f46j50.h: 7651: unsigned LATB4 :1;
[; ;pic18f46j50.h: 7652: unsigned LATB5 :1;
[; ;pic18f46j50.h: 7653: unsigned LATB6 :1;
[; ;pic18f46j50.h: 7654: unsigned LATB7 :1;
[; ;pic18f46j50.h: 7655: };
[; ;pic18f46j50.h: 7656: struct {
[; ;pic18f46j50.h: 7657: unsigned LB0 :1;
[; ;pic18f46j50.h: 7658: };
[; ;pic18f46j50.h: 7659: struct {
[; ;pic18f46j50.h: 7660: unsigned :1;
[; ;pic18f46j50.h: 7661: unsigned LB1 :1;
[; ;pic18f46j50.h: 7662: };
[; ;pic18f46j50.h: 7663: struct {
[; ;pic18f46j50.h: 7664: unsigned :2;
[; ;pic18f46j50.h: 7665: unsigned LB2 :1;
[; ;pic18f46j50.h: 7666: };
[; ;pic18f46j50.h: 7667: struct {
[; ;pic18f46j50.h: 7668: unsigned :3;
[; ;pic18f46j50.h: 7669: unsigned LB3 :1;
[; ;pic18f46j50.h: 7670: };
[; ;pic18f46j50.h: 7671: struct {
[; ;pic18f46j50.h: 7672: unsigned :4;
[; ;pic18f46j50.h: 7673: unsigned LB4 :1;
[; ;pic18f46j50.h: 7674: };
[; ;pic18f46j50.h: 7675: struct {
[; ;pic18f46j50.h: 7676: unsigned :5;
[; ;pic18f46j50.h: 7677: unsigned LB5 :1;
[; ;pic18f46j50.h: 7678: };
[; ;pic18f46j50.h: 7679: struct {
[; ;pic18f46j50.h: 7680: unsigned :6;
[; ;pic18f46j50.h: 7681: unsigned LB6 :1;
[; ;pic18f46j50.h: 7682: };
[; ;pic18f46j50.h: 7683: struct {
[; ;pic18f46j50.h: 7684: unsigned :7;
[; ;pic18f46j50.h: 7685: unsigned LB7 :1;
[; ;pic18f46j50.h: 7686: };
[; ;pic18f46j50.h: 7687: } LATBbits_t;
[; ;pic18f46j50.h: 7688: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f46j50.h: 7772: extern volatile unsigned char LATC @ 0xF8B;
"7774
[; ;pic18f46j50.h: 7774: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f46j50.h: 7777: typedef union {
[; ;pic18f46j50.h: 7778: struct {
[; ;pic18f46j50.h: 7779: unsigned LATC0 :1;
[; ;pic18f46j50.h: 7780: unsigned LATC1 :1;
[; ;pic18f46j50.h: 7781: unsigned LATC2 :1;
[; ;pic18f46j50.h: 7782: unsigned :1;
[; ;pic18f46j50.h: 7783: unsigned LATC4 :1;
[; ;pic18f46j50.h: 7784: unsigned LATC5 :1;
[; ;pic18f46j50.h: 7785: unsigned LATC6 :1;
[; ;pic18f46j50.h: 7786: unsigned LATC7 :1;
[; ;pic18f46j50.h: 7787: };
[; ;pic18f46j50.h: 7788: struct {
[; ;pic18f46j50.h: 7789: unsigned LC0 :1;
[; ;pic18f46j50.h: 7790: };
[; ;pic18f46j50.h: 7791: struct {
[; ;pic18f46j50.h: 7792: unsigned :1;
[; ;pic18f46j50.h: 7793: unsigned LC1 :1;
[; ;pic18f46j50.h: 7794: };
[; ;pic18f46j50.h: 7795: struct {
[; ;pic18f46j50.h: 7796: unsigned :2;
[; ;pic18f46j50.h: 7797: unsigned LC2 :1;
[; ;pic18f46j50.h: 7798: };
[; ;pic18f46j50.h: 7799: struct {
[; ;pic18f46j50.h: 7800: unsigned :4;
[; ;pic18f46j50.h: 7801: unsigned LC4 :1;
[; ;pic18f46j50.h: 7802: };
[; ;pic18f46j50.h: 7803: struct {
[; ;pic18f46j50.h: 7804: unsigned :5;
[; ;pic18f46j50.h: 7805: unsigned LC5 :1;
[; ;pic18f46j50.h: 7806: };
[; ;pic18f46j50.h: 7807: struct {
[; ;pic18f46j50.h: 7808: unsigned :6;
[; ;pic18f46j50.h: 7809: unsigned LC6 :1;
[; ;pic18f46j50.h: 7810: };
[; ;pic18f46j50.h: 7811: struct {
[; ;pic18f46j50.h: 7812: unsigned :7;
[; ;pic18f46j50.h: 7813: unsigned LC7 :1;
[; ;pic18f46j50.h: 7814: };
[; ;pic18f46j50.h: 7815: } LATCbits_t;
[; ;pic18f46j50.h: 7816: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f46j50.h: 7890: extern volatile unsigned char LATD @ 0xF8C;
"7892
[; ;pic18f46j50.h: 7892: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f46j50.h: 7895: typedef union {
[; ;pic18f46j50.h: 7896: struct {
[; ;pic18f46j50.h: 7897: unsigned LATD0 :1;
[; ;pic18f46j50.h: 7898: unsigned LATD1 :1;
[; ;pic18f46j50.h: 7899: unsigned LATD2 :1;
[; ;pic18f46j50.h: 7900: unsigned LATD3 :1;
[; ;pic18f46j50.h: 7901: unsigned LATD4 :1;
[; ;pic18f46j50.h: 7902: unsigned LATD5 :1;
[; ;pic18f46j50.h: 7903: unsigned LATD6 :1;
[; ;pic18f46j50.h: 7904: unsigned LATD7 :1;
[; ;pic18f46j50.h: 7905: };
[; ;pic18f46j50.h: 7906: struct {
[; ;pic18f46j50.h: 7907: unsigned LD0 :1;
[; ;pic18f46j50.h: 7908: };
[; ;pic18f46j50.h: 7909: struct {
[; ;pic18f46j50.h: 7910: unsigned :1;
[; ;pic18f46j50.h: 7911: unsigned LD1 :1;
[; ;pic18f46j50.h: 7912: };
[; ;pic18f46j50.h: 7913: struct {
[; ;pic18f46j50.h: 7914: unsigned :2;
[; ;pic18f46j50.h: 7915: unsigned LD2 :1;
[; ;pic18f46j50.h: 7916: };
[; ;pic18f46j50.h: 7917: struct {
[; ;pic18f46j50.h: 7918: unsigned :3;
[; ;pic18f46j50.h: 7919: unsigned LD3 :1;
[; ;pic18f46j50.h: 7920: };
[; ;pic18f46j50.h: 7921: struct {
[; ;pic18f46j50.h: 7922: unsigned :4;
[; ;pic18f46j50.h: 7923: unsigned LD4 :1;
[; ;pic18f46j50.h: 7924: };
[; ;pic18f46j50.h: 7925: struct {
[; ;pic18f46j50.h: 7926: unsigned :5;
[; ;pic18f46j50.h: 7927: unsigned LD5 :1;
[; ;pic18f46j50.h: 7928: };
[; ;pic18f46j50.h: 7929: struct {
[; ;pic18f46j50.h: 7930: unsigned :6;
[; ;pic18f46j50.h: 7931: unsigned LD6 :1;
[; ;pic18f46j50.h: 7932: };
[; ;pic18f46j50.h: 7933: struct {
[; ;pic18f46j50.h: 7934: unsigned :7;
[; ;pic18f46j50.h: 7935: unsigned LD7 :1;
[; ;pic18f46j50.h: 7936: };
[; ;pic18f46j50.h: 7937: } LATDbits_t;
[; ;pic18f46j50.h: 7938: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f46j50.h: 8022: extern volatile unsigned char LATE @ 0xF8D;
"8024
[; ;pic18f46j50.h: 8024: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f46j50.h: 8027: typedef union {
[; ;pic18f46j50.h: 8028: struct {
[; ;pic18f46j50.h: 8029: unsigned LATE0 :1;
[; ;pic18f46j50.h: 8030: unsigned LATE1 :1;
[; ;pic18f46j50.h: 8031: unsigned LATE2 :1;
[; ;pic18f46j50.h: 8032: };
[; ;pic18f46j50.h: 8033: struct {
[; ;pic18f46j50.h: 8034: unsigned LE0 :1;
[; ;pic18f46j50.h: 8035: };
[; ;pic18f46j50.h: 8036: struct {
[; ;pic18f46j50.h: 8037: unsigned :1;
[; ;pic18f46j50.h: 8038: unsigned LE1 :1;
[; ;pic18f46j50.h: 8039: };
[; ;pic18f46j50.h: 8040: struct {
[; ;pic18f46j50.h: 8041: unsigned :2;
[; ;pic18f46j50.h: 8042: unsigned LE2 :1;
[; ;pic18f46j50.h: 8043: };
[; ;pic18f46j50.h: 8044: } LATEbits_t;
[; ;pic18f46j50.h: 8045: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f46j50.h: 8079: extern volatile unsigned char ALRMVALL @ 0xF8E;
"8081
[; ;pic18f46j50.h: 8081: asm("ALRMVALL equ 0F8Eh");
[; <" ALRMVALL equ 0F8Eh ;# ">
[; ;pic18f46j50.h: 8084: typedef union {
[; ;pic18f46j50.h: 8085: struct {
[; ;pic18f46j50.h: 8086: unsigned ALRMVALL :8;
[; ;pic18f46j50.h: 8087: };
[; ;pic18f46j50.h: 8088: } ALRMVALLbits_t;
[; ;pic18f46j50.h: 8089: extern volatile ALRMVALLbits_t ALRMVALLbits @ 0xF8E;
[; ;pic18f46j50.h: 8098: extern volatile unsigned char ALRMVALH @ 0xF8F;
"8100
[; ;pic18f46j50.h: 8100: asm("ALRMVALH equ 0F8Fh");
[; <" ALRMVALH equ 0F8Fh ;# ">
[; ;pic18f46j50.h: 8103: typedef union {
[; ;pic18f46j50.h: 8104: struct {
[; ;pic18f46j50.h: 8105: unsigned ALRMVALH :8;
[; ;pic18f46j50.h: 8106: };
[; ;pic18f46j50.h: 8107: } ALRMVALHbits_t;
[; ;pic18f46j50.h: 8108: extern volatile ALRMVALHbits_t ALRMVALHbits @ 0xF8F;
[; ;pic18f46j50.h: 8117: extern volatile unsigned char ALRMRPT @ 0xF90;
"8119
[; ;pic18f46j50.h: 8119: asm("ALRMRPT equ 0F90h");
[; <" ALRMRPT equ 0F90h ;# ">
[; ;pic18f46j50.h: 8122: typedef union {
[; ;pic18f46j50.h: 8123: struct {
[; ;pic18f46j50.h: 8124: unsigned ARPT :8;
[; ;pic18f46j50.h: 8125: };
[; ;pic18f46j50.h: 8126: struct {
[; ;pic18f46j50.h: 8127: unsigned ARPT0 :1;
[; ;pic18f46j50.h: 8128: unsigned ARPT1 :1;
[; ;pic18f46j50.h: 8129: unsigned ARPT2 :1;
[; ;pic18f46j50.h: 8130: unsigned ARPT3 :1;
[; ;pic18f46j50.h: 8131: unsigned ARPT4 :1;
[; ;pic18f46j50.h: 8132: unsigned ARPT5 :1;
[; ;pic18f46j50.h: 8133: unsigned ARPT6 :1;
[; ;pic18f46j50.h: 8134: unsigned ARPT7 :1;
[; ;pic18f46j50.h: 8135: };
[; ;pic18f46j50.h: 8136: } ALRMRPTbits_t;
[; ;pic18f46j50.h: 8137: extern volatile ALRMRPTbits_t ALRMRPTbits @ 0xF90;
[; ;pic18f46j50.h: 8186: extern volatile unsigned char ALRMCFG @ 0xF91;
"8188
[; ;pic18f46j50.h: 8188: asm("ALRMCFG equ 0F91h");
[; <" ALRMCFG equ 0F91h ;# ">
[; ;pic18f46j50.h: 8191: typedef union {
[; ;pic18f46j50.h: 8192: struct {
[; ;pic18f46j50.h: 8193: unsigned ALRMPTR :2;
[; ;pic18f46j50.h: 8194: unsigned AMASK :4;
[; ;pic18f46j50.h: 8195: unsigned CHIME :1;
[; ;pic18f46j50.h: 8196: unsigned ALRMEN :1;
[; ;pic18f46j50.h: 8197: };
[; ;pic18f46j50.h: 8198: struct {
[; ;pic18f46j50.h: 8199: unsigned ALRMPTR0 :1;
[; ;pic18f46j50.h: 8200: unsigned ALRMPTR1 :1;
[; ;pic18f46j50.h: 8201: unsigned AMASK0 :1;
[; ;pic18f46j50.h: 8202: unsigned AMASK1 :1;
[; ;pic18f46j50.h: 8203: unsigned AMASK2 :1;
[; ;pic18f46j50.h: 8204: unsigned AMASK3 :1;
[; ;pic18f46j50.h: 8205: };
[; ;pic18f46j50.h: 8206: } ALRMCFGbits_t;
[; ;pic18f46j50.h: 8207: extern volatile ALRMCFGbits_t ALRMCFGbits @ 0xF91;
[; ;pic18f46j50.h: 8261: extern volatile unsigned char TRISA @ 0xF92;
"8263
[; ;pic18f46j50.h: 8263: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f46j50.h: 8266: typedef union {
[; ;pic18f46j50.h: 8267: struct {
[; ;pic18f46j50.h: 8268: unsigned TRISA0 :1;
[; ;pic18f46j50.h: 8269: unsigned TRISA1 :1;
[; ;pic18f46j50.h: 8270: unsigned TRISA2 :1;
[; ;pic18f46j50.h: 8271: unsigned TRISA3 :1;
[; ;pic18f46j50.h: 8272: unsigned :1;
[; ;pic18f46j50.h: 8273: unsigned TRISA5 :1;
[; ;pic18f46j50.h: 8274: unsigned TRISA6 :1;
[; ;pic18f46j50.h: 8275: unsigned TRISA7 :1;
[; ;pic18f46j50.h: 8276: };
[; ;pic18f46j50.h: 8277: } TRISAbits_t;
[; ;pic18f46j50.h: 8278: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f46j50.h: 8317: extern volatile unsigned char TRISB @ 0xF93;
"8319
[; ;pic18f46j50.h: 8319: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f46j50.h: 8322: typedef union {
[; ;pic18f46j50.h: 8323: struct {
[; ;pic18f46j50.h: 8324: unsigned TRISB0 :1;
[; ;pic18f46j50.h: 8325: unsigned TRISB1 :1;
[; ;pic18f46j50.h: 8326: unsigned TRISB2 :1;
[; ;pic18f46j50.h: 8327: unsigned TRISB3 :1;
[; ;pic18f46j50.h: 8328: unsigned TRISB4 :1;
[; ;pic18f46j50.h: 8329: unsigned TRISB5 :1;
[; ;pic18f46j50.h: 8330: unsigned TRISB6 :1;
[; ;pic18f46j50.h: 8331: unsigned TRISB7 :1;
[; ;pic18f46j50.h: 8332: };
[; ;pic18f46j50.h: 8333: } TRISBbits_t;
[; ;pic18f46j50.h: 8334: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f46j50.h: 8378: extern volatile unsigned char TRISC @ 0xF94;
"8380
[; ;pic18f46j50.h: 8380: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f46j50.h: 8383: typedef union {
[; ;pic18f46j50.h: 8384: struct {
[; ;pic18f46j50.h: 8385: unsigned TRISC0 :1;
[; ;pic18f46j50.h: 8386: unsigned TRISC1 :1;
[; ;pic18f46j50.h: 8387: unsigned TRISC2 :1;
[; ;pic18f46j50.h: 8388: unsigned :1;
[; ;pic18f46j50.h: 8389: unsigned TRISC4 :1;
[; ;pic18f46j50.h: 8390: unsigned TRISC5 :1;
[; ;pic18f46j50.h: 8391: unsigned TRISC6 :1;
[; ;pic18f46j50.h: 8392: unsigned TRISC7 :1;
[; ;pic18f46j50.h: 8393: };
[; ;pic18f46j50.h: 8394: } TRISCbits_t;
[; ;pic18f46j50.h: 8395: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f46j50.h: 8434: extern volatile unsigned char TRISD @ 0xF95;
"8436
[; ;pic18f46j50.h: 8436: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f46j50.h: 8439: typedef union {
[; ;pic18f46j50.h: 8440: struct {
[; ;pic18f46j50.h: 8441: unsigned TRISD0 :1;
[; ;pic18f46j50.h: 8442: unsigned TRISD1 :1;
[; ;pic18f46j50.h: 8443: unsigned TRISD2 :1;
[; ;pic18f46j50.h: 8444: unsigned TRISD3 :1;
[; ;pic18f46j50.h: 8445: unsigned TRISD4 :1;
[; ;pic18f46j50.h: 8446: unsigned TRISD5 :1;
[; ;pic18f46j50.h: 8447: unsigned TRISD6 :1;
[; ;pic18f46j50.h: 8448: unsigned TRISD7 :1;
[; ;pic18f46j50.h: 8449: };
[; ;pic18f46j50.h: 8450: } TRISDbits_t;
[; ;pic18f46j50.h: 8451: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f46j50.h: 8495: extern volatile unsigned char TRISE @ 0xF96;
"8497
[; ;pic18f46j50.h: 8497: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f46j50.h: 8500: typedef union {
[; ;pic18f46j50.h: 8501: struct {
[; ;pic18f46j50.h: 8502: unsigned TRISE0 :1;
[; ;pic18f46j50.h: 8503: unsigned TRISE1 :1;
[; ;pic18f46j50.h: 8504: unsigned TRISE2 :1;
[; ;pic18f46j50.h: 8505: };
[; ;pic18f46j50.h: 8506: } TRISEbits_t;
[; ;pic18f46j50.h: 8507: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f46j50.h: 8526: extern volatile unsigned char T3GCON @ 0xF97;
"8528
[; ;pic18f46j50.h: 8528: asm("T3GCON equ 0F97h");
[; <" T3GCON equ 0F97h ;# ">
[; ;pic18f46j50.h: 8531: typedef union {
[; ;pic18f46j50.h: 8532: struct {
[; ;pic18f46j50.h: 8533: unsigned T3GSS0 :1;
[; ;pic18f46j50.h: 8534: unsigned T3GSS1 :1;
[; ;pic18f46j50.h: 8535: unsigned T3GVAL :1;
[; ;pic18f46j50.h: 8536: unsigned T3GGO_T3DONE :1;
[; ;pic18f46j50.h: 8537: unsigned T3GSPM :1;
[; ;pic18f46j50.h: 8538: unsigned T3GTM :1;
[; ;pic18f46j50.h: 8539: unsigned T3GPOL :1;
[; ;pic18f46j50.h: 8540: unsigned TMR3GE :1;
[; ;pic18f46j50.h: 8541: };
[; ;pic18f46j50.h: 8542: struct {
[; ;pic18f46j50.h: 8543: unsigned :3;
[; ;pic18f46j50.h: 8544: unsigned T3GGO :1;
[; ;pic18f46j50.h: 8545: };
[; ;pic18f46j50.h: 8546: struct {
[; ;pic18f46j50.h: 8547: unsigned :3;
[; ;pic18f46j50.h: 8548: unsigned T3DONE :1;
[; ;pic18f46j50.h: 8549: };
[; ;pic18f46j50.h: 8550: } T3GCONbits_t;
[; ;pic18f46j50.h: 8551: extern volatile T3GCONbits_t T3GCONbits @ 0xF97;
[; ;pic18f46j50.h: 8605: extern volatile unsigned char RTCVALL @ 0xF98;
"8607
[; ;pic18f46j50.h: 8607: asm("RTCVALL equ 0F98h");
[; <" RTCVALL equ 0F98h ;# ">
[; ;pic18f46j50.h: 8610: typedef union {
[; ;pic18f46j50.h: 8611: struct {
[; ;pic18f46j50.h: 8612: unsigned RTCVALL :8;
[; ;pic18f46j50.h: 8613: };
[; ;pic18f46j50.h: 8614: } RTCVALLbits_t;
[; ;pic18f46j50.h: 8615: extern volatile RTCVALLbits_t RTCVALLbits @ 0xF98;
[; ;pic18f46j50.h: 8624: extern volatile unsigned char RTCVALH @ 0xF99;
"8626
[; ;pic18f46j50.h: 8626: asm("RTCVALH equ 0F99h");
[; <" RTCVALH equ 0F99h ;# ">
[; ;pic18f46j50.h: 8629: typedef union {
[; ;pic18f46j50.h: 8630: struct {
[; ;pic18f46j50.h: 8631: unsigned RTCVALH :8;
[; ;pic18f46j50.h: 8632: };
[; ;pic18f46j50.h: 8633: struct {
[; ;pic18f46j50.h: 8634: unsigned :6;
[; ;pic18f46j50.h: 8635: unsigned WAITB0 :1;
[; ;pic18f46j50.h: 8636: };
[; ;pic18f46j50.h: 8637: struct {
[; ;pic18f46j50.h: 8638: unsigned :7;
[; ;pic18f46j50.h: 8639: unsigned WAITB1 :1;
[; ;pic18f46j50.h: 8640: };
[; ;pic18f46j50.h: 8641: struct {
[; ;pic18f46j50.h: 8642: unsigned WAITE0 :1;
[; ;pic18f46j50.h: 8643: };
[; ;pic18f46j50.h: 8644: struct {
[; ;pic18f46j50.h: 8645: unsigned :1;
[; ;pic18f46j50.h: 8646: unsigned WAITE1 :1;
[; ;pic18f46j50.h: 8647: };
[; ;pic18f46j50.h: 8648: struct {
[; ;pic18f46j50.h: 8649: unsigned :2;
[; ;pic18f46j50.h: 8650: unsigned WAITM0 :1;
[; ;pic18f46j50.h: 8651: };
[; ;pic18f46j50.h: 8652: struct {
[; ;pic18f46j50.h: 8653: unsigned :3;
[; ;pic18f46j50.h: 8654: unsigned WAITM1 :1;
[; ;pic18f46j50.h: 8655: };
[; ;pic18f46j50.h: 8656: struct {
[; ;pic18f46j50.h: 8657: unsigned :4;
[; ;pic18f46j50.h: 8658: unsigned WAITM2 :1;
[; ;pic18f46j50.h: 8659: };
[; ;pic18f46j50.h: 8660: struct {
[; ;pic18f46j50.h: 8661: unsigned :5;
[; ;pic18f46j50.h: 8662: unsigned WAITM3 :1;
[; ;pic18f46j50.h: 8663: };
[; ;pic18f46j50.h: 8664: } RTCVALHbits_t;
[; ;pic18f46j50.h: 8665: extern volatile RTCVALHbits_t RTCVALHbits @ 0xF99;
[; ;pic18f46j50.h: 8714: extern volatile unsigned char T1GCON @ 0xF9A;
"8716
[; ;pic18f46j50.h: 8716: asm("T1GCON equ 0F9Ah");
[; <" T1GCON equ 0F9Ah ;# ">
[; ;pic18f46j50.h: 8719: typedef union {
[; ;pic18f46j50.h: 8720: struct {
[; ;pic18f46j50.h: 8721: unsigned T1GSS0 :1;
[; ;pic18f46j50.h: 8722: unsigned T1GSS1 :1;
[; ;pic18f46j50.h: 8723: unsigned T1GVAL :1;
[; ;pic18f46j50.h: 8724: unsigned T1GGO_T1DONE :1;
[; ;pic18f46j50.h: 8725: unsigned T1GSPM :1;
[; ;pic18f46j50.h: 8726: unsigned T1GTM :1;
[; ;pic18f46j50.h: 8727: unsigned T1GPOL :1;
[; ;pic18f46j50.h: 8728: unsigned TMR1GE :1;
[; ;pic18f46j50.h: 8729: };
[; ;pic18f46j50.h: 8730: struct {
[; ;pic18f46j50.h: 8731: unsigned :3;
[; ;pic18f46j50.h: 8732: unsigned T1GGO :1;
[; ;pic18f46j50.h: 8733: };
[; ;pic18f46j50.h: 8734: struct {
[; ;pic18f46j50.h: 8735: unsigned :3;
[; ;pic18f46j50.h: 8736: unsigned T1DONE :1;
[; ;pic18f46j50.h: 8737: };
[; ;pic18f46j50.h: 8738: } T1GCONbits_t;
[; ;pic18f46j50.h: 8739: extern volatile T1GCONbits_t T1GCONbits @ 0xF9A;
[; ;pic18f46j50.h: 8793: extern volatile unsigned char OSCTUNE @ 0xF9B;
"8795
[; ;pic18f46j50.h: 8795: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f46j50.h: 8798: typedef union {
[; ;pic18f46j50.h: 8799: struct {
[; ;pic18f46j50.h: 8800: unsigned TUN :6;
[; ;pic18f46j50.h: 8801: unsigned PLLEN :1;
[; ;pic18f46j50.h: 8802: unsigned INTSRC :1;
[; ;pic18f46j50.h: 8803: };
[; ;pic18f46j50.h: 8804: struct {
[; ;pic18f46j50.h: 8805: unsigned TUN0 :1;
[; ;pic18f46j50.h: 8806: unsigned TUN1 :1;
[; ;pic18f46j50.h: 8807: unsigned TUN2 :1;
[; ;pic18f46j50.h: 8808: unsigned TUN3 :1;
[; ;pic18f46j50.h: 8809: unsigned TUN4 :1;
[; ;pic18f46j50.h: 8810: unsigned TUN5 :1;
[; ;pic18f46j50.h: 8811: };
[; ;pic18f46j50.h: 8812: } OSCTUNEbits_t;
[; ;pic18f46j50.h: 8813: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f46j50.h: 8862: extern volatile unsigned char RCSTA2 @ 0xF9C;
"8864
[; ;pic18f46j50.h: 8864: asm("RCSTA2 equ 0F9Ch");
[; <" RCSTA2 equ 0F9Ch ;# ">
[; ;pic18f46j50.h: 8867: typedef union {
[; ;pic18f46j50.h: 8868: struct {
[; ;pic18f46j50.h: 8869: unsigned RX9D :1;
[; ;pic18f46j50.h: 8870: unsigned OERR :1;
[; ;pic18f46j50.h: 8871: unsigned FERR :1;
[; ;pic18f46j50.h: 8872: unsigned ADDEN :1;
[; ;pic18f46j50.h: 8873: unsigned CREN :1;
[; ;pic18f46j50.h: 8874: unsigned SREN :1;
[; ;pic18f46j50.h: 8875: unsigned RX9 :1;
[; ;pic18f46j50.h: 8876: unsigned SPEN :1;
[; ;pic18f46j50.h: 8877: };
[; ;pic18f46j50.h: 8878: struct {
[; ;pic18f46j50.h: 8879: unsigned RX9D2 :1;
[; ;pic18f46j50.h: 8880: unsigned OERR2 :1;
[; ;pic18f46j50.h: 8881: unsigned FERR2 :1;
[; ;pic18f46j50.h: 8882: unsigned ADDEN2 :1;
[; ;pic18f46j50.h: 8883: unsigned CREN2 :1;
[; ;pic18f46j50.h: 8884: unsigned SREN2 :1;
[; ;pic18f46j50.h: 8885: unsigned RX92 :1;
[; ;pic18f46j50.h: 8886: unsigned SPEN2 :1;
[; ;pic18f46j50.h: 8887: };
[; ;pic18f46j50.h: 8888: struct {
[; ;pic18f46j50.h: 8889: unsigned :6;
[; ;pic18f46j50.h: 8890: unsigned RC8_92 :1;
[; ;pic18f46j50.h: 8891: };
[; ;pic18f46j50.h: 8892: struct {
[; ;pic18f46j50.h: 8893: unsigned :6;
[; ;pic18f46j50.h: 8894: unsigned RC92 :1;
[; ;pic18f46j50.h: 8895: };
[; ;pic18f46j50.h: 8896: struct {
[; ;pic18f46j50.h: 8897: unsigned RCD82 :1;
[; ;pic18f46j50.h: 8898: };
[; ;pic18f46j50.h: 8899: } RCSTA2bits_t;
[; ;pic18f46j50.h: 8900: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF9C;
[; ;pic18f46j50.h: 8999: extern volatile unsigned char PIE1 @ 0xF9D;
"9001
[; ;pic18f46j50.h: 9001: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f46j50.h: 9004: typedef union {
[; ;pic18f46j50.h: 9005: struct {
[; ;pic18f46j50.h: 9006: unsigned TMR1IE :1;
[; ;pic18f46j50.h: 9007: unsigned TMR2IE :1;
[; ;pic18f46j50.h: 9008: unsigned CCP1IE :1;
[; ;pic18f46j50.h: 9009: unsigned SSP1IE :1;
[; ;pic18f46j50.h: 9010: unsigned TX1IE :1;
[; ;pic18f46j50.h: 9011: unsigned RC1IE :1;
[; ;pic18f46j50.h: 9012: unsigned ADIE :1;
[; ;pic18f46j50.h: 9013: unsigned PMPIE :1;
[; ;pic18f46j50.h: 9014: };
[; ;pic18f46j50.h: 9015: struct {
[; ;pic18f46j50.h: 9016: unsigned :3;
[; ;pic18f46j50.h: 9017: unsigned SSPIE :1;
[; ;pic18f46j50.h: 9018: unsigned TXIE :1;
[; ;pic18f46j50.h: 9019: unsigned RCIE :1;
[; ;pic18f46j50.h: 9020: };
[; ;pic18f46j50.h: 9021: struct {
[; ;pic18f46j50.h: 9022: unsigned :7;
[; ;pic18f46j50.h: 9023: unsigned PSPIE :1;
[; ;pic18f46j50.h: 9024: };
[; ;pic18f46j50.h: 9025: } PIE1bits_t;
[; ;pic18f46j50.h: 9026: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f46j50.h: 9090: extern volatile unsigned char PIR1 @ 0xF9E;
"9092
[; ;pic18f46j50.h: 9092: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f46j50.h: 9095: typedef union {
[; ;pic18f46j50.h: 9096: struct {
[; ;pic18f46j50.h: 9097: unsigned TMR1IF :1;
[; ;pic18f46j50.h: 9098: unsigned TMR2IF :1;
[; ;pic18f46j50.h: 9099: unsigned CCP1IF :1;
[; ;pic18f46j50.h: 9100: unsigned SSP1IF :1;
[; ;pic18f46j50.h: 9101: unsigned TX1IF :1;
[; ;pic18f46j50.h: 9102: unsigned RC1IF :1;
[; ;pic18f46j50.h: 9103: unsigned ADIF :1;
[; ;pic18f46j50.h: 9104: unsigned PMPIF :1;
[; ;pic18f46j50.h: 9105: };
[; ;pic18f46j50.h: 9106: struct {
[; ;pic18f46j50.h: 9107: unsigned :3;
[; ;pic18f46j50.h: 9108: unsigned SSPIF :1;
[; ;pic18f46j50.h: 9109: unsigned TXIF :1;
[; ;pic18f46j50.h: 9110: unsigned RCIF :1;
[; ;pic18f46j50.h: 9111: };
[; ;pic18f46j50.h: 9112: struct {
[; ;pic18f46j50.h: 9113: unsigned :7;
[; ;pic18f46j50.h: 9114: unsigned PSPIF :1;
[; ;pic18f46j50.h: 9115: };
[; ;pic18f46j50.h: 9116: } PIR1bits_t;
[; ;pic18f46j50.h: 9117: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f46j50.h: 9181: extern volatile unsigned char IPR1 @ 0xF9F;
"9183
[; ;pic18f46j50.h: 9183: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f46j50.h: 9186: typedef union {
[; ;pic18f46j50.h: 9187: struct {
[; ;pic18f46j50.h: 9188: unsigned TMR1IP :1;
[; ;pic18f46j50.h: 9189: unsigned TMR2IP :1;
[; ;pic18f46j50.h: 9190: unsigned CCP1IP :1;
[; ;pic18f46j50.h: 9191: unsigned SSP1IP :1;
[; ;pic18f46j50.h: 9192: unsigned TX1IP :1;
[; ;pic18f46j50.h: 9193: unsigned RC1IP :1;
[; ;pic18f46j50.h: 9194: unsigned ADIP :1;
[; ;pic18f46j50.h: 9195: unsigned PMPIP :1;
[; ;pic18f46j50.h: 9196: };
[; ;pic18f46j50.h: 9197: struct {
[; ;pic18f46j50.h: 9198: unsigned :3;
[; ;pic18f46j50.h: 9199: unsigned SSPIP :1;
[; ;pic18f46j50.h: 9200: unsigned TXIP :1;
[; ;pic18f46j50.h: 9201: unsigned RCIP :1;
[; ;pic18f46j50.h: 9202: };
[; ;pic18f46j50.h: 9203: struct {
[; ;pic18f46j50.h: 9204: unsigned :7;
[; ;pic18f46j50.h: 9205: unsigned PSPIP :1;
[; ;pic18f46j50.h: 9206: };
[; ;pic18f46j50.h: 9207: } IPR1bits_t;
[; ;pic18f46j50.h: 9208: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f46j50.h: 9272: extern volatile unsigned char PIE2 @ 0xFA0;
"9274
[; ;pic18f46j50.h: 9274: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f46j50.h: 9277: typedef union {
[; ;pic18f46j50.h: 9278: struct {
[; ;pic18f46j50.h: 9279: unsigned CCP2IE :1;
[; ;pic18f46j50.h: 9280: unsigned TMR3IE :1;
[; ;pic18f46j50.h: 9281: unsigned LVDIE :1;
[; ;pic18f46j50.h: 9282: unsigned BCL1IE :1;
[; ;pic18f46j50.h: 9283: unsigned USBIE :1;
[; ;pic18f46j50.h: 9284: unsigned CM1IE :1;
[; ;pic18f46j50.h: 9285: unsigned CM2IE :1;
[; ;pic18f46j50.h: 9286: unsigned OSCFIE :1;
[; ;pic18f46j50.h: 9287: };
[; ;pic18f46j50.h: 9288: struct {
[; ;pic18f46j50.h: 9289: unsigned :3;
[; ;pic18f46j50.h: 9290: unsigned BCLIE :1;
[; ;pic18f46j50.h: 9291: };
[; ;pic18f46j50.h: 9292: struct {
[; ;pic18f46j50.h: 9293: unsigned :6;
[; ;pic18f46j50.h: 9294: unsigned CMIE :1;
[; ;pic18f46j50.h: 9295: };
[; ;pic18f46j50.h: 9296: } PIE2bits_t;
[; ;pic18f46j50.h: 9297: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f46j50.h: 9351: extern volatile unsigned char PIR2 @ 0xFA1;
"9353
[; ;pic18f46j50.h: 9353: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f46j50.h: 9356: typedef union {
[; ;pic18f46j50.h: 9357: struct {
[; ;pic18f46j50.h: 9358: unsigned CCP2IF :1;
[; ;pic18f46j50.h: 9359: unsigned TMR3IF :1;
[; ;pic18f46j50.h: 9360: unsigned LVDIF :1;
[; ;pic18f46j50.h: 9361: unsigned BCL1IF :1;
[; ;pic18f46j50.h: 9362: unsigned USBIF :1;
[; ;pic18f46j50.h: 9363: unsigned CM1IF :1;
[; ;pic18f46j50.h: 9364: unsigned CM2IF :1;
[; ;pic18f46j50.h: 9365: unsigned OSCFIF :1;
[; ;pic18f46j50.h: 9366: };
[; ;pic18f46j50.h: 9367: struct {
[; ;pic18f46j50.h: 9368: unsigned :3;
[; ;pic18f46j50.h: 9369: unsigned BCLIF :1;
[; ;pic18f46j50.h: 9370: };
[; ;pic18f46j50.h: 9371: struct {
[; ;pic18f46j50.h: 9372: unsigned :6;
[; ;pic18f46j50.h: 9373: unsigned CMIF :1;
[; ;pic18f46j50.h: 9374: };
[; ;pic18f46j50.h: 9375: } PIR2bits_t;
[; ;pic18f46j50.h: 9376: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f46j50.h: 9430: extern volatile unsigned char IPR2 @ 0xFA2;
"9432
[; ;pic18f46j50.h: 9432: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f46j50.h: 9435: typedef union {
[; ;pic18f46j50.h: 9436: struct {
[; ;pic18f46j50.h: 9437: unsigned CCP2IP :1;
[; ;pic18f46j50.h: 9438: unsigned TMR3IP :1;
[; ;pic18f46j50.h: 9439: unsigned LVDIP :1;
[; ;pic18f46j50.h: 9440: unsigned BCL1IP :1;
[; ;pic18f46j50.h: 9441: unsigned USBIP :1;
[; ;pic18f46j50.h: 9442: unsigned CM1IP :1;
[; ;pic18f46j50.h: 9443: unsigned CM2IP :1;
[; ;pic18f46j50.h: 9444: unsigned OSCFIP :1;
[; ;pic18f46j50.h: 9445: };
[; ;pic18f46j50.h: 9446: struct {
[; ;pic18f46j50.h: 9447: unsigned :3;
[; ;pic18f46j50.h: 9448: unsigned BCLIP :1;
[; ;pic18f46j50.h: 9449: };
[; ;pic18f46j50.h: 9450: struct {
[; ;pic18f46j50.h: 9451: unsigned :6;
[; ;pic18f46j50.h: 9452: unsigned CMIP :1;
[; ;pic18f46j50.h: 9453: };
[; ;pic18f46j50.h: 9454: } IPR2bits_t;
[; ;pic18f46j50.h: 9455: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f46j50.h: 9509: extern volatile unsigned char PIE3 @ 0xFA3;
"9511
[; ;pic18f46j50.h: 9511: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f46j50.h: 9514: typedef union {
[; ;pic18f46j50.h: 9515: struct {
[; ;pic18f46j50.h: 9516: unsigned RTCCIE :1;
[; ;pic18f46j50.h: 9517: unsigned TMR3GIE :1;
[; ;pic18f46j50.h: 9518: unsigned CTMUIE :1;
[; ;pic18f46j50.h: 9519: unsigned TMR4IE :1;
[; ;pic18f46j50.h: 9520: unsigned TX2IE :1;
[; ;pic18f46j50.h: 9521: unsigned RC2IE :1;
[; ;pic18f46j50.h: 9522: unsigned BCL2IE :1;
[; ;pic18f46j50.h: 9523: unsigned SSP2IE :1;
[; ;pic18f46j50.h: 9524: };
[; ;pic18f46j50.h: 9525: struct {
[; ;pic18f46j50.h: 9526: unsigned RXB0IE :1;
[; ;pic18f46j50.h: 9527: };
[; ;pic18f46j50.h: 9528: struct {
[; ;pic18f46j50.h: 9529: unsigned :1;
[; ;pic18f46j50.h: 9530: unsigned RXB1IE :1;
[; ;pic18f46j50.h: 9531: };
[; ;pic18f46j50.h: 9532: struct {
[; ;pic18f46j50.h: 9533: unsigned :1;
[; ;pic18f46j50.h: 9534: unsigned RXBNIE :1;
[; ;pic18f46j50.h: 9535: };
[; ;pic18f46j50.h: 9536: struct {
[; ;pic18f46j50.h: 9537: unsigned :2;
[; ;pic18f46j50.h: 9538: unsigned TXB0IE :1;
[; ;pic18f46j50.h: 9539: };
[; ;pic18f46j50.h: 9540: struct {
[; ;pic18f46j50.h: 9541: unsigned :3;
[; ;pic18f46j50.h: 9542: unsigned TXB1IE :1;
[; ;pic18f46j50.h: 9543: };
[; ;pic18f46j50.h: 9544: struct {
[; ;pic18f46j50.h: 9545: unsigned :4;
[; ;pic18f46j50.h: 9546: unsigned TXB2IE :1;
[; ;pic18f46j50.h: 9547: };
[; ;pic18f46j50.h: 9548: struct {
[; ;pic18f46j50.h: 9549: unsigned :4;
[; ;pic18f46j50.h: 9550: unsigned TXBNIE :1;
[; ;pic18f46j50.h: 9551: };
[; ;pic18f46j50.h: 9552: } PIE3bits_t;
[; ;pic18f46j50.h: 9553: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f46j50.h: 9632: extern volatile unsigned char PIR3 @ 0xFA4;
"9634
[; ;pic18f46j50.h: 9634: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f46j50.h: 9637: typedef union {
[; ;pic18f46j50.h: 9638: struct {
[; ;pic18f46j50.h: 9639: unsigned RTCCIF :1;
[; ;pic18f46j50.h: 9640: unsigned TMR3GIF :1;
[; ;pic18f46j50.h: 9641: unsigned CTMUIF :1;
[; ;pic18f46j50.h: 9642: unsigned TMR4IF :1;
[; ;pic18f46j50.h: 9643: unsigned TX2IF :1;
[; ;pic18f46j50.h: 9644: unsigned RC2IF :1;
[; ;pic18f46j50.h: 9645: unsigned BCL2IF :1;
[; ;pic18f46j50.h: 9646: unsigned SSP2IF :1;
[; ;pic18f46j50.h: 9647: };
[; ;pic18f46j50.h: 9648: struct {
[; ;pic18f46j50.h: 9649: unsigned :1;
[; ;pic18f46j50.h: 9650: unsigned RXBNIF :1;
[; ;pic18f46j50.h: 9651: };
[; ;pic18f46j50.h: 9652: struct {
[; ;pic18f46j50.h: 9653: unsigned :4;
[; ;pic18f46j50.h: 9654: unsigned TXBNIF :1;
[; ;pic18f46j50.h: 9655: };
[; ;pic18f46j50.h: 9656: } PIR3bits_t;
[; ;pic18f46j50.h: 9657: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f46j50.h: 9711: extern volatile unsigned char IPR3 @ 0xFA5;
"9713
[; ;pic18f46j50.h: 9713: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f46j50.h: 9716: typedef union {
[; ;pic18f46j50.h: 9717: struct {
[; ;pic18f46j50.h: 9718: unsigned RTCCIP :1;
[; ;pic18f46j50.h: 9719: unsigned TMR3GIP :1;
[; ;pic18f46j50.h: 9720: unsigned CTMUIP :1;
[; ;pic18f46j50.h: 9721: unsigned TMR4IP :1;
[; ;pic18f46j50.h: 9722: unsigned TX2IP :1;
[; ;pic18f46j50.h: 9723: unsigned RC2IP :1;
[; ;pic18f46j50.h: 9724: unsigned BCL2IP :1;
[; ;pic18f46j50.h: 9725: unsigned SSP2IP :1;
[; ;pic18f46j50.h: 9726: };
[; ;pic18f46j50.h: 9727: struct {
[; ;pic18f46j50.h: 9728: unsigned :1;
[; ;pic18f46j50.h: 9729: unsigned RXBNIP :1;
[; ;pic18f46j50.h: 9730: };
[; ;pic18f46j50.h: 9731: struct {
[; ;pic18f46j50.h: 9732: unsigned :4;
[; ;pic18f46j50.h: 9733: unsigned TXBNIP :1;
[; ;pic18f46j50.h: 9734: };
[; ;pic18f46j50.h: 9735: } IPR3bits_t;
[; ;pic18f46j50.h: 9736: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f46j50.h: 9790: extern volatile unsigned char EECON1 @ 0xFA6;
"9792
[; ;pic18f46j50.h: 9792: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f46j50.h: 9795: typedef union {
[; ;pic18f46j50.h: 9796: struct {
[; ;pic18f46j50.h: 9797: unsigned :1;
[; ;pic18f46j50.h: 9798: unsigned WR :1;
[; ;pic18f46j50.h: 9799: unsigned WREN :1;
[; ;pic18f46j50.h: 9800: unsigned WRERR :1;
[; ;pic18f46j50.h: 9801: unsigned FREE :1;
[; ;pic18f46j50.h: 9802: unsigned WPROG :1;
[; ;pic18f46j50.h: 9803: };
[; ;pic18f46j50.h: 9804: } EECON1bits_t;
[; ;pic18f46j50.h: 9805: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f46j50.h: 9834: extern volatile unsigned char EECON2 @ 0xFA7;
"9836
[; ;pic18f46j50.h: 9836: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f46j50.h: 9839: typedef union {
[; ;pic18f46j50.h: 9840: struct {
[; ;pic18f46j50.h: 9841: unsigned EECON2 :8;
[; ;pic18f46j50.h: 9842: };
[; ;pic18f46j50.h: 9843: } EECON2bits_t;
[; ;pic18f46j50.h: 9844: extern volatile EECON2bits_t EECON2bits @ 0xFA7;
[; ;pic18f46j50.h: 9853: extern volatile unsigned char TXSTA2 @ 0xFA8;
"9855
[; ;pic18f46j50.h: 9855: asm("TXSTA2 equ 0FA8h");
[; <" TXSTA2 equ 0FA8h ;# ">
[; ;pic18f46j50.h: 9858: typedef union {
[; ;pic18f46j50.h: 9859: struct {
[; ;pic18f46j50.h: 9860: unsigned TX9D :1;
[; ;pic18f46j50.h: 9861: unsigned TRMT :1;
[; ;pic18f46j50.h: 9862: unsigned BRGH :1;
[; ;pic18f46j50.h: 9863: unsigned SENDB :1;
[; ;pic18f46j50.h: 9864: unsigned SYNC :1;
[; ;pic18f46j50.h: 9865: unsigned TXEN :1;
[; ;pic18f46j50.h: 9866: unsigned TX9 :1;
[; ;pic18f46j50.h: 9867: unsigned CSRC :1;
[; ;pic18f46j50.h: 9868: };
[; ;pic18f46j50.h: 9869: struct {
[; ;pic18f46j50.h: 9870: unsigned TX9D2 :1;
[; ;pic18f46j50.h: 9871: unsigned TRMT2 :1;
[; ;pic18f46j50.h: 9872: unsigned BRGH2 :1;
[; ;pic18f46j50.h: 9873: unsigned SENDB2 :1;
[; ;pic18f46j50.h: 9874: unsigned SYNC2 :1;
[; ;pic18f46j50.h: 9875: unsigned TXEN2 :1;
[; ;pic18f46j50.h: 9876: unsigned TX92 :1;
[; ;pic18f46j50.h: 9877: unsigned CSRC2 :1;
[; ;pic18f46j50.h: 9878: };
[; ;pic18f46j50.h: 9879: struct {
[; ;pic18f46j50.h: 9880: unsigned :6;
[; ;pic18f46j50.h: 9881: unsigned TX8_92 :1;
[; ;pic18f46j50.h: 9882: };
[; ;pic18f46j50.h: 9883: struct {
[; ;pic18f46j50.h: 9884: unsigned TXD82 :1;
[; ;pic18f46j50.h: 9885: };
[; ;pic18f46j50.h: 9886: } TXSTA2bits_t;
[; ;pic18f46j50.h: 9887: extern volatile TXSTA2bits_t TXSTA2bits @ 0xFA8;
[; ;pic18f46j50.h: 9981: extern volatile unsigned char TXREG2 @ 0xFA9;
"9983
[; ;pic18f46j50.h: 9983: asm("TXREG2 equ 0FA9h");
[; <" TXREG2 equ 0FA9h ;# ">
[; ;pic18f46j50.h: 9986: typedef union {
[; ;pic18f46j50.h: 9987: struct {
[; ;pic18f46j50.h: 9988: unsigned TXREG2 :8;
[; ;pic18f46j50.h: 9989: };
[; ;pic18f46j50.h: 9990: } TXREG2bits_t;
[; ;pic18f46j50.h: 9991: extern volatile TXREG2bits_t TXREG2bits @ 0xFA9;
[; ;pic18f46j50.h: 10000: extern volatile unsigned char RCREG2 @ 0xFAA;
"10002
[; ;pic18f46j50.h: 10002: asm("RCREG2 equ 0FAAh");
[; <" RCREG2 equ 0FAAh ;# ">
[; ;pic18f46j50.h: 10005: typedef union {
[; ;pic18f46j50.h: 10006: struct {
[; ;pic18f46j50.h: 10007: unsigned RCREG2 :8;
[; ;pic18f46j50.h: 10008: };
[; ;pic18f46j50.h: 10009: } RCREG2bits_t;
[; ;pic18f46j50.h: 10010: extern volatile RCREG2bits_t RCREG2bits @ 0xFAA;
[; ;pic18f46j50.h: 10019: extern volatile unsigned char SPBRG2 @ 0xFAB;
"10021
[; ;pic18f46j50.h: 10021: asm("SPBRG2 equ 0FABh");
[; <" SPBRG2 equ 0FABh ;# ">
[; ;pic18f46j50.h: 10024: typedef union {
[; ;pic18f46j50.h: 10025: struct {
[; ;pic18f46j50.h: 10026: unsigned SPBRG2 :8;
[; ;pic18f46j50.h: 10027: };
[; ;pic18f46j50.h: 10028: } SPBRG2bits_t;
[; ;pic18f46j50.h: 10029: extern volatile SPBRG2bits_t SPBRG2bits @ 0xFAB;
[; ;pic18f46j50.h: 10038: extern volatile unsigned char RCSTA1 @ 0xFAC;
"10040
[; ;pic18f46j50.h: 10040: asm("RCSTA1 equ 0FACh");
[; <" RCSTA1 equ 0FACh ;# ">
[; ;pic18f46j50.h: 10043: extern volatile unsigned char RCSTA @ 0xFAC;
"10045
[; ;pic18f46j50.h: 10045: asm("RCSTA equ 0FACh");
[; <" RCSTA equ 0FACh ;# ">
[; ;pic18f46j50.h: 10048: typedef union {
[; ;pic18f46j50.h: 10049: struct {
[; ;pic18f46j50.h: 10050: unsigned RX9D :1;
[; ;pic18f46j50.h: 10051: unsigned OERR :1;
[; ;pic18f46j50.h: 10052: unsigned FERR :1;
[; ;pic18f46j50.h: 10053: unsigned ADDEN :1;
[; ;pic18f46j50.h: 10054: unsigned CREN :1;
[; ;pic18f46j50.h: 10055: unsigned SREN :1;
[; ;pic18f46j50.h: 10056: unsigned RX9 :1;
[; ;pic18f46j50.h: 10057: unsigned SPEN :1;
[; ;pic18f46j50.h: 10058: };
[; ;pic18f46j50.h: 10059: struct {
[; ;pic18f46j50.h: 10060: unsigned RCD8 :1;
[; ;pic18f46j50.h: 10061: unsigned :2;
[; ;pic18f46j50.h: 10062: unsigned ADEN :1;
[; ;pic18f46j50.h: 10063: unsigned :2;
[; ;pic18f46j50.h: 10064: unsigned RC9 :1;
[; ;pic18f46j50.h: 10065: };
[; ;pic18f46j50.h: 10066: struct {
[; ;pic18f46j50.h: 10067: unsigned :6;
[; ;pic18f46j50.h: 10068: unsigned NOT_RC8 :1;
[; ;pic18f46j50.h: 10069: };
[; ;pic18f46j50.h: 10070: struct {
[; ;pic18f46j50.h: 10071: unsigned :6;
[; ;pic18f46j50.h: 10072: unsigned nRC8 :1;
[; ;pic18f46j50.h: 10073: };
[; ;pic18f46j50.h: 10074: struct {
[; ;pic18f46j50.h: 10075: unsigned :6;
[; ;pic18f46j50.h: 10076: unsigned RC8_9 :1;
[; ;pic18f46j50.h: 10077: };
[; ;pic18f46j50.h: 10078: struct {
[; ;pic18f46j50.h: 10079: unsigned RX9D1 :1;
[; ;pic18f46j50.h: 10080: unsigned OERR1 :1;
[; ;pic18f46j50.h: 10081: unsigned FERR1 :1;
[; ;pic18f46j50.h: 10082: unsigned ADDEN1 :1;
[; ;pic18f46j50.h: 10083: unsigned CREN1 :1;
[; ;pic18f46j50.h: 10084: unsigned SREN1 :1;
[; ;pic18f46j50.h: 10085: unsigned RX91 :1;
[; ;pic18f46j50.h: 10086: unsigned SPEN1 :1;
[; ;pic18f46j50.h: 10087: };
[; ;pic18f46j50.h: 10088: struct {
[; ;pic18f46j50.h: 10089: unsigned :5;
[; ;pic18f46j50.h: 10090: unsigned SRENA :1;
[; ;pic18f46j50.h: 10091: };
[; ;pic18f46j50.h: 10092: } RCSTA1bits_t;
[; ;pic18f46j50.h: 10093: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAC;
[; ;pic18f46j50.h: 10211: typedef union {
[; ;pic18f46j50.h: 10212: struct {
[; ;pic18f46j50.h: 10213: unsigned RX9D :1;
[; ;pic18f46j50.h: 10214: unsigned OERR :1;
[; ;pic18f46j50.h: 10215: unsigned FERR :1;
[; ;pic18f46j50.h: 10216: unsigned ADDEN :1;
[; ;pic18f46j50.h: 10217: unsigned CREN :1;
[; ;pic18f46j50.h: 10218: unsigned SREN :1;
[; ;pic18f46j50.h: 10219: unsigned RX9 :1;
[; ;pic18f46j50.h: 10220: unsigned SPEN :1;
[; ;pic18f46j50.h: 10221: };
[; ;pic18f46j50.h: 10222: struct {
[; ;pic18f46j50.h: 10223: unsigned RCD8 :1;
[; ;pic18f46j50.h: 10224: unsigned :2;
[; ;pic18f46j50.h: 10225: unsigned ADEN :1;
[; ;pic18f46j50.h: 10226: unsigned :2;
[; ;pic18f46j50.h: 10227: unsigned RC9 :1;
[; ;pic18f46j50.h: 10228: };
[; ;pic18f46j50.h: 10229: struct {
[; ;pic18f46j50.h: 10230: unsigned :6;
[; ;pic18f46j50.h: 10231: unsigned NOT_RC8 :1;
[; ;pic18f46j50.h: 10232: };
[; ;pic18f46j50.h: 10233: struct {
[; ;pic18f46j50.h: 10234: unsigned :6;
[; ;pic18f46j50.h: 10235: unsigned nRC8 :1;
[; ;pic18f46j50.h: 10236: };
[; ;pic18f46j50.h: 10237: struct {
[; ;pic18f46j50.h: 10238: unsigned :6;
[; ;pic18f46j50.h: 10239: unsigned RC8_9 :1;
[; ;pic18f46j50.h: 10240: };
[; ;pic18f46j50.h: 10241: struct {
[; ;pic18f46j50.h: 10242: unsigned RX9D1 :1;
[; ;pic18f46j50.h: 10243: unsigned OERR1 :1;
[; ;pic18f46j50.h: 10244: unsigned FERR1 :1;
[; ;pic18f46j50.h: 10245: unsigned ADDEN1 :1;
[; ;pic18f46j50.h: 10246: unsigned CREN1 :1;
[; ;pic18f46j50.h: 10247: unsigned SREN1 :1;
[; ;pic18f46j50.h: 10248: unsigned RX91 :1;
[; ;pic18f46j50.h: 10249: unsigned SPEN1 :1;
[; ;pic18f46j50.h: 10250: };
[; ;pic18f46j50.h: 10251: struct {
[; ;pic18f46j50.h: 10252: unsigned :5;
[; ;pic18f46j50.h: 10253: unsigned SRENA :1;
[; ;pic18f46j50.h: 10254: };
[; ;pic18f46j50.h: 10255: } RCSTAbits_t;
[; ;pic18f46j50.h: 10256: extern volatile RCSTAbits_t RCSTAbits @ 0xFAC;
[; ;pic18f46j50.h: 10375: extern volatile unsigned char TXSTA1 @ 0xFAD;
"10377
[; ;pic18f46j50.h: 10377: asm("TXSTA1 equ 0FADh");
[; <" TXSTA1 equ 0FADh ;# ">
[; ;pic18f46j50.h: 10380: extern volatile unsigned char TXSTA @ 0xFAD;
"10382
[; ;pic18f46j50.h: 10382: asm("TXSTA equ 0FADh");
[; <" TXSTA equ 0FADh ;# ">
[; ;pic18f46j50.h: 10385: typedef union {
[; ;pic18f46j50.h: 10386: struct {
[; ;pic18f46j50.h: 10387: unsigned TX9D :1;
[; ;pic18f46j50.h: 10388: unsigned TRMT :1;
[; ;pic18f46j50.h: 10389: unsigned BRGH :1;
[; ;pic18f46j50.h: 10390: unsigned SENDB :1;
[; ;pic18f46j50.h: 10391: unsigned SYNC :1;
[; ;pic18f46j50.h: 10392: unsigned TXEN :1;
[; ;pic18f46j50.h: 10393: unsigned TX9 :1;
[; ;pic18f46j50.h: 10394: unsigned CSRC :1;
[; ;pic18f46j50.h: 10395: };
[; ;pic18f46j50.h: 10396: struct {
[; ;pic18f46j50.h: 10397: unsigned TXD8 :1;
[; ;pic18f46j50.h: 10398: unsigned :5;
[; ;pic18f46j50.h: 10399: unsigned TX8_9 :1;
[; ;pic18f46j50.h: 10400: };
[; ;pic18f46j50.h: 10401: struct {
[; ;pic18f46j50.h: 10402: unsigned :6;
[; ;pic18f46j50.h: 10403: unsigned NOT_TX8 :1;
[; ;pic18f46j50.h: 10404: };
[; ;pic18f46j50.h: 10405: struct {
[; ;pic18f46j50.h: 10406: unsigned :6;
[; ;pic18f46j50.h: 10407: unsigned nTX8 :1;
[; ;pic18f46j50.h: 10408: };
[; ;pic18f46j50.h: 10409: struct {
[; ;pic18f46j50.h: 10410: unsigned TX9D1 :1;
[; ;pic18f46j50.h: 10411: unsigned TRMT1 :1;
[; ;pic18f46j50.h: 10412: unsigned BRGH1 :1;
[; ;pic18f46j50.h: 10413: unsigned SENDB1 :1;
[; ;pic18f46j50.h: 10414: unsigned SYNC1 :1;
[; ;pic18f46j50.h: 10415: unsigned TXEN1 :1;
[; ;pic18f46j50.h: 10416: unsigned TX91 :1;
[; ;pic18f46j50.h: 10417: unsigned CSRC1 :1;
[; ;pic18f46j50.h: 10418: };
[; ;pic18f46j50.h: 10419: } TXSTA1bits_t;
[; ;pic18f46j50.h: 10420: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAD;
[; ;pic18f46j50.h: 10523: typedef union {
[; ;pic18f46j50.h: 10524: struct {
[; ;pic18f46j50.h: 10525: unsigned TX9D :1;
[; ;pic18f46j50.h: 10526: unsigned TRMT :1;
[; ;pic18f46j50.h: 10527: unsigned BRGH :1;
[; ;pic18f46j50.h: 10528: unsigned SENDB :1;
[; ;pic18f46j50.h: 10529: unsigned SYNC :1;
[; ;pic18f46j50.h: 10530: unsigned TXEN :1;
[; ;pic18f46j50.h: 10531: unsigned TX9 :1;
[; ;pic18f46j50.h: 10532: unsigned CSRC :1;
[; ;pic18f46j50.h: 10533: };
[; ;pic18f46j50.h: 10534: struct {
[; ;pic18f46j50.h: 10535: unsigned TXD8 :1;
[; ;pic18f46j50.h: 10536: unsigned :5;
[; ;pic18f46j50.h: 10537: unsigned TX8_9 :1;
[; ;pic18f46j50.h: 10538: };
[; ;pic18f46j50.h: 10539: struct {
[; ;pic18f46j50.h: 10540: unsigned :6;
[; ;pic18f46j50.h: 10541: unsigned NOT_TX8 :1;
[; ;pic18f46j50.h: 10542: };
[; ;pic18f46j50.h: 10543: struct {
[; ;pic18f46j50.h: 10544: unsigned :6;
[; ;pic18f46j50.h: 10545: unsigned nTX8 :1;
[; ;pic18f46j50.h: 10546: };
[; ;pic18f46j50.h: 10547: struct {
[; ;pic18f46j50.h: 10548: unsigned TX9D1 :1;
[; ;pic18f46j50.h: 10549: unsigned TRMT1 :1;
[; ;pic18f46j50.h: 10550: unsigned BRGH1 :1;
[; ;pic18f46j50.h: 10551: unsigned SENDB1 :1;
[; ;pic18f46j50.h: 10552: unsigned SYNC1 :1;
[; ;pic18f46j50.h: 10553: unsigned TXEN1 :1;
[; ;pic18f46j50.h: 10554: unsigned TX91 :1;
[; ;pic18f46j50.h: 10555: unsigned CSRC1 :1;
[; ;pic18f46j50.h: 10556: };
[; ;pic18f46j50.h: 10557: } TXSTAbits_t;
[; ;pic18f46j50.h: 10558: extern volatile TXSTAbits_t TXSTAbits @ 0xFAD;
[; ;pic18f46j50.h: 10662: extern volatile unsigned char TXREG1 @ 0xFAE;
"10664
[; ;pic18f46j50.h: 10664: asm("TXREG1 equ 0FAEh");
[; <" TXREG1 equ 0FAEh ;# ">
[; ;pic18f46j50.h: 10667: extern volatile unsigned char TXREG @ 0xFAE;
"10669
[; ;pic18f46j50.h: 10669: asm("TXREG equ 0FAEh");
[; <" TXREG equ 0FAEh ;# ">
[; ;pic18f46j50.h: 10672: typedef union {
[; ;pic18f46j50.h: 10673: struct {
[; ;pic18f46j50.h: 10674: unsigned TXREG1 :8;
[; ;pic18f46j50.h: 10675: };
[; ;pic18f46j50.h: 10676: } TXREG1bits_t;
[; ;pic18f46j50.h: 10677: extern volatile TXREG1bits_t TXREG1bits @ 0xFAE;
[; ;pic18f46j50.h: 10685: typedef union {
[; ;pic18f46j50.h: 10686: struct {
[; ;pic18f46j50.h: 10687: unsigned TXREG1 :8;
[; ;pic18f46j50.h: 10688: };
[; ;pic18f46j50.h: 10689: } TXREGbits_t;
[; ;pic18f46j50.h: 10690: extern volatile TXREGbits_t TXREGbits @ 0xFAE;
[; ;pic18f46j50.h: 10699: extern volatile unsigned char RCREG1 @ 0xFAF;
"10701
[; ;pic18f46j50.h: 10701: asm("RCREG1 equ 0FAFh");
[; <" RCREG1 equ 0FAFh ;# ">
[; ;pic18f46j50.h: 10704: extern volatile unsigned char RCREG @ 0xFAF;
"10706
[; ;pic18f46j50.h: 10706: asm("RCREG equ 0FAFh");
[; <" RCREG equ 0FAFh ;# ">
[; ;pic18f46j50.h: 10709: typedef union {
[; ;pic18f46j50.h: 10710: struct {
[; ;pic18f46j50.h: 10711: unsigned RCREG1 :8;
[; ;pic18f46j50.h: 10712: };
[; ;pic18f46j50.h: 10713: } RCREG1bits_t;
[; ;pic18f46j50.h: 10714: extern volatile RCREG1bits_t RCREG1bits @ 0xFAF;
[; ;pic18f46j50.h: 10722: typedef union {
[; ;pic18f46j50.h: 10723: struct {
[; ;pic18f46j50.h: 10724: unsigned RCREG1 :8;
[; ;pic18f46j50.h: 10725: };
[; ;pic18f46j50.h: 10726: } RCREGbits_t;
[; ;pic18f46j50.h: 10727: extern volatile RCREGbits_t RCREGbits @ 0xFAF;
[; ;pic18f46j50.h: 10736: extern volatile unsigned char SPBRG1 @ 0xFB0;
"10738
[; ;pic18f46j50.h: 10738: asm("SPBRG1 equ 0FB0h");
[; <" SPBRG1 equ 0FB0h ;# ">
[; ;pic18f46j50.h: 10741: extern volatile unsigned char SPBRG @ 0xFB0;
"10743
[; ;pic18f46j50.h: 10743: asm("SPBRG equ 0FB0h");
[; <" SPBRG equ 0FB0h ;# ">
[; ;pic18f46j50.h: 10746: typedef union {
[; ;pic18f46j50.h: 10747: struct {
[; ;pic18f46j50.h: 10748: unsigned SPBRG1 :8;
[; ;pic18f46j50.h: 10749: };
[; ;pic18f46j50.h: 10750: } SPBRG1bits_t;
[; ;pic18f46j50.h: 10751: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFB0;
[; ;pic18f46j50.h: 10759: typedef union {
[; ;pic18f46j50.h: 10760: struct {
[; ;pic18f46j50.h: 10761: unsigned SPBRG1 :8;
[; ;pic18f46j50.h: 10762: };
[; ;pic18f46j50.h: 10763: } SPBRGbits_t;
[; ;pic18f46j50.h: 10764: extern volatile SPBRGbits_t SPBRGbits @ 0xFB0;
[; ;pic18f46j50.h: 10773: extern volatile unsigned char CTMUICON @ 0xFB1;
"10775
[; ;pic18f46j50.h: 10775: asm("CTMUICON equ 0FB1h");
[; <" CTMUICON equ 0FB1h ;# ">
[; ;pic18f46j50.h: 10778: typedef union {
[; ;pic18f46j50.h: 10779: struct {
[; ;pic18f46j50.h: 10780: unsigned IRNG :2;
[; ;pic18f46j50.h: 10781: unsigned ITRIM :6;
[; ;pic18f46j50.h: 10782: };
[; ;pic18f46j50.h: 10783: struct {
[; ;pic18f46j50.h: 10784: unsigned IRNG0 :1;
[; ;pic18f46j50.h: 10785: unsigned IRNG1 :1;
[; ;pic18f46j50.h: 10786: unsigned ITRIM0 :1;
[; ;pic18f46j50.h: 10787: unsigned ITRIM1 :1;
[; ;pic18f46j50.h: 10788: unsigned ITRIM2 :1;
[; ;pic18f46j50.h: 10789: unsigned ITRIM3 :1;
[; ;pic18f46j50.h: 10790: unsigned ITRIM4 :1;
[; ;pic18f46j50.h: 10791: unsigned ITRIM5 :1;
[; ;pic18f46j50.h: 10792: };
[; ;pic18f46j50.h: 10793: } CTMUICONbits_t;
[; ;pic18f46j50.h: 10794: extern volatile CTMUICONbits_t CTMUICONbits @ 0xFB1;
[; ;pic18f46j50.h: 10848: extern volatile unsigned char CTMUCONL @ 0xFB2;
"10850
[; ;pic18f46j50.h: 10850: asm("CTMUCONL equ 0FB2h");
[; <" CTMUCONL equ 0FB2h ;# ">
[; ;pic18f46j50.h: 10853: typedef union {
[; ;pic18f46j50.h: 10854: struct {
[; ;pic18f46j50.h: 10855: unsigned EDG1STAT :1;
[; ;pic18f46j50.h: 10856: unsigned EDG2STAT :1;
[; ;pic18f46j50.h: 10857: unsigned EDG1SEL :2;
[; ;pic18f46j50.h: 10858: unsigned EDG1POL :1;
[; ;pic18f46j50.h: 10859: unsigned EDG2SEL :2;
[; ;pic18f46j50.h: 10860: unsigned EDG2POL :1;
[; ;pic18f46j50.h: 10861: };
[; ;pic18f46j50.h: 10862: struct {
[; ;pic18f46j50.h: 10863: unsigned :2;
[; ;pic18f46j50.h: 10864: unsigned EDG1SEL0 :1;
[; ;pic18f46j50.h: 10865: unsigned EDG1SEL1 :1;
[; ;pic18f46j50.h: 10866: unsigned :1;
[; ;pic18f46j50.h: 10867: unsigned EDG2SEL0 :1;
[; ;pic18f46j50.h: 10868: unsigned EDG2SEL1 :1;
[; ;pic18f46j50.h: 10869: };
[; ;pic18f46j50.h: 10870: } CTMUCONLbits_t;
[; ;pic18f46j50.h: 10871: extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xFB2;
[; ;pic18f46j50.h: 10925: extern volatile unsigned char CTMUCONH @ 0xFB3;
"10927
[; ;pic18f46j50.h: 10927: asm("CTMUCONH equ 0FB3h");
[; <" CTMUCONH equ 0FB3h ;# ">
[; ;pic18f46j50.h: 10930: typedef union {
[; ;pic18f46j50.h: 10931: struct {
[; ;pic18f46j50.h: 10932: unsigned CTTRIG :1;
[; ;pic18f46j50.h: 10933: unsigned IDISSEN :1;
[; ;pic18f46j50.h: 10934: unsigned EDGSEQEN :1;
[; ;pic18f46j50.h: 10935: unsigned EDGEN :1;
[; ;pic18f46j50.h: 10936: unsigned TGEN :1;
[; ;pic18f46j50.h: 10937: unsigned CTMUSIDL :1;
[; ;pic18f46j50.h: 10938: unsigned :1;
[; ;pic18f46j50.h: 10939: unsigned CTMUEN :1;
[; ;pic18f46j50.h: 10940: };
[; ;pic18f46j50.h: 10941: } CTMUCONHbits_t;
[; ;pic18f46j50.h: 10942: extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xFB3;
[; ;pic18f46j50.h: 10981: extern volatile unsigned char CCP2CON @ 0xFB4;
"10983
[; ;pic18f46j50.h: 10983: asm("CCP2CON equ 0FB4h");
[; <" CCP2CON equ 0FB4h ;# ">
[; ;pic18f46j50.h: 10986: extern volatile unsigned char ECCP2CON @ 0xFB4;
"10988
[; ;pic18f46j50.h: 10988: asm("ECCP2CON equ 0FB4h");
[; <" ECCP2CON equ 0FB4h ;# ">
[; ;pic18f46j50.h: 10991: typedef union {
[; ;pic18f46j50.h: 10992: struct {
[; ;pic18f46j50.h: 10993: unsigned CCP2M :4;
[; ;pic18f46j50.h: 10994: unsigned DC2B :2;
[; ;pic18f46j50.h: 10995: unsigned P2M :2;
[; ;pic18f46j50.h: 10996: };
[; ;pic18f46j50.h: 10997: struct {
[; ;pic18f46j50.h: 10998: unsigned CCP2M0 :1;
[; ;pic18f46j50.h: 10999: unsigned CCP2M1 :1;
[; ;pic18f46j50.h: 11000: unsigned CCP2M2 :1;
[; ;pic18f46j50.h: 11001: unsigned CCP2M3 :1;
[; ;pic18f46j50.h: 11002: unsigned DC2B0 :1;
[; ;pic18f46j50.h: 11003: unsigned DC2B1 :1;
[; ;pic18f46j50.h: 11004: unsigned P2M0 :1;
[; ;pic18f46j50.h: 11005: unsigned P2M1 :1;
[; ;pic18f46j50.h: 11006: };
[; ;pic18f46j50.h: 11007: struct {
[; ;pic18f46j50.h: 11008: unsigned :4;
[; ;pic18f46j50.h: 11009: unsigned CCP2Y :1;
[; ;pic18f46j50.h: 11010: unsigned CCP2X :1;
[; ;pic18f46j50.h: 11011: };
[; ;pic18f46j50.h: 11012: } CCP2CONbits_t;
[; ;pic18f46j50.h: 11013: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFB4;
[; ;pic18f46j50.h: 11081: typedef union {
[; ;pic18f46j50.h: 11082: struct {
[; ;pic18f46j50.h: 11083: unsigned CCP2M :4;
[; ;pic18f46j50.h: 11084: unsigned DC2B :2;
[; ;pic18f46j50.h: 11085: unsigned P2M :2;
[; ;pic18f46j50.h: 11086: };
[; ;pic18f46j50.h: 11087: struct {
[; ;pic18f46j50.h: 11088: unsigned CCP2M0 :1;
[; ;pic18f46j50.h: 11089: unsigned CCP2M1 :1;
[; ;pic18f46j50.h: 11090: unsigned CCP2M2 :1;
[; ;pic18f46j50.h: 11091: unsigned CCP2M3 :1;
[; ;pic18f46j50.h: 11092: unsigned DC2B0 :1;
[; ;pic18f46j50.h: 11093: unsigned DC2B1 :1;
[; ;pic18f46j50.h: 11094: unsigned P2M0 :1;
[; ;pic18f46j50.h: 11095: unsigned P2M1 :1;
[; ;pic18f46j50.h: 11096: };
[; ;pic18f46j50.h: 11097: struct {
[; ;pic18f46j50.h: 11098: unsigned :4;
[; ;pic18f46j50.h: 11099: unsigned CCP2Y :1;
[; ;pic18f46j50.h: 11100: unsigned CCP2X :1;
[; ;pic18f46j50.h: 11101: };
[; ;pic18f46j50.h: 11102: } ECCP2CONbits_t;
[; ;pic18f46j50.h: 11103: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0xFB4;
[; ;pic18f46j50.h: 11172: extern volatile unsigned short CCPR2 @ 0xFB5;
"11174
[; ;pic18f46j50.h: 11174: asm("CCPR2 equ 0FB5h");
[; <" CCPR2 equ 0FB5h ;# ">
[; ;pic18f46j50.h: 11178: extern volatile unsigned char CCPR2L @ 0xFB5;
"11180
[; ;pic18f46j50.h: 11180: asm("CCPR2L equ 0FB5h");
[; <" CCPR2L equ 0FB5h ;# ">
[; ;pic18f46j50.h: 11183: typedef union {
[; ;pic18f46j50.h: 11184: struct {
[; ;pic18f46j50.h: 11185: unsigned CCPR2L :8;
[; ;pic18f46j50.h: 11186: };
[; ;pic18f46j50.h: 11187: } CCPR2Lbits_t;
[; ;pic18f46j50.h: 11188: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xFB5;
[; ;pic18f46j50.h: 11197: extern volatile unsigned char CCPR2H @ 0xFB6;
"11199
[; ;pic18f46j50.h: 11199: asm("CCPR2H equ 0FB6h");
[; <" CCPR2H equ 0FB6h ;# ">
[; ;pic18f46j50.h: 11202: typedef union {
[; ;pic18f46j50.h: 11203: struct {
[; ;pic18f46j50.h: 11204: unsigned CCPR2H :8;
[; ;pic18f46j50.h: 11205: };
[; ;pic18f46j50.h: 11206: } CCPR2Hbits_t;
[; ;pic18f46j50.h: 11207: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xFB6;
[; ;pic18f46j50.h: 11216: extern volatile unsigned char ECCP2DEL @ 0xFB7;
"11218
[; ;pic18f46j50.h: 11218: asm("ECCP2DEL equ 0FB7h");
[; <" ECCP2DEL equ 0FB7h ;# ">
[; ;pic18f46j50.h: 11221: extern volatile unsigned char PWM2CON @ 0xFB7;
"11223
[; ;pic18f46j50.h: 11223: asm("PWM2CON equ 0FB7h");
[; <" PWM2CON equ 0FB7h ;# ">
[; ;pic18f46j50.h: 11226: typedef union {
[; ;pic18f46j50.h: 11227: struct {
[; ;pic18f46j50.h: 11228: unsigned P2DC :7;
[; ;pic18f46j50.h: 11229: unsigned P2RSEN :1;
[; ;pic18f46j50.h: 11230: };
[; ;pic18f46j50.h: 11231: struct {
[; ;pic18f46j50.h: 11232: unsigned P2DC0 :1;
[; ;pic18f46j50.h: 11233: unsigned P2DC1 :1;
[; ;pic18f46j50.h: 11234: unsigned P2DC2 :1;
[; ;pic18f46j50.h: 11235: unsigned P2DC3 :1;
[; ;pic18f46j50.h: 11236: unsigned P2DC4 :1;
[; ;pic18f46j50.h: 11237: unsigned P2DC5 :1;
[; ;pic18f46j50.h: 11238: unsigned P2DC6 :1;
[; ;pic18f46j50.h: 11239: };
[; ;pic18f46j50.h: 11240: } ECCP2DELbits_t;
[; ;pic18f46j50.h: 11241: extern volatile ECCP2DELbits_t ECCP2DELbits @ 0xFB7;
[; ;pic18f46j50.h: 11289: typedef union {
[; ;pic18f46j50.h: 11290: struct {
[; ;pic18f46j50.h: 11291: unsigned P2DC :7;
[; ;pic18f46j50.h: 11292: unsigned P2RSEN :1;
[; ;pic18f46j50.h: 11293: };
[; ;pic18f46j50.h: 11294: struct {
[; ;pic18f46j50.h: 11295: unsigned P2DC0 :1;
[; ;pic18f46j50.h: 11296: unsigned P2DC1 :1;
[; ;pic18f46j50.h: 11297: unsigned P2DC2 :1;
[; ;pic18f46j50.h: 11298: unsigned P2DC3 :1;
[; ;pic18f46j50.h: 11299: unsigned P2DC4 :1;
[; ;pic18f46j50.h: 11300: unsigned P2DC5 :1;
[; ;pic18f46j50.h: 11301: unsigned P2DC6 :1;
[; ;pic18f46j50.h: 11302: };
[; ;pic18f46j50.h: 11303: } PWM2CONbits_t;
[; ;pic18f46j50.h: 11304: extern volatile PWM2CONbits_t PWM2CONbits @ 0xFB7;
[; ;pic18f46j50.h: 11353: extern volatile unsigned char ECCP2AS @ 0xFB8;
"11355
[; ;pic18f46j50.h: 11355: asm("ECCP2AS equ 0FB8h");
[; <" ECCP2AS equ 0FB8h ;# ">
[; ;pic18f46j50.h: 11358: typedef union {
[; ;pic18f46j50.h: 11359: struct {
[; ;pic18f46j50.h: 11360: unsigned PSS2BD :2;
[; ;pic18f46j50.h: 11361: unsigned PSS2AC :2;
[; ;pic18f46j50.h: 11362: unsigned ECCP2AS :3;
[; ;pic18f46j50.h: 11363: unsigned ECCP2ASE :1;
[; ;pic18f46j50.h: 11364: };
[; ;pic18f46j50.h: 11365: struct {
[; ;pic18f46j50.h: 11366: unsigned PSS2BD0 :1;
[; ;pic18f46j50.h: 11367: unsigned PSS2BD1 :1;
[; ;pic18f46j50.h: 11368: unsigned PSS2AC0 :1;
[; ;pic18f46j50.h: 11369: unsigned PSS2AC1 :1;
[; ;pic18f46j50.h: 11370: unsigned ECCP2AS0 :1;
[; ;pic18f46j50.h: 11371: unsigned ECCP2AS1 :1;
[; ;pic18f46j50.h: 11372: unsigned ECCP2AS2 :1;
[; ;pic18f46j50.h: 11373: };
[; ;pic18f46j50.h: 11374: } ECCP2ASbits_t;
[; ;pic18f46j50.h: 11375: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xFB8;
[; ;pic18f46j50.h: 11434: extern volatile unsigned char PSTR2CON @ 0xFB9;
"11436
[; ;pic18f46j50.h: 11436: asm("PSTR2CON equ 0FB9h");
[; <" PSTR2CON equ 0FB9h ;# ">
[; ;pic18f46j50.h: 11439: typedef union {
[; ;pic18f46j50.h: 11440: struct {
[; ;pic18f46j50.h: 11441: unsigned STRA :1;
[; ;pic18f46j50.h: 11442: unsigned STRB :1;
[; ;pic18f46j50.h: 11443: unsigned STRC :1;
[; ;pic18f46j50.h: 11444: unsigned STRD :1;
[; ;pic18f46j50.h: 11445: unsigned STRSYNC :1;
[; ;pic18f46j50.h: 11446: unsigned :1;
[; ;pic18f46j50.h: 11447: unsigned CMPL0 :1;
[; ;pic18f46j50.h: 11448: unsigned CMPL1 :1;
[; ;pic18f46j50.h: 11449: };
[; ;pic18f46j50.h: 11450: struct {
[; ;pic18f46j50.h: 11451: unsigned P2DC0 :1;
[; ;pic18f46j50.h: 11452: unsigned P2DC1 :1;
[; ;pic18f46j50.h: 11453: unsigned P2DC2 :1;
[; ;pic18f46j50.h: 11454: unsigned P2DC3 :1;
[; ;pic18f46j50.h: 11455: unsigned P2DC4 :1;
[; ;pic18f46j50.h: 11456: unsigned P2DC5 :1;
[; ;pic18f46j50.h: 11457: unsigned P2DC6 :1;
[; ;pic18f46j50.h: 11458: };
[; ;pic18f46j50.h: 11459: struct {
[; ;pic18f46j50.h: 11460: unsigned :6;
[; ;pic18f46j50.h: 11461: unsigned CMPL02 :1;
[; ;pic18f46j50.h: 11462: };
[; ;pic18f46j50.h: 11463: struct {
[; ;pic18f46j50.h: 11464: unsigned :7;
[; ;pic18f46j50.h: 11465: unsigned CMPL12 :1;
[; ;pic18f46j50.h: 11466: };
[; ;pic18f46j50.h: 11467: struct {
[; ;pic18f46j50.h: 11468: unsigned P2DC02 :1;
[; ;pic18f46j50.h: 11469: };
[; ;pic18f46j50.h: 11470: struct {
[; ;pic18f46j50.h: 11471: unsigned P2DC0CON :1;
[; ;pic18f46j50.h: 11472: };
[; ;pic18f46j50.h: 11473: struct {
[; ;pic18f46j50.h: 11474: unsigned :1;
[; ;pic18f46j50.h: 11475: unsigned P2DC12 :1;
[; ;pic18f46j50.h: 11476: };
[; ;pic18f46j50.h: 11477: struct {
[; ;pic18f46j50.h: 11478: unsigned :1;
[; ;pic18f46j50.h: 11479: unsigned P2DC1CON :1;
[; ;pic18f46j50.h: 11480: };
[; ;pic18f46j50.h: 11481: struct {
[; ;pic18f46j50.h: 11482: unsigned :2;
[; ;pic18f46j50.h: 11483: unsigned P2DC22 :1;
[; ;pic18f46j50.h: 11484: };
[; ;pic18f46j50.h: 11485: struct {
[; ;pic18f46j50.h: 11486: unsigned :2;
[; ;pic18f46j50.h: 11487: unsigned P2DC2CON :1;
[; ;pic18f46j50.h: 11488: };
[; ;pic18f46j50.h: 11489: struct {
[; ;pic18f46j50.h: 11490: unsigned :3;
[; ;pic18f46j50.h: 11491: unsigned P2DC32 :1;
[; ;pic18f46j50.h: 11492: };
[; ;pic18f46j50.h: 11493: struct {
[; ;pic18f46j50.h: 11494: unsigned :3;
[; ;pic18f46j50.h: 11495: unsigned P2DC3CON :1;
[; ;pic18f46j50.h: 11496: };
[; ;pic18f46j50.h: 11497: struct {
[; ;pic18f46j50.h: 11498: unsigned :4;
[; ;pic18f46j50.h: 11499: unsigned P2DC42 :1;
[; ;pic18f46j50.h: 11500: };
[; ;pic18f46j50.h: 11501: struct {
[; ;pic18f46j50.h: 11502: unsigned :4;
[; ;pic18f46j50.h: 11503: unsigned P2DC4CON :1;
[; ;pic18f46j50.h: 11504: };
[; ;pic18f46j50.h: 11505: struct {
[; ;pic18f46j50.h: 11506: unsigned :5;
[; ;pic18f46j50.h: 11507: unsigned P2DC52 :1;
[; ;pic18f46j50.h: 11508: };
[; ;pic18f46j50.h: 11509: struct {
[; ;pic18f46j50.h: 11510: unsigned :5;
[; ;pic18f46j50.h: 11511: unsigned P2DC5CON :1;
[; ;pic18f46j50.h: 11512: };
[; ;pic18f46j50.h: 11513: struct {
[; ;pic18f46j50.h: 11514: unsigned :6;
[; ;pic18f46j50.h: 11515: unsigned P2DC62 :1;
[; ;pic18f46j50.h: 11516: };
[; ;pic18f46j50.h: 11517: struct {
[; ;pic18f46j50.h: 11518: unsigned :6;
[; ;pic18f46j50.h: 11519: unsigned P2DC6CON :1;
[; ;pic18f46j50.h: 11520: };
[; ;pic18f46j50.h: 11521: struct {
[; ;pic18f46j50.h: 11522: unsigned STRA2 :1;
[; ;pic18f46j50.h: 11523: };
[; ;pic18f46j50.h: 11524: struct {
[; ;pic18f46j50.h: 11525: unsigned :1;
[; ;pic18f46j50.h: 11526: unsigned STRB2 :1;
[; ;pic18f46j50.h: 11527: };
[; ;pic18f46j50.h: 11528: struct {
[; ;pic18f46j50.h: 11529: unsigned :2;
[; ;pic18f46j50.h: 11530: unsigned STRC2 :1;
[; ;pic18f46j50.h: 11531: };
[; ;pic18f46j50.h: 11532: struct {
[; ;pic18f46j50.h: 11533: unsigned :3;
[; ;pic18f46j50.h: 11534: unsigned STRD2 :1;
[; ;pic18f46j50.h: 11535: };
[; ;pic18f46j50.h: 11536: struct {
[; ;pic18f46j50.h: 11537: unsigned :4;
[; ;pic18f46j50.h: 11538: unsigned STRSYNC2 :1;
[; ;pic18f46j50.h: 11539: };
[; ;pic18f46j50.h: 11540: } PSTR2CONbits_t;
[; ;pic18f46j50.h: 11541: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0xFB9;
[; ;pic18f46j50.h: 11720: extern volatile unsigned char CCP1CON @ 0xFBA;
"11722
[; ;pic18f46j50.h: 11722: asm("CCP1CON equ 0FBAh");
[; <" CCP1CON equ 0FBAh ;# ">
[; ;pic18f46j50.h: 11725: extern volatile unsigned char ECCP1CON @ 0xFBA;
"11727
[; ;pic18f46j50.h: 11727: asm("ECCP1CON equ 0FBAh");
[; <" ECCP1CON equ 0FBAh ;# ">
[; ;pic18f46j50.h: 11730: typedef union {
[; ;pic18f46j50.h: 11731: struct {
[; ;pic18f46j50.h: 11732: unsigned CCP1M :4;
[; ;pic18f46j50.h: 11733: unsigned DC1B :2;
[; ;pic18f46j50.h: 11734: unsigned P1M :2;
[; ;pic18f46j50.h: 11735: };
[; ;pic18f46j50.h: 11736: struct {
[; ;pic18f46j50.h: 11737: unsigned CCP1M0 :1;
[; ;pic18f46j50.h: 11738: unsigned CCP1M1 :1;
[; ;pic18f46j50.h: 11739: unsigned CCP1M2 :1;
[; ;pic18f46j50.h: 11740: unsigned CCP1M3 :1;
[; ;pic18f46j50.h: 11741: unsigned DC1B0 :1;
[; ;pic18f46j50.h: 11742: unsigned DC1B1 :1;
[; ;pic18f46j50.h: 11743: unsigned P1M0 :1;
[; ;pic18f46j50.h: 11744: unsigned P1M1 :1;
[; ;pic18f46j50.h: 11745: };
[; ;pic18f46j50.h: 11746: struct {
[; ;pic18f46j50.h: 11747: unsigned :4;
[; ;pic18f46j50.h: 11748: unsigned CCP1Y :1;
[; ;pic18f46j50.h: 11749: unsigned CCP1X :1;
[; ;pic18f46j50.h: 11750: };
[; ;pic18f46j50.h: 11751: } CCP1CONbits_t;
[; ;pic18f46j50.h: 11752: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBA;
[; ;pic18f46j50.h: 11820: typedef union {
[; ;pic18f46j50.h: 11821: struct {
[; ;pic18f46j50.h: 11822: unsigned CCP1M :4;
[; ;pic18f46j50.h: 11823: unsigned DC1B :2;
[; ;pic18f46j50.h: 11824: unsigned P1M :2;
[; ;pic18f46j50.h: 11825: };
[; ;pic18f46j50.h: 11826: struct {
[; ;pic18f46j50.h: 11827: unsigned CCP1M0 :1;
[; ;pic18f46j50.h: 11828: unsigned CCP1M1 :1;
[; ;pic18f46j50.h: 11829: unsigned CCP1M2 :1;
[; ;pic18f46j50.h: 11830: unsigned CCP1M3 :1;
[; ;pic18f46j50.h: 11831: unsigned DC1B0 :1;
[; ;pic18f46j50.h: 11832: unsigned DC1B1 :1;
[; ;pic18f46j50.h: 11833: unsigned P1M0 :1;
[; ;pic18f46j50.h: 11834: unsigned P1M1 :1;
[; ;pic18f46j50.h: 11835: };
[; ;pic18f46j50.h: 11836: struct {
[; ;pic18f46j50.h: 11837: unsigned :4;
[; ;pic18f46j50.h: 11838: unsigned CCP1Y :1;
[; ;pic18f46j50.h: 11839: unsigned CCP1X :1;
[; ;pic18f46j50.h: 11840: };
[; ;pic18f46j50.h: 11841: } ECCP1CONbits_t;
[; ;pic18f46j50.h: 11842: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBA;
[; ;pic18f46j50.h: 11911: extern volatile unsigned short CCPR1 @ 0xFBB;
"11913
[; ;pic18f46j50.h: 11913: asm("CCPR1 equ 0FBBh");
[; <" CCPR1 equ 0FBBh ;# ">
[; ;pic18f46j50.h: 11917: extern volatile unsigned char CCPR1L @ 0xFBB;
"11919
[; ;pic18f46j50.h: 11919: asm("CCPR1L equ 0FBBh");
[; <" CCPR1L equ 0FBBh ;# ">
[; ;pic18f46j50.h: 11922: typedef union {
[; ;pic18f46j50.h: 11923: struct {
[; ;pic18f46j50.h: 11924: unsigned CCPR1L :8;
[; ;pic18f46j50.h: 11925: };
[; ;pic18f46j50.h: 11926: } CCPR1Lbits_t;
[; ;pic18f46j50.h: 11927: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBB;
[; ;pic18f46j50.h: 11936: extern volatile unsigned char CCPR1H @ 0xFBC;
"11938
[; ;pic18f46j50.h: 11938: asm("CCPR1H equ 0FBCh");
[; <" CCPR1H equ 0FBCh ;# ">
[; ;pic18f46j50.h: 11941: typedef union {
[; ;pic18f46j50.h: 11942: struct {
[; ;pic18f46j50.h: 11943: unsigned CCPR1H :8;
[; ;pic18f46j50.h: 11944: };
[; ;pic18f46j50.h: 11945: } CCPR1Hbits_t;
[; ;pic18f46j50.h: 11946: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBC;
[; ;pic18f46j50.h: 11955: extern volatile unsigned char ECCP1DEL @ 0xFBD;
"11957
[; ;pic18f46j50.h: 11957: asm("ECCP1DEL equ 0FBDh");
[; <" ECCP1DEL equ 0FBDh ;# ">
[; ;pic18f46j50.h: 11960: extern volatile unsigned char PWM1CON @ 0xFBD;
"11962
[; ;pic18f46j50.h: 11962: asm("PWM1CON equ 0FBDh");
[; <" PWM1CON equ 0FBDh ;# ">
[; ;pic18f46j50.h: 11965: typedef union {
[; ;pic18f46j50.h: 11966: struct {
[; ;pic18f46j50.h: 11967: unsigned P1DC :7;
[; ;pic18f46j50.h: 11968: unsigned P1RSEN :1;
[; ;pic18f46j50.h: 11969: };
[; ;pic18f46j50.h: 11970: struct {
[; ;pic18f46j50.h: 11971: unsigned P1DC0 :1;
[; ;pic18f46j50.h: 11972: unsigned P1DC1 :1;
[; ;pic18f46j50.h: 11973: unsigned P1DC2 :1;
[; ;pic18f46j50.h: 11974: unsigned P1DC3 :1;
[; ;pic18f46j50.h: 11975: unsigned P1DC4 :1;
[; ;pic18f46j50.h: 11976: unsigned P1DC5 :1;
[; ;pic18f46j50.h: 11977: unsigned P1DC6 :1;
[; ;pic18f46j50.h: 11978: };
[; ;pic18f46j50.h: 11979: } ECCP1DELbits_t;
[; ;pic18f46j50.h: 11980: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFBD;
[; ;pic18f46j50.h: 12028: typedef union {
[; ;pic18f46j50.h: 12029: struct {
[; ;pic18f46j50.h: 12030: unsigned P1DC :7;
[; ;pic18f46j50.h: 12031: unsigned P1RSEN :1;
[; ;pic18f46j50.h: 12032: };
[; ;pic18f46j50.h: 12033: struct {
[; ;pic18f46j50.h: 12034: unsigned P1DC0 :1;
[; ;pic18f46j50.h: 12035: unsigned P1DC1 :1;
[; ;pic18f46j50.h: 12036: unsigned P1DC2 :1;
[; ;pic18f46j50.h: 12037: unsigned P1DC3 :1;
[; ;pic18f46j50.h: 12038: unsigned P1DC4 :1;
[; ;pic18f46j50.h: 12039: unsigned P1DC5 :1;
[; ;pic18f46j50.h: 12040: unsigned P1DC6 :1;
[; ;pic18f46j50.h: 12041: };
[; ;pic18f46j50.h: 12042: } PWM1CONbits_t;
[; ;pic18f46j50.h: 12043: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFBD;
[; ;pic18f46j50.h: 12092: extern volatile unsigned char ECCP1AS @ 0xFBE;
"12094
[; ;pic18f46j50.h: 12094: asm("ECCP1AS equ 0FBEh");
[; <" ECCP1AS equ 0FBEh ;# ">
[; ;pic18f46j50.h: 12097: typedef union {
[; ;pic18f46j50.h: 12098: struct {
[; ;pic18f46j50.h: 12099: unsigned PSS1BD :2;
[; ;pic18f46j50.h: 12100: unsigned PSS1AC :2;
[; ;pic18f46j50.h: 12101: unsigned ECCP1AS :3;
[; ;pic18f46j50.h: 12102: unsigned ECCP1ASE :1;
[; ;pic18f46j50.h: 12103: };
[; ;pic18f46j50.h: 12104: struct {
[; ;pic18f46j50.h: 12105: unsigned PSS1BD0 :1;
[; ;pic18f46j50.h: 12106: unsigned PSS1BD1 :1;
[; ;pic18f46j50.h: 12107: unsigned PSS1AC0 :1;
[; ;pic18f46j50.h: 12108: unsigned PSS1AC1 :1;
[; ;pic18f46j50.h: 12109: unsigned ECCP1AS0 :1;
[; ;pic18f46j50.h: 12110: unsigned ECCP1AS1 :1;
[; ;pic18f46j50.h: 12111: unsigned ECCP1AS2 :1;
[; ;pic18f46j50.h: 12112: };
[; ;pic18f46j50.h: 12113: } ECCP1ASbits_t;
[; ;pic18f46j50.h: 12114: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFBE;
[; ;pic18f46j50.h: 12173: extern volatile unsigned char PSTR1CON @ 0xFBF;
"12175
[; ;pic18f46j50.h: 12175: asm("PSTR1CON equ 0FBFh");
[; <" PSTR1CON equ 0FBFh ;# ">
[; ;pic18f46j50.h: 12178: typedef union {
[; ;pic18f46j50.h: 12179: struct {
[; ;pic18f46j50.h: 12180: unsigned STRA :1;
[; ;pic18f46j50.h: 12181: unsigned STRB :1;
[; ;pic18f46j50.h: 12182: unsigned STRC :1;
[; ;pic18f46j50.h: 12183: unsigned STRD :1;
[; ;pic18f46j50.h: 12184: unsigned STRSYNC :1;
[; ;pic18f46j50.h: 12185: unsigned :1;
[; ;pic18f46j50.h: 12186: unsigned CMPL0 :1;
[; ;pic18f46j50.h: 12187: unsigned CMPL1 :1;
[; ;pic18f46j50.h: 12188: };
[; ;pic18f46j50.h: 12189: } PSTR1CONbits_t;
[; ;pic18f46j50.h: 12190: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xFBF;
[; ;pic18f46j50.h: 12229: extern volatile unsigned char WDTCON @ 0xFC0;
"12231
[; ;pic18f46j50.h: 12231: asm("WDTCON equ 0FC0h");
[; <" WDTCON equ 0FC0h ;# ">
[; ;pic18f46j50.h: 12234: typedef union {
[; ;pic18f46j50.h: 12235: struct {
[; ;pic18f46j50.h: 12236: unsigned SWDTEN :1;
[; ;pic18f46j50.h: 12237: unsigned ULPSINK :1;
[; ;pic18f46j50.h: 12238: unsigned ULPEN :1;
[; ;pic18f46j50.h: 12239: unsigned DS :1;
[; ;pic18f46j50.h: 12240: unsigned :1;
[; ;pic18f46j50.h: 12241: unsigned ULPLVL :1;
[; ;pic18f46j50.h: 12242: unsigned LVDSTAT :1;
[; ;pic18f46j50.h: 12243: unsigned REGSLP :1;
[; ;pic18f46j50.h: 12244: };
[; ;pic18f46j50.h: 12245: struct {
[; ;pic18f46j50.h: 12246: unsigned SWDTE :1;
[; ;pic18f46j50.h: 12247: };
[; ;pic18f46j50.h: 12248: } WDTCONbits_t;
[; ;pic18f46j50.h: 12249: extern volatile WDTCONbits_t WDTCONbits @ 0xFC0;
[; ;pic18f46j50.h: 12293: extern volatile unsigned char ADCON1 @ 0xFC1;
"12295
[; ;pic18f46j50.h: 12295: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f46j50.h: 12298: typedef union {
[; ;pic18f46j50.h: 12299: struct {
[; ;pic18f46j50.h: 12300: unsigned ADCS :3;
[; ;pic18f46j50.h: 12301: unsigned ACQT :3;
[; ;pic18f46j50.h: 12302: unsigned ADCAL :1;
[; ;pic18f46j50.h: 12303: unsigned ADFM :1;
[; ;pic18f46j50.h: 12304: };
[; ;pic18f46j50.h: 12305: struct {
[; ;pic18f46j50.h: 12306: unsigned ADCS0 :1;
[; ;pic18f46j50.h: 12307: unsigned ADCS1 :1;
[; ;pic18f46j50.h: 12308: unsigned ADCS2 :1;
[; ;pic18f46j50.h: 12309: unsigned ACQT0 :1;
[; ;pic18f46j50.h: 12310: unsigned ACQT1 :1;
[; ;pic18f46j50.h: 12311: unsigned ACQT2 :1;
[; ;pic18f46j50.h: 12312: };
[; ;pic18f46j50.h: 12313: struct {
[; ;pic18f46j50.h: 12314: unsigned :3;
[; ;pic18f46j50.h: 12315: unsigned CHSN3 :1;
[; ;pic18f46j50.h: 12316: };
[; ;pic18f46j50.h: 12317: struct {
[; ;pic18f46j50.h: 12318: unsigned :4;
[; ;pic18f46j50.h: 12319: unsigned VCFG01 :1;
[; ;pic18f46j50.h: 12320: };
[; ;pic18f46j50.h: 12321: struct {
[; ;pic18f46j50.h: 12322: unsigned :5;
[; ;pic18f46j50.h: 12323: unsigned VCFG11 :1;
[; ;pic18f46j50.h: 12324: };
[; ;pic18f46j50.h: 12325: } ADCON1bits_t;
[; ;pic18f46j50.h: 12326: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f46j50.h: 12395: extern volatile unsigned char ADCON0 @ 0xFC2;
"12397
[; ;pic18f46j50.h: 12397: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f46j50.h: 12400: typedef union {
[; ;pic18f46j50.h: 12401: struct {
[; ;pic18f46j50.h: 12402: unsigned :1;
[; ;pic18f46j50.h: 12403: unsigned GO_NOT_DONE :1;
[; ;pic18f46j50.h: 12404: };
[; ;pic18f46j50.h: 12405: struct {
[; ;pic18f46j50.h: 12406: unsigned ADON :1;
[; ;pic18f46j50.h: 12407: unsigned GO_nDONE :1;
[; ;pic18f46j50.h: 12408: unsigned CHS :4;
[; ;pic18f46j50.h: 12409: unsigned VCFG :2;
[; ;pic18f46j50.h: 12410: };
[; ;pic18f46j50.h: 12411: struct {
[; ;pic18f46j50.h: 12412: unsigned :1;
[; ;pic18f46j50.h: 12413: unsigned GO_DONE :1;
[; ;pic18f46j50.h: 12414: unsigned CHS0 :1;
[; ;pic18f46j50.h: 12415: unsigned CHS1 :1;
[; ;pic18f46j50.h: 12416: unsigned CHS2 :1;
[; ;pic18f46j50.h: 12417: unsigned CHS3 :1;
[; ;pic18f46j50.h: 12418: unsigned VCFG0 :1;
[; ;pic18f46j50.h: 12419: unsigned VCFG1 :1;
[; ;pic18f46j50.h: 12420: };
[; ;pic18f46j50.h: 12421: struct {
[; ;pic18f46j50.h: 12422: unsigned :1;
[; ;pic18f46j50.h: 12423: unsigned DONE :1;
[; ;pic18f46j50.h: 12424: };
[; ;pic18f46j50.h: 12425: struct {
[; ;pic18f46j50.h: 12426: unsigned :1;
[; ;pic18f46j50.h: 12427: unsigned GO :1;
[; ;pic18f46j50.h: 12428: };
[; ;pic18f46j50.h: 12429: struct {
[; ;pic18f46j50.h: 12430: unsigned :1;
[; ;pic18f46j50.h: 12431: unsigned NOT_DONE :1;
[; ;pic18f46j50.h: 12432: };
[; ;pic18f46j50.h: 12433: struct {
[; ;pic18f46j50.h: 12434: unsigned :1;
[; ;pic18f46j50.h: 12435: unsigned nDONE :1;
[; ;pic18f46j50.h: 12436: };
[; ;pic18f46j50.h: 12437: struct {
[; ;pic18f46j50.h: 12438: unsigned :7;
[; ;pic18f46j50.h: 12439: unsigned ADCAL :1;
[; ;pic18f46j50.h: 12440: };
[; ;pic18f46j50.h: 12441: struct {
[; ;pic18f46j50.h: 12442: unsigned :1;
[; ;pic18f46j50.h: 12443: unsigned GODONE :1;
[; ;pic18f46j50.h: 12444: };
[; ;pic18f46j50.h: 12445: } ADCON0bits_t;
[; ;pic18f46j50.h: 12446: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f46j50.h: 12540: extern volatile unsigned short ADRES @ 0xFC3;
"12542
[; ;pic18f46j50.h: 12542: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f46j50.h: 12546: extern volatile unsigned char ADRESL @ 0xFC3;
"12548
[; ;pic18f46j50.h: 12548: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f46j50.h: 12551: typedef union {
[; ;pic18f46j50.h: 12552: struct {
[; ;pic18f46j50.h: 12553: unsigned ADRESL :8;
[; ;pic18f46j50.h: 12554: };
[; ;pic18f46j50.h: 12555: } ADRESLbits_t;
[; ;pic18f46j50.h: 12556: extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
[; ;pic18f46j50.h: 12565: extern volatile unsigned char ADRESH @ 0xFC4;
"12567
[; ;pic18f46j50.h: 12567: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f46j50.h: 12570: typedef union {
[; ;pic18f46j50.h: 12571: struct {
[; ;pic18f46j50.h: 12572: unsigned ADRESH :8;
[; ;pic18f46j50.h: 12573: };
[; ;pic18f46j50.h: 12574: } ADRESHbits_t;
[; ;pic18f46j50.h: 12575: extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
[; ;pic18f46j50.h: 12584: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"12586
[; ;pic18f46j50.h: 12586: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f46j50.h: 12589: extern volatile unsigned char SSPCON2 @ 0xFC5;
"12591
[; ;pic18f46j50.h: 12591: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f46j50.h: 12594: typedef union {
[; ;pic18f46j50.h: 12595: struct {
[; ;pic18f46j50.h: 12596: unsigned SEN :1;
[; ;pic18f46j50.h: 12597: unsigned RSEN :1;
[; ;pic18f46j50.h: 12598: unsigned PEN :1;
[; ;pic18f46j50.h: 12599: unsigned RCEN :1;
[; ;pic18f46j50.h: 12600: unsigned ACKEN :1;
[; ;pic18f46j50.h: 12601: unsigned ACKDT :1;
[; ;pic18f46j50.h: 12602: unsigned ACKSTAT :1;
[; ;pic18f46j50.h: 12603: unsigned GCEN :1;
[; ;pic18f46j50.h: 12604: };
[; ;pic18f46j50.h: 12605: struct {
[; ;pic18f46j50.h: 12606: unsigned :1;
[; ;pic18f46j50.h: 12607: unsigned ADMSK1 :1;
[; ;pic18f46j50.h: 12608: unsigned ADMSK2 :1;
[; ;pic18f46j50.h: 12609: unsigned ADMSK3 :1;
[; ;pic18f46j50.h: 12610: unsigned ADMSK4 :1;
[; ;pic18f46j50.h: 12611: unsigned ADMSK5 :1;
[; ;pic18f46j50.h: 12612: };
[; ;pic18f46j50.h: 12613: struct {
[; ;pic18f46j50.h: 12614: unsigned :5;
[; ;pic18f46j50.h: 12615: unsigned ACKDT1 :1;
[; ;pic18f46j50.h: 12616: };
[; ;pic18f46j50.h: 12617: struct {
[; ;pic18f46j50.h: 12618: unsigned :4;
[; ;pic18f46j50.h: 12619: unsigned ACKEN1 :1;
[; ;pic18f46j50.h: 12620: };
[; ;pic18f46j50.h: 12621: struct {
[; ;pic18f46j50.h: 12622: unsigned :6;
[; ;pic18f46j50.h: 12623: unsigned ACKSTAT1 :1;
[; ;pic18f46j50.h: 12624: };
[; ;pic18f46j50.h: 12625: struct {
[; ;pic18f46j50.h: 12626: unsigned :1;
[; ;pic18f46j50.h: 12627: unsigned ADMSK11 :1;
[; ;pic18f46j50.h: 12628: };
[; ;pic18f46j50.h: 12629: struct {
[; ;pic18f46j50.h: 12630: unsigned :2;
[; ;pic18f46j50.h: 12631: unsigned ADMSK21 :1;
[; ;pic18f46j50.h: 12632: };
[; ;pic18f46j50.h: 12633: struct {
[; ;pic18f46j50.h: 12634: unsigned :3;
[; ;pic18f46j50.h: 12635: unsigned ADMSK31 :1;
[; ;pic18f46j50.h: 12636: };
[; ;pic18f46j50.h: 12637: struct {
[; ;pic18f46j50.h: 12638: unsigned :4;
[; ;pic18f46j50.h: 12639: unsigned ADMSK41 :1;
[; ;pic18f46j50.h: 12640: };
[; ;pic18f46j50.h: 12641: struct {
[; ;pic18f46j50.h: 12642: unsigned :5;
[; ;pic18f46j50.h: 12643: unsigned ADMSK51 :1;
[; ;pic18f46j50.h: 12644: };
[; ;pic18f46j50.h: 12645: struct {
[; ;pic18f46j50.h: 12646: unsigned :7;
[; ;pic18f46j50.h: 12647: unsigned GCEN1 :1;
[; ;pic18f46j50.h: 12648: };
[; ;pic18f46j50.h: 12649: struct {
[; ;pic18f46j50.h: 12650: unsigned :2;
[; ;pic18f46j50.h: 12651: unsigned PEN1 :1;
[; ;pic18f46j50.h: 12652: };
[; ;pic18f46j50.h: 12653: struct {
[; ;pic18f46j50.h: 12654: unsigned :3;
[; ;pic18f46j50.h: 12655: unsigned RCEN1 :1;
[; ;pic18f46j50.h: 12656: };
[; ;pic18f46j50.h: 12657: struct {
[; ;pic18f46j50.h: 12658: unsigned :1;
[; ;pic18f46j50.h: 12659: unsigned RSEN1 :1;
[; ;pic18f46j50.h: 12660: };
[; ;pic18f46j50.h: 12661: struct {
[; ;pic18f46j50.h: 12662: unsigned SEN1 :1;
[; ;pic18f46j50.h: 12663: };
[; ;pic18f46j50.h: 12664: } SSP1CON2bits_t;
[; ;pic18f46j50.h: 12665: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f46j50.h: 12798: typedef union {
[; ;pic18f46j50.h: 12799: struct {
[; ;pic18f46j50.h: 12800: unsigned SEN :1;
[; ;pic18f46j50.h: 12801: unsigned RSEN :1;
[; ;pic18f46j50.h: 12802: unsigned PEN :1;
[; ;pic18f46j50.h: 12803: unsigned RCEN :1;
[; ;pic18f46j50.h: 12804: unsigned ACKEN :1;
[; ;pic18f46j50.h: 12805: unsigned ACKDT :1;
[; ;pic18f46j50.h: 12806: unsigned ACKSTAT :1;
[; ;pic18f46j50.h: 12807: unsigned GCEN :1;
[; ;pic18f46j50.h: 12808: };
[; ;pic18f46j50.h: 12809: struct {
[; ;pic18f46j50.h: 12810: unsigned :1;
[; ;pic18f46j50.h: 12811: unsigned ADMSK1 :1;
[; ;pic18f46j50.h: 12812: unsigned ADMSK2 :1;
[; ;pic18f46j50.h: 12813: unsigned ADMSK3 :1;
[; ;pic18f46j50.h: 12814: unsigned ADMSK4 :1;
[; ;pic18f46j50.h: 12815: unsigned ADMSK5 :1;
[; ;pic18f46j50.h: 12816: };
[; ;pic18f46j50.h: 12817: struct {
[; ;pic18f46j50.h: 12818: unsigned :5;
[; ;pic18f46j50.h: 12819: unsigned ACKDT1 :1;
[; ;pic18f46j50.h: 12820: };
[; ;pic18f46j50.h: 12821: struct {
[; ;pic18f46j50.h: 12822: unsigned :4;
[; ;pic18f46j50.h: 12823: unsigned ACKEN1 :1;
[; ;pic18f46j50.h: 12824: };
[; ;pic18f46j50.h: 12825: struct {
[; ;pic18f46j50.h: 12826: unsigned :6;
[; ;pic18f46j50.h: 12827: unsigned ACKSTAT1 :1;
[; ;pic18f46j50.h: 12828: };
[; ;pic18f46j50.h: 12829: struct {
[; ;pic18f46j50.h: 12830: unsigned :1;
[; ;pic18f46j50.h: 12831: unsigned ADMSK11 :1;
[; ;pic18f46j50.h: 12832: };
[; ;pic18f46j50.h: 12833: struct {
[; ;pic18f46j50.h: 12834: unsigned :2;
[; ;pic18f46j50.h: 12835: unsigned ADMSK21 :1;
[; ;pic18f46j50.h: 12836: };
[; ;pic18f46j50.h: 12837: struct {
[; ;pic18f46j50.h: 12838: unsigned :3;
[; ;pic18f46j50.h: 12839: unsigned ADMSK31 :1;
[; ;pic18f46j50.h: 12840: };
[; ;pic18f46j50.h: 12841: struct {
[; ;pic18f46j50.h: 12842: unsigned :4;
[; ;pic18f46j50.h: 12843: unsigned ADMSK41 :1;
[; ;pic18f46j50.h: 12844: };
[; ;pic18f46j50.h: 12845: struct {
[; ;pic18f46j50.h: 12846: unsigned :5;
[; ;pic18f46j50.h: 12847: unsigned ADMSK51 :1;
[; ;pic18f46j50.h: 12848: };
[; ;pic18f46j50.h: 12849: struct {
[; ;pic18f46j50.h: 12850: unsigned :7;
[; ;pic18f46j50.h: 12851: unsigned GCEN1 :1;
[; ;pic18f46j50.h: 12852: };
[; ;pic18f46j50.h: 12853: struct {
[; ;pic18f46j50.h: 12854: unsigned :2;
[; ;pic18f46j50.h: 12855: unsigned PEN1 :1;
[; ;pic18f46j50.h: 12856: };
[; ;pic18f46j50.h: 12857: struct {
[; ;pic18f46j50.h: 12858: unsigned :3;
[; ;pic18f46j50.h: 12859: unsigned RCEN1 :1;
[; ;pic18f46j50.h: 12860: };
[; ;pic18f46j50.h: 12861: struct {
[; ;pic18f46j50.h: 12862: unsigned :1;
[; ;pic18f46j50.h: 12863: unsigned RSEN1 :1;
[; ;pic18f46j50.h: 12864: };
[; ;pic18f46j50.h: 12865: struct {
[; ;pic18f46j50.h: 12866: unsigned SEN1 :1;
[; ;pic18f46j50.h: 12867: };
[; ;pic18f46j50.h: 12868: } SSPCON2bits_t;
[; ;pic18f46j50.h: 12869: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f46j50.h: 13003: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"13005
[; ;pic18f46j50.h: 13005: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f46j50.h: 13008: extern volatile unsigned char SSPCON1 @ 0xFC6;
"13010
[; ;pic18f46j50.h: 13010: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f46j50.h: 13013: typedef union {
[; ;pic18f46j50.h: 13014: struct {
[; ;pic18f46j50.h: 13015: unsigned SSPM :4;
[; ;pic18f46j50.h: 13016: unsigned CKP :1;
[; ;pic18f46j50.h: 13017: unsigned SSPEN :1;
[; ;pic18f46j50.h: 13018: unsigned SSPOV :1;
[; ;pic18f46j50.h: 13019: unsigned WCOL :1;
[; ;pic18f46j50.h: 13020: };
[; ;pic18f46j50.h: 13021: struct {
[; ;pic18f46j50.h: 13022: unsigned SSPM0 :1;
[; ;pic18f46j50.h: 13023: unsigned SSPM1 :1;
[; ;pic18f46j50.h: 13024: unsigned SSPM2 :1;
[; ;pic18f46j50.h: 13025: unsigned SSPM3 :1;
[; ;pic18f46j50.h: 13026: };
[; ;pic18f46j50.h: 13027: struct {
[; ;pic18f46j50.h: 13028: unsigned SSPM01 :1;
[; ;pic18f46j50.h: 13029: unsigned SSPM11 :1;
[; ;pic18f46j50.h: 13030: unsigned SSPM21 :1;
[; ;pic18f46j50.h: 13031: unsigned SSPM31 :1;
[; ;pic18f46j50.h: 13032: unsigned CKP1 :1;
[; ;pic18f46j50.h: 13033: unsigned SSPEN1 :1;
[; ;pic18f46j50.h: 13034: unsigned SSPOV1 :1;
[; ;pic18f46j50.h: 13035: unsigned WCOL1 :1;
[; ;pic18f46j50.h: 13036: };
[; ;pic18f46j50.h: 13037: } SSP1CON1bits_t;
[; ;pic18f46j50.h: 13038: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f46j50.h: 13126: typedef union {
[; ;pic18f46j50.h: 13127: struct {
[; ;pic18f46j50.h: 13128: unsigned SSPM :4;
[; ;pic18f46j50.h: 13129: unsigned CKP :1;
[; ;pic18f46j50.h: 13130: unsigned SSPEN :1;
[; ;pic18f46j50.h: 13131: unsigned SSPOV :1;
[; ;pic18f46j50.h: 13132: unsigned WCOL :1;
[; ;pic18f46j50.h: 13133: };
[; ;pic18f46j50.h: 13134: struct {
[; ;pic18f46j50.h: 13135: unsigned SSPM0 :1;
[; ;pic18f46j50.h: 13136: unsigned SSPM1 :1;
[; ;pic18f46j50.h: 13137: unsigned SSPM2 :1;
[; ;pic18f46j50.h: 13138: unsigned SSPM3 :1;
[; ;pic18f46j50.h: 13139: };
[; ;pic18f46j50.h: 13140: struct {
[; ;pic18f46j50.h: 13141: unsigned SSPM01 :1;
[; ;pic18f46j50.h: 13142: unsigned SSPM11 :1;
[; ;pic18f46j50.h: 13143: unsigned SSPM21 :1;
[; ;pic18f46j50.h: 13144: unsigned SSPM31 :1;
[; ;pic18f46j50.h: 13145: unsigned CKP1 :1;
[; ;pic18f46j50.h: 13146: unsigned SSPEN1 :1;
[; ;pic18f46j50.h: 13147: unsigned SSPOV1 :1;
[; ;pic18f46j50.h: 13148: unsigned WCOL1 :1;
[; ;pic18f46j50.h: 13149: };
[; ;pic18f46j50.h: 13150: } SSPCON1bits_t;
[; ;pic18f46j50.h: 13151: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f46j50.h: 13240: extern volatile unsigned char SSP1STAT @ 0xFC7;
"13242
[; ;pic18f46j50.h: 13242: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f46j50.h: 13245: extern volatile unsigned char SSPSTAT @ 0xFC7;
"13247
[; ;pic18f46j50.h: 13247: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f46j50.h: 13250: typedef union {
[; ;pic18f46j50.h: 13251: struct {
[; ;pic18f46j50.h: 13252: unsigned :2;
[; ;pic18f46j50.h: 13253: unsigned R_NOT_W :1;
[; ;pic18f46j50.h: 13254: };
[; ;pic18f46j50.h: 13255: struct {
[; ;pic18f46j50.h: 13256: unsigned :5;
[; ;pic18f46j50.h: 13257: unsigned D_NOT_A :1;
[; ;pic18f46j50.h: 13258: };
[; ;pic18f46j50.h: 13259: struct {
[; ;pic18f46j50.h: 13260: unsigned BF :1;
[; ;pic18f46j50.h: 13261: unsigned UA :1;
[; ;pic18f46j50.h: 13262: unsigned R_nW :1;
[; ;pic18f46j50.h: 13263: unsigned S :1;
[; ;pic18f46j50.h: 13264: unsigned P :1;
[; ;pic18f46j50.h: 13265: unsigned D_nA :1;
[; ;pic18f46j50.h: 13266: unsigned CKE :1;
[; ;pic18f46j50.h: 13267: unsigned SMP :1;
[; ;pic18f46j50.h: 13268: };
[; ;pic18f46j50.h: 13269: struct {
[; ;pic18f46j50.h: 13270: unsigned :2;
[; ;pic18f46j50.h: 13271: unsigned R :1;
[; ;pic18f46j50.h: 13272: unsigned :2;
[; ;pic18f46j50.h: 13273: unsigned D :1;
[; ;pic18f46j50.h: 13274: };
[; ;pic18f46j50.h: 13275: struct {
[; ;pic18f46j50.h: 13276: unsigned :2;
[; ;pic18f46j50.h: 13277: unsigned R_W :1;
[; ;pic18f46j50.h: 13278: unsigned :2;
[; ;pic18f46j50.h: 13279: unsigned D_A :1;
[; ;pic18f46j50.h: 13280: };
[; ;pic18f46j50.h: 13281: struct {
[; ;pic18f46j50.h: 13282: unsigned :2;
[; ;pic18f46j50.h: 13283: unsigned nW :1;
[; ;pic18f46j50.h: 13284: unsigned :2;
[; ;pic18f46j50.h: 13285: unsigned nA :1;
[; ;pic18f46j50.h: 13286: };
[; ;pic18f46j50.h: 13287: struct {
[; ;pic18f46j50.h: 13288: unsigned :2;
[; ;pic18f46j50.h: 13289: unsigned NOT_WRITE :1;
[; ;pic18f46j50.h: 13290: };
[; ;pic18f46j50.h: 13291: struct {
[; ;pic18f46j50.h: 13292: unsigned :5;
[; ;pic18f46j50.h: 13293: unsigned NOT_ADDRESS :1;
[; ;pic18f46j50.h: 13294: };
[; ;pic18f46j50.h: 13295: struct {
[; ;pic18f46j50.h: 13296: unsigned :2;
[; ;pic18f46j50.h: 13297: unsigned nWRITE :1;
[; ;pic18f46j50.h: 13298: unsigned :2;
[; ;pic18f46j50.h: 13299: unsigned nADDRESS :1;
[; ;pic18f46j50.h: 13300: };
[; ;pic18f46j50.h: 13301: struct {
[; ;pic18f46j50.h: 13302: unsigned :2;
[; ;pic18f46j50.h: 13303: unsigned READ_WRITE :1;
[; ;pic18f46j50.h: 13304: unsigned :2;
[; ;pic18f46j50.h: 13305: unsigned DATA_ADDRESS :1;
[; ;pic18f46j50.h: 13306: };
[; ;pic18f46j50.h: 13307: struct {
[; ;pic18f46j50.h: 13308: unsigned :2;
[; ;pic18f46j50.h: 13309: unsigned I2C_READ :1;
[; ;pic18f46j50.h: 13310: unsigned I2C_START :1;
[; ;pic18f46j50.h: 13311: unsigned I2C_STOP :1;
[; ;pic18f46j50.h: 13312: unsigned I2C_DAT :1;
[; ;pic18f46j50.h: 13313: };
[; ;pic18f46j50.h: 13314: struct {
[; ;pic18f46j50.h: 13315: unsigned :2;
[; ;pic18f46j50.h: 13316: unsigned R_NOT_W1 :1;
[; ;pic18f46j50.h: 13317: };
[; ;pic18f46j50.h: 13318: struct {
[; ;pic18f46j50.h: 13319: unsigned :5;
[; ;pic18f46j50.h: 13320: unsigned D_NOT_A1 :1;
[; ;pic18f46j50.h: 13321: };
[; ;pic18f46j50.h: 13322: struct {
[; ;pic18f46j50.h: 13323: unsigned BF1 :1;
[; ;pic18f46j50.h: 13324: unsigned UA1 :1;
[; ;pic18f46j50.h: 13325: unsigned R_nW1 :1;
[; ;pic18f46j50.h: 13326: unsigned S1 :1;
[; ;pic18f46j50.h: 13327: unsigned P1 :1;
[; ;pic18f46j50.h: 13328: unsigned D_nA1 :1;
[; ;pic18f46j50.h: 13329: unsigned CKE1 :1;
[; ;pic18f46j50.h: 13330: unsigned SMP1 :1;
[; ;pic18f46j50.h: 13331: };
[; ;pic18f46j50.h: 13332: struct {
[; ;pic18f46j50.h: 13333: unsigned :2;
[; ;pic18f46j50.h: 13334: unsigned R1 :1;
[; ;pic18f46j50.h: 13335: unsigned :2;
[; ;pic18f46j50.h: 13336: unsigned D1 :1;
[; ;pic18f46j50.h: 13337: };
[; ;pic18f46j50.h: 13338: struct {
[; ;pic18f46j50.h: 13339: unsigned :2;
[; ;pic18f46j50.h: 13340: unsigned D_A1 :1;
[; ;pic18f46j50.h: 13341: unsigned :2;
[; ;pic18f46j50.h: 13342: unsigned R_W1 :1;
[; ;pic18f46j50.h: 13343: };
[; ;pic18f46j50.h: 13344: struct {
[; ;pic18f46j50.h: 13345: unsigned :2;
[; ;pic18f46j50.h: 13346: unsigned NOT_W1 :1;
[; ;pic18f46j50.h: 13347: };
[; ;pic18f46j50.h: 13348: struct {
[; ;pic18f46j50.h: 13349: unsigned :5;
[; ;pic18f46j50.h: 13350: unsigned NOT_A1 :1;
[; ;pic18f46j50.h: 13351: };
[; ;pic18f46j50.h: 13352: struct {
[; ;pic18f46j50.h: 13353: unsigned :2;
[; ;pic18f46j50.h: 13354: unsigned nW1 :1;
[; ;pic18f46j50.h: 13355: unsigned :2;
[; ;pic18f46j50.h: 13356: unsigned nA1 :1;
[; ;pic18f46j50.h: 13357: };
[; ;pic18f46j50.h: 13358: struct {
[; ;pic18f46j50.h: 13359: unsigned :2;
[; ;pic18f46j50.h: 13360: unsigned NOT_WRITE1 :1;
[; ;pic18f46j50.h: 13361: };
[; ;pic18f46j50.h: 13362: struct {
[; ;pic18f46j50.h: 13363: unsigned :5;
[; ;pic18f46j50.h: 13364: unsigned NOT_ADDRESS1 :1;
[; ;pic18f46j50.h: 13365: };
[; ;pic18f46j50.h: 13366: struct {
[; ;pic18f46j50.h: 13367: unsigned :2;
[; ;pic18f46j50.h: 13368: unsigned nWRITE1 :1;
[; ;pic18f46j50.h: 13369: unsigned :2;
[; ;pic18f46j50.h: 13370: unsigned nADDRESS1 :1;
[; ;pic18f46j50.h: 13371: };
[; ;pic18f46j50.h: 13372: struct {
[; ;pic18f46j50.h: 13373: unsigned :2;
[; ;pic18f46j50.h: 13374: unsigned READ_WRITE1 :1;
[; ;pic18f46j50.h: 13375: unsigned :2;
[; ;pic18f46j50.h: 13376: unsigned DATA_ADDRESS1 :1;
[; ;pic18f46j50.h: 13377: };
[; ;pic18f46j50.h: 13378: struct {
[; ;pic18f46j50.h: 13379: unsigned :2;
[; ;pic18f46j50.h: 13380: unsigned I2C_READ1 :1;
[; ;pic18f46j50.h: 13381: unsigned I2C_START1 :1;
[; ;pic18f46j50.h: 13382: unsigned I2C_STOP1 :1;
[; ;pic18f46j50.h: 13383: unsigned I2C_DAT1 :1;
[; ;pic18f46j50.h: 13384: };
[; ;pic18f46j50.h: 13385: struct {
[; ;pic18f46j50.h: 13386: unsigned :5;
[; ;pic18f46j50.h: 13387: unsigned DA :1;
[; ;pic18f46j50.h: 13388: };
[; ;pic18f46j50.h: 13389: struct {
[; ;pic18f46j50.h: 13390: unsigned :5;
[; ;pic18f46j50.h: 13391: unsigned DA1 :1;
[; ;pic18f46j50.h: 13392: };
[; ;pic18f46j50.h: 13393: struct {
[; ;pic18f46j50.h: 13394: unsigned :2;
[; ;pic18f46j50.h: 13395: unsigned RW :1;
[; ;pic18f46j50.h: 13396: };
[; ;pic18f46j50.h: 13397: struct {
[; ;pic18f46j50.h: 13398: unsigned :2;
[; ;pic18f46j50.h: 13399: unsigned RW1 :1;
[; ;pic18f46j50.h: 13400: };
[; ;pic18f46j50.h: 13401: struct {
[; ;pic18f46j50.h: 13402: unsigned :3;
[; ;pic18f46j50.h: 13403: unsigned START :1;
[; ;pic18f46j50.h: 13404: };
[; ;pic18f46j50.h: 13405: struct {
[; ;pic18f46j50.h: 13406: unsigned :3;
[; ;pic18f46j50.h: 13407: unsigned START1 :1;
[; ;pic18f46j50.h: 13408: };
[; ;pic18f46j50.h: 13409: struct {
[; ;pic18f46j50.h: 13410: unsigned :4;
[; ;pic18f46j50.h: 13411: unsigned STOP :1;
[; ;pic18f46j50.h: 13412: };
[; ;pic18f46j50.h: 13413: struct {
[; ;pic18f46j50.h: 13414: unsigned :4;
[; ;pic18f46j50.h: 13415: unsigned STOP1 :1;
[; ;pic18f46j50.h: 13416: };
[; ;pic18f46j50.h: 13417: struct {
[; ;pic18f46j50.h: 13418: unsigned :2;
[; ;pic18f46j50.h: 13419: unsigned NOT_W :1;
[; ;pic18f46j50.h: 13420: };
[; ;pic18f46j50.h: 13421: struct {
[; ;pic18f46j50.h: 13422: unsigned :5;
[; ;pic18f46j50.h: 13423: unsigned NOT_A :1;
[; ;pic18f46j50.h: 13424: };
[; ;pic18f46j50.h: 13425: } SSP1STATbits_t;
[; ;pic18f46j50.h: 13426: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f46j50.h: 13749: typedef union {
[; ;pic18f46j50.h: 13750: struct {
[; ;pic18f46j50.h: 13751: unsigned :2;
[; ;pic18f46j50.h: 13752: unsigned R_NOT_W :1;
[; ;pic18f46j50.h: 13753: };
[; ;pic18f46j50.h: 13754: struct {
[; ;pic18f46j50.h: 13755: unsigned :5;
[; ;pic18f46j50.h: 13756: unsigned D_NOT_A :1;
[; ;pic18f46j50.h: 13757: };
[; ;pic18f46j50.h: 13758: struct {
[; ;pic18f46j50.h: 13759: unsigned BF :1;
[; ;pic18f46j50.h: 13760: unsigned UA :1;
[; ;pic18f46j50.h: 13761: unsigned R_nW :1;
[; ;pic18f46j50.h: 13762: unsigned S :1;
[; ;pic18f46j50.h: 13763: unsigned P :1;
[; ;pic18f46j50.h: 13764: unsigned D_nA :1;
[; ;pic18f46j50.h: 13765: unsigned CKE :1;
[; ;pic18f46j50.h: 13766: unsigned SMP :1;
[; ;pic18f46j50.h: 13767: };
[; ;pic18f46j50.h: 13768: struct {
[; ;pic18f46j50.h: 13769: unsigned :2;
[; ;pic18f46j50.h: 13770: unsigned R :1;
[; ;pic18f46j50.h: 13771: unsigned :2;
[; ;pic18f46j50.h: 13772: unsigned D :1;
[; ;pic18f46j50.h: 13773: };
[; ;pic18f46j50.h: 13774: struct {
[; ;pic18f46j50.h: 13775: unsigned :2;
[; ;pic18f46j50.h: 13776: unsigned R_W :1;
[; ;pic18f46j50.h: 13777: unsigned :2;
[; ;pic18f46j50.h: 13778: unsigned D_A :1;
[; ;pic18f46j50.h: 13779: };
[; ;pic18f46j50.h: 13780: struct {
[; ;pic18f46j50.h: 13781: unsigned :2;
[; ;pic18f46j50.h: 13782: unsigned nW :1;
[; ;pic18f46j50.h: 13783: unsigned :2;
[; ;pic18f46j50.h: 13784: unsigned nA :1;
[; ;pic18f46j50.h: 13785: };
[; ;pic18f46j50.h: 13786: struct {
[; ;pic18f46j50.h: 13787: unsigned :2;
[; ;pic18f46j50.h: 13788: unsigned NOT_WRITE :1;
[; ;pic18f46j50.h: 13789: };
[; ;pic18f46j50.h: 13790: struct {
[; ;pic18f46j50.h: 13791: unsigned :5;
[; ;pic18f46j50.h: 13792: unsigned NOT_ADDRESS :1;
[; ;pic18f46j50.h: 13793: };
[; ;pic18f46j50.h: 13794: struct {
[; ;pic18f46j50.h: 13795: unsigned :2;
[; ;pic18f46j50.h: 13796: unsigned nWRITE :1;
[; ;pic18f46j50.h: 13797: unsigned :2;
[; ;pic18f46j50.h: 13798: unsigned nADDRESS :1;
[; ;pic18f46j50.h: 13799: };
[; ;pic18f46j50.h: 13800: struct {
[; ;pic18f46j50.h: 13801: unsigned :2;
[; ;pic18f46j50.h: 13802: unsigned READ_WRITE :1;
[; ;pic18f46j50.h: 13803: unsigned :2;
[; ;pic18f46j50.h: 13804: unsigned DATA_ADDRESS :1;
[; ;pic18f46j50.h: 13805: };
[; ;pic18f46j50.h: 13806: struct {
[; ;pic18f46j50.h: 13807: unsigned :2;
[; ;pic18f46j50.h: 13808: unsigned I2C_READ :1;
[; ;pic18f46j50.h: 13809: unsigned I2C_START :1;
[; ;pic18f46j50.h: 13810: unsigned I2C_STOP :1;
[; ;pic18f46j50.h: 13811: unsigned I2C_DAT :1;
[; ;pic18f46j50.h: 13812: };
[; ;pic18f46j50.h: 13813: struct {
[; ;pic18f46j50.h: 13814: unsigned :2;
[; ;pic18f46j50.h: 13815: unsigned R_NOT_W1 :1;
[; ;pic18f46j50.h: 13816: };
[; ;pic18f46j50.h: 13817: struct {
[; ;pic18f46j50.h: 13818: unsigned :5;
[; ;pic18f46j50.h: 13819: unsigned D_NOT_A1 :1;
[; ;pic18f46j50.h: 13820: };
[; ;pic18f46j50.h: 13821: struct {
[; ;pic18f46j50.h: 13822: unsigned BF1 :1;
[; ;pic18f46j50.h: 13823: unsigned UA1 :1;
[; ;pic18f46j50.h: 13824: unsigned R_nW1 :1;
[; ;pic18f46j50.h: 13825: unsigned S1 :1;
[; ;pic18f46j50.h: 13826: unsigned P1 :1;
[; ;pic18f46j50.h: 13827: unsigned D_nA1 :1;
[; ;pic18f46j50.h: 13828: unsigned CKE1 :1;
[; ;pic18f46j50.h: 13829: unsigned SMP1 :1;
[; ;pic18f46j50.h: 13830: };
[; ;pic18f46j50.h: 13831: struct {
[; ;pic18f46j50.h: 13832: unsigned :2;
[; ;pic18f46j50.h: 13833: unsigned R1 :1;
[; ;pic18f46j50.h: 13834: unsigned :2;
[; ;pic18f46j50.h: 13835: unsigned D1 :1;
[; ;pic18f46j50.h: 13836: };
[; ;pic18f46j50.h: 13837: struct {
[; ;pic18f46j50.h: 13838: unsigned :2;
[; ;pic18f46j50.h: 13839: unsigned D_A1 :1;
[; ;pic18f46j50.h: 13840: unsigned :2;
[; ;pic18f46j50.h: 13841: unsigned R_W1 :1;
[; ;pic18f46j50.h: 13842: };
[; ;pic18f46j50.h: 13843: struct {
[; ;pic18f46j50.h: 13844: unsigned :2;
[; ;pic18f46j50.h: 13845: unsigned NOT_W1 :1;
[; ;pic18f46j50.h: 13846: };
[; ;pic18f46j50.h: 13847: struct {
[; ;pic18f46j50.h: 13848: unsigned :5;
[; ;pic18f46j50.h: 13849: unsigned NOT_A1 :1;
[; ;pic18f46j50.h: 13850: };
[; ;pic18f46j50.h: 13851: struct {
[; ;pic18f46j50.h: 13852: unsigned :2;
[; ;pic18f46j50.h: 13853: unsigned nW1 :1;
[; ;pic18f46j50.h: 13854: unsigned :2;
[; ;pic18f46j50.h: 13855: unsigned nA1 :1;
[; ;pic18f46j50.h: 13856: };
[; ;pic18f46j50.h: 13857: struct {
[; ;pic18f46j50.h: 13858: unsigned :2;
[; ;pic18f46j50.h: 13859: unsigned NOT_WRITE1 :1;
[; ;pic18f46j50.h: 13860: };
[; ;pic18f46j50.h: 13861: struct {
[; ;pic18f46j50.h: 13862: unsigned :5;
[; ;pic18f46j50.h: 13863: unsigned NOT_ADDRESS1 :1;
[; ;pic18f46j50.h: 13864: };
[; ;pic18f46j50.h: 13865: struct {
[; ;pic18f46j50.h: 13866: unsigned :2;
[; ;pic18f46j50.h: 13867: unsigned nWRITE1 :1;
[; ;pic18f46j50.h: 13868: unsigned :2;
[; ;pic18f46j50.h: 13869: unsigned nADDRESS1 :1;
[; ;pic18f46j50.h: 13870: };
[; ;pic18f46j50.h: 13871: struct {
[; ;pic18f46j50.h: 13872: unsigned :2;
[; ;pic18f46j50.h: 13873: unsigned READ_WRITE1 :1;
[; ;pic18f46j50.h: 13874: unsigned :2;
[; ;pic18f46j50.h: 13875: unsigned DATA_ADDRESS1 :1;
[; ;pic18f46j50.h: 13876: };
[; ;pic18f46j50.h: 13877: struct {
[; ;pic18f46j50.h: 13878: unsigned :2;
[; ;pic18f46j50.h: 13879: unsigned I2C_READ1 :1;
[; ;pic18f46j50.h: 13880: unsigned I2C_START1 :1;
[; ;pic18f46j50.h: 13881: unsigned I2C_STOP1 :1;
[; ;pic18f46j50.h: 13882: unsigned I2C_DAT1 :1;
[; ;pic18f46j50.h: 13883: };
[; ;pic18f46j50.h: 13884: struct {
[; ;pic18f46j50.h: 13885: unsigned :5;
[; ;pic18f46j50.h: 13886: unsigned DA :1;
[; ;pic18f46j50.h: 13887: };
[; ;pic18f46j50.h: 13888: struct {
[; ;pic18f46j50.h: 13889: unsigned :5;
[; ;pic18f46j50.h: 13890: unsigned DA1 :1;
[; ;pic18f46j50.h: 13891: };
[; ;pic18f46j50.h: 13892: struct {
[; ;pic18f46j50.h: 13893: unsigned :2;
[; ;pic18f46j50.h: 13894: unsigned RW :1;
[; ;pic18f46j50.h: 13895: };
[; ;pic18f46j50.h: 13896: struct {
[; ;pic18f46j50.h: 13897: unsigned :2;
[; ;pic18f46j50.h: 13898: unsigned RW1 :1;
[; ;pic18f46j50.h: 13899: };
[; ;pic18f46j50.h: 13900: struct {
[; ;pic18f46j50.h: 13901: unsigned :3;
[; ;pic18f46j50.h: 13902: unsigned START :1;
[; ;pic18f46j50.h: 13903: };
[; ;pic18f46j50.h: 13904: struct {
[; ;pic18f46j50.h: 13905: unsigned :3;
[; ;pic18f46j50.h: 13906: unsigned START1 :1;
[; ;pic18f46j50.h: 13907: };
[; ;pic18f46j50.h: 13908: struct {
[; ;pic18f46j50.h: 13909: unsigned :4;
[; ;pic18f46j50.h: 13910: unsigned STOP :1;
[; ;pic18f46j50.h: 13911: };
[; ;pic18f46j50.h: 13912: struct {
[; ;pic18f46j50.h: 13913: unsigned :4;
[; ;pic18f46j50.h: 13914: unsigned STOP1 :1;
[; ;pic18f46j50.h: 13915: };
[; ;pic18f46j50.h: 13916: struct {
[; ;pic18f46j50.h: 13917: unsigned :2;
[; ;pic18f46j50.h: 13918: unsigned NOT_W :1;
[; ;pic18f46j50.h: 13919: };
[; ;pic18f46j50.h: 13920: struct {
[; ;pic18f46j50.h: 13921: unsigned :5;
[; ;pic18f46j50.h: 13922: unsigned NOT_A :1;
[; ;pic18f46j50.h: 13923: };
[; ;pic18f46j50.h: 13924: } SSPSTATbits_t;
[; ;pic18f46j50.h: 13925: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f46j50.h: 14249: extern volatile unsigned char SSP1ADD @ 0xFC8;
"14251
[; ;pic18f46j50.h: 14251: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f46j50.h: 14254: extern volatile unsigned char SSPADD @ 0xFC8;
"14256
[; ;pic18f46j50.h: 14256: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f46j50.h: 14258: extern volatile unsigned char SSP1MSK @ 0xFC8;
"14260
[; ;pic18f46j50.h: 14260: asm("SSP1MSK equ 0FC8h");
[; <" SSP1MSK equ 0FC8h ;# ">
[; ;pic18f46j50.h: 14263: typedef union {
[; ;pic18f46j50.h: 14264: struct {
[; ;pic18f46j50.h: 14265: unsigned SSPADD :8;
[; ;pic18f46j50.h: 14266: };
[; ;pic18f46j50.h: 14267: struct {
[; ;pic18f46j50.h: 14268: unsigned MSK0 :1;
[; ;pic18f46j50.h: 14269: unsigned MSK1 :1;
[; ;pic18f46j50.h: 14270: unsigned MSK2 :1;
[; ;pic18f46j50.h: 14271: unsigned MSK3 :1;
[; ;pic18f46j50.h: 14272: unsigned MSK4 :1;
[; ;pic18f46j50.h: 14273: unsigned MSK5 :1;
[; ;pic18f46j50.h: 14274: unsigned MSK6 :1;
[; ;pic18f46j50.h: 14275: unsigned MSK7 :1;
[; ;pic18f46j50.h: 14276: };
[; ;pic18f46j50.h: 14277: struct {
[; ;pic18f46j50.h: 14278: unsigned MSK01 :1;
[; ;pic18f46j50.h: 14279: unsigned MSK11 :1;
[; ;pic18f46j50.h: 14280: unsigned MSK21 :1;
[; ;pic18f46j50.h: 14281: unsigned MSK31 :1;
[; ;pic18f46j50.h: 14282: unsigned MSK41 :1;
[; ;pic18f46j50.h: 14283: unsigned MSK51 :1;
[; ;pic18f46j50.h: 14284: unsigned MSK61 :1;
[; ;pic18f46j50.h: 14285: unsigned MSK71 :1;
[; ;pic18f46j50.h: 14286: };
[; ;pic18f46j50.h: 14287: } SSP1ADDbits_t;
[; ;pic18f46j50.h: 14288: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f46j50.h: 14376: typedef union {
[; ;pic18f46j50.h: 14377: struct {
[; ;pic18f46j50.h: 14378: unsigned SSPADD :8;
[; ;pic18f46j50.h: 14379: };
[; ;pic18f46j50.h: 14380: struct {
[; ;pic18f46j50.h: 14381: unsigned MSK0 :1;
[; ;pic18f46j50.h: 14382: unsigned MSK1 :1;
[; ;pic18f46j50.h: 14383: unsigned MSK2 :1;
[; ;pic18f46j50.h: 14384: unsigned MSK3 :1;
[; ;pic18f46j50.h: 14385: unsigned MSK4 :1;
[; ;pic18f46j50.h: 14386: unsigned MSK5 :1;
[; ;pic18f46j50.h: 14387: unsigned MSK6 :1;
[; ;pic18f46j50.h: 14388: unsigned MSK7 :1;
[; ;pic18f46j50.h: 14389: };
[; ;pic18f46j50.h: 14390: struct {
[; ;pic18f46j50.h: 14391: unsigned MSK01 :1;
[; ;pic18f46j50.h: 14392: unsigned MSK11 :1;
[; ;pic18f46j50.h: 14393: unsigned MSK21 :1;
[; ;pic18f46j50.h: 14394: unsigned MSK31 :1;
[; ;pic18f46j50.h: 14395: unsigned MSK41 :1;
[; ;pic18f46j50.h: 14396: unsigned MSK51 :1;
[; ;pic18f46j50.h: 14397: unsigned MSK61 :1;
[; ;pic18f46j50.h: 14398: unsigned MSK71 :1;
[; ;pic18f46j50.h: 14399: };
[; ;pic18f46j50.h: 14400: } SSPADDbits_t;
[; ;pic18f46j50.h: 14401: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f46j50.h: 14488: typedef union {
[; ;pic18f46j50.h: 14489: struct {
[; ;pic18f46j50.h: 14490: unsigned SSPADD :8;
[; ;pic18f46j50.h: 14491: };
[; ;pic18f46j50.h: 14492: struct {
[; ;pic18f46j50.h: 14493: unsigned MSK0 :1;
[; ;pic18f46j50.h: 14494: unsigned MSK1 :1;
[; ;pic18f46j50.h: 14495: unsigned MSK2 :1;
[; ;pic18f46j50.h: 14496: unsigned MSK3 :1;
[; ;pic18f46j50.h: 14497: unsigned MSK4 :1;
[; ;pic18f46j50.h: 14498: unsigned MSK5 :1;
[; ;pic18f46j50.h: 14499: unsigned MSK6 :1;
[; ;pic18f46j50.h: 14500: unsigned MSK7 :1;
[; ;pic18f46j50.h: 14501: };
[; ;pic18f46j50.h: 14502: struct {
[; ;pic18f46j50.h: 14503: unsigned MSK01 :1;
[; ;pic18f46j50.h: 14504: unsigned MSK11 :1;
[; ;pic18f46j50.h: 14505: unsigned MSK21 :1;
[; ;pic18f46j50.h: 14506: unsigned MSK31 :1;
[; ;pic18f46j50.h: 14507: unsigned MSK41 :1;
[; ;pic18f46j50.h: 14508: unsigned MSK51 :1;
[; ;pic18f46j50.h: 14509: unsigned MSK61 :1;
[; ;pic18f46j50.h: 14510: unsigned MSK71 :1;
[; ;pic18f46j50.h: 14511: };
[; ;pic18f46j50.h: 14512: } SSP1MSKbits_t;
[; ;pic18f46j50.h: 14513: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xFC8;
[; ;pic18f46j50.h: 14602: extern volatile unsigned char SSP1BUF @ 0xFC9;
"14604
[; ;pic18f46j50.h: 14604: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f46j50.h: 14607: extern volatile unsigned char SSPBUF @ 0xFC9;
"14609
[; ;pic18f46j50.h: 14609: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f46j50.h: 14612: typedef union {
[; ;pic18f46j50.h: 14613: struct {
[; ;pic18f46j50.h: 14614: unsigned SSPBUF :8;
[; ;pic18f46j50.h: 14615: };
[; ;pic18f46j50.h: 14616: } SSP1BUFbits_t;
[; ;pic18f46j50.h: 14617: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
[; ;pic18f46j50.h: 14625: typedef union {
[; ;pic18f46j50.h: 14626: struct {
[; ;pic18f46j50.h: 14627: unsigned SSPBUF :8;
[; ;pic18f46j50.h: 14628: };
[; ;pic18f46j50.h: 14629: } SSPBUFbits_t;
[; ;pic18f46j50.h: 14630: extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
[; ;pic18f46j50.h: 14639: extern volatile unsigned char T2CON @ 0xFCA;
"14641
[; ;pic18f46j50.h: 14641: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f46j50.h: 14644: typedef union {
[; ;pic18f46j50.h: 14645: struct {
[; ;pic18f46j50.h: 14646: unsigned T2CKPS :2;
[; ;pic18f46j50.h: 14647: unsigned TMR2ON :1;
[; ;pic18f46j50.h: 14648: unsigned T2OUTPS :4;
[; ;pic18f46j50.h: 14649: };
[; ;pic18f46j50.h: 14650: struct {
[; ;pic18f46j50.h: 14651: unsigned T2CKPS0 :1;
[; ;pic18f46j50.h: 14652: unsigned T2CKPS1 :1;
[; ;pic18f46j50.h: 14653: unsigned :1;
[; ;pic18f46j50.h: 14654: unsigned T2OUTPS0 :1;
[; ;pic18f46j50.h: 14655: unsigned T2OUTPS1 :1;
[; ;pic18f46j50.h: 14656: unsigned T2OUTPS2 :1;
[; ;pic18f46j50.h: 14657: unsigned T2OUTPS3 :1;
[; ;pic18f46j50.h: 14658: };
[; ;pic18f46j50.h: 14659: } T2CONbits_t;
[; ;pic18f46j50.h: 14660: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f46j50.h: 14709: extern volatile unsigned char PR2 @ 0xFCB;
"14711
[; ;pic18f46j50.h: 14711: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f46j50.h: 14714: extern volatile unsigned char MEMCON @ 0xFCB;
"14716
[; ;pic18f46j50.h: 14716: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f46j50.h: 14719: typedef union {
[; ;pic18f46j50.h: 14720: struct {
[; ;pic18f46j50.h: 14721: unsigned PR2 :8;
[; ;pic18f46j50.h: 14722: };
[; ;pic18f46j50.h: 14723: struct {
[; ;pic18f46j50.h: 14724: unsigned :7;
[; ;pic18f46j50.h: 14725: unsigned EBDIS :1;
[; ;pic18f46j50.h: 14726: };
[; ;pic18f46j50.h: 14727: struct {
[; ;pic18f46j50.h: 14728: unsigned :4;
[; ;pic18f46j50.h: 14729: unsigned WAIT0 :1;
[; ;pic18f46j50.h: 14730: };
[; ;pic18f46j50.h: 14731: struct {
[; ;pic18f46j50.h: 14732: unsigned :5;
[; ;pic18f46j50.h: 14733: unsigned WAIT1 :1;
[; ;pic18f46j50.h: 14734: };
[; ;pic18f46j50.h: 14735: struct {
[; ;pic18f46j50.h: 14736: unsigned WM0 :1;
[; ;pic18f46j50.h: 14737: };
[; ;pic18f46j50.h: 14738: struct {
[; ;pic18f46j50.h: 14739: unsigned :1;
[; ;pic18f46j50.h: 14740: unsigned WM1 :1;
[; ;pic18f46j50.h: 14741: };
[; ;pic18f46j50.h: 14742: } PR2bits_t;
[; ;pic18f46j50.h: 14743: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f46j50.h: 14776: typedef union {
[; ;pic18f46j50.h: 14777: struct {
[; ;pic18f46j50.h: 14778: unsigned PR2 :8;
[; ;pic18f46j50.h: 14779: };
[; ;pic18f46j50.h: 14780: struct {
[; ;pic18f46j50.h: 14781: unsigned :7;
[; ;pic18f46j50.h: 14782: unsigned EBDIS :1;
[; ;pic18f46j50.h: 14783: };
[; ;pic18f46j50.h: 14784: struct {
[; ;pic18f46j50.h: 14785: unsigned :4;
[; ;pic18f46j50.h: 14786: unsigned WAIT0 :1;
[; ;pic18f46j50.h: 14787: };
[; ;pic18f46j50.h: 14788: struct {
[; ;pic18f46j50.h: 14789: unsigned :5;
[; ;pic18f46j50.h: 14790: unsigned WAIT1 :1;
[; ;pic18f46j50.h: 14791: };
[; ;pic18f46j50.h: 14792: struct {
[; ;pic18f46j50.h: 14793: unsigned WM0 :1;
[; ;pic18f46j50.h: 14794: };
[; ;pic18f46j50.h: 14795: struct {
[; ;pic18f46j50.h: 14796: unsigned :1;
[; ;pic18f46j50.h: 14797: unsigned WM1 :1;
[; ;pic18f46j50.h: 14798: };
[; ;pic18f46j50.h: 14799: } MEMCONbits_t;
[; ;pic18f46j50.h: 14800: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f46j50.h: 14834: extern volatile unsigned char TMR2 @ 0xFCC;
"14836
[; ;pic18f46j50.h: 14836: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f46j50.h: 14839: typedef union {
[; ;pic18f46j50.h: 14840: struct {
[; ;pic18f46j50.h: 14841: unsigned TMR2 :8;
[; ;pic18f46j50.h: 14842: };
[; ;pic18f46j50.h: 14843: } TMR2bits_t;
[; ;pic18f46j50.h: 14844: extern volatile TMR2bits_t TMR2bits @ 0xFCC;
[; ;pic18f46j50.h: 14853: extern volatile unsigned char T1CON @ 0xFCD;
"14855
[; ;pic18f46j50.h: 14855: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f46j50.h: 14858: typedef union {
[; ;pic18f46j50.h: 14859: struct {
[; ;pic18f46j50.h: 14860: unsigned TMR1ON :1;
[; ;pic18f46j50.h: 14861: unsigned RD16 :1;
[; ;pic18f46j50.h: 14862: unsigned T1SYNC :1;
[; ;pic18f46j50.h: 14863: unsigned T1OSCEN :1;
[; ;pic18f46j50.h: 14864: unsigned T1CKPS :2;
[; ;pic18f46j50.h: 14865: unsigned TMR1CS :2;
[; ;pic18f46j50.h: 14866: };
[; ;pic18f46j50.h: 14867: struct {
[; ;pic18f46j50.h: 14868: unsigned :4;
[; ;pic18f46j50.h: 14869: unsigned T1CKPS0 :1;
[; ;pic18f46j50.h: 14870: unsigned T1CKPS1 :1;
[; ;pic18f46j50.h: 14871: unsigned TMR1CS0 :1;
[; ;pic18f46j50.h: 14872: unsigned TMR1CS1 :1;
[; ;pic18f46j50.h: 14873: };
[; ;pic18f46j50.h: 14874: struct {
[; ;pic18f46j50.h: 14875: unsigned :1;
[; ;pic18f46j50.h: 14876: unsigned RD161 :1;
[; ;pic18f46j50.h: 14877: unsigned T1SYNC1 :1;
[; ;pic18f46j50.h: 14878: unsigned T1OSCEN1 :1;
[; ;pic18f46j50.h: 14879: unsigned T1CKPS01 :1;
[; ;pic18f46j50.h: 14880: unsigned T1CKPS11 :1;
[; ;pic18f46j50.h: 14881: unsigned TMR1CS01 :1;
[; ;pic18f46j50.h: 14882: unsigned TMR1CS11 :1;
[; ;pic18f46j50.h: 14883: };
[; ;pic18f46j50.h: 14884: struct {
[; ;pic18f46j50.h: 14885: unsigned :3;
[; ;pic18f46j50.h: 14886: unsigned SOSCEN :1;
[; ;pic18f46j50.h: 14887: };
[; ;pic18f46j50.h: 14888: struct {
[; ;pic18f46j50.h: 14889: unsigned :7;
[; ;pic18f46j50.h: 14890: unsigned T1RD16 :1;
[; ;pic18f46j50.h: 14891: };
[; ;pic18f46j50.h: 14892: } T1CONbits_t;
[; ;pic18f46j50.h: 14893: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f46j50.h: 14992: extern volatile unsigned short TMR1 @ 0xFCE;
"14994
[; ;pic18f46j50.h: 14994: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f46j50.h: 14998: extern volatile unsigned char TMR1L @ 0xFCE;
"15000
[; ;pic18f46j50.h: 15000: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f46j50.h: 15003: typedef union {
[; ;pic18f46j50.h: 15004: struct {
[; ;pic18f46j50.h: 15005: unsigned TMR1L :8;
[; ;pic18f46j50.h: 15006: };
[; ;pic18f46j50.h: 15007: } TMR1Lbits_t;
[; ;pic18f46j50.h: 15008: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18f46j50.h: 15017: extern volatile unsigned char TMR1H @ 0xFCF;
"15019
[; ;pic18f46j50.h: 15019: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f46j50.h: 15022: typedef union {
[; ;pic18f46j50.h: 15023: struct {
[; ;pic18f46j50.h: 15024: unsigned TMR1H :8;
[; ;pic18f46j50.h: 15025: };
[; ;pic18f46j50.h: 15026: } TMR1Hbits_t;
[; ;pic18f46j50.h: 15027: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18f46j50.h: 15036: extern volatile unsigned char RCON @ 0xFD0;
"15038
[; ;pic18f46j50.h: 15038: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f46j50.h: 15041: typedef union {
[; ;pic18f46j50.h: 15042: struct {
[; ;pic18f46j50.h: 15043: unsigned NOT_BOR :1;
[; ;pic18f46j50.h: 15044: };
[; ;pic18f46j50.h: 15045: struct {
[; ;pic18f46j50.h: 15046: unsigned :1;
[; ;pic18f46j50.h: 15047: unsigned NOT_POR :1;
[; ;pic18f46j50.h: 15048: };
[; ;pic18f46j50.h: 15049: struct {
[; ;pic18f46j50.h: 15050: unsigned :2;
[; ;pic18f46j50.h: 15051: unsigned NOT_PD :1;
[; ;pic18f46j50.h: 15052: };
[; ;pic18f46j50.h: 15053: struct {
[; ;pic18f46j50.h: 15054: unsigned :3;
[; ;pic18f46j50.h: 15055: unsigned NOT_TO :1;
[; ;pic18f46j50.h: 15056: };
[; ;pic18f46j50.h: 15057: struct {
[; ;pic18f46j50.h: 15058: unsigned :4;
[; ;pic18f46j50.h: 15059: unsigned NOT_RI :1;
[; ;pic18f46j50.h: 15060: };
[; ;pic18f46j50.h: 15061: struct {
[; ;pic18f46j50.h: 15062: unsigned :5;
[; ;pic18f46j50.h: 15063: unsigned NOT_CM :1;
[; ;pic18f46j50.h: 15064: };
[; ;pic18f46j50.h: 15065: struct {
[; ;pic18f46j50.h: 15066: unsigned nBOR :1;
[; ;pic18f46j50.h: 15067: unsigned nPOR :1;
[; ;pic18f46j50.h: 15068: unsigned nPD :1;
[; ;pic18f46j50.h: 15069: unsigned nTO :1;
[; ;pic18f46j50.h: 15070: unsigned nRI :1;
[; ;pic18f46j50.h: 15071: unsigned nCM :1;
[; ;pic18f46j50.h: 15072: unsigned :1;
[; ;pic18f46j50.h: 15073: unsigned IPEN :1;
[; ;pic18f46j50.h: 15074: };
[; ;pic18f46j50.h: 15075: struct {
[; ;pic18f46j50.h: 15076: unsigned BOR :1;
[; ;pic18f46j50.h: 15077: unsigned POR :1;
[; ;pic18f46j50.h: 15078: unsigned PD :1;
[; ;pic18f46j50.h: 15079: unsigned TO :1;
[; ;pic18f46j50.h: 15080: unsigned RI :1;
[; ;pic18f46j50.h: 15081: unsigned CM :1;
[; ;pic18f46j50.h: 15082: };
[; ;pic18f46j50.h: 15083: } RCONbits_t;
[; ;pic18f46j50.h: 15084: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f46j50.h: 15183: extern volatile unsigned char CM2CON @ 0xFD1;
"15185
[; ;pic18f46j50.h: 15185: asm("CM2CON equ 0FD1h");
[; <" CM2CON equ 0FD1h ;# ">
[; ;pic18f46j50.h: 15188: extern volatile unsigned char CM2CON1 @ 0xFD1;
"15190
[; ;pic18f46j50.h: 15190: asm("CM2CON1 equ 0FD1h");
[; <" CM2CON1 equ 0FD1h ;# ">
[; ;pic18f46j50.h: 15193: typedef union {
[; ;pic18f46j50.h: 15194: struct {
[; ;pic18f46j50.h: 15195: unsigned CCH :2;
[; ;pic18f46j50.h: 15196: unsigned CREF :1;
[; ;pic18f46j50.h: 15197: unsigned EVPOL :2;
[; ;pic18f46j50.h: 15198: unsigned CPOL :1;
[; ;pic18f46j50.h: 15199: unsigned COE :1;
[; ;pic18f46j50.h: 15200: unsigned CON :1;
[; ;pic18f46j50.h: 15201: };
[; ;pic18f46j50.h: 15202: struct {
[; ;pic18f46j50.h: 15203: unsigned CCH0 :1;
[; ;pic18f46j50.h: 15204: unsigned CCH1 :1;
[; ;pic18f46j50.h: 15205: unsigned :1;
[; ;pic18f46j50.h: 15206: unsigned EVPOL0 :1;
[; ;pic18f46j50.h: 15207: unsigned EVPOL1 :1;
[; ;pic18f46j50.h: 15208: };
[; ;pic18f46j50.h: 15209: struct {
[; ;pic18f46j50.h: 15210: unsigned CCH02 :1;
[; ;pic18f46j50.h: 15211: };
[; ;pic18f46j50.h: 15212: struct {
[; ;pic18f46j50.h: 15213: unsigned :1;
[; ;pic18f46j50.h: 15214: unsigned CCH12 :1;
[; ;pic18f46j50.h: 15215: };
[; ;pic18f46j50.h: 15216: struct {
[; ;pic18f46j50.h: 15217: unsigned :6;
[; ;pic18f46j50.h: 15218: unsigned COE2 :1;
[; ;pic18f46j50.h: 15219: };
[; ;pic18f46j50.h: 15220: struct {
[; ;pic18f46j50.h: 15221: unsigned :7;
[; ;pic18f46j50.h: 15222: unsigned CON2 :1;
[; ;pic18f46j50.h: 15223: };
[; ;pic18f46j50.h: 15224: struct {
[; ;pic18f46j50.h: 15225: unsigned :5;
[; ;pic18f46j50.h: 15226: unsigned CPOL2 :1;
[; ;pic18f46j50.h: 15227: };
[; ;pic18f46j50.h: 15228: struct {
[; ;pic18f46j50.h: 15229: unsigned :2;
[; ;pic18f46j50.h: 15230: unsigned CREF2 :1;
[; ;pic18f46j50.h: 15231: };
[; ;pic18f46j50.h: 15232: struct {
[; ;pic18f46j50.h: 15233: unsigned :3;
[; ;pic18f46j50.h: 15234: unsigned EVPOL02 :1;
[; ;pic18f46j50.h: 15235: };
[; ;pic18f46j50.h: 15236: struct {
[; ;pic18f46j50.h: 15237: unsigned :4;
[; ;pic18f46j50.h: 15238: unsigned EVPOL12 :1;
[; ;pic18f46j50.h: 15239: };
[; ;pic18f46j50.h: 15240: } CM2CONbits_t;
[; ;pic18f46j50.h: 15241: extern volatile CM2CONbits_t CM2CONbits @ 0xFD1;
[; ;pic18f46j50.h: 15334: typedef union {
[; ;pic18f46j50.h: 15335: struct {
[; ;pic18f46j50.h: 15336: unsigned CCH :2;
[; ;pic18f46j50.h: 15337: unsigned CREF :1;
[; ;pic18f46j50.h: 15338: unsigned EVPOL :2;
[; ;pic18f46j50.h: 15339: unsigned CPOL :1;
[; ;pic18f46j50.h: 15340: unsigned COE :1;
[; ;pic18f46j50.h: 15341: unsigned CON :1;
[; ;pic18f46j50.h: 15342: };
[; ;pic18f46j50.h: 15343: struct {
[; ;pic18f46j50.h: 15344: unsigned CCH0 :1;
[; ;pic18f46j50.h: 15345: unsigned CCH1 :1;
[; ;pic18f46j50.h: 15346: unsigned :1;
[; ;pic18f46j50.h: 15347: unsigned EVPOL0 :1;
[; ;pic18f46j50.h: 15348: unsigned EVPOL1 :1;
[; ;pic18f46j50.h: 15349: };
[; ;pic18f46j50.h: 15350: struct {
[; ;pic18f46j50.h: 15351: unsigned CCH02 :1;
[; ;pic18f46j50.h: 15352: };
[; ;pic18f46j50.h: 15353: struct {
[; ;pic18f46j50.h: 15354: unsigned :1;
[; ;pic18f46j50.h: 15355: unsigned CCH12 :1;
[; ;pic18f46j50.h: 15356: };
[; ;pic18f46j50.h: 15357: struct {
[; ;pic18f46j50.h: 15358: unsigned :6;
[; ;pic18f46j50.h: 15359: unsigned COE2 :1;
[; ;pic18f46j50.h: 15360: };
[; ;pic18f46j50.h: 15361: struct {
[; ;pic18f46j50.h: 15362: unsigned :7;
[; ;pic18f46j50.h: 15363: unsigned CON2 :1;
[; ;pic18f46j50.h: 15364: };
[; ;pic18f46j50.h: 15365: struct {
[; ;pic18f46j50.h: 15366: unsigned :5;
[; ;pic18f46j50.h: 15367: unsigned CPOL2 :1;
[; ;pic18f46j50.h: 15368: };
[; ;pic18f46j50.h: 15369: struct {
[; ;pic18f46j50.h: 15370: unsigned :2;
[; ;pic18f46j50.h: 15371: unsigned CREF2 :1;
[; ;pic18f46j50.h: 15372: };
[; ;pic18f46j50.h: 15373: struct {
[; ;pic18f46j50.h: 15374: unsigned :3;
[; ;pic18f46j50.h: 15375: unsigned EVPOL02 :1;
[; ;pic18f46j50.h: 15376: };
[; ;pic18f46j50.h: 15377: struct {
[; ;pic18f46j50.h: 15378: unsigned :4;
[; ;pic18f46j50.h: 15379: unsigned EVPOL12 :1;
[; ;pic18f46j50.h: 15380: };
[; ;pic18f46j50.h: 15381: } CM2CON1bits_t;
[; ;pic18f46j50.h: 15382: extern volatile CM2CON1bits_t CM2CON1bits @ 0xFD1;
[; ;pic18f46j50.h: 15476: extern volatile unsigned char CM1CON @ 0xFD2;
"15478
[; ;pic18f46j50.h: 15478: asm("CM1CON equ 0FD2h");
[; <" CM1CON equ 0FD2h ;# ">
[; ;pic18f46j50.h: 15481: extern volatile unsigned char CM1CON1 @ 0xFD2;
"15483
[; ;pic18f46j50.h: 15483: asm("CM1CON1 equ 0FD2h");
[; <" CM1CON1 equ 0FD2h ;# ">
[; ;pic18f46j50.h: 15486: typedef union {
[; ;pic18f46j50.h: 15487: struct {
[; ;pic18f46j50.h: 15488: unsigned CCH :2;
[; ;pic18f46j50.h: 15489: unsigned CREF :1;
[; ;pic18f46j50.h: 15490: unsigned EVPOL :2;
[; ;pic18f46j50.h: 15491: unsigned CPOL :1;
[; ;pic18f46j50.h: 15492: unsigned COE :1;
[; ;pic18f46j50.h: 15493: unsigned CON :1;
[; ;pic18f46j50.h: 15494: };
[; ;pic18f46j50.h: 15495: struct {
[; ;pic18f46j50.h: 15496: unsigned CCH0 :1;
[; ;pic18f46j50.h: 15497: unsigned CCH1 :1;
[; ;pic18f46j50.h: 15498: unsigned :1;
[; ;pic18f46j50.h: 15499: unsigned EVPOL0 :1;
[; ;pic18f46j50.h: 15500: unsigned EVPOL1 :1;
[; ;pic18f46j50.h: 15501: };
[; ;pic18f46j50.h: 15502: struct {
[; ;pic18f46j50.h: 15503: unsigned CCH01 :1;
[; ;pic18f46j50.h: 15504: unsigned CCH11 :1;
[; ;pic18f46j50.h: 15505: unsigned CREF1 :1;
[; ;pic18f46j50.h: 15506: unsigned EVPOL01 :1;
[; ;pic18f46j50.h: 15507: unsigned EVPOL11 :1;
[; ;pic18f46j50.h: 15508: unsigned CPOL1 :1;
[; ;pic18f46j50.h: 15509: unsigned COE1 :1;
[; ;pic18f46j50.h: 15510: unsigned CON1 :1;
[; ;pic18f46j50.h: 15511: };
[; ;pic18f46j50.h: 15512: struct {
[; ;pic18f46j50.h: 15513: unsigned C1CH0 :1;
[; ;pic18f46j50.h: 15514: };
[; ;pic18f46j50.h: 15515: struct {
[; ;pic18f46j50.h: 15516: unsigned :1;
[; ;pic18f46j50.h: 15517: unsigned C1CH1 :1;
[; ;pic18f46j50.h: 15518: };
[; ;pic18f46j50.h: 15519: } CM1CONbits_t;
[; ;pic18f46j50.h: 15520: extern volatile CM1CONbits_t CM1CONbits @ 0xFD2;
[; ;pic18f46j50.h: 15623: typedef union {
[; ;pic18f46j50.h: 15624: struct {
[; ;pic18f46j50.h: 15625: unsigned CCH :2;
[; ;pic18f46j50.h: 15626: unsigned CREF :1;
[; ;pic18f46j50.h: 15627: unsigned EVPOL :2;
[; ;pic18f46j50.h: 15628: unsigned CPOL :1;
[; ;pic18f46j50.h: 15629: unsigned COE :1;
[; ;pic18f46j50.h: 15630: unsigned CON :1;
[; ;pic18f46j50.h: 15631: };
[; ;pic18f46j50.h: 15632: struct {
[; ;pic18f46j50.h: 15633: unsigned CCH0 :1;
[; ;pic18f46j50.h: 15634: unsigned CCH1 :1;
[; ;pic18f46j50.h: 15635: unsigned :1;
[; ;pic18f46j50.h: 15636: unsigned EVPOL0 :1;
[; ;pic18f46j50.h: 15637: unsigned EVPOL1 :1;
[; ;pic18f46j50.h: 15638: };
[; ;pic18f46j50.h: 15639: struct {
[; ;pic18f46j50.h: 15640: unsigned CCH01 :1;
[; ;pic18f46j50.h: 15641: unsigned CCH11 :1;
[; ;pic18f46j50.h: 15642: unsigned CREF1 :1;
[; ;pic18f46j50.h: 15643: unsigned EVPOL01 :1;
[; ;pic18f46j50.h: 15644: unsigned EVPOL11 :1;
[; ;pic18f46j50.h: 15645: unsigned CPOL1 :1;
[; ;pic18f46j50.h: 15646: unsigned COE1 :1;
[; ;pic18f46j50.h: 15647: unsigned CON1 :1;
[; ;pic18f46j50.h: 15648: };
[; ;pic18f46j50.h: 15649: struct {
[; ;pic18f46j50.h: 15650: unsigned C1CH0 :1;
[; ;pic18f46j50.h: 15651: };
[; ;pic18f46j50.h: 15652: struct {
[; ;pic18f46j50.h: 15653: unsigned :1;
[; ;pic18f46j50.h: 15654: unsigned C1CH1 :1;
[; ;pic18f46j50.h: 15655: };
[; ;pic18f46j50.h: 15656: } CM1CON1bits_t;
[; ;pic18f46j50.h: 15657: extern volatile CM1CON1bits_t CM1CON1bits @ 0xFD2;
[; ;pic18f46j50.h: 15761: extern volatile unsigned char OSCCON @ 0xFD3;
"15763
[; ;pic18f46j50.h: 15763: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f46j50.h: 15766: typedef union {
[; ;pic18f46j50.h: 15767: struct {
[; ;pic18f46j50.h: 15768: unsigned SCS :2;
[; ;pic18f46j50.h: 15769: unsigned :1;
[; ;pic18f46j50.h: 15770: unsigned OSTS :1;
[; ;pic18f46j50.h: 15771: unsigned IRCF :3;
[; ;pic18f46j50.h: 15772: unsigned IDLEN :1;
[; ;pic18f46j50.h: 15773: };
[; ;pic18f46j50.h: 15774: struct {
[; ;pic18f46j50.h: 15775: unsigned SCS0 :1;
[; ;pic18f46j50.h: 15776: unsigned SCS1 :1;
[; ;pic18f46j50.h: 15777: unsigned :2;
[; ;pic18f46j50.h: 15778: unsigned IRCF0 :1;
[; ;pic18f46j50.h: 15779: unsigned IRCF1 :1;
[; ;pic18f46j50.h: 15780: unsigned IRCF2 :1;
[; ;pic18f46j50.h: 15781: };
[; ;pic18f46j50.h: 15782: } OSCCONbits_t;
[; ;pic18f46j50.h: 15783: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f46j50.h: 15832: extern volatile unsigned char T0CON @ 0xFD5;
"15834
[; ;pic18f46j50.h: 15834: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f46j50.h: 15837: typedef union {
[; ;pic18f46j50.h: 15838: struct {
[; ;pic18f46j50.h: 15839: unsigned T0PS :3;
[; ;pic18f46j50.h: 15840: unsigned PSA :1;
[; ;pic18f46j50.h: 15841: unsigned T0SE :1;
[; ;pic18f46j50.h: 15842: unsigned T0CS :1;
[; ;pic18f46j50.h: 15843: unsigned T08BIT :1;
[; ;pic18f46j50.h: 15844: unsigned TMR0ON :1;
[; ;pic18f46j50.h: 15845: };
[; ;pic18f46j50.h: 15846: struct {
[; ;pic18f46j50.h: 15847: unsigned T0PS0 :1;
[; ;pic18f46j50.h: 15848: unsigned T0PS1 :1;
[; ;pic18f46j50.h: 15849: unsigned T0PS2 :1;
[; ;pic18f46j50.h: 15850: };
[; ;pic18f46j50.h: 15851: } T0CONbits_t;
[; ;pic18f46j50.h: 15852: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f46j50.h: 15901: extern volatile unsigned short TMR0 @ 0xFD6;
"15903
[; ;pic18f46j50.h: 15903: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f46j50.h: 15907: extern volatile unsigned char TMR0L @ 0xFD6;
"15909
[; ;pic18f46j50.h: 15909: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f46j50.h: 15912: typedef union {
[; ;pic18f46j50.h: 15913: struct {
[; ;pic18f46j50.h: 15914: unsigned TMR0L :8;
[; ;pic18f46j50.h: 15915: };
[; ;pic18f46j50.h: 15916: } TMR0Lbits_t;
[; ;pic18f46j50.h: 15917: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18f46j50.h: 15926: extern volatile unsigned char TMR0H @ 0xFD7;
"15928
[; ;pic18f46j50.h: 15928: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f46j50.h: 15931: typedef union {
[; ;pic18f46j50.h: 15932: struct {
[; ;pic18f46j50.h: 15933: unsigned TMR0H :8;
[; ;pic18f46j50.h: 15934: };
[; ;pic18f46j50.h: 15935: } TMR0Hbits_t;
[; ;pic18f46j50.h: 15936: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18f46j50.h: 15945: extern volatile unsigned char STATUS @ 0xFD8;
"15947
[; ;pic18f46j50.h: 15947: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f46j50.h: 15950: typedef union {
[; ;pic18f46j50.h: 15951: struct {
[; ;pic18f46j50.h: 15952: unsigned C :1;
[; ;pic18f46j50.h: 15953: unsigned DC :1;
[; ;pic18f46j50.h: 15954: unsigned Z :1;
[; ;pic18f46j50.h: 15955: unsigned OV :1;
[; ;pic18f46j50.h: 15956: unsigned N :1;
[; ;pic18f46j50.h: 15957: };
[; ;pic18f46j50.h: 15958: struct {
[; ;pic18f46j50.h: 15959: unsigned CARRY :1;
[; ;pic18f46j50.h: 15960: };
[; ;pic18f46j50.h: 15961: struct {
[; ;pic18f46j50.h: 15962: unsigned :4;
[; ;pic18f46j50.h: 15963: unsigned NEGATIVE :1;
[; ;pic18f46j50.h: 15964: };
[; ;pic18f46j50.h: 15965: struct {
[; ;pic18f46j50.h: 15966: unsigned :3;
[; ;pic18f46j50.h: 15967: unsigned OVERFLOW :1;
[; ;pic18f46j50.h: 15968: };
[; ;pic18f46j50.h: 15969: struct {
[; ;pic18f46j50.h: 15970: unsigned :2;
[; ;pic18f46j50.h: 15971: unsigned ZERO :1;
[; ;pic18f46j50.h: 15972: };
[; ;pic18f46j50.h: 15973: } STATUSbits_t;
[; ;pic18f46j50.h: 15974: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f46j50.h: 16023: extern volatile unsigned short FSR2 @ 0xFD9;
"16025
[; ;pic18f46j50.h: 16025: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f46j50.h: 16029: extern volatile unsigned char FSR2L @ 0xFD9;
"16031
[; ;pic18f46j50.h: 16031: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f46j50.h: 16034: typedef union {
[; ;pic18f46j50.h: 16035: struct {
[; ;pic18f46j50.h: 16036: unsigned FSR2L :8;
[; ;pic18f46j50.h: 16037: };
[; ;pic18f46j50.h: 16038: } FSR2Lbits_t;
[; ;pic18f46j50.h: 16039: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f46j50.h: 16048: extern volatile unsigned char FSR2H @ 0xFDA;
"16050
[; ;pic18f46j50.h: 16050: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f46j50.h: 16054: extern volatile unsigned char PLUSW2 @ 0xFDB;
"16056
[; ;pic18f46j50.h: 16056: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f46j50.h: 16059: typedef union {
[; ;pic18f46j50.h: 16060: struct {
[; ;pic18f46j50.h: 16061: unsigned PLUSW2 :8;
[; ;pic18f46j50.h: 16062: };
[; ;pic18f46j50.h: 16063: } PLUSW2bits_t;
[; ;pic18f46j50.h: 16064: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f46j50.h: 16073: extern volatile unsigned char PREINC2 @ 0xFDC;
"16075
[; ;pic18f46j50.h: 16075: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f46j50.h: 16078: typedef union {
[; ;pic18f46j50.h: 16079: struct {
[; ;pic18f46j50.h: 16080: unsigned PREINC2 :8;
[; ;pic18f46j50.h: 16081: };
[; ;pic18f46j50.h: 16082: } PREINC2bits_t;
[; ;pic18f46j50.h: 16083: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f46j50.h: 16092: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"16094
[; ;pic18f46j50.h: 16094: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f46j50.h: 16097: typedef union {
[; ;pic18f46j50.h: 16098: struct {
[; ;pic18f46j50.h: 16099: unsigned POSTDEC2 :8;
[; ;pic18f46j50.h: 16100: };
[; ;pic18f46j50.h: 16101: } POSTDEC2bits_t;
[; ;pic18f46j50.h: 16102: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f46j50.h: 16111: extern volatile unsigned char POSTINC2 @ 0xFDE;
"16113
[; ;pic18f46j50.h: 16113: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f46j50.h: 16116: typedef union {
[; ;pic18f46j50.h: 16117: struct {
[; ;pic18f46j50.h: 16118: unsigned POSTINC2 :8;
[; ;pic18f46j50.h: 16119: };
[; ;pic18f46j50.h: 16120: } POSTINC2bits_t;
[; ;pic18f46j50.h: 16121: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f46j50.h: 16130: extern volatile unsigned char INDF2 @ 0xFDF;
"16132
[; ;pic18f46j50.h: 16132: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f46j50.h: 16135: typedef union {
[; ;pic18f46j50.h: 16136: struct {
[; ;pic18f46j50.h: 16137: unsigned INDF2 :8;
[; ;pic18f46j50.h: 16138: };
[; ;pic18f46j50.h: 16139: } INDF2bits_t;
[; ;pic18f46j50.h: 16140: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f46j50.h: 16149: extern volatile unsigned char BSR @ 0xFE0;
"16151
[; ;pic18f46j50.h: 16151: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f46j50.h: 16155: extern volatile unsigned short FSR1 @ 0xFE1;
"16157
[; ;pic18f46j50.h: 16157: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f46j50.h: 16161: extern volatile unsigned char FSR1L @ 0xFE1;
"16163
[; ;pic18f46j50.h: 16163: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f46j50.h: 16166: typedef union {
[; ;pic18f46j50.h: 16167: struct {
[; ;pic18f46j50.h: 16168: unsigned FSR1L :8;
[; ;pic18f46j50.h: 16169: };
[; ;pic18f46j50.h: 16170: } FSR1Lbits_t;
[; ;pic18f46j50.h: 16171: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f46j50.h: 16180: extern volatile unsigned char FSR1H @ 0xFE2;
"16182
[; ;pic18f46j50.h: 16182: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f46j50.h: 16186: extern volatile unsigned char PLUSW1 @ 0xFE3;
"16188
[; ;pic18f46j50.h: 16188: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f46j50.h: 16191: typedef union {
[; ;pic18f46j50.h: 16192: struct {
[; ;pic18f46j50.h: 16193: unsigned PLUSW1 :8;
[; ;pic18f46j50.h: 16194: };
[; ;pic18f46j50.h: 16195: } PLUSW1bits_t;
[; ;pic18f46j50.h: 16196: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f46j50.h: 16205: extern volatile unsigned char PREINC1 @ 0xFE4;
"16207
[; ;pic18f46j50.h: 16207: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f46j50.h: 16210: typedef union {
[; ;pic18f46j50.h: 16211: struct {
[; ;pic18f46j50.h: 16212: unsigned PREINC1 :8;
[; ;pic18f46j50.h: 16213: };
[; ;pic18f46j50.h: 16214: } PREINC1bits_t;
[; ;pic18f46j50.h: 16215: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f46j50.h: 16224: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"16226
[; ;pic18f46j50.h: 16226: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f46j50.h: 16229: typedef union {
[; ;pic18f46j50.h: 16230: struct {
[; ;pic18f46j50.h: 16231: unsigned POSTDEC1 :8;
[; ;pic18f46j50.h: 16232: };
[; ;pic18f46j50.h: 16233: } POSTDEC1bits_t;
[; ;pic18f46j50.h: 16234: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f46j50.h: 16243: extern volatile unsigned char POSTINC1 @ 0xFE6;
"16245
[; ;pic18f46j50.h: 16245: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f46j50.h: 16248: typedef union {
[; ;pic18f46j50.h: 16249: struct {
[; ;pic18f46j50.h: 16250: unsigned POSTINC1 :8;
[; ;pic18f46j50.h: 16251: };
[; ;pic18f46j50.h: 16252: } POSTINC1bits_t;
[; ;pic18f46j50.h: 16253: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f46j50.h: 16262: extern volatile unsigned char INDF1 @ 0xFE7;
"16264
[; ;pic18f46j50.h: 16264: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f46j50.h: 16267: typedef union {
[; ;pic18f46j50.h: 16268: struct {
[; ;pic18f46j50.h: 16269: unsigned INDF1 :8;
[; ;pic18f46j50.h: 16270: };
[; ;pic18f46j50.h: 16271: } INDF1bits_t;
[; ;pic18f46j50.h: 16272: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f46j50.h: 16281: extern volatile unsigned char WREG @ 0xFE8;
"16283
[; ;pic18f46j50.h: 16283: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f46j50.h: 16286: typedef union {
[; ;pic18f46j50.h: 16287: struct {
[; ;pic18f46j50.h: 16288: unsigned WREG :8;
[; ;pic18f46j50.h: 16289: };
[; ;pic18f46j50.h: 16290: } WREGbits_t;
[; ;pic18f46j50.h: 16291: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f46j50.h: 16300: extern volatile unsigned short FSR0 @ 0xFE9;
"16302
[; ;pic18f46j50.h: 16302: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f46j50.h: 16306: extern volatile unsigned char FSR0L @ 0xFE9;
"16308
[; ;pic18f46j50.h: 16308: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f46j50.h: 16311: typedef union {
[; ;pic18f46j50.h: 16312: struct {
[; ;pic18f46j50.h: 16313: unsigned FSR0L :8;
[; ;pic18f46j50.h: 16314: };
[; ;pic18f46j50.h: 16315: } FSR0Lbits_t;
[; ;pic18f46j50.h: 16316: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f46j50.h: 16325: extern volatile unsigned char FSR0H @ 0xFEA;
"16327
[; ;pic18f46j50.h: 16327: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f46j50.h: 16331: extern volatile unsigned char PLUSW0 @ 0xFEB;
"16333
[; ;pic18f46j50.h: 16333: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f46j50.h: 16336: typedef union {
[; ;pic18f46j50.h: 16337: struct {
[; ;pic18f46j50.h: 16338: unsigned PLUSW0 :8;
[; ;pic18f46j50.h: 16339: };
[; ;pic18f46j50.h: 16340: } PLUSW0bits_t;
[; ;pic18f46j50.h: 16341: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f46j50.h: 16350: extern volatile unsigned char PREINC0 @ 0xFEC;
"16352
[; ;pic18f46j50.h: 16352: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f46j50.h: 16355: typedef union {
[; ;pic18f46j50.h: 16356: struct {
[; ;pic18f46j50.h: 16357: unsigned PREINC0 :8;
[; ;pic18f46j50.h: 16358: };
[; ;pic18f46j50.h: 16359: } PREINC0bits_t;
[; ;pic18f46j50.h: 16360: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f46j50.h: 16369: extern volatile unsigned char POSTDEC0 @ 0xFED;
"16371
[; ;pic18f46j50.h: 16371: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f46j50.h: 16374: typedef union {
[; ;pic18f46j50.h: 16375: struct {
[; ;pic18f46j50.h: 16376: unsigned POSTDEC0 :8;
[; ;pic18f46j50.h: 16377: };
[; ;pic18f46j50.h: 16378: } POSTDEC0bits_t;
[; ;pic18f46j50.h: 16379: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f46j50.h: 16388: extern volatile unsigned char POSTINC0 @ 0xFEE;
"16390
[; ;pic18f46j50.h: 16390: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f46j50.h: 16393: typedef union {
[; ;pic18f46j50.h: 16394: struct {
[; ;pic18f46j50.h: 16395: unsigned POSTINC0 :8;
[; ;pic18f46j50.h: 16396: };
[; ;pic18f46j50.h: 16397: } POSTINC0bits_t;
[; ;pic18f46j50.h: 16398: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f46j50.h: 16407: extern volatile unsigned char INDF0 @ 0xFEF;
"16409
[; ;pic18f46j50.h: 16409: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f46j50.h: 16412: typedef union {
[; ;pic18f46j50.h: 16413: struct {
[; ;pic18f46j50.h: 16414: unsigned INDF0 :8;
[; ;pic18f46j50.h: 16415: };
[; ;pic18f46j50.h: 16416: } INDF0bits_t;
[; ;pic18f46j50.h: 16417: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f46j50.h: 16426: extern volatile unsigned char INTCON3 @ 0xFF0;
"16428
[; ;pic18f46j50.h: 16428: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f46j50.h: 16431: typedef union {
[; ;pic18f46j50.h: 16432: struct {
[; ;pic18f46j50.h: 16433: unsigned INT1IF :1;
[; ;pic18f46j50.h: 16434: unsigned INT2IF :1;
[; ;pic18f46j50.h: 16435: unsigned INT3IF :1;
[; ;pic18f46j50.h: 16436: unsigned INT1IE :1;
[; ;pic18f46j50.h: 16437: unsigned INT2IE :1;
[; ;pic18f46j50.h: 16438: unsigned INT3IE :1;
[; ;pic18f46j50.h: 16439: unsigned INT1IP :1;
[; ;pic18f46j50.h: 16440: unsigned INT2IP :1;
[; ;pic18f46j50.h: 16441: };
[; ;pic18f46j50.h: 16442: struct {
[; ;pic18f46j50.h: 16443: unsigned INT1F :1;
[; ;pic18f46j50.h: 16444: unsigned INT2F :1;
[; ;pic18f46j50.h: 16445: unsigned INT3F :1;
[; ;pic18f46j50.h: 16446: unsigned INT1E :1;
[; ;pic18f46j50.h: 16447: unsigned INT2E :1;
[; ;pic18f46j50.h: 16448: unsigned INT3E :1;
[; ;pic18f46j50.h: 16449: unsigned INT1P :1;
[; ;pic18f46j50.h: 16450: unsigned INT2P :1;
[; ;pic18f46j50.h: 16451: };
[; ;pic18f46j50.h: 16452: } INTCON3bits_t;
[; ;pic18f46j50.h: 16453: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f46j50.h: 16537: extern volatile unsigned char INTCON2 @ 0xFF1;
"16539
[; ;pic18f46j50.h: 16539: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f46j50.h: 16542: typedef union {
[; ;pic18f46j50.h: 16543: struct {
[; ;pic18f46j50.h: 16544: unsigned :7;
[; ;pic18f46j50.h: 16545: unsigned NOT_RBPU :1;
[; ;pic18f46j50.h: 16546: };
[; ;pic18f46j50.h: 16547: struct {
[; ;pic18f46j50.h: 16548: unsigned RBIP :1;
[; ;pic18f46j50.h: 16549: unsigned INT3IP :1;
[; ;pic18f46j50.h: 16550: unsigned TMR0IP :1;
[; ;pic18f46j50.h: 16551: unsigned INTEDG3 :1;
[; ;pic18f46j50.h: 16552: unsigned INTEDG2 :1;
[; ;pic18f46j50.h: 16553: unsigned INTEDG1 :1;
[; ;pic18f46j50.h: 16554: unsigned INTEDG0 :1;
[; ;pic18f46j50.h: 16555: unsigned nRBPU :1;
[; ;pic18f46j50.h: 16556: };
[; ;pic18f46j50.h: 16557: struct {
[; ;pic18f46j50.h: 16558: unsigned :1;
[; ;pic18f46j50.h: 16559: unsigned INT3P :1;
[; ;pic18f46j50.h: 16560: unsigned T0IP :1;
[; ;pic18f46j50.h: 16561: unsigned :4;
[; ;pic18f46j50.h: 16562: unsigned RBPU :1;
[; ;pic18f46j50.h: 16563: };
[; ;pic18f46j50.h: 16564: } INTCON2bits_t;
[; ;pic18f46j50.h: 16565: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f46j50.h: 16629: extern volatile unsigned char INTCON @ 0xFF2;
"16631
[; ;pic18f46j50.h: 16631: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f46j50.h: 16634: typedef union {
[; ;pic18f46j50.h: 16635: struct {
[; ;pic18f46j50.h: 16636: unsigned RBIF :1;
[; ;pic18f46j50.h: 16637: unsigned INT0IF :1;
[; ;pic18f46j50.h: 16638: unsigned TMR0IF :1;
[; ;pic18f46j50.h: 16639: unsigned RBIE :1;
[; ;pic18f46j50.h: 16640: unsigned INT0IE :1;
[; ;pic18f46j50.h: 16641: unsigned TMR0IE :1;
[; ;pic18f46j50.h: 16642: unsigned PEIE_GIEL :1;
[; ;pic18f46j50.h: 16643: unsigned GIE_GIEH :1;
[; ;pic18f46j50.h: 16644: };
[; ;pic18f46j50.h: 16645: struct {
[; ;pic18f46j50.h: 16646: unsigned :1;
[; ;pic18f46j50.h: 16647: unsigned INT0F :1;
[; ;pic18f46j50.h: 16648: unsigned T0IF :1;
[; ;pic18f46j50.h: 16649: unsigned :1;
[; ;pic18f46j50.h: 16650: unsigned INT0E :1;
[; ;pic18f46j50.h: 16651: unsigned T0IE :1;
[; ;pic18f46j50.h: 16652: unsigned PEIE :1;
[; ;pic18f46j50.h: 16653: unsigned GIE :1;
[; ;pic18f46j50.h: 16654: };
[; ;pic18f46j50.h: 16655: struct {
[; ;pic18f46j50.h: 16656: unsigned :6;
[; ;pic18f46j50.h: 16657: unsigned GIEL :1;
[; ;pic18f46j50.h: 16658: unsigned GIEH :1;
[; ;pic18f46j50.h: 16659: };
[; ;pic18f46j50.h: 16660: } INTCONbits_t;
[; ;pic18f46j50.h: 16661: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f46j50.h: 16745: extern volatile unsigned short PROD @ 0xFF3;
"16747
[; ;pic18f46j50.h: 16747: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f46j50.h: 16751: extern volatile unsigned char PRODL @ 0xFF3;
"16753
[; ;pic18f46j50.h: 16753: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f46j50.h: 16756: typedef union {
[; ;pic18f46j50.h: 16757: struct {
[; ;pic18f46j50.h: 16758: unsigned PRODL :8;
[; ;pic18f46j50.h: 16759: };
[; ;pic18f46j50.h: 16760: } PRODLbits_t;
[; ;pic18f46j50.h: 16761: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f46j50.h: 16770: extern volatile unsigned char PRODH @ 0xFF4;
"16772
[; ;pic18f46j50.h: 16772: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f46j50.h: 16775: typedef union {
[; ;pic18f46j50.h: 16776: struct {
[; ;pic18f46j50.h: 16777: unsigned PRODH :8;
[; ;pic18f46j50.h: 16778: };
[; ;pic18f46j50.h: 16779: } PRODHbits_t;
[; ;pic18f46j50.h: 16780: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f46j50.h: 16789: extern volatile unsigned char TABLAT @ 0xFF5;
"16791
[; ;pic18f46j50.h: 16791: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f46j50.h: 16794: typedef union {
[; ;pic18f46j50.h: 16795: struct {
[; ;pic18f46j50.h: 16796: unsigned TABLAT :8;
[; ;pic18f46j50.h: 16797: };
[; ;pic18f46j50.h: 16798: } TABLATbits_t;
[; ;pic18f46j50.h: 16799: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f46j50.h: 16809: extern volatile unsigned short long TBLPTR @ 0xFF6;
"16812
[; ;pic18f46j50.h: 16812: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f46j50.h: 16816: extern volatile unsigned char TBLPTRL @ 0xFF6;
"16818
[; ;pic18f46j50.h: 16818: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f46j50.h: 16821: typedef union {
[; ;pic18f46j50.h: 16822: struct {
[; ;pic18f46j50.h: 16823: unsigned TBLPTRL :8;
[; ;pic18f46j50.h: 16824: };
[; ;pic18f46j50.h: 16825: } TBLPTRLbits_t;
[; ;pic18f46j50.h: 16826: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f46j50.h: 16835: extern volatile unsigned char TBLPTRH @ 0xFF7;
"16837
[; ;pic18f46j50.h: 16837: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f46j50.h: 16840: typedef union {
[; ;pic18f46j50.h: 16841: struct {
[; ;pic18f46j50.h: 16842: unsigned TBLPTRH :8;
[; ;pic18f46j50.h: 16843: };
[; ;pic18f46j50.h: 16844: } TBLPTRHbits_t;
[; ;pic18f46j50.h: 16845: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f46j50.h: 16854: extern volatile unsigned char TBLPTRU @ 0xFF8;
"16856
[; ;pic18f46j50.h: 16856: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f46j50.h: 16861: extern volatile unsigned short long PCLAT @ 0xFF9;
"16864
[; ;pic18f46j50.h: 16864: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f46j50.h: 16868: extern volatile unsigned short long PC @ 0xFF9;
"16871
[; ;pic18f46j50.h: 16871: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f46j50.h: 16875: extern volatile unsigned char PCL @ 0xFF9;
"16877
[; ;pic18f46j50.h: 16877: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f46j50.h: 16880: typedef union {
[; ;pic18f46j50.h: 16881: struct {
[; ;pic18f46j50.h: 16882: unsigned PCL :8;
[; ;pic18f46j50.h: 16883: };
[; ;pic18f46j50.h: 16884: } PCLbits_t;
[; ;pic18f46j50.h: 16885: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f46j50.h: 16894: extern volatile unsigned char PCLATH @ 0xFFA;
"16896
[; ;pic18f46j50.h: 16896: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f46j50.h: 16899: typedef union {
[; ;pic18f46j50.h: 16900: struct {
[; ;pic18f46j50.h: 16901: unsigned PCH :8;
[; ;pic18f46j50.h: 16902: };
[; ;pic18f46j50.h: 16903: } PCLATHbits_t;
[; ;pic18f46j50.h: 16904: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f46j50.h: 16913: extern volatile unsigned char PCLATU @ 0xFFB;
"16915
[; ;pic18f46j50.h: 16915: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f46j50.h: 16919: extern volatile unsigned char STKPTR @ 0xFFC;
"16921
[; ;pic18f46j50.h: 16921: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f46j50.h: 16924: typedef union {
[; ;pic18f46j50.h: 16925: struct {
[; ;pic18f46j50.h: 16926: unsigned STKPTR :5;
[; ;pic18f46j50.h: 16927: unsigned :1;
[; ;pic18f46j50.h: 16928: unsigned STKUNF :1;
[; ;pic18f46j50.h: 16929: unsigned STKFUL :1;
[; ;pic18f46j50.h: 16930: };
[; ;pic18f46j50.h: 16931: struct {
[; ;pic18f46j50.h: 16932: unsigned SP0 :1;
[; ;pic18f46j50.h: 16933: unsigned SP1 :1;
[; ;pic18f46j50.h: 16934: unsigned SP2 :1;
[; ;pic18f46j50.h: 16935: unsigned SP3 :1;
[; ;pic18f46j50.h: 16936: unsigned SP4 :1;
[; ;pic18f46j50.h: 16937: unsigned :2;
[; ;pic18f46j50.h: 16938: unsigned STKOVF :1;
[; ;pic18f46j50.h: 16939: };
[; ;pic18f46j50.h: 16940: } STKPTRbits_t;
[; ;pic18f46j50.h: 16941: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f46j50.h: 16991: extern volatile unsigned short long TOS @ 0xFFD;
"16994
[; ;pic18f46j50.h: 16994: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f46j50.h: 16998: extern volatile unsigned char TOSL @ 0xFFD;
"17000
[; ;pic18f46j50.h: 17000: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f46j50.h: 17003: typedef union {
[; ;pic18f46j50.h: 17004: struct {
[; ;pic18f46j50.h: 17005: unsigned TOSL :8;
[; ;pic18f46j50.h: 17006: };
[; ;pic18f46j50.h: 17007: } TOSLbits_t;
[; ;pic18f46j50.h: 17008: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f46j50.h: 17017: extern volatile unsigned char TOSH @ 0xFFE;
"17019
[; ;pic18f46j50.h: 17019: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f46j50.h: 17022: typedef union {
[; ;pic18f46j50.h: 17023: struct {
[; ;pic18f46j50.h: 17024: unsigned TOSH :8;
[; ;pic18f46j50.h: 17025: };
[; ;pic18f46j50.h: 17026: } TOSHbits_t;
[; ;pic18f46j50.h: 17027: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f46j50.h: 17036: extern volatile unsigned char TOSU @ 0xFFF;
"17038
[; ;pic18f46j50.h: 17038: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f46j50.h: 17048: extern volatile __bit __attribute__((__deprecated__)) ABDEN @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f46j50.h: 17050: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f46j50.h: 17052: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f46j50.h: 17054: extern volatile __bit __attribute__((__deprecated__)) ABDOVF @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f46j50.h: 17056: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f46j50.h: 17058: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f46j50.h: 17060: extern volatile __bit __attribute__((__deprecated__)) ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f46j50.h: 17062: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f46j50.h: 17064: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f46j50.h: 17066: extern volatile __bit __attribute__((__deprecated__)) ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f46j50.h: 17068: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f46j50.h: 17070: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f46j50.h: 17072: extern volatile __bit __attribute__((__deprecated__)) ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f46j50.h: 17074: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f46j50.h: 17076: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f46j50.h: 17078: extern volatile __bit ACQT0 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f46j50.h: 17080: extern volatile __bit ACQT1 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f46j50.h: 17082: extern volatile __bit ACQT2 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f46j50.h: 17084: extern volatile __bit ACTVIE @ (((unsigned) &UIE)*8) + 2;
[; ;pic18f46j50.h: 17086: extern volatile __bit ACTVIF @ (((unsigned) &UIR)*8) + 2;
[; ;pic18f46j50.h: 17088: extern volatile __bit __attribute__((__deprecated__)) ADCAL @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f46j50.h: 17090: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f46j50.h: 17092: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f46j50.h: 17094: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f46j50.h: 17096: extern volatile __bit __attribute__((__deprecated__)) ADDEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f46j50.h: 17098: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f46j50.h: 17100: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f46j50.h: 17102: extern volatile __bit ADDR0 @ (((unsigned) &UADDR)*8) + 0;
[; ;pic18f46j50.h: 17104: extern volatile __bit ADDR1 @ (((unsigned) &UADDR)*8) + 1;
[; ;pic18f46j50.h: 17106: extern volatile __bit ADDR2 @ (((unsigned) &UADDR)*8) + 2;
[; ;pic18f46j50.h: 17108: extern volatile __bit ADDR3 @ (((unsigned) &UADDR)*8) + 3;
[; ;pic18f46j50.h: 17110: extern volatile __bit ADDR4 @ (((unsigned) &UADDR)*8) + 4;
[; ;pic18f46j50.h: 17112: extern volatile __bit ADDR5 @ (((unsigned) &UADDR)*8) + 5;
[; ;pic18f46j50.h: 17114: extern volatile __bit ADDR6 @ (((unsigned) &UADDR)*8) + 6;
[; ;pic18f46j50.h: 17116: extern volatile __bit ADEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f46j50.h: 17118: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f46j50.h: 17120: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f46j50.h: 17122: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f46j50.h: 17124: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f46j50.h: 17126: extern volatile __bit __attribute__((__deprecated__)) ADMSK1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f46j50.h: 17128: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f46j50.h: 17130: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f46j50.h: 17132: extern volatile __bit __attribute__((__deprecated__)) ADMSK2 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f46j50.h: 17134: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f46j50.h: 17136: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f46j50.h: 17138: extern volatile __bit __attribute__((__deprecated__)) ADMSK3 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f46j50.h: 17140: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f46j50.h: 17142: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f46j50.h: 17144: extern volatile __bit __attribute__((__deprecated__)) ADMSK4 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f46j50.h: 17146: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f46j50.h: 17148: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f46j50.h: 17150: extern volatile __bit __attribute__((__deprecated__)) ADMSK5 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f46j50.h: 17152: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f46j50.h: 17154: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f46j50.h: 17156: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f46j50.h: 17158: extern volatile __bit ADRMUX0 @ (((unsigned) &PMCONH)*8) + 3;
[; ;pic18f46j50.h: 17160: extern volatile __bit ADRMUX1 @ (((unsigned) &PMCONH)*8) + 4;
[; ;pic18f46j50.h: 17162: extern volatile __bit ALP @ (((unsigned) &PMCONL)*8) + 5;
[; ;pic18f46j50.h: 17164: extern volatile __bit ALRMEN @ (((unsigned) &ALRMCFG)*8) + 7;
[; ;pic18f46j50.h: 17166: extern volatile __bit ALRMPTR0 @ (((unsigned) &ALRMCFG)*8) + 0;
[; ;pic18f46j50.h: 17168: extern volatile __bit ALRMPTR1 @ (((unsigned) &ALRMCFG)*8) + 1;
[; ;pic18f46j50.h: 17170: extern volatile __bit AMASK0 @ (((unsigned) &ALRMCFG)*8) + 2;
[; ;pic18f46j50.h: 17172: extern volatile __bit AMASK1 @ (((unsigned) &ALRMCFG)*8) + 3;
[; ;pic18f46j50.h: 17174: extern volatile __bit AMASK2 @ (((unsigned) &ALRMCFG)*8) + 4;
[; ;pic18f46j50.h: 17176: extern volatile __bit AMASK3 @ (((unsigned) &ALRMCFG)*8) + 5;
[; ;pic18f46j50.h: 17178: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j50.h: 17180: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46j50.h: 17182: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j50.h: 17184: extern volatile __bit AN11 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46j50.h: 17186: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46j50.h: 17188: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j50.h: 17190: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f46j50.h: 17192: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j50.h: 17194: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46j50.h: 17196: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46j50.h: 17198: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j50.h: 17200: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j50.h: 17202: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j50.h: 17204: extern volatile __bit ARPT0 @ (((unsigned) &ALRMRPT)*8) + 0;
[; ;pic18f46j50.h: 17206: extern volatile __bit ARPT1 @ (((unsigned) &ALRMRPT)*8) + 1;
[; ;pic18f46j50.h: 17208: extern volatile __bit ARPT2 @ (((unsigned) &ALRMRPT)*8) + 2;
[; ;pic18f46j50.h: 17210: extern volatile __bit ARPT3 @ (((unsigned) &ALRMRPT)*8) + 3;
[; ;pic18f46j50.h: 17212: extern volatile __bit ARPT4 @ (((unsigned) &ALRMRPT)*8) + 4;
[; ;pic18f46j50.h: 17214: extern volatile __bit ARPT5 @ (((unsigned) &ALRMRPT)*8) + 5;
[; ;pic18f46j50.h: 17216: extern volatile __bit ARPT6 @ (((unsigned) &ALRMRPT)*8) + 6;
[; ;pic18f46j50.h: 17218: extern volatile __bit ARPT7 @ (((unsigned) &ALRMRPT)*8) + 7;
[; ;pic18f46j50.h: 17220: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f46j50.h: 17222: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f46j50.h: 17224: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f46j50.h: 17226: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f46j50.h: 17228: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f46j50.h: 17230: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f46j50.h: 17232: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f46j50.h: 17234: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f46j50.h: 17236: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f46j50.h: 17238: extern volatile __bit BEP @ (((unsigned) &PMCONL)*8) + 2;
[; ;pic18f46j50.h: 17240: extern volatile __bit __attribute__((__deprecated__)) BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f46j50.h: 17242: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f46j50.h: 17244: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f46j50.h: 17246: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18f46j50.h: 17248: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f46j50.h: 17250: extern volatile __bit __attribute__((__deprecated__)) BRG16 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f46j50.h: 17252: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f46j50.h: 17254: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f46j50.h: 17256: extern volatile __bit __attribute__((__deprecated__)) BRGH @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f46j50.h: 17258: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f46j50.h: 17260: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f46j50.h: 17262: extern volatile __bit BTOEE @ (((unsigned) &UEIE)*8) + 4;
[; ;pic18f46j50.h: 17264: extern volatile __bit BTOEF @ (((unsigned) &UEIR)*8) + 4;
[; ;pic18f46j50.h: 17266: extern volatile __bit BTSEE @ (((unsigned) &UEIE)*8) + 7;
[; ;pic18f46j50.h: 17268: extern volatile __bit BTSEF @ (((unsigned) &UEIR)*8) + 7;
[; ;pic18f46j50.h: 17270: extern volatile __bit BUSY @ (((unsigned) &PMMODEH)*8) + 7;
[; ;pic18f46j50.h: 17272: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f46j50.h: 17274: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f46j50.h: 17276: extern volatile __bit C1INA @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j50.h: 17278: extern volatile __bit C1INB @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f46j50.h: 17280: extern volatile __bit C2INA @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46j50.h: 17282: extern volatile __bit C2INB @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j50.h: 17284: extern volatile __bit CAL0 @ (((unsigned) &RTCCAL)*8) + 0;
[; ;pic18f46j50.h: 17286: extern volatile __bit CAL1 @ (((unsigned) &RTCCAL)*8) + 1;
[; ;pic18f46j50.h: 17288: extern volatile __bit CAL2 @ (((unsigned) &RTCCAL)*8) + 2;
[; ;pic18f46j50.h: 17290: extern volatile __bit CAL3 @ (((unsigned) &RTCCAL)*8) + 3;
[; ;pic18f46j50.h: 17292: extern volatile __bit CAL4 @ (((unsigned) &RTCCAL)*8) + 4;
[; ;pic18f46j50.h: 17294: extern volatile __bit CAL5 @ (((unsigned) &RTCCAL)*8) + 5;
[; ;pic18f46j50.h: 17296: extern volatile __bit CAL6 @ (((unsigned) &RTCCAL)*8) + 6;
[; ;pic18f46j50.h: 17298: extern volatile __bit CAL7 @ (((unsigned) &RTCCAL)*8) + 7;
[; ;pic18f46j50.h: 17300: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f46j50.h: 17302: extern volatile __bit __attribute__((__deprecated__)) CCH0 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f46j50.h: 17304: extern volatile __bit CCH01 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f46j50.h: 17306: extern volatile __bit CCH02 @ (((unsigned) &CM2CON)*8) + 0;
[; ;pic18f46j50.h: 17308: extern volatile __bit __attribute__((__deprecated__)) CCH1 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f46j50.h: 17310: extern volatile __bit CCH11 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f46j50.h: 17312: extern volatile __bit CCH12 @ (((unsigned) &CM2CON)*8) + 1;
[; ;pic18f46j50.h: 17314: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j50.h: 17316: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f46j50.h: 17318: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f46j50.h: 17320: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f46j50.h: 17322: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f46j50.h: 17324: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f46j50.h: 17326: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f46j50.h: 17328: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f46j50.h: 17330: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f46j50.h: 17332: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f46j50.h: 17334: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j50.h: 17336: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f46j50.h: 17338: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f46j50.h: 17340: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f46j50.h: 17342: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f46j50.h: 17344: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f46j50.h: 17346: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f46j50.h: 17348: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f46j50.h: 17350: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f46j50.h: 17352: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f46j50.h: 17354: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f46j50.h: 17356: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j50.h: 17358: extern volatile __bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f46j50.h: 17360: extern volatile __bit CHIME @ (((unsigned) &ALRMCFG)*8) + 6;
[; ;pic18f46j50.h: 17362: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f46j50.h: 17364: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f46j50.h: 17366: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f46j50.h: 17368: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f46j50.h: 17370: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f46j50.h: 17372: extern volatile __bit CK1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46j50.h: 17374: extern volatile __bit __attribute__((__deprecated__)) CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f46j50.h: 17376: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f46j50.h: 17378: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f46j50.h: 17380: extern volatile __bit __attribute__((__deprecated__)) CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f46j50.h: 17382: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f46j50.h: 17384: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f46j50.h: 17386: extern volatile __bit CKTXP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f46j50.h: 17388: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f46j50.h: 17390: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f46j50.h: 17392: extern volatile __bit CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f46j50.h: 17394: extern volatile __bit CM1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f46j50.h: 17396: extern volatile __bit CM1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f46j50.h: 17398: extern volatile __bit CM1IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f46j50.h: 17400: extern volatile __bit CM2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f46j50.h: 17402: extern volatile __bit CM2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f46j50.h: 17404: extern volatile __bit CM2IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f46j50.h: 17406: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f46j50.h: 17408: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f46j50.h: 17410: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f46j50.h: 17412: extern volatile __bit __attribute__((__deprecated__)) CMPL0 @ (((unsigned) &PSTR1CON)*8) + 6;
[; ;pic18f46j50.h: 17414: extern volatile __bit CMPL02 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f46j50.h: 17416: extern volatile __bit __attribute__((__deprecated__)) CMPL1 @ (((unsigned) &PSTR1CON)*8) + 7;
[; ;pic18f46j50.h: 17418: extern volatile __bit CMPL12 @ (((unsigned) &PSTR2CON)*8) + 7;
[; ;pic18f46j50.h: 17420: extern volatile __bit __attribute__((__deprecated__)) COE @ (((unsigned) &CM1CON)*8) + 6;
[; ;pic18f46j50.h: 17422: extern volatile __bit COE1 @ (((unsigned) &CM1CON)*8) + 6;
[; ;pic18f46j50.h: 17424: extern volatile __bit COE2 @ (((unsigned) &CM2CON)*8) + 6;
[; ;pic18f46j50.h: 17426: extern volatile __bit __attribute__((__deprecated__)) CON @ (((unsigned) &CM1CON)*8) + 7;
[; ;pic18f46j50.h: 17428: extern volatile __bit CON1 @ (((unsigned) &CM1CON)*8) + 7;
[; ;pic18f46j50.h: 17430: extern volatile __bit CON2 @ (((unsigned) &CM2CON)*8) + 7;
[; ;pic18f46j50.h: 17432: extern volatile __bit COUT1 @ (((unsigned) &CMSTAT)*8) + 0;
[; ;pic18f46j50.h: 17434: extern volatile __bit COUT2 @ (((unsigned) &CMSTAT)*8) + 1;
[; ;pic18f46j50.h: 17436: extern volatile __bit __attribute__((__deprecated__)) CPOL @ (((unsigned) &CM1CON)*8) + 5;
[; ;pic18f46j50.h: 17438: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON)*8) + 5;
[; ;pic18f46j50.h: 17440: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON)*8) + 5;
[; ;pic18f46j50.h: 17442: extern volatile __bit CRC16EE @ (((unsigned) &UEIE)*8) + 2;
[; ;pic18f46j50.h: 17444: extern volatile __bit CRC16EF @ (((unsigned) &UEIR)*8) + 2;
[; ;pic18f46j50.h: 17446: extern volatile __bit CRC5EE @ (((unsigned) &UEIE)*8) + 1;
[; ;pic18f46j50.h: 17448: extern volatile __bit CRC5EF @ (((unsigned) &UEIR)*8) + 1;
[; ;pic18f46j50.h: 17450: extern volatile __bit __attribute__((__deprecated__)) CREF @ (((unsigned) &CM1CON)*8) + 2;
[; ;pic18f46j50.h: 17452: extern volatile __bit CREF1 @ (((unsigned) &CM1CON)*8) + 2;
[; ;pic18f46j50.h: 17454: extern volatile __bit CREF2 @ (((unsigned) &CM2CON)*8) + 2;
[; ;pic18f46j50.h: 17456: extern volatile __bit __attribute__((__deprecated__)) CREN @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f46j50.h: 17458: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f46j50.h: 17460: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f46j50.h: 17462: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j50.h: 17464: extern volatile __bit CS1 @ (((unsigned) &PMADDRH)*8) + 6;
[; ;pic18f46j50.h: 17466: extern volatile __bit CS1P @ (((unsigned) &PMCONL)*8) + 3;
[; ;pic18f46j50.h: 17468: extern volatile __bit CS2P @ (((unsigned) &PMCONL)*8) + 4;
[; ;pic18f46j50.h: 17470: extern volatile __bit CSF0 @ (((unsigned) &PMCONL)*8) + 6;
[; ;pic18f46j50.h: 17472: extern volatile __bit CSF1 @ (((unsigned) &PMCONL)*8) + 7;
[; ;pic18f46j50.h: 17474: extern volatile __bit __attribute__((__deprecated__)) CSRC @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f46j50.h: 17476: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f46j50.h: 17478: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f46j50.h: 17480: extern volatile __bit CTEDG1 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j50.h: 17482: extern volatile __bit CTEDG2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j50.h: 17484: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18f46j50.h: 17486: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f46j50.h: 17488: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f46j50.h: 17490: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f46j50.h: 17492: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18f46j50.h: 17494: extern volatile __bit CTPLS @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46j50.h: 17496: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18f46j50.h: 17498: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f46j50.h: 17500: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f46j50.h: 17502: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f46j50.h: 17504: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f46j50.h: 17506: extern volatile __bit CVREF_MINUS @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j50.h: 17508: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f46j50.h: 17510: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f46j50.h: 17512: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f46j50.h: 17514: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f46j50.h: 17516: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f46j50.h: 17518: extern volatile __bit D1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 17520: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 17522: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 17524: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j50.h: 17526: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 17528: extern volatile __bit DATA_ADDRESS1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 17530: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j50.h: 17532: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f46j50.h: 17534: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f46j50.h: 17536: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f46j50.h: 17538: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f46j50.h: 17540: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f46j50.h: 17542: extern volatile __bit DFN8EE @ (((unsigned) &UEIE)*8) + 3;
[; ;pic18f46j50.h: 17544: extern volatile __bit DFN8EF @ (((unsigned) &UEIR)*8) + 3;
[; ;pic18f46j50.h: 17546: extern volatile __bit DIR @ (((unsigned) &USTAT)*8) + 2;
[; ;pic18f46j50.h: 17548: extern volatile __bit DLYCYC0 @ (((unsigned) &DMACON2)*8) + 4;
[; ;pic18f46j50.h: 17550: extern volatile __bit DLYCYC1 @ (((unsigned) &DMACON2)*8) + 5;
[; ;pic18f46j50.h: 17552: extern volatile __bit DLYCYC2 @ (((unsigned) &DMACON2)*8) + 6;
[; ;pic18f46j50.h: 17554: extern volatile __bit DLYCYC3 @ (((unsigned) &DMACON2)*8) + 7;
[; ;pic18f46j50.h: 17556: extern volatile __bit DLYINTEN @ (((unsigned) &DMACON1)*8) + 1;
[; ;pic18f46j50.h: 17558: extern volatile __bit DMAEN @ (((unsigned) &DMACON1)*8) + 0;
[; ;pic18f46j50.h: 17560: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j50.h: 17562: extern volatile __bit DS @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic18f46j50.h: 17564: extern volatile __bit DSBOR @ (((unsigned) &DSCONL)*8) + 1;
[; ;pic18f46j50.h: 17566: extern volatile __bit DSEN @ (((unsigned) &DSCONH)*8) + 7;
[; ;pic18f46j50.h: 17568: extern volatile __bit DSFLT @ (((unsigned) &DSWAKEL)*8) + 7;
[; ;pic18f46j50.h: 17570: extern volatile __bit DSINT0 @ (((unsigned) &DSWAKEH)*8) + 0;
[; ;pic18f46j50.h: 17572: extern volatile __bit DSMCLR @ (((unsigned) &DSWAKEL)*8) + 2;
[; ;pic18f46j50.h: 17574: extern volatile __bit DSPOR @ (((unsigned) &DSWAKEL)*8) + 0;
[; ;pic18f46j50.h: 17576: extern volatile __bit DSRTC @ (((unsigned) &DSWAKEL)*8) + 3;
[; ;pic18f46j50.h: 17578: extern volatile __bit DSULP @ (((unsigned) &DSWAKEL)*8) + 5;
[; ;pic18f46j50.h: 17580: extern volatile __bit DSULPEN @ (((unsigned) &DSCONH)*8) + 1;
[; ;pic18f46j50.h: 17582: extern volatile __bit DSWDT @ (((unsigned) &DSWAKEL)*8) + 4;
[; ;pic18f46j50.h: 17584: extern volatile __bit DT1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j50.h: 17586: extern volatile __bit DTRXP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f46j50.h: 17588: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f46j50.h: 17590: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f46j50.h: 17592: extern volatile __bit DUPLEX0 @ (((unsigned) &DMACON1)*8) + 2;
[; ;pic18f46j50.h: 17594: extern volatile __bit DUPLEX1 @ (((unsigned) &DMACON1)*8) + 3;
[; ;pic18f46j50.h: 17596: extern volatile __bit D_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 17598: extern volatile __bit D_A1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 17600: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j50.h: 17602: extern volatile __bit D_MINUS @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f46j50.h: 17604: extern volatile __bit D_NOT_A1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 17606: extern volatile __bit D_PLUS @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f46j50.h: 17608: extern volatile __bit __attribute__((__deprecated__)) D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 17610: extern volatile __bit D_nA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 17612: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j50.h: 17614: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f46j50.h: 17616: extern volatile __bit ECCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f46j50.h: 17618: extern volatile __bit ECCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f46j50.h: 17620: extern volatile __bit ECCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f46j50.h: 17622: extern volatile __bit ECCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f46j50.h: 17624: extern volatile __bit ECCP1OD @ (((unsigned) &ODCON1)*8) + 0;
[; ;pic18f46j50.h: 17626: extern volatile __bit ECCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f46j50.h: 17628: extern volatile __bit ECCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f46j50.h: 17630: extern volatile __bit ECCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f46j50.h: 17632: extern volatile __bit ECCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f46j50.h: 17634: extern volatile __bit ECCP2OD @ (((unsigned) &ODCON1)*8) + 1;
[; ;pic18f46j50.h: 17636: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCONL)*8) + 4;
[; ;pic18f46j50.h: 17638: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCONL)*8) + 2;
[; ;pic18f46j50.h: 17640: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCONL)*8) + 3;
[; ;pic18f46j50.h: 17642: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCONL)*8) + 0;
[; ;pic18f46j50.h: 17644: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCONL)*8) + 7;
[; ;pic18f46j50.h: 17646: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCONL)*8) + 5;
[; ;pic18f46j50.h: 17648: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCONL)*8) + 6;
[; ;pic18f46j50.h: 17650: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCONL)*8) + 1;
[; ;pic18f46j50.h: 17652: extern volatile __bit EDGEN @ (((unsigned) &CTMUCONH)*8) + 3;
[; ;pic18f46j50.h: 17654: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCONH)*8) + 2;
[; ;pic18f46j50.h: 17656: extern volatile __bit ENDP0 @ (((unsigned) &USTAT)*8) + 3;
[; ;pic18f46j50.h: 17658: extern volatile __bit ENDP1 @ (((unsigned) &USTAT)*8) + 4;
[; ;pic18f46j50.h: 17660: extern volatile __bit ENDP2 @ (((unsigned) &USTAT)*8) + 5;
[; ;pic18f46j50.h: 17662: extern volatile __bit ENDP3 @ (((unsigned) &USTAT)*8) + 6;
[; ;pic18f46j50.h: 17664: extern volatile __bit EP0CONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f46j50.h: 17666: extern volatile __bit EP0HSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f46j50.h: 17668: extern volatile __bit EP0INEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f46j50.h: 17670: extern volatile __bit EP0OUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f46j50.h: 17672: extern volatile __bit EP0STALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f46j50.h: 17674: extern volatile __bit EP1CONDIS @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f46j50.h: 17676: extern volatile __bit EP1HSHK @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f46j50.h: 17678: extern volatile __bit EP1INEN @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f46j50.h: 17680: extern volatile __bit EP1OUTEN @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f46j50.h: 17682: extern volatile __bit EP1STALL @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f46j50.h: 17684: extern volatile __bit EP2CONDIS @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f46j50.h: 17686: extern volatile __bit EP2HSHK @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f46j50.h: 17688: extern volatile __bit EP2INEN @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f46j50.h: 17690: extern volatile __bit EP2OUTEN @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f46j50.h: 17692: extern volatile __bit EP2STALL @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f46j50.h: 17694: extern volatile __bit EP3CONDIS @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f46j50.h: 17696: extern volatile __bit EP3HSHK @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f46j50.h: 17698: extern volatile __bit EP3INEN @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f46j50.h: 17700: extern volatile __bit EP3OUTEN @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f46j50.h: 17702: extern volatile __bit EP3STALL @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f46j50.h: 17704: extern volatile __bit EP4CONDIS @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f46j50.h: 17706: extern volatile __bit EP4HSHK @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f46j50.h: 17708: extern volatile __bit EP4INEN @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f46j50.h: 17710: extern volatile __bit EP4OUTEN @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f46j50.h: 17712: extern volatile __bit EP4STALL @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f46j50.h: 17714: extern volatile __bit EP5CONDIS @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f46j50.h: 17716: extern volatile __bit EP5HSHK @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f46j50.h: 17718: extern volatile __bit EP5INEN @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f46j50.h: 17720: extern volatile __bit EP5OUTEN @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f46j50.h: 17722: extern volatile __bit EP5STALL @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f46j50.h: 17724: extern volatile __bit EP6CONDIS @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f46j50.h: 17726: extern volatile __bit EP6HSHK @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f46j50.h: 17728: extern volatile __bit EP6INEN @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f46j50.h: 17730: extern volatile __bit EP6OUTEN @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f46j50.h: 17732: extern volatile __bit EP6STALL @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f46j50.h: 17734: extern volatile __bit EP7CONDIS @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f46j50.h: 17736: extern volatile __bit EP7HSHK @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f46j50.h: 17738: extern volatile __bit EP7INEN @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f46j50.h: 17740: extern volatile __bit EP7OUTEN @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f46j50.h: 17742: extern volatile __bit EP7STALL @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f46j50.h: 17744: extern volatile __bit __attribute__((__deprecated__)) EPCONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f46j50.h: 17746: extern volatile __bit EPCONDIS0 @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f46j50.h: 17748: extern volatile __bit EPCONDIS1 @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f46j50.h: 17750: extern volatile __bit EPCONDIS10 @ (((unsigned) &UEP10)*8) + 3;
[; ;pic18f46j50.h: 17752: extern volatile __bit EPCONDIS11 @ (((unsigned) &UEP11)*8) + 3;
[; ;pic18f46j50.h: 17754: extern volatile __bit EPCONDIS12 @ (((unsigned) &UEP12)*8) + 3;
[; ;pic18f46j50.h: 17756: extern volatile __bit EPCONDIS13 @ (((unsigned) &UEP13)*8) + 3;
[; ;pic18f46j50.h: 17758: extern volatile __bit EPCONDIS14 @ (((unsigned) &UEP14)*8) + 3;
[; ;pic18f46j50.h: 17760: extern volatile __bit EPCONDIS15 @ (((unsigned) &UEP15)*8) + 3;
[; ;pic18f46j50.h: 17762: extern volatile __bit EPCONDIS2 @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f46j50.h: 17764: extern volatile __bit EPCONDIS3 @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f46j50.h: 17766: extern volatile __bit EPCONDIS4 @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f46j50.h: 17768: extern volatile __bit EPCONDIS5 @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f46j50.h: 17770: extern volatile __bit EPCONDIS6 @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f46j50.h: 17772: extern volatile __bit EPCONDIS7 @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f46j50.h: 17774: extern volatile __bit EPCONDIS8 @ (((unsigned) &UEP8)*8) + 3;
[; ;pic18f46j50.h: 17776: extern volatile __bit EPCONDIS9 @ (((unsigned) &UEP9)*8) + 3;
[; ;pic18f46j50.h: 17778: extern volatile __bit __attribute__((__deprecated__)) EPHSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f46j50.h: 17780: extern volatile __bit EPHSHK0 @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f46j50.h: 17782: extern volatile __bit EPHSHK1 @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f46j50.h: 17784: extern volatile __bit EPHSHK10 @ (((unsigned) &UEP10)*8) + 4;
[; ;pic18f46j50.h: 17786: extern volatile __bit EPHSHK11 @ (((unsigned) &UEP11)*8) + 4;
[; ;pic18f46j50.h: 17788: extern volatile __bit EPHSHK12 @ (((unsigned) &UEP12)*8) + 4;
[; ;pic18f46j50.h: 17790: extern volatile __bit EPHSHK13 @ (((unsigned) &UEP13)*8) + 4;
[; ;pic18f46j50.h: 17792: extern volatile __bit EPHSHK14 @ (((unsigned) &UEP14)*8) + 4;
[; ;pic18f46j50.h: 17794: extern volatile __bit EPHSHK15 @ (((unsigned) &UEP15)*8) + 4;
[; ;pic18f46j50.h: 17796: extern volatile __bit EPHSHK2 @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f46j50.h: 17798: extern volatile __bit EPHSHK3 @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f46j50.h: 17800: extern volatile __bit EPHSHK4 @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f46j50.h: 17802: extern volatile __bit EPHSHK5 @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f46j50.h: 17804: extern volatile __bit EPHSHK6 @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f46j50.h: 17806: extern volatile __bit EPHSHK7 @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f46j50.h: 17808: extern volatile __bit EPHSHK8 @ (((unsigned) &UEP8)*8) + 4;
[; ;pic18f46j50.h: 17810: extern volatile __bit EPHSHK9 @ (((unsigned) &UEP9)*8) + 4;
[; ;pic18f46j50.h: 17812: extern volatile __bit __attribute__((__deprecated__)) EPINEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f46j50.h: 17814: extern volatile __bit EPINEN0 @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f46j50.h: 17816: extern volatile __bit EPINEN1 @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f46j50.h: 17818: extern volatile __bit EPINEN10 @ (((unsigned) &UEP10)*8) + 1;
[; ;pic18f46j50.h: 17820: extern volatile __bit EPINEN11 @ (((unsigned) &UEP11)*8) + 1;
[; ;pic18f46j50.h: 17822: extern volatile __bit EPINEN12 @ (((unsigned) &UEP12)*8) + 1;
[; ;pic18f46j50.h: 17824: extern volatile __bit EPINEN13 @ (((unsigned) &UEP13)*8) + 1;
[; ;pic18f46j50.h: 17826: extern volatile __bit EPINEN14 @ (((unsigned) &UEP14)*8) + 1;
[; ;pic18f46j50.h: 17828: extern volatile __bit EPINEN15 @ (((unsigned) &UEP15)*8) + 1;
[; ;pic18f46j50.h: 17830: extern volatile __bit EPINEN2 @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f46j50.h: 17832: extern volatile __bit EPINEN3 @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f46j50.h: 17834: extern volatile __bit EPINEN4 @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f46j50.h: 17836: extern volatile __bit EPINEN5 @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f46j50.h: 17838: extern volatile __bit EPINEN6 @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f46j50.h: 17840: extern volatile __bit EPINEN7 @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f46j50.h: 17842: extern volatile __bit EPINEN8 @ (((unsigned) &UEP8)*8) + 1;
[; ;pic18f46j50.h: 17844: extern volatile __bit EPINEN9 @ (((unsigned) &UEP9)*8) + 1;
[; ;pic18f46j50.h: 17846: extern volatile __bit __attribute__((__deprecated__)) EPOUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f46j50.h: 17848: extern volatile __bit EPOUTEN0 @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f46j50.h: 17850: extern volatile __bit EPOUTEN1 @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f46j50.h: 17852: extern volatile __bit EPOUTEN10 @ (((unsigned) &UEP10)*8) + 2;
[; ;pic18f46j50.h: 17854: extern volatile __bit EPOUTEN11 @ (((unsigned) &UEP11)*8) + 2;
[; ;pic18f46j50.h: 17856: extern volatile __bit EPOUTEN12 @ (((unsigned) &UEP12)*8) + 2;
[; ;pic18f46j50.h: 17858: extern volatile __bit EPOUTEN13 @ (((unsigned) &UEP13)*8) + 2;
[; ;pic18f46j50.h: 17860: extern volatile __bit EPOUTEN14 @ (((unsigned) &UEP14)*8) + 2;
[; ;pic18f46j50.h: 17862: extern volatile __bit EPOUTEN15 @ (((unsigned) &UEP15)*8) + 2;
[; ;pic18f46j50.h: 17864: extern volatile __bit EPOUTEN2 @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f46j50.h: 17866: extern volatile __bit EPOUTEN3 @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f46j50.h: 17868: extern volatile __bit EPOUTEN4 @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f46j50.h: 17870: extern volatile __bit EPOUTEN5 @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f46j50.h: 17872: extern volatile __bit EPOUTEN6 @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f46j50.h: 17874: extern volatile __bit EPOUTEN7 @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f46j50.h: 17876: extern volatile __bit EPOUTEN8 @ (((unsigned) &UEP8)*8) + 2;
[; ;pic18f46j50.h: 17878: extern volatile __bit EPOUTEN9 @ (((unsigned) &UEP9)*8) + 2;
[; ;pic18f46j50.h: 17880: extern volatile __bit __attribute__((__deprecated__)) EPSTALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f46j50.h: 17882: extern volatile __bit EPSTALL0 @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f46j50.h: 17884: extern volatile __bit EPSTALL1 @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f46j50.h: 17886: extern volatile __bit EPSTALL10 @ (((unsigned) &UEP10)*8) + 0;
[; ;pic18f46j50.h: 17888: extern volatile __bit EPSTALL11 @ (((unsigned) &UEP11)*8) + 0;
[; ;pic18f46j50.h: 17890: extern volatile __bit EPSTALL12 @ (((unsigned) &UEP12)*8) + 0;
[; ;pic18f46j50.h: 17892: extern volatile __bit EPSTALL13 @ (((unsigned) &UEP13)*8) + 0;
[; ;pic18f46j50.h: 17894: extern volatile __bit EPSTALL14 @ (((unsigned) &UEP14)*8) + 0;
[; ;pic18f46j50.h: 17896: extern volatile __bit EPSTALL15 @ (((unsigned) &UEP15)*8) + 0;
[; ;pic18f46j50.h: 17898: extern volatile __bit EPSTALL2 @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f46j50.h: 17900: extern volatile __bit EPSTALL3 @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f46j50.h: 17902: extern volatile __bit EPSTALL4 @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f46j50.h: 17904: extern volatile __bit EPSTALL5 @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f46j50.h: 17906: extern volatile __bit EPSTALL6 @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f46j50.h: 17908: extern volatile __bit EPSTALL7 @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f46j50.h: 17910: extern volatile __bit EPSTALL8 @ (((unsigned) &UEP8)*8) + 0;
[; ;pic18f46j50.h: 17912: extern volatile __bit EPSTALL9 @ (((unsigned) &UEP9)*8) + 0;
[; ;pic18f46j50.h: 17914: extern volatile __bit __attribute__((__deprecated__)) EVPOL0 @ (((unsigned) &CM1CON)*8) + 3;
[; ;pic18f46j50.h: 17916: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON)*8) + 3;
[; ;pic18f46j50.h: 17918: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON)*8) + 3;
[; ;pic18f46j50.h: 17920: extern volatile __bit __attribute__((__deprecated__)) EVPOL1 @ (((unsigned) &CM1CON)*8) + 4;
[; ;pic18f46j50.h: 17922: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON)*8) + 4;
[; ;pic18f46j50.h: 17924: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON)*8) + 4;
[; ;pic18f46j50.h: 17926: extern volatile __bit __attribute__((__deprecated__)) FERR @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f46j50.h: 17928: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f46j50.h: 17930: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f46j50.h: 17932: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f46j50.h: 17934: extern volatile __bit FRM0 @ (((unsigned) &UFRML)*8) + 0;
[; ;pic18f46j50.h: 17936: extern volatile __bit FRM1 @ (((unsigned) &UFRML)*8) + 1;
[; ;pic18f46j50.h: 17938: extern volatile __bit FRM10 @ (((unsigned) &UFRMH)*8) + 2;
[; ;pic18f46j50.h: 17940: extern volatile __bit FRM2 @ (((unsigned) &UFRML)*8) + 2;
[; ;pic18f46j50.h: 17942: extern volatile __bit FRM3 @ (((unsigned) &UFRML)*8) + 3;
[; ;pic18f46j50.h: 17944: extern volatile __bit FRM4 @ (((unsigned) &UFRML)*8) + 4;
[; ;pic18f46j50.h: 17946: extern volatile __bit FRM5 @ (((unsigned) &UFRML)*8) + 5;
[; ;pic18f46j50.h: 17948: extern volatile __bit FRM6 @ (((unsigned) &UFRML)*8) + 6;
[; ;pic18f46j50.h: 17950: extern volatile __bit FRM7 @ (((unsigned) &UFRML)*8) + 7;
[; ;pic18f46j50.h: 17952: extern volatile __bit FRM8 @ (((unsigned) &UFRMH)*8) + 0;
[; ;pic18f46j50.h: 17954: extern volatile __bit FRM9 @ (((unsigned) &UFRMH)*8) + 1;
[; ;pic18f46j50.h: 17956: extern volatile __bit FSEN @ (((unsigned) &UCFG)*8) + 2;
[; ;pic18f46j50.h: 17958: extern volatile __bit __attribute__((__deprecated__)) GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f46j50.h: 17960: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f46j50.h: 17962: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f46j50.h: 17964: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f46j50.h: 17966: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f46j50.h: 17968: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f46j50.h: 17970: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f46j50.h: 17972: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j50.h: 17974: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j50.h: 17976: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j50.h: 17978: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j50.h: 17980: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j50.h: 17982: extern volatile __bit HALFSEC @ (((unsigned) &RTCCFG)*8) + 3;
[; ;pic18f46j50.h: 17984: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f46j50.h: 17986: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j50.h: 17988: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f46j50.h: 17990: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f46j50.h: 17992: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f46j50.h: 17994: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f46j50.h: 17996: extern volatile __bit I2C_DAT @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 17998: extern volatile __bit I2C_DAT1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 18000: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j50.h: 18002: extern volatile __bit I2C_READ @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 18004: extern volatile __bit I2C_READ1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 18006: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j50.h: 18008: extern volatile __bit I2C_START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f46j50.h: 18010: extern volatile __bit I2C_START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f46j50.h: 18012: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f46j50.h: 18014: extern volatile __bit I2C_STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f46j50.h: 18016: extern volatile __bit I2C_STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f46j50.h: 18018: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f46j50.h: 18020: extern volatile __bit IB0F @ (((unsigned) &PMSTATH)*8) + 0;
[; ;pic18f46j50.h: 18022: extern volatile __bit IB1F @ (((unsigned) &PMSTATH)*8) + 1;
[; ;pic18f46j50.h: 18024: extern volatile __bit IB2F @ (((unsigned) &PMSTATH)*8) + 2;
[; ;pic18f46j50.h: 18026: extern volatile __bit IB3F @ (((unsigned) &PMSTATH)*8) + 3;
[; ;pic18f46j50.h: 18028: extern volatile __bit IBF @ (((unsigned) &PMSTATH)*8) + 7;
[; ;pic18f46j50.h: 18030: extern volatile __bit IBOV @ (((unsigned) &PMSTATH)*8) + 6;
[; ;pic18f46j50.h: 18032: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCONH)*8) + 1;
[; ;pic18f46j50.h: 18034: extern volatile __bit IDLEIE @ (((unsigned) &UIE)*8) + 4;
[; ;pic18f46j50.h: 18036: extern volatile __bit IDLEIF @ (((unsigned) &UIR)*8) + 4;
[; ;pic18f46j50.h: 18038: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f46j50.h: 18040: extern volatile __bit INCM0 @ (((unsigned) &PMMODEH)*8) + 3;
[; ;pic18f46j50.h: 18042: extern volatile __bit INCM1 @ (((unsigned) &PMMODEH)*8) + 4;
[; ;pic18f46j50.h: 18044: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46j50.h: 18046: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f46j50.h: 18048: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f46j50.h: 18050: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f46j50.h: 18052: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f46j50.h: 18054: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f46j50.h: 18056: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f46j50.h: 18058: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f46j50.h: 18060: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f46j50.h: 18062: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f46j50.h: 18064: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f46j50.h: 18066: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f46j50.h: 18068: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f46j50.h: 18070: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f46j50.h: 18072: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f46j50.h: 18074: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f46j50.h: 18076: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f46j50.h: 18078: extern volatile __bit INT3E @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f46j50.h: 18080: extern volatile __bit INT3F @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f46j50.h: 18082: extern volatile __bit INT3IE @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f46j50.h: 18084: extern volatile __bit INT3IF @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f46j50.h: 18086: extern volatile __bit INT3IP @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f46j50.h: 18088: extern volatile __bit INT3P @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f46j50.h: 18090: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f46j50.h: 18092: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f46j50.h: 18094: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f46j50.h: 18096: extern volatile __bit INTEDG3 @ (((unsigned) &INTCON2)*8) + 3;
[; ;pic18f46j50.h: 18098: extern volatile __bit INTLVL0 @ (((unsigned) &DMACON2)*8) + 0;
[; ;pic18f46j50.h: 18100: extern volatile __bit INTLVL1 @ (((unsigned) &DMACON2)*8) + 1;
[; ;pic18f46j50.h: 18102: extern volatile __bit INTLVL2 @ (((unsigned) &DMACON2)*8) + 2;
[; ;pic18f46j50.h: 18104: extern volatile __bit INTLVL3 @ (((unsigned) &DMACON2)*8) + 3;
[; ;pic18f46j50.h: 18106: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f46j50.h: 18108: extern volatile __bit IOLOCK @ (((unsigned) &PPSCON)*8) + 0;
[; ;pic18f46j50.h: 18110: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f46j50.h: 18112: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f46j50.h: 18114: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f46j50.h: 18116: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f46j50.h: 18118: extern volatile __bit IRNG0 @ (((unsigned) &CTMUICON)*8) + 0;
[; ;pic18f46j50.h: 18120: extern volatile __bit IRNG1 @ (((unsigned) &CTMUICON)*8) + 1;
[; ;pic18f46j50.h: 18122: extern volatile __bit IRQM0 @ (((unsigned) &PMMODEH)*8) + 5;
[; ;pic18f46j50.h: 18124: extern volatile __bit IRQM1 @ (((unsigned) &PMMODEH)*8) + 6;
[; ;pic18f46j50.h: 18126: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f46j50.h: 18128: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUICON)*8) + 2;
[; ;pic18f46j50.h: 18130: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUICON)*8) + 3;
[; ;pic18f46j50.h: 18132: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUICON)*8) + 4;
[; ;pic18f46j50.h: 18134: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUICON)*8) + 5;
[; ;pic18f46j50.h: 18136: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUICON)*8) + 6;
[; ;pic18f46j50.h: 18138: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUICON)*8) + 7;
[; ;pic18f46j50.h: 18140: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46j50.h: 18142: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46j50.h: 18144: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f46j50.h: 18146: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f46j50.h: 18148: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f46j50.h: 18150: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f46j50.h: 18152: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f46j50.h: 18154: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f46j50.h: 18156: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f46j50.h: 18158: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f46j50.h: 18160: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f46j50.h: 18162: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f46j50.h: 18164: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f46j50.h: 18166: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f46j50.h: 18168: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f46j50.h: 18170: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f46j50.h: 18172: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f46j50.h: 18174: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f46j50.h: 18176: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f46j50.h: 18178: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f46j50.h: 18180: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f46j50.h: 18182: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f46j50.h: 18184: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f46j50.h: 18186: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f46j50.h: 18188: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f46j50.h: 18190: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f46j50.h: 18192: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f46j50.h: 18194: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f46j50.h: 18196: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f46j50.h: 18198: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f46j50.h: 18200: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f46j50.h: 18202: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f46j50.h: 18204: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f46j50.h: 18206: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f46j50.h: 18208: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f46j50.h: 18210: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f46j50.h: 18212: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f46j50.h: 18214: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f46j50.h: 18216: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f46j50.h: 18218: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f46j50.h: 18220: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f46j50.h: 18222: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f46j50.h: 18224: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f46j50.h: 18226: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f46j50.h: 18228: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f46j50.h: 18230: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f46j50.h: 18232: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f46j50.h: 18234: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f46j50.h: 18236: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f46j50.h: 18238: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f46j50.h: 18240: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f46j50.h: 18242: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f46j50.h: 18244: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f46j50.h: 18246: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f46j50.h: 18248: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f46j50.h: 18250: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f46j50.h: 18252: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f46j50.h: 18254: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f46j50.h: 18256: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f46j50.h: 18258: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f46j50.h: 18260: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f46j50.h: 18262: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f46j50.h: 18264: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f46j50.h: 18266: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f46j50.h: 18268: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f46j50.h: 18270: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f46j50.h: 18272: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f46j50.h: 18274: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f46j50.h: 18276: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f46j50.h: 18278: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f46j50.h: 18280: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f46j50.h: 18282: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f46j50.h: 18284: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j50.h: 18286: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f46j50.h: 18288: extern volatile __bit LVDSTAT @ (((unsigned) &WDTCON)*8) + 6;
[; ;pic18f46j50.h: 18290: extern volatile __bit MODE0 @ (((unsigned) &PMMODEH)*8) + 0;
[; ;pic18f46j50.h: 18292: extern volatile __bit MODE1 @ (((unsigned) &PMMODEH)*8) + 1;
[; ;pic18f46j50.h: 18294: extern volatile __bit MODE16 @ (((unsigned) &PMMODEH)*8) + 2;
[; ;pic18f46j50.h: 18296: extern volatile __bit __attribute__((__deprecated__)) MSK0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f46j50.h: 18298: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f46j50.h: 18300: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f46j50.h: 18302: extern volatile __bit __attribute__((__deprecated__)) MSK1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f46j50.h: 18304: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f46j50.h: 18306: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f46j50.h: 18308: extern volatile __bit __attribute__((__deprecated__)) MSK2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f46j50.h: 18310: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f46j50.h: 18312: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f46j50.h: 18314: extern volatile __bit __attribute__((__deprecated__)) MSK3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f46j50.h: 18316: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f46j50.h: 18318: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f46j50.h: 18320: extern volatile __bit __attribute__((__deprecated__)) MSK4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f46j50.h: 18322: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f46j50.h: 18324: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f46j50.h: 18326: extern volatile __bit __attribute__((__deprecated__)) MSK5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f46j50.h: 18328: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f46j50.h: 18330: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f46j50.h: 18332: extern volatile __bit __attribute__((__deprecated__)) MSK6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f46j50.h: 18334: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f46j50.h: 18336: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f46j50.h: 18338: extern volatile __bit __attribute__((__deprecated__)) MSK7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f46j50.h: 18340: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f46j50.h: 18342: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f46j50.h: 18344: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f46j50.h: 18346: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 18348: extern volatile __bit NOT_A1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 18350: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 18352: extern volatile __bit NOT_ADDRESS1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 18354: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f46j50.h: 18356: extern volatile __bit NOT_CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f46j50.h: 18358: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j50.h: 18360: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f46j50.h: 18362: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f46j50.h: 18364: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f46j50.h: 18366: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46j50.h: 18368: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f46j50.h: 18370: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j50.h: 18372: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f46j50.h: 18374: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f46j50.h: 18376: extern volatile __bit NOT_UOE @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j50.h: 18378: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 18380: extern volatile __bit NOT_W1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 18382: extern volatile __bit NOT_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 18384: extern volatile __bit NOT_WRITE1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 18386: extern volatile __bit OB0E @ (((unsigned) &PMSTATL)*8) + 0;
[; ;pic18f46j50.h: 18388: extern volatile __bit OB1E @ (((unsigned) &PMSTATL)*8) + 1;
[; ;pic18f46j50.h: 18390: extern volatile __bit OB2E @ (((unsigned) &PMSTATL)*8) + 2;
[; ;pic18f46j50.h: 18392: extern volatile __bit OB3E @ (((unsigned) &PMSTATL)*8) + 3;
[; ;pic18f46j50.h: 18394: extern volatile __bit OBE @ (((unsigned) &PMSTATL)*8) + 7;
[; ;pic18f46j50.h: 18396: extern volatile __bit OBUF @ (((unsigned) &PMSTATL)*8) + 6;
[; ;pic18f46j50.h: 18398: extern volatile __bit __attribute__((__deprecated__)) OERR @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f46j50.h: 18400: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f46j50.h: 18402: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f46j50.h: 18404: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f46j50.h: 18406: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f46j50.h: 18408: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f46j50.h: 18410: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f46j50.h: 18412: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f46j50.h: 18414: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f46j50.h: 18416: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f46j50.h: 18418: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f46j50.h: 18420: extern volatile __bit P1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f46j50.h: 18422: extern volatile __bit P1DC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f46j50.h: 18424: extern volatile __bit P1DC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f46j50.h: 18426: extern volatile __bit P1DC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f46j50.h: 18428: extern volatile __bit P1DC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f46j50.h: 18430: extern volatile __bit P1DC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f46j50.h: 18432: extern volatile __bit P1DC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f46j50.h: 18434: extern volatile __bit P1DC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f46j50.h: 18436: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f46j50.h: 18438: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f46j50.h: 18440: extern volatile __bit P1RSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f46j50.h: 18442: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f46j50.h: 18444: extern volatile __bit __attribute__((__deprecated__)) P2DC0 @ (((unsigned) &ECCP2DEL)*8) + 0;
[; ;pic18f46j50.h: 18446: extern volatile __bit P2DC02 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f46j50.h: 18448: extern volatile __bit P2DC0CON @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f46j50.h: 18450: extern volatile __bit __attribute__((__deprecated__)) P2DC1 @ (((unsigned) &ECCP2DEL)*8) + 1;
[; ;pic18f46j50.h: 18452: extern volatile __bit P2DC12 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f46j50.h: 18454: extern volatile __bit P2DC1CON @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f46j50.h: 18456: extern volatile __bit __attribute__((__deprecated__)) P2DC2 @ (((unsigned) &ECCP2DEL)*8) + 2;
[; ;pic18f46j50.h: 18458: extern volatile __bit P2DC22 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f46j50.h: 18460: extern volatile __bit P2DC2CON @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f46j50.h: 18462: extern volatile __bit __attribute__((__deprecated__)) P2DC3 @ (((unsigned) &ECCP2DEL)*8) + 3;
[; ;pic18f46j50.h: 18464: extern volatile __bit P2DC32 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f46j50.h: 18466: extern volatile __bit P2DC3CON @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f46j50.h: 18468: extern volatile __bit __attribute__((__deprecated__)) P2DC4 @ (((unsigned) &ECCP2DEL)*8) + 4;
[; ;pic18f46j50.h: 18470: extern volatile __bit P2DC42 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f46j50.h: 18472: extern volatile __bit P2DC4CON @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f46j50.h: 18474: extern volatile __bit __attribute__((__deprecated__)) P2DC5 @ (((unsigned) &ECCP2DEL)*8) + 5;
[; ;pic18f46j50.h: 18476: extern volatile __bit P2DC52 @ (((unsigned) &PSTR2CON)*8) + 5;
[; ;pic18f46j50.h: 18478: extern volatile __bit P2DC5CON @ (((unsigned) &PSTR2CON)*8) + 5;
[; ;pic18f46j50.h: 18480: extern volatile __bit __attribute__((__deprecated__)) P2DC6 @ (((unsigned) &ECCP2DEL)*8) + 6;
[; ;pic18f46j50.h: 18482: extern volatile __bit P2DC62 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f46j50.h: 18484: extern volatile __bit P2DC6CON @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f46j50.h: 18486: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18f46j50.h: 18488: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f46j50.h: 18490: extern volatile __bit P2RSEN @ (((unsigned) &ECCP2DEL)*8) + 7;
[; ;pic18f46j50.h: 18492: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46j50.h: 18494: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j50.h: 18496: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f46j50.h: 18498: extern volatile __bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f46j50.h: 18500: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j50.h: 18502: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46j50.h: 18504: extern volatile __bit PCFG0 @ (((unsigned) &ANCON0)*8) + 0;
[; ;pic18f46j50.h: 18506: extern volatile __bit PCFG1 @ (((unsigned) &ANCON0)*8) + 1;
[; ;pic18f46j50.h: 18508: extern volatile __bit PCFG10 @ (((unsigned) &ANCON1)*8) + 2;
[; ;pic18f46j50.h: 18510: extern volatile __bit PCFG11 @ (((unsigned) &ANCON1)*8) + 3;
[; ;pic18f46j50.h: 18512: extern volatile __bit PCFG12 @ (((unsigned) &ANCON1)*8) + 4;
[; ;pic18f46j50.h: 18514: extern volatile __bit PCFG14 @ (((unsigned) &ANCON1)*8) + 6;
[; ;pic18f46j50.h: 18516: extern volatile __bit PCFG15 @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f46j50.h: 18518: extern volatile __bit PCFG2 @ (((unsigned) &ANCON0)*8) + 2;
[; ;pic18f46j50.h: 18520: extern volatile __bit PCFG3 @ (((unsigned) &ANCON0)*8) + 3;
[; ;pic18f46j50.h: 18522: extern volatile __bit PCFG4 @ (((unsigned) &ANCON0)*8) + 4;
[; ;pic18f46j50.h: 18524: extern volatile __bit PCFG5 @ (((unsigned) &ANCON0)*8) + 5;
[; ;pic18f46j50.h: 18526: extern volatile __bit PCFG6 @ (((unsigned) &ANCON0)*8) + 6;
[; ;pic18f46j50.h: 18528: extern volatile __bit PCFG7 @ (((unsigned) &ANCON0)*8) + 7;
[; ;pic18f46j50.h: 18530: extern volatile __bit PCFG8 @ (((unsigned) &ANCON1)*8) + 0;
[; ;pic18f46j50.h: 18532: extern volatile __bit PCFG9 @ (((unsigned) &ANCON1)*8) + 1;
[; ;pic18f46j50.h: 18534: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f46j50.h: 18536: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46j50.h: 18538: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f46j50.h: 18540: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f46j50.h: 18542: extern volatile __bit __attribute__((__deprecated__)) PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f46j50.h: 18544: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f46j50.h: 18546: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f46j50.h: 18548: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f46j50.h: 18550: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f46j50.h: 18552: extern volatile __bit PIDEE @ (((unsigned) &UEIE)*8) + 0;
[; ;pic18f46j50.h: 18554: extern volatile __bit PIDEF @ (((unsigned) &UEIR)*8) + 0;
[; ;pic18f46j50.h: 18556: extern volatile __bit PKTDIS @ (((unsigned) &UCON)*8) + 4;
[; ;pic18f46j50.h: 18558: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f46j50.h: 18560: extern volatile __bit PMA0 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46j50.h: 18562: extern volatile __bit PMA1 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46j50.h: 18564: extern volatile __bit PMA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j50.h: 18566: extern volatile __bit PMA3 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j50.h: 18568: extern volatile __bit PMA4 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j50.h: 18570: extern volatile __bit PMA5 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46j50.h: 18572: extern volatile __bit PMA6 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j50.h: 18574: extern volatile __bit PMA7 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46j50.h: 18576: extern volatile __bit PMD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f46j50.h: 18578: extern volatile __bit PMD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f46j50.h: 18580: extern volatile __bit PMD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f46j50.h: 18582: extern volatile __bit PMD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f46j50.h: 18584: extern volatile __bit PMD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f46j50.h: 18586: extern volatile __bit PMD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f46j50.h: 18588: extern volatile __bit PMD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f46j50.h: 18590: extern volatile __bit PMD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f46j50.h: 18592: extern volatile __bit PMPBE @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j50.h: 18594: extern volatile __bit PMPCS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j50.h: 18596: extern volatile __bit PMPEN @ (((unsigned) &PMCONH)*8) + 7;
[; ;pic18f46j50.h: 18598: extern volatile __bit PMPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f46j50.h: 18600: extern volatile __bit PMPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f46j50.h: 18602: extern volatile __bit PMPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f46j50.h: 18604: extern volatile __bit PMPRD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46j50.h: 18606: extern volatile __bit PMPTTL @ (((unsigned) &PADCFG1)*8) + 0;
[; ;pic18f46j50.h: 18608: extern volatile __bit PMPWR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46j50.h: 18610: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f46j50.h: 18612: extern volatile __bit PPB0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f46j50.h: 18614: extern volatile __bit PPB1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f46j50.h: 18616: extern volatile __bit PPBI @ (((unsigned) &USTAT)*8) + 1;
[; ;pic18f46j50.h: 18618: extern volatile __bit PPBRST @ (((unsigned) &UCON)*8) + 6;
[; ;pic18f46j50.h: 18620: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f46j50.h: 18622: extern volatile __bit PSIDL @ (((unsigned) &PMCONH)*8) + 5;
[; ;pic18f46j50.h: 18624: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f46j50.h: 18626: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f46j50.h: 18628: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f46j50.h: 18630: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f46j50.h: 18632: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f46j50.h: 18634: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f46j50.h: 18636: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f46j50.h: 18638: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f46j50.h: 18640: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f46j50.h: 18642: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f46j50.h: 18644: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f46j50.h: 18646: extern volatile __bit PTBEEN @ (((unsigned) &PMCONH)*8) + 2;
[; ;pic18f46j50.h: 18648: extern volatile __bit PTEN0 @ (((unsigned) &PMEL)*8) + 0;
[; ;pic18f46j50.h: 18650: extern volatile __bit PTEN1 @ (((unsigned) &PMEL)*8) + 1;
[; ;pic18f46j50.h: 18652: extern volatile __bit PTEN10 @ (((unsigned) &PMEH)*8) + 2;
[; ;pic18f46j50.h: 18654: extern volatile __bit PTEN11 @ (((unsigned) &PMEH)*8) + 3;
[; ;pic18f46j50.h: 18656: extern volatile __bit PTEN12 @ (((unsigned) &PMEH)*8) + 4;
[; ;pic18f46j50.h: 18658: extern volatile __bit PTEN13 @ (((unsigned) &PMEH)*8) + 5;
[; ;pic18f46j50.h: 18660: extern volatile __bit PTEN14 @ (((unsigned) &PMEH)*8) + 6;
[; ;pic18f46j50.h: 18662: extern volatile __bit PTEN15 @ (((unsigned) &PMEH)*8) + 7;
[; ;pic18f46j50.h: 18664: extern volatile __bit PTEN2 @ (((unsigned) &PMEL)*8) + 2;
[; ;pic18f46j50.h: 18666: extern volatile __bit PTEN3 @ (((unsigned) &PMEL)*8) + 3;
[; ;pic18f46j50.h: 18668: extern volatile __bit PTEN4 @ (((unsigned) &PMEL)*8) + 4;
[; ;pic18f46j50.h: 18670: extern volatile __bit PTEN5 @ (((unsigned) &PMEL)*8) + 5;
[; ;pic18f46j50.h: 18672: extern volatile __bit PTEN6 @ (((unsigned) &PMEL)*8) + 6;
[; ;pic18f46j50.h: 18674: extern volatile __bit PTEN7 @ (((unsigned) &PMEL)*8) + 7;
[; ;pic18f46j50.h: 18676: extern volatile __bit PTEN8 @ (((unsigned) &PMEH)*8) + 0;
[; ;pic18f46j50.h: 18678: extern volatile __bit PTEN9 @ (((unsigned) &PMEH)*8) + 1;
[; ;pic18f46j50.h: 18680: extern volatile __bit PTRDEN @ (((unsigned) &PMCONH)*8) + 0;
[; ;pic18f46j50.h: 18682: extern volatile __bit PTWREN @ (((unsigned) &PMCONH)*8) + 1;
[; ;pic18f46j50.h: 18684: extern volatile __bit R1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 18686: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j50.h: 18688: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46j50.h: 18690: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j50.h: 18692: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f46j50.h: 18694: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j50.h: 18696: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f46j50.h: 18698: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f46j50.h: 18700: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46j50.h: 18702: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j50.h: 18704: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j50.h: 18706: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j50.h: 18708: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46j50.h: 18710: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46j50.h: 18712: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f46j50.h: 18714: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f46j50.h: 18716: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f46j50.h: 18718: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f46j50.h: 18720: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f46j50.h: 18722: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f46j50.h: 18724: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f46j50.h: 18726: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j50.h: 18728: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f46j50.h: 18730: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f46j50.h: 18732: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f46j50.h: 18734: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46j50.h: 18736: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f46j50.h: 18738: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f46j50.h: 18740: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f46j50.h: 18742: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f46j50.h: 18744: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f46j50.h: 18746: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46j50.h: 18748: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j50.h: 18750: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46j50.h: 18752: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f46j50.h: 18754: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46j50.h: 18756: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f46j50.h: 18758: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f46j50.h: 18760: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f46j50.h: 18762: extern volatile __bit __attribute__((__deprecated__)) RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f46j50.h: 18764: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f46j50.h: 18766: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f46j50.h: 18768: extern volatile __bit __attribute__((__deprecated__)) RCIDL @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f46j50.h: 18770: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f46j50.h: 18772: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f46j50.h: 18774: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f46j50.h: 18776: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f46j50.h: 18778: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f46j50.h: 18780: extern volatile __bit RCMT @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f46j50.h: 18782: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f46j50.h: 18784: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f46j50.h: 18786: extern volatile __bit RCV @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j50.h: 18788: extern volatile __bit RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f46j50.h: 18790: extern volatile __bit RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f46j50.h: 18792: extern volatile __bit __attribute__((__deprecated__)) RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f46j50.h: 18794: extern volatile __bit RD161 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f46j50.h: 18796: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f46j50.h: 18798: extern volatile __bit RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f46j50.h: 18800: extern volatile __bit RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f46j50.h: 18802: extern volatile __bit RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f46j50.h: 18804: extern volatile __bit RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f46j50.h: 18806: extern volatile __bit RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f46j50.h: 18808: extern volatile __bit RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f46j50.h: 18810: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46j50.h: 18812: extern volatile __bit RDPU @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f46j50.h: 18814: extern volatile __bit RDSP @ (((unsigned) &PMCONL)*8) + 0;
[; ;pic18f46j50.h: 18816: extern volatile __bit RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f46j50.h: 18818: extern volatile __bit RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46j50.h: 18820: extern volatile __bit RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f46j50.h: 18822: extern volatile __bit RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f46j50.h: 18824: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f46j50.h: 18826: extern volatile __bit READ_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 18828: extern volatile __bit READ_WRITE1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 18830: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j50.h: 18832: extern volatile __bit REFO @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j50.h: 18834: extern volatile __bit REGSLP @ (((unsigned) &WDTCON)*8) + 7;
[; ;pic18f46j50.h: 18836: extern volatile __bit RELEASE @ (((unsigned) &DSCONL)*8) + 0;
[; ;pic18f46j50.h: 18838: extern volatile __bit REPU @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f46j50.h: 18840: extern volatile __bit RESUME @ (((unsigned) &UCON)*8) + 2;
[; ;pic18f46j50.h: 18842: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f46j50.h: 18844: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f46j50.h: 18846: extern volatile __bit RODIV0 @ (((unsigned) &REFOCON)*8) + 0;
[; ;pic18f46j50.h: 18848: extern volatile __bit RODIV1 @ (((unsigned) &REFOCON)*8) + 1;
[; ;pic18f46j50.h: 18850: extern volatile __bit RODIV2 @ (((unsigned) &REFOCON)*8) + 2;
[; ;pic18f46j50.h: 18852: extern volatile __bit RODIV3 @ (((unsigned) &REFOCON)*8) + 3;
[; ;pic18f46j50.h: 18854: extern volatile __bit ROON @ (((unsigned) &REFOCON)*8) + 7;
[; ;pic18f46j50.h: 18856: extern volatile __bit ROSEL @ (((unsigned) &REFOCON)*8) + 4;
[; ;pic18f46j50.h: 18858: extern volatile __bit ROSSLP @ (((unsigned) &REFOCON)*8) + 5;
[; ;pic18f46j50.h: 18860: extern volatile __bit RP0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j50.h: 18862: extern volatile __bit RP1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f46j50.h: 18864: extern volatile __bit RP10 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f46j50.h: 18866: extern volatile __bit RP11 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f46j50.h: 18868: extern volatile __bit RP12 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j50.h: 18870: extern volatile __bit RP13 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f46j50.h: 18872: extern volatile __bit RP17 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46j50.h: 18874: extern volatile __bit RP18 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j50.h: 18876: extern volatile __bit RP19 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f46j50.h: 18878: extern volatile __bit RP2 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j50.h: 18880: extern volatile __bit RP20 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f46j50.h: 18882: extern volatile __bit RP21 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f46j50.h: 18884: extern volatile __bit RP22 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f46j50.h: 18886: extern volatile __bit RP23 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f46j50.h: 18888: extern volatile __bit RP24 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f46j50.h: 18890: extern volatile __bit RP3 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f46j50.h: 18892: extern volatile __bit RP4 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j50.h: 18894: extern volatile __bit RP5 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j50.h: 18896: extern volatile __bit RP6 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j50.h: 18898: extern volatile __bit RP7 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46j50.h: 18900: extern volatile __bit RP8 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46j50.h: 18902: extern volatile __bit RP9 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f46j50.h: 18904: extern volatile __bit __attribute__((__deprecated__)) RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f46j50.h: 18906: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f46j50.h: 18908: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f46j50.h: 18910: extern volatile __bit RTCC @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f46j50.h: 18912: extern volatile __bit RTCCIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f46j50.h: 18914: extern volatile __bit RTCCIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f46j50.h: 18916: extern volatile __bit RTCCIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f46j50.h: 18918: extern volatile __bit RTCEN @ (((unsigned) &RTCCFG)*8) + 7;
[; ;pic18f46j50.h: 18920: extern volatile __bit RTCOE @ (((unsigned) &RTCCFG)*8) + 2;
[; ;pic18f46j50.h: 18922: extern volatile __bit RTCPTR0 @ (((unsigned) &RTCCFG)*8) + 0;
[; ;pic18f46j50.h: 18924: extern volatile __bit RTCPTR1 @ (((unsigned) &RTCCFG)*8) + 1;
[; ;pic18f46j50.h: 18926: extern volatile __bit RTCSYNC @ (((unsigned) &RTCCFG)*8) + 4;
[; ;pic18f46j50.h: 18928: extern volatile __bit RTCWDIS @ (((unsigned) &DSCONH)*8) + 0;
[; ;pic18f46j50.h: 18930: extern volatile __bit RTCWREN @ (((unsigned) &RTCCFG)*8) + 5;
[; ;pic18f46j50.h: 18932: extern volatile __bit RTSECSEL0 @ (((unsigned) &PADCFG1)*8) + 1;
[; ;pic18f46j50.h: 18934: extern volatile __bit RTSECSEL1 @ (((unsigned) &PADCFG1)*8) + 2;
[; ;pic18f46j50.h: 18936: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 18938: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 18940: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j50.h: 18942: extern volatile __bit RX1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j50.h: 18944: extern volatile __bit __attribute__((__deprecated__)) RX9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46j50.h: 18946: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46j50.h: 18948: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f46j50.h: 18950: extern volatile __bit __attribute__((__deprecated__)) RX9D @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f46j50.h: 18952: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f46j50.h: 18954: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f46j50.h: 18956: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f46j50.h: 18958: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f46j50.h: 18960: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f46j50.h: 18962: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f46j50.h: 18964: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f46j50.h: 18966: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f46j50.h: 18968: extern volatile __bit __attribute__((__deprecated__)) RXDTP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f46j50.h: 18970: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f46j50.h: 18972: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f46j50.h: 18974: extern volatile __bit RXINC @ (((unsigned) &DMACON1)*8) + 4;
[; ;pic18f46j50.h: 18976: extern volatile __bit R_NOT_W1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 18978: extern volatile __bit R_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 18980: extern volatile __bit R_W1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 18982: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j50.h: 18984: extern volatile __bit __attribute__((__deprecated__)) R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 18986: extern volatile __bit R_nW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 18988: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j50.h: 18990: extern volatile __bit S1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f46j50.h: 18992: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f46j50.h: 18994: extern volatile __bit SCK1 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46j50.h: 18996: extern volatile __bit SCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f46j50.h: 18998: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f46j50.h: 19000: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f46j50.h: 19002: extern volatile __bit SCL1 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f46j50.h: 19004: extern volatile __bit SCL2 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f46j50.h: 19006: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f46j50.h: 19008: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f46j50.h: 19010: extern volatile __bit SDA1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46j50.h: 19012: extern volatile __bit SDA2 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f46j50.h: 19014: extern volatile __bit SDI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f46j50.h: 19016: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f46j50.h: 19018: extern volatile __bit SE0 @ (((unsigned) &UCON)*8) + 5;
[; ;pic18f46j50.h: 19020: extern volatile __bit __attribute__((__deprecated__)) SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f46j50.h: 19022: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f46j50.h: 19024: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f46j50.h: 19026: extern volatile __bit __attribute__((__deprecated__)) SENDB @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f46j50.h: 19028: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f46j50.h: 19030: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f46j50.h: 19032: extern volatile __bit __attribute__((__deprecated__)) SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f46j50.h: 19034: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f46j50.h: 19036: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f46j50.h: 19038: extern volatile __bit SOFIE @ (((unsigned) &UIE)*8) + 6;
[; ;pic18f46j50.h: 19040: extern volatile __bit SOFIF @ (((unsigned) &UIR)*8) + 6;
[; ;pic18f46j50.h: 19042: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f46j50.h: 19044: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f46j50.h: 19046: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f46j50.h: 19048: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f46j50.h: 19050: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f46j50.h: 19052: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f46j50.h: 19054: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f46j50.h: 19056: extern volatile __bit __attribute__((__deprecated__)) SPEN @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f46j50.h: 19058: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f46j50.h: 19060: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f46j50.h: 19062: extern volatile __bit SPI1OD @ (((unsigned) &ODCON3)*8) + 0;
[; ;pic18f46j50.h: 19064: extern volatile __bit SPI2OD @ (((unsigned) &ODCON3)*8) + 1;
[; ;pic18f46j50.h: 19066: extern volatile __bit __attribute__((__deprecated__)) SREN @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f46j50.h: 19068: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f46j50.h: 19070: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f46j50.h: 19072: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f46j50.h: 19074: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f46j50.h: 19076: extern volatile __bit SSCON0 @ (((unsigned) &DMACON1)*8) + 6;
[; ;pic18f46j50.h: 19078: extern volatile __bit SSCON1 @ (((unsigned) &DMACON1)*8) + 7;
[; ;pic18f46j50.h: 19080: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f46j50.h: 19082: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f46j50.h: 19084: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f46j50.h: 19086: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f46j50.h: 19088: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f46j50.h: 19090: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f46j50.h: 19092: extern volatile __bit __attribute__((__deprecated__)) SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f46j50.h: 19094: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f46j50.h: 19096: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f46j50.h: 19098: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f46j50.h: 19100: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f46j50.h: 19102: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f46j50.h: 19104: extern volatile __bit __attribute__((__deprecated__)) SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f46j50.h: 19106: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f46j50.h: 19108: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f46j50.h: 19110: extern volatile __bit __attribute__((__deprecated__)) SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f46j50.h: 19112: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f46j50.h: 19114: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f46j50.h: 19116: extern volatile __bit __attribute__((__deprecated__)) SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f46j50.h: 19118: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f46j50.h: 19120: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f46j50.h: 19122: extern volatile __bit __attribute__((__deprecated__)) SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f46j50.h: 19124: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f46j50.h: 19126: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f46j50.h: 19128: extern volatile __bit __attribute__((__deprecated__)) SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f46j50.h: 19130: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f46j50.h: 19132: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f46j50.h: 19134: extern volatile __bit STALLIE @ (((unsigned) &UIE)*8) + 5;
[; ;pic18f46j50.h: 19136: extern volatile __bit STALLIF @ (((unsigned) &UIR)*8) + 5;
[; ;pic18f46j50.h: 19138: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f46j50.h: 19140: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f46j50.h: 19142: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f46j50.h: 19144: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f46j50.h: 19146: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f46j50.h: 19148: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f46j50.h: 19150: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f46j50.h: 19152: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f46j50.h: 19154: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f46j50.h: 19156: extern volatile __bit __attribute__((__deprecated__)) STRA @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f46j50.h: 19158: extern volatile __bit STRA2 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f46j50.h: 19160: extern volatile __bit __attribute__((__deprecated__)) STRB @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f46j50.h: 19162: extern volatile __bit STRB2 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f46j50.h: 19164: extern volatile __bit __attribute__((__deprecated__)) STRC @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f46j50.h: 19166: extern volatile __bit STRC2 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f46j50.h: 19168: extern volatile __bit __attribute__((__deprecated__)) STRD @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f46j50.h: 19170: extern volatile __bit STRD2 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f46j50.h: 19172: extern volatile __bit __attribute__((__deprecated__)) STRSYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f46j50.h: 19174: extern volatile __bit STRSYNC2 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f46j50.h: 19176: extern volatile __bit SUSPND @ (((unsigned) &UCON)*8) + 1;
[; ;pic18f46j50.h: 19178: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f46j50.h: 19180: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f46j50.h: 19182: extern volatile __bit __attribute__((__deprecated__)) SYNC @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f46j50.h: 19184: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f46j50.h: 19186: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f46j50.h: 19188: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f46j50.h: 19190: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f46j50.h: 19192: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f46j50.h: 19194: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f46j50.h: 19196: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f46j50.h: 19198: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f46j50.h: 19200: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f46j50.h: 19202: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f46j50.h: 19204: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f46j50.h: 19206: extern volatile __bit T1CK @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f46j50.h: 19208: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f46j50.h: 19210: extern volatile __bit T1CKPS01 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f46j50.h: 19212: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f46j50.h: 19214: extern volatile __bit T1CKPS11 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f46j50.h: 19216: extern volatile __bit T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46j50.h: 19218: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46j50.h: 19220: extern volatile __bit T1GGO_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f46j50.h: 19222: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f46j50.h: 19224: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f46j50.h: 19226: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18f46j50.h: 19228: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18f46j50.h: 19230: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f46j50.h: 19232: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f46j50.h: 19234: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f46j50.h: 19236: extern volatile __bit T1OSCEN1 @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f46j50.h: 19238: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j50.h: 19240: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f46j50.h: 19242: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f46j50.h: 19244: extern volatile __bit T1RUN @ (((unsigned) &TCLKCON)*8) + 4;
[; ;pic18f46j50.h: 19246: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f46j50.h: 19248: extern volatile __bit T1SYNC1 @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f46j50.h: 19250: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f46j50.h: 19252: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f46j50.h: 19254: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f46j50.h: 19256: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f46j50.h: 19258: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f46j50.h: 19260: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f46j50.h: 19262: extern volatile __bit T3CCP1 @ (((unsigned) &TCLKCON)*8) + 0;
[; ;pic18f46j50.h: 19264: extern volatile __bit T3CCP2 @ (((unsigned) &TCLKCON)*8) + 1;
[; ;pic18f46j50.h: 19266: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f46j50.h: 19268: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f46j50.h: 19270: extern volatile __bit T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f46j50.h: 19272: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f46j50.h: 19274: extern volatile __bit T3GGO_T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f46j50.h: 19276: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f46j50.h: 19278: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f46j50.h: 19280: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18f46j50.h: 19282: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18f46j50.h: 19284: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f46j50.h: 19286: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f46j50.h: 19288: extern volatile __bit T3OSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f46j50.h: 19290: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f46j50.h: 19292: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f46j50.h: 19294: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f46j50.h: 19296: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f46j50.h: 19298: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f46j50.h: 19300: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f46j50.h: 19302: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f46j50.h: 19304: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f46j50.h: 19306: extern volatile __bit TGEN @ (((unsigned) &CTMUCONH)*8) + 4;
[; ;pic18f46j50.h: 19308: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f46j50.h: 19310: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f46j50.h: 19312: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f46j50.h: 19314: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f46j50.h: 19316: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f46j50.h: 19318: extern volatile __bit TMR1CS01 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f46j50.h: 19320: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f46j50.h: 19322: extern volatile __bit TMR1CS11 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f46j50.h: 19324: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f46j50.h: 19326: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f46j50.h: 19328: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f46j50.h: 19330: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f46j50.h: 19332: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f46j50.h: 19334: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f46j50.h: 19336: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f46j50.h: 19338: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f46j50.h: 19340: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f46j50.h: 19342: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f46j50.h: 19344: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f46j50.h: 19346: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f46j50.h: 19348: extern volatile __bit TMR3GIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f46j50.h: 19350: extern volatile __bit TMR3GIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f46j50.h: 19352: extern volatile __bit TMR3GIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f46j50.h: 19354: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f46j50.h: 19356: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f46j50.h: 19358: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f46j50.h: 19360: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f46j50.h: 19362: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f46j50.h: 19364: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f46j50.h: 19366: extern volatile __bit TMR4IP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f46j50.h: 19368: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f46j50.h: 19370: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f46j50.h: 19372: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f46j50.h: 19374: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f46j50.h: 19376: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f46j50.h: 19378: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f46j50.h: 19380: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f46j50.h: 19382: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f46j50.h: 19384: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f46j50.h: 19386: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f46j50.h: 19388: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f46j50.h: 19390: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f46j50.h: 19392: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f46j50.h: 19394: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f46j50.h: 19396: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f46j50.h: 19398: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f46j50.h: 19400: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f46j50.h: 19402: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f46j50.h: 19404: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f46j50.h: 19406: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f46j50.h: 19408: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f46j50.h: 19410: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f46j50.h: 19412: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f46j50.h: 19414: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f46j50.h: 19416: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f46j50.h: 19418: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f46j50.h: 19420: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f46j50.h: 19422: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f46j50.h: 19424: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f46j50.h: 19426: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f46j50.h: 19428: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f46j50.h: 19430: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f46j50.h: 19432: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f46j50.h: 19434: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f46j50.h: 19436: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f46j50.h: 19438: extern volatile __bit __attribute__((__deprecated__)) TRMT @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f46j50.h: 19440: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f46j50.h: 19442: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f46j50.h: 19444: extern volatile __bit TRNIE @ (((unsigned) &UIE)*8) + 3;
[; ;pic18f46j50.h: 19446: extern volatile __bit TRNIF @ (((unsigned) &UIR)*8) + 3;
[; ;pic18f46j50.h: 19448: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f46j50.h: 19450: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f46j50.h: 19452: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f46j50.h: 19454: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f46j50.h: 19456: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f46j50.h: 19458: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f46j50.h: 19460: extern volatile __bit TX1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f46j50.h: 19462: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f46j50.h: 19464: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f46j50.h: 19466: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f46j50.h: 19468: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f46j50.h: 19470: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f46j50.h: 19472: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f46j50.h: 19474: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f46j50.h: 19476: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f46j50.h: 19478: extern volatile __bit __attribute__((__deprecated__)) TX9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f46j50.h: 19480: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f46j50.h: 19482: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f46j50.h: 19484: extern volatile __bit __attribute__((__deprecated__)) TX9D @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f46j50.h: 19486: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f46j50.h: 19488: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f46j50.h: 19490: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f46j50.h: 19492: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f46j50.h: 19494: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f46j50.h: 19496: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f46j50.h: 19498: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f46j50.h: 19500: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f46j50.h: 19502: extern volatile __bit __attribute__((__deprecated__)) TXCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f46j50.h: 19504: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f46j50.h: 19506: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f46j50.h: 19508: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f46j50.h: 19510: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f46j50.h: 19512: extern volatile __bit __attribute__((__deprecated__)) TXEN @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f46j50.h: 19514: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f46j50.h: 19516: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f46j50.h: 19518: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f46j50.h: 19520: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f46j50.h: 19522: extern volatile __bit TXINC @ (((unsigned) &DMACON1)*8) + 5;
[; ;pic18f46j50.h: 19524: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f46j50.h: 19526: extern volatile __bit U1OD @ (((unsigned) &ODCON2)*8) + 0;
[; ;pic18f46j50.h: 19528: extern volatile __bit U2OD @ (((unsigned) &ODCON2)*8) + 1;
[; ;pic18f46j50.h: 19530: extern volatile __bit __attribute__((__deprecated__)) UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f46j50.h: 19532: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f46j50.h: 19534: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f46j50.h: 19536: extern volatile __bit UERRIE @ (((unsigned) &UIE)*8) + 1;
[; ;pic18f46j50.h: 19538: extern volatile __bit UERRIF @ (((unsigned) &UIR)*8) + 1;
[; ;pic18f46j50.h: 19540: extern volatile __bit ULPEN @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic18f46j50.h: 19542: extern volatile __bit ULPLVL @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic18f46j50.h: 19544: extern volatile __bit ULPSINK @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic18f46j50.h: 19546: extern volatile __bit ULPWDIS @ (((unsigned) &DSCONL)*8) + 2;
[; ;pic18f46j50.h: 19548: extern volatile __bit ULPWU @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j50.h: 19550: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f46j50.h: 19552: extern volatile __bit UOEMON @ (((unsigned) &UCFG)*8) + 6;
[; ;pic18f46j50.h: 19554: extern volatile __bit UPP0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f46j50.h: 19556: extern volatile __bit UPP1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f46j50.h: 19558: extern volatile __bit UPUEN @ (((unsigned) &UCFG)*8) + 4;
[; ;pic18f46j50.h: 19560: extern volatile __bit URSTIE @ (((unsigned) &UIE)*8) + 0;
[; ;pic18f46j50.h: 19562: extern volatile __bit URSTIF @ (((unsigned) &UIR)*8) + 0;
[; ;pic18f46j50.h: 19564: extern volatile __bit USBEN @ (((unsigned) &UCON)*8) + 3;
[; ;pic18f46j50.h: 19566: extern volatile __bit USBIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f46j50.h: 19568: extern volatile __bit USBIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f46j50.h: 19570: extern volatile __bit USBIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f46j50.h: 19572: extern volatile __bit UTEYE @ (((unsigned) &UCFG)*8) + 7;
[; ;pic18f46j50.h: 19574: extern volatile __bit UTRDIS @ (((unsigned) &UCFG)*8) + 3;
[; ;pic18f46j50.h: 19576: extern volatile __bit VBG2EN @ (((unsigned) &ANCON1)*8) + 6;
[; ;pic18f46j50.h: 19578: extern volatile __bit VBGEN @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f46j50.h: 19580: extern volatile __bit VCFG0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f46j50.h: 19582: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f46j50.h: 19584: extern volatile __bit VCFG1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f46j50.h: 19586: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f46j50.h: 19588: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f46j50.h: 19590: extern volatile __bit VM @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f46j50.h: 19592: extern volatile __bit VMO @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f46j50.h: 19594: extern volatile __bit VP @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f46j50.h: 19596: extern volatile __bit VPO @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f46j50.h: 19598: extern volatile __bit VREF_MINUS @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f46j50.h: 19600: extern volatile __bit VREF_PLUS @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f46j50.h: 19602: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f46j50.h: 19604: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f46j50.h: 19606: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f46j50.h: 19608: extern volatile __bit __attribute__((__deprecated__)) WAITB0 @ (((unsigned) &PMMODEL)*8) + 6;
[; ;pic18f46j50.h: 19610: extern volatile __bit __attribute__((__deprecated__)) WAITB1 @ (((unsigned) &PMMODEL)*8) + 7;
[; ;pic18f46j50.h: 19612: extern volatile __bit __attribute__((__deprecated__)) WAITE0 @ (((unsigned) &PMMODEL)*8) + 0;
[; ;pic18f46j50.h: 19614: extern volatile __bit __attribute__((__deprecated__)) WAITE1 @ (((unsigned) &PMMODEL)*8) + 1;
[; ;pic18f46j50.h: 19616: extern volatile __bit __attribute__((__deprecated__)) WAITM0 @ (((unsigned) &PMMODEL)*8) + 2;
[; ;pic18f46j50.h: 19618: extern volatile __bit __attribute__((__deprecated__)) WAITM1 @ (((unsigned) &PMMODEL)*8) + 3;
[; ;pic18f46j50.h: 19620: extern volatile __bit __attribute__((__deprecated__)) WAITM2 @ (((unsigned) &PMMODEL)*8) + 4;
[; ;pic18f46j50.h: 19622: extern volatile __bit __attribute__((__deprecated__)) WAITM3 @ (((unsigned) &PMMODEL)*8) + 5;
[; ;pic18f46j50.h: 19624: extern volatile __bit __attribute__((__deprecated__)) WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f46j50.h: 19626: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f46j50.h: 19628: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f46j50.h: 19630: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f46j50.h: 19632: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f46j50.h: 19634: extern volatile __bit WPROG @ (((unsigned) &EECON1)*8) + 5;
[; ;pic18f46j50.h: 19636: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f46j50.h: 19638: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f46j50.h: 19640: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f46j50.h: 19642: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f46j50.h: 19644: extern volatile __bit WRSP @ (((unsigned) &PMCONL)*8) + 1;
[; ;pic18f46j50.h: 19646: extern volatile __bit __attribute__((__deprecated__)) WUE @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f46j50.h: 19648: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f46j50.h: 19650: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f46j50.h: 19652: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f46j50.h: 19654: extern volatile __bit nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 19656: extern volatile __bit nA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 19658: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j50.h: 19660: extern volatile __bit nADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 19662: extern volatile __bit nADDRESS1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f46j50.h: 19664: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f46j50.h: 19666: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f46j50.h: 19668: extern volatile __bit nCM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f46j50.h: 19670: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f46j50.h: 19672: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f46j50.h: 19674: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f46j50.h: 19676: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f46j50.h: 19678: extern volatile __bit nRC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f46j50.h: 19680: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f46j50.h: 19682: extern volatile __bit nSS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f46j50.h: 19684: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f46j50.h: 19686: extern volatile __bit nTX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f46j50.h: 19688: extern volatile __bit nUOE @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f46j50.h: 19690: extern volatile __bit nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 19692: extern volatile __bit nW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 19694: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f46j50.h: 19696: extern volatile __bit nWRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 19698: extern volatile __bit nWRITE1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f46j50.h: 19700: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 157: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 159: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 161: extern __nonreentrant void _delay3(unsigned char);
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;miwikit_pic18f46j50_24j40\lcd.h: 43: extern uint8_t LCDText[16*2+1];
[; ;miwikit_pic18f46j50_24j40\lcd.h: 45: void LCD_Initialize(void);
[; ;miwikit_pic18f46j50_24j40\lcd.h: 46: void LCD_Update(void);
[; ;miwikit_pic18f46j50_24j40\lcd.h: 47: void LCD_Erase(void);
[; ;miwikit_pic18f46j50_24j40\lcd.h: 48: void LCD_BacklightON(void);
[; ;miwikit_pic18f46j50_24j40\lcd.h: 49: void LCD_BacklightOFF(void);
[; ;miwikit_pic18f46j50_24j40\lcd.h: 50: void LCD_Display(char *, uint8_t, bool);
[; ;miwikit_pic18f46j50_24j40\lcd.h: 51: void LCDWriteLine(uint16_t number, char *line);
[; ;miwikit_pic18f46j50_24j40\lcd.h: 52: void UserInterruptHandler(void);
[; ;miwikit_pic18f46j50_24j40\eeprom.h: 27: void EEPROMRead(uint8_t *Dest, uint8_t Addr , uint8_t count);
[; ;miwikit_pic18f46j50_24j40\eeprom.h: 28: void Read_MAC_Address(void);
[; ;miwikit_pic18f46j50_24j40\serial_flash.h: 27: void SSTRead(uint8_t *Dest, uint8_t *Addr , uint8_t count);
[; ;miwikit_pic18f46j50_24j40\serial_flash.h: 28: void SSTWrite(uint8_t *Src, uint8_t *Addr, uint8_t count);
[; ;miwikit_pic18f46j50_24j40\serial_flash.h: 29: void SSTGetID(uint8_t *Dest);
[; ;miwikit_pic18f46j50_24j40\symbol.h: 71: typedef union _MIWI_TICK
[; ;miwikit_pic18f46j50_24j40\symbol.h: 72: {
[; ;miwikit_pic18f46j50_24j40\symbol.h: 73: uint32_t Val;
[; ;miwikit_pic18f46j50_24j40\symbol.h: 74: struct _MIWI_TICK_bytes
[; ;miwikit_pic18f46j50_24j40\symbol.h: 75: {
[; ;miwikit_pic18f46j50_24j40\symbol.h: 76: uint8_t b0;
[; ;miwikit_pic18f46j50_24j40\symbol.h: 77: uint8_t b1;
[; ;miwikit_pic18f46j50_24j40\symbol.h: 78: uint8_t b2;
[; ;miwikit_pic18f46j50_24j40\symbol.h: 79: uint8_t b3;
[; ;miwikit_pic18f46j50_24j40\symbol.h: 80: } byte;
[; ;miwikit_pic18f46j50_24j40\symbol.h: 81: uint8_t v[4];
[; ;miwikit_pic18f46j50_24j40\symbol.h: 82: struct _MIWI_TICK_words
[; ;miwikit_pic18f46j50_24j40\symbol.h: 83: {
[; ;miwikit_pic18f46j50_24j40\symbol.h: 84: uint16_t w0;
[; ;miwikit_pic18f46j50_24j40\symbol.h: 85: uint16_t w1;
[; ;miwikit_pic18f46j50_24j40\symbol.h: 86: } word;
[; ;miwikit_pic18f46j50_24j40\symbol.h: 87: } MIWI_TICK;
[; ;miwikit_pic18f46j50_24j40\symbol.h: 89: void InitSymbolTimer(void);
[; ;miwikit_pic18f46j50_24j40\symbol.h: 90: MIWI_TICK MiWi_TickGet(void);
[; ;miwikit_pic18f46j50_24j40\symbol.h: 94: extern volatile uint8_t timerExtension1,timerExtension2;
[; ;miwikit_pic18f46j50_24j40\delay.h: 47: void DELAY_10us( uint32_t tenMicroSecondCounter );
[; ;miwikit_pic18f46j50_24j40\delay.h: 68: void DELAY_ms( uint16_t ms );
"32 ../src/system_config/miwikit_pic18f46j50_24j40\button.h
[v _switch0PressTime `S1078 ~T0 @X0 1 e ]
[; ;miwikit_pic18f46j50_24j40\button.h: 32: MIWI_TICK switch0PressTime;
"33
[v _switch1PressTime `S1078 ~T0 @X0 1 e ]
[; ;miwikit_pic18f46j50_24j40\button.h: 33: MIWI_TICK switch1PressTime;
[; ;miwikit_pic18f46j50_24j40\button.h: 35: uint8_t BUTTON_Pressed(void);
[; ;miwikit_pic18f46j50_24j40\spi.h: 29: void SPIPut(uint8_t v);
[; ;miwikit_pic18f46j50_24j40\spi.h: 30: uint8_t SPIGet(void);
[; ;miwikit_pic18f46j50_24j40\spi.h: 32: void SPIPut2(uint8_t v);
[; ;miwikit_pic18f46j50_24j40\spi.h: 33: uint8_t SPIGet2(void);
[; ;miwikit_pic18f46j50_24j40\system.h: 54: typedef union
[; ;miwikit_pic18f46j50_24j40\system.h: 55: {
[; ;miwikit_pic18f46j50_24j40\system.h: 57: uint8_t v[4];
[; ;miwikit_pic18f46j50_24j40\system.h: 58: uint16_t w[2];
[; ;miwikit_pic18f46j50_24j40\system.h: 59: uint32_t Val;
[; ;miwikit_pic18f46j50_24j40\system.h: 61: }API_UINT32_UNION;
[; ;miwikit_pic18f46j50_24j40\system.h: 63: typedef union
[; ;miwikit_pic18f46j50_24j40\system.h: 64: {
[; ;miwikit_pic18f46j50_24j40\system.h: 66: uint8_t v[2];
[; ;miwikit_pic18f46j50_24j40\system.h: 67: uint16_t Val;
[; ;miwikit_pic18f46j50_24j40\system.h: 69: }API_UINT16_UNION;
"71 ../src/system_config/miwikit_pic18f46j50_24j40\system.h
[v _pwm_value_high_time `ui ~T0 @X0 1 e ]
[i _pwm_value_high_time
-> -> 400 `i `ui
]
[; ;miwikit_pic18f46j50_24j40\system.h: 71: uint16_t pwm_value_high_time = 400 ;
[; ;miwikit_pic18f46j50_24j40\system.h: 73: typedef struct
[; ;miwikit_pic18f46j50_24j40\system.h: 74: {
[; ;miwikit_pic18f46j50_24j40\system.h: 75: uint8_t Heures;
[; ;miwikit_pic18f46j50_24j40\system.h: 76: uint8_t Minutes;
[; ;miwikit_pic18f46j50_24j40\system.h: 77: uint8_t Secondes;
[; ;miwikit_pic18f46j50_24j40\system.h: 78: uint8_t Dixieme_Secondes;
[; ;miwikit_pic18f46j50_24j40\system.h: 79: } Temps;
"81
[v _Chrono `S1083 ~T0 @X0 1 e ]
[; ;miwikit_pic18f46j50_24j40\system.h: 81: Temps Chrono;
[; ;miwikit_pic18f46j50_24j40\system.h: 82: void temps_avance(Temps * hms);
[; ;miwikit_pic18f46j50_24j40\system.h: 133: void SYSTEM_Initialize(void);
[; ;drv_mrf_miwi_24j40.h: 31: typedef union
[; ;drv_mrf_miwi_24j40.h: 32: {
[; ;drv_mrf_miwi_24j40.h: 33: uint8_t Val;
[; ;drv_mrf_miwi_24j40.h: 34: struct
[; ;drv_mrf_miwi_24j40.h: 35: {
[; ;drv_mrf_miwi_24j40.h: 36: uint8_t RF_TXIF :1;
[; ;drv_mrf_miwi_24j40.h: 37: uint8_t :2;
[; ;drv_mrf_miwi_24j40.h: 38: uint8_t RF_RXIF :1;
[; ;drv_mrf_miwi_24j40.h: 39: uint8_t SECIF :1;
[; ;drv_mrf_miwi_24j40.h: 40: uint8_t :4;
[; ;drv_mrf_miwi_24j40.h: 41: }bits;
[; ;drv_mrf_miwi_24j40.h: 42: } MRF24J40_IFREG;
[; ;drv_mrf_miwi_24j40.h: 44: typedef union
[; ;drv_mrf_miwi_24j40.h: 45: {
[; ;drv_mrf_miwi_24j40.h: 46: uint8_t Val;
[; ;drv_mrf_miwi_24j40.h: 47: struct
[; ;drv_mrf_miwi_24j40.h: 48: {
[; ;drv_mrf_miwi_24j40.h: 49: uint8_t TX_BUSY : 1;
[; ;drv_mrf_miwi_24j40.h: 50: uint8_t TX_PENDING_ACK : 1;
[; ;drv_mrf_miwi_24j40.h: 51: uint8_t TX_FAIL : 1;
[; ;drv_mrf_miwi_24j40.h: 52: uint8_t RX_SECURITY : 1;
[; ;drv_mrf_miwi_24j40.h: 53: uint8_t RX_IGNORE_SECURITY : 1;
[; ;drv_mrf_miwi_24j40.h: 54: uint8_t RX_BUFFERED : 1;
[; ;drv_mrf_miwi_24j40.h: 55: uint8_t SEC_IF : 1;
[; ;drv_mrf_miwi_24j40.h: 56: } bits;
[; ;drv_mrf_miwi_24j40.h: 57: } MRF24J40_STATUS;
[; ;drv_mrf_miwi.h: 84: typedef union _DRIVER_UINT8_UNION_
[; ;drv_mrf_miwi.h: 85: {
[; ;drv_mrf_miwi.h: 86: uint8_t Val;
[; ;drv_mrf_miwi.h: 87: struct
[; ;drv_mrf_miwi.h: 88: {
[; ;drv_mrf_miwi.h: 89: uint8_t b0:1;
[; ;drv_mrf_miwi.h: 90: uint8_t b1:1;
[; ;drv_mrf_miwi.h: 91: uint8_t b2:1;
[; ;drv_mrf_miwi.h: 92: uint8_t b3:1;
[; ;drv_mrf_miwi.h: 93: uint8_t b4:1;
[; ;drv_mrf_miwi.h: 94: uint8_t b5:1;
[; ;drv_mrf_miwi.h: 95: uint8_t b6:1;
[; ;drv_mrf_miwi.h: 96: uint8_t b7:1;
[; ;drv_mrf_miwi.h: 97: } bits;
[; ;drv_mrf_miwi.h: 99: } DRIVER_UINT8_UNION;
[; ;drv_mrf_miwi.h: 106: typedef struct
[; ;drv_mrf_miwi.h: 107: {
[; ;drv_mrf_miwi.h: 108: union
[; ;drv_mrf_miwi.h: 109: {
[; ;drv_mrf_miwi.h: 110: uint8_t Val;
[; ;drv_mrf_miwi.h: 111: struct
[; ;drv_mrf_miwi.h: 112: {
[; ;drv_mrf_miwi.h: 113: uint8_t packetType : 2;
[; ;drv_mrf_miwi.h: 118: uint8_t broadcast : 1;
[; ;drv_mrf_miwi.h: 119: uint8_t secEn : 1;
[; ;drv_mrf_miwi.h: 120: uint8_t repeat : 1;
[; ;drv_mrf_miwi.h: 121: uint8_t ackReq : 1;
[; ;drv_mrf_miwi.h: 122: uint8_t destPrsnt : 1;
[; ;drv_mrf_miwi.h: 123: uint8_t sourcePrsnt : 1;
[; ;drv_mrf_miwi.h: 124: } bits;
[; ;drv_mrf_miwi.h: 125: } flags;
[; ;drv_mrf_miwi.h: 127: uint8_t *DestAddress;
[; ;drv_mrf_miwi.h: 129: bool altDestAddr;
[; ;drv_mrf_miwi.h: 130: bool altSrcAddr;
[; ;drv_mrf_miwi.h: 131: API_UINT16_UNION DestPANID;
[; ;drv_mrf_miwi.h: 134: } MAC_TRANS_PARAM;
[; ;drv_mrf_miwi.h: 142: typedef struct
[; ;drv_mrf_miwi.h: 143: {
[; ;drv_mrf_miwi.h: 144: union
[; ;drv_mrf_miwi.h: 145: {
[; ;drv_mrf_miwi.h: 146: uint8_t Val;
[; ;drv_mrf_miwi.h: 147: struct
[; ;drv_mrf_miwi.h: 148: {
[; ;drv_mrf_miwi.h: 149: uint8_t packetType :2;
[; ;drv_mrf_miwi.h: 154: uint8_t broadcast :1;
[; ;drv_mrf_miwi.h: 155: uint8_t secEn :1;
[; ;drv_mrf_miwi.h: 156: uint8_t repeat :1;
[; ;drv_mrf_miwi.h: 157: uint8_t ackReq :1;
[; ;drv_mrf_miwi.h: 158: uint8_t destPrsnt :1;
[; ;drv_mrf_miwi.h: 159: uint8_t sourcePrsnt :1;
[; ;drv_mrf_miwi.h: 160: } bits;
[; ;drv_mrf_miwi.h: 161: } flags;
[; ;drv_mrf_miwi.h: 163: uint8_t * SourceAddress;
[; ;drv_mrf_miwi.h: 164: uint8_t * Payload;
[; ;drv_mrf_miwi.h: 165: uint8_t PayloadLen;
[; ;drv_mrf_miwi.h: 166: uint8_t RSSIValue;
[; ;drv_mrf_miwi.h: 167: uint8_t LQIValue;
[; ;drv_mrf_miwi.h: 169: bool altSourceAddress;
[; ;drv_mrf_miwi.h: 170: API_UINT16_UNION SourcePANID;
[; ;drv_mrf_miwi.h: 172: } MAC_RECEIVED_PACKET;
[; ;drv_mrf_miwi.h: 179: typedef struct
[; ;drv_mrf_miwi.h: 180: {
[; ;drv_mrf_miwi.h: 181: union
[; ;drv_mrf_miwi.h: 182: {
[; ;drv_mrf_miwi.h: 183: uint8_t Val;
[; ;drv_mrf_miwi.h: 184: struct
[; ;drv_mrf_miwi.h: 185: {
[; ;drv_mrf_miwi.h: 186: uint8_t RepeaterMode :1;
[; ;drv_mrf_miwi.h: 187: uint8_t CCAEnable :1;
[; ;drv_mrf_miwi.h: 188: uint8_t NetworkFreezer :1;
[; ;drv_mrf_miwi.h: 189: uint8_t PAddrLength :4;
[; ;drv_mrf_miwi.h: 190: } bits;
[; ;drv_mrf_miwi.h: 191: } actionFlags;
[; ;drv_mrf_miwi.h: 193: uint8_t *PAddress;
[; ;drv_mrf_miwi.h: 195: } MACINIT_PARAM;
[; ;drv_mrf_miwi.h: 197: extern MAC_RECEIVED_PACKET MACRxPacket;
[; ;drv_mrf_miwi.h: 239: bool MiMAC_SetChannel(uint8_t channel, uint8_t offsetFreq);
[; ;drv_mrf_miwi.h: 274: bool MiMAC_SetPower(uint8_t outputPower);
[; ;drv_mrf_miwi.h: 313: bool MiMAC_SetAltAddress(uint8_t *Address, uint8_t *PANID);
[; ;drv_mrf_miwi.h: 345: bool MiMAC_Init(MACINIT_PARAM initValue);
[; ;drv_mrf_miwi.h: 380: uint8_t MiMAC_ChannelAssessment(uint8_t AssessmentMode);
[; ;drv_mrf_miwi.h: 418: void MiMAC_DiscardPacket(void);
[; ;drv_mrf_miwi.h: 458: bool MiMAC_ReceivedPacket(void);
[; ;drv_mrf_miwi.h: 494: bool MiMAC_SendPacket(MAC_TRANS_PARAM transParam, uint8_t *MACPayload, uint8_t MACPayloadLen);
[; ;drv_mrf_miwi.h: 538: bool MiMAC_PowerState(uint8_t PowerState);
[; ;drv_mrf_miwi.h: 549: void UserInterruptHandler(void);
[; ;miwi_mesh.h: 44: void MiWiTasks(void);
[; ;miwi_mesh.h: 45: uint8_t findNextNetworkEntry(void);
[; ;miwi_mesh.h: 46: void ClearNetworkTable(void);
[; ;miwi_mesh.h: 47: uint8_t SearchForLongAddress(void);
[; ;miwi_mesh.h: 48: uint8_t SearchForShortAddress(void);
[; ;miwi_mesh.h: 49: void SendIndirectPacket(uint8_t *Address, uint8_t *AltAddress, bool isAltAddress);
[; ;miwi_mesh.h: 50: uint8_t AddNodeToNetworkTable(void);
[; ;miwi_mesh.h: 51: void DiscoverNodeByEUI(void);
[; ;miwi_mesh.h: 52: void OpenSocket(void);
[; ;miwi_mesh.h: 53: bool isSameAddress( uint8_t *Address1,  uint8_t *Address2);
[; ;miwi_mesh.h: 54: void DumpConnection(uint8_t index);
[; ;miwi_mesh.h: 55: bool UnicastShortAddress(uint8_t *DestAddress);
[; ;miwi_mesh.h: 125: typedef union _MIWI_STATE_MACHINE
[; ;miwi_mesh.h: 126: {
[; ;miwi_mesh.h: 127: uint16_t Val;
[; ;miwi_mesh.h: 128: struct {
[; ;miwi_mesh.h: 129: uint8_t searchingForNetwork :1;
[; ;miwi_mesh.h: 130: uint8_t memberOfNetwork :1;
[; ;miwi_mesh.h: 131: uint8_t RxHasUserData :1;
[; ;miwi_mesh.h: 132: uint8_t MiWiAckInProgress :1;
[; ;miwi_mesh.h: 133: uint8_t saveConnection :1;
[; ;miwi_mesh.h: 134: uint8_t EUISearching :1;
[; ;miwi_mesh.h: 135: uint8_t DataRequesting :1;
[; ;miwi_mesh.h: 136: uint8_t Resynning :1;
[; ;miwi_mesh.h: 137: uint8_t Sleeping :1;
[; ;miwi_mesh.h: 138: } bits;
[; ;miwi_mesh.h: 139: } MIWI_STATE_MACHINE;
[; ;miwi_mesh.h: 142: typedef struct _OPEN_SOCKET
[; ;miwi_mesh.h: 143: {
[; ;miwi_mesh.h: 144: union _OPEN_SOCKET_STATUS
[; ;miwi_mesh.h: 145: {
[; ;miwi_mesh.h: 146: struct _OPEN_SOCKET_STATUS_bits
[; ;miwi_mesh.h: 147: {
[; ;miwi_mesh.h: 148: uint8_t matchFound :1;
[; ;miwi_mesh.h: 149: uint8_t requestIsOpen :1;
[; ;miwi_mesh.h: 150: uint8_t itIsMe :1;
[; ;miwi_mesh.h: 151: } bits;
[; ;miwi_mesh.h: 152: uint8_t Val;
[; ;miwi_mesh.h: 153: } status;
[; ;miwi_mesh.h: 154: uint8_t socketHandle;
[; ;miwi_mesh.h: 155: API_UINT16_UNION ShortAddress1;
[; ;miwi_mesh.h: 157: uint8_t LongAddress1[8];
[; ;miwi_mesh.h: 159: uint8_t AdditionalNodeID1[1];
[; ;miwi_mesh.h: 162: API_UINT16_UNION ShortAddress2;
[; ;miwi_mesh.h: 163: uint8_t LongAddress2[8];
[; ;miwi_mesh.h: 165: MIWI_TICK socketStart;
[; ;miwi_mesh.h: 166: } OPEN_SOCKET;
[; ;miwi_mesh.h: 174: typedef struct
[; ;miwi_mesh.h: 175: {
[; ;miwi_mesh.h: 176: MIWI_TICK TickStart;
[; ;miwi_mesh.h: 179: API_UINT16_UNION DestPANID;
[; ;miwi_mesh.h: 181: uint8_t DestAddress[8];
[; ;miwi_mesh.h: 182: union
[; ;miwi_mesh.h: 183: {
[; ;miwi_mesh.h: 184: uint8_t Val;
[; ;miwi_mesh.h: 185: struct
[; ;miwi_mesh.h: 186: {
[; ;miwi_mesh.h: 187: uint8_t isValid : 1;
[; ;miwi_mesh.h: 188: uint8_t isBroadcast : 1;
[; ;miwi_mesh.h: 189: uint8_t isCommand : 1;
[; ;miwi_mesh.h: 190: uint8_t isSecured : 1;
[; ;miwi_mesh.h: 191: uint8_t isAltAddr : 1;
[; ;miwi_mesh.h: 192: } bits;
[; ;miwi_mesh.h: 193: } flags;
[; ;miwi_mesh.h: 194: uint8_t PayLoadSize;
[; ;miwi_mesh.h: 198: uint8_t PayLoad[40+11];
[; ;miwi_mesh.h: 200: } INDIRECT_MESSAGE;
[; ;miwi_mesh.h: 205: extern MIWI_STATE_MACHINE MiWiStateMachine;
[; ;miwi_mesh.h: 206: extern uint8_t TxBuffer[];
[; ;miwi_mesh.h: 207: extern uint8_t TxData;
[; ;miwi_mesh.h: 208: extern API_UINT16_UNION myPANID;
[; ;miwi_mesh.h: 209: extern API_UINT16_UNION myShortAddress;
[; ;miwi_mesh.h: 210: extern uint8_t myParent;
[; ;miwi_mesh.h: 211: extern uint8_t tempLongAddress[8];
[; ;miwi_mesh.h: 212: extern API_UINT16_UNION tempShortAddress;
[; ;miwi_mesh.h: 213: extern OPEN_SOCKET openSocketInfo;
[; ;miwi_api.h: 51: typedef union __CONNECTION_STATUS
[; ;miwi_api.h: 52: {
[; ;miwi_api.h: 53: uint8_t Val;
[; ;miwi_api.h: 54: struct _CONNECTION_STAUTS_bits
[; ;miwi_api.h: 55: {
[; ;miwi_api.h: 56: uint8_t RXOnWhenIdle :1;
[; ;miwi_api.h: 57: uint8_t directConnection :1;
[; ;miwi_api.h: 58: uint8_t longAddressValid :1;
[; ;miwi_api.h: 59: uint8_t shortAddressValid :1;
[; ;miwi_api.h: 60: uint8_t FinishJoin :1;
[; ;miwi_api.h: 61: uint8_t isFamily :1;
[; ;miwi_api.h: 62: uint8_t filler :1;
[; ;miwi_api.h: 63: uint8_t isValid :1;
[; ;miwi_api.h: 64: } bits;
[; ;miwi_api.h: 65: } CONNECTION_STATUS;
[; ;miwi_api.h: 78: typedef struct __CONNECTION_ENTRY
[; ;miwi_api.h: 79: {
[; ;miwi_api.h: 81: API_UINT16_UNION PANID;
[; ;miwi_api.h: 82: API_UINT16_UNION AltAddress;
[; ;miwi_api.h: 84: uint8_t Address[8];
[; ;miwi_api.h: 86: CONNECTION_STATUS status;
[; ;miwi_api.h: 89: uint8_t PeerInfo[1];
[; ;miwi_api.h: 91: } CONNECTION_ENTRY;
[; ;miwi_api.h: 93: extern CONNECTION_ENTRY ConnectionTable[10];
[; ;miwi_api.h: 95: extern uint8_t currentChannel;
[; ;miwi_api.h: 136: bool MiApp_ProtocolInit(bool bNetworkFreezer);
[; ;miwi_api.h: 178: bool MiApp_SetChannel(uint8_t Channel);
[; ;miwi_api.h: 236: bool MiApp_StartConnection( uint8_t Mode, uint8_t ScanDuration, uint32_t ChannelMap);
[; ;miwi_api.h: 246: typedef struct
[; ;miwi_api.h: 247: {
[; ;miwi_api.h: 248: uint8_t Channel;
[; ;miwi_api.h: 249: uint8_t Address[8];
[; ;miwi_api.h: 250: API_UINT16_UNION PANID;
[; ;miwi_api.h: 251: uint8_t RSSIValue;
[; ;miwi_api.h: 252: uint8_t LQIValue;
[; ;miwi_api.h: 253: union
[; ;miwi_api.h: 254: {
[; ;miwi_api.h: 255: uint8_t Val;
[; ;miwi_api.h: 256: struct
[; ;miwi_api.h: 257: {
[; ;miwi_api.h: 258: uint8_t Role: 2;
[; ;miwi_api.h: 259: uint8_t Sleep: 1;
[; ;miwi_api.h: 260: uint8_t SecurityEn: 1;
[; ;miwi_api.h: 261: uint8_t RepeatEn: 1;
[; ;miwi_api.h: 262: uint8_t AllowJoin: 1;
[; ;miwi_api.h: 263: uint8_t Direct: 1;
[; ;miwi_api.h: 264: uint8_t altSrcAddr: 1;
[; ;miwi_api.h: 265: } bits;
[; ;miwi_api.h: 266: } Capability;
[; ;miwi_api.h: 268: uint8_t PeerInfo[1];
[; ;miwi_api.h: 270: } ACTIVE_SCAN_RESULT;
[; ;miwi_api.h: 273: extern ACTIVE_SCAN_RESULT ActiveScanResults[4];
[; ;miwi_api.h: 320: uint8_t MiApp_SearchConnection(uint8_t ScanDuration, uint32_t ChannelMap);
[; ;miwi_api.h: 374: uint8_t MiApp_EstablishConnection(uint8_t ActiveScanIndex, uint8_t Mode);
[; ;miwi_api.h: 411: void MiApp_RemoveConnection(uint8_t ConnectionIndex);
[; ;miwi_api.h: 457: void MiApp_ConnectionMode(uint8_t Mode);
[; ;miwi_api.h: 552: bool MiApp_BroadcastPacket(bool SecEn );
[; ;miwi_api.h: 591: bool MiApp_UnicastConnection(uint8_t ConnectionIndex, bool SecEn);
[; ;miwi_api.h: 631: bool MiApp_UnicastAddress(uint8_t *DestinationAddress, bool PermanentAddr, bool SecEn);
[; ;miwi_api.h: 643: typedef struct
[; ;miwi_api.h: 644: {
[; ;miwi_api.h: 645: union
[; ;miwi_api.h: 646: {
[; ;miwi_api.h: 647: uint8_t Val;
[; ;miwi_api.h: 648: struct
[; ;miwi_api.h: 649: {
[; ;miwi_api.h: 650: uint8_t broadcast: 2;
[; ;miwi_api.h: 651: uint8_t ackReq: 1;
[; ;miwi_api.h: 652: uint8_t secEn: 1;
[; ;miwi_api.h: 653: uint8_t repeat: 1;
[; ;miwi_api.h: 654: uint8_t command: 1;
[; ;miwi_api.h: 655: uint8_t srcPrsnt: 1;
[; ;miwi_api.h: 656: uint8_t altSrcAddr: 1;
[; ;miwi_api.h: 657: } bits;
[; ;miwi_api.h: 658: } flags;
[; ;miwi_api.h: 660: API_UINT16_UNION SourcePANID;
[; ;miwi_api.h: 661: uint8_t *SourceAddress;
[; ;miwi_api.h: 662: uint8_t *Payload;
[; ;miwi_api.h: 663: uint8_t PayloadSize;
[; ;miwi_api.h: 664: uint8_t PacketRSSI;
[; ;miwi_api.h: 665: uint8_t PacketLQI;
[; ;miwi_api.h: 667: } RECEIVED_MESSAGE;
[; ;miwi_api.h: 710: bool MiApp_MessageAvailable(void);
[; ;miwi_api.h: 752: void MiApp_DiscardMessage(void);
[; ;miwi_api.h: 800: uint8_t MiApp_NoiseDetection(uint32_t ChannelMap, uint8_t ScanDuration, uint8_t DetectionMode,  uint8_t *NoiseLevel);
[; ;miwi_api.h: 858: uint8_t MiApp_TransceiverPowerState(uint8_t Mode);
[; ;miwi_api.h: 899: bool MiApp_InitChannelHopping( uint32_t ChannelMap);
[; ;miwi_api.h: 941: bool MiApp_ResyncConnection(uint8_t ConnectionIndex, uint32_t ChannelMap);
[; ;miwi_api.h: 950: extern RECEIVED_MESSAGE rxMessage;
"9 ../src/student.c
[v _questionnaire `uc ~T0 @X0 1 e ]
[i _questionnaire
-> -> 0 `i `uc
]
[; ;student.c: 9: uint8_t questionnaire = 0;
"10
[v _switch_val `uc ~T0 @X0 1 e ]
[i _switch_val
-> -> 0 `i `uc
]
[; ;student.c: 10: uint8_t switch_val = 0;
"13
[v _Student `(v ~T0 @X0 1 ef ]
"14
{
[; ;student.c: 13: void Student(void)
[; ;student.c: 14: {
[e :U _Student ]
[f ]
[; ;student.c: 15: LCD_Erase();
"15
[e ( _LCD_Erase ..  ]
[; ;student.c: 16: LCD_Display((char *) " STUDENT DEVICE ", 0, 1);
"16
[e ( _LCD_Display (3 , , -> :s 1C `*uc -> -> 0 `i `uc -> -> 1 `i `uc ]
[v F8381 `uc ~T0 @X0 -> 2 `i s ]
[i F8381
:U ..
"18
-> -> 2 `i `uc
-> -> 1 `i `uc
..
]
[v _IdAdresse `uc ~T0 @X0 -> 2 `i a ]
[; ;student.c: 18: uint8_t IdAdresse[2] = {0x02, 0x01};
[e = _IdAdresse F8381 ]
"19
[v _digit_adresse `ui ~T0 @X0 1 a ]
"20
[v _questionnaire_function `(v ~T0 @X0 0 ef ]
[; ;student.c: 19: uint16_t digit_adresse;
[; ;student.c: 20: void questionnaire_function(void);
[; ;student.c: 22: while (1)
"22
[e :U 1118 ]
[; ;student.c: 23: {
"23
{
[; ;student.c: 24: questionnaire_function();
"24
[e ( _questionnaire_function ..  ]
[; ;student.c: 25: sprintf((char *) &LCDText, (char*) "SW1: PROJECTOR  SW2: Suivant  ");
"25
[e ( _sprintf (1 , &U _LCDText -> -> :s 2C `*uc `*Cuc ]
[; ;student.c: 26: LCD_Update();
"26
[e ( _LCD_Update ..  ]
[; ;student.c: 28: while (switch_val == 0)
"28
[e $U 1120  ]
[e :U 1121 ]
[; ;student.c: 29: {
"29
{
[; ;student.c: 30: switch_val = BUTTON_Pressed();
"30
[e = _switch_val ( _BUTTON_Pressed ..  ]
[; ;student.c: 31: questionnaire_function();
"31
[e ( _questionnaire_function ..  ]
[; ;student.c: 32: sprintf((char *) &LCDText, (char*) "SW1: PROJECTOR  SW2: Suivant  ");
"32
[e ( _sprintf (1 , &U _LCDText -> -> :s 3C `*uc `*Cuc ]
[; ;student.c: 33: LCD_Update();
"33
[e ( _LCD_Update ..  ]
"34
}
[e :U 1120 ]
"28
[e $ == -> _switch_val `i -> 0 `i 1121  ]
[e :U 1122 ]
[; ;student.c: 34: }
[; ;student.c: 36: if (switch_val == 1)
"36
[e $ ! == -> _switch_val `i -> 1 `i 1123  ]
[; ;student.c: 37: {
"37
{
[; ;student.c: 38: switch_val = 0;
"38
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 39: sprintf((char *) &LCDText, (char*) "SW1: ON         SW2: OFF        ");
"39
[e ( _sprintf (1 , &U _LCDText -> -> :s 4C `*uc `*Cuc ]
[; ;student.c: 40: LCD_Update();
"40
[e ( _LCD_Update ..  ]
[; ;student.c: 42: while (switch_val == 0)
"42
[e $U 1124  ]
[e :U 1125 ]
[; ;student.c: 43: {
"43
{
[; ;student.c: 44: switch_val = BUTTON_Pressed();
"44
[e = _switch_val ( _BUTTON_Pressed ..  ]
[; ;student.c: 45: questionnaire_function();
"45
[e ( _questionnaire_function ..  ]
[; ;student.c: 46: sprintf((char *) &LCDText, (char*) "SW1: ON         SW2: OFF        ");
"46
[e ( _sprintf (1 , &U _LCDText -> -> :s 5C `*uc `*Cuc ]
[; ;student.c: 47: LCD_Update();
"47
[e ( _LCD_Update ..  ]
"48
}
[e :U 1124 ]
"42
[e $ == -> _switch_val `i -> 0 `i 1125  ]
[e :U 1126 ]
[; ;student.c: 48: }
[; ;student.c: 50: if (switch_val == 1)
"50
[e $ ! == -> _switch_val `i -> 1 `i 1127  ]
[; ;student.c: 51: {
"51
{
[; ;student.c: 52: switch_val = 0;
"52
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 53: LATAbits.LATA6 = 1;
"53
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;student.c: 54: {TxData = 11;};
"54
{
[e = _TxData -> -> 11 `i `uc ]
}
[; ;student.c: 55: TxBuffer[TxData++] = 0x55;
"55
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux -> -> 85 `i `uc ]
[; ;student.c: 56: TxBuffer[TxData++] = myShortAddress.v[0];
"56
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 57: TxBuffer[TxData++] = myShortAddress.v[1];
"57
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 58: MiApp_BroadcastPacket(0);
"58
[e ( _MiApp_BroadcastPacket (1 -> -> 0 `i `uc ]
[; ;student.c: 59: { unsigned long _dcnt; unsigned long _ms; _ms = 500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"59
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 500 `i `l `ul ]
[e $U 1128  ]
[e :U 1129 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1131  ]
[e :U 1132 ]
[e :U 1131 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1132  ]
[e :U 1133 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1128 ]
[e $ != __ms -> -> 0 `i `ul 1129  ]
[e :U 1130 ]
}
[; ;student.c: 60: LATAbits.LATA6 = 0;
"60
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"61
}
[e :U 1127 ]
[; ;student.c: 61: }
[; ;student.c: 63: if (switch_val == 2)
"63
[e $ ! == -> _switch_val `i -> 2 `i 1134  ]
[; ;student.c: 64: {
"64
{
[; ;student.c: 65: switch_val = 0;
"65
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 66: LATAbits.LATA6 = 1;
"66
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;student.c: 67: {TxData = 11;};
"67
{
[e = _TxData -> -> 11 `i `uc ]
}
[; ;student.c: 68: TxBuffer[TxData++] = 0x66;
"68
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux -> -> 102 `i `uc ]
[; ;student.c: 69: TxBuffer[TxData++] = myShortAddress.v[0];
"69
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 70: TxBuffer[TxData++] = myShortAddress.v[1];
"70
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 71: MiApp_BroadcastPacket(0);
"71
[e ( _MiApp_BroadcastPacket (1 -> -> 0 `i `uc ]
[; ;student.c: 72: { unsigned long _dcnt; unsigned long _ms; _ms = 500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"72
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 500 `i `l `ul ]
[e $U 1135  ]
[e :U 1136 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1138  ]
[e :U 1139 ]
[e :U 1138 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1139  ]
[e :U 1140 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1135 ]
[e $ != __ms -> -> 0 `i `ul 1136  ]
[e :U 1137 ]
}
[; ;student.c: 73: LATAbits.LATA6 = 0;
"73
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"74
}
[e :U 1134 ]
"75
}
[e :U 1123 ]
[; ;student.c: 74: }
[; ;student.c: 75: }
[; ;student.c: 77: if (switch_val == 2)
"77
[e $ ! == -> _switch_val `i -> 2 `i 1141  ]
[; ;student.c: 78: {
"78
{
"79
[v _send `i ~T0 @X0 1 a ]
[; ;student.c: 79: int send = 0;
[e = _send -> 0 `i ]
[; ;student.c: 80: switch_val = 0;
"80
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 81: sprintf((char *) &LCDText, (char*) "SW1: Message    SW2: Suivant    ");
"81
[e ( _sprintf (1 , &U _LCDText -> -> :s 6C `*uc `*Cuc ]
[; ;student.c: 82: LCD_Update();
"82
[e ( _LCD_Update ..  ]
[; ;student.c: 84: while (switch_val == 0)
"84
[e $U 1142  ]
[e :U 1143 ]
[; ;student.c: 85: {
"85
{
[; ;student.c: 86: switch_val = BUTTON_Pressed();
"86
[e = _switch_val ( _BUTTON_Pressed ..  ]
[; ;student.c: 87: reception_unicast();
"87
[e ( _reception_unicast ..  ]
[; ;student.c: 88: sprintf((char *) &LCDText, (char*) "SW1: Message    SW2: Suivant    ");
"88
[e ( _sprintf (1 , &U _LCDText -> -> :s 7C `*uc `*Cuc ]
[; ;student.c: 89: LCD_Update();
"89
[e ( _LCD_Update ..  ]
"90
}
[e :U 1142 ]
"84
[e $ == -> _switch_val `i -> 0 `i 1143  ]
[e :U 1144 ]
[; ;student.c: 90: }
[; ;student.c: 92: if (switch_val == 1)
"92
[e $ ! == -> _switch_val `i -> 1 `i 1145  ]
[; ;student.c: 93: {
"93
{
[v F8406 `i ~T0 @X0 -> 3 `i s ]
[i F8406
:U ..
"94
-> 0 `i
-> 0 `i
-> 0 `i
..
]
[v _digit `i ~T0 @X0 -> 3 `i a ]
[; ;student.c: 94: int digit[3] = {0, 0, 0};
[e = _digit F8406 ]
"95
[v _select `i ~T0 @X0 1 a ]
[; ;student.c: 95: int select = 0;
[e = _select -> 0 `i ]
[; ;student.c: 97: switch_val = 0;
"97
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 98: sprintf((char *) &LCDText, (char*) "A qui souhaitez-vous l'envoyer? ");
"98
[e ( _sprintf (1 , &U _LCDText -> -> :s 8C `*uc `*Cuc ]
[; ;student.c: 99: LCD_Update();
"99
[e ( _LCD_Update ..  ]
[; ;student.c: 101: { unsigned long _dcnt; unsigned long _ms; _ms = 750; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"101
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 750 `i `l `ul ]
[e $U 1146  ]
[e :U 1147 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1149  ]
[e :U 1150 ]
[e :U 1149 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1150  ]
[e :U 1151 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1146 ]
[e $ != __ms -> -> 0 `i `ul 1147  ]
[e :U 1148 ]
}
[; ;student.c: 102: while (send == 0)
"102
[e $U 1152  ]
[e :U 1153 ]
[; ;student.c: 103: {
"103
{
[; ;student.c: 104: sprintf((char *) &LCDText, (char*) "SW1:++  SW2:Suivid=%d%d%d  select=%d", digit[0], digit[1], digit[2], select);
"104
[e ( _sprintf (1 , , , , (. , &U _LCDText -> -> :s 9C `*uc `*Cuc *U + &U _digit * -> -> -> 0 `i `ui `ux -> -> # *U &U _digit `ui `ux *U + &U _digit * -> -> -> 1 `i `ui `ux -> -> # *U &U _digit `ui `ux *U + &U _digit * -> -> -> 2 `i `ui `ux -> -> # *U &U _digit `ui `ux _select ]
[; ;student.c: 105: LCD_Update();
"105
[e ( _LCD_Update ..  ]
[; ;student.c: 107: while (switch_val == 0)
"107
[e $U 1155  ]
[e :U 1156 ]
[; ;student.c: 108: {
"108
{
[; ;student.c: 109: switch_val = BUTTON_Pressed();
"109
[e = _switch_val ( _BUTTON_Pressed ..  ]
[; ;student.c: 110: reception_unicast();
"110
[e ( _reception_unicast ..  ]
[; ;student.c: 111: sprintf((char *) &LCDText, (char*) "SW1:++  SW2:Suivid=%d%d%d  select=%d", digit[0], digit[1], digit[2], select);
"111
[e ( _sprintf (1 , , , , (. , &U _LCDText -> -> :s 10C `*uc `*Cuc *U + &U _digit * -> -> -> 0 `i `ui `ux -> -> # *U &U _digit `ui `ux *U + &U _digit * -> -> -> 1 `i `ui `ux -> -> # *U &U _digit `ui `ux *U + &U _digit * -> -> -> 2 `i `ui `ux -> -> # *U &U _digit `ui `ux _select ]
[; ;student.c: 112: LCD_Update();
"112
[e ( _LCD_Update ..  ]
"113
}
[e :U 1155 ]
"107
[e $ == -> _switch_val `i -> 0 `i 1156  ]
[e :U 1157 ]
[; ;student.c: 113: }
[; ;student.c: 115: if (switch_val == 1)
"115
[e $ ! == -> _switch_val `i -> 1 `i 1158  ]
[; ;student.c: 116: {
"116
{
[; ;student.c: 118: switch_val = 0;
"118
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 119: { unsigned long _dcnt; unsigned long _ms; _ms = 150; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"119
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 150 `i `l `ul ]
[e $U 1159  ]
[e :U 1160 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1162  ]
[e :U 1163 ]
[e :U 1162 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1163  ]
[e :U 1164 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1159 ]
[e $ != __ms -> -> 0 `i `ul 1160  ]
[e :U 1161 ]
}
[; ;student.c: 120: digit[select] = 1 + digit[select];
"120
[e = *U + &U _digit * -> -> _select `ui `ux -> -> # *U &U _digit `ui `ux + -> 1 `i *U + &U _digit * -> -> _select `ui `ux -> -> # *U &U _digit `ui `ux ]
[; ;student.c: 121: if (digit[select] == 10)
"121
[e $ ! == *U + &U _digit * -> -> _select `ui `ux -> -> # *U &U _digit `ui `ux -> 10 `i 1165  ]
[; ;student.c: 122: {
"122
{
[; ;student.c: 123: digit[select] = 0;
"123
[e = *U + &U _digit * -> -> _select `ui `ux -> -> # *U &U _digit `ui `ux -> 0 `i ]
"124
}
[e :U 1165 ]
[; ;student.c: 124: }
[; ;student.c: 125: sprintf((char *) &LCDText, (char*) "SW1:++  SW2:Suivid=%d%d%d  select=%d", digit[0], digit[1], digit[2], select);
"125
[e ( _sprintf (1 , , , , (. , &U _LCDText -> -> :s 11C `*uc `*Cuc *U + &U _digit * -> -> -> 0 `i `ui `ux -> -> # *U &U _digit `ui `ux *U + &U _digit * -> -> -> 1 `i `ui `ux -> -> # *U &U _digit `ui `ux *U + &U _digit * -> -> -> 2 `i `ui `ux -> -> # *U &U _digit `ui `ux _select ]
[; ;student.c: 126: LCD_Update();
"126
[e ( _LCD_Update ..  ]
[; ;student.c: 127: reception_unicast();
"127
[e ( _reception_unicast ..  ]
"129
}
[e :U 1158 ]
[; ;student.c: 129: }
[; ;student.c: 131: if (switch_val == 2)
"131
[e $ ! == -> _switch_val `i -> 2 `i 1166  ]
[; ;student.c: 132: {
"132
{
[; ;student.c: 133: switch_val = 0;
"133
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 135: { unsigned long _dcnt; unsigned long _ms; _ms = 150; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"135
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 150 `i `l `ul ]
[e $U 1167  ]
[e :U 1168 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1170  ]
[e :U 1171 ]
[e :U 1170 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1171  ]
[e :U 1172 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1167 ]
[e $ != __ms -> -> 0 `i `ul 1168  ]
[e :U 1169 ]
}
[; ;student.c: 136: select = select + 1;
"136
[e = _select + _select -> 1 `i ]
[; ;student.c: 137: sprintf((char *) &LCDText, (char*) "SW1:++  SW2:Suivid=%d%d%d  select=%d", digit[0], digit[1], digit[2], select);
"137
[e ( _sprintf (1 , , , , (. , &U _LCDText -> -> :s 12C `*uc `*Cuc *U + &U _digit * -> -> -> 0 `i `ui `ux -> -> # *U &U _digit `ui `ux *U + &U _digit * -> -> -> 1 `i `ui `ux -> -> # *U &U _digit `ui `ux *U + &U _digit * -> -> -> 2 `i `ui `ux -> -> # *U &U _digit `ui `ux _select ]
[; ;student.c: 138: LCD_Update();
"138
[e ( _LCD_Update ..  ]
[; ;student.c: 140: if (select == 3)
"140
[e $ ! == _select -> 3 `i 1173  ]
[; ;student.c: 141: {
"141
{
[; ;student.c: 143: sprintf((char *) &LCDText, (char*) "SW1:send        SW2:re-cycler   ");
"143
[e ( _sprintf (1 , &U _LCDText -> -> :s 13C `*uc `*Cuc ]
[; ;student.c: 144: LCD_Update();
"144
[e ( _LCD_Update ..  ]
[; ;student.c: 145: { unsigned long _dcnt; unsigned long _ms; _ms = 500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"145
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 500 `i `l `ul ]
[e $U 1174  ]
[e :U 1175 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1177  ]
[e :U 1178 ]
[e :U 1177 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1178  ]
[e :U 1179 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1174 ]
[e $ != __ms -> -> 0 `i `ul 1175  ]
[e :U 1176 ]
}
[; ;student.c: 146: while (switch_val == 0)
"146
[e $U 1180  ]
[e :U 1181 ]
[; ;student.c: 147: {
"147
{
[; ;student.c: 148: switch_val = BUTTON_Pressed();
"148
[e = _switch_val ( _BUTTON_Pressed ..  ]
[; ;student.c: 149: reception_unicast();
"149
[e ( _reception_unicast ..  ]
[; ;student.c: 150: sprintf((char *) &LCDText, (char*) "SW1:send        SW2:re-cycler   ");
"150
[e ( _sprintf (1 , &U _LCDText -> -> :s 14C `*uc `*Cuc ]
[; ;student.c: 151: LCD_Update();
"151
[e ( _LCD_Update ..  ]
"152
}
[e :U 1180 ]
"146
[e $ == -> _switch_val `i -> 0 `i 1181  ]
[e :U 1182 ]
[; ;student.c: 152: }
[; ;student.c: 153: if (switch_val == 1)
"153
[e $ ! == -> _switch_val `i -> 1 `i 1183  ]
[; ;student.c: 154: {
"154
{
[; ;student.c: 155: switch_val = 0;
"155
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 157: send = 1;
"157
[e = _send -> 1 `i ]
[; ;student.c: 158: sprintf((char *) &LCDText, (char*) "adresse choisi                      ");
"158
[e ( _sprintf (1 , &U _LCDText -> -> :s 15C `*uc `*Cuc ]
[; ;student.c: 159: LCD_Update();
"159
[e ( _LCD_Update ..  ]
[; ;student.c: 160: digit_adresse = ((digit[0] << 8) + (digit[1] << 4) + (digit[2]));
"160
[e = _digit_adresse -> + + << *U + &U _digit * -> -> -> 0 `i `ui `ux -> -> # *U &U _digit `ui `ux -> 8 `i << *U + &U _digit * -> -> -> 1 `i `ui `ux -> -> # *U &U _digit `ui `ux -> 4 `i *U + &U _digit * -> -> -> 2 `i `ui `ux -> -> # *U &U _digit `ui `ux `ui ]
[; ;student.c: 170: IdAdresse[1] = digit_adresse >> 8;
"170
[e = *U + &U _IdAdresse * -> -> -> 1 `i `ui `ux -> -> # *U &U _IdAdresse `ui `ux -> >> _digit_adresse -> 8 `i `uc ]
[; ;student.c: 171: IdAdresse[0] = digit_adresse;
"171
[e = *U + &U _IdAdresse * -> -> -> 0 `i `ui `ux -> -> # *U &U _IdAdresse `ui `ux -> _digit_adresse `uc ]
[; ;student.c: 173: { unsigned long _dcnt; unsigned long _ms; _ms = 750; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"173
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 750 `i `l `ul ]
[e $U 1184  ]
[e :U 1185 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1187  ]
[e :U 1188 ]
[e :U 1187 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1188  ]
[e :U 1189 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1184 ]
[e $ != __ms -> -> 0 `i `ul 1185  ]
[e :U 1186 ]
}
"174
}
[e :U 1183 ]
[; ;student.c: 174: }
[; ;student.c: 175: if (switch_val == 2)
"175
[e $ ! == -> _switch_val `i -> 2 `i 1190  ]
[; ;student.c: 176: {
"176
{
[; ;student.c: 177: switch_val = 0;
"177
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 178: select = 0;
"178
[e = _select -> 0 `i ]
"179
}
[e :U 1190 ]
"180
}
[e :U 1173 ]
"181
}
[e :U 1166 ]
"182
}
[e :U 1152 ]
"102
[e $ == _send -> 0 `i 1153  ]
[e :U 1154 ]
[; ;student.c: 179: }
[; ;student.c: 180: }
[; ;student.c: 181: }
[; ;student.c: 182: }
[; ;student.c: 184: switch_val = 0;
"184
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 185: sprintf((char *) &LCDText, (char*) "SW1: Allo       SW2: Suivant    ");
"185
[e ( _sprintf (1 , &U _LCDText -> -> :s 16C `*uc `*Cuc ]
[; ;student.c: 186: LCD_Update();
"186
[e ( _LCD_Update ..  ]
[; ;student.c: 188: while (switch_val == 0)
"188
[e $U 1191  ]
[e :U 1192 ]
[; ;student.c: 189: {
"189
{
[; ;student.c: 190: switch_val = BUTTON_Pressed();
"190
[e = _switch_val ( _BUTTON_Pressed ..  ]
[; ;student.c: 191: reception_unicast();
"191
[e ( _reception_unicast ..  ]
[; ;student.c: 192: sprintf((char *) &LCDText, (char*) "SW1: Allo       SW2: Suivant    ");
"192
[e ( _sprintf (1 , &U _LCDText -> -> :s 17C `*uc `*Cuc ]
[; ;student.c: 193: LCD_Update();
"193
[e ( _LCD_Update ..  ]
"194
}
[e :U 1191 ]
"188
[e $ == -> _switch_val `i -> 0 `i 1192  ]
[e :U 1193 ]
[; ;student.c: 194: }
[; ;student.c: 196: if (switch_val == 1)
"196
[e $ ! == -> _switch_val `i -> 1 `i 1194  ]
[; ;student.c: 197: {
"197
{
[; ;student.c: 198: switch_val = 0;
"198
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 199: LATAbits.LATA6 = 1;
"199
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;student.c: 200: {TxData = 11;};
"200
{
[e = _TxData -> -> 11 `i `uc ]
}
[; ;student.c: 201: TxBuffer[TxData++] = 0xA0;
"201
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux -> -> 160 `i `uc ]
[; ;student.c: 202: TxBuffer[TxData++] = myShortAddress.v[0];
"202
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 203: TxBuffer[TxData++] = myShortAddress.v[1];
"203
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 204: UnicastShortAddress(&IdAdresse);
"204
[e ( _UnicastShortAddress (1 &U _IdAdresse ]
[; ;student.c: 205: { unsigned long _dcnt; unsigned long _ms; _ms = 500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"205
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 500 `i `l `ul ]
[e $U 1195  ]
[e :U 1196 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1198  ]
[e :U 1199 ]
[e :U 1198 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1199  ]
[e :U 1200 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1195 ]
[e $ != __ms -> -> 0 `i `ul 1196  ]
[e :U 1197 ]
}
[; ;student.c: 206: LATAbits.LATA6 = 0;
"206
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"207
}
[e :U 1194 ]
[; ;student.c: 207: }
[; ;student.c: 210: if (switch_val == 2)
"210
[e $ ! == -> _switch_val `i -> 2 `i 1201  ]
[; ;student.c: 211: {
"211
{
[; ;student.c: 212: switch_val = 0;
"212
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 213: sprintf((char *) &LCDText, (char*) "SW1: Ca va?     SW2: Suivant    ");
"213
[e ( _sprintf (1 , &U _LCDText -> -> :s 18C `*uc `*Cuc ]
[; ;student.c: 214: LCD_Update();
"214
[e ( _LCD_Update ..  ]
[; ;student.c: 216: while (switch_val == 0)
"216
[e $U 1202  ]
[e :U 1203 ]
[; ;student.c: 217: {
"217
{
[; ;student.c: 218: switch_val = BUTTON_Pressed();
"218
[e = _switch_val ( _BUTTON_Pressed ..  ]
[; ;student.c: 219: reception_unicast();
"219
[e ( _reception_unicast ..  ]
[; ;student.c: 220: sprintf((char *) &LCDText, (char*) "SW1: Ca va?     SW2: Suivant    ");
"220
[e ( _sprintf (1 , &U _LCDText -> -> :s 19C `*uc `*Cuc ]
[; ;student.c: 221: LCD_Update();
"221
[e ( _LCD_Update ..  ]
"222
}
[e :U 1202 ]
"216
[e $ == -> _switch_val `i -> 0 `i 1203  ]
[e :U 1204 ]
[; ;student.c: 222: }
[; ;student.c: 224: if (switch_val == 1)
"224
[e $ ! == -> _switch_val `i -> 1 `i 1205  ]
[; ;student.c: 225: {
"225
{
[; ;student.c: 226: switch_val = 0;
"226
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 227: LATAbits.LATA6 = 1;
"227
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;student.c: 228: {TxData = 11;};
"228
{
[e = _TxData -> -> 11 `i `uc ]
}
[; ;student.c: 229: TxBuffer[TxData++] = 0xA1;
"229
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux -> -> 161 `i `uc ]
[; ;student.c: 230: TxBuffer[TxData++] = myShortAddress.v[0];
"230
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 231: TxBuffer[TxData++] = myShortAddress.v[1];
"231
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 232: UnicastShortAddress(&IdAdresse);
"232
[e ( _UnicastShortAddress (1 &U _IdAdresse ]
[; ;student.c: 233: { unsigned long _dcnt; unsigned long _ms; _ms = 500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"233
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 500 `i `l `ul ]
[e $U 1206  ]
[e :U 1207 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1209  ]
[e :U 1210 ]
[e :U 1209 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1210  ]
[e :U 1211 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1206 ]
[e $ != __ms -> -> 0 `i `ul 1207  ]
[e :U 1208 ]
}
[; ;student.c: 234: LATAbits.LATA6 = 0;
"234
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"235
}
[e :U 1205 ]
[; ;student.c: 235: }
[; ;student.c: 236: if (switch_val == 2)
"236
[e $ ! == -> _switch_val `i -> 2 `i 1212  ]
[; ;student.c: 237: {
"237
{
[; ;student.c: 238: switch_val = 0;
"238
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 239: sprintf((char *) &LCDText, (char*) "SW1: Oui        SW2: Suivant    ");
"239
[e ( _sprintf (1 , &U _LCDText -> -> :s 20C `*uc `*Cuc ]
[; ;student.c: 240: LCD_Update();
"240
[e ( _LCD_Update ..  ]
[; ;student.c: 242: while (switch_val == 0)
"242
[e $U 1213  ]
[e :U 1214 ]
[; ;student.c: 243: {
"243
{
[; ;student.c: 244: switch_val = BUTTON_Pressed();
"244
[e = _switch_val ( _BUTTON_Pressed ..  ]
[; ;student.c: 245: reception_unicast();
"245
[e ( _reception_unicast ..  ]
[; ;student.c: 246: sprintf((char *) &LCDText, (char*) "SW1: Oui        SW2: Suivant    ");
"246
[e ( _sprintf (1 , &U _LCDText -> -> :s 21C `*uc `*Cuc ]
[; ;student.c: 247: LCD_Update();
"247
[e ( _LCD_Update ..  ]
"248
}
[e :U 1213 ]
"242
[e $ == -> _switch_val `i -> 0 `i 1214  ]
[e :U 1215 ]
[; ;student.c: 248: }
[; ;student.c: 250: if (switch_val == 1)
"250
[e $ ! == -> _switch_val `i -> 1 `i 1216  ]
[; ;student.c: 251: {
"251
{
[; ;student.c: 252: switch_val = 0;
"252
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 253: LATAbits.LATA6 = 1;
"253
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;student.c: 254: {TxData = 11;};
"254
{
[e = _TxData -> -> 11 `i `uc ]
}
[; ;student.c: 255: TxBuffer[TxData++] = 0xA2;
"255
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux -> -> 162 `i `uc ]
[; ;student.c: 256: TxBuffer[TxData++] = myShortAddress.v[0];
"256
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 257: TxBuffer[TxData++] = myShortAddress.v[1];
"257
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 258: UnicastShortAddress(&IdAdresse);
"258
[e ( _UnicastShortAddress (1 &U _IdAdresse ]
[; ;student.c: 259: { unsigned long _dcnt; unsigned long _ms; _ms = 500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"259
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 500 `i `l `ul ]
[e $U 1217  ]
[e :U 1218 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1220  ]
[e :U 1221 ]
[e :U 1220 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1221  ]
[e :U 1222 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1217 ]
[e $ != __ms -> -> 0 `i `ul 1218  ]
[e :U 1219 ]
}
[; ;student.c: 260: LATAbits.LATA6 = 0;
"260
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"261
}
[e :U 1216 ]
[; ;student.c: 261: }
[; ;student.c: 263: if (switch_val == 2)
"263
[e $ ! == -> _switch_val `i -> 2 `i 1223  ]
[; ;student.c: 264: {
"264
{
[; ;student.c: 265: switch_val = 0;
"265
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 266: sprintf((char *) &LCDText, (char*) "SW1: Non        SW2: Suivant    ");
"266
[e ( _sprintf (1 , &U _LCDText -> -> :s 22C `*uc `*Cuc ]
[; ;student.c: 267: LCD_Update();
"267
[e ( _LCD_Update ..  ]
[; ;student.c: 269: while (switch_val == 0)
"269
[e $U 1224  ]
[e :U 1225 ]
[; ;student.c: 270: {
"270
{
[; ;student.c: 271: switch_val = BUTTON_Pressed();
"271
[e = _switch_val ( _BUTTON_Pressed ..  ]
[; ;student.c: 272: reception_unicast();
"272
[e ( _reception_unicast ..  ]
[; ;student.c: 273: sprintf((char *) &LCDText, (char*) "SW1: Non        SW2: Suivant    ");
"273
[e ( _sprintf (1 , &U _LCDText -> -> :s 23C `*uc `*Cuc ]
[; ;student.c: 274: LCD_Update();
"274
[e ( _LCD_Update ..  ]
"275
}
[e :U 1224 ]
"269
[e $ == -> _switch_val `i -> 0 `i 1225  ]
[e :U 1226 ]
[; ;student.c: 275: }
[; ;student.c: 277: if (switch_val == 1)
"277
[e $ ! == -> _switch_val `i -> 1 `i 1227  ]
[; ;student.c: 278: {
"278
{
[; ;student.c: 279: switch_val = 0;
"279
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 280: LATAbits.LATA6 = 1;
"280
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;student.c: 281: {TxData = 11;};
"281
{
[e = _TxData -> -> 11 `i `uc ]
}
[; ;student.c: 282: TxBuffer[TxData++] = 0xA3;
"282
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux -> -> 163 `i `uc ]
[; ;student.c: 283: TxBuffer[TxData++] = myShortAddress.v[0];
"283
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 284: TxBuffer[TxData++] = myShortAddress.v[1];
"284
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 285: UnicastShortAddress(&IdAdresse);
"285
[e ( _UnicastShortAddress (1 &U _IdAdresse ]
[; ;student.c: 286: { unsigned long _dcnt; unsigned long _ms; _ms = 500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"286
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 500 `i `l `ul ]
[e $U 1228  ]
[e :U 1229 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1231  ]
[e :U 1232 ]
[e :U 1231 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1232  ]
[e :U 1233 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1228 ]
[e $ != __ms -> -> 0 `i `ul 1229  ]
[e :U 1230 ]
}
[; ;student.c: 287: LATAbits.LATA6 = 0;
"287
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"288
}
[e :U 1227 ]
"289
}
[e :U 1223 ]
"290
}
[e :U 1212 ]
"291
}
[e :U 1201 ]
"292
}
[e :U 1145 ]
[; ;student.c: 288: }
[; ;student.c: 289: }
[; ;student.c: 290: }
[; ;student.c: 291: }
[; ;student.c: 292: }
[; ;student.c: 294: if (switch_val == 2)
"294
[e $ ! == -> _switch_val `i -> 2 `i 1234  ]
[; ;student.c: 295: {
"295
{
[; ;student.c: 296: switch_val = 0;
"296
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 297: sprintf((char *) &LCDText, (char*) "SW1: Unlock DoorSW2: Suivant  ");
"297
[e ( _sprintf (1 , &U _LCDText -> -> :s 24C `*uc `*Cuc ]
[; ;student.c: 298: LCD_Update();
"298
[e ( _LCD_Update ..  ]
[; ;student.c: 300: while (switch_val == 0)
"300
[e $U 1235  ]
[e :U 1236 ]
[; ;student.c: 301: {
"301
{
[; ;student.c: 302: switch_val = BUTTON_Pressed();
"302
[e = _switch_val ( _BUTTON_Pressed ..  ]
[; ;student.c: 303: questionnaire_function();
"303
[e ( _questionnaire_function ..  ]
[; ;student.c: 304: sprintf((char *) &LCDText, (char*) "SW1: Unlock DoorSW2: Suivant  ");
"304
[e ( _sprintf (1 , &U _LCDText -> -> :s 25C `*uc `*Cuc ]
[; ;student.c: 305: LCD_Update();
"305
[e ( _LCD_Update ..  ]
"306
}
[e :U 1235 ]
"300
[e $ == -> _switch_val `i -> 0 `i 1236  ]
[e :U 1237 ]
[; ;student.c: 306: }
[; ;student.c: 308: if (switch_val == 1)
"308
[e $ ! == -> _switch_val `i -> 1 `i 1238  ]
[; ;student.c: 309: {
"309
{
[; ;student.c: 310: switch_val = 0;
"310
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 311: LATAbits.LATA6 = 1;
"311
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;student.c: 312: {TxData = 11;};
"312
{
[e = _TxData -> -> 11 `i `uc ]
}
[; ;student.c: 313: TxBuffer[TxData++] = 0x01;
"313
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux -> -> 1 `i `uc ]
[; ;student.c: 314: TxBuffer[TxData++] = myShortAddress.v[0];
"314
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 315: TxBuffer[TxData++] = myShortAddress.v[1];
"315
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 316: MiApp_BroadcastPacket(0);
"316
[e ( _MiApp_BroadcastPacket (1 -> -> 0 `i `uc ]
[; ;student.c: 317: { unsigned long _dcnt; unsigned long _ms; _ms = 500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"317
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 500 `i `l `ul ]
[e $U 1239  ]
[e :U 1240 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1242  ]
[e :U 1243 ]
[e :U 1242 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1243  ]
[e :U 1244 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1239 ]
[e $ != __ms -> -> 0 `i `ul 1240  ]
[e :U 1241 ]
}
[; ;student.c: 318: LATAbits.LATA6 = 0;
"318
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"320
}
[e :U 1238 ]
[; ;student.c: 320: }
[; ;student.c: 322: if (switch_val == 2)
"322
[e $ ! == -> _switch_val `i -> 2 `i 1245  ]
[; ;student.c: 323: {
"323
{
[; ;student.c: 324: switch_val = 0;
"324
[e = _switch_val -> -> 0 `i `uc ]
"325
}
[e :U 1245 ]
"326
}
[e :U 1234 ]
"327
}
[e :U 1141 ]
"328
}
[e :U 1117 ]
"22
[e $U 1118  ]
[e :U 1119 ]
[; ;student.c: 325: }
[; ;student.c: 326: }
[; ;student.c: 327: }
[; ;student.c: 328: }
[; ;student.c: 329: }
"329
[e :UE 1116 ]
}
"331
[v _questionnaire_function `(v ~T0 @X0 1 ef ]
"332
{
[; ;student.c: 331: void questionnaire_function(void)
[; ;student.c: 332: {
[e :U _questionnaire_function ]
[f ]
[; ;student.c: 333: if (MiApp_MessageAvailable())
"333
[e $ ! != -> ( _MiApp_MessageAvailable ..  `i -> -> -> 0 `i `uc `i 1247  ]
[; ;student.c: 334: {
"334
{
[; ;student.c: 335: if (rxMessage.Payload[0] == 0xA0)
"335
[e $ ! == -> *U + . _rxMessage 3 * -> -> 0 `i `x -> -> # *U . _rxMessage 3 `i `x `i -> 160 `i 1248  ]
[; ;student.c: 336: {
"336
{
[; ;student.c: 337: sprintf((char *) &LCDText, (char*) "Allo!                           ");
"337
[e ( _sprintf (1 , &U _LCDText -> -> :s 26C `*uc `*Cuc ]
[; ;student.c: 338: LCD_Update();
"338
[e ( _LCD_Update ..  ]
[; ;student.c: 339: { unsigned long _dcnt; unsigned long _ms; _ms = 1500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"339
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 1500 `i `l `ul ]
[e $U 1249  ]
[e :U 1250 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1252  ]
[e :U 1253 ]
[e :U 1252 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1253  ]
[e :U 1254 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1249 ]
[e $ != __ms -> -> 0 `i `ul 1250  ]
[e :U 1251 ]
}
"340
}
[e :U 1248 ]
[; ;student.c: 340: }
[; ;student.c: 341: MiApp_DiscardMessage();
"341
[e ( _MiApp_DiscardMessage ..  ]
[; ;student.c: 342: if (rxMessage.Payload[0] == 0xA1)
"342
[e $ ! == -> *U + . _rxMessage 3 * -> -> 0 `i `x -> -> # *U . _rxMessage 3 `i `x `i -> 161 `i 1255  ]
[; ;student.c: 343: {
"343
{
[; ;student.c: 344: sprintf((char *) &LCDText, (char*) "Ca va?                          ");
"344
[e ( _sprintf (1 , &U _LCDText -> -> :s 27C `*uc `*Cuc ]
[; ;student.c: 345: LCD_Update();
"345
[e ( _LCD_Update ..  ]
[; ;student.c: 346: { unsigned long _dcnt; unsigned long _ms; _ms = 1500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"346
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 1500 `i `l `ul ]
[e $U 1256  ]
[e :U 1257 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1259  ]
[e :U 1260 ]
[e :U 1259 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1260  ]
[e :U 1261 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1256 ]
[e $ != __ms -> -> 0 `i `ul 1257  ]
[e :U 1258 ]
}
"347
}
[e :U 1255 ]
[; ;student.c: 347: }
[; ;student.c: 348: MiApp_DiscardMessage();
"348
[e ( _MiApp_DiscardMessage ..  ]
[; ;student.c: 349: if (rxMessage.Payload[0] == 0xA2)
"349
[e $ ! == -> *U + . _rxMessage 3 * -> -> 0 `i `x -> -> # *U . _rxMessage 3 `i `x `i -> 162 `i 1262  ]
[; ;student.c: 350: {
"350
{
[; ;student.c: 351: sprintf((char *) &LCDText, (char*) "Oui                             ");
"351
[e ( _sprintf (1 , &U _LCDText -> -> :s 28C `*uc `*Cuc ]
[; ;student.c: 352: LCD_Update();
"352
[e ( _LCD_Update ..  ]
[; ;student.c: 353: { unsigned long _dcnt; unsigned long _ms; _ms = 1500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"353
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 1500 `i `l `ul ]
[e $U 1263  ]
[e :U 1264 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1266  ]
[e :U 1267 ]
[e :U 1266 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1267  ]
[e :U 1268 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1263 ]
[e $ != __ms -> -> 0 `i `ul 1264  ]
[e :U 1265 ]
}
"354
}
[e :U 1262 ]
[; ;student.c: 354: }
[; ;student.c: 355: MiApp_DiscardMessage();
"355
[e ( _MiApp_DiscardMessage ..  ]
[; ;student.c: 356: if (rxMessage.Payload[0] == 0xA3)
"356
[e $ ! == -> *U + . _rxMessage 3 * -> -> 0 `i `x -> -> # *U . _rxMessage 3 `i `x `i -> 163 `i 1269  ]
[; ;student.c: 357: {
"357
{
[; ;student.c: 358: sprintf((char *) &LCDText, (char*) "Non                             ");
"358
[e ( _sprintf (1 , &U _LCDText -> -> :s 29C `*uc `*Cuc ]
[; ;student.c: 359: LCD_Update();
"359
[e ( _LCD_Update ..  ]
[; ;student.c: 360: { unsigned long _dcnt; unsigned long _ms; _ms = 1500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"360
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 1500 `i `l `ul ]
[e $U 1270  ]
[e :U 1271 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1273  ]
[e :U 1274 ]
[e :U 1273 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1274  ]
[e :U 1275 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1270 ]
[e $ != __ms -> -> 0 `i `ul 1271  ]
[e :U 1272 ]
}
"361
}
[e :U 1269 ]
[; ;student.c: 361: }
[; ;student.c: 362: MiApp_DiscardMessage();
"362
[e ( _MiApp_DiscardMessage ..  ]
[; ;student.c: 363: if (rxMessage.Payload[0] == 0x77)
"363
[e $ ! == -> *U + . _rxMessage 3 * -> -> 0 `i `x -> -> # *U . _rxMessage 3 `i `x `i -> 119 `i 1276  ]
[; ;student.c: 364: {
"364
{
[; ;student.c: 366: questionnaire = 1;
"366
[e = _questionnaire -> -> 1 `i `uc ]
[; ;student.c: 367: LATAbits.LATA6 = 1;
"367
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;student.c: 368: { unsigned long _dcnt; unsigned long _ms; _ms = 500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"368
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 500 `i `l `ul ]
[e $U 1277  ]
[e :U 1278 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1280  ]
[e :U 1281 ]
[e :U 1280 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1281  ]
[e :U 1282 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1277 ]
[e $ != __ms -> -> 0 `i `ul 1278  ]
[e :U 1279 ]
}
[; ;student.c: 369: LATAbits.LATA6 = 0;
"369
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"370
}
[e :U 1276 ]
[; ;student.c: 370: }
[; ;student.c: 371: MiApp_DiscardMessage();
"371
[e ( _MiApp_DiscardMessage ..  ]
[; ;student.c: 372: if (rxMessage.Payload[0] == 0x88)
"372
[e $ ! == -> *U + . _rxMessage 3 * -> -> 0 `i `x -> -> # *U . _rxMessage 3 `i `x `i -> 136 `i 1283  ]
[; ;student.c: 373: {
"373
{
[; ;student.c: 375: questionnaire = 0;
"375
[e = _questionnaire -> -> 0 `i `uc ]
[; ;student.c: 376: LATAbits.LATA6 = 1;
"376
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;student.c: 377: { unsigned long _dcnt; unsigned long _ms; _ms = 500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"377
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 500 `i `l `ul ]
[e $U 1284  ]
[e :U 1285 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1287  ]
[e :U 1288 ]
[e :U 1287 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1288  ]
[e :U 1289 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1284 ]
[e $ != __ms -> -> 0 `i `ul 1285  ]
[e :U 1286 ]
}
[; ;student.c: 378: LATAbits.LATA6 = 0;
"378
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"379
}
[e :U 1283 ]
[; ;student.c: 379: }
[; ;student.c: 380: MiApp_DiscardMessage();
"380
[e ( _MiApp_DiscardMessage ..  ]
[; ;student.c: 381: if (questionnaire == 1)
"381
[e $ ! == -> _questionnaire `i -> 1 `i 1290  ]
[; ;student.c: 382: {
"382
{
[; ;student.c: 383: sprintf((char *) &LCDText, (char*) "SW1: A          SW2: Suivant    ");
"383
[e ( _sprintf (1 , &U _LCDText -> -> :s 30C `*uc `*Cuc ]
[; ;student.c: 384: LCD_Update();
"384
[e ( _LCD_Update ..  ]
[; ;student.c: 385: while (switch_val == 0)
"385
[e $U 1291  ]
[e :U 1292 ]
[; ;student.c: 386: {
"386
{
[; ;student.c: 387: switch_val = BUTTON_Pressed();
"387
[e = _switch_val ( _BUTTON_Pressed ..  ]
"388
}
[e :U 1291 ]
"385
[e $ == -> _switch_val `i -> 0 `i 1292  ]
[e :U 1293 ]
[; ;student.c: 388: }
[; ;student.c: 389: if (switch_val == 1)
"389
[e $ ! == -> _switch_val `i -> 1 `i 1294  ]
[; ;student.c: 390: {
"390
{
[; ;student.c: 391: switch_val = 0;
"391
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 392: LATAbits.LATA6 = 1;
"392
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;student.c: 393: {TxData = 11;};
"393
{
[e = _TxData -> -> 11 `i `uc ]
}
[; ;student.c: 394: TxBuffer[TxData++] = 0x90;
"394
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux -> -> 144 `i `uc ]
[; ;student.c: 395: TxBuffer[TxData++] = myShortAddress.v[0];
"395
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 396: TxBuffer[TxData++] = myShortAddress.v[1];
"396
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 397: MiApp_BroadcastPacket(0);
"397
[e ( _MiApp_BroadcastPacket (1 -> -> 0 `i `uc ]
[; ;student.c: 398: { unsigned long _dcnt; unsigned long _ms; _ms = 500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"398
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 500 `i `l `ul ]
[e $U 1295  ]
[e :U 1296 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1298  ]
[e :U 1299 ]
[e :U 1298 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1299  ]
[e :U 1300 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1295 ]
[e $ != __ms -> -> 0 `i `ul 1296  ]
[e :U 1297 ]
}
[; ;student.c: 399: LATAbits.LATA6 = 0;
"399
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"400
}
[e :U 1294 ]
[; ;student.c: 400: }
[; ;student.c: 401: if (switch_val == 2)
"401
[e $ ! == -> _switch_val `i -> 2 `i 1301  ]
[; ;student.c: 402: {
"402
{
[; ;student.c: 403: switch_val = 0;
"403
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 404: sprintf((char *) &LCDText, (char*) "SW1: B          SW2: Suivant");
"404
[e ( _sprintf (1 , &U _LCDText -> -> :s 31C `*uc `*Cuc ]
[; ;student.c: 405: LCD_Update();
"405
[e ( _LCD_Update ..  ]
[; ;student.c: 406: while (switch_val == 0)
"406
[e $U 1302  ]
[e :U 1303 ]
[; ;student.c: 407: {
"407
{
[; ;student.c: 408: switch_val = BUTTON_Pressed();
"408
[e = _switch_val ( _BUTTON_Pressed ..  ]
"409
}
[e :U 1302 ]
"406
[e $ == -> _switch_val `i -> 0 `i 1303  ]
[e :U 1304 ]
[; ;student.c: 409: }
[; ;student.c: 410: if (switch_val == 1)
"410
[e $ ! == -> _switch_val `i -> 1 `i 1305  ]
[; ;student.c: 411: {
"411
{
[; ;student.c: 412: switch_val = 0;
"412
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 413: LATAbits.LATA6 = 1;
"413
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;student.c: 414: {TxData = 11;};
"414
{
[e = _TxData -> -> 11 `i `uc ]
}
[; ;student.c: 415: TxBuffer[TxData++] = 0x91;
"415
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux -> -> 145 `i `uc ]
[; ;student.c: 416: TxBuffer[TxData++] = myShortAddress.v[0];
"416
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 417: TxBuffer[TxData++] = myShortAddress.v[1];
"417
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 418: MiApp_BroadcastPacket(0);
"418
[e ( _MiApp_BroadcastPacket (1 -> -> 0 `i `uc ]
[; ;student.c: 419: { unsigned long _dcnt; unsigned long _ms; _ms = 500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"419
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 500 `i `l `ul ]
[e $U 1306  ]
[e :U 1307 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1309  ]
[e :U 1310 ]
[e :U 1309 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1310  ]
[e :U 1311 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1306 ]
[e $ != __ms -> -> 0 `i `ul 1307  ]
[e :U 1308 ]
}
[; ;student.c: 420: LATAbits.LATA6 = 0;
"420
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"421
}
[e :U 1305 ]
[; ;student.c: 421: }
[; ;student.c: 422: if (switch_val == 2)
"422
[e $ ! == -> _switch_val `i -> 2 `i 1312  ]
[; ;student.c: 423: {
"423
{
[; ;student.c: 424: switch_val = 0;
"424
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 425: sprintf((char *) &LCDText, (char*) "SW1: C          SW2: Suivant");
"425
[e ( _sprintf (1 , &U _LCDText -> -> :s 32C `*uc `*Cuc ]
[; ;student.c: 426: LCD_Update();
"426
[e ( _LCD_Update ..  ]
[; ;student.c: 427: while (switch_val == 0)
"427
[e $U 1313  ]
[e :U 1314 ]
[; ;student.c: 428: {
"428
{
[; ;student.c: 429: switch_val = BUTTON_Pressed();
"429
[e = _switch_val ( _BUTTON_Pressed ..  ]
"430
}
[e :U 1313 ]
"427
[e $ == -> _switch_val `i -> 0 `i 1314  ]
[e :U 1315 ]
[; ;student.c: 430: }
[; ;student.c: 431: if (switch_val == 1)
"431
[e $ ! == -> _switch_val `i -> 1 `i 1316  ]
[; ;student.c: 432: {
"432
{
[; ;student.c: 433: switch_val = 0;
"433
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 434: LATAbits.LATA6 = 1;
"434
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;student.c: 435: {TxData = 11;};
"435
{
[e = _TxData -> -> 11 `i `uc ]
}
[; ;student.c: 436: TxBuffer[TxData++] = 0x92;
"436
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux -> -> 146 `i `uc ]
[; ;student.c: 437: TxBuffer[TxData++] = myShortAddress.v[0];
"437
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 438: TxBuffer[TxData++] = myShortAddress.v[1];
"438
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 439: MiApp_BroadcastPacket(0);
"439
[e ( _MiApp_BroadcastPacket (1 -> -> 0 `i `uc ]
[; ;student.c: 440: { unsigned long _dcnt; unsigned long _ms; _ms = 500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"440
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 500 `i `l `ul ]
[e $U 1317  ]
[e :U 1318 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1320  ]
[e :U 1321 ]
[e :U 1320 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1321  ]
[e :U 1322 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1317 ]
[e $ != __ms -> -> 0 `i `ul 1318  ]
[e :U 1319 ]
}
[; ;student.c: 441: LATAbits.LATA6 = 0;
"441
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"442
}
[e :U 1316 ]
[; ;student.c: 442: }
[; ;student.c: 443: if (switch_val == 2)
"443
[e $ ! == -> _switch_val `i -> 2 `i 1323  ]
[; ;student.c: 444: {
"444
{
[; ;student.c: 445: switch_val = 0;
"445
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 446: sprintf((char *) &LCDText, (char*) "SW1: D        ");
"446
[e ( _sprintf (1 , &U _LCDText -> -> :s 33C `*uc `*Cuc ]
[; ;student.c: 447: LCD_Update();
"447
[e ( _LCD_Update ..  ]
[; ;student.c: 448: while (switch_val == 0)
"448
[e $U 1324  ]
[e :U 1325 ]
[; ;student.c: 449: {
"449
{
[; ;student.c: 450: switch_val = BUTTON_Pressed();
"450
[e = _switch_val ( _BUTTON_Pressed ..  ]
"451
}
[e :U 1324 ]
"448
[e $ == -> _switch_val `i -> 0 `i 1325  ]
[e :U 1326 ]
[; ;student.c: 451: }
[; ;student.c: 452: if (switch_val == 1)
"452
[e $ ! == -> _switch_val `i -> 1 `i 1327  ]
[; ;student.c: 453: {
"453
{
[; ;student.c: 454: switch_val = 0;
"454
[e = _switch_val -> -> 0 `i `uc ]
[; ;student.c: 455: LATAbits.LATA6 = 1;
"455
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;student.c: 456: {TxData = 11;};
"456
{
[e = _TxData -> -> 11 `i `uc ]
}
[; ;student.c: 457: TxBuffer[TxData++] = 0x93;
"457
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux -> -> 147 `i `uc ]
[; ;student.c: 458: TxBuffer[TxData++] = myShortAddress.v[0];
"458
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 459: TxBuffer[TxData++] = myShortAddress.v[1];
"459
[e = *U + &U _TxBuffer * -> ++ _TxData -> -> 1 `i `uc `ux -> -> # *U &U _TxBuffer `ui `ux *U + &U . _myShortAddress 0 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _myShortAddress 0 `ui `ux ]
[; ;student.c: 460: MiApp_BroadcastPacket(0);
"460
[e ( _MiApp_BroadcastPacket (1 -> -> 0 `i `uc ]
[; ;student.c: 461: { unsigned long _dcnt; unsigned long _ms; _ms = 500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"461
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 500 `i `l `ul ]
[e $U 1328  ]
[e :U 1329 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1331  ]
[e :U 1332 ]
[e :U 1331 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1332  ]
[e :U 1333 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1328 ]
[e $ != __ms -> -> 0 `i `ul 1329  ]
[e :U 1330 ]
}
[; ;student.c: 462: LATAbits.LATA6 = 0;
"462
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"463
}
[e :U 1327 ]
"464
}
[e :U 1323 ]
"465
}
[e :U 1312 ]
"466
}
[e :U 1301 ]
[; ;student.c: 463: }
[; ;student.c: 464: }
[; ;student.c: 465: }
[; ;student.c: 466: }
[; ;student.c: 467: sprintf((char *) &LCDText, (char*) "Reponse envoyee.      Attente...");
"467
[e ( _sprintf (1 , &U _LCDText -> -> :s 34C `*uc `*Cuc ]
[; ;student.c: 468: LCD_Update();
"468
[e ( _LCD_Update ..  ]
[; ;student.c: 469: while (questionnaire == 1)
"469
[e $U 1334  ]
[e :U 1335 ]
[; ;student.c: 470: {
"470
{
[; ;student.c: 471: if (MiApp_MessageAvailable())
"471
[e $ ! != -> ( _MiApp_MessageAvailable ..  `i -> -> -> 0 `i `uc `i 1337  ]
[; ;student.c: 472: if (rxMessage.Payload[0] == 0x88)
"472
[e $ ! == -> *U + . _rxMessage 3 * -> -> 0 `i `x -> -> # *U . _rxMessage 3 `i `x `i -> 136 `i 1338  ]
[; ;student.c: 473: {
"473
{
[; ;student.c: 475: questionnaire = 0;
"475
[e = _questionnaire -> -> 0 `i `uc ]
[; ;student.c: 476: LATAbits.LATA6 = 1;
"476
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
[; ;student.c: 477: { unsigned long _dcnt; unsigned long _ms; _ms = 500; while(_ms) { _dcnt=((unsigned long)(0.001/(1.0/((16000000)/4))/6)); while(_dcnt--); _ms--; } };
"477
{
[v __dcnt `ul ~T0 @X0 1 a ]
[v __ms `ul ~T0 @X0 1 a ]
[e = __ms -> -> -> 500 `i `l `ul ]
[e $U 1339  ]
[e :U 1340 ]
{
[e = __dcnt -> / / .0.001 / .1.0 -> / -> 16000000 `l -> -> 4 `i `l `d -> -> 6 `i `d `ul ]
[e $U 1342  ]
[e :U 1343 ]
[e :U 1342 ]
[e $ != -- __dcnt -> -> -> 1 `i `l `ul -> -> 0 `i `ul 1343  ]
[e :U 1344 ]
[e -- __ms -> -> -> 1 `i `l `ul ]
}
[e :U 1339 ]
[e $ != __ms -> -> 0 `i `ul 1340  ]
[e :U 1341 ]
}
[; ;student.c: 478: LATAbits.LATA6 = 0;
"478
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"479
}
[e :U 1338 ]
"480
[e :U 1337 ]
[; ;student.c: 479: }
[; ;student.c: 480: MiApp_DiscardMessage();
[e ( _MiApp_DiscardMessage ..  ]
"481
}
[e :U 1334 ]
"469
[e $ == -> _questionnaire `i -> 1 `i 1335  ]
[e :U 1336 ]
"482
}
[e :U 1290 ]
"483
}
[e :U 1247 ]
[; ;student.c: 481: }
[; ;student.c: 482: }
[; ;student.c: 483: }
[; ;student.c: 484: }
"484
[e :UE 1246 ]
}
[p f _sprintf 16484269 ]
[a 32C 83 87 49 58 32 67 32 32 32 32 32 32 32 32 32 32 83 87 50 58 32 83 117 105 118 97 110 116 0 ]
[a 31C 83 87 49 58 32 66 32 32 32 32 32 32 32 32 32 32 83 87 50 58 32 83 117 105 118 97 110 116 0 ]
[a 9C 83 87 49 58 43 43 32 32 83 87 50 58 83 117 105 118 105 100 61 37 100 37 100 37 100 32 32 115 101 108 101 99 116 61 37 100 0 ]
[a 10C 83 87 49 58 43 43 32 32 83 87 50 58 83 117 105 118 105 100 61 37 100 37 100 37 100 32 32 115 101 108 101 99 116 61 37 100 0 ]
[a 11C 83 87 49 58 43 43 32 32 83 87 50 58 83 117 105 118 105 100 61 37 100 37 100 37 100 32 32 115 101 108 101 99 116 61 37 100 0 ]
[a 12C 83 87 49 58 43 43 32 32 83 87 50 58 83 117 105 118 105 100 61 37 100 37 100 37 100 32 32 115 101 108 101 99 116 61 37 100 0 ]
[a 34C 82 101 112 111 110 115 101 32 101 110 118 111 121 101 101 46 32 32 32 32 32 32 65 116 116 101 110 116 101 46 46 46 0 ]
[a 1C 32 83 84 85 68 69 78 84 32 68 69 86 73 67 69 32 0 ]
[a 8C 65 32 113 117 105 32 115 111 117 104 97 105 116 101 122 45 118 111 117 115 32 108 39 101 110 118 111 121 101 114 63 32 0 ]
[a 24C 83 87 49 58 32 85 110 108 111 99 107 32 68 111 111 114 83 87 50 58 32 83 117 105 118 97 110 116 32 32 0 ]
[a 25C 83 87 49 58 32 85 110 108 111 99 107 32 68 111 111 114 83 87 50 58 32 83 117 105 118 97 110 116 32 32 0 ]
[a 2C 83 87 49 58 32 80 82 79 74 69 67 84 79 82 32 32 83 87 50 58 32 83 117 105 118 97 110 116 32 32 0 ]
[a 3C 83 87 49 58 32 80 82 79 74 69 67 84 79 82 32 32 83 87 50 58 32 83 117 105 118 97 110 116 32 32 0 ]
[a 13C 83 87 49 58 115 101 110 100 32 32 32 32 32 32 32 32 83 87 50 58 114 101 45 99 121 99 108 101 114 32 32 32 0 ]
[a 14C 83 87 49 58 115 101 110 100 32 32 32 32 32 32 32 32 83 87 50 58 114 101 45 99 121 99 108 101 114 32 32 32 0 ]
[a 6C 83 87 49 58 32 77 101 115 115 97 103 101 32 32 32 32 83 87 50 58 32 83 117 105 118 97 110 116 32 32 32 32 0 ]
[a 7C 83 87 49 58 32 77 101 115 115 97 103 101 32 32 32 32 83 87 50 58 32 83 117 105 118 97 110 116 32 32 32 32 0 ]
[a 18C 83 87 49 58 32 67 97 32 118 97 63 32 32 32 32 32 83 87 50 58 32 83 117 105 118 97 110 116 32 32 32 32 0 ]
[a 19C 83 87 49 58 32 67 97 32 118 97 63 32 32 32 32 32 83 87 50 58 32 83 117 105 118 97 110 116 32 32 32 32 0 ]
[a 16C 83 87 49 58 32 65 108 108 111 32 32 32 32 32 32 32 83 87 50 58 32 83 117 105 118 97 110 116 32 32 32 32 0 ]
[a 17C 83 87 49 58 32 65 108 108 111 32 32 32 32 32 32 32 83 87 50 58 32 83 117 105 118 97 110 116 32 32 32 32 0 ]
[a 22C 83 87 49 58 32 78 111 110 32 32 32 32 32 32 32 32 83 87 50 58 32 83 117 105 118 97 110 116 32 32 32 32 0 ]
[a 23C 83 87 49 58 32 78 111 110 32 32 32 32 32 32 32 32 83 87 50 58 32 83 117 105 118 97 110 116 32 32 32 32 0 ]
[a 20C 83 87 49 58 32 79 117 105 32 32 32 32 32 32 32 32 83 87 50 58 32 83 117 105 118 97 110 116 32 32 32 32 0 ]
[a 21C 83 87 49 58 32 79 117 105 32 32 32 32 32 32 32 32 83 87 50 58 32 83 117 105 118 97 110 116 32 32 32 32 0 ]
[a 30C 83 87 49 58 32 65 32 32 32 32 32 32 32 32 32 32 83 87 50 58 32 83 117 105 118 97 110 116 32 32 32 32 0 ]
[a 4C 83 87 49 58 32 79 78 32 32 32 32 32 32 32 32 32 83 87 50 58 32 79 70 70 32 32 32 32 32 32 32 32 0 ]
[a 5C 83 87 49 58 32 79 78 32 32 32 32 32 32 32 32 32 83 87 50 58 32 79 70 70 32 32 32 32 32 32 32 32 0 ]
[a 33C 83 87 49 58 32 68 32 32 32 32 32 32 32 32 0 ]
[a 15C 97 100 114 101 115 115 101 32 99 104 111 105 115 105 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 0 ]
[a 27C 67 97 32 118 97 63 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 0 ]
[a 26C 65 108 108 111 33 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 0 ]
[a 29C 78 111 110 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 0 ]
[a 28C 79 117 105 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 0 ]
