Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Wed May 18 20:58:19 2022
| Host             : DESKTOP-A9E5TQ0 running 64-bit major release  (build 9200)
| Command          : report_power -file top_astargnps_power_routed.rpt -pb top_astargnps_power_summary_routed.pb -rpx top_astargnps_power_routed.rpx
| Design           : top_astargnps
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.405        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.159        |
| Device Static (W)        | 0.245        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.022 |        8 |       --- |             --- |
| Slice Logic              |     0.003 |     7983 |       --- |             --- |
|   LUT as Logic           |     0.003 |     2941 |    303600 |            0.97 |
|   CARRY4                 |    <0.001 |      231 |     75900 |            0.30 |
|   Register               |    <0.001 |     3633 |    607200 |            0.60 |
|   LUT as Distributed RAM |    <0.001 |       24 |    130800 |            0.02 |
|   F7/F8 Muxes            |    <0.001 |       11 |    303600 |           <0.01 |
|   LUT as Shift Register  |    <0.001 |      146 |    130800 |            0.11 |
|   Others                 |     0.000 |      416 |       --- |             --- |
| Signals                  |     0.006 |     6181 |       --- |             --- |
| Block RAM                |     0.014 |     30.5 |      1030 |            2.96 |
| MMCM                     |     0.107 |        1 |        14 |            7.14 |
| I/O                      |     0.007 |        7 |       700 |            1.00 |
| Static Power             |     0.245 |          |           |                 |
| Total                    |     0.405 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.181 |       0.046 |      0.136 |
| Vccaux    |       1.800 |     0.100 |       0.062 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.001 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_out1_clk_wiz_0                                                                         | clk_wiz_0_i/inst/clk_out1_clk_wiz_0                                  |            10.0 |
| clk_out2_clk_wiz_0                                                                         | clk_wiz_0_i/inst/clk_out2_clk_wiz_0                                  |            10.0 |
| clk_out3_clk_wiz_0                                                                         | clk_wiz_0_i/inst/clk_out3_clk_wiz_0                                  |           100.0 |
| clk_wiz_0_i/inst/clk_in1                                                                   | sys_clk                                                              |             5.0 |
| clkfbout_clk_wiz_0                                                                         | clk_wiz_0_i/inst/clkfbout_clk_wiz_0                                  |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| top_astargnps            |     0.159 |
|   astar_gnps_i           |     0.027 |
|     ila_astar_i          |     0.006 |
|       inst               |     0.006 |
|     openlist_childx_i    |     0.002 |
|       U0                 |     0.002 |
|     openlist_childy_i    |     0.002 |
|       U0                 |     0.002 |
|     openlist_g1_i        |     0.002 |
|       U0                 |     0.002 |
|     openlist_g2_i        |     0.002 |
|       U0                 |     0.002 |
|     openlist_h_i         |     0.001 |
|       U0                 |     0.001 |
|     openlist_parentx_i   |     0.002 |
|       U0                 |     0.002 |
|     openlist_parenty_i   |     0.002 |
|       U0                 |     0.002 |
|   clk_wiz_0_i            |     0.109 |
|     inst                 |     0.109 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   u_ila_0                |     0.012 |
|     inst                 |     0.012 |
|       ila_core_inst      |     0.012 |
+--------------------------+-----------+


