Design a synchronous D flip-flop module with 1-bit clock input clk, reset rst, data input d, and 1-bit output q. module_name is "d_ff". input pin: clk, rst, d. output pin: q.
