@INPROCEEDINGS{efficient-error, 
author={N. Sridhar and M. S. Hsiao}, 
booktitle={Proceedings International Test Conference 2001 (Cat. No.01CH37260)}, 
title={On efficient error diagnosis of digital circuits}, 
year={2001}, 
volume={}, 
number={}, 
pages={678-687}, 
keywords={VLSI;fault diagnosis;combinational circuits;logic testing;automatic testing;automatic test pattern generation;Boolean functions;integrated circuit testing;error diagnosis;digital circuits;large scale integration;design complexity;design error;false candidates;value flipping;speed;resolution;combinational benchmark circuits;diagnostic resolution;region-based diagnosis;Digital circuits;Circuit testing;Circuit simulation;Error correction;Combinational circuits;Large scale integration;Process design;Feedback circuits;Boolean functions;Engineering profession}, 
doi={10.1109/TEST.2001.966688}, 
ISSN={1089-3539}, 
month={Nov},}

@INPROCEEDINGS{multiple-defect, 
author={Xiaochun Yu and R. D. Blanton}, 
booktitle={2008 45th ACM/IEEE Design Automation Conference}, 
title={Multiple defect diagnosis using no assumptions on failing pattern characteristics}, 
year={2008}, 
volume={}, 
number={}, 
pages={361-366}, 
keywords={automatic test pattern generation;fault diagnosis;integrated circuit reliability;integrated circuit testing;search problems;multiple defect diagnosis;failing pattern characteristics;conservative defect site identification;elimination algorithm;search space;circuit under diagnosis;stuck-open faults;Circuit faults;Circuit testing;Fault diagnosis;Bridge circuits;Circuit simulation;Integrated circuit testing;Fault detection;Availability;Pattern matching;Hardware;Defect diagnosis;IC testing;Fault isolation}, 
doi={}, 
ISSN={0738-100X}, 
month={June},}

@INPROCEEDINGS{incremental, 
author={J. B. Liu and A. Veneris and H. Takahashi}, 
booktitle={Proceedings. International Test Conference}, 
title={Incremental diagnosis of multiple open-interconnects}, 
year={2002}, 
volume={}, 
number={}, 
pages={1085-1092}, 
keywords={integrated circuit interconnections;fault diagnosis;integrated circuit modelling;combinational circuits;sequential circuits;CMOS logic circuits;fault simulation;logic simulation;circuit simulation;multiple open-interconnects;incremental diagnosis;chip interconnect distances;nondeterministic real-life behavior;solution sets;model-free incremental diagnosis methodology;heuristics;fault simulation scheme;faulty behaviors;CMOS;logic level;full-scan sequential circuits;combinational circuits;open faults;Circuit faults;Fault diagnosis;Iterative algorithms;Thermal stresses;Roads;Logic testing;Circuit testing;Manufacturing processes;Wires;Feedback}, 
doi={10.1109/TEST.2002.1041865}, 
ISSN={1089-3539}, 
month={Oct},}

@INPROCEEDINGS{exclusive-test, 
author={V. D. Agrawal and Dong Hyun Baik and Yong Chang Kim and K. K. Saluja}, 
booktitle={16th International Conference on VLSI Design, 2003. Proceedings.}, 
title={Exclusive test and its applications to fault diagnosis}, 
year={2003}, 
volume={}, 
number={}, 
pages={143-148}, 
keywords={fault diagnosis;automatic test pattern generation;logic testing;combinational circuits;exclusive test;fault diagnosis;combinational circuit;ATPG model;Testing;Fault diagnosis;Very large scale integration}, 
doi={10.1109/ICVD.2003.1183128}, 
ISSN={1063-9667}, 
month={Jan},}

@article{modeling-unknown,
title={Modeling Unknown Values in Test and Verification},
DOI={10.1007/978-3-658-09994-7_5},
journal={Formal Modeling and Verification of Cyber-Physical Systems},
author={Becker, Bernd and Sauer, Matthias and Scholl, Christoph and Wimmer, Ralf},
year={2015},
pages={122-150},}