
;; Function main (main, funcdef_no=134, decl_uid=7913, cgraph_uid=139, symbol_order=144)

int main ()
{
  int raw_temp;
  int D.7958;
  <unnamed type> _1;
  char _2;
  int _3;
  int _4;
  char _5;
  int _6;
  double _7;
  double _8;
  double _9;
  int _10;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  HAL_Init ();
  SystemClock_Config ();
  MX_GPIO_Init ();
  MX_I2C1_Init ();
  MX_USART1_UART_Init ();
  _1 = HAL_I2C_IsDeviceReady (&hi2c1, 181, 1, 100);
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 4>; [INV]
;;    succ:       3
;;                4

;;   basic block 3, loop depth 0
;;    pred:       2
  HAL_UART_Transmit (&huart1, &txdata, 50, 100);
  goto <bb 5>; [INV]
;;    succ:       5

;;   basic block 4, loop depth 0
;;    pred:       2
  HAL_UART_Transmit (&huart1, &txdata_err, 50, 100);
;;    succ:       5

;;   basic block 5, loop depth 0
;;    pred:       3
;;                4
;;    succ:       6

;;   basic block 6, loop depth 1
;;    pred:       5
;;                7
  HAL_I2C_Mem_Read (&hi2c1, 180, 7, 1, &i2cdata, 2, 100);
  _2 = i2cdata[1];
  _3 = (int) _2;
  _4 = _3 << 8;
  _5 = i2cdata[0];
  _6 = (int) _5;
  raw_temp_22 = _4 | _6;
  _7 = (double) raw_temp_22;
  _8 = _7 * 2.00000000000000004163336342344337026588618755341e-2;
  _9 = _8 - 2.731499999999999772626324556767940521240234375e+2;
  _10 = (int) _9;
  temperature = _10;
  HAL_Delay (100);
;;    succ:       7

;;   basic block 7, loop depth 1
;;    pred:       6
  goto <bb 6>; [100.00%]
;;    succ:       6

}



Partition map 

Partition 1 (_1 - 1 )
Partition 2 (_2 - 2 )
Partition 3 (_3 - 3 )
Partition 4 (_4 - 4 )
Partition 5 (_5 - 5 )
Partition 6 (_6 - 6 )
Partition 7 (_7 - 7 )
Partition 8 (_8 - 8 )
Partition 9 (_9 - 9 )
Partition 10 (_10 - 10 )
Partition 22 (raw_temp_22 - 22 )
Partition 26 (_26(D) - 26 )


Coalescible Partition map 

Partition 0, base 0 (_26(D) - 26 )


Partition map 

Partition 0 (_26(D) - 26 )


Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (_26(D) - 26 )

After Coalescing:

Partition map 

Partition 0 (_1 - 1 )
Partition 1 (_2 - 2 )
Partition 2 (_3 - 3 )
Partition 3 (_4 - 4 )
Partition 4 (_5 - 5 )
Partition 5 (_6 - 6 )
Partition 6 (_7 - 7 )
Partition 7 (_8 - 8 )
Partition 8 (_9 - 9 )
Partition 9 (_10 - 10 )
Partition 10 (raw_temp_22 - 22 )
Partition 11 (_26(D) - 26 )

int main ()
{
  int raw_temp;
  int D.7958;
  <unnamed type> _1;
  char _2;
  int _3;
  int _4;
  char _5;
  int _6;
  double _7;
  double _8;
  double _9;
  int _10;
  int _26(D);

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  HAL_Init ();
  SystemClock_Config ();
  MX_GPIO_Init ();
  MX_I2C1_Init ();
  MX_USART1_UART_Init ();
  _1 = HAL_I2C_IsDeviceReady (&hi2c1, 181, 1, 100);
  if (_1 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 4>; [INV]
;;    succ:       3
;;                4

;;   basic block 3, loop depth 0
;;    pred:       2
  HAL_UART_Transmit (&huart1, &txdata, 50, 100);
  goto <bb 5>; [INV]
;;    succ:       5

;;   basic block 4, loop depth 0
;;    pred:       2
  HAL_UART_Transmit (&huart1, &txdata_err, 50, 100);
;;    succ:       5

;;   basic block 5, loop depth 0
;;    pred:       3
;;                4
;;    succ:       6

;;   basic block 6, loop depth 1
;;    pred:       5
;;                7
  HAL_I2C_Mem_Read (&hi2c1, 180, 7, 1, &i2cdata, 2, 100);
  _2 = i2cdata[1];
  _3 = (int) _2;
  _4 = _3 << 8;
  _5 = i2cdata[0];
  _6 = (int) _5;
  raw_temp_22 = _4 | _6;
  _7 = (double) raw_temp_22;
  _8 = _7 * 2.00000000000000004163336342344337026588618755341e-2;
  _9 = _8 - 2.731499999999999772626324556767940521240234375e+2;
  _10 = (int) _9;
  temperature = _10;
  HAL_Delay (100);
;;    succ:       7

;;   basic block 7, loop depth 1
;;    pred:       6
  goto <bb 6>; [100.00%]
;;    succ:       6

}



;; Generating RTL for gimple basic block 2

;; HAL_Init ();

(call_insn 5 4 0 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_Init") [flags 0x41]  <function_decl 00000000068c9600 HAL_Init>) [0 HAL_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":84:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))

;; SystemClock_Config ();

(call_insn 6 5 0 (parallel [
            (call (mem:SI (symbol_ref:SI ("SystemClock_Config") [flags 0x3]  <function_decl 00000000068d2200 SystemClock_Config>) [0 SystemClock_Config S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":91:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))

;; MX_GPIO_Init ();

(call_insn 7 6 0 (parallel [
            (call (mem:SI (symbol_ref:SI ("MX_GPIO_Init") [flags 0x3]  <function_decl 00000000068d2300 MX_GPIO_Init>) [0 MX_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":98:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))

;; MX_I2C1_Init ();

(call_insn 8 7 0 (parallel [
            (call (mem:SI (symbol_ref:SI ("MX_I2C1_Init") [flags 0x3]  <function_decl 00000000068d2400 MX_I2C1_Init>) [0 MX_I2C1_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":99:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))

;; MX_USART1_UART_Init ();

(call_insn 9 8 0 (parallel [
            (call (mem:SI (symbol_ref:SI ("MX_USART1_UART_Init") [flags 0x3]  <function_decl 00000000068d2500 MX_USART1_UART_Init>) [0 MX_USART1_UART_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":100:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))

;; _1 = HAL_I2C_IsDeviceReady (&hi2c1, 181, 1, 100);

(insn 10 9 11 (set (reg:SI 3 r3)
        (const_int 100 [0x64])) "../Core/Src/main.c":102:6 -1
     (nil))

(insn 11 10 12 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) "../Core/Src/main.c":102:6 -1
     (nil))

(insn 12 11 13 (set (reg:SI 1 r1)
        (const_int 181 [0xb5])) "../Core/Src/main.c":102:6 -1
     (nil))

(insn 13 12 14 (set (reg:SI 0 r0)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":102:6 -1
     (nil))

(call_insn 14 13 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_I2C_IsDeviceReady") [flags 0x41]  <function_decl 000000000687e100 HAL_I2C_IsDeviceReady>) [0 HAL_I2C_IsDeviceReady S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":102:6 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:HI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))

(insn 15 14 16 (set (reg:SI 124)
        (reg:SI 0 r0)) "../Core/Src/main.c":102:6 -1
     (nil))

(insn 16 15 0 (set (reg:SI 113 [ _1 ])
        (reg:SI 124)) "../Core/Src/main.c":102:6 -1
     (nil))

;; if (_1 == 0)

(insn 17 16 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../Core/Src/main.c":102:5 -1
     (nil))

(jump_insn 18 17 0 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) "../Core/Src/main.c":102:5 -1
     (nil))

;; Generating RTL for gimple basic block 3

;; HAL_UART_Transmit (&huart1, &txdata, 50, 100);

(insn 20 19 21 (set (reg:SI 3 r3)
        (const_int 100 [0x64])) "../Core/Src/main.c":104:4 -1
     (nil))

(insn 21 20 22 (set (reg:SI 2 r2)
        (const_int 50 [0x32])) "../Core/Src/main.c":104:4 -1
     (nil))

(insn 22 21 23 (set (reg:SI 1 r1)
        (symbol_ref:SI ("txdata") [flags 0x2]  <var_decl 0000000006852a20 txdata>)) "../Core/Src/main.c":104:4 -1
     (nil))

(insn 23 22 24 (set (reg:SI 0 r0)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":104:4 -1
     (nil))

(call_insn 24 23 0 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_UART_Transmit") [flags 0x41]  <function_decl 00000000068b3600 HAL_UART_Transmit>) [0 HAL_UART_Transmit S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":104:4 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:HI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))

;; Generating RTL for gimple basic block 4

;; 

(code_label 27 26 28 2 (nil) [0 uses])

(note 28 27 0 NOTE_INSN_BASIC_BLOCK)

;; HAL_UART_Transmit (&huart1, &txdata_err, 50, 100);

(insn 29 28 30 (set (reg:SI 3 r3)
        (const_int 100 [0x64])) "../Core/Src/main.c":108:4 -1
     (nil))

(insn 30 29 31 (set (reg:SI 2 r2)
        (const_int 50 [0x32])) "../Core/Src/main.c":108:4 -1
     (nil))

(insn 31 30 32 (set (reg:SI 1 r1)
        (symbol_ref:SI ("txdata_err") [flags 0x2]  <var_decl 0000000006852ab0 txdata_err>)) "../Core/Src/main.c":108:4 -1
     (nil))

(insn 32 31 33 (set (reg:SI 0 r0)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":108:4 -1
     (nil))

(call_insn 33 32 0 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_UART_Transmit") [flags 0x41]  <function_decl 00000000068b3600 HAL_UART_Transmit>) [0 HAL_UART_Transmit S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":108:4 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:HI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))

;; Generating RTL for gimple basic block 5

;; 

(code_label 34 33 35 3 (nil) [0 uses])

(note 35 34 0 NOTE_INSN_BASIC_BLOCK)

;; Generating RTL for gimple basic block 6

;; HAL_I2C_Mem_Read (&hi2c1, 180, 7, 1, &i2cdata, 2, 100);

(insn 37 36 38 (set (reg:SI 125)
        (const_int 100 [0x64])) "../Core/Src/main.c":117:4 -1
     (nil))

(insn 38 37 39 (set (mem:SI (plus:SI (reg/f:SI 110 virtual-outgoing-args)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 125)) "../Core/Src/main.c":117:4 -1
     (nil))

(insn 39 38 40 (set (reg:SI 126)
        (const_int 2 [0x2])) "../Core/Src/main.c":117:4 -1
     (nil))

(insn 40 39 41 (set (mem:SI (plus:SI (reg/f:SI 110 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 126)) "../Core/Src/main.c":117:4 -1
     (nil))

(insn 41 40 42 (set (reg/f:SI 127)
        (symbol_ref:SI ("i2cdata") [flags 0x2]  <var_decl 0000000006852990 i2cdata>)) "../Core/Src/main.c":117:4 -1
     (nil))

(insn 42 41 43 (set (mem:SI (reg/f:SI 110 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 127)) "../Core/Src/main.c":117:4 -1
     (nil))

(insn 43 42 44 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) "../Core/Src/main.c":117:4 -1
     (nil))

(insn 44 43 45 (set (reg:SI 2 r2)
        (const_int 7 [0x7])) "../Core/Src/main.c":117:4 -1
     (nil))

(insn 45 44 46 (set (reg:SI 1 r1)
        (const_int 180 [0xb4])) "../Core/Src/main.c":117:4 -1
     (nil))

(insn 46 45 47 (set (reg:SI 0 r0)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":117:4 -1
     (nil))

(call_insn 47 46 0 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_I2C_Mem_Read") [flags 0x41]  <function_decl 000000000687e000 HAL_I2C_Mem_Read>) [0 HAL_I2C_Mem_Read S4 A32])
                    (const_int 16 [0x10])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":117:4 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:HI (use (reg:SI 1 r1))
                (expr_list:HI (use (reg:SI 2 r2))
                    (expr_list:HI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem/f:SI (reg/f:SI 110 virtual-outgoing-args) [0  S4 A32]))
                            (expr_list:HI (use (mem:SI (plus:SI (reg/f:SI 110 virtual-outgoing-args)
                                            (const_int 4 [0x4])) [0  S2 A32]))
                                (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 110 virtual-outgoing-args)
                                                (const_int 8 [0x8])) [0  S4 A32]))
                                    (nil))))))))))

;; _2 = i2cdata[1];

(insn 48 47 49 (set (reg/f:SI 128)
        (symbol_ref:SI ("i2cdata") [flags 0x2]  <var_decl 0000000006852990 i2cdata>)) "../Core/Src/main.c":118:27 -1
     (nil))

(insn 49 48 0 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 128)
                    (const_int 1 [0x1])) [0 i2cdata[1]+0 S1 A8]))) "../Core/Src/main.c":118:27 -1
     (nil))

;; _3 = (int) _2;

(insn 50 49 0 (set (reg:SI 115 [ _3 ])
        (reg:SI 114 [ _2 ])) "../Core/Src/main.c":118:27 -1
     (nil))

;; _4 = _3 << 8;

(insn 51 50 0 (set (reg:SI 116 [ _4 ])
        (ashift:SI (reg:SI 115 [ _3 ])
            (const_int 8 [0x8]))) "../Core/Src/main.c":118:31 -1
     (nil))

;; _5 = i2cdata[0];

(insn 52 51 53 (set (reg/f:SI 129)
        (symbol_ref:SI ("i2cdata") [flags 0x2]  <var_decl 0000000006852990 i2cdata>)) "../Core/Src/main.c":118:47 -1
     (nil))

(insn 53 52 0 (set (reg:SI 117 [ _5 ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 129) [0 i2cdata[0]+0 S1 A32]))) "../Core/Src/main.c":118:47 -1
     (nil))

;; _6 = (int) _5;

(insn 54 53 0 (set (reg:SI 118 [ _6 ])
        (reg:SI 117 [ _5 ])) "../Core/Src/main.c":118:47 -1
     (nil))

;; raw_temp_22 = _4 | _6;

(insn 55 54 56 (set (reg:SI 130)
        (ior:SI (reg:SI 116 [ _4 ])
            (reg:SI 118 [ _6 ]))) "../Core/Src/main.c":118:8 -1
     (nil))

(insn 56 55 0 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [14 raw_temp+0 S4 A32])
        (reg:SI 130)) "../Core/Src/main.c":118:8 -1
     (nil))

;; _7 = (double) raw_temp_22;

(insn 57 56 58 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [14 raw_temp+0 S4 A32])) "../Core/Src/main.c":119:26 -1
     (nil))

(call_insn/u 58 57 59 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005ff0a00 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":119:26 -1
     (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))

(insn 59 58 0 (set (reg:DF 119 [ _7 ])
        (reg:DF 0 r0)) "../Core/Src/main.c":119:26 -1
     (expr_list:REG_EQUAL (float:DF (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [14 raw_temp+0 S4 A32]))
        (nil)))

;; _8 = _7 * 2.00000000000000004163336342344337026588618755341e-2;

(insn 60 59 61 (set (reg:DF 2 r2)
        (const_double:DF 2.00000000000000004163336342344337026588618755341e-2 [0x0.a3d70a3d70a3d8p-5])) "../Core/Src/main.c":119:26 -1
     (nil))

(insn 61 60 62 (set (reg:DF 0 r0)
        (reg:DF 119 [ _7 ])) "../Core/Src/main.c":119:26 -1
     (nil))

(call_insn/u 62 61 63 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005fedc00 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":119:26 -1
     (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))

(insn 63 62 64 (set (reg:DF 131)
        (reg:DF 0 r0)) "../Core/Src/main.c":119:26 -1
     (expr_list:REG_EQUAL (mult:DF (reg:DF 119 [ _7 ])
            (const_double:DF 2.00000000000000004163336342344337026588618755341e-2 [0x0.a3d70a3d70a3d8p-5]))
        (nil)))

(insn 64 63 0 (set (reg:DF 120 [ _8 ])
        (reg:DF 131)) "../Core/Src/main.c":119:26 -1
     (nil))

;; _9 = _8 - 2.731499999999999772626324556767940521240234375e+2;

(insn 65 64 66 (set (reg:DF 2 r2)
        (const_double:DF 2.731499999999999772626324556767940521240234375e+2 [0x0.8893333333333p+9])) "../Core/Src/main.c":119:32 -1
     (nil))

(insn 66 65 67 (set (reg:DF 0 r0)
        (reg:DF 120 [ _8 ])) "../Core/Src/main.c":119:32 -1
     (nil))

(call_insn/u 67 66 68 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005fede00 __aeabi_dsub>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":119:32 -1
     (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))

(insn 68 67 69 (set (reg:DF 132)
        (reg:DF 0 r0)) "../Core/Src/main.c":119:32 -1
     (expr_list:REG_EQUAL (minus:DF (reg:DF 120 [ _8 ])
            (const_double:DF 2.731499999999999772626324556767940521240234375e+2 [0x0.8893333333333p+9]))
        (nil)))

(insn 69 68 0 (set (reg:DF 121 [ _9 ])
        (reg:DF 132)) "../Core/Src/main.c":119:32 -1
     (nil))

;; _10 = (int) _9;

(insn 70 69 71 (set (reg:DF 0 r0)
        (reg:DF 121 [ _9 ])) "../Core/Src/main.c":119:16 -1
     (nil))

(call_insn/u 71 70 72 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005ff0000 __aeabi_d2iz>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":119:16 -1
     (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))

(insn 72 71 0 (set (reg:SI 122 [ _10 ])
        (reg:SI 0 r0)) "../Core/Src/main.c":119:16 -1
     (expr_list:REG_EQUAL (fix:SI (reg:DF 121 [ _9 ]))
        (nil)))

;; temperature = _10;

(insn 73 72 74 (set (reg/f:SI 133)
        (symbol_ref:SI ("temperature") [flags 0x2]  <var_decl 0000000006852b40 temperature>)) "../Core/Src/main.c":119:16 -1
     (nil))

(insn 74 73 0 (set (mem/c:SI (reg/f:SI 133) [14 temperature+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Core/Src/main.c":119:16 -1
     (nil))

;; HAL_Delay (100);

(insn 75 74 76 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../Core/Src/main.c":120:4 -1
     (nil))

(call_insn 76 75 0 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 00000000068c9c00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":120:4 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 7
deleting block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.


try_optimize_cfg iteration 2

fix_loop_structure: fixing up loops for function


;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL, VISITED)
;;  pred:       ENTRY (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 5 2 6 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_Init") [flags 0x41]  <function_decl 00000000068c9600 HAL_Init>) [0 HAL_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":84:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(call_insn 6 5 7 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("SystemClock_Config") [flags 0x3]  <function_decl 00000000068d2200 SystemClock_Config>) [0 SystemClock_Config S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":91:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(call_insn 7 6 8 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("MX_GPIO_Init") [flags 0x3]  <function_decl 00000000068d2300 MX_GPIO_Init>) [0 MX_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":98:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(call_insn 8 7 9 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("MX_I2C1_Init") [flags 0x3]  <function_decl 00000000068d2400 MX_I2C1_Init>) [0 MX_I2C1_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":99:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(call_insn 9 8 10 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("MX_USART1_UART_Init") [flags 0x3]  <function_decl 00000000068d2500 MX_USART1_UART_Init>) [0 MX_USART1_UART_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":100:3 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 10 9 11 2 (set (reg:SI 3 r3)
        (const_int 100 [0x64])) "../Core/Src/main.c":102:6 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) "../Core/Src/main.c":102:6 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 1 r1)
        (const_int 181 [0xb5])) "../Core/Src/main.c":102:6 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":102:6 -1
     (nil))
(call_insn 14 13 15 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_I2C_IsDeviceReady") [flags 0x41]  <function_decl 000000000687e100 HAL_I2C_IsDeviceReady>) [0 HAL_I2C_IsDeviceReady S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":102:6 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:HI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 15 14 16 2 (set (reg:SI 124)
        (reg:SI 0 r0)) "../Core/Src/main.c":102:6 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 113 [ _1 ])
        (reg:SI 124)) "../Core/Src/main.c":102:6 -1
     (nil))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../Core/Src/main.c":102:5 -1
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) "../Core/Src/main.c":102:5 -1
     (nil)
 -> 27)
;;  succ:       4 (FALLTHRU)
;;              5

;; basic block 4, loop depth 0, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL, VISITED)
;;  pred:       2 (FALLTHRU)
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 4 (set (reg:SI 3 r3)
        (const_int 100 [0x64])) "../Core/Src/main.c":104:4 -1
     (nil))
(insn 21 20 22 4 (set (reg:SI 2 r2)
        (const_int 50 [0x32])) "../Core/Src/main.c":104:4 -1
     (nil))
(insn 22 21 23 4 (set (reg:SI 1 r1)
        (symbol_ref:SI ("txdata") [flags 0x2]  <var_decl 0000000006852a20 txdata>)) "../Core/Src/main.c":104:4 -1
     (nil))
(insn 23 22 24 4 (set (reg:SI 0 r0)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":104:4 -1
     (nil))
(call_insn 24 23 25 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_UART_Transmit") [flags 0x41]  <function_decl 00000000068b3600 HAL_UART_Transmit>) [0 HAL_UART_Transmit S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":104:4 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:HI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(jump_insn 25 24 26 4 (set (pc)
        (label_ref 34)) -1
     (nil)
 -> 34)
;;  succ:       6

(barrier 26 25 27)
;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, VISITED)
;;  pred:       2
(code_label 27 26 28 5 2 (nil) [1 uses])
(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 5 (set (reg:SI 3 r3)
        (const_int 100 [0x64])) "../Core/Src/main.c":108:4 -1
     (nil))
(insn 30 29 31 5 (set (reg:SI 2 r2)
        (const_int 50 [0x32])) "../Core/Src/main.c":108:4 -1
     (nil))
(insn 31 30 32 5 (set (reg:SI 1 r1)
        (symbol_ref:SI ("txdata_err") [flags 0x2]  <var_decl 0000000006852ab0 txdata_err>)) "../Core/Src/main.c":108:4 -1
     (nil))
(insn 32 31 33 5 (set (reg:SI 0 r0)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":108:4 -1
     (nil))
(call_insn 33 32 34 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_UART_Transmit") [flags 0x41]  <function_decl 00000000068b3600 HAL_UART_Transmit>) [0 HAL_UART_Transmit S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":108:4 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:HI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
;;  succ:       6 (FALLTHRU)

;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, VISITED)
;;  pred:       4
;;              5 (FALLTHRU)
(code_label 34 33 35 6 3 (nil) [1 uses])
(note 35 34 78 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       7 [always]  (FALLTHRU)

;; basic block 7, loop depth 1, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, VISITED)
;;  pred:       6 [always]  (FALLTHRU)
;;              8 [always]  (DFS_BACK)
(code_label 78 35 36 7 4 (nil) [1 uses])
(note 36 78 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 7 (set (reg:SI 125)
        (const_int 100 [0x64])) "../Core/Src/main.c":117:4 -1
     (nil))
(insn 38 37 39 7 (set (mem:SI (plus:SI (reg/f:SI 110 virtual-outgoing-args)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 125)) "../Core/Src/main.c":117:4 -1
     (nil))
(insn 39 38 40 7 (set (reg:SI 126)
        (const_int 2 [0x2])) "../Core/Src/main.c":117:4 -1
     (nil))
(insn 40 39 41 7 (set (mem:SI (plus:SI (reg/f:SI 110 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 126)) "../Core/Src/main.c":117:4 -1
     (nil))
(insn 41 40 42 7 (set (reg/f:SI 127)
        (symbol_ref:SI ("i2cdata") [flags 0x2]  <var_decl 0000000006852990 i2cdata>)) "../Core/Src/main.c":117:4 -1
     (nil))
(insn 42 41 43 7 (set (mem:SI (reg/f:SI 110 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 127)) "../Core/Src/main.c":117:4 -1
     (nil))
(insn 43 42 44 7 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) "../Core/Src/main.c":117:4 -1
     (nil))
(insn 44 43 45 7 (set (reg:SI 2 r2)
        (const_int 7 [0x7])) "../Core/Src/main.c":117:4 -1
     (nil))
(insn 45 44 46 7 (set (reg:SI 1 r1)
        (const_int 180 [0xb4])) "../Core/Src/main.c":117:4 -1
     (nil))
(insn 46 45 47 7 (set (reg:SI 0 r0)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":117:4 -1
     (nil))
(call_insn 47 46 48 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_I2C_Mem_Read") [flags 0x41]  <function_decl 000000000687e000 HAL_I2C_Mem_Read>) [0 HAL_I2C_Mem_Read S4 A32])
                    (const_int 16 [0x10])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":117:4 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:HI (use (reg:SI 1 r1))
                (expr_list:HI (use (reg:SI 2 r2))
                    (expr_list:HI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem/f:SI (reg/f:SI 110 virtual-outgoing-args) [0  S4 A32]))
                            (expr_list:HI (use (mem:SI (plus:SI (reg/f:SI 110 virtual-outgoing-args)
                                            (const_int 4 [0x4])) [0  S2 A32]))
                                (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 110 virtual-outgoing-args)
                                                (const_int 8 [0x8])) [0  S4 A32]))
                                    (nil))))))))))
(insn 48 47 49 7 (set (reg/f:SI 128)
        (symbol_ref:SI ("i2cdata") [flags 0x2]  <var_decl 0000000006852990 i2cdata>)) "../Core/Src/main.c":118:27 -1
     (nil))
(insn 49 48 50 7 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 128)
                    (const_int 1 [0x1])) [0 i2cdata[1]+0 S1 A8]))) "../Core/Src/main.c":118:27 -1
     (nil))
(insn 50 49 51 7 (set (reg:SI 115 [ _3 ])
        (reg:SI 114 [ _2 ])) "../Core/Src/main.c":118:27 -1
     (nil))
(insn 51 50 52 7 (set (reg:SI 116 [ _4 ])
        (ashift:SI (reg:SI 115 [ _3 ])
            (const_int 8 [0x8]))) "../Core/Src/main.c":118:31 -1
     (nil))
(insn 52 51 53 7 (set (reg/f:SI 129)
        (symbol_ref:SI ("i2cdata") [flags 0x2]  <var_decl 0000000006852990 i2cdata>)) "../Core/Src/main.c":118:47 -1
     (nil))
(insn 53 52 54 7 (set (reg:SI 117 [ _5 ])
        (zero_extend:SI (mem/c:QI (reg/f:SI 129) [0 i2cdata[0]+0 S1 A32]))) "../Core/Src/main.c":118:47 -1
     (nil))
(insn 54 53 55 7 (set (reg:SI 118 [ _6 ])
        (reg:SI 117 [ _5 ])) "../Core/Src/main.c":118:47 -1
     (nil))
(insn 55 54 56 7 (set (reg:SI 130)
        (ior:SI (reg:SI 116 [ _4 ])
            (reg:SI 118 [ _6 ]))) "../Core/Src/main.c":118:8 -1
     (nil))
(insn 56 55 57 7 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [14 raw_temp+0 S4 A32])
        (reg:SI 130)) "../Core/Src/main.c":118:8 -1
     (nil))
(insn 57 56 58 7 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [14 raw_temp+0 S4 A32])) "../Core/Src/main.c":119:26 -1
     (nil))
(call_insn/u 58 57 59 7 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_i2d") [flags 0x41]  <function_decl 0000000005ff0a00 __aeabi_i2d>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":119:26 -1
     (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:SI 0 r0))
            (nil))))
(insn 59 58 60 7 (set (reg:DF 119 [ _7 ])
        (reg:DF 0 r0)) "../Core/Src/main.c":119:26 -1
     (expr_list:REG_EQUAL (float:DF (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [14 raw_temp+0 S4 A32]))
        (nil)))
(insn 60 59 61 7 (set (reg:DF 2 r2)
        (const_double:DF 2.00000000000000004163336342344337026588618755341e-2 [0x0.a3d70a3d70a3d8p-5])) "../Core/Src/main.c":119:26 -1
     (nil))
(insn 61 60 62 7 (set (reg:DF 0 r0)
        (reg:DF 119 [ _7 ])) "../Core/Src/main.c":119:26 -1
     (nil))
(call_insn/u 62 61 63 7 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dmul") [flags 0x41]  <function_decl 0000000005fedc00 __aeabi_dmul>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":119:26 -1
     (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 63 62 64 7 (set (reg:DF 131)
        (reg:DF 0 r0)) "../Core/Src/main.c":119:26 -1
     (expr_list:REG_EQUAL (mult:DF (reg:DF 119 [ _7 ])
            (const_double:DF 2.00000000000000004163336342344337026588618755341e-2 [0x0.a3d70a3d70a3d8p-5]))
        (nil)))
(insn 64 63 65 7 (set (reg:DF 120 [ _8 ])
        (reg:DF 131)) "../Core/Src/main.c":119:26 -1
     (nil))
(insn 65 64 66 7 (set (reg:DF 2 r2)
        (const_double:DF 2.731499999999999772626324556767940521240234375e+2 [0x0.8893333333333p+9])) "../Core/Src/main.c":119:32 -1
     (nil))
(insn 66 65 67 7 (set (reg:DF 0 r0)
        (reg:DF 120 [ _8 ])) "../Core/Src/main.c":119:32 -1
     (nil))
(call_insn/u 67 66 68 7 (parallel [
            (set (reg:DF 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_dsub") [flags 0x41]  <function_decl 0000000005fede00 __aeabi_dsub>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":119:32 -1
     (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 2 r2))
            (expr_list (use (reg:DF 0 r0))
                (nil)))))
(insn 68 67 69 7 (set (reg:DF 132)
        (reg:DF 0 r0)) "../Core/Src/main.c":119:32 -1
     (expr_list:REG_EQUAL (minus:DF (reg:DF 120 [ _8 ])
            (const_double:DF 2.731499999999999772626324556767940521240234375e+2 [0x0.8893333333333p+9]))
        (nil)))
(insn 69 68 70 7 (set (reg:DF 121 [ _9 ])
        (reg:DF 132)) "../Core/Src/main.c":119:32 -1
     (nil))
(insn 70 69 71 7 (set (reg:DF 0 r0)
        (reg:DF 121 [ _9 ])) "../Core/Src/main.c":119:16 -1
     (nil))
(call_insn/u 71 70 72 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_d2iz") [flags 0x41]  <function_decl 0000000005ff0000 __aeabi_d2iz>) [0  S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":119:16 -1
     (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list (use (reg:DF 0 r0))
            (nil))))
(insn 72 71 73 7 (set (reg:SI 122 [ _10 ])
        (reg:SI 0 r0)) "../Core/Src/main.c":119:16 -1
     (expr_list:REG_EQUAL (fix:SI (reg:DF 121 [ _9 ]))
        (nil)))
(insn 73 72 74 7 (set (reg/f:SI 133)
        (symbol_ref:SI ("temperature") [flags 0x2]  <var_decl 0000000006852b40 temperature>)) "../Core/Src/main.c":119:16 -1
     (nil))
(insn 74 73 75 7 (set (mem/c:SI (reg/f:SI 133) [14 temperature+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Core/Src/main.c":119:16 -1
     (nil))
(insn 75 74 76 7 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) "../Core/Src/main.c":120:4 -1
     (nil))
(call_insn 76 75 77 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 00000000068c9c00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":120:4 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
;;  succ:       8 (FALLTHRU) ../Core/Src/main.c:115:3

;; basic block 8, loop depth 1, maybe hot
;;  prev block 7, next block 1, flags: (NEW, REACHABLE, RTL, VISITED)
;;  pred:       7 (FALLTHRU) ../Core/Src/main.c:115:3
(note 77 76 79 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(jump_insn 79 77 80 8 (set (pc)
        (label_ref 78)) -1
     (nil)
 -> 78)
;;  succ:       7 [always]  (DFS_BACK)

(barrier 80 79 0)

;; Function SystemClock_Config (SystemClock_Config, funcdef_no=135, decl_uid=7905, cgraph_uid=140, symbol_order=145)

void SystemClock_Config ()
{
  volatile uint32_t tmpreg;
  volatile uint32_t tmpreg;
  struct RCC_ClkInitTypeDef RCC_ClkInitStruct;
  struct RCC_OscInitTypeDef RCC_OscInitStruct;
  long unsigned int vol.1;
  long unsigned int vol.0;
  struct RCC_TypeDef * _1;
  long unsigned int _2;
  struct RCC_TypeDef * _3;
  long unsigned int _4;
  struct RCC_TypeDef * _5;
  long unsigned int _6;
  long unsigned int _7;
  struct PWR_TypeDef * _8;
  long unsigned int _9;
  struct PWR_TypeDef * _10;
  long unsigned int _11;
  struct PWR_TypeDef * _12;
  long unsigned int _13;
  long unsigned int _14;
  <unnamed type> _15;
  <unnamed type> _16;
  long unsigned int vol.0_25;
  long unsigned int vol.1_29;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  RCC_OscInitStruct = {};
  RCC_ClkInitStruct = {};
  tmpreg ={v} 0;
  _1 = 1073887232B;
  _2 ={v} _1->APB1ENR;
  _3 = 1073887232B;
  _4 = _2 | 268435456;
  _3->APB1ENR ={v} _4;
  _5 = 1073887232B;
  _6 ={v} _5->APB1ENR;
  _7 = _6 & 268435456;
  tmpreg ={v} _7;
  vol.0_25 ={v} tmpreg;
  tmpreg ={v} 0;
  _8 = 1073770496B;
  _9 ={v} _8->CR;
  _10 = 1073770496B;
  _11 = _9 | 49152;
  _10->CR ={v} _11;
  _12 = 1073770496B;
  _13 ={v} _12->CR;
  _14 = _13 & 49152;
  tmpreg ={v} _14;
  vol.1_29 ={v} tmpreg;
  RCC_OscInitStruct.OscillatorType = 2;
  RCC_OscInitStruct.HSIState = 1;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = 0;
  _15 = HAL_RCC_OscConfig (&RCC_OscInitStruct);
  if (_15 != 0)
    goto <bb 3>; [INV]
  else
    goto <bb 4>; [INV]
;;    succ:       3
;;                4

;;   basic block 3, loop depth 0
;;    pred:       2
  Error_Handler ();
;;    succ:       4

;;   basic block 4, loop depth 0
;;    pred:       2
;;                3
  RCC_ClkInitStruct.ClockType = 15;
  RCC_ClkInitStruct.SYSCLKSource = 0;
  RCC_ClkInitStruct.AHBCLKDivider = 0;
  RCC_ClkInitStruct.APB1CLKDivider = 0;
  RCC_ClkInitStruct.APB2CLKDivider = 0;
  _16 = HAL_RCC_ClockConfig (&RCC_ClkInitStruct, 0);
  if (_16 != 0)
    goto <bb 5>; [INV]
  else
    goto <bb 6>; [INV]
;;    succ:       5
;;                6

;;   basic block 5, loop depth 0
;;    pred:       4
  Error_Handler ();
;;    succ:       6

;;   basic block 6, loop depth 0
;;    pred:       4
;;                5
  RCC_OscInitStruct ={v} {CLOBBER(eol)};
  RCC_ClkInitStruct ={v} {CLOBBER(eol)};
  return;
;;    succ:       EXIT

}



Partition map 

Partition 1 (_1 - 1 )
Partition 2 (_2 - 2 )
Partition 3 (_3 - 3 )
Partition 4 (_4 - 4 )
Partition 5 (_5 - 5 )
Partition 6 (_6 - 6 )
Partition 7 (_7 - 7 )
Partition 8 (_8 - 8 )
Partition 9 (_9 - 9 )
Partition 10 (_10 - 10 )
Partition 11 (_11 - 11 )
Partition 12 (_12 - 12 )
Partition 13 (_13 - 13 )
Partition 14 (_14 - 14 )
Partition 15 (_15 - 15 )
Partition 16 (_16 - 16 )
Partition 25 (vol.0_25 - 25 )
Partition 29 (vol.1_29 - 29 )


Coalescible Partition map 


After Coalescing:

Partition map 

Partition 0 (_1 - 1 )
Partition 1 (_2 - 2 )
Partition 2 (_3 - 3 )
Partition 3 (_4 - 4 )
Partition 4 (_5 - 5 )
Partition 5 (_6 - 6 )
Partition 6 (_7 - 7 )
Partition 7 (_8 - 8 )
Partition 8 (_9 - 9 )
Partition 9 (_10 - 10 )
Partition 10 (_11 - 11 )
Partition 11 (_12 - 12 )
Partition 12 (_13 - 13 )
Partition 13 (_14 - 14 )
Partition 14 (_15 - 15 )
Partition 15 (_16 - 16 )
Partition 16 (vol.0_25 - 25 )
Partition 17 (vol.1_29 - 29 )

void SystemClock_Config ()
{
  volatile uint32_t tmpreg;
  volatile uint32_t tmpreg;
  struct RCC_ClkInitTypeDef RCC_ClkInitStruct;
  struct RCC_OscInitTypeDef RCC_OscInitStruct;
  long unsigned int vol.1;
  long unsigned int vol.0;
  struct RCC_TypeDef * _1;
  long unsigned int _2;
  struct RCC_TypeDef * _3;
  long unsigned int _4;
  struct RCC_TypeDef * _5;
  long unsigned int _6;
  long unsigned int _7;
  struct PWR_TypeDef * _8;
  long unsigned int _9;
  struct PWR_TypeDef * _10;
  long unsigned int _11;
  struct PWR_TypeDef * _12;
  long unsigned int _13;
  long unsigned int _14;
  <unnamed type> _15;
  <unnamed type> _16;
  long unsigned int vol.0_25;
  long unsigned int vol.1_29;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  RCC_OscInitStruct = {};
  RCC_ClkInitStruct = {};
  tmpreg ={v} 0;
  _1 = 1073887232B;
  _2 ={v} _1->APB1ENR;
  _3 = 1073887232B;
  _4 = _2 | 268435456;
  _3->APB1ENR ={v} _4;
  _5 = 1073887232B;
  _6 ={v} _5->APB1ENR;
  _7 = _6 & 268435456;
  tmpreg ={v} _7;
  vol.0_25 ={v} tmpreg;
  tmpreg ={v} 0;
  _8 = 1073770496B;
  _9 ={v} _8->CR;
  _10 = 1073770496B;
  _11 = _9 | 49152;
  _10->CR ={v} _11;
  _12 = 1073770496B;
  _13 ={v} _12->CR;
  _14 = _13 & 49152;
  tmpreg ={v} _14;
  vol.1_29 ={v} tmpreg;
  RCC_OscInitStruct.OscillatorType = 2;
  RCC_OscInitStruct.HSIState = 1;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = 0;
  _15 = HAL_RCC_OscConfig (&RCC_OscInitStruct);
  if (_15 != 0)
    goto <bb 3>; [INV]
  else
    goto <bb 4>; [INV]
;;    succ:       3
;;                4

;;   basic block 3, loop depth 0
;;    pred:       2
  Error_Handler ();
;;    succ:       4

;;   basic block 4, loop depth 0
;;    pred:       2
;;                3
  RCC_ClkInitStruct.ClockType = 15;
  RCC_ClkInitStruct.SYSCLKSource = 0;
  RCC_ClkInitStruct.AHBCLKDivider = 0;
  RCC_ClkInitStruct.APB1CLKDivider = 0;
  RCC_ClkInitStruct.APB2CLKDivider = 0;
  _16 = HAL_RCC_ClockConfig (&RCC_ClkInitStruct, 0);
  if (_16 != 0)
    goto <bb 5>; [INV]
  else
    goto <bb 6>; [INV]
;;    succ:       5
;;                6

;;   basic block 5, loop depth 0
;;    pred:       4
  Error_Handler ();
;;    succ:       6

;;   basic block 6, loop depth 0
;;    pred:       4
;;                5
  RCC_OscInitStruct ={v} {CLOBBER(eol)};
  RCC_ClkInitStruct ={v} {CLOBBER(eol)};
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; RCC_OscInitStruct = {};

(insn 5 4 6 (set (reg:SI 131)
        (plus:SI (reg/f:SI 108 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) "../Core/Src/main.c":132:22 -1
     (nil))

(insn 6 5 7 (set (reg:SI 132)
        (const_int 48 [0x30])) "../Core/Src/main.c":132:22 -1
     (nil))

(insn 7 6 8 (set (reg:SI 2 r2)
        (reg:SI 132)) "../Core/Src/main.c":132:22 -1
     (nil))

(insn 8 7 9 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Core/Src/main.c":132:22 -1
     (nil))

(insn 9 8 10 (set (reg:SI 0 r0)
        (reg:SI 131)) "../Core/Src/main.c":132:22 -1
     (nil))

(call_insn 10 9 11 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005eb0800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":132:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))

(insn 11 10 0 (set (reg:SI 133)
        (reg:SI 0 r0)) "../Core/Src/main.c":132:22 -1
     (nil))

;; RCC_ClkInitStruct = {};

(insn 12 11 13 (set (reg:SI 134)
        (plus:SI (reg/f:SI 108 virtual-stack-vars)
            (const_int -68 [0xffffffffffffffbc]))) "../Core/Src/main.c":133:22 -1
     (nil))

(insn 13 12 14 (set (reg:SI 135)
        (const_int 0 [0])) "../Core/Src/main.c":133:22 -1
     (nil))

(insn 14 13 15 (set (mem/c:SI (reg:SI 134) [4 RCC_ClkInitStruct+0 S4 A32])
        (reg:SI 135)) "../Core/Src/main.c":133:22 -1
     (nil))

(insn 15 14 16 (set (mem/c:SI (plus:SI (reg:SI 134)
                (const_int 4 [0x4])) [4 RCC_ClkInitStruct+4 S4 A32])
        (reg:SI 135)) "../Core/Src/main.c":133:22 -1
     (nil))

(insn 16 15 17 (set (mem/c:SI (plus:SI (reg:SI 134)
                (const_int 8 [0x8])) [4 RCC_ClkInitStruct+8 S4 A32])
        (reg:SI 135)) "../Core/Src/main.c":133:22 -1
     (nil))

(insn 17 16 18 (set (mem/c:SI (plus:SI (reg:SI 134)
                (const_int 12 [0xc])) [4 RCC_ClkInitStruct+12 S4 A32])
        (reg:SI 135)) "../Core/Src/main.c":133:22 -1
     (nil))

(insn 18 17 0 (set (mem/c:SI (plus:SI (reg:SI 134)
                (const_int 16 [0x10])) [4 RCC_ClkInitStruct+16 S4 A32])
        (reg:SI 135)) "../Core/Src/main.c":133:22 -1
     (nil))

;; tmpreg ={v} 0;

(insn 19 18 20 (set (reg:SI 136)
        (const_int 0 [0])) "../Core/Src/main.c":137:3 -1
     (nil))

(insn 20 19 0 (set (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -72 [0xffffffffffffffb8])) [2 tmpreg+0 S4 A64])
        (reg:SI 136)) "../Core/Src/main.c":137:3 -1
     (nil))

;; _1 = 1073887232B;

(insn 21 20 0 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":137:3 -1
     (nil))

;; _2 ={v} _1->APB1ENR;

(insn 22 21 0 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 64 [0x40])) [2 _1->APB1ENR+0 S4 A32])) "../Core/Src/main.c":137:3 -1
     (nil))

;; _3 = 1073887232B;

(insn 23 22 0 (set (reg/f:SI 115 [ _3 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":137:3 -1
     (nil))

;; _4 = _2 | 268435456;

(insn 24 23 0 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 268435456 [0x10000000]))) "../Core/Src/main.c":137:3 -1
     (nil))

;; _3->APB1ENR ={v} _4;

(insn 25 24 0 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 64 [0x40])) [2 _3->APB1ENR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Core/Src/main.c":137:3 -1
     (nil))

;; _5 = 1073887232B;

(insn 26 25 0 (set (reg/f:SI 117 [ _5 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":137:3 -1
     (nil))

;; _6 ={v} _5->APB1ENR;

(insn 27 26 0 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 64 [0x40])) [2 _5->APB1ENR+0 S4 A32])) "../Core/Src/main.c":137:3 -1
     (nil))

;; _7 = _6 & 268435456;

(insn 28 27 0 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int 268435456 [0x10000000]))) "../Core/Src/main.c":137:3 -1
     (nil))

;; tmpreg ={v} _7;

(insn 29 28 0 (set (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -72 [0xffffffffffffffb8])) [2 tmpreg+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Core/Src/main.c":137:3 -1
     (nil))

;; vol.0_25 ={v} tmpreg;

(insn 30 29 0 (set (reg:SI 129 [ vol.0_25 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -72 [0xffffffffffffffb8])) [2 tmpreg+0 S4 A64])) "../Core/Src/main.c":137:3 -1
     (nil))

;; tmpreg ={v} 0;

(insn 31 30 32 (set (reg:SI 137)
        (const_int 0 [0])) "../Core/Src/main.c":138:3 -1
     (nil))

(insn 32 31 0 (set (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -76 [0xffffffffffffffb4])) [2 tmpreg+0 S4 A32])
        (reg:SI 137)) "../Core/Src/main.c":138:3 -1
     (nil))

;; _8 = 1073770496B;

(insn 33 32 0 (set (reg/f:SI 120 [ _8 ])
        (const_int 1073770496 [0x40007000])) "../Core/Src/main.c":138:3 -1
     (nil))

;; _9 ={v} _8->CR;

(insn 34 33 0 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (reg/f:SI 120 [ _8 ]) [2 _8->CR+0 S4 A32])) "../Core/Src/main.c":138:3 -1
     (nil))

;; _10 = 1073770496B;

(insn 35 34 0 (set (reg/f:SI 122 [ _10 ])
        (const_int 1073770496 [0x40007000])) "../Core/Src/main.c":138:3 -1
     (nil))

;; _11 = _9 | 49152;

(insn 36 35 0 (set (reg:SI 123 [ _11 ])
        (ior:SI (reg:SI 121 [ _9 ])
            (const_int 49152 [0xc000]))) "../Core/Src/main.c":138:3 -1
     (nil))

;; _10->CR ={v} _11;

(insn 37 36 0 (set (mem/v:SI (reg/f:SI 122 [ _10 ]) [2 _10->CR+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../Core/Src/main.c":138:3 -1
     (nil))

;; _12 = 1073770496B;

(insn 38 37 0 (set (reg/f:SI 124 [ _12 ])
        (const_int 1073770496 [0x40007000])) "../Core/Src/main.c":138:3 -1
     (nil))

;; _13 ={v} _12->CR;

(insn 39 38 0 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (reg/f:SI 124 [ _12 ]) [2 _12->CR+0 S4 A32])) "../Core/Src/main.c":138:3 -1
     (nil))

;; _14 = _13 & 49152;

(insn 40 39 0 (set (reg:SI 126 [ _14 ])
        (and:SI (reg:SI 125 [ _13 ])
            (const_int 49152 [0xc000]))) "../Core/Src/main.c":138:3 -1
     (nil))

;; tmpreg ={v} _14;

(insn 41 40 0 (set (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -76 [0xffffffffffffffb4])) [2 tmpreg+0 S4 A32])
        (reg:SI 126 [ _14 ])) "../Core/Src/main.c":138:3 -1
     (nil))

;; vol.1_29 ={v} tmpreg;

(insn 42 41 0 (set (reg:SI 130 [ vol.1_29 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -76 [0xffffffffffffffb4])) [2 tmpreg+0 S4 A32])) "../Core/Src/main.c":138:3 -1
     (nil))

;; RCC_OscInitStruct.OscillatorType = 2;

(insn 43 42 44 (set (reg:SI 138)
        (const_int 2 [0x2])) "../Core/Src/main.c":143:36 -1
     (nil))

(insn 44 43 0 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [2 RCC_OscInitStruct.OscillatorType+0 S4 A64])
        (reg:SI 138)) "../Core/Src/main.c":143:36 -1
     (nil))

;; RCC_OscInitStruct.HSIState = 1;

(insn 45 44 46 (set (reg:SI 139)
        (const_int 1 [0x1])) "../Core/Src/main.c":144:30 -1
     (nil))

(insn 46 45 0 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -36 [0xffffffffffffffdc])) [2 RCC_OscInitStruct.HSIState+0 S4 A32])
        (reg:SI 139)) "../Core/Src/main.c":144:30 -1
     (nil))

;; RCC_OscInitStruct.HSICalibrationValue = 16;

(insn 47 46 48 (set (reg:SI 140)
        (const_int 16 [0x10])) "../Core/Src/main.c":145:41 -1
     (nil))

(insn 48 47 0 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [2 RCC_OscInitStruct.HSICalibrationValue+0 S4 A64])
        (reg:SI 140)) "../Core/Src/main.c":145:41 -1
     (nil))

;; RCC_OscInitStruct.PLL.PLLState = 0;

(insn 49 48 50 (set (reg:SI 141)
        (const_int 0 [0])) "../Core/Src/main.c":146:34 -1
     (nil))

(insn 50 49 0 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [2 RCC_OscInitStruct.PLL.PLLState+0 S4 A64])
        (reg:SI 141)) "../Core/Src/main.c":146:34 -1
     (nil))

;; _15 = HAL_RCC_OscConfig (&RCC_OscInitStruct);

(insn 51 50 52 (set (reg:SI 142)
        (plus:SI (reg/f:SI 108 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) "../Core/Src/main.c":147:7 -1
     (nil))

(insn 52 51 53 (set (reg:SI 0 r0)
        (reg:SI 142)) "../Core/Src/main.c":147:7 -1
     (nil))

(call_insn 53 52 54 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCC_OscConfig") [flags 0x41]  <function_decl 000000000673f400 HAL_RCC_OscConfig>) [0 HAL_RCC_OscConfig S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":147:7 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))

(insn 54 53 55 (set (reg:SI 143)
        (reg:SI 0 r0)) "../Core/Src/main.c":147:7 -1
     (nil))

(insn 55 54 0 (set (reg:SI 127 [ _15 ])
        (reg:SI 143)) "../Core/Src/main.c":147:7 -1
     (nil))

;; if (_15 != 0)

(insn 56 55 57 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ _15 ])
            (const_int 0 [0]))) "../Core/Src/main.c":147:6 -1
     (nil))

(jump_insn 57 56 0 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) "../Core/Src/main.c":147:6 -1
     (nil))

;; Generating RTL for gimple basic block 3

;; Error_Handler ();

(call_insn 59 58 0 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x3]  <function_decl 00000000068d2100 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":149:5 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))

;; Generating RTL for gimple basic block 4

;; 

(code_label 60 59 61 8 (nil) [0 uses])

(note 61 60 0 NOTE_INSN_BASIC_BLOCK)

;; RCC_ClkInitStruct.ClockType = 15;

(insn 62 61 63 (set (reg:SI 144)
        (const_int 15 [0xf])) "../Core/Src/main.c":154:31 -1
     (nil))

(insn 63 62 0 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -68 [0xffffffffffffffbc])) [2 RCC_ClkInitStruct.ClockType+0 S4 A32])
        (reg:SI 144)) "../Core/Src/main.c":154:31 -1
     (nil))

;; RCC_ClkInitStruct.SYSCLKSource = 0;

(insn 64 63 65 (set (reg:SI 145)
        (const_int 0 [0])) "../Core/Src/main.c":156:34 -1
     (nil))

(insn 65 64 0 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [2 RCC_ClkInitStruct.SYSCLKSource+0 S4 A32])
        (reg:SI 145)) "../Core/Src/main.c":156:34 -1
     (nil))

;; RCC_ClkInitStruct.AHBCLKDivider = 0;

(insn 66 65 67 (set (reg:SI 146)
        (const_int 0 [0])) "../Core/Src/main.c":157:35 -1
     (nil))

(insn 67 66 0 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -60 [0xffffffffffffffc4])) [2 RCC_ClkInitStruct.AHBCLKDivider+0 S4 A32])
        (reg:SI 146)) "../Core/Src/main.c":157:35 -1
     (nil))

;; RCC_ClkInitStruct.APB1CLKDivider = 0;

(insn 68 67 69 (set (reg:SI 147)
        (const_int 0 [0])) "../Core/Src/main.c":158:36 -1
     (nil))

(insn 69 68 0 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [2 RCC_ClkInitStruct.APB1CLKDivider+0 S4 A32])
        (reg:SI 147)) "../Core/Src/main.c":158:36 -1
     (nil))

;; RCC_ClkInitStruct.APB2CLKDivider = 0;

(insn 70 69 71 (set (reg:SI 148)
        (const_int 0 [0])) "../Core/Src/main.c":159:36 -1
     (nil))

(insn 71 70 0 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [2 RCC_ClkInitStruct.APB2CLKDivider+0 S4 A32])
        (reg:SI 148)) "../Core/Src/main.c":159:36 -1
     (nil))

;; _16 = HAL_RCC_ClockConfig (&RCC_ClkInitStruct, 0);

(insn 72 71 73 (set (reg:SI 149)
        (plus:SI (reg/f:SI 108 virtual-stack-vars)
            (const_int -68 [0xffffffffffffffbc]))) "../Core/Src/main.c":161:7 -1
     (nil))

(insn 73 72 74 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Core/Src/main.c":161:7 -1
     (nil))

(insn 74 73 75 (set (reg:SI 0 r0)
        (reg:SI 149)) "../Core/Src/main.c":161:7 -1
     (nil))

(call_insn 75 74 76 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCC_ClockConfig") [flags 0x41]  <function_decl 000000000673f500 HAL_RCC_ClockConfig>) [0 HAL_RCC_ClockConfig S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":161:7 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))

(insn 76 75 77 (set (reg:SI 150)
        (reg:SI 0 r0)) "../Core/Src/main.c":161:7 -1
     (nil))

(insn 77 76 0 (set (reg:SI 128 [ _16 ])
        (reg:SI 150)) "../Core/Src/main.c":161:7 -1
     (nil))

;; if (_16 != 0)

(insn 78 77 79 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128 [ _16 ])
            (const_int 0 [0]))) "../Core/Src/main.c":161:6 -1
     (nil))

(jump_insn 79 78 0 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) "../Core/Src/main.c":161:6 -1
     (nil))

;; Generating RTL for gimple basic block 5

;; Error_Handler ();

(call_insn 81 80 0 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x3]  <function_decl 00000000068d2100 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":163:5 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))

;; Generating RTL for gimple basic block 6

;; 

(code_label 82 81 83 9 (nil) [0 uses])

(note 83 82 0 NOTE_INSN_BASIC_BLOCK)

;; RCC_OscInitStruct ={v} {CLOBBER(eol)};

(nil)

;; RCC_ClkInitStruct ={v} {CLOBBER(eol)};

(nil)


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 5->7 redirected to 8
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.


try_optimize_cfg iteration 2

fix_loop_structure: fixing up loops for function


;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL, VISITED)
;;  pred:       ENTRY (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 131)
        (plus:SI (reg/f:SI 108 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) "../Core/Src/main.c":132:22 -1
     (nil))
(insn 6 5 7 2 (set (reg:SI 132)
        (const_int 48 [0x30])) "../Core/Src/main.c":132:22 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 2 r2)
        (reg:SI 132)) "../Core/Src/main.c":132:22 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Core/Src/main.c":132:22 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 0 r0)
        (reg:SI 131)) "../Core/Src/main.c":132:22 -1
     (nil))
(call_insn 10 9 11 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005eb0800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":132:22 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(insn 11 10 12 2 (set (reg:SI 133)
        (reg:SI 0 r0)) "../Core/Src/main.c":132:22 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 134)
        (plus:SI (reg/f:SI 108 virtual-stack-vars)
            (const_int -68 [0xffffffffffffffbc]))) "../Core/Src/main.c":133:22 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 135)
        (const_int 0 [0])) "../Core/Src/main.c":133:22 -1
     (nil))
(insn 14 13 15 2 (set (mem/c:SI (reg:SI 134) [4 RCC_ClkInitStruct+0 S4 A32])
        (reg:SI 135)) "../Core/Src/main.c":133:22 -1
     (nil))
(insn 15 14 16 2 (set (mem/c:SI (plus:SI (reg:SI 134)
                (const_int 4 [0x4])) [4 RCC_ClkInitStruct+4 S4 A32])
        (reg:SI 135)) "../Core/Src/main.c":133:22 -1
     (nil))
(insn 16 15 17 2 (set (mem/c:SI (plus:SI (reg:SI 134)
                (const_int 8 [0x8])) [4 RCC_ClkInitStruct+8 S4 A32])
        (reg:SI 135)) "../Core/Src/main.c":133:22 -1
     (nil))
(insn 17 16 18 2 (set (mem/c:SI (plus:SI (reg:SI 134)
                (const_int 12 [0xc])) [4 RCC_ClkInitStruct+12 S4 A32])
        (reg:SI 135)) "../Core/Src/main.c":133:22 -1
     (nil))
(insn 18 17 19 2 (set (mem/c:SI (plus:SI (reg:SI 134)
                (const_int 16 [0x10])) [4 RCC_ClkInitStruct+16 S4 A32])
        (reg:SI 135)) "../Core/Src/main.c":133:22 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 136)
        (const_int 0 [0])) "../Core/Src/main.c":137:3 -1
     (nil))
(insn 20 19 21 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -72 [0xffffffffffffffb8])) [2 tmpreg+0 S4 A64])
        (reg:SI 136)) "../Core/Src/main.c":137:3 -1
     (nil))
(insn 21 20 22 2 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":137:3 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 64 [0x40])) [2 _1->APB1ENR+0 S4 A32])) "../Core/Src/main.c":137:3 -1
     (nil))
(insn 23 22 24 2 (set (reg/f:SI 115 [ _3 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":137:3 -1
     (nil))
(insn 24 23 25 2 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 268435456 [0x10000000]))) "../Core/Src/main.c":137:3 -1
     (nil))
(insn 25 24 26 2 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 64 [0x40])) [2 _3->APB1ENR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Core/Src/main.c":137:3 -1
     (nil))
(insn 26 25 27 2 (set (reg/f:SI 117 [ _5 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":137:3 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 64 [0x40])) [2 _5->APB1ENR+0 S4 A32])) "../Core/Src/main.c":137:3 -1
     (nil))
(insn 28 27 29 2 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int 268435456 [0x10000000]))) "../Core/Src/main.c":137:3 -1
     (nil))
(insn 29 28 30 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -72 [0xffffffffffffffb8])) [2 tmpreg+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Core/Src/main.c":137:3 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 129 [ vol.0_25 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -72 [0xffffffffffffffb8])) [2 tmpreg+0 S4 A64])) "../Core/Src/main.c":137:3 -1
     (nil))
(insn 31 30 32 2 (set (reg:SI 137)
        (const_int 0 [0])) "../Core/Src/main.c":138:3 -1
     (nil))
(insn 32 31 33 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -76 [0xffffffffffffffb4])) [2 tmpreg+0 S4 A32])
        (reg:SI 137)) "../Core/Src/main.c":138:3 -1
     (nil))
(insn 33 32 34 2 (set (reg/f:SI 120 [ _8 ])
        (const_int 1073770496 [0x40007000])) "../Core/Src/main.c":138:3 -1
     (nil))
(insn 34 33 35 2 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (reg/f:SI 120 [ _8 ]) [2 _8->CR+0 S4 A32])) "../Core/Src/main.c":138:3 -1
     (nil))
(insn 35 34 36 2 (set (reg/f:SI 122 [ _10 ])
        (const_int 1073770496 [0x40007000])) "../Core/Src/main.c":138:3 -1
     (nil))
(insn 36 35 37 2 (set (reg:SI 123 [ _11 ])
        (ior:SI (reg:SI 121 [ _9 ])
            (const_int 49152 [0xc000]))) "../Core/Src/main.c":138:3 -1
     (nil))
(insn 37 36 38 2 (set (mem/v:SI (reg/f:SI 122 [ _10 ]) [2 _10->CR+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../Core/Src/main.c":138:3 -1
     (nil))
(insn 38 37 39 2 (set (reg/f:SI 124 [ _12 ])
        (const_int 1073770496 [0x40007000])) "../Core/Src/main.c":138:3 -1
     (nil))
(insn 39 38 40 2 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (reg/f:SI 124 [ _12 ]) [2 _12->CR+0 S4 A32])) "../Core/Src/main.c":138:3 -1
     (nil))
(insn 40 39 41 2 (set (reg:SI 126 [ _14 ])
        (and:SI (reg:SI 125 [ _13 ])
            (const_int 49152 [0xc000]))) "../Core/Src/main.c":138:3 -1
     (nil))
(insn 41 40 42 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -76 [0xffffffffffffffb4])) [2 tmpreg+0 S4 A32])
        (reg:SI 126 [ _14 ])) "../Core/Src/main.c":138:3 -1
     (nil))
(insn 42 41 43 2 (set (reg:SI 130 [ vol.1_29 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -76 [0xffffffffffffffb4])) [2 tmpreg+0 S4 A32])) "../Core/Src/main.c":138:3 -1
     (nil))
(insn 43 42 44 2 (set (reg:SI 138)
        (const_int 2 [0x2])) "../Core/Src/main.c":143:36 -1
     (nil))
(insn 44 43 45 2 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [2 RCC_OscInitStruct.OscillatorType+0 S4 A64])
        (reg:SI 138)) "../Core/Src/main.c":143:36 -1
     (nil))
(insn 45 44 46 2 (set (reg:SI 139)
        (const_int 1 [0x1])) "../Core/Src/main.c":144:30 -1
     (nil))
(insn 46 45 47 2 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -36 [0xffffffffffffffdc])) [2 RCC_OscInitStruct.HSIState+0 S4 A32])
        (reg:SI 139)) "../Core/Src/main.c":144:30 -1
     (nil))
(insn 47 46 48 2 (set (reg:SI 140)
        (const_int 16 [0x10])) "../Core/Src/main.c":145:41 -1
     (nil))
(insn 48 47 49 2 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [2 RCC_OscInitStruct.HSICalibrationValue+0 S4 A64])
        (reg:SI 140)) "../Core/Src/main.c":145:41 -1
     (nil))
(insn 49 48 50 2 (set (reg:SI 141)
        (const_int 0 [0])) "../Core/Src/main.c":146:34 -1
     (nil))
(insn 50 49 51 2 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [2 RCC_OscInitStruct.PLL.PLLState+0 S4 A64])
        (reg:SI 141)) "../Core/Src/main.c":146:34 -1
     (nil))
(insn 51 50 52 2 (set (reg:SI 142)
        (plus:SI (reg/f:SI 108 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) "../Core/Src/main.c":147:7 -1
     (nil))
(insn 52 51 53 2 (set (reg:SI 0 r0)
        (reg:SI 142)) "../Core/Src/main.c":147:7 -1
     (nil))
(call_insn 53 52 54 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCC_OscConfig") [flags 0x41]  <function_decl 000000000673f400 HAL_RCC_OscConfig>) [0 HAL_RCC_OscConfig S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":147:7 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 54 53 55 2 (set (reg:SI 143)
        (reg:SI 0 r0)) "../Core/Src/main.c":147:7 -1
     (nil))
(insn 55 54 56 2 (set (reg:SI 127 [ _15 ])
        (reg:SI 143)) "../Core/Src/main.c":147:7 -1
     (nil))
(insn 56 55 57 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ _15 ])
            (const_int 0 [0]))) "../Core/Src/main.c":147:6 -1
     (nil))
(jump_insn 57 56 58 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../Core/Src/main.c":147:6 -1
     (nil)
 -> 60)
;;  succ:       4 (FALLTHRU)
;;              5

;; basic block 4, loop depth 0, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL, VISITED)
;;  pred:       2 (FALLTHRU)
(note 58 57 59 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 59 58 60 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x3]  <function_decl 00000000068d2100 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":149:5 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
;;  succ:       5 (FALLTHRU)

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED, VISITED)
;;  pred:       2
;;              4 (FALLTHRU)
(code_label 60 59 61 5 8 (nil) [1 uses])
(note 61 60 62 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 62 61 63 5 (set (reg:SI 144)
        (const_int 15 [0xf])) "../Core/Src/main.c":154:31 -1
     (nil))
(insn 63 62 64 5 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -68 [0xffffffffffffffbc])) [2 RCC_ClkInitStruct.ClockType+0 S4 A32])
        (reg:SI 144)) "../Core/Src/main.c":154:31 -1
     (nil))
(insn 64 63 65 5 (set (reg:SI 145)
        (const_int 0 [0])) "../Core/Src/main.c":156:34 -1
     (nil))
(insn 65 64 66 5 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [2 RCC_ClkInitStruct.SYSCLKSource+0 S4 A32])
        (reg:SI 145)) "../Core/Src/main.c":156:34 -1
     (nil))
(insn 66 65 67 5 (set (reg:SI 146)
        (const_int 0 [0])) "../Core/Src/main.c":157:35 -1
     (nil))
(insn 67 66 68 5 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -60 [0xffffffffffffffc4])) [2 RCC_ClkInitStruct.AHBCLKDivider+0 S4 A32])
        (reg:SI 146)) "../Core/Src/main.c":157:35 -1
     (nil))
(insn 68 67 69 5 (set (reg:SI 147)
        (const_int 0 [0])) "../Core/Src/main.c":158:36 -1
     (nil))
(insn 69 68 70 5 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [2 RCC_ClkInitStruct.APB1CLKDivider+0 S4 A32])
        (reg:SI 147)) "../Core/Src/main.c":158:36 -1
     (nil))
(insn 70 69 71 5 (set (reg:SI 148)
        (const_int 0 [0])) "../Core/Src/main.c":159:36 -1
     (nil))
(insn 71 70 72 5 (set (mem/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [2 RCC_ClkInitStruct.APB2CLKDivider+0 S4 A32])
        (reg:SI 148)) "../Core/Src/main.c":159:36 -1
     (nil))
(insn 72 71 73 5 (set (reg:SI 149)
        (plus:SI (reg/f:SI 108 virtual-stack-vars)
            (const_int -68 [0xffffffffffffffbc]))) "../Core/Src/main.c":161:7 -1
     (nil))
(insn 73 72 74 5 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Core/Src/main.c":161:7 -1
     (nil))
(insn 74 73 75 5 (set (reg:SI 0 r0)
        (reg:SI 149)) "../Core/Src/main.c":161:7 -1
     (nil))
(call_insn 75 74 76 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCC_ClockConfig") [flags 0x41]  <function_decl 000000000673f500 HAL_RCC_ClockConfig>) [0 HAL_RCC_ClockConfig S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":161:7 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 76 75 77 5 (set (reg:SI 150)
        (reg:SI 0 r0)) "../Core/Src/main.c":161:7 -1
     (nil))
(insn 77 76 78 5 (set (reg:SI 128 [ _16 ])
        (reg:SI 150)) "../Core/Src/main.c":161:7 -1
     (nil))
(insn 78 77 79 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128 [ _16 ])
            (const_int 0 [0]))) "../Core/Src/main.c":161:6 -1
     (nil))
(jump_insn 79 78 80 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 84)
            (pc))) "../Core/Src/main.c":161:6 273 {arm_cond_branch}
     (nil)
 -> 84)
;;  succ:       6 (FALLTHRU)
;;              8 ../Core/Src/main.c:165:1

;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 8, flags: (NEW, REACHABLE, RTL, VISITED)
;;  pred:       5 (FALLTHRU)
(note 80 79 81 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(call_insn 81 80 84 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x3]  <function_decl 00000000068d2100 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":163:5 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
;;  succ:       8 (FALLTHRU) ../Core/Src/main.c:165:1

;; basic block 8, loop depth 0, maybe hot
;;  prev block 6, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       6 (FALLTHRU) ../Core/Src/main.c:165:1
;;              5 ../Core/Src/main.c:165:1
(code_label 84 81 85 8 7 (nil) [1 uses])
(note 85 84 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [always]  (FALLTHRU)


;; Function MX_I2C1_Init (MX_I2C1_Init, funcdef_no=136, decl_uid=7909, cgraph_uid=141, symbol_order=146)

void MX_I2C1_Init ()
{
  <unnamed type> _1;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  hi2c1.Instance = 1073763328B;
  hi2c1.Init.ClockSpeed = 100000;
  hi2c1.Init.DutyCycle = 0;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = 16384;
  hi2c1.Init.DualAddressMode = 0;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.GeneralCallMode = 0;
  hi2c1.Init.NoStretchMode = 0;
  _1 = HAL_I2C_Init (&hi2c1);
  if (_1 != 0)
    goto <bb 3>; [INV]
  else
    goto <bb 4>; [INV]
;;    succ:       3
;;                4

;;   basic block 3, loop depth 0
;;    pred:       2
  Error_Handler ();
;;    succ:       4

;;   basic block 4, loop depth 0
;;    pred:       2
;;                3
  return;
;;    succ:       EXIT

}



Partition map 

Partition 1 (_1 - 1 )


Coalescible Partition map 


After Coalescing:

Partition map 

Partition 0 (_1 - 1 )

void MX_I2C1_Init ()
{
  <unnamed type> _1;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  hi2c1.Instance = 1073763328B;
  hi2c1.Init.ClockSpeed = 100000;
  hi2c1.Init.DutyCycle = 0;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = 16384;
  hi2c1.Init.DualAddressMode = 0;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.GeneralCallMode = 0;
  hi2c1.Init.NoStretchMode = 0;
  _1 = HAL_I2C_Init (&hi2c1);
  if (_1 != 0)
    goto <bb 3>; [INV]
  else
    goto <bb 4>; [INV]
;;    succ:       3
;;                4

;;   basic block 3, loop depth 0
;;    pred:       2
  Error_Handler ();
;;    succ:       4

;;   basic block 4, loop depth 0
;;    pred:       2
;;                3
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; hi2c1.Instance = 1073763328B;

(insn 5 4 6 (set (reg/f:SI 114)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":182:18 -1
     (nil))

(insn 6 5 7 (set (reg:SI 115)
        (const_int 1073763328 [0x40005400])) "../Core/Src/main.c":182:18 -1
     (nil))

(insn 7 6 0 (set (mem/f/c:SI (reg/f:SI 114) [5 hi2c1.Instance+0 S4 A32])
        (reg:SI 115)) "../Core/Src/main.c":182:18 -1
     (nil))

;; hi2c1.Init.ClockSpeed = 100000;

(insn 8 7 9 (set (reg/f:SI 116)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":183:25 -1
     (nil))

(insn 9 8 10 (set (reg:SI 117)
        (const_int 100000 [0x186a0])) "../Core/Src/main.c":183:25 -1
     (nil))

(insn 10 9 0 (set (mem/c:SI (plus:SI (reg/f:SI 116)
                (const_int 4 [0x4])) [2 hi2c1.Init.ClockSpeed+0 S4 A32])
        (reg:SI 117)) "../Core/Src/main.c":183:25 -1
     (nil))

;; hi2c1.Init.DutyCycle = 0;

(insn 11 10 12 (set (reg/f:SI 118)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":184:24 -1
     (nil))

(insn 12 11 13 (set (reg:SI 119)
        (const_int 0 [0])) "../Core/Src/main.c":184:24 -1
     (nil))

(insn 13 12 0 (set (mem/c:SI (plus:SI (reg/f:SI 118)
                (const_int 8 [0x8])) [2 hi2c1.Init.DutyCycle+0 S4 A32])
        (reg:SI 119)) "../Core/Src/main.c":184:24 -1
     (nil))

;; hi2c1.Init.OwnAddress1 = 0;

(insn 14 13 15 (set (reg/f:SI 120)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":185:26 -1
     (nil))

(insn 15 14 16 (set (reg:SI 121)
        (const_int 0 [0])) "../Core/Src/main.c":185:26 -1
     (nil))

(insn 16 15 0 (set (mem/c:SI (plus:SI (reg/f:SI 120)
                (const_int 12 [0xc])) [2 hi2c1.Init.OwnAddress1+0 S4 A32])
        (reg:SI 121)) "../Core/Src/main.c":185:26 -1
     (nil))

;; hi2c1.Init.AddressingMode = 16384;

(insn 17 16 18 (set (reg/f:SI 122)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":186:29 -1
     (nil))

(insn 18 17 19 (set (reg:SI 123)
        (const_int 16384 [0x4000])) "../Core/Src/main.c":186:29 -1
     (nil))

(insn 19 18 0 (set (mem/c:SI (plus:SI (reg/f:SI 122)
                (const_int 16 [0x10])) [2 hi2c1.Init.AddressingMode+0 S4 A32])
        (reg:SI 123)) "../Core/Src/main.c":186:29 -1
     (nil))

;; hi2c1.Init.DualAddressMode = 0;

(insn 20 19 21 (set (reg/f:SI 124)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":187:30 -1
     (nil))

(insn 21 20 22 (set (reg:SI 125)
        (const_int 0 [0])) "../Core/Src/main.c":187:30 -1
     (nil))

(insn 22 21 0 (set (mem/c:SI (plus:SI (reg/f:SI 124)
                (const_int 20 [0x14])) [2 hi2c1.Init.DualAddressMode+0 S4 A32])
        (reg:SI 125)) "../Core/Src/main.c":187:30 -1
     (nil))

;; hi2c1.Init.OwnAddress2 = 0;

(insn 23 22 24 (set (reg/f:SI 126)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":188:26 -1
     (nil))

(insn 24 23 25 (set (reg:SI 127)
        (const_int 0 [0])) "../Core/Src/main.c":188:26 -1
     (nil))

(insn 25 24 0 (set (mem/c:SI (plus:SI (reg/f:SI 126)
                (const_int 24 [0x18])) [2 hi2c1.Init.OwnAddress2+0 S4 A32])
        (reg:SI 127)) "../Core/Src/main.c":188:26 -1
     (nil))

;; hi2c1.Init.GeneralCallMode = 0;

(insn 26 25 27 (set (reg/f:SI 128)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":189:30 -1
     (nil))

(insn 27 26 28 (set (reg:SI 129)
        (const_int 0 [0])) "../Core/Src/main.c":189:30 -1
     (nil))

(insn 28 27 0 (set (mem/c:SI (plus:SI (reg/f:SI 128)
                (const_int 28 [0x1c])) [2 hi2c1.Init.GeneralCallMode+0 S4 A32])
        (reg:SI 129)) "../Core/Src/main.c":189:30 -1
     (nil))

;; hi2c1.Init.NoStretchMode = 0;

(insn 29 28 30 (set (reg/f:SI 130)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":190:28 -1
     (nil))

(insn 30 29 31 (set (reg:SI 131)
        (const_int 0 [0])) "../Core/Src/main.c":190:28 -1
     (nil))

(insn 31 30 0 (set (mem/c:SI (plus:SI (reg/f:SI 130)
                (const_int 32 [0x20])) [2 hi2c1.Init.NoStretchMode+0 S4 A32])
        (reg:SI 131)) "../Core/Src/main.c":190:28 -1
     (nil))

;; _1 = HAL_I2C_Init (&hi2c1);

(insn 32 31 33 (set (reg:SI 0 r0)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":191:7 -1
     (nil))

(call_insn 33 32 34 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_I2C_Init") [flags 0x41]  <function_decl 0000000006843700 HAL_I2C_Init>) [0 HAL_I2C_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":191:7 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))

(insn 34 33 35 (set (reg:SI 132)
        (reg:SI 0 r0)) "../Core/Src/main.c":191:7 -1
     (nil))

(insn 35 34 0 (set (reg:SI 113 [ _1 ])
        (reg:SI 132)) "../Core/Src/main.c":191:7 -1
     (nil))

;; if (_1 != 0)

(insn 36 35 37 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../Core/Src/main.c":191:6 -1
     (nil))

(jump_insn 37 36 0 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) "../Core/Src/main.c":191:6 -1
     (nil))

;; Generating RTL for gimple basic block 3

;; Error_Handler ();

(call_insn 39 38 0 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x3]  <function_decl 00000000068d2100 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":193:5 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))

;; Generating RTL for gimple basic block 4

;; 

(code_label 40 39 41 14 (nil) [0 uses])

(note 41 40 0 NOTE_INSN_BASIC_BLOCK)


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 2->5 redirected to 6
Merging block 5 into block 4...
Merged blocks 4 and 5.
Merged 4 and 5 without moving.


try_optimize_cfg iteration 2

fix_loop_structure: fixing up loops for function


;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED, VISITED)
;;  pred:       ENTRY (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 114)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":182:18 -1
     (nil))
(insn 6 5 7 2 (set (reg:SI 115)
        (const_int 1073763328 [0x40005400])) "../Core/Src/main.c":182:18 -1
     (nil))
(insn 7 6 8 2 (set (mem/f/c:SI (reg/f:SI 114) [5 hi2c1.Instance+0 S4 A32])
        (reg:SI 115)) "../Core/Src/main.c":182:18 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 116)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":183:25 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 117)
        (const_int 100000 [0x186a0])) "../Core/Src/main.c":183:25 -1
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 116)
                (const_int 4 [0x4])) [2 hi2c1.Init.ClockSpeed+0 S4 A32])
        (reg:SI 117)) "../Core/Src/main.c":183:25 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 118)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":184:24 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 119)
        (const_int 0 [0])) "../Core/Src/main.c":184:24 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 118)
                (const_int 8 [0x8])) [2 hi2c1.Init.DutyCycle+0 S4 A32])
        (reg:SI 119)) "../Core/Src/main.c":184:24 -1
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 120)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":185:26 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 121)
        (const_int 0 [0])) "../Core/Src/main.c":185:26 -1
     (nil))
(insn 16 15 17 2 (set (mem/c:SI (plus:SI (reg/f:SI 120)
                (const_int 12 [0xc])) [2 hi2c1.Init.OwnAddress1+0 S4 A32])
        (reg:SI 121)) "../Core/Src/main.c":185:26 -1
     (nil))
(insn 17 16 18 2 (set (reg/f:SI 122)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":186:29 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 123)
        (const_int 16384 [0x4000])) "../Core/Src/main.c":186:29 -1
     (nil))
(insn 19 18 20 2 (set (mem/c:SI (plus:SI (reg/f:SI 122)
                (const_int 16 [0x10])) [2 hi2c1.Init.AddressingMode+0 S4 A32])
        (reg:SI 123)) "../Core/Src/main.c":186:29 -1
     (nil))
(insn 20 19 21 2 (set (reg/f:SI 124)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":187:30 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 125)
        (const_int 0 [0])) "../Core/Src/main.c":187:30 -1
     (nil))
(insn 22 21 23 2 (set (mem/c:SI (plus:SI (reg/f:SI 124)
                (const_int 20 [0x14])) [2 hi2c1.Init.DualAddressMode+0 S4 A32])
        (reg:SI 125)) "../Core/Src/main.c":187:30 -1
     (nil))
(insn 23 22 24 2 (set (reg/f:SI 126)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":188:26 -1
     (nil))
(insn 24 23 25 2 (set (reg:SI 127)
        (const_int 0 [0])) "../Core/Src/main.c":188:26 -1
     (nil))
(insn 25 24 26 2 (set (mem/c:SI (plus:SI (reg/f:SI 126)
                (const_int 24 [0x18])) [2 hi2c1.Init.OwnAddress2+0 S4 A32])
        (reg:SI 127)) "../Core/Src/main.c":188:26 -1
     (nil))
(insn 26 25 27 2 (set (reg/f:SI 128)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":189:30 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 129)
        (const_int 0 [0])) "../Core/Src/main.c":189:30 -1
     (nil))
(insn 28 27 29 2 (set (mem/c:SI (plus:SI (reg/f:SI 128)
                (const_int 28 [0x1c])) [2 hi2c1.Init.GeneralCallMode+0 S4 A32])
        (reg:SI 129)) "../Core/Src/main.c":189:30 -1
     (nil))
(insn 29 28 30 2 (set (reg/f:SI 130)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":190:28 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 131)
        (const_int 0 [0])) "../Core/Src/main.c":190:28 -1
     (nil))
(insn 31 30 32 2 (set (mem/c:SI (plus:SI (reg/f:SI 130)
                (const_int 32 [0x20])) [2 hi2c1.Init.NoStretchMode+0 S4 A32])
        (reg:SI 131)) "../Core/Src/main.c":190:28 -1
     (nil))
(insn 32 31 33 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("hi2c1") [flags 0x2]  <var_decl 0000000006852870 hi2c1>)) "../Core/Src/main.c":191:7 -1
     (nil))
(call_insn 33 32 34 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_I2C_Init") [flags 0x41]  <function_decl 0000000006843700 HAL_I2C_Init>) [0 HAL_I2C_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":191:7 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 34 33 35 2 (set (reg:SI 132)
        (reg:SI 0 r0)) "../Core/Src/main.c":191:7 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 113 [ _1 ])
        (reg:SI 132)) "../Core/Src/main.c":191:7 -1
     (nil))
(insn 36 35 37 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../Core/Src/main.c":191:6 -1
     (nil))
(jump_insn 37 36 38 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 42)
            (pc))) "../Core/Src/main.c":191:6 273 {arm_cond_branch}
     (nil)
 -> 42)
;;  succ:       4 (FALLTHRU)
;;              6 ../Core/Src/main.c:199:1

;; basic block 4, loop depth 0, maybe hot
;;  prev block 2, next block 6, flags: (NEW, REACHABLE, RTL, VISITED)
;;  pred:       2 (FALLTHRU)
(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 39 38 42 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x3]  <function_decl 00000000068d2100 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":193:5 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
;;  succ:       6 (FALLTHRU) ../Core/Src/main.c:199:1

;; basic block 6, loop depth 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 (FALLTHRU) ../Core/Src/main.c:199:1
;;              2 ../Core/Src/main.c:199:1
(code_label 42 39 43 6 13 (nil) [1 uses])
(note 43 42 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [always]  (FALLTHRU)


;; Function MX_USART1_UART_Init (MX_USART1_UART_Init, funcdef_no=137, decl_uid=7911, cgraph_uid=142, symbol_order=147)

void MX_USART1_UART_Init ()
{
  <unnamed type> _1;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  huart1.Instance = 1073811456B;
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = 0;
  huart1.Init.StopBits = 0;
  huart1.Init.Parity = 0;
  huart1.Init.Mode = 12;
  huart1.Init.HwFlowCtl = 0;
  huart1.Init.OverSampling = 0;
  _1 = HAL_UART_Init (&huart1);
  if (_1 != 0)
    goto <bb 3>; [INV]
  else
    goto <bb 4>; [INV]
;;    succ:       3
;;                4

;;   basic block 3, loop depth 0
;;    pred:       2
  Error_Handler ();
;;    succ:       4

;;   basic block 4, loop depth 0
;;    pred:       2
;;                3
  return;
;;    succ:       EXIT

}



Partition map 

Partition 1 (_1 - 1 )


Coalescible Partition map 


After Coalescing:

Partition map 

Partition 0 (_1 - 1 )

void MX_USART1_UART_Init ()
{
  <unnamed type> _1;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  huart1.Instance = 1073811456B;
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = 0;
  huart1.Init.StopBits = 0;
  huart1.Init.Parity = 0;
  huart1.Init.Mode = 12;
  huart1.Init.HwFlowCtl = 0;
  huart1.Init.OverSampling = 0;
  _1 = HAL_UART_Init (&huart1);
  if (_1 != 0)
    goto <bb 3>; [INV]
  else
    goto <bb 4>; [INV]
;;    succ:       3
;;                4

;;   basic block 3, loop depth 0
;;    pred:       2
  Error_Handler ();
;;    succ:       4

;;   basic block 4, loop depth 0
;;    pred:       2
;;                3
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; huart1.Instance = 1073811456B;

(insn 5 4 6 (set (reg/f:SI 114)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":216:19 -1
     (nil))

(insn 6 5 7 (set (reg:SI 115)
        (const_int 1073811456 [0x40011000])) "../Core/Src/main.c":216:19 -1
     (nil))

(insn 7 6 0 (set (mem/f/c:SI (reg/f:SI 114) [11 huart1.Instance+0 S4 A32])
        (reg:SI 115)) "../Core/Src/main.c":216:19 -1
     (nil))

;; huart1.Init.BaudRate = 115200;

(insn 8 7 9 (set (reg/f:SI 116)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":217:24 -1
     (nil))

(insn 9 8 10 (set (reg:SI 117)
        (const_int 115200 [0x1c200])) "../Core/Src/main.c":217:24 -1
     (nil))

(insn 10 9 0 (set (mem/c:SI (plus:SI (reg/f:SI 116)
                (const_int 4 [0x4])) [2 huart1.Init.BaudRate+0 S4 A32])
        (reg:SI 117)) "../Core/Src/main.c":217:24 -1
     (nil))

;; huart1.Init.WordLength = 0;

(insn 11 10 12 (set (reg/f:SI 118)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":218:26 -1
     (nil))

(insn 12 11 13 (set (reg:SI 119)
        (const_int 0 [0])) "../Core/Src/main.c":218:26 -1
     (nil))

(insn 13 12 0 (set (mem/c:SI (plus:SI (reg/f:SI 118)
                (const_int 8 [0x8])) [2 huart1.Init.WordLength+0 S4 A32])
        (reg:SI 119)) "../Core/Src/main.c":218:26 -1
     (nil))

;; huart1.Init.StopBits = 0;

(insn 14 13 15 (set (reg/f:SI 120)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":219:24 -1
     (nil))

(insn 15 14 16 (set (reg:SI 121)
        (const_int 0 [0])) "../Core/Src/main.c":219:24 -1
     (nil))

(insn 16 15 0 (set (mem/c:SI (plus:SI (reg/f:SI 120)
                (const_int 12 [0xc])) [2 huart1.Init.StopBits+0 S4 A32])
        (reg:SI 121)) "../Core/Src/main.c":219:24 -1
     (nil))

;; huart1.Init.Parity = 0;

(insn 17 16 18 (set (reg/f:SI 122)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":220:22 -1
     (nil))

(insn 18 17 19 (set (reg:SI 123)
        (const_int 0 [0])) "../Core/Src/main.c":220:22 -1
     (nil))

(insn 19 18 0 (set (mem/c:SI (plus:SI (reg/f:SI 122)
                (const_int 16 [0x10])) [2 huart1.Init.Parity+0 S4 A32])
        (reg:SI 123)) "../Core/Src/main.c":220:22 -1
     (nil))

;; huart1.Init.Mode = 12;

(insn 20 19 21 (set (reg/f:SI 124)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":221:20 -1
     (nil))

(insn 21 20 22 (set (reg:SI 125)
        (const_int 12 [0xc])) "../Core/Src/main.c":221:20 -1
     (nil))

(insn 22 21 0 (set (mem/c:SI (plus:SI (reg/f:SI 124)
                (const_int 20 [0x14])) [2 huart1.Init.Mode+0 S4 A32])
        (reg:SI 125)) "../Core/Src/main.c":221:20 -1
     (nil))

;; huart1.Init.HwFlowCtl = 0;

(insn 23 22 24 (set (reg/f:SI 126)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":222:25 -1
     (nil))

(insn 24 23 25 (set (reg:SI 127)
        (const_int 0 [0])) "../Core/Src/main.c":222:25 -1
     (nil))

(insn 25 24 0 (set (mem/c:SI (plus:SI (reg/f:SI 126)
                (const_int 24 [0x18])) [2 huart1.Init.HwFlowCtl+0 S4 A32])
        (reg:SI 127)) "../Core/Src/main.c":222:25 -1
     (nil))

;; huart1.Init.OverSampling = 0;

(insn 26 25 27 (set (reg/f:SI 128)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":223:28 -1
     (nil))

(insn 27 26 28 (set (reg:SI 129)
        (const_int 0 [0])) "../Core/Src/main.c":223:28 -1
     (nil))

(insn 28 27 0 (set (mem/c:SI (plus:SI (reg/f:SI 128)
                (const_int 28 [0x1c])) [2 huart1.Init.OverSampling+0 S4 A32])
        (reg:SI 129)) "../Core/Src/main.c":223:28 -1
     (nil))

;; _1 = HAL_UART_Init (&huart1);

(insn 29 28 30 (set (reg:SI 0 r0)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":224:7 -1
     (nil))

(call_insn 30 29 31 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_UART_Init") [flags 0x41]  <function_decl 000000000689ef00 HAL_UART_Init>) [0 HAL_UART_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":224:7 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))

(insn 31 30 32 (set (reg:SI 130)
        (reg:SI 0 r0)) "../Core/Src/main.c":224:7 -1
     (nil))

(insn 32 31 0 (set (reg:SI 113 [ _1 ])
        (reg:SI 130)) "../Core/Src/main.c":224:7 -1
     (nil))

;; if (_1 != 0)

(insn 33 32 34 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../Core/Src/main.c":224:6 -1
     (nil))

(jump_insn 34 33 0 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) "../Core/Src/main.c":224:6 -1
     (nil))

;; Generating RTL for gimple basic block 3

;; Error_Handler ();

(call_insn 36 35 0 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x3]  <function_decl 00000000068d2100 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":226:5 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))

;; Generating RTL for gimple basic block 4

;; 

(code_label 37 36 38 19 (nil) [0 uses])

(note 38 37 0 NOTE_INSN_BASIC_BLOCK)


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 2->5 redirected to 6
Merging block 5 into block 4...
Merged blocks 4 and 5.
Merged 4 and 5 without moving.


try_optimize_cfg iteration 2

fix_loop_structure: fixing up loops for function


;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED, VISITED)
;;  pred:       ENTRY (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 114)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":216:19 -1
     (nil))
(insn 6 5 7 2 (set (reg:SI 115)
        (const_int 1073811456 [0x40011000])) "../Core/Src/main.c":216:19 -1
     (nil))
(insn 7 6 8 2 (set (mem/f/c:SI (reg/f:SI 114) [11 huart1.Instance+0 S4 A32])
        (reg:SI 115)) "../Core/Src/main.c":216:19 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 116)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":217:24 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 117)
        (const_int 115200 [0x1c200])) "../Core/Src/main.c":217:24 -1
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 116)
                (const_int 4 [0x4])) [2 huart1.Init.BaudRate+0 S4 A32])
        (reg:SI 117)) "../Core/Src/main.c":217:24 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 118)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":218:26 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 119)
        (const_int 0 [0])) "../Core/Src/main.c":218:26 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 118)
                (const_int 8 [0x8])) [2 huart1.Init.WordLength+0 S4 A32])
        (reg:SI 119)) "../Core/Src/main.c":218:26 -1
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 120)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":219:24 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 121)
        (const_int 0 [0])) "../Core/Src/main.c":219:24 -1
     (nil))
(insn 16 15 17 2 (set (mem/c:SI (plus:SI (reg/f:SI 120)
                (const_int 12 [0xc])) [2 huart1.Init.StopBits+0 S4 A32])
        (reg:SI 121)) "../Core/Src/main.c":219:24 -1
     (nil))
(insn 17 16 18 2 (set (reg/f:SI 122)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":220:22 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 123)
        (const_int 0 [0])) "../Core/Src/main.c":220:22 -1
     (nil))
(insn 19 18 20 2 (set (mem/c:SI (plus:SI (reg/f:SI 122)
                (const_int 16 [0x10])) [2 huart1.Init.Parity+0 S4 A32])
        (reg:SI 123)) "../Core/Src/main.c":220:22 -1
     (nil))
(insn 20 19 21 2 (set (reg/f:SI 124)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":221:20 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 125)
        (const_int 12 [0xc])) "../Core/Src/main.c":221:20 -1
     (nil))
(insn 22 21 23 2 (set (mem/c:SI (plus:SI (reg/f:SI 124)
                (const_int 20 [0x14])) [2 huart1.Init.Mode+0 S4 A32])
        (reg:SI 125)) "../Core/Src/main.c":221:20 -1
     (nil))
(insn 23 22 24 2 (set (reg/f:SI 126)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":222:25 -1
     (nil))
(insn 24 23 25 2 (set (reg:SI 127)
        (const_int 0 [0])) "../Core/Src/main.c":222:25 -1
     (nil))
(insn 25 24 26 2 (set (mem/c:SI (plus:SI (reg/f:SI 126)
                (const_int 24 [0x18])) [2 huart1.Init.HwFlowCtl+0 S4 A32])
        (reg:SI 127)) "../Core/Src/main.c":222:25 -1
     (nil))
(insn 26 25 27 2 (set (reg/f:SI 128)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":223:28 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 129)
        (const_int 0 [0])) "../Core/Src/main.c":223:28 -1
     (nil))
(insn 28 27 29 2 (set (mem/c:SI (plus:SI (reg/f:SI 128)
                (const_int 28 [0x1c])) [2 huart1.Init.OverSampling+0 S4 A32])
        (reg:SI 129)) "../Core/Src/main.c":223:28 -1
     (nil))
(insn 29 28 30 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("huart1") [flags 0x2]  <var_decl 0000000006852900 huart1>)) "../Core/Src/main.c":224:7 -1
     (nil))
(call_insn 30 29 31 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_UART_Init") [flags 0x41]  <function_decl 000000000689ef00 HAL_UART_Init>) [0 HAL_UART_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":224:7 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 31 30 32 2 (set (reg:SI 130)
        (reg:SI 0 r0)) "../Core/Src/main.c":224:7 -1
     (nil))
(insn 32 31 33 2 (set (reg:SI 113 [ _1 ])
        (reg:SI 130)) "../Core/Src/main.c":224:7 -1
     (nil))
(insn 33 32 34 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 0 [0]))) "../Core/Src/main.c":224:6 -1
     (nil))
(jump_insn 34 33 35 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 39)
            (pc))) "../Core/Src/main.c":224:6 273 {arm_cond_branch}
     (nil)
 -> 39)
;;  succ:       4 (FALLTHRU)
;;              6 ../Core/Src/main.c:232:1

;; basic block 4, loop depth 0, maybe hot
;;  prev block 2, next block 6, flags: (NEW, REACHABLE, RTL, VISITED)
;;  pred:       2 (FALLTHRU)
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 36 35 39 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x3]  <function_decl 00000000068d2100 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":226:5 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
;;  succ:       6 (FALLTHRU) ../Core/Src/main.c:232:1

;; basic block 6, loop depth 0, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 (FALLTHRU) ../Core/Src/main.c:232:1
;;              2 ../Core/Src/main.c:232:1
(code_label 39 36 40 6 18 (nil) [1 uses])
(note 40 39 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [always]  (FALLTHRU)


;; Function MX_GPIO_Init (MX_GPIO_Init, funcdef_no=138, decl_uid=7907, cgraph_uid=143, symbol_order=148)

void MX_GPIO_Init ()
{
  volatile uint32_t tmpreg;
  volatile uint32_t tmpreg;
  long unsigned int vol.3;
  long unsigned int vol.2;
  struct RCC_TypeDef * _1;
  long unsigned int _2;
  struct RCC_TypeDef * _3;
  long unsigned int _4;
  struct RCC_TypeDef * _5;
  long unsigned int _6;
  long unsigned int _7;
  struct RCC_TypeDef * _8;
  long unsigned int _9;
  struct RCC_TypeDef * _10;
  long unsigned int _11;
  struct RCC_TypeDef * _12;
  long unsigned int _13;
  long unsigned int _14;
  long unsigned int vol.2_19;
  long unsigned int vol.3_23;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  tmpreg ={v} 0;
  _1 = 1073887232B;
  _2 ={v} _1->AHB1ENR;
  _3 = 1073887232B;
  _4 = _2 | 1;
  _3->AHB1ENR ={v} _4;
  _5 = 1073887232B;
  _6 ={v} _5->AHB1ENR;
  _7 = _6 & 1;
  tmpreg ={v} _7;
  vol.2_19 ={v} tmpreg;
  tmpreg ={v} 0;
  _8 = 1073887232B;
  _9 ={v} _8->AHB1ENR;
  _10 = 1073887232B;
  _11 = _9 | 2;
  _10->AHB1ENR ={v} _11;
  _12 = 1073887232B;
  _13 ={v} _12->AHB1ENR;
  _14 = _13 & 2;
  tmpreg ={v} _14;
  vol.3_23 ={v} tmpreg;
  return;
;;    succ:       EXIT

}



Partition map 

Partition 1 (_1 - 1 )
Partition 2 (_2 - 2 )
Partition 3 (_3 - 3 )
Partition 4 (_4 - 4 )
Partition 5 (_5 - 5 )
Partition 6 (_6 - 6 )
Partition 7 (_7 - 7 )
Partition 8 (_8 - 8 )
Partition 9 (_9 - 9 )
Partition 10 (_10 - 10 )
Partition 11 (_11 - 11 )
Partition 12 (_12 - 12 )
Partition 13 (_13 - 13 )
Partition 14 (_14 - 14 )
Partition 19 (vol.2_19 - 19 )
Partition 23 (vol.3_23 - 23 )


Coalescible Partition map 


After Coalescing:

Partition map 

Partition 0 (_1 - 1 )
Partition 1 (_2 - 2 )
Partition 2 (_3 - 3 )
Partition 3 (_4 - 4 )
Partition 4 (_5 - 5 )
Partition 5 (_6 - 6 )
Partition 6 (_7 - 7 )
Partition 7 (_8 - 8 )
Partition 8 (_9 - 9 )
Partition 9 (_10 - 10 )
Partition 10 (_11 - 11 )
Partition 11 (_12 - 12 )
Partition 12 (_13 - 13 )
Partition 13 (_14 - 14 )
Partition 14 (vol.2_19 - 19 )
Partition 15 (vol.3_23 - 23 )

void MX_GPIO_Init ()
{
  volatile uint32_t tmpreg;
  volatile uint32_t tmpreg;
  long unsigned int vol.3;
  long unsigned int vol.2;
  struct RCC_TypeDef * _1;
  long unsigned int _2;
  struct RCC_TypeDef * _3;
  long unsigned int _4;
  struct RCC_TypeDef * _5;
  long unsigned int _6;
  long unsigned int _7;
  struct RCC_TypeDef * _8;
  long unsigned int _9;
  struct RCC_TypeDef * _10;
  long unsigned int _11;
  struct RCC_TypeDef * _12;
  long unsigned int _13;
  long unsigned int _14;
  long unsigned int vol.2_19;
  long unsigned int vol.3_23;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  tmpreg ={v} 0;
  _1 = 1073887232B;
  _2 ={v} _1->AHB1ENR;
  _3 = 1073887232B;
  _4 = _2 | 1;
  _3->AHB1ENR ={v} _4;
  _5 = 1073887232B;
  _6 ={v} _5->AHB1ENR;
  _7 = _6 & 1;
  tmpreg ={v} _7;
  vol.2_19 ={v} tmpreg;
  tmpreg ={v} 0;
  _8 = 1073887232B;
  _9 ={v} _8->AHB1ENR;
  _10 = 1073887232B;
  _11 = _9 | 2;
  _10->AHB1ENR ={v} _11;
  _12 = 1073887232B;
  _13 ={v} _12->AHB1ENR;
  _14 = _13 & 2;
  tmpreg ={v} _14;
  vol.3_23 ={v} tmpreg;
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; tmpreg ={v} 0;

(insn 5 4 6 (set (reg:SI 129)
        (const_int 0 [0])) "../Core/Src/main.c":245:3 -1
     (nil))

(insn 6 5 0 (set (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [2 tmpreg+0 S4 A32])
        (reg:SI 129)) "../Core/Src/main.c":245:3 -1
     (nil))

;; _1 = 1073887232B;

(insn 7 6 0 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":245:3 -1
     (nil))

;; _2 ={v} _1->AHB1ENR;

(insn 8 7 0 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 48 [0x30])) [2 _1->AHB1ENR+0 S4 A32])) "../Core/Src/main.c":245:3 -1
     (nil))

;; _3 = 1073887232B;

(insn 9 8 0 (set (reg/f:SI 115 [ _3 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":245:3 -1
     (nil))

;; _4 = _2 | 1;

(insn 10 9 0 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../Core/Src/main.c":245:3 -1
     (nil))

;; _3->AHB1ENR ={v} _4;

(insn 11 10 0 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 48 [0x30])) [2 _3->AHB1ENR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Core/Src/main.c":245:3 -1
     (nil))

;; _5 = 1073887232B;

(insn 12 11 0 (set (reg/f:SI 117 [ _5 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":245:3 -1
     (nil))

;; _6 ={v} _5->AHB1ENR;

(insn 13 12 0 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 48 [0x30])) [2 _5->AHB1ENR+0 S4 A32])) "../Core/Src/main.c":245:3 -1
     (nil))

;; _7 = _6 & 1;

(insn 14 13 0 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Core/Src/main.c":245:3 -1
     (nil))

;; tmpreg ={v} _7;

(insn 15 14 0 (set (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [2 tmpreg+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Core/Src/main.c":245:3 -1
     (nil))

;; vol.2_19 ={v} tmpreg;

(insn 16 15 0 (set (reg:SI 127 [ vol.2_19 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [2 tmpreg+0 S4 A32])) "../Core/Src/main.c":245:3 -1
     (nil))

;; tmpreg ={v} 0;

(insn 17 16 18 (set (reg:SI 130)
        (const_int 0 [0])) "../Core/Src/main.c":246:3 -1
     (nil))

(insn 18 17 0 (set (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [2 tmpreg+0 S4 A64])
        (reg:SI 130)) "../Core/Src/main.c":246:3 -1
     (nil))

;; _8 = 1073887232B;

(insn 19 18 0 (set (reg/f:SI 120 [ _8 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":246:3 -1
     (nil))

;; _9 ={v} _8->AHB1ENR;

(insn 20 19 0 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 120 [ _8 ])
                (const_int 48 [0x30])) [2 _8->AHB1ENR+0 S4 A32])) "../Core/Src/main.c":246:3 -1
     (nil))

;; _10 = 1073887232B;

(insn 21 20 0 (set (reg/f:SI 122 [ _10 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":246:3 -1
     (nil))

;; _11 = _9 | 2;

(insn 22 21 0 (set (reg:SI 123 [ _11 ])
        (ior:SI (reg:SI 121 [ _9 ])
            (const_int 2 [0x2]))) "../Core/Src/main.c":246:3 -1
     (nil))

;; _10->AHB1ENR ={v} _11;

(insn 23 22 0 (set (mem/v:SI (plus:SI (reg/f:SI 122 [ _10 ])
                (const_int 48 [0x30])) [2 _10->AHB1ENR+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../Core/Src/main.c":246:3 -1
     (nil))

;; _12 = 1073887232B;

(insn 24 23 0 (set (reg/f:SI 124 [ _12 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":246:3 -1
     (nil))

;; _13 ={v} _12->AHB1ENR;

(insn 25 24 0 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 124 [ _12 ])
                (const_int 48 [0x30])) [2 _12->AHB1ENR+0 S4 A32])) "../Core/Src/main.c":246:3 -1
     (nil))

;; _14 = _13 & 2;

(insn 26 25 0 (set (reg:SI 126 [ _14 ])
        (and:SI (reg:SI 125 [ _13 ])
            (const_int 2 [0x2]))) "../Core/Src/main.c":246:3 -1
     (nil))

;; tmpreg ={v} _14;

(insn 27 26 0 (set (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [2 tmpreg+0 S4 A64])
        (reg:SI 126 [ _14 ])) "../Core/Src/main.c":246:3 -1
     (nil))

;; vol.3_23 ={v} tmpreg;

(insn 28 27 0 (set (reg:SI 128 [ vol.3_23 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [2 tmpreg+0 S4 A64])) "../Core/Src/main.c":246:3 -1
     (nil))


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2

fix_loop_structure: fixing up loops for function


;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL, VISITED)
;;  pred:       ENTRY (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 129)
        (const_int 0 [0])) "../Core/Src/main.c":245:3 -1
     (nil))
(insn 6 5 7 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [2 tmpreg+0 S4 A32])
        (reg:SI 129)) "../Core/Src/main.c":245:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":245:3 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 48 [0x30])) [2 _1->AHB1ENR+0 S4 A32])) "../Core/Src/main.c":245:3 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 115 [ _3 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":245:3 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../Core/Src/main.c":245:3 -1
     (nil))
(insn 11 10 12 2 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 48 [0x30])) [2 _3->AHB1ENR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Core/Src/main.c":245:3 -1
     (nil))
(insn 12 11 13 2 (set (reg/f:SI 117 [ _5 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":245:3 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 48 [0x30])) [2 _5->AHB1ENR+0 S4 A32])) "../Core/Src/main.c":245:3 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Core/Src/main.c":245:3 -1
     (nil))
(insn 15 14 16 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [2 tmpreg+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Core/Src/main.c":245:3 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 127 [ vol.2_19 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [2 tmpreg+0 S4 A32])) "../Core/Src/main.c":245:3 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 130)
        (const_int 0 [0])) "../Core/Src/main.c":246:3 -1
     (nil))
(insn 18 17 19 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [2 tmpreg+0 S4 A64])
        (reg:SI 130)) "../Core/Src/main.c":246:3 -1
     (nil))
(insn 19 18 20 2 (set (reg/f:SI 120 [ _8 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":246:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 120 [ _8 ])
                (const_int 48 [0x30])) [2 _8->AHB1ENR+0 S4 A32])) "../Core/Src/main.c":246:3 -1
     (nil))
(insn 21 20 22 2 (set (reg/f:SI 122 [ _10 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":246:3 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 123 [ _11 ])
        (ior:SI (reg:SI 121 [ _9 ])
            (const_int 2 [0x2]))) "../Core/Src/main.c":246:3 -1
     (nil))
(insn 23 22 24 2 (set (mem/v:SI (plus:SI (reg/f:SI 122 [ _10 ])
                (const_int 48 [0x30])) [2 _10->AHB1ENR+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../Core/Src/main.c":246:3 -1
     (nil))
(insn 24 23 25 2 (set (reg/f:SI 124 [ _12 ])
        (const_int 1073887232 [0x40023800])) "../Core/Src/main.c":246:3 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 124 [ _12 ])
                (const_int 48 [0x30])) [2 _12->AHB1ENR+0 S4 A32])) "../Core/Src/main.c":246:3 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 126 [ _14 ])
        (and:SI (reg:SI 125 [ _13 ])
            (const_int 2 [0x2]))) "../Core/Src/main.c":246:3 -1
     (nil))
(insn 27 26 28 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [2 tmpreg+0 S4 A64])
        (reg:SI 126 [ _14 ])) "../Core/Src/main.c":246:3 -1
     (nil))
(insn 28 27 0 2 (set (reg:SI 128 [ vol.3_23 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 108 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [2 tmpreg+0 S4 A64])) "../Core/Src/main.c":246:3 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU) ../Core/Src/main.c:250:1


;; Function Error_Handler (Error_Handler, funcdef_no=139, decl_uid=7897, cgraph_uid=144, symbol_order=149)

void Error_Handler ()
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  __asm__ __volatile__("cpsid i" :  :  : "memory");
;;    succ:       3

;;   basic block 3, loop depth 0
;;    pred:       2
;;    succ:       4

;;   basic block 4, loop depth 1
;;    pred:       3
;;                5
;;    succ:       5

;;   basic block 5, loop depth 1
;;    pred:       4
  goto <bb 4>; [100.00%]
;;    succ:       4

}



Partition map 



Coalescible Partition map 


After Coalescing:

Partition map 


void Error_Handler ()
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  __asm__ __volatile__("cpsid i" :  :  : "memory");
;;    succ:       3

;;   basic block 3, loop depth 0
;;    pred:       2
;;    succ:       4

;;   basic block 4, loop depth 1
;;    pred:       3
;;                5
;;    succ:       5

;;   basic block 5, loop depth 1
;;    pred:       4
  goto <bb 4>; [100.00%]
;;    succ:       4

}



;; Generating RTL for gimple basic block 2

;; __asm__ __volatile__("cpsid i" :  :  : "memory");

(insn 5 4 0 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:962)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":962:3 -1
     (nil))

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5
deleting block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2

fix_loop_structure: fixing up loops for function


;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 5, flags: (NEW, REACHABLE, RTL, VISITED)
;;  pred:       ENTRY (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 14 2 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:962)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":962:3 -1
     (nil))
(insn 14 5 9 2 (const_int 0 [0]) "../Drivers/CMSIS/Include/cmsis_gcc.h":963:1 -1
     (nil))
;;  succ:       5 (FALLTHRU)

;; basic block 5, loop depth 1, maybe hot
;;  prev block 2, next block 6, flags: (NEW, REACHABLE, RTL, VISITED)
;;  pred:       2 (FALLTHRU)
;;              6 [always]  (DFS_BACK)
(code_label 9 14 7 5 27 (nil) [1 uses])
(note 7 9 8 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       6 (FALLTHRU) ../Core/Src/main.c:265:9

;; basic block 6, loop depth 1, maybe hot
;;  prev block 5, next block 1, flags: (NEW, REACHABLE, RTL, VISITED)
;;  pred:       5 (FALLTHRU) ../Core/Src/main.c:265:9
(note 8 7 10 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 10 8 11 6 (set (pc)
        (label_ref 9)) -1
     (nil)
 -> 9)
;;  succ:       5 [always]  (DFS_BACK)

(barrier 11 10 0)
