#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar  9 20:10:25 2025
# Process ID: 61868
# Current directory: D:/MIPS/LA32R/CPUProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent69784 D:\MIPS\LA32R\CPUProject\thinpad_top.xpr
# Log file: D:/MIPS/LA32R/CPUProject/vivado.log
# Journal file: D:/MIPS/LA32R/CPUProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MIPS/LA32R/CPUProject/thinpad_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found 'd:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found 'd:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found 'd:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found 'd:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found 'd:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.vhdl'. Please regenerate to continue.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookaheadAdder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/BHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BHT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/EX_MEM_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/Extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/ID_EX_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/IF_ID_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/Load_use_Data_Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Load_use_Data_Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/MEM_WB_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/Resolve_Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Resolve_Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/branch_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_check
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim'
"xelab -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 21 for port 'immediate' [D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/CPU.v:173]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'funct_in' [D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/CPU.v:223]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'ui5_in' [D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/CPU.v:224]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'funct' [D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/CPU.v:241]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'ui5' [D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/CPU.v:242]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.BHT
Compiling module xil_defaultlib.BTB
Compiling module xil_defaultlib.Resolve_Branch
Compiling module xil_defaultlib.IF_ID_Register
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.Extension
Compiling module xil_defaultlib.ID_EX_Register
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.CarryLookaheadAdder32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branch_check
Compiling module xil_defaultlib.EX_MEM_Register
Compiling module xil_defaultlib.MEM_WB_Register
Compiling module xil_defaultlib.Load_use_Data_Hazard
Compiling module xil_defaultlib.Forward
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          13
WARNING: file /tmp/eram.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1019.023 ; gain = 31.367
update_compile_order -fileset sources_1
run 10 us
run 10 us
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {192.113}] [get_ips pll_example]
generate_target all [get_files  D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_example'...
catch { config_ip_cache -export [get_ips -all pll_example] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pll_example, cache-ID = 02e5341dac580220; cache size = 0.443 MB.
catch { [ delete_ip_run [get_ips -all pll_example] ] }
INFO: [Project 1-386] Moving file 'D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci' from fileset 'pll_example' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci'
export_simulation -of_objects [get_files D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -directory D:/MIPS/LA32R/CPUProject/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir D:/MIPS/LA32R/CPUProject/thinpad_top.ip_user_files -ipstatic_source_dir D:/MIPS/LA32R/CPUProject/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MIPS/LA32R/CPUProject/thinpad_top.cache/compile_simlib/modelsim} {questa=D:/MIPS/LA32R/CPUProject/thinpad_top.cache/compile_simlib/questa} {riviera=D:/MIPS/LA32R/CPUProject/thinpad_top.cache/compile_simlib/riviera} {activehdl=D:/MIPS/LA32R/CPUProject/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookaheadAdder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/BHT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BHT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/BTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/EX_MEM_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/Extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/ID_EX_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/IF_ID_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/Load_use_Data_Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Load_use_Data_Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/MEM_WB_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/Resolve_Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Resolve_Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/branch_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_check
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim'
"xelab -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 21 for port 'immediate' [D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/CPU.v:173]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'funct_in' [D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/CPU.v:223]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'ui5_in' [D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/CPU.v:224]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'funct' [D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/CPU.v:241]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'ui5' [D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/new/CPU.v:242]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.BHT
Compiling module xil_defaultlib.BTB
Compiling module xil_defaultlib.Resolve_Branch
Compiling module xil_defaultlib.IF_ID_Register
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.Extension
Compiling module xil_defaultlib.ID_EX_Register
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.CarryLookaheadAdder32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branch_check
Compiling module xil_defaultlib.EX_MEM_Register
Compiling module xil_defaultlib.MEM_WB_Register
Compiling module xil_defaultlib.Load_use_Data_Hazard
Compiling module xil_defaultlib.Forward
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MIPS/LA32R/CPUProject/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):          13
WARNING: file /tmp/eram.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1296.750 ; gain = 0.000
update_compile_order -fileset sources_1
run 10 us
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/MIPS/LA32R/CPUProject/thinpad_top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci' is already up-to-date
[Sun Mar  9 20:12:28 2025] Launched synth_1...
Run output will be captured here: D:/MIPS/LA32R/CPUProject/thinpad_top.runs/synth_1/runme.log
[Sun Mar  9 20:12:28 2025] Launched impl_1...
Run output will be captured here: D:/MIPS/LA32R/CPUProject/thinpad_top.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci' is already up-to-date
[Sun Mar  9 20:16:33 2025] Launched impl_1...
Run output will be captured here: D:/MIPS/LA32R/CPUProject/thinpad_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/MIPS/LA32R/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci' is already up-to-date
[Sun Mar  9 20:18:41 2025] Launched impl_1...
Run output will be captured here: D:/MIPS/LA32R/CPUProject/thinpad_top.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1844.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 2168.336 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 2168.336 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2168.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 67 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM64M => RAM64M (RAMD64E(x4)): 22 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2326.168 ; gain = 481.246
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar  9 20:22:19 2025...
