// Seed: 2999009129
module module_0 (
    input wand id_0
    , id_2
);
  assign id_2 = 1 - id_0;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input supply0 id_2,
    input wor id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  id_8 :
  assert property (@(posedge id_8 != id_3 - 1) id_3)
  else id_1 <= -1;
  logic id_9;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_2 = 0;
  assign id_5 = id_8;
endmodule
module module_2 (
    output wand id_0,
    input  tri0 id_1,
    output wor  id_2
);
  logic id_4;
  ;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_2 = 0;
endmodule
