 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Sat Nov 14 04:43:01 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: V105WTP1250   Library: std150e_wst_105_p125
Wire Load Model Mode: enclosed

  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  input external delay                                    0.35      13.10 f
  UART_RXD (in)                                           0.00      13.10 f
  pad29/Y (phic)                                          1.31      14.41 f
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00      14.41 f
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00      14.41 f
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00      14.41 f
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (fd3qd1_hd)
                                                          0.00      14.41 f
  data arrival time                                                 14.41

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.04      23.03
  data required time                                                23.03
  --------------------------------------------------------------------------
  data required time                                                23.03
  data arrival time                                                -14.41
  --------------------------------------------------------------------------
  slack (MET)                                                        8.62


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad20/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U269/Y (ivd1_hd)      0.13       2.55 r
  khu_sensor_top/ads1292_controller/U268/Y (nd2d1_hd)     0.10       2.65 f
  khu_sensor_top/ads1292_controller/U239/Y (oa22d1_hd)
                                                          0.14       2.79 r
  khu_sensor_top/ads1292_controller/U238/Y (nr4d1_hd)     0.15       2.94 f
  khu_sensor_top/ads1292_controller/U237/Y (oa211d1_hd)
                                                          0.11       3.06 r
  khu_sensor_top/ads1292_controller/r_pstate_reg[2]/D (fd2qd1_hd)
                                                          0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_controller/r_pstate_reg[2]/CK (fd2qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.07      11.84
  data required time                                                11.84
  --------------------------------------------------------------------------
  data required time                                                11.84
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        8.78


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad20/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U269/Y (ivd1_hd)      0.13       2.55 r
  khu_sensor_top/ads1292_controller/U268/Y (nd2d1_hd)     0.10       2.65 f
  khu_sensor_top/ads1292_controller/U252/Y (oa211d1_hd)
                                                          0.16       2.81 r
  khu_sensor_top/ads1292_controller/r_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_controller/r_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.07      11.84
  data required time                                                11.84
  --------------------------------------------------------------------------
  data required time                                                11.84
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        9.03


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad20/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U347/Y (ao211d1_hd)
                                                          0.22       2.63 r
  khu_sensor_top/ads1292_controller/U270/Y (oa211d1_hd)
                                                          0.13       2.76 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/D (fd2qd1_hd)
                                                          0.00       2.76 f
  data arrival time                                                  2.76

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.03      11.88
  data required time                                                11.88
  --------------------------------------------------------------------------
  data required time                                                11.88
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                        9.12


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad20/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U396/Y (ao21d1_hd)
                                                          0.20       2.61 r
  khu_sensor_top/ads1292_controller/U224/Y (oa211d1_hd)
                                                          0.13       2.74 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[4]/D (fd2qd1_hd)
                                                          0.00       2.74 f
  data arrival time                                                  2.74

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_controller/r_pstate_reg[4]/CK (fd2qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.03      11.88
  data required time                                                11.88
  --------------------------------------------------------------------------
  data required time                                                11.88
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                        9.14


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ldrdy_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad20/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/r_ldrdy_reg/D (fd2qd1_hd)
                                                          0.00       2.42 f
  data arrival time                                                  2.42

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_controller/r_ldrdy_reg/CK (fd2qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.04      11.87
  data required time                                                11.87
  --------------------------------------------------------------------------
  data required time                                                11.87
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                        9.45


  Startpoint: MPR121_SDA (input port clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  MPR121_SDA (inout)                                      0.00       1.10 f
  pad37/PAD (phbct12)                                     0.00       1.10 f
  pad37/Y (phbct12)                                       1.31       2.41 f
  khu_sensor_top/MPR121_SDA_IN (khu_sensor_top)           0.00       2.41 f
  khu_sensor_top/mpr121_controller/i_I2C_SDA_IN (mpr121_controller)
                                                          0.00       2.41 f
  khu_sensor_top/mpr121_controller/i2c_master/sda_i (i2c_master)
                                                          0.00       2.41 f
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/D (fd3qd1_hd)
                                                          0.00       2.41 f
  data arrival time                                                  2.41

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/CK (fd3qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.04      11.87
  data required time                                                11.87
  --------------------------------------------------------------------------
  data required time                                                11.87
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                        9.46


  Startpoint: MPR121_SCL (input port clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/scl_i_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  MPR121_SCL (inout)                                      0.00       1.10 f
  pad34/PAD (phbct12)                                     0.00       1.10 f
  pad34/Y (phbct12)                                       1.31       2.41 f
  khu_sensor_top/MPR121_SCL_IN (khu_sensor_top)           0.00       2.41 f
  khu_sensor_top/mpr121_controller/i_I2C_SCL_IN (mpr121_controller)
                                                          0.00       2.41 f
  khu_sensor_top/mpr121_controller/i2c_master/scl_i (i2c_master)
                                                          0.00       2.41 f
  khu_sensor_top/mpr121_controller/i2c_master/scl_i_reg_reg/D (fd3qd1_hd)
                                                          0.00       2.41 f
  data arrival time                                                  2.41

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/mpr121_controller/i2c_master/scl_i_reg_reg/CK (fd3qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.04      11.87
  data required time                                                11.87
  --------------------------------------------------------------------------
  data required time                                                11.87
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                        9.46


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_MOSI
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/Q (fd2qd1_hd)
                                                          0.83       1.58 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI (spi_master)
                                                          0.00       1.58 r
  khu_sensor_top/ads1292_controller/o_SPI_MOSI (ads1292_controller)
                                                          0.00       1.58 r
  khu_sensor_top/ADS1292_MOSI (khu_sensor_top)            0.00       1.58 r
  pad18/PAD (phob12)                                      2.58       4.16 r
  ADS1292_MOSI (out)                                      0.00       4.16 r
  data arrival time                                                  4.16

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  output external delay                                  -0.50      11.41
  data required time                                                11.41
  --------------------------------------------------------------------------
  data required time                                                11.41
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        7.25


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_SCLK
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/Q (fd2qd1_hd)
                                                          0.82       1.57 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk (spi_master)
                                                          0.00       1.57 r
  khu_sensor_top/ads1292_controller/o_SPI_CLK (ads1292_controller)
                                                          0.00       1.57 r
  khu_sensor_top/ADS1292_SCLK (khu_sensor_top)            0.00       1.57 r
  pad12/PAD (phob12)                                      2.57       4.13 r
  ADS1292_SCLK (out)                                      0.00       4.13 r
  data arrival time                                                  4.13

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  output external delay                                  -0.50      11.41
  data required time                                                11.41
  --------------------------------------------------------------------------
  data required time                                                11.41
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.28


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.36       1.11 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (ivd1_hd)
                                                          0.17       1.29 r
  khu_sensor_top/ads1292_filter/iir_notch/U35/Y (nid2_hd)
                                                          0.56       1.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd3_hd)
                                                          0.63       2.47 f
  khu_sensor_top/ads1292_filter/iir_notch/U30/Y (nr2d2_hd)
                                                          0.71       3.18 r
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ad2d1_hd)
                                                          0.35       3.53 r
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.31       3.83 f
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.21       4.04 r
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.13       4.17 f
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.36 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg6d1_hd)
                                                          0.28       4.64 r
  khu_sensor_top/ads1292_filter/iir_notch/U28/Y (clknd2d2_hd)
                                                          0.56       5.20 f
  khu_sensor_top/ads1292_filter/iir_notch/U552/Y (ivd1_hd)
                                                          0.65       5.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U586/Y (ao21d1_hd)
                                                          0.19       6.05 f
  khu_sensor_top/ads1292_filter/iir_notch/U584/Y (oa22d1_hd)
                                                          0.14       6.18 r
  khu_sensor_top/ads1292_filter/iir_notch/U583/Y (scg6d1_hd)
                                                          0.21       6.39 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       6.39 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       6.39 r
  data arrival time                                                  6.39

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.91 r
  clock gating setup time                                -0.05      11.86
  data required time                                                11.86
  --------------------------------------------------------------------------
  data required time                                                11.86
  data arrival time                                                 -6.39
  --------------------------------------------------------------------------
  slack (MET)                                                        5.46


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/z_e_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg[0]/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_lpf/add/state_reg[0]/Q (fds2eqd1_hd)
                                                          0.52       1.27 r
  khu_sensor_top/ads1292_filter/iir_lpf/add/U196/Y (ivd1_hd)
                                                          0.20       1.47 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/U197/Y (nd2d1_hd)
                                                          0.19       1.66 r
  khu_sensor_top/ads1292_filter/iir_lpf/add/U251/Y (nr2d1_hd)
                                                          0.31       1.97 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/I2 (float_adder_3_DP_OP_139_221_5626_0)
                                                          0.00       1.97 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U10/CO (fad1_hd)
                                                          0.55       2.52 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U9/CO (fad1_hd)
                                                          0.31       2.83 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U8/CO (fad1_hd)
                                                          0.31       3.14 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U7/CO (fad1_hd)
                                                          0.31       3.44 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U6/CO (fad1_hd)
                                                          0.31       3.75 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U5/CO (fad1_hd)
                                                          0.31       4.06 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U4/CO (fad1_hd)
                                                          0.31       4.36 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U3/CO (fad1_hd)
                                                          0.32       4.68 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/U14/Y (xo3d1_hd)
                                                          0.31       4.99 r
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_139_221_5626/O1[9] (float_adder_3_DP_OP_139_221_5626_0)
                                                          0.00       4.99 r
  khu_sensor_top/ads1292_filter/iir_lpf/add/U762/Y (nd3d1_hd)
                                                          0.09       5.09 f
  khu_sensor_top/ads1292_filter/iir_lpf/add/U763/Y (oa211d1_hd)
                                                          0.11       5.20 r
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_e_reg[9]/D (fd3qd1_hd)
                                                          0.00       5.20 r
  data arrival time                                                  5.20

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_e_reg[9]/CK (fd3qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.07      11.84
  data required time                                                11.84
  --------------------------------------------------------------------------
  data required time                                                11.84
  data arrival time                                                 -5.20
  --------------------------------------------------------------------------
  slack (MET)                                                        6.64


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/z_e_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg[0]/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/add_1/state_reg[0]/Q (fds2eqd1_hd)
                                                          0.52       1.27 r
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U193/Y (ivd1_hd)
                                                          0.20       1.47 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U194/Y (nd2d1_hd)
                                                          0.19       1.66 r
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U248/Y (nr2d1_hd)
                                                          0.31       1.97 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/I2 (float_adder_2_DP_OP_139_218_18_0)
                                                          0.00       1.97 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U10/CO (fad1_hd)
                                                          0.55       2.52 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U9/CO (fad1_hd)
                                                          0.31       2.83 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U8/CO (fad1_hd)
                                                          0.31       3.14 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U7/CO (fad1_hd)
                                                          0.31       3.44 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U6/CO (fad1_hd)
                                                          0.31       3.75 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U5/CO (fad1_hd)
                                                          0.31       4.06 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U4/CO (fad1_hd)
                                                          0.31       4.36 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U3/CO (fad1_hd)
                                                          0.32       4.68 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/U14/Y (xo3d1_hd)
                                                          0.31       4.99 r
  khu_sensor_top/ads1292_filter/iir_notch/add_1/DP_OP_139_218_18/O1[9] (float_adder_2_DP_OP_139_218_18_0)
                                                          0.00       4.99 r
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U761/Y (nd3d1_hd)
                                                          0.09       5.09 f
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U762/Y (oa211d1_hd)
                                                          0.11       5.20 r
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_e_reg[9]/D (fd3qd1_hd)
                                                          0.00       5.20 r
  data arrival time                                                  5.20

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_e_reg[9]/CK (fd3qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.07      11.84
  data required time                                                11.84
  --------------------------------------------------------------------------
  data required time                                                11.84
  data arrival time                                                 -5.20
  --------------------------------------------------------------------------
  slack (MET)                                                        6.64


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_e_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg[0]/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/state_reg[0]/Q (fds2eqd1_hd)
                                                          0.52       1.27 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U193/Y (ivd1_hd)
                                                          0.20       1.47 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U194/Y (nd2d1_hd)
                                                          0.19       1.66 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U248/Y (nr2d1_hd)
                                                          0.31       1.97 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/I2 (float_adder_1_DP_OP_139_215_3862_0)
                                                          0.00       1.97 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U10/CO (fad1_hd)
                                                          0.55       2.52 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U9/CO (fad1_hd)
                                                          0.31       2.83 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U8/CO (fad1_hd)
                                                          0.31       3.14 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U7/CO (fad1_hd)
                                                          0.31       3.44 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U6/CO (fad1_hd)
                                                          0.31       3.75 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U5/CO (fad1_hd)
                                                          0.31       4.06 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U4/CO (fad1_hd)
                                                          0.31       4.36 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U3/CO (fad1_hd)
                                                          0.32       4.68 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/U14/Y (xo3d1_hd)
                                                          0.31       4.99 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_139_215_3862/O1[9] (float_adder_1_DP_OP_139_215_3862_0)
                                                          0.00       4.99 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U760/Y (nd3d1_hd)
                                                          0.09       5.09 f
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U761/Y (oa211d1_hd)
                                                          0.11       5.20 r
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_e_reg[9]/D (fd3qd1_hd)
                                                          0.00       5.20 r
  data arrival time                                                  5.20

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_e_reg[9]/CK (fd3qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.07      11.84
  data required time                                                11.84
  --------------------------------------------------------------------------
  data required time                                                11.84
  data arrival time                                                 -5.20
  --------------------------------------------------------------------------
  slack (MET)                                                        6.64


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/z_e_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg[0]/CK (fds2eqd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_hpf/add/state_reg[0]/Q (fds2eqd1_hd)
                                                          0.52       1.27 r
  khu_sensor_top/ads1292_filter/iir_hpf/add/U193/Y (ivd1_hd)
                                                          0.20       1.47 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/U194/Y (nd2d1_hd)
                                                          0.19       1.66 r
  khu_sensor_top/ads1292_filter/iir_hpf/add/U248/Y (nr2d1_hd)
                                                          0.31       1.97 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/I2 (float_adder_0_DP_OP_139_212_6578_0)
                                                          0.00       1.97 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U10/CO (fad1_hd)
                                                          0.55       2.52 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U9/CO (fad1_hd)
                                                          0.31       2.83 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U8/CO (fad1_hd)
                                                          0.31       3.14 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U7/CO (fad1_hd)
                                                          0.31       3.44 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U6/CO (fad1_hd)
                                                          0.31       3.75 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U5/CO (fad1_hd)
                                                          0.31       4.06 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U4/CO (fad1_hd)
                                                          0.31       4.36 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U3/CO (fad1_hd)
                                                          0.32       4.68 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/U14/Y (xo3d1_hd)
                                                          0.31       4.99 r
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_139_212_6578/O1[9] (float_adder_0_DP_OP_139_212_6578_0)
                                                          0.00       4.99 r
  khu_sensor_top/ads1292_filter/iir_hpf/add/U761/Y (nd3d1_hd)
                                                          0.09       5.09 f
  khu_sensor_top/ads1292_filter/iir_hpf/add/U762/Y (oa211d1_hd)
                                                          0.11       5.20 r
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_e_reg[9]/D (fd3qd1_hd)
                                                          0.00       5.20 r
  data arrival time                                                  5.20

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_e_reg[9]/CK (fd3qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.07      11.84
  data required time                                                11.84
  --------------------------------------------------------------------------
  data required time                                                11.84
  data arrival time                                                 -5.20
  --------------------------------------------------------------------------
  slack (MET)                                                        6.64


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.46       1.21 r
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (ivd1_hd)
                                                          0.12       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/U35/Y (nid2_hd)
                                                          0.41       1.74 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd3_hd)
                                                          0.71       2.46 r
  khu_sensor_top/ads1292_filter/iir_notch/U30/Y (nr2d2_hd)
                                                          0.59       3.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ad2d1_hd)
                                                          0.36       3.41 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.20       4.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.24 r
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.43 f
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg6d1_hd)
                                                          0.37       4.79 f
  khu_sensor_top/ads1292_filter/iir_notch/U11/Y (mx2d1_hd)
                                                          0.25       5.04 r
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg/D (fd2qd1_hd)
                                                          0.00       5.04 r
  data arrival time                                                  5.04

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_Z_ACK_reg/CK (fd2qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.05      11.86
  data required time                                                11.86
  --------------------------------------------------------------------------
  data required time                                                11.86
  data arrival time                                                 -5.04
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_Z_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.46       1.21 r
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (ivd1_hd)
                                                          0.12       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/U35/Y (nid2_hd)
                                                          0.41       1.74 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd3_hd)
                                                          0.71       2.46 r
  khu_sensor_top/ads1292_filter/iir_notch/U30/Y (nr2d2_hd)
                                                          0.59       3.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ad2d1_hd)
                                                          0.36       3.41 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.20       4.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.24 r
  khu_sensor_top/ads1292_filter/iir_notch/U1040/Y (ivd1_hd)
                                                          0.10       4.34 f
  khu_sensor_top/ads1292_filter/iir_notch/U8/Y (nd2d1_hd)
                                                          0.28       4.62 r
  khu_sensor_top/ads1292_filter/iir_notch/U534/Y (scg14d1_hd)
                                                          0.12       4.73 f
  khu_sensor_top/ads1292_filter/iir_notch/U60/Y (scg2d1_hd)
                                                          0.30       5.03 f
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_Z_ACK_reg/D (fd2qd1_hd)
                                                          0.00       5.03 f
  data arrival time                                                  5.03

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_Z_ACK_reg/CK (fd2qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.02      11.89
  data required time                                                11.89
  --------------------------------------------------------------------------
  data required time                                                11.89
  data arrival time                                                 -5.03
  --------------------------------------------------------------------------
  slack (MET)                                                        6.85


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.46       1.21 r
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (ivd1_hd)
                                                          0.12       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/U35/Y (nid2_hd)
                                                          0.41       1.74 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd3_hd)
                                                          0.71       2.46 r
  khu_sensor_top/ads1292_filter/iir_notch/U30/Y (nr2d2_hd)
                                                          0.59       3.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ad2d1_hd)
                                                          0.36       3.41 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.20       4.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.24 r
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.43 f
  khu_sensor_top/ads1292_filter/iir_notch/U1088/Y (nr3d1_hd)
                                                          0.18       4.61 r
  khu_sensor_top/ads1292_filter/iir_notch/U1057/Y (scg2d1_hd)
                                                          0.24       4.85 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_4)
                                                          0.00       4.85 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/latch/EN (cglpd1_hd)
                                                          0.00       4.85 r
  data arrival time                                                  4.85

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.91 r
  clock gating setup time                                -0.05      11.86
  data required time                                                11.86
  --------------------------------------------------------------------------
  data required time                                                11.86
  data arrival time                                                 -4.85
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.46       1.21 r
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (ivd1_hd)
                                                          0.12       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/U35/Y (nid2_hd)
                                                          0.41       1.74 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd3_hd)
                                                          0.71       2.46 r
  khu_sensor_top/ads1292_filter/iir_notch/U30/Y (nr2d2_hd)
                                                          0.59       3.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ad2d1_hd)
                                                          0.36       3.41 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.20       4.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.24 r
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.43 f
  khu_sensor_top/ads1292_filter/iir_notch/U61/Y (ivd1_hd)
                                                          0.13       4.56 r
  khu_sensor_top/ads1292_filter/iir_notch/U58/Y (scg14d1_hd)
                                                          0.18       4.73 r
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg/D (fd2qd1_hd)
                                                          0.00       4.73 r
  data arrival time                                                  4.73

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_Z_ACK_reg/CK (fd2qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.05      11.86
  data required time                                                11.86
  --------------------------------------------------------------------------
  data required time                                                11.86
  data arrival time                                                 -4.73
  --------------------------------------------------------------------------
  slack (MET)                                                        7.12


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_Z_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.46       1.21 r
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (ivd1_hd)
                                                          0.12       1.33 f
  khu_sensor_top/ads1292_filter/iir_notch/U35/Y (nid2_hd)
                                                          0.41       1.74 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd3_hd)
                                                          0.71       2.46 r
  khu_sensor_top/ads1292_filter/iir_notch/U30/Y (nr2d2_hd)
                                                          0.59       3.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ad2d1_hd)
                                                          0.36       3.41 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.20       4.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.24 r
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d1_hd)
                                                          0.19       4.43 f
  khu_sensor_top/ads1292_filter/iir_notch/U61/Y (ivd1_hd)
                                                          0.13       4.56 r
  khu_sensor_top/ads1292_filter/iir_notch/U57/Y (scg14d1_hd)
                                                          0.18       4.73 r
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_Z_ACK_reg/D (fd2qd1_hd)
                                                          0.00       4.73 r
  data arrival time                                                  4.73

  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  clock uncertainty                                      -0.84      11.91
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_Z_ACK_reg/CK (fd2qd1_hd)
                                                          0.00      11.91 r
  library setup time                                     -0.05      11.86
  data required time                                                11.86
  --------------------------------------------------------------------------
  data required time                                                11.86
  data arrival time                                                 -4.73
  --------------------------------------------------------------------------
  slack (MET)                                                        7.12


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.52      13.27 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      13.27 r
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      13.27 r
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.10      13.38 f
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.13      13.51 r
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.09      13.60 f
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.12      13.72 r
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.14      13.86 f
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.12      13.98 r
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.14      14.12 f
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.08      14.20 r
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.17      14.37 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00      14.37 r
  data arrival time                                                 14.37

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.04      23.03
  data required time                                                23.03
  --------------------------------------------------------------------------
  data required time                                                23.03
  data arrival time                                                -14.37
  --------------------------------------------------------------------------
  slack (MET)                                                        8.66


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.42      13.17 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/U572/Y (nd2d1_hd)            0.13      13.30 r
  khu_sensor_top/sensor_core/U531/Y (oa211d1_hd)          0.11      13.41 f
  khu_sensor_top/sensor_core/U530/Y (scg20d1_hd)          0.15      13.57 r
  khu_sensor_top/sensor_core/U526/Y (nd3d1_hd)            0.14      13.71 f
  khu_sensor_top/sensor_core/U93/Y (scg18d1_hd)           0.32      14.03 f
  khu_sensor_top/sensor_core/U31/Y (mx2d1_hd)             0.25      14.28 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/D (fd2qd1_hd)
                                                          0.00      14.28 r
  data arrival time                                                 14.28

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/CK (fd2qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.04      23.03
  data required time                                                23.03
  --------------------------------------------------------------------------
  data required time                                                23.03
  data arrival time                                                -14.28
  --------------------------------------------------------------------------
  slack (MET)                                                        8.75


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[4]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.42      13.17 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/U572/Y (nd2d1_hd)            0.13      13.30 r
  khu_sensor_top/sensor_core/U531/Y (oa211d1_hd)          0.11      13.41 f
  khu_sensor_top/sensor_core/U530/Y (scg20d1_hd)          0.15      13.57 r
  khu_sensor_top/sensor_core/U516/Y (oa211d1_hd)          0.13      13.69 f
  khu_sensor_top/sensor_core/U515/Y (scg18d1_hd)          0.30      13.99 f
  khu_sensor_top/sensor_core/U514/Y (scg13d1_hd)          0.23      14.22 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[4]/D (fd3qd1_hd)
                                                          0.00      14.22 f
  data arrival time                                                 14.22

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[4]/CK (fd3qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.03      23.04
  data required time                                                23.04
  --------------------------------------------------------------------------
  data required time                                                23.04
  data arrival time                                                -14.22
  --------------------------------------------------------------------------
  slack (MET)                                                        8.82


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (fd2qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (fd2qd1_hd)
                                                          0.52      13.27 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00      13.27 r
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00      13.27 r
  khu_sensor_top/sensor_core/U286/Y (nr2bd1_hd)           0.24      13.51 r
  khu_sensor_top/sensor_core/U284/Y (ao211d1_hd)          0.13      13.64 f
  khu_sensor_top/sensor_core/U51/Y (nd3d1_hd)             0.14      13.78 r
  khu_sensor_top/sensor_core/U41/Y (mx2d1_hd)             0.26      14.03 r
  khu_sensor_top/sensor_core/r_ads_pstate_reg[0]/D (fd3qd1_hd)
                                                          0.00      14.03 r
  data arrival time                                                 14.03

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/r_ads_pstate_reg[0]/CK (fd3qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.04      23.03
  data required time                                                23.03
  --------------------------------------------------------------------------
  data required time                                                23.03
  data arrival time                                                -14.03
  --------------------------------------------------------------------------
  slack (MET)                                                        8.99


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[5]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.51      13.26 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      13.26 r
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      13.26 r
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      13.26 r
  khu_sensor_top/sensor_core/U100/Y (nr2bd1_hd)           0.19      13.45 r
  khu_sensor_top/sensor_core/U99/Y (oa211d1_hd)           0.14      13.59 f
  khu_sensor_top/sensor_core/U96/Y (oa22d1_hd)            0.18      13.78 r
  khu_sensor_top/sensor_core/U30/Y (mx2d1_hd)             0.21      13.99 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[5]/D (fd2qd1_hd)
                                                          0.00      13.99 r
  data arrival time                                                 13.99

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[5]/CK (fd2qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.04      23.03
  data required time                                                23.03
  --------------------------------------------------------------------------
  data required time                                                23.03
  data arrival time                                                -13.99
  --------------------------------------------------------------------------
  slack (MET)                                                        9.04


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.42      13.17 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.14      13.31 r
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.12      13.42 f
  khu_sensor_top/sensor_core/U254/Y (oa31d1_hd)           0.35      13.77 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_7)
                                                          0.00      13.77 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/latch/EN (cglpd1_hd)
                                                          0.00      13.77 r
  data arrival time                                                 13.77

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      23.07 r
  clock gating setup time                                -0.06      23.01
  data required time                                                23.01
  --------------------------------------------------------------------------
  data required time                                                23.01
  data arrival time                                                -13.77
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.52      13.27 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      13.27 r
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      13.27 r
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.10      13.38 f
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.13      13.51 r
  khu_sensor_top/sensor_core/U165/Y (oa21d1_hd)           0.10      13.60 f
  khu_sensor_top/sensor_core/U161/Y (scg9d1_hd)           0.21      13.81 f
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_16)
                                                          0.00      13.81 f
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/latch/EN (cglpd1_hd)
                                                          0.00      13.81 f
  data arrival time                                                 13.81

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      23.07 r
  clock gating setup time                                -0.01      23.06
  data required time                                                23.06
  --------------------------------------------------------------------------
  data required time                                                23.06
  data arrival time                                                -13.81
  --------------------------------------------------------------------------
  slack (MET)                                                        9.24


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.42      13.17 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      13.17 f
  khu_sensor_top/sensor_core/U572/Y (nd2d1_hd)            0.13      13.30 r
  khu_sensor_top/sensor_core/U571/Y (nd2d1_hd)            0.08      13.38 f
  khu_sensor_top/sensor_core/U560/Y (nr4d1_hd)            0.23      13.61 r
  khu_sensor_top/sensor_core/U559/Y (oa211d1_hd)          0.14      13.76 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/D (fd2qd1_hd)
                                                          0.00      13.76 f
  data arrival time                                                 13.76

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00      23.07 r
  library setup time                                     -0.03      23.04
  data required time                                                23.04
  --------------------------------------------------------------------------
  data required time                                                23.04
  data arrival time                                                -13.76
  --------------------------------------------------------------------------
  slack (MET)                                                        9.28


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (fd2qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (fd2qd1_hd)
                                                          0.52      13.27 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00      13.27 r
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00      13.27 r
  khu_sensor_top/sensor_core/U286/Y (nr2bd1_hd)           0.24      13.51 r
  khu_sensor_top/sensor_core/U6/Y (or2d1_hd)              0.20      13.71 r
  khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_1)
                                                          0.00      13.71 r
  khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/latch/EN (cglpd1_hd)
                                                          0.00      13.71 r
  data arrival time                                                 13.71

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/latch/CK (cglpd1_hd)
                                                          0.00      23.07 r
  clock gating setup time                                -0.05      23.02
  data required time                                                23.02
  --------------------------------------------------------------------------
  data required time                                                23.02
  data arrival time                                                -13.71
  --------------------------------------------------------------------------
  slack (MET)                                                        9.31


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  12.00      12.00
  clock network delay (ideal)                             0.75      12.75
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      12.75 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.52      13.27 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      13.27 r
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      13.27 r
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.10      13.38 f
  khu_sensor_top/sensor_core/U5/Y (scg6d1_hd)             0.35      13.72 f
  khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_5)
                                                          0.00      13.72 f
  khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/latch/EN (cglpd1_hd)
                                                          0.00      13.72 f
  data arrival time                                                 13.72

  clock clk_half (rise edge)                             24.00      24.00
  clock network delay (ideal)                             0.75      24.75
  clock uncertainty                                      -1.68      23.07
  khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/latch/CK (cglpd1_hd)
                                                          0.00      23.07 r
  clock gating setup time                                -0.01      23.06
  data required time                                                23.06
  --------------------------------------------------------------------------
  data required time                                                23.06
  data arrival time                                                -13.72
  --------------------------------------------------------------------------
  slack (MET)                                                        9.33


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_7)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[8]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[8]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[7]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[7]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[6]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[6]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[5]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[5]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[4]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[4]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[3]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[3]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[2]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[2]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[1]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[1]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[0]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[0]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
