
LCD_BUZZER_KTM_URS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c4c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000428  08007e20  08007e20  00008e20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008248  08008248  0000a1e4  2**0
                  CONTENTS
  4 .ARM          00000008  08008248  08008248  00009248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008250  08008250  0000a1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008250  08008250  00009250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008254  08008254  00009254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  08008258  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a4  200001e4  0800843c  0000a1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000488  0800843c  0000a488  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001366b  00000000  00000000  0000a214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dc5  00000000  00000000  0001d87f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001218  00000000  00000000  00020648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e23  00000000  00000000  00021860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025356  00000000  00000000  00022683  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000179be  00000000  00000000  000479d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2230  00000000  00000000  0005f397  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001415c7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bec  00000000  00000000  0014160c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  001471f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007e04 	.word	0x08007e04

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e8 	.word	0x200001e8
 800020c:	08007e04 	.word	0x08007e04

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ede:	463b      	mov	r3, r7
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	605a      	str	r2, [r3, #4]
 8000ee6:	609a      	str	r2, [r3, #8]
 8000ee8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000eea:	4b21      	ldr	r3, [pc, #132]	@ (8000f70 <MX_ADC1_Init+0x98>)
 8000eec:	4a21      	ldr	r2, [pc, #132]	@ (8000f74 <MX_ADC1_Init+0x9c>)
 8000eee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ef0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f70 <MX_ADC1_Init+0x98>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ef6:	4b1e      	ldr	r3, [pc, #120]	@ (8000f70 <MX_ADC1_Init+0x98>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000efc:	4b1c      	ldr	r3, [pc, #112]	@ (8000f70 <MX_ADC1_Init+0x98>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f02:	4b1b      	ldr	r3, [pc, #108]	@ (8000f70 <MX_ADC1_Init+0x98>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f08:	4b19      	ldr	r3, [pc, #100]	@ (8000f70 <MX_ADC1_Init+0x98>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f10:	4b17      	ldr	r3, [pc, #92]	@ (8000f70 <MX_ADC1_Init+0x98>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f16:	4b16      	ldr	r3, [pc, #88]	@ (8000f70 <MX_ADC1_Init+0x98>)
 8000f18:	4a17      	ldr	r2, [pc, #92]	@ (8000f78 <MX_ADC1_Init+0xa0>)
 8000f1a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f1c:	4b14      	ldr	r3, [pc, #80]	@ (8000f70 <MX_ADC1_Init+0x98>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f22:	4b13      	ldr	r3, [pc, #76]	@ (8000f70 <MX_ADC1_Init+0x98>)
 8000f24:	2201      	movs	r2, #1
 8000f26:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f28:	4b11      	ldr	r3, [pc, #68]	@ (8000f70 <MX_ADC1_Init+0x98>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f30:	4b0f      	ldr	r3, [pc, #60]	@ (8000f70 <MX_ADC1_Init+0x98>)
 8000f32:	2201      	movs	r2, #1
 8000f34:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f36:	480e      	ldr	r0, [pc, #56]	@ (8000f70 <MX_ADC1_Init+0x98>)
 8000f38:	f000 ffd6 	bl	8001ee8 <HAL_ADC_Init>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000f42:	f000 fc97 	bl	8001874 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000f46:	2305      	movs	r3, #5
 8000f48:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f52:	463b      	mov	r3, r7
 8000f54:	4619      	mov	r1, r3
 8000f56:	4806      	ldr	r0, [pc, #24]	@ (8000f70 <MX_ADC1_Init+0x98>)
 8000f58:	f001 f974 	bl	8002244 <HAL_ADC_ConfigChannel>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000f62:	f000 fc87 	bl	8001874 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f66:	bf00      	nop
 8000f68:	3710      	adds	r7, #16
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	20000200 	.word	0x20000200
 8000f74:	40012000 	.word	0x40012000
 8000f78:	0f000001 	.word	0x0f000001

08000f7c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b08a      	sub	sp, #40	@ 0x28
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f84:	f107 0314 	add.w	r3, r7, #20
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a17      	ldr	r2, [pc, #92]	@ (8000ff8 <HAL_ADC_MspInit+0x7c>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d127      	bne.n	8000fee <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
 8000fa2:	4b16      	ldr	r3, [pc, #88]	@ (8000ffc <HAL_ADC_MspInit+0x80>)
 8000fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fa6:	4a15      	ldr	r2, [pc, #84]	@ (8000ffc <HAL_ADC_MspInit+0x80>)
 8000fa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fac:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fae:	4b13      	ldr	r3, [pc, #76]	@ (8000ffc <HAL_ADC_MspInit+0x80>)
 8000fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fb6:	613b      	str	r3, [r7, #16]
 8000fb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	4b0f      	ldr	r3, [pc, #60]	@ (8000ffc <HAL_ADC_MspInit+0x80>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc2:	4a0e      	ldr	r2, [pc, #56]	@ (8000ffc <HAL_ADC_MspInit+0x80>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fca:	4b0c      	ldr	r3, [pc, #48]	@ (8000ffc <HAL_ADC_MspInit+0x80>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000fd6:	2320      	movs	r3, #32
 8000fd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe2:	f107 0314 	add.w	r3, r7, #20
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4805      	ldr	r0, [pc, #20]	@ (8001000 <HAL_ADC_MspInit+0x84>)
 8000fea:	f001 fc6b 	bl	80028c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000fee:	bf00      	nop
 8000ff0:	3728      	adds	r7, #40	@ 0x28
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40012000 	.word	0x40012000
 8000ffc:	40023800 	.word	0x40023800
 8001000:	40020000 	.word	0x40020000

08001004 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b088      	sub	sp, #32
 8001008:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100a:	f107 030c 	add.w	r3, r7, #12
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	605a      	str	r2, [r3, #4]
 8001014:	609a      	str	r2, [r3, #8]
 8001016:	60da      	str	r2, [r3, #12]
 8001018:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	60bb      	str	r3, [r7, #8]
 800101e:	4b23      	ldr	r3, [pc, #140]	@ (80010ac <MX_GPIO_Init+0xa8>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001022:	4a22      	ldr	r2, [pc, #136]	@ (80010ac <MX_GPIO_Init+0xa8>)
 8001024:	f043 0301 	orr.w	r3, r3, #1
 8001028:	6313      	str	r3, [r2, #48]	@ 0x30
 800102a:	4b20      	ldr	r3, [pc, #128]	@ (80010ac <MX_GPIO_Init+0xa8>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	60bb      	str	r3, [r7, #8]
 8001034:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	607b      	str	r3, [r7, #4]
 800103a:	4b1c      	ldr	r3, [pc, #112]	@ (80010ac <MX_GPIO_Init+0xa8>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	4a1b      	ldr	r2, [pc, #108]	@ (80010ac <MX_GPIO_Init+0xa8>)
 8001040:	f043 0302 	orr.w	r3, r3, #2
 8001044:	6313      	str	r3, [r2, #48]	@ 0x30
 8001046:	4b19      	ldr	r3, [pc, #100]	@ (80010ac <MX_GPIO_Init+0xa8>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	f003 0302 	and.w	r3, r3, #2
 800104e:	607b      	str	r3, [r7, #4]
 8001050:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001052:	2200      	movs	r2, #0
 8001054:	2140      	movs	r1, #64	@ 0x40
 8001056:	4816      	ldr	r0, [pc, #88]	@ (80010b0 <MX_GPIO_Init+0xac>)
 8001058:	f001 fdc8 	bl	8002bec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800105c:	2340      	movs	r3, #64	@ 0x40
 800105e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001060:	2301      	movs	r3, #1
 8001062:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001064:	2300      	movs	r3, #0
 8001066:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001068:	2300      	movs	r3, #0
 800106a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106c:	f107 030c 	add.w	r3, r7, #12
 8001070:	4619      	mov	r1, r3
 8001072:	480f      	ldr	r0, [pc, #60]	@ (80010b0 <MX_GPIO_Init+0xac>)
 8001074:	f001 fc26 	bl	80028c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001078:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800107c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800107e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001082:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001084:	2301      	movs	r3, #1
 8001086:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001088:	f107 030c 	add.w	r3, r7, #12
 800108c:	4619      	mov	r1, r3
 800108e:	4809      	ldr	r0, [pc, #36]	@ (80010b4 <MX_GPIO_Init+0xb0>)
 8001090:	f001 fc18 	bl	80028c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8001094:	2200      	movs	r2, #0
 8001096:	2103      	movs	r1, #3
 8001098:	2028      	movs	r0, #40	@ 0x28
 800109a:	f001 fbdc 	bl	8002856 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800109e:	2028      	movs	r0, #40	@ 0x28
 80010a0:	f001 fbf5 	bl	800288e <HAL_NVIC_EnableIRQ>

}
 80010a4:	bf00      	nop
 80010a6:	3720      	adds	r7, #32
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	40023800 	.word	0x40023800
 80010b0:	40020000 	.word	0x40020000
 80010b4:	40020400 	.word	0x40020400

080010b8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010bc:	4b12      	ldr	r3, [pc, #72]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010be:	4a13      	ldr	r2, [pc, #76]	@ (800110c <MX_I2C1_Init+0x54>)
 80010c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010c2:	4b11      	ldr	r3, [pc, #68]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010c4:	4a12      	ldr	r2, [pc, #72]	@ (8001110 <MX_I2C1_Init+0x58>)
 80010c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010de:	2200      	movs	r2, #0
 80010e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010e2:	4b09      	ldr	r3, [pc, #36]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010e8:	4b07      	ldr	r3, [pc, #28]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ee:	4b06      	ldr	r3, [pc, #24]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010f4:	4804      	ldr	r0, [pc, #16]	@ (8001108 <MX_I2C1_Init+0x50>)
 80010f6:	f001 fdc5 	bl	8002c84 <HAL_I2C_Init>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001100:	f000 fbb8 	bl	8001874 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001104:	bf00      	nop
 8001106:	bd80      	pop	{r7, pc}
 8001108:	20000248 	.word	0x20000248
 800110c:	40005400 	.word	0x40005400
 8001110:	000186a0 	.word	0x000186a0

08001114 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b08a      	sub	sp, #40	@ 0x28
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111c:	f107 0314 	add.w	r3, r7, #20
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
 8001128:	60da      	str	r2, [r3, #12]
 800112a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a19      	ldr	r2, [pc, #100]	@ (8001198 <HAL_I2C_MspInit+0x84>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d12c      	bne.n	8001190 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	613b      	str	r3, [r7, #16]
 800113a:	4b18      	ldr	r3, [pc, #96]	@ (800119c <HAL_I2C_MspInit+0x88>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113e:	4a17      	ldr	r2, [pc, #92]	@ (800119c <HAL_I2C_MspInit+0x88>)
 8001140:	f043 0302 	orr.w	r3, r3, #2
 8001144:	6313      	str	r3, [r2, #48]	@ 0x30
 8001146:	4b15      	ldr	r3, [pc, #84]	@ (800119c <HAL_I2C_MspInit+0x88>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	f003 0302 	and.w	r3, r3, #2
 800114e:	613b      	str	r3, [r7, #16]
 8001150:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001152:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001156:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001158:	2312      	movs	r3, #18
 800115a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001160:	2303      	movs	r3, #3
 8001162:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001164:	2304      	movs	r3, #4
 8001166:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001168:	f107 0314 	add.w	r3, r7, #20
 800116c:	4619      	mov	r1, r3
 800116e:	480c      	ldr	r0, [pc, #48]	@ (80011a0 <HAL_I2C_MspInit+0x8c>)
 8001170:	f001 fba8 	bl	80028c4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001174:	2300      	movs	r3, #0
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	4b08      	ldr	r3, [pc, #32]	@ (800119c <HAL_I2C_MspInit+0x88>)
 800117a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800117c:	4a07      	ldr	r2, [pc, #28]	@ (800119c <HAL_I2C_MspInit+0x88>)
 800117e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001182:	6413      	str	r3, [r2, #64]	@ 0x40
 8001184:	4b05      	ldr	r3, [pc, #20]	@ (800119c <HAL_I2C_MspInit+0x88>)
 8001186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001188:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800118c:	60fb      	str	r3, [r7, #12]
 800118e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001190:	bf00      	nop
 8001192:	3728      	adds	r7, #40	@ 0x28
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40005400 	.word	0x40005400
 800119c:	40023800 	.word	0x40023800
 80011a0:	40020400 	.word	0x40020400

080011a4 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 80011ae:	4a38      	ldr	r2, [pc, #224]	@ (8001290 <HD44780_Init+0xec>)
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 80011b4:	4b37      	ldr	r3, [pc, #220]	@ (8001294 <HD44780_Init+0xf0>)
 80011b6:	2208      	movs	r2, #8
 80011b8:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 80011ba:	4b37      	ldr	r3, [pc, #220]	@ (8001298 <HD44780_Init+0xf4>)
 80011bc:	2200      	movs	r2, #0
 80011be:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 80011c0:	4b33      	ldr	r3, [pc, #204]	@ (8001290 <HD44780_Init+0xec>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	2b01      	cmp	r3, #1
 80011c6:	d907      	bls.n	80011d8 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 80011c8:	4b33      	ldr	r3, [pc, #204]	@ (8001298 <HD44780_Init+0xf4>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	f043 0308 	orr.w	r3, r3, #8
 80011d0:	b2da      	uxtb	r2, r3
 80011d2:	4b31      	ldr	r3, [pc, #196]	@ (8001298 <HD44780_Init+0xf4>)
 80011d4:	701a      	strb	r2, [r3, #0]
 80011d6:	e006      	b.n	80011e6 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 80011d8:	4b2f      	ldr	r3, [pc, #188]	@ (8001298 <HD44780_Init+0xf4>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	f043 0304 	orr.w	r3, r3, #4
 80011e0:	b2da      	uxtb	r2, r3
 80011e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001298 <HD44780_Init+0xf4>)
 80011e4:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 80011e6:	f000 f985 	bl	80014f4 <DelayInit>
  HAL_Delay(50);
 80011ea:	2032      	movs	r0, #50	@ 0x32
 80011ec:	f000 fe58 	bl	8001ea0 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 80011f0:	4b28      	ldr	r3, [pc, #160]	@ (8001294 <HD44780_Init+0xf0>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	4618      	mov	r0, r3
 80011f6:	f000 f943 	bl	8001480 <ExpanderWrite>
  HAL_Delay(1000);
 80011fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011fe:	f000 fe4f 	bl	8001ea0 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8001202:	2030      	movs	r0, #48	@ 0x30
 8001204:	f000 f92b 	bl	800145e <Write4Bits>
  DelayUS(4500);
 8001208:	f241 1094 	movw	r0, #4500	@ 0x1194
 800120c:	f000 f99c 	bl	8001548 <DelayUS>

  Write4Bits(0x03 << 4);
 8001210:	2030      	movs	r0, #48	@ 0x30
 8001212:	f000 f924 	bl	800145e <Write4Bits>
  DelayUS(4500);
 8001216:	f241 1094 	movw	r0, #4500	@ 0x1194
 800121a:	f000 f995 	bl	8001548 <DelayUS>

  Write4Bits(0x03 << 4);
 800121e:	2030      	movs	r0, #48	@ 0x30
 8001220:	f000 f91d 	bl	800145e <Write4Bits>
  DelayUS(4500);
 8001224:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001228:	f000 f98e 	bl	8001548 <DelayUS>

  Write4Bits(0x02 << 4);
 800122c:	2020      	movs	r0, #32
 800122e:	f000 f916 	bl	800145e <Write4Bits>
  DelayUS(100);
 8001232:	2064      	movs	r0, #100	@ 0x64
 8001234:	f000 f988 	bl	8001548 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8001238:	4b17      	ldr	r3, [pc, #92]	@ (8001298 <HD44780_Init+0xf4>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	f043 0320 	orr.w	r3, r3, #32
 8001240:	b2db      	uxtb	r3, r3
 8001242:	4618      	mov	r0, r3
 8001244:	f000 f8ce 	bl	80013e4 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001248:	4b14      	ldr	r3, [pc, #80]	@ (800129c <HD44780_Init+0xf8>)
 800124a:	2204      	movs	r2, #4
 800124c:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 800124e:	f000 f875 	bl	800133c <HD44780_Display>
  HD44780_Clear();
 8001252:	f000 f82b 	bl	80012ac <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8001256:	4b12      	ldr	r3, [pc, #72]	@ (80012a0 <HD44780_Init+0xfc>)
 8001258:	2202      	movs	r2, #2
 800125a:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 800125c:	4b10      	ldr	r3, [pc, #64]	@ (80012a0 <HD44780_Init+0xfc>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	f043 0304 	orr.w	r3, r3, #4
 8001264:	b2db      	uxtb	r3, r3
 8001266:	4618      	mov	r0, r3
 8001268:	f000 f8bc 	bl	80013e4 <SendCommand>
  DelayUS(4500);
 800126c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001270:	f000 f96a 	bl	8001548 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8001274:	490b      	ldr	r1, [pc, #44]	@ (80012a4 <HD44780_Init+0x100>)
 8001276:	2000      	movs	r0, #0
 8001278:	f000 f876 	bl	8001368 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 800127c:	490a      	ldr	r1, [pc, #40]	@ (80012a8 <HD44780_Init+0x104>)
 800127e:	2001      	movs	r0, #1
 8001280:	f000 f872 	bl	8001368 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8001284:	f000 f81d 	bl	80012c2 <HD44780_Home>
}
 8001288:	bf00      	nop
 800128a:	3708      	adds	r7, #8
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	2000029f 	.word	0x2000029f
 8001294:	200002a0 	.word	0x200002a0
 8001298:	2000029c 	.word	0x2000029c
 800129c:	2000029d 	.word	0x2000029d
 80012a0:	2000029e 	.word	0x2000029e
 80012a4:	20000000 	.word	0x20000000
 80012a8:	20000008 	.word	0x20000008

080012ac <HD44780_Clear>:

void HD44780_Clear()
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 80012b0:	2001      	movs	r0, #1
 80012b2:	f000 f897 	bl	80013e4 <SendCommand>
  DelayUS(2000);
 80012b6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80012ba:	f000 f945 	bl	8001548 <DelayUS>
}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <HD44780_Home>:

void HD44780_Home()
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 80012c6:	2002      	movs	r0, #2
 80012c8:	f000 f88c 	bl	80013e4 <SendCommand>
  DelayUS(2000);
 80012cc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80012d0:	f000 f93a 	bl	8001548 <DelayUS>
}
 80012d4:	bf00      	nop
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 80012d8:	b590      	push	{r4, r7, lr}
 80012da:	b087      	sub	sp, #28
 80012dc:	af00      	add	r7, sp, #0
 80012de:	4603      	mov	r3, r0
 80012e0:	460a      	mov	r2, r1
 80012e2:	71fb      	strb	r3, [r7, #7]
 80012e4:	4613      	mov	r3, r2
 80012e6:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 80012e8:	4b12      	ldr	r3, [pc, #72]	@ (8001334 <HD44780_SetCursor+0x5c>)
 80012ea:	f107 0408 	add.w	r4, r7, #8
 80012ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 80012f4:	4b10      	ldr	r3, [pc, #64]	@ (8001338 <HD44780_SetCursor+0x60>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	79ba      	ldrb	r2, [r7, #6]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d303      	bcc.n	8001306 <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 80012fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001338 <HD44780_SetCursor+0x60>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	3b01      	subs	r3, #1
 8001304:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8001306:	79bb      	ldrb	r3, [r7, #6]
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	3318      	adds	r3, #24
 800130c:	443b      	add	r3, r7
 800130e:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001312:	b2da      	uxtb	r2, r3
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	4413      	add	r3, r2
 8001318:	b2db      	uxtb	r3, r3
 800131a:	b25b      	sxtb	r3, r3
 800131c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001320:	b25b      	sxtb	r3, r3
 8001322:	b2db      	uxtb	r3, r3
 8001324:	4618      	mov	r0, r3
 8001326:	f000 f85d 	bl	80013e4 <SendCommand>
}
 800132a:	bf00      	nop
 800132c:	371c      	adds	r7, #28
 800132e:	46bd      	mov	sp, r7
 8001330:	bd90      	pop	{r4, r7, pc}
 8001332:	bf00      	nop
 8001334:	08007e20 	.word	0x08007e20
 8001338:	2000029f 	.word	0x2000029f

0800133c <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001340:	4b08      	ldr	r3, [pc, #32]	@ (8001364 <HD44780_Display+0x28>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	f043 0304 	orr.w	r3, r3, #4
 8001348:	b2da      	uxtb	r2, r3
 800134a:	4b06      	ldr	r3, [pc, #24]	@ (8001364 <HD44780_Display+0x28>)
 800134c:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 800134e:	4b05      	ldr	r3, [pc, #20]	@ (8001364 <HD44780_Display+0x28>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	f043 0308 	orr.w	r3, r3, #8
 8001356:	b2db      	uxtb	r3, r3
 8001358:	4618      	mov	r0, r3
 800135a:	f000 f843 	bl	80013e4 <SendCommand>
}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	2000029d 	.word	0x2000029d

08001368 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	4603      	mov	r3, r0
 8001370:	6039      	str	r1, [r7, #0]
 8001372:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8001374:	79fb      	ldrb	r3, [r7, #7]
 8001376:	f003 0307 	and.w	r3, r3, #7
 800137a:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	00db      	lsls	r3, r3, #3
 8001380:	b25b      	sxtb	r3, r3
 8001382:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001386:	b25b      	sxtb	r3, r3
 8001388:	b2db      	uxtb	r3, r3
 800138a:	4618      	mov	r0, r3
 800138c:	f000 f82a 	bl	80013e4 <SendCommand>
  for (int i=0; i<8; i++)
 8001390:	2300      	movs	r3, #0
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	e009      	b.n	80013aa <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	683a      	ldr	r2, [r7, #0]
 800139a:	4413      	add	r3, r2
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	4618      	mov	r0, r3
 80013a0:	f000 f82e 	bl	8001400 <SendChar>
  for (int i=0; i<8; i++)
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	3301      	adds	r3, #1
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	2b07      	cmp	r3, #7
 80013ae:	ddf2      	ble.n	8001396 <HD44780_CreateSpecialChar+0x2e>
  }
}
 80013b0:	bf00      	nop
 80013b2:	bf00      	nop
 80013b4:	3710      	adds	r7, #16
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}

080013ba <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	b082      	sub	sp, #8
 80013be:	af00      	add	r7, sp, #0
 80013c0:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 80013c2:	e006      	b.n	80013d2 <HD44780_PrintStr+0x18>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	1c5a      	adds	r2, r3, #1
 80013c8:	607a      	str	r2, [r7, #4]
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	4618      	mov	r0, r3
 80013ce:	f000 f817 	bl	8001400 <SendChar>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d1f4      	bne.n	80013c4 <HD44780_PrintStr+0xa>
}
 80013da:	bf00      	nop
 80013dc:	bf00      	nop
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	2100      	movs	r1, #0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f000 f812 	bl	800141c <Send>
}
 80013f8:	bf00      	nop
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}

08001400 <SendChar>:

static void SendChar(uint8_t ch)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	2101      	movs	r1, #1
 800140e:	4618      	mov	r0, r3
 8001410:	f000 f804 	bl	800141c <Send>
}
 8001414:	bf00      	nop
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	460a      	mov	r2, r1
 8001426:	71fb      	strb	r3, [r7, #7]
 8001428:	4613      	mov	r3, r2
 800142a:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	f023 030f 	bic.w	r3, r3, #15
 8001432:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8001434:	79fb      	ldrb	r3, [r7, #7]
 8001436:	011b      	lsls	r3, r3, #4
 8001438:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 800143a:	7bfa      	ldrb	r2, [r7, #15]
 800143c:	79bb      	ldrb	r3, [r7, #6]
 800143e:	4313      	orrs	r3, r2
 8001440:	b2db      	uxtb	r3, r3
 8001442:	4618      	mov	r0, r3
 8001444:	f000 f80b 	bl	800145e <Write4Bits>
  Write4Bits((lownib)|mode);
 8001448:	7bba      	ldrb	r2, [r7, #14]
 800144a:	79bb      	ldrb	r3, [r7, #6]
 800144c:	4313      	orrs	r3, r2
 800144e:	b2db      	uxtb	r3, r3
 8001450:	4618      	mov	r0, r3
 8001452:	f000 f804 	bl	800145e <Write4Bits>
}
 8001456:	bf00      	nop
 8001458:	3710      	adds	r7, #16
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}

0800145e <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 800145e:	b580      	push	{r7, lr}
 8001460:	b082      	sub	sp, #8
 8001462:	af00      	add	r7, sp, #0
 8001464:	4603      	mov	r3, r0
 8001466:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8001468:	79fb      	ldrb	r3, [r7, #7]
 800146a:	4618      	mov	r0, r3
 800146c:	f000 f808 	bl	8001480 <ExpanderWrite>
  PulseEnable(value);
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	4618      	mov	r0, r3
 8001474:	f000 f820 	bl	80014b8 <PulseEnable>
}
 8001478:	bf00      	nop
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}

08001480 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af02      	add	r7, sp, #8
 8001486:	4603      	mov	r3, r0
 8001488:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 800148a:	4b09      	ldr	r3, [pc, #36]	@ (80014b0 <ExpanderWrite+0x30>)
 800148c:	781a      	ldrb	r2, [r3, #0]
 800148e:	79fb      	ldrb	r3, [r7, #7]
 8001490:	4313      	orrs	r3, r2
 8001492:	b2db      	uxtb	r3, r3
 8001494:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8001496:	f107 020f 	add.w	r2, r7, #15
 800149a:	230a      	movs	r3, #10
 800149c:	9300      	str	r3, [sp, #0]
 800149e:	2301      	movs	r3, #1
 80014a0:	214e      	movs	r1, #78	@ 0x4e
 80014a2:	4804      	ldr	r0, [pc, #16]	@ (80014b4 <ExpanderWrite+0x34>)
 80014a4:	f001 fd32 	bl	8002f0c <HAL_I2C_Master_Transmit>
}
 80014a8:	bf00      	nop
 80014aa:	3710      	adds	r7, #16
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	200002a0 	.word	0x200002a0
 80014b4:	20000248 	.word	0x20000248

080014b8 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4603      	mov	r3, r0
 80014c0:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 80014c2:	79fb      	ldrb	r3, [r7, #7]
 80014c4:	f043 0304 	orr.w	r3, r3, #4
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff ffd8 	bl	8001480 <ExpanderWrite>
  DelayUS(20);
 80014d0:	2014      	movs	r0, #20
 80014d2:	f000 f839 	bl	8001548 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	f023 0304 	bic.w	r3, r3, #4
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff ffce 	bl	8001480 <ExpanderWrite>
  DelayUS(20);
 80014e4:	2014      	movs	r0, #20
 80014e6:	f000 f82f 	bl	8001548 <DelayUS>
}
 80014ea:	bf00      	nop
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
	...

080014f4 <DelayInit>:

static void DelayInit(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 80014f8:	4b11      	ldr	r3, [pc, #68]	@ (8001540 <DelayInit+0x4c>)
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	4a10      	ldr	r2, [pc, #64]	@ (8001540 <DelayInit+0x4c>)
 80014fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001502:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001504:	4b0e      	ldr	r3, [pc, #56]	@ (8001540 <DelayInit+0x4c>)
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	4a0d      	ldr	r2, [pc, #52]	@ (8001540 <DelayInit+0x4c>)
 800150a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800150e:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001510:	4b0c      	ldr	r3, [pc, #48]	@ (8001544 <DelayInit+0x50>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a0b      	ldr	r2, [pc, #44]	@ (8001544 <DelayInit+0x50>)
 8001516:	f023 0301 	bic.w	r3, r3, #1
 800151a:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800151c:	4b09      	ldr	r3, [pc, #36]	@ (8001544 <DelayInit+0x50>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a08      	ldr	r2, [pc, #32]	@ (8001544 <DelayInit+0x50>)
 8001522:	f043 0301 	orr.w	r3, r3, #1
 8001526:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001528:	4b06      	ldr	r3, [pc, #24]	@ (8001544 <DelayInit+0x50>)
 800152a:	2200      	movs	r2, #0
 800152c:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 800152e:	bf00      	nop
  __ASM volatile ("NOP");
 8001530:	bf00      	nop
  __ASM volatile ("NOP");
 8001532:	bf00      	nop
}
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	e000edf0 	.word	0xe000edf0
 8001544:	e0001000 	.word	0xe0001000

08001548 <DelayUS>:

static void DelayUS(uint32_t us) {
 8001548:	b480      	push	{r7}
 800154a:	b087      	sub	sp, #28
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8001550:	4b0e      	ldr	r3, [pc, #56]	@ (800158c <DelayUS+0x44>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a0e      	ldr	r2, [pc, #56]	@ (8001590 <DelayUS+0x48>)
 8001556:	fba2 2303 	umull	r2, r3, r2, r3
 800155a:	0c9a      	lsrs	r2, r3, #18
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	fb02 f303 	mul.w	r3, r2, r3
 8001562:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8001564:	4b0b      	ldr	r3, [pc, #44]	@ (8001594 <DelayUS+0x4c>)
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 800156a:	4b0a      	ldr	r3, [pc, #40]	@ (8001594 <DelayUS+0x4c>)
 800156c:	685a      	ldr	r2, [r3, #4]
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	697a      	ldr	r2, [r7, #20]
 8001578:	429a      	cmp	r2, r3
 800157a:	d8f6      	bhi.n	800156a <DelayUS+0x22>
}
 800157c:	bf00      	nop
 800157e:	bf00      	nop
 8001580:	371c      	adds	r7, #28
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	20000010 	.word	0x20000010
 8001590:	431bde83 	.word	0x431bde83
 8001594:	e0001000 	.word	0xe0001000

08001598 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80015a0:	1d39      	adds	r1, r7, #4
 80015a2:	f04f 33ff 	mov.w	r3, #4294967295
 80015a6:	2201      	movs	r2, #1
 80015a8:	4803      	ldr	r0, [pc, #12]	@ (80015b8 <__io_putchar+0x20>)
 80015aa:	f003 fa93 	bl	8004ad4 <HAL_UART_Transmit>
 return ch;
 80015ae:	687b      	ldr	r3, [r7, #4]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	200002f0 	.word	0x200002f0

080015bc <__io_getchar>:
GETCHAR_PROTOTYPE
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 uint8_t ch = 0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	71fb      	strb	r3, [r7, #7]
 __HAL_UART_CLEAR_OREFLAG(&huart2);
 80015c6:	2300      	movs	r3, #0
 80015c8:	603b      	str	r3, [r7, #0]
 80015ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001604 <__io_getchar+0x48>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	603b      	str	r3, [r7, #0]
 80015d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001604 <__io_getchar+0x48>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	603b      	str	r3, [r7, #0]
 80015da:	683b      	ldr	r3, [r7, #0]
 HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80015dc:	1df9      	adds	r1, r7, #7
 80015de:	f04f 33ff 	mov.w	r3, #4294967295
 80015e2:	2201      	movs	r2, #1
 80015e4:	4807      	ldr	r0, [pc, #28]	@ (8001604 <__io_getchar+0x48>)
 80015e6:	f003 fb00 	bl	8004bea <HAL_UART_Receive>
 HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80015ea:	1df9      	adds	r1, r7, #7
 80015ec:	f04f 33ff 	mov.w	r3, #4294967295
 80015f0:	2201      	movs	r2, #1
 80015f2:	4804      	ldr	r0, [pc, #16]	@ (8001604 <__io_getchar+0x48>)
 80015f4:	f003 fa6e 	bl	8004ad4 <HAL_UART_Transmit>
 return ch;
 80015f8:	79fb      	ldrb	r3, [r7, #7]
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	200002f0 	.word	0x200002f0

08001608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	setvbuf(stdin, NULL, _IONBF, 0);
 800160e:	4b5c      	ldr	r3, [pc, #368]	@ (8001780 <main+0x178>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	6858      	ldr	r0, [r3, #4]
 8001614:	2300      	movs	r3, #0
 8001616:	2202      	movs	r2, #2
 8001618:	2100      	movs	r1, #0
 800161a:	f004 fbd9 	bl	8005dd0 <setvbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800161e:	f000 fbcd 	bl	8001dbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001622:	f000 f8c7 	bl	80017b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001626:	f7ff fced 	bl	8001004 <MX_GPIO_Init>
  MX_ADC1_Init();
 800162a:	f7ff fc55 	bl	8000ed8 <MX_ADC1_Init>
  MX_I2C1_Init();
 800162e:	f7ff fd43 	bl	80010b8 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001632:	f000 fa71 	bl	8001b18 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001636:	f000 fb25 	bl	8001c84 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800163a:	2104      	movs	r1, #4
 800163c:	4851      	ldr	r0, [pc, #324]	@ (8001784 <main+0x17c>)
 800163e:	f002 fd71 	bl	8004124 <HAL_TIM_PWM_Start>

  HD44780_Init(2);
 8001642:	2002      	movs	r0, #2
 8001644:	f7ff fdae 	bl	80011a4 <HD44780_Init>
  HD44780_Clear();
 8001648:	f7ff fe30 	bl	80012ac <HD44780_Clear>
  HD44780_SetCursor(0,0);
 800164c:	2100      	movs	r1, #0
 800164e:	2000      	movs	r0, #0
 8001650:	f7ff fe42 	bl	80012d8 <HD44780_SetCursor>
  HD44780_PrintStr("Luka Cerneli");
 8001654:	484c      	ldr	r0, [pc, #304]	@ (8001788 <main+0x180>)
 8001656:	f7ff feb0 	bl	80013ba <HD44780_PrintStr>
  HD44780_SetCursor(0,1);
 800165a:	2101      	movs	r1, #1
 800165c:	2000      	movs	r0, #0
 800165e:	f7ff fe3b 	bl	80012d8 <HD44780_SetCursor>
  HD44780_PrintStr("0246104043");
 8001662:	484a      	ldr	r0, [pc, #296]	@ (800178c <main+0x184>)
 8001664:	f7ff fea9 	bl	80013ba <HD44780_PrintStr>
  HAL_Delay(1000);
 8001668:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800166c:	f000 fc18 	bl	8001ea0 <HAL_Delay>


  while (1)
  {
	  //potenciometar
	  HAL_ADC_Start(&hadc1);
 8001670:	4847      	ldr	r0, [pc, #284]	@ (8001790 <main+0x188>)
 8001672:	f000 fc7d 	bl	8001f70 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001676:	f04f 31ff 	mov.w	r1, #4294967295
 800167a:	4845      	ldr	r0, [pc, #276]	@ (8001790 <main+0x188>)
 800167c:	f000 fd4a 	bl	8002114 <HAL_ADC_PollForConversion>
	  uint32_t adcVrijednost = HAL_ADC_GetValue(&hadc1);
 8001680:	4843      	ldr	r0, [pc, #268]	@ (8001790 <main+0x188>)
 8001682:	f000 fdd2 	bl	800222a <HAL_ADC_GetValue>
 8001686:	60f8      	str	r0, [r7, #12]
	  //PWM buzzer
	  uint32_t period = 4095 - adcVrijednost;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 800168e:	330f      	adds	r3, #15
 8001690:	617b      	str	r3, [r7, #20]
	  if (period < 100) period = 100;
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	2b63      	cmp	r3, #99	@ 0x63
 8001696:	d801      	bhi.n	800169c <main+0x94>
 8001698:	2364      	movs	r3, #100	@ 0x64
 800169a:	617b      	str	r3, [r7, #20]
	  if (period > 9999) period = 9999;
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	f242 720f 	movw	r2, #9999	@ 0x270f
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d902      	bls.n	80016ac <main+0xa4>
 80016a6:	f242 730f 	movw	r3, #9999	@ 0x270f
 80016aa:	617b      	str	r3, [r7, #20]
	  //period-buzzer
	  __HAL_TIM_SET_AUTORELOAD(&htim3, period);
 80016ac:	4b35      	ldr	r3, [pc, #212]	@ (8001784 <main+0x17c>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	697a      	ldr	r2, [r7, #20]
 80016b2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80016b4:	4a33      	ldr	r2, [pc, #204]	@ (8001784 <main+0x17c>)
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	60d3      	str	r3, [r2, #12]
	  //dutycycle-buzzer
	  uint32_t RadniCikluspwm = period / 2;
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	085b      	lsrs	r3, r3, #1
 80016be:	60bb      	str	r3, [r7, #8]
	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, RadniCikluspwm);
 80016c0:	4b30      	ldr	r3, [pc, #192]	@ (8001784 <main+0x17c>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	68ba      	ldr	r2, [r7, #8]
 80016c6:	639a      	str	r2, [r3, #56]	@ 0x38
	  //buzzer-frekvencija
	  float FrekvencijaBuzzera = (float)16000000 / ((15 + 1) * (period + 1)) ;
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	3301      	adds	r3, #1
 80016cc:	011b      	lsls	r3, r3, #4
 80016ce:	ee07 3a90 	vmov	s15, r3
 80016d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016d6:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8001794 <main+0x18c>
 80016da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016de:	edc7 7a01 	vstr	s15, [r7, #4]
	  //ovisnost treptanja (LED-ice) o potenciometru
	  uint32_t periodLEDice = 1000 - (adcVrijednost / 4);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	089b      	lsrs	r3, r3, #2
 80016e6:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 80016ea:	613b      	str	r3, [r7, #16]
	  if (periodLEDice < 100) periodLEDice = 100;
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	2b63      	cmp	r3, #99	@ 0x63
 80016f0:	d801      	bhi.n	80016f6 <main+0xee>
 80016f2:	2364      	movs	r3, #100	@ 0x64
 80016f4:	613b      	str	r3, [r7, #16]
	  if (periodLEDice > 1000) periodLEDice = 1000;
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80016fc:	d902      	bls.n	8001704 <main+0xfc>
 80016fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001702:	613b      	str	r3, [r7, #16]
	  //LED upravljanje
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001704:	2201      	movs	r2, #1
 8001706:	2140      	movs	r1, #64	@ 0x40
 8001708:	4823      	ldr	r0, [pc, #140]	@ (8001798 <main+0x190>)
 800170a:	f001 fa6f 	bl	8002bec <HAL_GPIO_WritePin>
	  HAL_Delay(periodLEDice / 2);
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	085b      	lsrs	r3, r3, #1
 8001712:	4618      	mov	r0, r3
 8001714:	f000 fbc4 	bl	8001ea0 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001718:	2200      	movs	r2, #0
 800171a:	2140      	movs	r1, #64	@ 0x40
 800171c:	481e      	ldr	r0, [pc, #120]	@ (8001798 <main+0x190>)
 800171e:	f001 fa65 	bl	8002bec <HAL_GPIO_WritePin>
	  HAL_Delay(periodLEDice / 2);
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	085b      	lsrs	r3, r3, #1
 8001726:	4618      	mov	r0, r3
 8001728:	f000 fbba 	bl	8001ea0 <HAL_Delay>
	  //TeraTerm ispis vrijednosti
	  printf("ADC rawValue: %d\r\n", adcVrijednost);
 800172c:	68f9      	ldr	r1, [r7, #12]
 800172e:	481b      	ldr	r0, [pc, #108]	@ (800179c <main+0x194>)
 8001730:	f004 fb3c 	bl	8005dac <iprintf>
	  printf("Voltage: %.2f mV\r\n", ((float)adcVrijednost / 4095) * 3300);
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	ee07 3a90 	vmov	s15, r3
 800173a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800173e:	eddf 6a18 	vldr	s13, [pc, #96]	@ 80017a0 <main+0x198>
 8001742:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001746:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80017a4 <main+0x19c>
 800174a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800174e:	ee17 0a90 	vmov	r0, s15
 8001752:	f7fe ff19 	bl	8000588 <__aeabi_f2d>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	4813      	ldr	r0, [pc, #76]	@ (80017a8 <main+0x1a0>)
 800175c:	f004 fb26 	bl	8005dac <iprintf>
	  printf("Frekvencija Buzzera: %.2f Hz/r/n", FrekvencijaBuzzera);
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f7fe ff11 	bl	8000588 <__aeabi_f2d>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	4810      	ldr	r0, [pc, #64]	@ (80017ac <main+0x1a4>)
 800176c:	f004 fb1e 	bl	8005dac <iprintf>
	  printf("Period blinkanja LED-ice: %lu ms\r\n", periodLEDice);
 8001770:	6939      	ldr	r1, [r7, #16]
 8001772:	480f      	ldr	r0, [pc, #60]	@ (80017b0 <main+0x1a8>)
 8001774:	f004 fb1a 	bl	8005dac <iprintf>
	  HAL_Delay(200);
 8001778:	20c8      	movs	r0, #200	@ 0xc8
 800177a:	f000 fb91 	bl	8001ea0 <HAL_Delay>
  {
 800177e:	e777      	b.n	8001670 <main+0x68>
 8001780:	20000028 	.word	0x20000028
 8001784:	200002a8 	.word	0x200002a8
 8001788:	08007e30 	.word	0x08007e30
 800178c:	08007e40 	.word	0x08007e40
 8001790:	20000200 	.word	0x20000200
 8001794:	4b742400 	.word	0x4b742400
 8001798:	40020000 	.word	0x40020000
 800179c:	08007e4c 	.word	0x08007e4c
 80017a0:	457ff000 	.word	0x457ff000
 80017a4:	454e4000 	.word	0x454e4000
 80017a8:	08007e60 	.word	0x08007e60
 80017ac:	08007e74 	.word	0x08007e74
 80017b0:	08007e98 	.word	0x08007e98

080017b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b094      	sub	sp, #80	@ 0x50
 80017b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ba:	f107 031c 	add.w	r3, r7, #28
 80017be:	2234      	movs	r2, #52	@ 0x34
 80017c0:	2100      	movs	r1, #0
 80017c2:	4618      	mov	r0, r3
 80017c4:	f004 fbfb 	bl	8005fbe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017c8:	f107 0308 	add.w	r3, r7, #8
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	605a      	str	r2, [r3, #4]
 80017d2:	609a      	str	r2, [r3, #8]
 80017d4:	60da      	str	r2, [r3, #12]
 80017d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017d8:	2300      	movs	r3, #0
 80017da:	607b      	str	r3, [r7, #4]
 80017dc:	4b23      	ldr	r3, [pc, #140]	@ (800186c <SystemClock_Config+0xb8>)
 80017de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e0:	4a22      	ldr	r2, [pc, #136]	@ (800186c <SystemClock_Config+0xb8>)
 80017e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80017e8:	4b20      	ldr	r3, [pc, #128]	@ (800186c <SystemClock_Config+0xb8>)
 80017ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017f0:	607b      	str	r3, [r7, #4]
 80017f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80017f4:	2300      	movs	r3, #0
 80017f6:	603b      	str	r3, [r7, #0]
 80017f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001870 <SystemClock_Config+0xbc>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001800:	4a1b      	ldr	r2, [pc, #108]	@ (8001870 <SystemClock_Config+0xbc>)
 8001802:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001806:	6013      	str	r3, [r2, #0]
 8001808:	4b19      	ldr	r3, [pc, #100]	@ (8001870 <SystemClock_Config+0xbc>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001810:	603b      	str	r3, [r7, #0]
 8001812:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001814:	2302      	movs	r3, #2
 8001816:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001818:	2301      	movs	r3, #1
 800181a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800181c:	2310      	movs	r3, #16
 800181e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001820:	2300      	movs	r3, #0
 8001822:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001824:	f107 031c 	add.w	r3, r7, #28
 8001828:	4618      	mov	r0, r3
 800182a:	f002 f98d 	bl	8003b48 <HAL_RCC_OscConfig>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001834:	f000 f81e 	bl	8001874 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001838:	230f      	movs	r3, #15
 800183a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800183c:	2300      	movs	r3, #0
 800183e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001840:	2300      	movs	r3, #0
 8001842:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001844:	2300      	movs	r3, #0
 8001846:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001848:	2300      	movs	r3, #0
 800184a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800184c:	f107 0308 	add.w	r3, r7, #8
 8001850:	2100      	movs	r1, #0
 8001852:	4618      	mov	r0, r3
 8001854:	f001 feb4 	bl	80035c0 <HAL_RCC_ClockConfig>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800185e:	f000 f809 	bl	8001874 <Error_Handler>
  }
}
 8001862:	bf00      	nop
 8001864:	3750      	adds	r7, #80	@ 0x50
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40023800 	.word	0x40023800
 8001870:	40007000 	.word	0x40007000

08001874 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001878:	b672      	cpsid	i
}
 800187a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800187c:	bf00      	nop
 800187e:	e7fd      	b.n	800187c <Error_Handler+0x8>

08001880 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	607b      	str	r3, [r7, #4]
 800188a:	4b10      	ldr	r3, [pc, #64]	@ (80018cc <HAL_MspInit+0x4c>)
 800188c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800188e:	4a0f      	ldr	r2, [pc, #60]	@ (80018cc <HAL_MspInit+0x4c>)
 8001890:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001894:	6453      	str	r3, [r2, #68]	@ 0x44
 8001896:	4b0d      	ldr	r3, [pc, #52]	@ (80018cc <HAL_MspInit+0x4c>)
 8001898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800189a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800189e:	607b      	str	r3, [r7, #4]
 80018a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	603b      	str	r3, [r7, #0]
 80018a6:	4b09      	ldr	r3, [pc, #36]	@ (80018cc <HAL_MspInit+0x4c>)
 80018a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018aa:	4a08      	ldr	r2, [pc, #32]	@ (80018cc <HAL_MspInit+0x4c>)
 80018ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018b2:	4b06      	ldr	r3, [pc, #24]	@ (80018cc <HAL_MspInit+0x4c>)
 80018b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ba:	603b      	str	r3, [r7, #0]
 80018bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018be:	bf00      	nop
 80018c0:	370c      	adds	r7, #12
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	40023800 	.word	0x40023800

080018d0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	4603      	mov	r3, r0
 80018d8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_10){
 80018da:	88fb      	ldrh	r3, [r7, #6]
 80018dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018e0:	d103      	bne.n	80018ea <HAL_GPIO_EXTI_Callback+0x1a>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 80018e2:	2140      	movs	r1, #64	@ 0x40
 80018e4:	4803      	ldr	r0, [pc, #12]	@ (80018f4 <HAL_GPIO_EXTI_Callback+0x24>)
 80018e6:	f001 f99a 	bl	8002c1e <HAL_GPIO_TogglePin>
	}
}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40020000 	.word	0x40020000

080018f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018fc:	bf00      	nop
 80018fe:	e7fd      	b.n	80018fc <NMI_Handler+0x4>

08001900 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001904:	bf00      	nop
 8001906:	e7fd      	b.n	8001904 <HardFault_Handler+0x4>

08001908 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800190c:	bf00      	nop
 800190e:	e7fd      	b.n	800190c <MemManage_Handler+0x4>

08001910 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001914:	bf00      	nop
 8001916:	e7fd      	b.n	8001914 <BusFault_Handler+0x4>

08001918 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800191c:	bf00      	nop
 800191e:	e7fd      	b.n	800191c <UsageFault_Handler+0x4>

08001920 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001924:	bf00      	nop
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr

0800192e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800192e:	b480      	push	{r7}
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001940:	bf00      	nop
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr

0800194a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800194e:	f000 fa87 	bl	8001e60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}

08001956 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800195a:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800195e:	f001 f979 	bl	8002c54 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001962:	bf00      	nop
 8001964:	bd80      	pop	{r7, pc}

08001966 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001966:	b480      	push	{r7}
 8001968:	af00      	add	r7, sp, #0
  return 1;
 800196a:	2301      	movs	r3, #1
}
 800196c:	4618      	mov	r0, r3
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr

08001976 <_kill>:

int _kill(int pid, int sig)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b082      	sub	sp, #8
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
 800197e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001980:	f004 fb70 	bl	8006064 <__errno>
 8001984:	4603      	mov	r3, r0
 8001986:	2216      	movs	r2, #22
 8001988:	601a      	str	r2, [r3, #0]
  return -1;
 800198a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800198e:	4618      	mov	r0, r3
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <_exit>:

void _exit (int status)
{
 8001996:	b580      	push	{r7, lr}
 8001998:	b082      	sub	sp, #8
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800199e:	f04f 31ff 	mov.w	r1, #4294967295
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f7ff ffe7 	bl	8001976 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019a8:	bf00      	nop
 80019aa:	e7fd      	b.n	80019a8 <_exit+0x12>

080019ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]
 80019bc:	e00a      	b.n	80019d4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019be:	f7ff fdfd 	bl	80015bc <__io_getchar>
 80019c2:	4601      	mov	r1, r0
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	1c5a      	adds	r2, r3, #1
 80019c8:	60ba      	str	r2, [r7, #8]
 80019ca:	b2ca      	uxtb	r2, r1
 80019cc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	3301      	adds	r3, #1
 80019d2:	617b      	str	r3, [r7, #20]
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	429a      	cmp	r2, r3
 80019da:	dbf0      	blt.n	80019be <_read+0x12>
  }

  return len;
 80019dc:	687b      	ldr	r3, [r7, #4]
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3718      	adds	r7, #24
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b086      	sub	sp, #24
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	60f8      	str	r0, [r7, #12]
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f2:	2300      	movs	r3, #0
 80019f4:	617b      	str	r3, [r7, #20]
 80019f6:	e009      	b.n	8001a0c <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	1c5a      	adds	r2, r3, #1
 80019fc:	60ba      	str	r2, [r7, #8]
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff fdc9 	bl	8001598 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	3301      	adds	r3, #1
 8001a0a:	617b      	str	r3, [r7, #20]
 8001a0c:	697a      	ldr	r2, [r7, #20]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	dbf1      	blt.n	80019f8 <_write+0x12>
  }
  return len;
 8001a14:	687b      	ldr	r3, [r7, #4]
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3718      	adds	r7, #24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <_close>:

int _close(int file)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	b083      	sub	sp, #12
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr

08001a36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a36:	b480      	push	{r7}
 8001a38:	b083      	sub	sp, #12
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
 8001a3e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a46:	605a      	str	r2, [r3, #4]
  return 0;
 8001a48:	2300      	movs	r3, #0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr

08001a56 <_isatty>:

int _isatty(int file)
{
 8001a56:	b480      	push	{r7}
 8001a58:	b083      	sub	sp, #12
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a5e:	2301      	movs	r3, #1
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b085      	sub	sp, #20
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	60f8      	str	r0, [r7, #12]
 8001a74:	60b9      	str	r1, [r7, #8]
 8001a76:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3714      	adds	r7, #20
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
	...

08001a88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a90:	4a14      	ldr	r2, [pc, #80]	@ (8001ae4 <_sbrk+0x5c>)
 8001a92:	4b15      	ldr	r3, [pc, #84]	@ (8001ae8 <_sbrk+0x60>)
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a9c:	4b13      	ldr	r3, [pc, #76]	@ (8001aec <_sbrk+0x64>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d102      	bne.n	8001aaa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aa4:	4b11      	ldr	r3, [pc, #68]	@ (8001aec <_sbrk+0x64>)
 8001aa6:	4a12      	ldr	r2, [pc, #72]	@ (8001af0 <_sbrk+0x68>)
 8001aa8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aaa:	4b10      	ldr	r3, [pc, #64]	@ (8001aec <_sbrk+0x64>)
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	693a      	ldr	r2, [r7, #16]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d207      	bcs.n	8001ac8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ab8:	f004 fad4 	bl	8006064 <__errno>
 8001abc:	4603      	mov	r3, r0
 8001abe:	220c      	movs	r2, #12
 8001ac0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac6:	e009      	b.n	8001adc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ac8:	4b08      	ldr	r3, [pc, #32]	@ (8001aec <_sbrk+0x64>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ace:	4b07      	ldr	r3, [pc, #28]	@ (8001aec <_sbrk+0x64>)
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	4a05      	ldr	r2, [pc, #20]	@ (8001aec <_sbrk+0x64>)
 8001ad8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ada:	68fb      	ldr	r3, [r7, #12]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20020000 	.word	0x20020000
 8001ae8:	00000400 	.word	0x00000400
 8001aec:	200002a4 	.word	0x200002a4
 8001af0:	20000488 	.word	0x20000488

08001af4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001af8:	4b06      	ldr	r3, [pc, #24]	@ (8001b14 <SystemInit+0x20>)
 8001afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001afe:	4a05      	ldr	r2, [pc, #20]	@ (8001b14 <SystemInit+0x20>)
 8001b00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08a      	sub	sp, #40	@ 0x28
 8001b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b1e:	f107 0320 	add.w	r3, r7, #32
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b28:	1d3b      	adds	r3, r7, #4
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	601a      	str	r2, [r3, #0]
 8001b2e:	605a      	str	r2, [r3, #4]
 8001b30:	609a      	str	r2, [r3, #8]
 8001b32:	60da      	str	r2, [r3, #12]
 8001b34:	611a      	str	r2, [r3, #16]
 8001b36:	615a      	str	r2, [r3, #20]
 8001b38:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b3a:	4b22      	ldr	r3, [pc, #136]	@ (8001bc4 <MX_TIM3_Init+0xac>)
 8001b3c:	4a22      	ldr	r2, [pc, #136]	@ (8001bc8 <MX_TIM3_Init+0xb0>)
 8001b3e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8001b40:	4b20      	ldr	r3, [pc, #128]	@ (8001bc4 <MX_TIM3_Init+0xac>)
 8001b42:	220f      	movs	r2, #15
 8001b44:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b46:	4b1f      	ldr	r3, [pc, #124]	@ (8001bc4 <MX_TIM3_Init+0xac>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001b4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001bc4 <MX_TIM3_Init+0xac>)
 8001b4e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b52:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b54:	4b1b      	ldr	r3, [pc, #108]	@ (8001bc4 <MX_TIM3_Init+0xac>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b5a:	4b1a      	ldr	r3, [pc, #104]	@ (8001bc4 <MX_TIM3_Init+0xac>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b60:	4818      	ldr	r0, [pc, #96]	@ (8001bc4 <MX_TIM3_Init+0xac>)
 8001b62:	f002 fa8f 	bl	8004084 <HAL_TIM_PWM_Init>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001b6c:	f7ff fe82 	bl	8001874 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b70:	2300      	movs	r3, #0
 8001b72:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b74:	2300      	movs	r3, #0
 8001b76:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b78:	f107 0320 	add.w	r3, r7, #32
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4811      	ldr	r0, [pc, #68]	@ (8001bc4 <MX_TIM3_Init+0xac>)
 8001b80:	f002 fedc 	bl	800493c <HAL_TIMEx_MasterConfigSynchronization>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001b8a:	f7ff fe73 	bl	8001874 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b8e:	2360      	movs	r3, #96	@ 0x60
 8001b90:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8001b92:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001b96:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ba0:	1d3b      	adds	r3, r7, #4
 8001ba2:	2204      	movs	r2, #4
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	4807      	ldr	r0, [pc, #28]	@ (8001bc4 <MX_TIM3_Init+0xac>)
 8001ba8:	f002 fb84 	bl	80042b4 <HAL_TIM_PWM_ConfigChannel>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001bb2:	f7ff fe5f 	bl	8001874 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001bb6:	4803      	ldr	r0, [pc, #12]	@ (8001bc4 <MX_TIM3_Init+0xac>)
 8001bb8:	f000 f82a 	bl	8001c10 <HAL_TIM_MspPostInit>

}
 8001bbc:	bf00      	nop
 8001bbe:	3728      	adds	r7, #40	@ 0x28
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	200002a8 	.word	0x200002a8
 8001bc8:	40000400 	.word	0x40000400

08001bcc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a0b      	ldr	r2, [pc, #44]	@ (8001c08 <HAL_TIM_PWM_MspInit+0x3c>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d10d      	bne.n	8001bfa <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	4b0a      	ldr	r3, [pc, #40]	@ (8001c0c <HAL_TIM_PWM_MspInit+0x40>)
 8001be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be6:	4a09      	ldr	r2, [pc, #36]	@ (8001c0c <HAL_TIM_PWM_MspInit+0x40>)
 8001be8:	f043 0302 	orr.w	r3, r3, #2
 8001bec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bee:	4b07      	ldr	r3, [pc, #28]	@ (8001c0c <HAL_TIM_PWM_MspInit+0x40>)
 8001bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf2:	f003 0302 	and.w	r3, r3, #2
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001bfa:	bf00      	nop
 8001bfc:	3714      	adds	r7, #20
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	40000400 	.word	0x40000400
 8001c0c:	40023800 	.word	0x40023800

08001c10 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b088      	sub	sp, #32
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c18:	f107 030c 	add.w	r3, r7, #12
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	60da      	str	r2, [r3, #12]
 8001c26:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a12      	ldr	r2, [pc, #72]	@ (8001c78 <HAL_TIM_MspPostInit+0x68>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d11d      	bne.n	8001c6e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	60bb      	str	r3, [r7, #8]
 8001c36:	4b11      	ldr	r3, [pc, #68]	@ (8001c7c <HAL_TIM_MspPostInit+0x6c>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3a:	4a10      	ldr	r2, [pc, #64]	@ (8001c7c <HAL_TIM_MspPostInit+0x6c>)
 8001c3c:	f043 0301 	orr.w	r3, r3, #1
 8001c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c42:	4b0e      	ldr	r3, [pc, #56]	@ (8001c7c <HAL_TIM_MspPostInit+0x6c>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c46:	f003 0301 	and.w	r3, r3, #1
 8001c4a:	60bb      	str	r3, [r7, #8]
 8001c4c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001c4e:	2380      	movs	r3, #128	@ 0x80
 8001c50:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c52:	2302      	movs	r3, #2
 8001c54:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c56:	2300      	movs	r3, #0
 8001c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c62:	f107 030c 	add.w	r3, r7, #12
 8001c66:	4619      	mov	r1, r3
 8001c68:	4805      	ldr	r0, [pc, #20]	@ (8001c80 <HAL_TIM_MspPostInit+0x70>)
 8001c6a:	f000 fe2b 	bl	80028c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001c6e:	bf00      	nop
 8001c70:	3720      	adds	r7, #32
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	40000400 	.word	0x40000400
 8001c7c:	40023800 	.word	0x40023800
 8001c80:	40020000 	.word	0x40020000

08001c84 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c88:	4b11      	ldr	r3, [pc, #68]	@ (8001cd0 <MX_USART2_UART_Init+0x4c>)
 8001c8a:	4a12      	ldr	r2, [pc, #72]	@ (8001cd4 <MX_USART2_UART_Init+0x50>)
 8001c8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001c8e:	4b10      	ldr	r3, [pc, #64]	@ (8001cd0 <MX_USART2_UART_Init+0x4c>)
 8001c90:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001c94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c96:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd0 <MX_USART2_UART_Init+0x4c>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd0 <MX_USART2_UART_Init+0x4c>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ca2:	4b0b      	ldr	r3, [pc, #44]	@ (8001cd0 <MX_USART2_UART_Init+0x4c>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ca8:	4b09      	ldr	r3, [pc, #36]	@ (8001cd0 <MX_USART2_UART_Init+0x4c>)
 8001caa:	220c      	movs	r2, #12
 8001cac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cae:	4b08      	ldr	r3, [pc, #32]	@ (8001cd0 <MX_USART2_UART_Init+0x4c>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cb4:	4b06      	ldr	r3, [pc, #24]	@ (8001cd0 <MX_USART2_UART_Init+0x4c>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cba:	4805      	ldr	r0, [pc, #20]	@ (8001cd0 <MX_USART2_UART_Init+0x4c>)
 8001cbc:	f002 feba 	bl	8004a34 <HAL_UART_Init>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001cc6:	f7ff fdd5 	bl	8001874 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cca:	bf00      	nop
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	200002f0 	.word	0x200002f0
 8001cd4:	40004400 	.word	0x40004400

08001cd8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b08a      	sub	sp, #40	@ 0x28
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce0:	f107 0314 	add.w	r3, r7, #20
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	605a      	str	r2, [r3, #4]
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	60da      	str	r2, [r3, #12]
 8001cee:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a19      	ldr	r2, [pc, #100]	@ (8001d5c <HAL_UART_MspInit+0x84>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d12b      	bne.n	8001d52 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	613b      	str	r3, [r7, #16]
 8001cfe:	4b18      	ldr	r3, [pc, #96]	@ (8001d60 <HAL_UART_MspInit+0x88>)
 8001d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d02:	4a17      	ldr	r2, [pc, #92]	@ (8001d60 <HAL_UART_MspInit+0x88>)
 8001d04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d08:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d0a:	4b15      	ldr	r3, [pc, #84]	@ (8001d60 <HAL_UART_MspInit+0x88>)
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d12:	613b      	str	r3, [r7, #16]
 8001d14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	60fb      	str	r3, [r7, #12]
 8001d1a:	4b11      	ldr	r3, [pc, #68]	@ (8001d60 <HAL_UART_MspInit+0x88>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1e:	4a10      	ldr	r2, [pc, #64]	@ (8001d60 <HAL_UART_MspInit+0x88>)
 8001d20:	f043 0301 	orr.w	r3, r3, #1
 8001d24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d26:	4b0e      	ldr	r3, [pc, #56]	@ (8001d60 <HAL_UART_MspInit+0x88>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d32:	230c      	movs	r3, #12
 8001d34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d36:	2302      	movs	r3, #2
 8001d38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d42:	2307      	movs	r3, #7
 8001d44:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d46:	f107 0314 	add.w	r3, r7, #20
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4805      	ldr	r0, [pc, #20]	@ (8001d64 <HAL_UART_MspInit+0x8c>)
 8001d4e:	f000 fdb9 	bl	80028c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001d52:	bf00      	nop
 8001d54:	3728      	adds	r7, #40	@ 0x28
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40004400 	.word	0x40004400
 8001d60:	40023800 	.word	0x40023800
 8001d64:	40020000 	.word	0x40020000

08001d68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001d68:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001da0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d6c:	f7ff fec2 	bl	8001af4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d70:	480c      	ldr	r0, [pc, #48]	@ (8001da4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d72:	490d      	ldr	r1, [pc, #52]	@ (8001da8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d74:	4a0d      	ldr	r2, [pc, #52]	@ (8001dac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d78:	e002      	b.n	8001d80 <LoopCopyDataInit>

08001d7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d7e:	3304      	adds	r3, #4

08001d80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d84:	d3f9      	bcc.n	8001d7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d86:	4a0a      	ldr	r2, [pc, #40]	@ (8001db0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d88:	4c0a      	ldr	r4, [pc, #40]	@ (8001db4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d8c:	e001      	b.n	8001d92 <LoopFillZerobss>

08001d8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d90:	3204      	adds	r2, #4

08001d92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d94:	d3fb      	bcc.n	8001d8e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001d96:	f004 f96b 	bl	8006070 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d9a:	f7ff fc35 	bl	8001608 <main>
  bx  lr    
 8001d9e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001da0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001da4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001da8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001dac:	08008258 	.word	0x08008258
  ldr r2, =_sbss
 8001db0:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001db4:	20000488 	.word	0x20000488

08001db8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001db8:	e7fe      	b.n	8001db8 <ADC_IRQHandler>
	...

08001dbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001dc0:	4b0e      	ldr	r3, [pc, #56]	@ (8001dfc <HAL_Init+0x40>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a0d      	ldr	r2, [pc, #52]	@ (8001dfc <HAL_Init+0x40>)
 8001dc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8001dfc <HAL_Init+0x40>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a0a      	ldr	r2, [pc, #40]	@ (8001dfc <HAL_Init+0x40>)
 8001dd2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dd6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dd8:	4b08      	ldr	r3, [pc, #32]	@ (8001dfc <HAL_Init+0x40>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a07      	ldr	r2, [pc, #28]	@ (8001dfc <HAL_Init+0x40>)
 8001dde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001de2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001de4:	2003      	movs	r0, #3
 8001de6:	f000 fd2b 	bl	8002840 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dea:	200f      	movs	r0, #15
 8001dec:	f000 f808 	bl	8001e00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001df0:	f7ff fd46 	bl	8001880 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	40023c00 	.word	0x40023c00

08001e00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e08:	4b12      	ldr	r3, [pc, #72]	@ (8001e54 <HAL_InitTick+0x54>)
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	4b12      	ldr	r3, [pc, #72]	@ (8001e58 <HAL_InitTick+0x58>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	4619      	mov	r1, r3
 8001e12:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e16:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f000 fd43 	bl	80028aa <HAL_SYSTICK_Config>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e00e      	b.n	8001e4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2b0f      	cmp	r3, #15
 8001e32:	d80a      	bhi.n	8001e4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e34:	2200      	movs	r2, #0
 8001e36:	6879      	ldr	r1, [r7, #4]
 8001e38:	f04f 30ff 	mov.w	r0, #4294967295
 8001e3c:	f000 fd0b 	bl	8002856 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e40:	4a06      	ldr	r2, [pc, #24]	@ (8001e5c <HAL_InitTick+0x5c>)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e46:	2300      	movs	r3, #0
 8001e48:	e000      	b.n	8001e4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	20000010 	.word	0x20000010
 8001e58:	20000018 	.word	0x20000018
 8001e5c:	20000014 	.word	0x20000014

08001e60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e64:	4b06      	ldr	r3, [pc, #24]	@ (8001e80 <HAL_IncTick+0x20>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	461a      	mov	r2, r3
 8001e6a:	4b06      	ldr	r3, [pc, #24]	@ (8001e84 <HAL_IncTick+0x24>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4413      	add	r3, r2
 8001e70:	4a04      	ldr	r2, [pc, #16]	@ (8001e84 <HAL_IncTick+0x24>)
 8001e72:	6013      	str	r3, [r2, #0]
}
 8001e74:	bf00      	nop
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	20000018 	.word	0x20000018
 8001e84:	20000338 	.word	0x20000338

08001e88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e8c:	4b03      	ldr	r3, [pc, #12]	@ (8001e9c <HAL_GetTick+0x14>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	20000338 	.word	0x20000338

08001ea0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ea8:	f7ff ffee 	bl	8001e88 <HAL_GetTick>
 8001eac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eb8:	d005      	beq.n	8001ec6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eba:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee4 <HAL_Delay+0x44>)
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	4413      	add	r3, r2
 8001ec4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ec6:	bf00      	nop
 8001ec8:	f7ff ffde 	bl	8001e88 <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	68fa      	ldr	r2, [r7, #12]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d8f7      	bhi.n	8001ec8 <HAL_Delay+0x28>
  {
  }
}
 8001ed8:	bf00      	nop
 8001eda:	bf00      	nop
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	20000018 	.word	0x20000018

08001ee8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d101      	bne.n	8001efe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e033      	b.n	8001f66 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d109      	bne.n	8001f1a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	f7ff f838 	bl	8000f7c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1e:	f003 0310 	and.w	r3, r3, #16
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d118      	bne.n	8001f58 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f2e:	f023 0302 	bic.w	r3, r3, #2
 8001f32:	f043 0202 	orr.w	r2, r3, #2
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f000 fab4 	bl	80024a8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4a:	f023 0303 	bic.w	r3, r3, #3
 8001f4e:	f043 0201 	orr.w	r2, r3, #1
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f56:	e001      	b.n	8001f5c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d101      	bne.n	8001f8a <HAL_ADC_Start+0x1a>
 8001f86:	2302      	movs	r3, #2
 8001f88:	e0b2      	b.n	80020f0 <HAL_ADC_Start+0x180>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	f003 0301 	and.w	r3, r3, #1
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d018      	beq.n	8001fd2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	689a      	ldr	r2, [r3, #8]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f042 0201 	orr.w	r2, r2, #1
 8001fae:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001fb0:	4b52      	ldr	r3, [pc, #328]	@ (80020fc <HAL_ADC_Start+0x18c>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a52      	ldr	r2, [pc, #328]	@ (8002100 <HAL_ADC_Start+0x190>)
 8001fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fba:	0c9a      	lsrs	r2, r3, #18
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	4413      	add	r3, r2
 8001fc2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001fc4:	e002      	b.n	8001fcc <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	3b01      	subs	r3, #1
 8001fca:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d1f9      	bne.n	8001fc6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	f003 0301 	and.w	r3, r3, #1
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d17a      	bne.n	80020d6 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001fe8:	f023 0301 	bic.w	r3, r3, #1
 8001fec:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d007      	beq.n	8002012 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002006:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800200a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002016:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800201a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800201e:	d106      	bne.n	800202e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002024:	f023 0206 	bic.w	r2, r3, #6
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	645a      	str	r2, [r3, #68]	@ 0x44
 800202c:	e002      	b.n	8002034 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2200      	movs	r2, #0
 8002032:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2200      	movs	r2, #0
 8002038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800203c:	4b31      	ldr	r3, [pc, #196]	@ (8002104 <HAL_ADC_Start+0x194>)
 800203e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002048:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f003 031f 	and.w	r3, r3, #31
 8002052:	2b00      	cmp	r3, #0
 8002054:	d12a      	bne.n	80020ac <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a2b      	ldr	r2, [pc, #172]	@ (8002108 <HAL_ADC_Start+0x198>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d015      	beq.n	800208c <HAL_ADC_Start+0x11c>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a29      	ldr	r2, [pc, #164]	@ (800210c <HAL_ADC_Start+0x19c>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d105      	bne.n	8002076 <HAL_ADC_Start+0x106>
 800206a:	4b26      	ldr	r3, [pc, #152]	@ (8002104 <HAL_ADC_Start+0x194>)
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	f003 031f 	and.w	r3, r3, #31
 8002072:	2b00      	cmp	r3, #0
 8002074:	d00a      	beq.n	800208c <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a25      	ldr	r2, [pc, #148]	@ (8002110 <HAL_ADC_Start+0x1a0>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d136      	bne.n	80020ee <HAL_ADC_Start+0x17e>
 8002080:	4b20      	ldr	r3, [pc, #128]	@ (8002104 <HAL_ADC_Start+0x194>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f003 0310 	and.w	r3, r3, #16
 8002088:	2b00      	cmp	r3, #0
 800208a:	d130      	bne.n	80020ee <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d129      	bne.n	80020ee <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	689a      	ldr	r2, [r3, #8]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80020a8:	609a      	str	r2, [r3, #8]
 80020aa:	e020      	b.n	80020ee <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a15      	ldr	r2, [pc, #84]	@ (8002108 <HAL_ADC_Start+0x198>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d11b      	bne.n	80020ee <HAL_ADC_Start+0x17e>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d114      	bne.n	80020ee <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	689a      	ldr	r2, [r3, #8]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	e00b      	b.n	80020ee <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020da:	f043 0210 	orr.w	r2, r3, #16
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e6:	f043 0201 	orr.w	r2, r3, #1
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3714      	adds	r7, #20
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr
 80020fc:	20000010 	.word	0x20000010
 8002100:	431bde83 	.word	0x431bde83
 8002104:	40012300 	.word	0x40012300
 8002108:	40012000 	.word	0x40012000
 800210c:	40012100 	.word	0x40012100
 8002110:	40012200 	.word	0x40012200

08002114 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b084      	sub	sp, #16
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800211e:	2300      	movs	r3, #0
 8002120:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800212c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002130:	d113      	bne.n	800215a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800213c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002140:	d10b      	bne.n	800215a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002146:	f043 0220 	orr.w	r2, r3, #32
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e063      	b.n	8002222 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800215a:	f7ff fe95 	bl	8001e88 <HAL_GetTick>
 800215e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002160:	e021      	b.n	80021a6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002168:	d01d      	beq.n	80021a6 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d007      	beq.n	8002180 <HAL_ADC_PollForConversion+0x6c>
 8002170:	f7ff fe8a 	bl	8001e88 <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	683a      	ldr	r2, [r7, #0]
 800217c:	429a      	cmp	r2, r3
 800217e:	d212      	bcs.n	80021a6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0302 	and.w	r3, r3, #2
 800218a:	2b02      	cmp	r3, #2
 800218c:	d00b      	beq.n	80021a6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002192:	f043 0204 	orr.w	r2, r3, #4
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e03d      	b.n	8002222 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f003 0302 	and.w	r3, r3, #2
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d1d6      	bne.n	8002162 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f06f 0212 	mvn.w	r2, #18
 80021bc:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d123      	bne.n	8002220 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d11f      	bne.n	8002220 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021e6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d006      	beq.n	80021fc <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d111      	bne.n	8002220 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002200:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002210:	2b00      	cmp	r3, #0
 8002212:	d105      	bne.n	8002220 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002218:	f043 0201 	orr.w	r2, r3, #1
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}

0800222a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800222a:	b480      	push	{r7}
 800222c:	b083      	sub	sp, #12
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002238:	4618      	mov	r0, r3
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800224e:	2300      	movs	r3, #0
 8002250:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002258:	2b01      	cmp	r3, #1
 800225a:	d101      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x1c>
 800225c:	2302      	movs	r3, #2
 800225e:	e113      	b.n	8002488 <HAL_ADC_ConfigChannel+0x244>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2b09      	cmp	r3, #9
 800226e:	d925      	bls.n	80022bc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	68d9      	ldr	r1, [r3, #12]
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	b29b      	uxth	r3, r3
 800227c:	461a      	mov	r2, r3
 800227e:	4613      	mov	r3, r2
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	4413      	add	r3, r2
 8002284:	3b1e      	subs	r3, #30
 8002286:	2207      	movs	r2, #7
 8002288:	fa02 f303 	lsl.w	r3, r2, r3
 800228c:	43da      	mvns	r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	400a      	ands	r2, r1
 8002294:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	68d9      	ldr	r1, [r3, #12]
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	689a      	ldr	r2, [r3, #8]
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	4618      	mov	r0, r3
 80022a8:	4603      	mov	r3, r0
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	4403      	add	r3, r0
 80022ae:	3b1e      	subs	r3, #30
 80022b0:	409a      	lsls	r2, r3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	430a      	orrs	r2, r1
 80022b8:	60da      	str	r2, [r3, #12]
 80022ba:	e022      	b.n	8002302 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	6919      	ldr	r1, [r3, #16]
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	461a      	mov	r2, r3
 80022ca:	4613      	mov	r3, r2
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	4413      	add	r3, r2
 80022d0:	2207      	movs	r2, #7
 80022d2:	fa02 f303 	lsl.w	r3, r2, r3
 80022d6:	43da      	mvns	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	400a      	ands	r2, r1
 80022de:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	6919      	ldr	r1, [r3, #16]
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	689a      	ldr	r2, [r3, #8]
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	4618      	mov	r0, r3
 80022f2:	4603      	mov	r3, r0
 80022f4:	005b      	lsls	r3, r3, #1
 80022f6:	4403      	add	r3, r0
 80022f8:	409a      	lsls	r2, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	430a      	orrs	r2, r1
 8002300:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2b06      	cmp	r3, #6
 8002308:	d824      	bhi.n	8002354 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685a      	ldr	r2, [r3, #4]
 8002314:	4613      	mov	r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	4413      	add	r3, r2
 800231a:	3b05      	subs	r3, #5
 800231c:	221f      	movs	r2, #31
 800231e:	fa02 f303 	lsl.w	r3, r2, r3
 8002322:	43da      	mvns	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	400a      	ands	r2, r1
 800232a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	b29b      	uxth	r3, r3
 8002338:	4618      	mov	r0, r3
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	685a      	ldr	r2, [r3, #4]
 800233e:	4613      	mov	r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	4413      	add	r3, r2
 8002344:	3b05      	subs	r3, #5
 8002346:	fa00 f203 	lsl.w	r2, r0, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	430a      	orrs	r2, r1
 8002350:	635a      	str	r2, [r3, #52]	@ 0x34
 8002352:	e04c      	b.n	80023ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	2b0c      	cmp	r3, #12
 800235a:	d824      	bhi.n	80023a6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685a      	ldr	r2, [r3, #4]
 8002366:	4613      	mov	r3, r2
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	4413      	add	r3, r2
 800236c:	3b23      	subs	r3, #35	@ 0x23
 800236e:	221f      	movs	r2, #31
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	43da      	mvns	r2, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	400a      	ands	r2, r1
 800237c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	b29b      	uxth	r3, r3
 800238a:	4618      	mov	r0, r3
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685a      	ldr	r2, [r3, #4]
 8002390:	4613      	mov	r3, r2
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	4413      	add	r3, r2
 8002396:	3b23      	subs	r3, #35	@ 0x23
 8002398:	fa00 f203 	lsl.w	r2, r0, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	430a      	orrs	r2, r1
 80023a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80023a4:	e023      	b.n	80023ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685a      	ldr	r2, [r3, #4]
 80023b0:	4613      	mov	r3, r2
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	4413      	add	r3, r2
 80023b6:	3b41      	subs	r3, #65	@ 0x41
 80023b8:	221f      	movs	r2, #31
 80023ba:	fa02 f303 	lsl.w	r3, r2, r3
 80023be:	43da      	mvns	r2, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	400a      	ands	r2, r1
 80023c6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	4618      	mov	r0, r3
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685a      	ldr	r2, [r3, #4]
 80023da:	4613      	mov	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	4413      	add	r3, r2
 80023e0:	3b41      	subs	r3, #65	@ 0x41
 80023e2:	fa00 f203 	lsl.w	r2, r0, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	430a      	orrs	r2, r1
 80023ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023ee:	4b29      	ldr	r3, [pc, #164]	@ (8002494 <HAL_ADC_ConfigChannel+0x250>)
 80023f0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a28      	ldr	r2, [pc, #160]	@ (8002498 <HAL_ADC_ConfigChannel+0x254>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d10f      	bne.n	800241c <HAL_ADC_ConfigChannel+0x1d8>
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2b12      	cmp	r3, #18
 8002402:	d10b      	bne.n	800241c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a1d      	ldr	r2, [pc, #116]	@ (8002498 <HAL_ADC_ConfigChannel+0x254>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d12b      	bne.n	800247e <HAL_ADC_ConfigChannel+0x23a>
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a1c      	ldr	r2, [pc, #112]	@ (800249c <HAL_ADC_ConfigChannel+0x258>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d003      	beq.n	8002438 <HAL_ADC_ConfigChannel+0x1f4>
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2b11      	cmp	r3, #17
 8002436:	d122      	bne.n	800247e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a11      	ldr	r2, [pc, #68]	@ (800249c <HAL_ADC_ConfigChannel+0x258>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d111      	bne.n	800247e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800245a:	4b11      	ldr	r3, [pc, #68]	@ (80024a0 <HAL_ADC_ConfigChannel+0x25c>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a11      	ldr	r2, [pc, #68]	@ (80024a4 <HAL_ADC_ConfigChannel+0x260>)
 8002460:	fba2 2303 	umull	r2, r3, r2, r3
 8002464:	0c9a      	lsrs	r2, r3, #18
 8002466:	4613      	mov	r3, r2
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	4413      	add	r3, r2
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002470:	e002      	b.n	8002478 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	3b01      	subs	r3, #1
 8002476:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d1f9      	bne.n	8002472 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002486:	2300      	movs	r3, #0
}
 8002488:	4618      	mov	r0, r3
 800248a:	3714      	adds	r7, #20
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr
 8002494:	40012300 	.word	0x40012300
 8002498:	40012000 	.word	0x40012000
 800249c:	10000012 	.word	0x10000012
 80024a0:	20000010 	.word	0x20000010
 80024a4:	431bde83 	.word	0x431bde83

080024a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024b0:	4b79      	ldr	r3, [pc, #484]	@ (8002698 <ADC_Init+0x1f0>)
 80024b2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	431a      	orrs	r2, r3
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	685a      	ldr	r2, [r3, #4]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80024dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	6859      	ldr	r1, [r3, #4]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	691b      	ldr	r3, [r3, #16]
 80024e8:	021a      	lsls	r2, r3, #8
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	430a      	orrs	r2, r1
 80024f0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	685a      	ldr	r2, [r3, #4]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002500:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	6859      	ldr	r1, [r3, #4]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	689a      	ldr	r2, [r3, #8]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	430a      	orrs	r2, r1
 8002512:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	689a      	ldr	r2, [r3, #8]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002522:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6899      	ldr	r1, [r3, #8]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	68da      	ldr	r2, [r3, #12]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	430a      	orrs	r2, r1
 8002534:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800253a:	4a58      	ldr	r2, [pc, #352]	@ (800269c <ADC_Init+0x1f4>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d022      	beq.n	8002586 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689a      	ldr	r2, [r3, #8]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800254e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	6899      	ldr	r1, [r3, #8]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	430a      	orrs	r2, r1
 8002560:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	689a      	ldr	r2, [r3, #8]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002570:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	6899      	ldr	r1, [r3, #8]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	430a      	orrs	r2, r1
 8002582:	609a      	str	r2, [r3, #8]
 8002584:	e00f      	b.n	80025a6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002594:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	689a      	ldr	r2, [r3, #8]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80025a4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	689a      	ldr	r2, [r3, #8]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f022 0202 	bic.w	r2, r2, #2
 80025b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	6899      	ldr	r1, [r3, #8]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	7e1b      	ldrb	r3, [r3, #24]
 80025c0:	005a      	lsls	r2, r3, #1
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	430a      	orrs	r2, r1
 80025c8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d01b      	beq.n	800260c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025e2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	685a      	ldr	r2, [r3, #4]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80025f2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6859      	ldr	r1, [r3, #4]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025fe:	3b01      	subs	r3, #1
 8002600:	035a      	lsls	r2, r3, #13
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	430a      	orrs	r2, r1
 8002608:	605a      	str	r2, [r3, #4]
 800260a:	e007      	b.n	800261c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	685a      	ldr	r2, [r3, #4]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800261a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800262a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	69db      	ldr	r3, [r3, #28]
 8002636:	3b01      	subs	r3, #1
 8002638:	051a      	lsls	r2, r3, #20
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	430a      	orrs	r2, r1
 8002640:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	689a      	ldr	r2, [r3, #8]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002650:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	6899      	ldr	r1, [r3, #8]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800265e:	025a      	lsls	r2, r3, #9
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	430a      	orrs	r2, r1
 8002666:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	689a      	ldr	r2, [r3, #8]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002676:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	6899      	ldr	r1, [r3, #8]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	029a      	lsls	r2, r3, #10
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	430a      	orrs	r2, r1
 800268a:	609a      	str	r2, [r3, #8]
}
 800268c:	bf00      	nop
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	40012300 	.word	0x40012300
 800269c:	0f000001 	.word	0x0f000001

080026a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f003 0307 	and.w	r3, r3, #7
 80026ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026b0:	4b0c      	ldr	r3, [pc, #48]	@ (80026e4 <__NVIC_SetPriorityGrouping+0x44>)
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026bc:	4013      	ands	r3, r2
 80026be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026d2:	4a04      	ldr	r2, [pc, #16]	@ (80026e4 <__NVIC_SetPriorityGrouping+0x44>)
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	60d3      	str	r3, [r2, #12]
}
 80026d8:	bf00      	nop
 80026da:	3714      	adds	r7, #20
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr
 80026e4:	e000ed00 	.word	0xe000ed00

080026e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026ec:	4b04      	ldr	r3, [pc, #16]	@ (8002700 <__NVIC_GetPriorityGrouping+0x18>)
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	0a1b      	lsrs	r3, r3, #8
 80026f2:	f003 0307 	and.w	r3, r3, #7
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr
 8002700:	e000ed00 	.word	0xe000ed00

08002704 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	4603      	mov	r3, r0
 800270c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800270e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002712:	2b00      	cmp	r3, #0
 8002714:	db0b      	blt.n	800272e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002716:	79fb      	ldrb	r3, [r7, #7]
 8002718:	f003 021f 	and.w	r2, r3, #31
 800271c:	4907      	ldr	r1, [pc, #28]	@ (800273c <__NVIC_EnableIRQ+0x38>)
 800271e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002722:	095b      	lsrs	r3, r3, #5
 8002724:	2001      	movs	r0, #1
 8002726:	fa00 f202 	lsl.w	r2, r0, r2
 800272a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800272e:	bf00      	nop
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	e000e100 	.word	0xe000e100

08002740 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	4603      	mov	r3, r0
 8002748:	6039      	str	r1, [r7, #0]
 800274a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800274c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002750:	2b00      	cmp	r3, #0
 8002752:	db0a      	blt.n	800276a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	b2da      	uxtb	r2, r3
 8002758:	490c      	ldr	r1, [pc, #48]	@ (800278c <__NVIC_SetPriority+0x4c>)
 800275a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800275e:	0112      	lsls	r2, r2, #4
 8002760:	b2d2      	uxtb	r2, r2
 8002762:	440b      	add	r3, r1
 8002764:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002768:	e00a      	b.n	8002780 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	b2da      	uxtb	r2, r3
 800276e:	4908      	ldr	r1, [pc, #32]	@ (8002790 <__NVIC_SetPriority+0x50>)
 8002770:	79fb      	ldrb	r3, [r7, #7]
 8002772:	f003 030f 	and.w	r3, r3, #15
 8002776:	3b04      	subs	r3, #4
 8002778:	0112      	lsls	r2, r2, #4
 800277a:	b2d2      	uxtb	r2, r2
 800277c:	440b      	add	r3, r1
 800277e:	761a      	strb	r2, [r3, #24]
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr
 800278c:	e000e100 	.word	0xe000e100
 8002790:	e000ed00 	.word	0xe000ed00

08002794 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002794:	b480      	push	{r7}
 8002796:	b089      	sub	sp, #36	@ 0x24
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	f003 0307 	and.w	r3, r3, #7
 80027a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	f1c3 0307 	rsb	r3, r3, #7
 80027ae:	2b04      	cmp	r3, #4
 80027b0:	bf28      	it	cs
 80027b2:	2304      	movcs	r3, #4
 80027b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	3304      	adds	r3, #4
 80027ba:	2b06      	cmp	r3, #6
 80027bc:	d902      	bls.n	80027c4 <NVIC_EncodePriority+0x30>
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	3b03      	subs	r3, #3
 80027c2:	e000      	b.n	80027c6 <NVIC_EncodePriority+0x32>
 80027c4:	2300      	movs	r3, #0
 80027c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027c8:	f04f 32ff 	mov.w	r2, #4294967295
 80027cc:	69bb      	ldr	r3, [r7, #24]
 80027ce:	fa02 f303 	lsl.w	r3, r2, r3
 80027d2:	43da      	mvns	r2, r3
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	401a      	ands	r2, r3
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027dc:	f04f 31ff 	mov.w	r1, #4294967295
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	fa01 f303 	lsl.w	r3, r1, r3
 80027e6:	43d9      	mvns	r1, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027ec:	4313      	orrs	r3, r2
         );
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3724      	adds	r7, #36	@ 0x24
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
	...

080027fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	3b01      	subs	r3, #1
 8002808:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800280c:	d301      	bcc.n	8002812 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800280e:	2301      	movs	r3, #1
 8002810:	e00f      	b.n	8002832 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002812:	4a0a      	ldr	r2, [pc, #40]	@ (800283c <SysTick_Config+0x40>)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	3b01      	subs	r3, #1
 8002818:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800281a:	210f      	movs	r1, #15
 800281c:	f04f 30ff 	mov.w	r0, #4294967295
 8002820:	f7ff ff8e 	bl	8002740 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002824:	4b05      	ldr	r3, [pc, #20]	@ (800283c <SysTick_Config+0x40>)
 8002826:	2200      	movs	r2, #0
 8002828:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800282a:	4b04      	ldr	r3, [pc, #16]	@ (800283c <SysTick_Config+0x40>)
 800282c:	2207      	movs	r2, #7
 800282e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002830:	2300      	movs	r3, #0
}
 8002832:	4618      	mov	r0, r3
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	e000e010 	.word	0xe000e010

08002840 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f7ff ff29 	bl	80026a0 <__NVIC_SetPriorityGrouping>
}
 800284e:	bf00      	nop
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002856:	b580      	push	{r7, lr}
 8002858:	b086      	sub	sp, #24
 800285a:	af00      	add	r7, sp, #0
 800285c:	4603      	mov	r3, r0
 800285e:	60b9      	str	r1, [r7, #8]
 8002860:	607a      	str	r2, [r7, #4]
 8002862:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002864:	2300      	movs	r3, #0
 8002866:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002868:	f7ff ff3e 	bl	80026e8 <__NVIC_GetPriorityGrouping>
 800286c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	68b9      	ldr	r1, [r7, #8]
 8002872:	6978      	ldr	r0, [r7, #20]
 8002874:	f7ff ff8e 	bl	8002794 <NVIC_EncodePriority>
 8002878:	4602      	mov	r2, r0
 800287a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800287e:	4611      	mov	r1, r2
 8002880:	4618      	mov	r0, r3
 8002882:	f7ff ff5d 	bl	8002740 <__NVIC_SetPriority>
}
 8002886:	bf00      	nop
 8002888:	3718      	adds	r7, #24
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}

0800288e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	b082      	sub	sp, #8
 8002892:	af00      	add	r7, sp, #0
 8002894:	4603      	mov	r3, r0
 8002896:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002898:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff ff31 	bl	8002704 <__NVIC_EnableIRQ>
}
 80028a2:	bf00      	nop
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b082      	sub	sp, #8
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f7ff ffa2 	bl	80027fc <SysTick_Config>
 80028b8:	4603      	mov	r3, r0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3708      	adds	r7, #8
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
	...

080028c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b089      	sub	sp, #36	@ 0x24
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028ce:	2300      	movs	r3, #0
 80028d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028d2:	2300      	movs	r3, #0
 80028d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028d6:	2300      	movs	r3, #0
 80028d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028da:	2300      	movs	r3, #0
 80028dc:	61fb      	str	r3, [r7, #28]
 80028de:	e165      	b.n	8002bac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028e0:	2201      	movs	r2, #1
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	697a      	ldr	r2, [r7, #20]
 80028f0:	4013      	ands	r3, r2
 80028f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028f4:	693a      	ldr	r2, [r7, #16]
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	f040 8154 	bne.w	8002ba6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	f003 0303 	and.w	r3, r3, #3
 8002906:	2b01      	cmp	r3, #1
 8002908:	d005      	beq.n	8002916 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002912:	2b02      	cmp	r3, #2
 8002914:	d130      	bne.n	8002978 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	005b      	lsls	r3, r3, #1
 8002920:	2203      	movs	r2, #3
 8002922:	fa02 f303 	lsl.w	r3, r2, r3
 8002926:	43db      	mvns	r3, r3
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	4013      	ands	r3, r2
 800292c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	68da      	ldr	r2, [r3, #12]
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	69ba      	ldr	r2, [r7, #24]
 800293c:	4313      	orrs	r3, r2
 800293e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800294c:	2201      	movs	r2, #1
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	43db      	mvns	r3, r3
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	4013      	ands	r3, r2
 800295a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	091b      	lsrs	r3, r3, #4
 8002962:	f003 0201 	and.w	r2, r3, #1
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	4313      	orrs	r3, r2
 8002970:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	69ba      	ldr	r2, [r7, #24]
 8002976:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f003 0303 	and.w	r3, r3, #3
 8002980:	2b03      	cmp	r3, #3
 8002982:	d017      	beq.n	80029b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	2203      	movs	r2, #3
 8002990:	fa02 f303 	lsl.w	r3, r2, r3
 8002994:	43db      	mvns	r3, r3
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	4013      	ands	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	69ba      	ldr	r2, [r7, #24]
 80029aa:	4313      	orrs	r3, r2
 80029ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	69ba      	ldr	r2, [r7, #24]
 80029b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f003 0303 	and.w	r3, r3, #3
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d123      	bne.n	8002a08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029c0:	69fb      	ldr	r3, [r7, #28]
 80029c2:	08da      	lsrs	r2, r3, #3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	3208      	adds	r2, #8
 80029c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	f003 0307 	and.w	r3, r3, #7
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	220f      	movs	r2, #15
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	43db      	mvns	r3, r3
 80029de:	69ba      	ldr	r2, [r7, #24]
 80029e0:	4013      	ands	r3, r2
 80029e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	691a      	ldr	r2, [r3, #16]
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	f003 0307 	and.w	r3, r3, #7
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	fa02 f303 	lsl.w	r3, r2, r3
 80029f4:	69ba      	ldr	r2, [r7, #24]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	08da      	lsrs	r2, r3, #3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	3208      	adds	r2, #8
 8002a02:	69b9      	ldr	r1, [r7, #24]
 8002a04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	2203      	movs	r2, #3
 8002a14:	fa02 f303 	lsl.w	r3, r2, r3
 8002a18:	43db      	mvns	r3, r3
 8002a1a:	69ba      	ldr	r2, [r7, #24]
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f003 0203 	and.w	r2, r3, #3
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	69ba      	ldr	r2, [r7, #24]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	69ba      	ldr	r2, [r7, #24]
 8002a3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	f000 80ae 	beq.w	8002ba6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	60fb      	str	r3, [r7, #12]
 8002a4e:	4b5d      	ldr	r3, [pc, #372]	@ (8002bc4 <HAL_GPIO_Init+0x300>)
 8002a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a52:	4a5c      	ldr	r2, [pc, #368]	@ (8002bc4 <HAL_GPIO_Init+0x300>)
 8002a54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a58:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a5a:	4b5a      	ldr	r3, [pc, #360]	@ (8002bc4 <HAL_GPIO_Init+0x300>)
 8002a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a62:	60fb      	str	r3, [r7, #12]
 8002a64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a66:	4a58      	ldr	r2, [pc, #352]	@ (8002bc8 <HAL_GPIO_Init+0x304>)
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	089b      	lsrs	r3, r3, #2
 8002a6c:	3302      	adds	r3, #2
 8002a6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	f003 0303 	and.w	r3, r3, #3
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	220f      	movs	r2, #15
 8002a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a82:	43db      	mvns	r3, r3
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	4013      	ands	r3, r2
 8002a88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a4f      	ldr	r2, [pc, #316]	@ (8002bcc <HAL_GPIO_Init+0x308>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d025      	beq.n	8002ade <HAL_GPIO_Init+0x21a>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a4e      	ldr	r2, [pc, #312]	@ (8002bd0 <HAL_GPIO_Init+0x30c>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d01f      	beq.n	8002ada <HAL_GPIO_Init+0x216>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a4d      	ldr	r2, [pc, #308]	@ (8002bd4 <HAL_GPIO_Init+0x310>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d019      	beq.n	8002ad6 <HAL_GPIO_Init+0x212>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a4c      	ldr	r2, [pc, #304]	@ (8002bd8 <HAL_GPIO_Init+0x314>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d013      	beq.n	8002ad2 <HAL_GPIO_Init+0x20e>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a4b      	ldr	r2, [pc, #300]	@ (8002bdc <HAL_GPIO_Init+0x318>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d00d      	beq.n	8002ace <HAL_GPIO_Init+0x20a>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a4a      	ldr	r2, [pc, #296]	@ (8002be0 <HAL_GPIO_Init+0x31c>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d007      	beq.n	8002aca <HAL_GPIO_Init+0x206>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a49      	ldr	r2, [pc, #292]	@ (8002be4 <HAL_GPIO_Init+0x320>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d101      	bne.n	8002ac6 <HAL_GPIO_Init+0x202>
 8002ac2:	2306      	movs	r3, #6
 8002ac4:	e00c      	b.n	8002ae0 <HAL_GPIO_Init+0x21c>
 8002ac6:	2307      	movs	r3, #7
 8002ac8:	e00a      	b.n	8002ae0 <HAL_GPIO_Init+0x21c>
 8002aca:	2305      	movs	r3, #5
 8002acc:	e008      	b.n	8002ae0 <HAL_GPIO_Init+0x21c>
 8002ace:	2304      	movs	r3, #4
 8002ad0:	e006      	b.n	8002ae0 <HAL_GPIO_Init+0x21c>
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e004      	b.n	8002ae0 <HAL_GPIO_Init+0x21c>
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	e002      	b.n	8002ae0 <HAL_GPIO_Init+0x21c>
 8002ada:	2301      	movs	r3, #1
 8002adc:	e000      	b.n	8002ae0 <HAL_GPIO_Init+0x21c>
 8002ade:	2300      	movs	r3, #0
 8002ae0:	69fa      	ldr	r2, [r7, #28]
 8002ae2:	f002 0203 	and.w	r2, r2, #3
 8002ae6:	0092      	lsls	r2, r2, #2
 8002ae8:	4093      	lsls	r3, r2
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002af0:	4935      	ldr	r1, [pc, #212]	@ (8002bc8 <HAL_GPIO_Init+0x304>)
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	089b      	lsrs	r3, r3, #2
 8002af6:	3302      	adds	r3, #2
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002afe:	4b3a      	ldr	r3, [pc, #232]	@ (8002be8 <HAL_GPIO_Init+0x324>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	43db      	mvns	r3, r3
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d003      	beq.n	8002b22 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002b1a:	69ba      	ldr	r2, [r7, #24]
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b22:	4a31      	ldr	r2, [pc, #196]	@ (8002be8 <HAL_GPIO_Init+0x324>)
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b28:	4b2f      	ldr	r3, [pc, #188]	@ (8002be8 <HAL_GPIO_Init+0x324>)
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	43db      	mvns	r3, r3
 8002b32:	69ba      	ldr	r2, [r7, #24]
 8002b34:	4013      	ands	r3, r2
 8002b36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d003      	beq.n	8002b4c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002b44:	69ba      	ldr	r2, [r7, #24]
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b4c:	4a26      	ldr	r2, [pc, #152]	@ (8002be8 <HAL_GPIO_Init+0x324>)
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b52:	4b25      	ldr	r3, [pc, #148]	@ (8002be8 <HAL_GPIO_Init+0x324>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	4013      	ands	r3, r2
 8002b60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d003      	beq.n	8002b76 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b76:	4a1c      	ldr	r2, [pc, #112]	@ (8002be8 <HAL_GPIO_Init+0x324>)
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8002be8 <HAL_GPIO_Init+0x324>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	43db      	mvns	r3, r3
 8002b86:	69ba      	ldr	r2, [r7, #24]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d003      	beq.n	8002ba0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ba0:	4a11      	ldr	r2, [pc, #68]	@ (8002be8 <HAL_GPIO_Init+0x324>)
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	61fb      	str	r3, [r7, #28]
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	2b0f      	cmp	r3, #15
 8002bb0:	f67f ae96 	bls.w	80028e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bb4:	bf00      	nop
 8002bb6:	bf00      	nop
 8002bb8:	3724      	adds	r7, #36	@ 0x24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	40013800 	.word	0x40013800
 8002bcc:	40020000 	.word	0x40020000
 8002bd0:	40020400 	.word	0x40020400
 8002bd4:	40020800 	.word	0x40020800
 8002bd8:	40020c00 	.word	0x40020c00
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	40021400 	.word	0x40021400
 8002be4:	40021800 	.word	0x40021800
 8002be8:	40013c00 	.word	0x40013c00

08002bec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	460b      	mov	r3, r1
 8002bf6:	807b      	strh	r3, [r7, #2]
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bfc:	787b      	ldrb	r3, [r7, #1]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d003      	beq.n	8002c0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c02:	887a      	ldrh	r2, [r7, #2]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c08:	e003      	b.n	8002c12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c0a:	887b      	ldrh	r3, [r7, #2]
 8002c0c:	041a      	lsls	r2, r3, #16
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	619a      	str	r2, [r3, #24]
}
 8002c12:	bf00      	nop
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr

08002c1e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c1e:	b480      	push	{r7}
 8002c20:	b085      	sub	sp, #20
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
 8002c26:	460b      	mov	r3, r1
 8002c28:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	695b      	ldr	r3, [r3, #20]
 8002c2e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c30:	887a      	ldrh	r2, [r7, #2]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	4013      	ands	r3, r2
 8002c36:	041a      	lsls	r2, r3, #16
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	43d9      	mvns	r1, r3
 8002c3c:	887b      	ldrh	r3, [r7, #2]
 8002c3e:	400b      	ands	r3, r1
 8002c40:	431a      	orrs	r2, r3
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	619a      	str	r2, [r3, #24]
}
 8002c46:	bf00      	nop
 8002c48:	3714      	adds	r7, #20
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
	...

08002c54 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c5e:	4b08      	ldr	r3, [pc, #32]	@ (8002c80 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c60:	695a      	ldr	r2, [r3, #20]
 8002c62:	88fb      	ldrh	r3, [r7, #6]
 8002c64:	4013      	ands	r3, r2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d006      	beq.n	8002c78 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c6a:	4a05      	ldr	r2, [pc, #20]	@ (8002c80 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c6c:	88fb      	ldrh	r3, [r7, #6]
 8002c6e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c70:	88fb      	ldrh	r3, [r7, #6]
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7fe fe2c 	bl	80018d0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c78:	bf00      	nop
 8002c7a:	3708      	adds	r7, #8
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	40013c00 	.word	0x40013c00

08002c84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d101      	bne.n	8002c96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e12b      	b.n	8002eee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d106      	bne.n	8002cb0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f7fe fa32 	bl	8001114 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2224      	movs	r2, #36	@ 0x24
 8002cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f022 0201 	bic.w	r2, r2, #1
 8002cc6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002cd6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ce6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ce8:	f000 fd5c 	bl	80037a4 <HAL_RCC_GetPCLK1Freq>
 8002cec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	4a81      	ldr	r2, [pc, #516]	@ (8002ef8 <HAL_I2C_Init+0x274>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d807      	bhi.n	8002d08 <HAL_I2C_Init+0x84>
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	4a80      	ldr	r2, [pc, #512]	@ (8002efc <HAL_I2C_Init+0x278>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	bf94      	ite	ls
 8002d00:	2301      	movls	r3, #1
 8002d02:	2300      	movhi	r3, #0
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	e006      	b.n	8002d16 <HAL_I2C_Init+0x92>
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	4a7d      	ldr	r2, [pc, #500]	@ (8002f00 <HAL_I2C_Init+0x27c>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	bf94      	ite	ls
 8002d10:	2301      	movls	r3, #1
 8002d12:	2300      	movhi	r3, #0
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e0e7      	b.n	8002eee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	4a78      	ldr	r2, [pc, #480]	@ (8002f04 <HAL_I2C_Init+0x280>)
 8002d22:	fba2 2303 	umull	r2, r3, r2, r3
 8002d26:	0c9b      	lsrs	r3, r3, #18
 8002d28:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	68ba      	ldr	r2, [r7, #8]
 8002d3a:	430a      	orrs	r2, r1
 8002d3c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	6a1b      	ldr	r3, [r3, #32]
 8002d44:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	4a6a      	ldr	r2, [pc, #424]	@ (8002ef8 <HAL_I2C_Init+0x274>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d802      	bhi.n	8002d58 <HAL_I2C_Init+0xd4>
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	3301      	adds	r3, #1
 8002d56:	e009      	b.n	8002d6c <HAL_I2C_Init+0xe8>
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002d5e:	fb02 f303 	mul.w	r3, r2, r3
 8002d62:	4a69      	ldr	r2, [pc, #420]	@ (8002f08 <HAL_I2C_Init+0x284>)
 8002d64:	fba2 2303 	umull	r2, r3, r2, r3
 8002d68:	099b      	lsrs	r3, r3, #6
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	6812      	ldr	r2, [r2, #0]
 8002d70:	430b      	orrs	r3, r1
 8002d72:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	69db      	ldr	r3, [r3, #28]
 8002d7a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002d7e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	495c      	ldr	r1, [pc, #368]	@ (8002ef8 <HAL_I2C_Init+0x274>)
 8002d88:	428b      	cmp	r3, r1
 8002d8a:	d819      	bhi.n	8002dc0 <HAL_I2C_Init+0x13c>
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	1e59      	subs	r1, r3, #1
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	005b      	lsls	r3, r3, #1
 8002d96:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d9a:	1c59      	adds	r1, r3, #1
 8002d9c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002da0:	400b      	ands	r3, r1
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d00a      	beq.n	8002dbc <HAL_I2C_Init+0x138>
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	1e59      	subs	r1, r3, #1
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	005b      	lsls	r3, r3, #1
 8002db0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002db4:	3301      	adds	r3, #1
 8002db6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dba:	e051      	b.n	8002e60 <HAL_I2C_Init+0x1dc>
 8002dbc:	2304      	movs	r3, #4
 8002dbe:	e04f      	b.n	8002e60 <HAL_I2C_Init+0x1dc>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d111      	bne.n	8002dec <HAL_I2C_Init+0x168>
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	1e58      	subs	r0, r3, #1
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6859      	ldr	r1, [r3, #4]
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	440b      	add	r3, r1
 8002dd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dda:	3301      	adds	r3, #1
 8002ddc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	bf0c      	ite	eq
 8002de4:	2301      	moveq	r3, #1
 8002de6:	2300      	movne	r3, #0
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	e012      	b.n	8002e12 <HAL_I2C_Init+0x18e>
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	1e58      	subs	r0, r3, #1
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6859      	ldr	r1, [r3, #4]
 8002df4:	460b      	mov	r3, r1
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	440b      	add	r3, r1
 8002dfa:	0099      	lsls	r1, r3, #2
 8002dfc:	440b      	add	r3, r1
 8002dfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e02:	3301      	adds	r3, #1
 8002e04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	bf0c      	ite	eq
 8002e0c:	2301      	moveq	r3, #1
 8002e0e:	2300      	movne	r3, #0
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <HAL_I2C_Init+0x196>
 8002e16:	2301      	movs	r3, #1
 8002e18:	e022      	b.n	8002e60 <HAL_I2C_Init+0x1dc>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d10e      	bne.n	8002e40 <HAL_I2C_Init+0x1bc>
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	1e58      	subs	r0, r3, #1
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6859      	ldr	r1, [r3, #4]
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	440b      	add	r3, r1
 8002e30:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e34:	3301      	adds	r3, #1
 8002e36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e3e:	e00f      	b.n	8002e60 <HAL_I2C_Init+0x1dc>
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	1e58      	subs	r0, r3, #1
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6859      	ldr	r1, [r3, #4]
 8002e48:	460b      	mov	r3, r1
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	440b      	add	r3, r1
 8002e4e:	0099      	lsls	r1, r3, #2
 8002e50:	440b      	add	r3, r1
 8002e52:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e56:	3301      	adds	r3, #1
 8002e58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e60:	6879      	ldr	r1, [r7, #4]
 8002e62:	6809      	ldr	r1, [r1, #0]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	69da      	ldr	r2, [r3, #28]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a1b      	ldr	r3, [r3, #32]
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	430a      	orrs	r2, r1
 8002e82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002e8e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	6911      	ldr	r1, [r2, #16]
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	68d2      	ldr	r2, [r2, #12]
 8002e9a:	4311      	orrs	r1, r2
 8002e9c:	687a      	ldr	r2, [r7, #4]
 8002e9e:	6812      	ldr	r2, [r2, #0]
 8002ea0:	430b      	orrs	r3, r1
 8002ea2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	695a      	ldr	r2, [r3, #20]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	699b      	ldr	r3, [r3, #24]
 8002eb6:	431a      	orrs	r2, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f042 0201 	orr.w	r2, r2, #1
 8002ece:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2220      	movs	r2, #32
 8002eda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002eec:	2300      	movs	r3, #0
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3710      	adds	r7, #16
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	000186a0 	.word	0x000186a0
 8002efc:	001e847f 	.word	0x001e847f
 8002f00:	003d08ff 	.word	0x003d08ff
 8002f04:	431bde83 	.word	0x431bde83
 8002f08:	10624dd3 	.word	0x10624dd3

08002f0c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b088      	sub	sp, #32
 8002f10:	af02      	add	r7, sp, #8
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	607a      	str	r2, [r7, #4]
 8002f16:	461a      	mov	r2, r3
 8002f18:	460b      	mov	r3, r1
 8002f1a:	817b      	strh	r3, [r7, #10]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f20:	f7fe ffb2 	bl	8001e88 <HAL_GetTick>
 8002f24:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	2b20      	cmp	r3, #32
 8002f30:	f040 80e0 	bne.w	80030f4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	9300      	str	r3, [sp, #0]
 8002f38:	2319      	movs	r3, #25
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	4970      	ldr	r1, [pc, #448]	@ (8003100 <HAL_I2C_Master_Transmit+0x1f4>)
 8002f3e:	68f8      	ldr	r0, [r7, #12]
 8002f40:	f000 f964 	bl	800320c <I2C_WaitOnFlagUntilTimeout>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002f4a:	2302      	movs	r3, #2
 8002f4c:	e0d3      	b.n	80030f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d101      	bne.n	8002f5c <HAL_I2C_Master_Transmit+0x50>
 8002f58:	2302      	movs	r3, #2
 8002f5a:	e0cc      	b.n	80030f6 <HAL_I2C_Master_Transmit+0x1ea>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0301 	and.w	r3, r3, #1
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d007      	beq.n	8002f82 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f042 0201 	orr.w	r2, r2, #1
 8002f80:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f90:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2221      	movs	r2, #33	@ 0x21
 8002f96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2210      	movs	r2, #16
 8002f9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	893a      	ldrh	r2, [r7, #8]
 8002fb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	4a50      	ldr	r2, [pc, #320]	@ (8003104 <HAL_I2C_Master_Transmit+0x1f8>)
 8002fc2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002fc4:	8979      	ldrh	r1, [r7, #10]
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	6a3a      	ldr	r2, [r7, #32]
 8002fca:	68f8      	ldr	r0, [r7, #12]
 8002fcc:	f000 f89c 	bl	8003108 <I2C_MasterRequestWrite>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e08d      	b.n	80030f6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fda:	2300      	movs	r3, #0
 8002fdc:	613b      	str	r3, [r7, #16]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	695b      	ldr	r3, [r3, #20]
 8002fe4:	613b      	str	r3, [r7, #16]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	613b      	str	r3, [r7, #16]
 8002fee:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002ff0:	e066      	b.n	80030c0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ff2:	697a      	ldr	r2, [r7, #20]
 8002ff4:	6a39      	ldr	r1, [r7, #32]
 8002ff6:	68f8      	ldr	r0, [r7, #12]
 8002ff8:	f000 fa22 	bl	8003440 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d00d      	beq.n	800301e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003006:	2b04      	cmp	r3, #4
 8003008:	d107      	bne.n	800301a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003018:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e06b      	b.n	80030f6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003022:	781a      	ldrb	r2, [r3, #0]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800302e:	1c5a      	adds	r2, r3, #1
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003038:	b29b      	uxth	r3, r3
 800303a:	3b01      	subs	r3, #1
 800303c:	b29a      	uxth	r2, r3
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003046:	3b01      	subs	r3, #1
 8003048:	b29a      	uxth	r2, r3
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	695b      	ldr	r3, [r3, #20]
 8003054:	f003 0304 	and.w	r3, r3, #4
 8003058:	2b04      	cmp	r3, #4
 800305a:	d11b      	bne.n	8003094 <HAL_I2C_Master_Transmit+0x188>
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003060:	2b00      	cmp	r3, #0
 8003062:	d017      	beq.n	8003094 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003068:	781a      	ldrb	r2, [r3, #0]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003074:	1c5a      	adds	r2, r3, #1
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800307e:	b29b      	uxth	r3, r3
 8003080:	3b01      	subs	r3, #1
 8003082:	b29a      	uxth	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800308c:	3b01      	subs	r3, #1
 800308e:	b29a      	uxth	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003094:	697a      	ldr	r2, [r7, #20]
 8003096:	6a39      	ldr	r1, [r7, #32]
 8003098:	68f8      	ldr	r0, [r7, #12]
 800309a:	f000 fa19 	bl	80034d0 <I2C_WaitOnBTFFlagUntilTimeout>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d00d      	beq.n	80030c0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a8:	2b04      	cmp	r3, #4
 80030aa:	d107      	bne.n	80030bc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030ba:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e01a      	b.n	80030f6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d194      	bne.n	8002ff2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2220      	movs	r2, #32
 80030dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2200      	movs	r2, #0
 80030ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80030f0:	2300      	movs	r3, #0
 80030f2:	e000      	b.n	80030f6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80030f4:	2302      	movs	r3, #2
  }
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3718      	adds	r7, #24
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	00100002 	.word	0x00100002
 8003104:	ffff0000 	.word	0xffff0000

08003108 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b088      	sub	sp, #32
 800310c:	af02      	add	r7, sp, #8
 800310e:	60f8      	str	r0, [r7, #12]
 8003110:	607a      	str	r2, [r7, #4]
 8003112:	603b      	str	r3, [r7, #0]
 8003114:	460b      	mov	r3, r1
 8003116:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800311c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	2b08      	cmp	r3, #8
 8003122:	d006      	beq.n	8003132 <I2C_MasterRequestWrite+0x2a>
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d003      	beq.n	8003132 <I2C_MasterRequestWrite+0x2a>
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003130:	d108      	bne.n	8003144 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003140:	601a      	str	r2, [r3, #0]
 8003142:	e00b      	b.n	800315c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003148:	2b12      	cmp	r3, #18
 800314a:	d107      	bne.n	800315c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800315a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003168:	68f8      	ldr	r0, [r7, #12]
 800316a:	f000 f84f 	bl	800320c <I2C_WaitOnFlagUntilTimeout>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d00d      	beq.n	8003190 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800317e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003182:	d103      	bne.n	800318c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800318a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e035      	b.n	80031fc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	691b      	ldr	r3, [r3, #16]
 8003194:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003198:	d108      	bne.n	80031ac <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800319a:	897b      	ldrh	r3, [r7, #10]
 800319c:	b2db      	uxtb	r3, r3
 800319e:	461a      	mov	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80031a8:	611a      	str	r2, [r3, #16]
 80031aa:	e01b      	b.n	80031e4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80031ac:	897b      	ldrh	r3, [r7, #10]
 80031ae:	11db      	asrs	r3, r3, #7
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	f003 0306 	and.w	r3, r3, #6
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	f063 030f 	orn	r3, r3, #15
 80031bc:	b2da      	uxtb	r2, r3
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	490e      	ldr	r1, [pc, #56]	@ (8003204 <I2C_MasterRequestWrite+0xfc>)
 80031ca:	68f8      	ldr	r0, [r7, #12]
 80031cc:	f000 f898 	bl	8003300 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e010      	b.n	80031fc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80031da:	897b      	ldrh	r3, [r7, #10]
 80031dc:	b2da      	uxtb	r2, r3
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	4907      	ldr	r1, [pc, #28]	@ (8003208 <I2C_MasterRequestWrite+0x100>)
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f000 f888 	bl	8003300 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e000      	b.n	80031fc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80031fa:	2300      	movs	r3, #0
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3718      	adds	r7, #24
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}
 8003204:	00010008 	.word	0x00010008
 8003208:	00010002 	.word	0x00010002

0800320c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	603b      	str	r3, [r7, #0]
 8003218:	4613      	mov	r3, r2
 800321a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800321c:	e048      	b.n	80032b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003224:	d044      	beq.n	80032b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003226:	f7fe fe2f 	bl	8001e88 <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	683a      	ldr	r2, [r7, #0]
 8003232:	429a      	cmp	r2, r3
 8003234:	d302      	bcc.n	800323c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d139      	bne.n	80032b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	0c1b      	lsrs	r3, r3, #16
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b01      	cmp	r3, #1
 8003244:	d10d      	bne.n	8003262 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	695b      	ldr	r3, [r3, #20]
 800324c:	43da      	mvns	r2, r3
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	4013      	ands	r3, r2
 8003252:	b29b      	uxth	r3, r3
 8003254:	2b00      	cmp	r3, #0
 8003256:	bf0c      	ite	eq
 8003258:	2301      	moveq	r3, #1
 800325a:	2300      	movne	r3, #0
 800325c:	b2db      	uxtb	r3, r3
 800325e:	461a      	mov	r2, r3
 8003260:	e00c      	b.n	800327c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	699b      	ldr	r3, [r3, #24]
 8003268:	43da      	mvns	r2, r3
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	4013      	ands	r3, r2
 800326e:	b29b      	uxth	r3, r3
 8003270:	2b00      	cmp	r3, #0
 8003272:	bf0c      	ite	eq
 8003274:	2301      	moveq	r3, #1
 8003276:	2300      	movne	r3, #0
 8003278:	b2db      	uxtb	r3, r3
 800327a:	461a      	mov	r2, r3
 800327c:	79fb      	ldrb	r3, [r7, #7]
 800327e:	429a      	cmp	r2, r3
 8003280:	d116      	bne.n	80032b0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2220      	movs	r2, #32
 800328c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329c:	f043 0220 	orr.w	r2, r3, #32
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e023      	b.n	80032f8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	0c1b      	lsrs	r3, r3, #16
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d10d      	bne.n	80032d6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	695b      	ldr	r3, [r3, #20]
 80032c0:	43da      	mvns	r2, r3
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	4013      	ands	r3, r2
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	bf0c      	ite	eq
 80032cc:	2301      	moveq	r3, #1
 80032ce:	2300      	movne	r3, #0
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	461a      	mov	r2, r3
 80032d4:	e00c      	b.n	80032f0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	699b      	ldr	r3, [r3, #24]
 80032dc:	43da      	mvns	r2, r3
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	4013      	ands	r3, r2
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	bf0c      	ite	eq
 80032e8:	2301      	moveq	r3, #1
 80032ea:	2300      	movne	r3, #0
 80032ec:	b2db      	uxtb	r3, r3
 80032ee:	461a      	mov	r2, r3
 80032f0:	79fb      	ldrb	r3, [r7, #7]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d093      	beq.n	800321e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032f6:	2300      	movs	r3, #0
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3710      	adds	r7, #16
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}

08003300 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	60b9      	str	r1, [r7, #8]
 800330a:	607a      	str	r2, [r7, #4]
 800330c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800330e:	e071      	b.n	80033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800331a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800331e:	d123      	bne.n	8003368 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800332e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003338:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2220      	movs	r2, #32
 8003344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003354:	f043 0204 	orr.w	r2, r3, #4
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e067      	b.n	8003438 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800336e:	d041      	beq.n	80033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003370:	f7fe fd8a 	bl	8001e88 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	429a      	cmp	r2, r3
 800337e:	d302      	bcc.n	8003386 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d136      	bne.n	80033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	0c1b      	lsrs	r3, r3, #16
 800338a:	b2db      	uxtb	r3, r3
 800338c:	2b01      	cmp	r3, #1
 800338e:	d10c      	bne.n	80033aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	695b      	ldr	r3, [r3, #20]
 8003396:	43da      	mvns	r2, r3
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	4013      	ands	r3, r2
 800339c:	b29b      	uxth	r3, r3
 800339e:	2b00      	cmp	r3, #0
 80033a0:	bf14      	ite	ne
 80033a2:	2301      	movne	r3, #1
 80033a4:	2300      	moveq	r3, #0
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	e00b      	b.n	80033c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	43da      	mvns	r2, r3
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	4013      	ands	r3, r2
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	bf14      	ite	ne
 80033bc:	2301      	movne	r3, #1
 80033be:	2300      	moveq	r3, #0
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d016      	beq.n	80033f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2200      	movs	r2, #0
 80033ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2220      	movs	r2, #32
 80033d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e0:	f043 0220 	orr.w	r2, r3, #32
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e021      	b.n	8003438 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	0c1b      	lsrs	r3, r3, #16
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d10c      	bne.n	8003418 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	695b      	ldr	r3, [r3, #20]
 8003404:	43da      	mvns	r2, r3
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	4013      	ands	r3, r2
 800340a:	b29b      	uxth	r3, r3
 800340c:	2b00      	cmp	r3, #0
 800340e:	bf14      	ite	ne
 8003410:	2301      	movne	r3, #1
 8003412:	2300      	moveq	r3, #0
 8003414:	b2db      	uxtb	r3, r3
 8003416:	e00b      	b.n	8003430 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	699b      	ldr	r3, [r3, #24]
 800341e:	43da      	mvns	r2, r3
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	4013      	ands	r3, r2
 8003424:	b29b      	uxth	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	bf14      	ite	ne
 800342a:	2301      	movne	r3, #1
 800342c:	2300      	moveq	r3, #0
 800342e:	b2db      	uxtb	r3, r3
 8003430:	2b00      	cmp	r3, #0
 8003432:	f47f af6d 	bne.w	8003310 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003436:	2300      	movs	r3, #0
}
 8003438:	4618      	mov	r0, r3
 800343a:	3710      	adds	r7, #16
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800344c:	e034      	b.n	80034b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800344e:	68f8      	ldr	r0, [r7, #12]
 8003450:	f000 f886 	bl	8003560 <I2C_IsAcknowledgeFailed>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e034      	b.n	80034c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003464:	d028      	beq.n	80034b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003466:	f7fe fd0f 	bl	8001e88 <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	68ba      	ldr	r2, [r7, #8]
 8003472:	429a      	cmp	r2, r3
 8003474:	d302      	bcc.n	800347c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d11d      	bne.n	80034b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	695b      	ldr	r3, [r3, #20]
 8003482:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003486:	2b80      	cmp	r3, #128	@ 0x80
 8003488:	d016      	beq.n	80034b8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2220      	movs	r2, #32
 8003494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a4:	f043 0220 	orr.w	r2, r3, #32
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e007      	b.n	80034c8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	695b      	ldr	r3, [r3, #20]
 80034be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034c2:	2b80      	cmp	r3, #128	@ 0x80
 80034c4:	d1c3      	bne.n	800344e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80034c6:	2300      	movs	r3, #0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3710      	adds	r7, #16
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}

080034d0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	60b9      	str	r1, [r7, #8]
 80034da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80034dc:	e034      	b.n	8003548 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034de:	68f8      	ldr	r0, [r7, #12]
 80034e0:	f000 f83e 	bl	8003560 <I2C_IsAcknowledgeFailed>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d001      	beq.n	80034ee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e034      	b.n	8003558 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034f4:	d028      	beq.n	8003548 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034f6:	f7fe fcc7 	bl	8001e88 <HAL_GetTick>
 80034fa:	4602      	mov	r2, r0
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	68ba      	ldr	r2, [r7, #8]
 8003502:	429a      	cmp	r2, r3
 8003504:	d302      	bcc.n	800350c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d11d      	bne.n	8003548 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	695b      	ldr	r3, [r3, #20]
 8003512:	f003 0304 	and.w	r3, r3, #4
 8003516:	2b04      	cmp	r3, #4
 8003518:	d016      	beq.n	8003548 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2220      	movs	r2, #32
 8003524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003534:	f043 0220 	orr.w	r2, r3, #32
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2200      	movs	r2, #0
 8003540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e007      	b.n	8003558 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	f003 0304 	and.w	r3, r3, #4
 8003552:	2b04      	cmp	r3, #4
 8003554:	d1c3      	bne.n	80034de <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003556:	2300      	movs	r3, #0
}
 8003558:	4618      	mov	r0, r3
 800355a:	3710      	adds	r7, #16
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}

08003560 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	695b      	ldr	r3, [r3, #20]
 800356e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003572:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003576:	d11b      	bne.n	80035b0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003580:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2220      	movs	r2, #32
 800358c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359c:	f043 0204 	orr.w	r2, r3, #4
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e000      	b.n	80035b2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	370c      	adds	r7, #12
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr
	...

080035c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d101      	bne.n	80035d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e0cc      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035d4:	4b68      	ldr	r3, [pc, #416]	@ (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 030f 	and.w	r3, r3, #15
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d90c      	bls.n	80035fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035e2:	4b65      	ldr	r3, [pc, #404]	@ (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	b2d2      	uxtb	r2, r2
 80035e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ea:	4b63      	ldr	r3, [pc, #396]	@ (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 030f 	and.w	r3, r3, #15
 80035f2:	683a      	ldr	r2, [r7, #0]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d001      	beq.n	80035fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e0b8      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0302 	and.w	r3, r3, #2
 8003604:	2b00      	cmp	r3, #0
 8003606:	d020      	beq.n	800364a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 0304 	and.w	r3, r3, #4
 8003610:	2b00      	cmp	r3, #0
 8003612:	d005      	beq.n	8003620 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003614:	4b59      	ldr	r3, [pc, #356]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	4a58      	ldr	r2, [pc, #352]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 800361a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800361e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0308 	and.w	r3, r3, #8
 8003628:	2b00      	cmp	r3, #0
 800362a:	d005      	beq.n	8003638 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800362c:	4b53      	ldr	r3, [pc, #332]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	4a52      	ldr	r2, [pc, #328]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003632:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003636:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003638:	4b50      	ldr	r3, [pc, #320]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	494d      	ldr	r1, [pc, #308]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003646:	4313      	orrs	r3, r2
 8003648:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0301 	and.w	r3, r3, #1
 8003652:	2b00      	cmp	r3, #0
 8003654:	d044      	beq.n	80036e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	2b01      	cmp	r3, #1
 800365c:	d107      	bne.n	800366e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800365e:	4b47      	ldr	r3, [pc, #284]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d119      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e07f      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	2b02      	cmp	r3, #2
 8003674:	d003      	beq.n	800367e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800367a:	2b03      	cmp	r3, #3
 800367c:	d107      	bne.n	800368e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800367e:	4b3f      	ldr	r3, [pc, #252]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d109      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e06f      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800368e:	4b3b      	ldr	r3, [pc, #236]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d101      	bne.n	800369e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e067      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800369e:	4b37      	ldr	r3, [pc, #220]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f023 0203 	bic.w	r2, r3, #3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	4934      	ldr	r1, [pc, #208]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036b0:	f7fe fbea 	bl	8001e88 <HAL_GetTick>
 80036b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b6:	e00a      	b.n	80036ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036b8:	f7fe fbe6 	bl	8001e88 <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e04f      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ce:	4b2b      	ldr	r3, [pc, #172]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	f003 020c 	and.w	r2, r3, #12
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	429a      	cmp	r2, r3
 80036de:	d1eb      	bne.n	80036b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036e0:	4b25      	ldr	r3, [pc, #148]	@ (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 030f 	and.w	r3, r3, #15
 80036e8:	683a      	ldr	r2, [r7, #0]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d20c      	bcs.n	8003708 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ee:	4b22      	ldr	r3, [pc, #136]	@ (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80036f0:	683a      	ldr	r2, [r7, #0]
 80036f2:	b2d2      	uxtb	r2, r2
 80036f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036f6:	4b20      	ldr	r3, [pc, #128]	@ (8003778 <HAL_RCC_ClockConfig+0x1b8>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 030f 	and.w	r3, r3, #15
 80036fe:	683a      	ldr	r2, [r7, #0]
 8003700:	429a      	cmp	r2, r3
 8003702:	d001      	beq.n	8003708 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e032      	b.n	800376e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0304 	and.w	r3, r3, #4
 8003710:	2b00      	cmp	r3, #0
 8003712:	d008      	beq.n	8003726 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003714:	4b19      	ldr	r3, [pc, #100]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	4916      	ldr	r1, [pc, #88]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003722:	4313      	orrs	r3, r2
 8003724:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0308 	and.w	r3, r3, #8
 800372e:	2b00      	cmp	r3, #0
 8003730:	d009      	beq.n	8003746 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003732:	4b12      	ldr	r3, [pc, #72]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	691b      	ldr	r3, [r3, #16]
 800373e:	00db      	lsls	r3, r3, #3
 8003740:	490e      	ldr	r1, [pc, #56]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 8003742:	4313      	orrs	r3, r2
 8003744:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003746:	f000 f855 	bl	80037f4 <HAL_RCC_GetSysClockFreq>
 800374a:	4602      	mov	r2, r0
 800374c:	4b0b      	ldr	r3, [pc, #44]	@ (800377c <HAL_RCC_ClockConfig+0x1bc>)
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	091b      	lsrs	r3, r3, #4
 8003752:	f003 030f 	and.w	r3, r3, #15
 8003756:	490a      	ldr	r1, [pc, #40]	@ (8003780 <HAL_RCC_ClockConfig+0x1c0>)
 8003758:	5ccb      	ldrb	r3, [r1, r3]
 800375a:	fa22 f303 	lsr.w	r3, r2, r3
 800375e:	4a09      	ldr	r2, [pc, #36]	@ (8003784 <HAL_RCC_ClockConfig+0x1c4>)
 8003760:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003762:	4b09      	ldr	r3, [pc, #36]	@ (8003788 <HAL_RCC_ClockConfig+0x1c8>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4618      	mov	r0, r3
 8003768:	f7fe fb4a 	bl	8001e00 <HAL_InitTick>

  return HAL_OK;
 800376c:	2300      	movs	r3, #0
}
 800376e:	4618      	mov	r0, r3
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	40023c00 	.word	0x40023c00
 800377c:	40023800 	.word	0x40023800
 8003780:	08007ebc 	.word	0x08007ebc
 8003784:	20000010 	.word	0x20000010
 8003788:	20000014 	.word	0x20000014

0800378c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800378c:	b480      	push	{r7}
 800378e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003790:	4b03      	ldr	r3, [pc, #12]	@ (80037a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003792:	681b      	ldr	r3, [r3, #0]
}
 8003794:	4618      	mov	r0, r3
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	20000010 	.word	0x20000010

080037a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80037a8:	f7ff fff0 	bl	800378c <HAL_RCC_GetHCLKFreq>
 80037ac:	4602      	mov	r2, r0
 80037ae:	4b05      	ldr	r3, [pc, #20]	@ (80037c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	0a9b      	lsrs	r3, r3, #10
 80037b4:	f003 0307 	and.w	r3, r3, #7
 80037b8:	4903      	ldr	r1, [pc, #12]	@ (80037c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037ba:	5ccb      	ldrb	r3, [r1, r3]
 80037bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	40023800 	.word	0x40023800
 80037c8:	08007ecc 	.word	0x08007ecc

080037cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80037d0:	f7ff ffdc 	bl	800378c <HAL_RCC_GetHCLKFreq>
 80037d4:	4602      	mov	r2, r0
 80037d6:	4b05      	ldr	r3, [pc, #20]	@ (80037ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	0b5b      	lsrs	r3, r3, #13
 80037dc:	f003 0307 	and.w	r3, r3, #7
 80037e0:	4903      	ldr	r1, [pc, #12]	@ (80037f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037e2:	5ccb      	ldrb	r3, [r1, r3]
 80037e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	40023800 	.word	0x40023800
 80037f0:	08007ecc 	.word	0x08007ecc

080037f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037f8:	b0a6      	sub	sp, #152	@ 0x98
 80037fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80037fc:	2300      	movs	r3, #0
 80037fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8003802:	2300      	movs	r3, #0
 8003804:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8003808:	2300      	movs	r3, #0
 800380a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 800380e:	2300      	movs	r3, #0
 8003810:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8003814:	2300      	movs	r3, #0
 8003816:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800381a:	4bc8      	ldr	r3, [pc, #800]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x348>)
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f003 030c 	and.w	r3, r3, #12
 8003822:	2b0c      	cmp	r3, #12
 8003824:	f200 817e 	bhi.w	8003b24 <HAL_RCC_GetSysClockFreq+0x330>
 8003828:	a201      	add	r2, pc, #4	@ (adr r2, 8003830 <HAL_RCC_GetSysClockFreq+0x3c>)
 800382a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800382e:	bf00      	nop
 8003830:	08003865 	.word	0x08003865
 8003834:	08003b25 	.word	0x08003b25
 8003838:	08003b25 	.word	0x08003b25
 800383c:	08003b25 	.word	0x08003b25
 8003840:	0800386d 	.word	0x0800386d
 8003844:	08003b25 	.word	0x08003b25
 8003848:	08003b25 	.word	0x08003b25
 800384c:	08003b25 	.word	0x08003b25
 8003850:	08003875 	.word	0x08003875
 8003854:	08003b25 	.word	0x08003b25
 8003858:	08003b25 	.word	0x08003b25
 800385c:	08003b25 	.word	0x08003b25
 8003860:	080039df 	.word	0x080039df
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003864:	4bb6      	ldr	r3, [pc, #728]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003866:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
       break;
 800386a:	e15f      	b.n	8003b2c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800386c:	4bb5      	ldr	r3, [pc, #724]	@ (8003b44 <HAL_RCC_GetSysClockFreq+0x350>)
 800386e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003872:	e15b      	b.n	8003b2c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003874:	4bb1      	ldr	r3, [pc, #708]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x348>)
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800387c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003880:	4bae      	ldr	r3, [pc, #696]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x348>)
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003888:	2b00      	cmp	r3, #0
 800388a:	d031      	beq.n	80038f0 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800388c:	4bab      	ldr	r3, [pc, #684]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x348>)
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	099b      	lsrs	r3, r3, #6
 8003892:	2200      	movs	r2, #0
 8003894:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003896:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003898:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800389a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800389e:	663b      	str	r3, [r7, #96]	@ 0x60
 80038a0:	2300      	movs	r3, #0
 80038a2:	667b      	str	r3, [r7, #100]	@ 0x64
 80038a4:	4ba7      	ldr	r3, [pc, #668]	@ (8003b44 <HAL_RCC_GetSysClockFreq+0x350>)
 80038a6:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80038aa:	462a      	mov	r2, r5
 80038ac:	fb03 f202 	mul.w	r2, r3, r2
 80038b0:	2300      	movs	r3, #0
 80038b2:	4621      	mov	r1, r4
 80038b4:	fb01 f303 	mul.w	r3, r1, r3
 80038b8:	4413      	add	r3, r2
 80038ba:	4aa2      	ldr	r2, [pc, #648]	@ (8003b44 <HAL_RCC_GetSysClockFreq+0x350>)
 80038bc:	4621      	mov	r1, r4
 80038be:	fba1 1202 	umull	r1, r2, r1, r2
 80038c2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80038c4:	460a      	mov	r2, r1
 80038c6:	67ba      	str	r2, [r7, #120]	@ 0x78
 80038c8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80038ca:	4413      	add	r3, r2
 80038cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80038ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80038d2:	2200      	movs	r2, #0
 80038d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80038d6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80038d8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80038dc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80038e0:	f7fd f982 	bl	8000be8 <__aeabi_uldivmod>
 80038e4:	4602      	mov	r2, r0
 80038e6:	460b      	mov	r3, r1
 80038e8:	4613      	mov	r3, r2
 80038ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80038ee:	e064      	b.n	80039ba <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038f0:	4b92      	ldr	r3, [pc, #584]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x348>)
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	099b      	lsrs	r3, r3, #6
 80038f6:	2200      	movs	r2, #0
 80038f8:	653b      	str	r3, [r7, #80]	@ 0x50
 80038fa:	657a      	str	r2, [r7, #84]	@ 0x54
 80038fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003902:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003904:	2300      	movs	r3, #0
 8003906:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003908:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 800390c:	4622      	mov	r2, r4
 800390e:	462b      	mov	r3, r5
 8003910:	f04f 0000 	mov.w	r0, #0
 8003914:	f04f 0100 	mov.w	r1, #0
 8003918:	0159      	lsls	r1, r3, #5
 800391a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800391e:	0150      	lsls	r0, r2, #5
 8003920:	4602      	mov	r2, r0
 8003922:	460b      	mov	r3, r1
 8003924:	4621      	mov	r1, r4
 8003926:	1a51      	subs	r1, r2, r1
 8003928:	6139      	str	r1, [r7, #16]
 800392a:	4629      	mov	r1, r5
 800392c:	eb63 0301 	sbc.w	r3, r3, r1
 8003930:	617b      	str	r3, [r7, #20]
 8003932:	f04f 0200 	mov.w	r2, #0
 8003936:	f04f 0300 	mov.w	r3, #0
 800393a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800393e:	4659      	mov	r1, fp
 8003940:	018b      	lsls	r3, r1, #6
 8003942:	4651      	mov	r1, sl
 8003944:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003948:	4651      	mov	r1, sl
 800394a:	018a      	lsls	r2, r1, #6
 800394c:	4651      	mov	r1, sl
 800394e:	ebb2 0801 	subs.w	r8, r2, r1
 8003952:	4659      	mov	r1, fp
 8003954:	eb63 0901 	sbc.w	r9, r3, r1
 8003958:	f04f 0200 	mov.w	r2, #0
 800395c:	f04f 0300 	mov.w	r3, #0
 8003960:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003964:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003968:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800396c:	4690      	mov	r8, r2
 800396e:	4699      	mov	r9, r3
 8003970:	4623      	mov	r3, r4
 8003972:	eb18 0303 	adds.w	r3, r8, r3
 8003976:	60bb      	str	r3, [r7, #8]
 8003978:	462b      	mov	r3, r5
 800397a:	eb49 0303 	adc.w	r3, r9, r3
 800397e:	60fb      	str	r3, [r7, #12]
 8003980:	f04f 0200 	mov.w	r2, #0
 8003984:	f04f 0300 	mov.w	r3, #0
 8003988:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800398c:	4629      	mov	r1, r5
 800398e:	028b      	lsls	r3, r1, #10
 8003990:	4621      	mov	r1, r4
 8003992:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003996:	4621      	mov	r1, r4
 8003998:	028a      	lsls	r2, r1, #10
 800399a:	4610      	mov	r0, r2
 800399c:	4619      	mov	r1, r3
 800399e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039a2:	2200      	movs	r2, #0
 80039a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80039a6:	647a      	str	r2, [r7, #68]	@ 0x44
 80039a8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80039ac:	f7fd f91c 	bl	8000be8 <__aeabi_uldivmod>
 80039b0:	4602      	mov	r2, r0
 80039b2:	460b      	mov	r3, r1
 80039b4:	4613      	mov	r3, r2
 80039b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80039ba:	4b60      	ldr	r3, [pc, #384]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x348>)
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	0c1b      	lsrs	r3, r3, #16
 80039c0:	f003 0303 	and.w	r3, r3, #3
 80039c4:	3301      	adds	r3, #1
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco/pllp;
 80039cc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80039d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80039d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80039dc:	e0a6      	b.n	8003b2c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039de:	4b57      	ldr	r3, [pc, #348]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x348>)
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039ea:	4b54      	ldr	r3, [pc, #336]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x348>)
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d02a      	beq.n	8003a4c <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039f6:	4b51      	ldr	r3, [pc, #324]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x348>)
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	099b      	lsrs	r3, r3, #6
 80039fc:	2200      	movs	r2, #0
 80039fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a00:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a04:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003a08:	2100      	movs	r1, #0
 8003a0a:	4b4e      	ldr	r3, [pc, #312]	@ (8003b44 <HAL_RCC_GetSysClockFreq+0x350>)
 8003a0c:	fb03 f201 	mul.w	r2, r3, r1
 8003a10:	2300      	movs	r3, #0
 8003a12:	fb00 f303 	mul.w	r3, r0, r3
 8003a16:	4413      	add	r3, r2
 8003a18:	4a4a      	ldr	r2, [pc, #296]	@ (8003b44 <HAL_RCC_GetSysClockFreq+0x350>)
 8003a1a:	fba0 1202 	umull	r1, r2, r0, r2
 8003a1e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003a20:	460a      	mov	r2, r1
 8003a22:	673a      	str	r2, [r7, #112]	@ 0x70
 8003a24:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003a26:	4413      	add	r3, r2
 8003a28:	677b      	str	r3, [r7, #116]	@ 0x74
 8003a2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003a2e:	2200      	movs	r2, #0
 8003a30:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a32:	637a      	str	r2, [r7, #52]	@ 0x34
 8003a34:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003a38:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003a3c:	f7fd f8d4 	bl	8000be8 <__aeabi_uldivmod>
 8003a40:	4602      	mov	r2, r0
 8003a42:	460b      	mov	r3, r1
 8003a44:	4613      	mov	r3, r2
 8003a46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003a4a:	e05b      	b.n	8003b04 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a4c:	4b3b      	ldr	r3, [pc, #236]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x348>)
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	099b      	lsrs	r3, r3, #6
 8003a52:	2200      	movs	r2, #0
 8003a54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a5e:	623b      	str	r3, [r7, #32]
 8003a60:	2300      	movs	r3, #0
 8003a62:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a64:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003a68:	4642      	mov	r2, r8
 8003a6a:	464b      	mov	r3, r9
 8003a6c:	f04f 0000 	mov.w	r0, #0
 8003a70:	f04f 0100 	mov.w	r1, #0
 8003a74:	0159      	lsls	r1, r3, #5
 8003a76:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a7a:	0150      	lsls	r0, r2, #5
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	460b      	mov	r3, r1
 8003a80:	4641      	mov	r1, r8
 8003a82:	ebb2 0a01 	subs.w	sl, r2, r1
 8003a86:	4649      	mov	r1, r9
 8003a88:	eb63 0b01 	sbc.w	fp, r3, r1
 8003a8c:	f04f 0200 	mov.w	r2, #0
 8003a90:	f04f 0300 	mov.w	r3, #0
 8003a94:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003a98:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003a9c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003aa0:	ebb2 040a 	subs.w	r4, r2, sl
 8003aa4:	eb63 050b 	sbc.w	r5, r3, fp
 8003aa8:	f04f 0200 	mov.w	r2, #0
 8003aac:	f04f 0300 	mov.w	r3, #0
 8003ab0:	00eb      	lsls	r3, r5, #3
 8003ab2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ab6:	00e2      	lsls	r2, r4, #3
 8003ab8:	4614      	mov	r4, r2
 8003aba:	461d      	mov	r5, r3
 8003abc:	4643      	mov	r3, r8
 8003abe:	18e3      	adds	r3, r4, r3
 8003ac0:	603b      	str	r3, [r7, #0]
 8003ac2:	464b      	mov	r3, r9
 8003ac4:	eb45 0303 	adc.w	r3, r5, r3
 8003ac8:	607b      	str	r3, [r7, #4]
 8003aca:	f04f 0200 	mov.w	r2, #0
 8003ace:	f04f 0300 	mov.w	r3, #0
 8003ad2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003ad6:	4629      	mov	r1, r5
 8003ad8:	028b      	lsls	r3, r1, #10
 8003ada:	4621      	mov	r1, r4
 8003adc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ae0:	4621      	mov	r1, r4
 8003ae2:	028a      	lsls	r2, r1, #10
 8003ae4:	4610      	mov	r0, r2
 8003ae6:	4619      	mov	r1, r3
 8003ae8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003aec:	2200      	movs	r2, #0
 8003aee:	61bb      	str	r3, [r7, #24]
 8003af0:	61fa      	str	r2, [r7, #28]
 8003af2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003af6:	f7fd f877 	bl	8000be8 <__aeabi_uldivmod>
 8003afa:	4602      	mov	r2, r0
 8003afc:	460b      	mov	r3, r1
 8003afe:	4613      	mov	r3, r2
 8003b00:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003b04:	4b0d      	ldr	r3, [pc, #52]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x348>)
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	0f1b      	lsrs	r3, r3, #28
 8003b0a:	f003 0307 	and.w	r3, r3, #7
 8003b0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco/pllr;
 8003b12:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003b16:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003b1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003b22:	e003      	b.n	8003b2c <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b24:	4b06      	ldr	r3, [pc, #24]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003b26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003b2a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b2c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3798      	adds	r7, #152	@ 0x98
 8003b34:	46bd      	mov	sp, r7
 8003b36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b3a:	bf00      	nop
 8003b3c:	40023800 	.word	0x40023800
 8003b40:	00f42400 	.word	0x00f42400
 8003b44:	017d7840 	.word	0x017d7840

08003b48 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b086      	sub	sp, #24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d101      	bne.n	8003b5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e28d      	b.n	8004076 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	f000 8083 	beq.w	8003c6e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003b68:	4b94      	ldr	r3, [pc, #592]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	f003 030c 	and.w	r3, r3, #12
 8003b70:	2b04      	cmp	r3, #4
 8003b72:	d019      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b74:	4b91      	ldr	r3, [pc, #580]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003b7c:	2b08      	cmp	r3, #8
 8003b7e:	d106      	bne.n	8003b8e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b80:	4b8e      	ldr	r3, [pc, #568]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b8c:	d00c      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b8e:	4b8b      	ldr	r3, [pc, #556]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003b96:	2b0c      	cmp	r3, #12
 8003b98:	d112      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b9a:	4b88      	ldr	r3, [pc, #544]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ba2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ba6:	d10b      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ba8:	4b84      	ldr	r3, [pc, #528]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d05b      	beq.n	8003c6c <HAL_RCC_OscConfig+0x124>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d157      	bne.n	8003c6c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e25a      	b.n	8004076 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bc8:	d106      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x90>
 8003bca:	4b7c      	ldr	r3, [pc, #496]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a7b      	ldr	r2, [pc, #492]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003bd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bd4:	6013      	str	r3, [r2, #0]
 8003bd6:	e01d      	b.n	8003c14 <HAL_RCC_OscConfig+0xcc>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003be0:	d10c      	bne.n	8003bfc <HAL_RCC_OscConfig+0xb4>
 8003be2:	4b76      	ldr	r3, [pc, #472]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a75      	ldr	r2, [pc, #468]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003be8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003bec:	6013      	str	r3, [r2, #0]
 8003bee:	4b73      	ldr	r3, [pc, #460]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a72      	ldr	r2, [pc, #456]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003bf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bf8:	6013      	str	r3, [r2, #0]
 8003bfa:	e00b      	b.n	8003c14 <HAL_RCC_OscConfig+0xcc>
 8003bfc:	4b6f      	ldr	r3, [pc, #444]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a6e      	ldr	r2, [pc, #440]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003c02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c06:	6013      	str	r3, [r2, #0]
 8003c08:	4b6c      	ldr	r3, [pc, #432]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a6b      	ldr	r2, [pc, #428]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003c0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d013      	beq.n	8003c44 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c1c:	f7fe f934 	bl	8001e88 <HAL_GetTick>
 8003c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c22:	e008      	b.n	8003c36 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c24:	f7fe f930 	bl	8001e88 <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	2b64      	cmp	r3, #100	@ 0x64
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e21f      	b.n	8004076 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c36:	4b61      	ldr	r3, [pc, #388]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d0f0      	beq.n	8003c24 <HAL_RCC_OscConfig+0xdc>
 8003c42:	e014      	b.n	8003c6e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c44:	f7fe f920 	bl	8001e88 <HAL_GetTick>
 8003c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c4a:	e008      	b.n	8003c5e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c4c:	f7fe f91c 	bl	8001e88 <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	2b64      	cmp	r3, #100	@ 0x64
 8003c58:	d901      	bls.n	8003c5e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e20b      	b.n	8004076 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c5e:	4b57      	ldr	r3, [pc, #348]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d1f0      	bne.n	8003c4c <HAL_RCC_OscConfig+0x104>
 8003c6a:	e000      	b.n	8003c6e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d06f      	beq.n	8003d5a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003c7a:	4b50      	ldr	r3, [pc, #320]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	f003 030c 	and.w	r3, r3, #12
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d017      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c86:	4b4d      	ldr	r3, [pc, #308]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003c8e:	2b08      	cmp	r3, #8
 8003c90:	d105      	bne.n	8003c9e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003c92:	4b4a      	ldr	r3, [pc, #296]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00b      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c9e:	4b47      	ldr	r3, [pc, #284]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003ca6:	2b0c      	cmp	r3, #12
 8003ca8:	d11c      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003caa:	4b44      	ldr	r3, [pc, #272]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d116      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cb6:	4b41      	ldr	r3, [pc, #260]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 0302 	and.w	r3, r3, #2
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d005      	beq.n	8003cce <HAL_RCC_OscConfig+0x186>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	68db      	ldr	r3, [r3, #12]
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d001      	beq.n	8003cce <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e1d3      	b.n	8004076 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cce:	4b3b      	ldr	r3, [pc, #236]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	691b      	ldr	r3, [r3, #16]
 8003cda:	00db      	lsls	r3, r3, #3
 8003cdc:	4937      	ldr	r1, [pc, #220]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ce2:	e03a      	b.n	8003d5a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d020      	beq.n	8003d2e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cec:	4b34      	ldr	r3, [pc, #208]	@ (8003dc0 <HAL_RCC_OscConfig+0x278>)
 8003cee:	2201      	movs	r2, #1
 8003cf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cf2:	f7fe f8c9 	bl	8001e88 <HAL_GetTick>
 8003cf6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cf8:	e008      	b.n	8003d0c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cfa:	f7fe f8c5 	bl	8001e88 <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	d901      	bls.n	8003d0c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003d08:	2303      	movs	r3, #3
 8003d0a:	e1b4      	b.n	8004076 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d0c:	4b2b      	ldr	r3, [pc, #172]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0302 	and.w	r3, r3, #2
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d0f0      	beq.n	8003cfa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d18:	4b28      	ldr	r3, [pc, #160]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	691b      	ldr	r3, [r3, #16]
 8003d24:	00db      	lsls	r3, r3, #3
 8003d26:	4925      	ldr	r1, [pc, #148]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	600b      	str	r3, [r1, #0]
 8003d2c:	e015      	b.n	8003d5a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d2e:	4b24      	ldr	r3, [pc, #144]	@ (8003dc0 <HAL_RCC_OscConfig+0x278>)
 8003d30:	2200      	movs	r2, #0
 8003d32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d34:	f7fe f8a8 	bl	8001e88 <HAL_GetTick>
 8003d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d3a:	e008      	b.n	8003d4e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d3c:	f7fe f8a4 	bl	8001e88 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	2b02      	cmp	r3, #2
 8003d48:	d901      	bls.n	8003d4e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e193      	b.n	8004076 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d4e:	4b1b      	ldr	r3, [pc, #108]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 0302 	and.w	r3, r3, #2
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d1f0      	bne.n	8003d3c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0308 	and.w	r3, r3, #8
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d036      	beq.n	8003dd4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d016      	beq.n	8003d9c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d6e:	4b15      	ldr	r3, [pc, #84]	@ (8003dc4 <HAL_RCC_OscConfig+0x27c>)
 8003d70:	2201      	movs	r2, #1
 8003d72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d74:	f7fe f888 	bl	8001e88 <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d7a:	e008      	b.n	8003d8e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d7c:	f7fe f884 	bl	8001e88 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e173      	b.n	8004076 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d8e:	4b0b      	ldr	r3, [pc, #44]	@ (8003dbc <HAL_RCC_OscConfig+0x274>)
 8003d90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d0f0      	beq.n	8003d7c <HAL_RCC_OscConfig+0x234>
 8003d9a:	e01b      	b.n	8003dd4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d9c:	4b09      	ldr	r3, [pc, #36]	@ (8003dc4 <HAL_RCC_OscConfig+0x27c>)
 8003d9e:	2200      	movs	r2, #0
 8003da0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003da2:	f7fe f871 	bl	8001e88 <HAL_GetTick>
 8003da6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003da8:	e00e      	b.n	8003dc8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003daa:	f7fe f86d 	bl	8001e88 <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d907      	bls.n	8003dc8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003db8:	2303      	movs	r3, #3
 8003dba:	e15c      	b.n	8004076 <HAL_RCC_OscConfig+0x52e>
 8003dbc:	40023800 	.word	0x40023800
 8003dc0:	42470000 	.word	0x42470000
 8003dc4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dc8:	4b8a      	ldr	r3, [pc, #552]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003dca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dcc:	f003 0302 	and.w	r3, r3, #2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d1ea      	bne.n	8003daa <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0304 	and.w	r3, r3, #4
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	f000 8097 	beq.w	8003f10 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003de2:	2300      	movs	r3, #0
 8003de4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003de6:	4b83      	ldr	r3, [pc, #524]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d10f      	bne.n	8003e12 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003df2:	2300      	movs	r3, #0
 8003df4:	60bb      	str	r3, [r7, #8]
 8003df6:	4b7f      	ldr	r3, [pc, #508]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfa:	4a7e      	ldr	r2, [pc, #504]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003dfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e00:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e02:	4b7c      	ldr	r3, [pc, #496]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e0a:	60bb      	str	r3, [r7, #8]
 8003e0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e12:	4b79      	ldr	r3, [pc, #484]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b0>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d118      	bne.n	8003e50 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e1e:	4b76      	ldr	r3, [pc, #472]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b0>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a75      	ldr	r2, [pc, #468]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b0>)
 8003e24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e2a:	f7fe f82d 	bl	8001e88 <HAL_GetTick>
 8003e2e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e30:	e008      	b.n	8003e44 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e32:	f7fe f829 	bl	8001e88 <HAL_GetTick>
 8003e36:	4602      	mov	r2, r0
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d901      	bls.n	8003e44 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e118      	b.n	8004076 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e44:	4b6c      	ldr	r3, [pc, #432]	@ (8003ff8 <HAL_RCC_OscConfig+0x4b0>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d0f0      	beq.n	8003e32 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d106      	bne.n	8003e66 <HAL_RCC_OscConfig+0x31e>
 8003e58:	4b66      	ldr	r3, [pc, #408]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003e5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e5c:	4a65      	ldr	r2, [pc, #404]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003e5e:	f043 0301 	orr.w	r3, r3, #1
 8003e62:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e64:	e01c      	b.n	8003ea0 <HAL_RCC_OscConfig+0x358>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	2b05      	cmp	r3, #5
 8003e6c:	d10c      	bne.n	8003e88 <HAL_RCC_OscConfig+0x340>
 8003e6e:	4b61      	ldr	r3, [pc, #388]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003e70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e72:	4a60      	ldr	r2, [pc, #384]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003e74:	f043 0304 	orr.w	r3, r3, #4
 8003e78:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e7a:	4b5e      	ldr	r3, [pc, #376]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e7e:	4a5d      	ldr	r2, [pc, #372]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003e80:	f043 0301 	orr.w	r3, r3, #1
 8003e84:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e86:	e00b      	b.n	8003ea0 <HAL_RCC_OscConfig+0x358>
 8003e88:	4b5a      	ldr	r3, [pc, #360]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003e8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e8c:	4a59      	ldr	r2, [pc, #356]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003e8e:	f023 0301 	bic.w	r3, r3, #1
 8003e92:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e94:	4b57      	ldr	r3, [pc, #348]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003e96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e98:	4a56      	ldr	r2, [pc, #344]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003e9a:	f023 0304 	bic.w	r3, r3, #4
 8003e9e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d015      	beq.n	8003ed4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ea8:	f7fd ffee 	bl	8001e88 <HAL_GetTick>
 8003eac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eae:	e00a      	b.n	8003ec6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003eb0:	f7fd ffea 	bl	8001e88 <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d901      	bls.n	8003ec6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e0d7      	b.n	8004076 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ec6:	4b4b      	ldr	r3, [pc, #300]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eca:	f003 0302 	and.w	r3, r3, #2
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d0ee      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x368>
 8003ed2:	e014      	b.n	8003efe <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed4:	f7fd ffd8 	bl	8001e88 <HAL_GetTick>
 8003ed8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eda:	e00a      	b.n	8003ef2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003edc:	f7fd ffd4 	bl	8001e88 <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d901      	bls.n	8003ef2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e0c1      	b.n	8004076 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ef2:	4b40      	ldr	r3, [pc, #256]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003ef4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ef6:	f003 0302 	and.w	r3, r3, #2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d1ee      	bne.n	8003edc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003efe:	7dfb      	ldrb	r3, [r7, #23]
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d105      	bne.n	8003f10 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f04:	4b3b      	ldr	r3, [pc, #236]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f08:	4a3a      	ldr	r2, [pc, #232]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003f0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f0e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	699b      	ldr	r3, [r3, #24]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	f000 80ad 	beq.w	8004074 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f1a:	4b36      	ldr	r3, [pc, #216]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f003 030c 	and.w	r3, r3, #12
 8003f22:	2b08      	cmp	r3, #8
 8003f24:	d060      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d145      	bne.n	8003fba <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f2e:	4b33      	ldr	r3, [pc, #204]	@ (8003ffc <HAL_RCC_OscConfig+0x4b4>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f34:	f7fd ffa8 	bl	8001e88 <HAL_GetTick>
 8003f38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f3a:	e008      	b.n	8003f4e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f3c:	f7fd ffa4 	bl	8001e88 <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	2b02      	cmp	r3, #2
 8003f48:	d901      	bls.n	8003f4e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	e093      	b.n	8004076 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f4e:	4b29      	ldr	r3, [pc, #164]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d1f0      	bne.n	8003f3c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	69da      	ldr	r2, [r3, #28]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a1b      	ldr	r3, [r3, #32]
 8003f62:	431a      	orrs	r2, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f68:	019b      	lsls	r3, r3, #6
 8003f6a:	431a      	orrs	r2, r3
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f70:	085b      	lsrs	r3, r3, #1
 8003f72:	3b01      	subs	r3, #1
 8003f74:	041b      	lsls	r3, r3, #16
 8003f76:	431a      	orrs	r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f7c:	061b      	lsls	r3, r3, #24
 8003f7e:	431a      	orrs	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f84:	071b      	lsls	r3, r3, #28
 8003f86:	491b      	ldr	r1, [pc, #108]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f8c:	4b1b      	ldr	r3, [pc, #108]	@ (8003ffc <HAL_RCC_OscConfig+0x4b4>)
 8003f8e:	2201      	movs	r2, #1
 8003f90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f92:	f7fd ff79 	bl	8001e88 <HAL_GetTick>
 8003f96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f98:	e008      	b.n	8003fac <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f9a:	f7fd ff75 	bl	8001e88 <HAL_GetTick>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	d901      	bls.n	8003fac <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e064      	b.n	8004076 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fac:	4b11      	ldr	r3, [pc, #68]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d0f0      	beq.n	8003f9a <HAL_RCC_OscConfig+0x452>
 8003fb8:	e05c      	b.n	8004074 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fba:	4b10      	ldr	r3, [pc, #64]	@ (8003ffc <HAL_RCC_OscConfig+0x4b4>)
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc0:	f7fd ff62 	bl	8001e88 <HAL_GetTick>
 8003fc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fc6:	e008      	b.n	8003fda <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fc8:	f7fd ff5e 	bl	8001e88 <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d901      	bls.n	8003fda <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e04d      	b.n	8004076 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fda:	4b06      	ldr	r3, [pc, #24]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ac>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d1f0      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x480>
 8003fe6:	e045      	b.n	8004074 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	699b      	ldr	r3, [r3, #24]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d107      	bne.n	8004000 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e040      	b.n	8004076 <HAL_RCC_OscConfig+0x52e>
 8003ff4:	40023800 	.word	0x40023800
 8003ff8:	40007000 	.word	0x40007000
 8003ffc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004000:	4b1f      	ldr	r3, [pc, #124]	@ (8004080 <HAL_RCC_OscConfig+0x538>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	699b      	ldr	r3, [r3, #24]
 800400a:	2b01      	cmp	r3, #1
 800400c:	d030      	beq.n	8004070 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004018:	429a      	cmp	r2, r3
 800401a:	d129      	bne.n	8004070 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004026:	429a      	cmp	r2, r3
 8004028:	d122      	bne.n	8004070 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004030:	4013      	ands	r3, r2
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004036:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004038:	4293      	cmp	r3, r2
 800403a:	d119      	bne.n	8004070 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004046:	085b      	lsrs	r3, r3, #1
 8004048:	3b01      	subs	r3, #1
 800404a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800404c:	429a      	cmp	r2, r3
 800404e:	d10f      	bne.n	8004070 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800405a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800405c:	429a      	cmp	r2, r3
 800405e:	d107      	bne.n	8004070 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800406a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800406c:	429a      	cmp	r2, r3
 800406e:	d001      	beq.n	8004074 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e000      	b.n	8004076 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3718      	adds	r7, #24
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop
 8004080:	40023800 	.word	0x40023800

08004084 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b082      	sub	sp, #8
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d101      	bne.n	8004096 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e041      	b.n	800411a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d106      	bne.n	80040b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f7fd fd8e 	bl	8001bcc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2202      	movs	r2, #2
 80040b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	3304      	adds	r3, #4
 80040c0:	4619      	mov	r1, r3
 80040c2:	4610      	mov	r0, r2
 80040c4:	f000 f9b8 	bl	8004438 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2201      	movs	r2, #1
 80040d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2201      	movs	r2, #1
 8004104:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2201      	movs	r2, #1
 800410c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3708      	adds	r7, #8
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
	...

08004124 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d109      	bne.n	8004148 <HAL_TIM_PWM_Start+0x24>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800413a:	b2db      	uxtb	r3, r3
 800413c:	2b01      	cmp	r3, #1
 800413e:	bf14      	ite	ne
 8004140:	2301      	movne	r3, #1
 8004142:	2300      	moveq	r3, #0
 8004144:	b2db      	uxtb	r3, r3
 8004146:	e022      	b.n	800418e <HAL_TIM_PWM_Start+0x6a>
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	2b04      	cmp	r3, #4
 800414c:	d109      	bne.n	8004162 <HAL_TIM_PWM_Start+0x3e>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004154:	b2db      	uxtb	r3, r3
 8004156:	2b01      	cmp	r3, #1
 8004158:	bf14      	ite	ne
 800415a:	2301      	movne	r3, #1
 800415c:	2300      	moveq	r3, #0
 800415e:	b2db      	uxtb	r3, r3
 8004160:	e015      	b.n	800418e <HAL_TIM_PWM_Start+0x6a>
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	2b08      	cmp	r3, #8
 8004166:	d109      	bne.n	800417c <HAL_TIM_PWM_Start+0x58>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800416e:	b2db      	uxtb	r3, r3
 8004170:	2b01      	cmp	r3, #1
 8004172:	bf14      	ite	ne
 8004174:	2301      	movne	r3, #1
 8004176:	2300      	moveq	r3, #0
 8004178:	b2db      	uxtb	r3, r3
 800417a:	e008      	b.n	800418e <HAL_TIM_PWM_Start+0x6a>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004182:	b2db      	uxtb	r3, r3
 8004184:	2b01      	cmp	r3, #1
 8004186:	bf14      	ite	ne
 8004188:	2301      	movne	r3, #1
 800418a:	2300      	moveq	r3, #0
 800418c:	b2db      	uxtb	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d001      	beq.n	8004196 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e07c      	b.n	8004290 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d104      	bne.n	80041a6 <HAL_TIM_PWM_Start+0x82>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2202      	movs	r2, #2
 80041a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80041a4:	e013      	b.n	80041ce <HAL_TIM_PWM_Start+0xaa>
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	2b04      	cmp	r3, #4
 80041aa:	d104      	bne.n	80041b6 <HAL_TIM_PWM_Start+0x92>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2202      	movs	r2, #2
 80041b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041b4:	e00b      	b.n	80041ce <HAL_TIM_PWM_Start+0xaa>
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	2b08      	cmp	r3, #8
 80041ba:	d104      	bne.n	80041c6 <HAL_TIM_PWM_Start+0xa2>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2202      	movs	r2, #2
 80041c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041c4:	e003      	b.n	80041ce <HAL_TIM_PWM_Start+0xaa>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2202      	movs	r2, #2
 80041ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	2201      	movs	r2, #1
 80041d4:	6839      	ldr	r1, [r7, #0]
 80041d6:	4618      	mov	r0, r3
 80041d8:	f000 fb8a 	bl	80048f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a2d      	ldr	r2, [pc, #180]	@ (8004298 <HAL_TIM_PWM_Start+0x174>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d004      	beq.n	80041f0 <HAL_TIM_PWM_Start+0xcc>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a2c      	ldr	r2, [pc, #176]	@ (800429c <HAL_TIM_PWM_Start+0x178>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d101      	bne.n	80041f4 <HAL_TIM_PWM_Start+0xd0>
 80041f0:	2301      	movs	r3, #1
 80041f2:	e000      	b.n	80041f6 <HAL_TIM_PWM_Start+0xd2>
 80041f4:	2300      	movs	r3, #0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d007      	beq.n	800420a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004208:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a22      	ldr	r2, [pc, #136]	@ (8004298 <HAL_TIM_PWM_Start+0x174>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d022      	beq.n	800425a <HAL_TIM_PWM_Start+0x136>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800421c:	d01d      	beq.n	800425a <HAL_TIM_PWM_Start+0x136>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a1f      	ldr	r2, [pc, #124]	@ (80042a0 <HAL_TIM_PWM_Start+0x17c>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d018      	beq.n	800425a <HAL_TIM_PWM_Start+0x136>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a1d      	ldr	r2, [pc, #116]	@ (80042a4 <HAL_TIM_PWM_Start+0x180>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d013      	beq.n	800425a <HAL_TIM_PWM_Start+0x136>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a1c      	ldr	r2, [pc, #112]	@ (80042a8 <HAL_TIM_PWM_Start+0x184>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d00e      	beq.n	800425a <HAL_TIM_PWM_Start+0x136>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a16      	ldr	r2, [pc, #88]	@ (800429c <HAL_TIM_PWM_Start+0x178>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d009      	beq.n	800425a <HAL_TIM_PWM_Start+0x136>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a18      	ldr	r2, [pc, #96]	@ (80042ac <HAL_TIM_PWM_Start+0x188>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d004      	beq.n	800425a <HAL_TIM_PWM_Start+0x136>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a16      	ldr	r2, [pc, #88]	@ (80042b0 <HAL_TIM_PWM_Start+0x18c>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d111      	bne.n	800427e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f003 0307 	and.w	r3, r3, #7
 8004264:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2b06      	cmp	r3, #6
 800426a:	d010      	beq.n	800428e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f042 0201 	orr.w	r2, r2, #1
 800427a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800427c:	e007      	b.n	800428e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f042 0201 	orr.w	r2, r2, #1
 800428c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3710      	adds	r7, #16
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	40010000 	.word	0x40010000
 800429c:	40010400 	.word	0x40010400
 80042a0:	40000400 	.word	0x40000400
 80042a4:	40000800 	.word	0x40000800
 80042a8:	40000c00 	.word	0x40000c00
 80042ac:	40014000 	.word	0x40014000
 80042b0:	40001800 	.word	0x40001800

080042b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b086      	sub	sp, #24
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042c0:	2300      	movs	r3, #0
 80042c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d101      	bne.n	80042d2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80042ce:	2302      	movs	r3, #2
 80042d0:	e0ae      	b.n	8004430 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2201      	movs	r2, #1
 80042d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2b0c      	cmp	r3, #12
 80042de:	f200 809f 	bhi.w	8004420 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80042e2:	a201      	add	r2, pc, #4	@ (adr r2, 80042e8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80042e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042e8:	0800431d 	.word	0x0800431d
 80042ec:	08004421 	.word	0x08004421
 80042f0:	08004421 	.word	0x08004421
 80042f4:	08004421 	.word	0x08004421
 80042f8:	0800435d 	.word	0x0800435d
 80042fc:	08004421 	.word	0x08004421
 8004300:	08004421 	.word	0x08004421
 8004304:	08004421 	.word	0x08004421
 8004308:	0800439f 	.word	0x0800439f
 800430c:	08004421 	.word	0x08004421
 8004310:	08004421 	.word	0x08004421
 8004314:	08004421 	.word	0x08004421
 8004318:	080043df 	.word	0x080043df
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68b9      	ldr	r1, [r7, #8]
 8004322:	4618      	mov	r0, r3
 8004324:	f000 f934 	bl	8004590 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	699a      	ldr	r2, [r3, #24]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f042 0208 	orr.w	r2, r2, #8
 8004336:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	699a      	ldr	r2, [r3, #24]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f022 0204 	bic.w	r2, r2, #4
 8004346:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	6999      	ldr	r1, [r3, #24]
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	691a      	ldr	r2, [r3, #16]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	619a      	str	r2, [r3, #24]
      break;
 800435a:	e064      	b.n	8004426 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68b9      	ldr	r1, [r7, #8]
 8004362:	4618      	mov	r0, r3
 8004364:	f000 f984 	bl	8004670 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	699a      	ldr	r2, [r3, #24]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004376:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	699a      	ldr	r2, [r3, #24]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004386:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	6999      	ldr	r1, [r3, #24]
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	021a      	lsls	r2, r3, #8
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	430a      	orrs	r2, r1
 800439a:	619a      	str	r2, [r3, #24]
      break;
 800439c:	e043      	b.n	8004426 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68b9      	ldr	r1, [r7, #8]
 80043a4:	4618      	mov	r0, r3
 80043a6:	f000 f9d9 	bl	800475c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	69da      	ldr	r2, [r3, #28]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f042 0208 	orr.w	r2, r2, #8
 80043b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	69da      	ldr	r2, [r3, #28]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f022 0204 	bic.w	r2, r2, #4
 80043c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	69d9      	ldr	r1, [r3, #28]
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	691a      	ldr	r2, [r3, #16]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	430a      	orrs	r2, r1
 80043da:	61da      	str	r2, [r3, #28]
      break;
 80043dc:	e023      	b.n	8004426 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68b9      	ldr	r1, [r7, #8]
 80043e4:	4618      	mov	r0, r3
 80043e6:	f000 fa2d 	bl	8004844 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	69da      	ldr	r2, [r3, #28]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	69da      	ldr	r2, [r3, #28]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004408:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	69d9      	ldr	r1, [r3, #28]
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	691b      	ldr	r3, [r3, #16]
 8004414:	021a      	lsls	r2, r3, #8
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	430a      	orrs	r2, r1
 800441c:	61da      	str	r2, [r3, #28]
      break;
 800441e:	e002      	b.n	8004426 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	75fb      	strb	r3, [r7, #23]
      break;
 8004424:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800442e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004430:	4618      	mov	r0, r3
 8004432:	3718      	adds	r7, #24
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}

08004438 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004438:	b480      	push	{r7}
 800443a:	b085      	sub	sp, #20
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a46      	ldr	r2, [pc, #280]	@ (8004564 <TIM_Base_SetConfig+0x12c>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d013      	beq.n	8004478 <TIM_Base_SetConfig+0x40>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004456:	d00f      	beq.n	8004478 <TIM_Base_SetConfig+0x40>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a43      	ldr	r2, [pc, #268]	@ (8004568 <TIM_Base_SetConfig+0x130>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d00b      	beq.n	8004478 <TIM_Base_SetConfig+0x40>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	4a42      	ldr	r2, [pc, #264]	@ (800456c <TIM_Base_SetConfig+0x134>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d007      	beq.n	8004478 <TIM_Base_SetConfig+0x40>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4a41      	ldr	r2, [pc, #260]	@ (8004570 <TIM_Base_SetConfig+0x138>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d003      	beq.n	8004478 <TIM_Base_SetConfig+0x40>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a40      	ldr	r2, [pc, #256]	@ (8004574 <TIM_Base_SetConfig+0x13c>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d108      	bne.n	800448a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800447e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	68fa      	ldr	r2, [r7, #12]
 8004486:	4313      	orrs	r3, r2
 8004488:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a35      	ldr	r2, [pc, #212]	@ (8004564 <TIM_Base_SetConfig+0x12c>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d02b      	beq.n	80044ea <TIM_Base_SetConfig+0xb2>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004498:	d027      	beq.n	80044ea <TIM_Base_SetConfig+0xb2>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a32      	ldr	r2, [pc, #200]	@ (8004568 <TIM_Base_SetConfig+0x130>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d023      	beq.n	80044ea <TIM_Base_SetConfig+0xb2>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4a31      	ldr	r2, [pc, #196]	@ (800456c <TIM_Base_SetConfig+0x134>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d01f      	beq.n	80044ea <TIM_Base_SetConfig+0xb2>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a30      	ldr	r2, [pc, #192]	@ (8004570 <TIM_Base_SetConfig+0x138>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d01b      	beq.n	80044ea <TIM_Base_SetConfig+0xb2>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a2f      	ldr	r2, [pc, #188]	@ (8004574 <TIM_Base_SetConfig+0x13c>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d017      	beq.n	80044ea <TIM_Base_SetConfig+0xb2>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a2e      	ldr	r2, [pc, #184]	@ (8004578 <TIM_Base_SetConfig+0x140>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d013      	beq.n	80044ea <TIM_Base_SetConfig+0xb2>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a2d      	ldr	r2, [pc, #180]	@ (800457c <TIM_Base_SetConfig+0x144>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d00f      	beq.n	80044ea <TIM_Base_SetConfig+0xb2>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a2c      	ldr	r2, [pc, #176]	@ (8004580 <TIM_Base_SetConfig+0x148>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d00b      	beq.n	80044ea <TIM_Base_SetConfig+0xb2>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	4a2b      	ldr	r2, [pc, #172]	@ (8004584 <TIM_Base_SetConfig+0x14c>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d007      	beq.n	80044ea <TIM_Base_SetConfig+0xb2>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4a2a      	ldr	r2, [pc, #168]	@ (8004588 <TIM_Base_SetConfig+0x150>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d003      	beq.n	80044ea <TIM_Base_SetConfig+0xb2>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a29      	ldr	r2, [pc, #164]	@ (800458c <TIM_Base_SetConfig+0x154>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d108      	bne.n	80044fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	68db      	ldr	r3, [r3, #12]
 80044f6:	68fa      	ldr	r2, [r7, #12]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	695b      	ldr	r3, [r3, #20]
 8004506:	4313      	orrs	r3, r2
 8004508:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	68fa      	ldr	r2, [r7, #12]
 800450e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	689a      	ldr	r2, [r3, #8]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	4a10      	ldr	r2, [pc, #64]	@ (8004564 <TIM_Base_SetConfig+0x12c>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d003      	beq.n	8004530 <TIM_Base_SetConfig+0xf8>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a12      	ldr	r2, [pc, #72]	@ (8004574 <TIM_Base_SetConfig+0x13c>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d103      	bne.n	8004538 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	691a      	ldr	r2, [r3, #16]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	691b      	ldr	r3, [r3, #16]
 8004542:	f003 0301 	and.w	r3, r3, #1
 8004546:	2b01      	cmp	r3, #1
 8004548:	d105      	bne.n	8004556 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	f023 0201 	bic.w	r2, r3, #1
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	611a      	str	r2, [r3, #16]
  }
}
 8004556:	bf00      	nop
 8004558:	3714      	adds	r7, #20
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop
 8004564:	40010000 	.word	0x40010000
 8004568:	40000400 	.word	0x40000400
 800456c:	40000800 	.word	0x40000800
 8004570:	40000c00 	.word	0x40000c00
 8004574:	40010400 	.word	0x40010400
 8004578:	40014000 	.word	0x40014000
 800457c:	40014400 	.word	0x40014400
 8004580:	40014800 	.word	0x40014800
 8004584:	40001800 	.word	0x40001800
 8004588:	40001c00 	.word	0x40001c00
 800458c:	40002000 	.word	0x40002000

08004590 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004590:	b480      	push	{r7}
 8004592:	b087      	sub	sp, #28
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a1b      	ldr	r3, [r3, #32]
 800459e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6a1b      	ldr	r3, [r3, #32]
 80045a4:	f023 0201 	bic.w	r2, r3, #1
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	699b      	ldr	r3, [r3, #24]
 80045b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f023 0303 	bic.w	r3, r3, #3
 80045c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f023 0302 	bic.w	r3, r3, #2
 80045d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	697a      	ldr	r2, [r7, #20]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a20      	ldr	r2, [pc, #128]	@ (8004668 <TIM_OC1_SetConfig+0xd8>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d003      	beq.n	80045f4 <TIM_OC1_SetConfig+0x64>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a1f      	ldr	r2, [pc, #124]	@ (800466c <TIM_OC1_SetConfig+0xdc>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d10c      	bne.n	800460e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	f023 0308 	bic.w	r3, r3, #8
 80045fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	697a      	ldr	r2, [r7, #20]
 8004602:	4313      	orrs	r3, r2
 8004604:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	f023 0304 	bic.w	r3, r3, #4
 800460c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a15      	ldr	r2, [pc, #84]	@ (8004668 <TIM_OC1_SetConfig+0xd8>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d003      	beq.n	800461e <TIM_OC1_SetConfig+0x8e>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4a14      	ldr	r2, [pc, #80]	@ (800466c <TIM_OC1_SetConfig+0xdc>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d111      	bne.n	8004642 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004624:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800462c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	693a      	ldr	r2, [r7, #16]
 8004634:	4313      	orrs	r3, r2
 8004636:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	699b      	ldr	r3, [r3, #24]
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	4313      	orrs	r3, r2
 8004640:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	693a      	ldr	r2, [r7, #16]
 8004646:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	68fa      	ldr	r2, [r7, #12]
 800464c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	685a      	ldr	r2, [r3, #4]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	697a      	ldr	r2, [r7, #20]
 800465a:	621a      	str	r2, [r3, #32]
}
 800465c:	bf00      	nop
 800465e:	371c      	adds	r7, #28
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr
 8004668:	40010000 	.word	0x40010000
 800466c:	40010400 	.word	0x40010400

08004670 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004670:	b480      	push	{r7}
 8004672:	b087      	sub	sp, #28
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6a1b      	ldr	r3, [r3, #32]
 800467e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6a1b      	ldr	r3, [r3, #32]
 8004684:	f023 0210 	bic.w	r2, r3, #16
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	699b      	ldr	r3, [r3, #24]
 8004696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800469e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	021b      	lsls	r3, r3, #8
 80046ae:	68fa      	ldr	r2, [r7, #12]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	f023 0320 	bic.w	r3, r3, #32
 80046ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	011b      	lsls	r3, r3, #4
 80046c2:	697a      	ldr	r2, [r7, #20]
 80046c4:	4313      	orrs	r3, r2
 80046c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a22      	ldr	r2, [pc, #136]	@ (8004754 <TIM_OC2_SetConfig+0xe4>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d003      	beq.n	80046d8 <TIM_OC2_SetConfig+0x68>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4a21      	ldr	r2, [pc, #132]	@ (8004758 <TIM_OC2_SetConfig+0xe8>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d10d      	bne.n	80046f4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	011b      	lsls	r3, r3, #4
 80046e6:	697a      	ldr	r2, [r7, #20]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a17      	ldr	r2, [pc, #92]	@ (8004754 <TIM_OC2_SetConfig+0xe4>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d003      	beq.n	8004704 <TIM_OC2_SetConfig+0x94>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a16      	ldr	r2, [pc, #88]	@ (8004758 <TIM_OC2_SetConfig+0xe8>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d113      	bne.n	800472c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800470a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004712:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	695b      	ldr	r3, [r3, #20]
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	693a      	ldr	r2, [r7, #16]
 800471c:	4313      	orrs	r3, r2
 800471e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	699b      	ldr	r3, [r3, #24]
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	4313      	orrs	r3, r2
 800472a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	68fa      	ldr	r2, [r7, #12]
 8004736:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	685a      	ldr	r2, [r3, #4]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	697a      	ldr	r2, [r7, #20]
 8004744:	621a      	str	r2, [r3, #32]
}
 8004746:	bf00      	nop
 8004748:	371c      	adds	r7, #28
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop
 8004754:	40010000 	.word	0x40010000
 8004758:	40010400 	.word	0x40010400

0800475c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800475c:	b480      	push	{r7}
 800475e:	b087      	sub	sp, #28
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6a1b      	ldr	r3, [r3, #32]
 800476a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a1b      	ldr	r3, [r3, #32]
 8004770:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	69db      	ldr	r3, [r3, #28]
 8004782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800478a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f023 0303 	bic.w	r3, r3, #3
 8004792:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68fa      	ldr	r2, [r7, #12]
 800479a:	4313      	orrs	r3, r2
 800479c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80047a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	021b      	lsls	r3, r3, #8
 80047ac:	697a      	ldr	r2, [r7, #20]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a21      	ldr	r2, [pc, #132]	@ (800483c <TIM_OC3_SetConfig+0xe0>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d003      	beq.n	80047c2 <TIM_OC3_SetConfig+0x66>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a20      	ldr	r2, [pc, #128]	@ (8004840 <TIM_OC3_SetConfig+0xe4>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d10d      	bne.n	80047de <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80047c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	021b      	lsls	r3, r3, #8
 80047d0:	697a      	ldr	r2, [r7, #20]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80047dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a16      	ldr	r2, [pc, #88]	@ (800483c <TIM_OC3_SetConfig+0xe0>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d003      	beq.n	80047ee <TIM_OC3_SetConfig+0x92>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a15      	ldr	r2, [pc, #84]	@ (8004840 <TIM_OC3_SetConfig+0xe4>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d113      	bne.n	8004816 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80047f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80047fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	695b      	ldr	r3, [r3, #20]
 8004802:	011b      	lsls	r3, r3, #4
 8004804:	693a      	ldr	r2, [r7, #16]
 8004806:	4313      	orrs	r3, r2
 8004808:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	699b      	ldr	r3, [r3, #24]
 800480e:	011b      	lsls	r3, r3, #4
 8004810:	693a      	ldr	r2, [r7, #16]
 8004812:	4313      	orrs	r3, r2
 8004814:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	693a      	ldr	r2, [r7, #16]
 800481a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	68fa      	ldr	r2, [r7, #12]
 8004820:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	685a      	ldr	r2, [r3, #4]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	697a      	ldr	r2, [r7, #20]
 800482e:	621a      	str	r2, [r3, #32]
}
 8004830:	bf00      	nop
 8004832:	371c      	adds	r7, #28
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr
 800483c:	40010000 	.word	0x40010000
 8004840:	40010400 	.word	0x40010400

08004844 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004844:	b480      	push	{r7}
 8004846:	b087      	sub	sp, #28
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a1b      	ldr	r3, [r3, #32]
 8004852:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a1b      	ldr	r3, [r3, #32]
 8004858:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	69db      	ldr	r3, [r3, #28]
 800486a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004872:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800487a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	021b      	lsls	r3, r3, #8
 8004882:	68fa      	ldr	r2, [r7, #12]
 8004884:	4313      	orrs	r3, r2
 8004886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800488e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	031b      	lsls	r3, r3, #12
 8004896:	693a      	ldr	r2, [r7, #16]
 8004898:	4313      	orrs	r3, r2
 800489a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a12      	ldr	r2, [pc, #72]	@ (80048e8 <TIM_OC4_SetConfig+0xa4>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d003      	beq.n	80048ac <TIM_OC4_SetConfig+0x68>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a11      	ldr	r2, [pc, #68]	@ (80048ec <TIM_OC4_SetConfig+0xa8>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d109      	bne.n	80048c0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80048b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	695b      	ldr	r3, [r3, #20]
 80048b8:	019b      	lsls	r3, r3, #6
 80048ba:	697a      	ldr	r2, [r7, #20]
 80048bc:	4313      	orrs	r3, r2
 80048be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	697a      	ldr	r2, [r7, #20]
 80048c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	685a      	ldr	r2, [r3, #4]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	693a      	ldr	r2, [r7, #16]
 80048d8:	621a      	str	r2, [r3, #32]
}
 80048da:	bf00      	nop
 80048dc:	371c      	adds	r7, #28
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	40010000 	.word	0x40010000
 80048ec:	40010400 	.word	0x40010400

080048f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b087      	sub	sp, #28
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	f003 031f 	and.w	r3, r3, #31
 8004902:	2201      	movs	r2, #1
 8004904:	fa02 f303 	lsl.w	r3, r2, r3
 8004908:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6a1a      	ldr	r2, [r3, #32]
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	43db      	mvns	r3, r3
 8004912:	401a      	ands	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6a1a      	ldr	r2, [r3, #32]
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	f003 031f 	and.w	r3, r3, #31
 8004922:	6879      	ldr	r1, [r7, #4]
 8004924:	fa01 f303 	lsl.w	r3, r1, r3
 8004928:	431a      	orrs	r2, r3
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	621a      	str	r2, [r3, #32]
}
 800492e:	bf00      	nop
 8004930:	371c      	adds	r7, #28
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
	...

0800493c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800493c:	b480      	push	{r7}
 800493e:	b085      	sub	sp, #20
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800494c:	2b01      	cmp	r3, #1
 800494e:	d101      	bne.n	8004954 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004950:	2302      	movs	r3, #2
 8004952:	e05a      	b.n	8004a0a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2202      	movs	r2, #2
 8004960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800497a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68fa      	ldr	r2, [r7, #12]
 8004982:	4313      	orrs	r3, r2
 8004984:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	68fa      	ldr	r2, [r7, #12]
 800498c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a21      	ldr	r2, [pc, #132]	@ (8004a18 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d022      	beq.n	80049de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049a0:	d01d      	beq.n	80049de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a1d      	ldr	r2, [pc, #116]	@ (8004a1c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d018      	beq.n	80049de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a1b      	ldr	r2, [pc, #108]	@ (8004a20 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d013      	beq.n	80049de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a1a      	ldr	r2, [pc, #104]	@ (8004a24 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d00e      	beq.n	80049de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a18      	ldr	r2, [pc, #96]	@ (8004a28 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d009      	beq.n	80049de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a17      	ldr	r2, [pc, #92]	@ (8004a2c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d004      	beq.n	80049de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a15      	ldr	r2, [pc, #84]	@ (8004a30 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d10c      	bne.n	80049f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	68ba      	ldr	r2, [r7, #8]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	68ba      	ldr	r2, [r7, #8]
 80049f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3714      	adds	r7, #20
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
 8004a16:	bf00      	nop
 8004a18:	40010000 	.word	0x40010000
 8004a1c:	40000400 	.word	0x40000400
 8004a20:	40000800 	.word	0x40000800
 8004a24:	40000c00 	.word	0x40000c00
 8004a28:	40010400 	.word	0x40010400
 8004a2c:	40014000 	.word	0x40014000
 8004a30:	40001800 	.word	0x40001800

08004a34 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d101      	bne.n	8004a46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e042      	b.n	8004acc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d106      	bne.n	8004a60 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f7fd f93c 	bl	8001cd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2224      	movs	r2, #36	@ 0x24
 8004a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	68da      	ldr	r2, [r3, #12]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a76:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	f000 fa09 	bl	8004e90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	691a      	ldr	r2, [r3, #16]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a8c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	695a      	ldr	r2, [r3, #20]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a9c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	68da      	ldr	r2, [r3, #12]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004aac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2220      	movs	r2, #32
 8004ab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2220      	movs	r2, #32
 8004ac0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004aca:	2300      	movs	r3, #0
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3708      	adds	r7, #8
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b08a      	sub	sp, #40	@ 0x28
 8004ad8:	af02      	add	r7, sp, #8
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	603b      	str	r3, [r7, #0]
 8004ae0:	4613      	mov	r3, r2
 8004ae2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	2b20      	cmp	r3, #32
 8004af2:	d175      	bne.n	8004be0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d002      	beq.n	8004b00 <HAL_UART_Transmit+0x2c>
 8004afa:	88fb      	ldrh	r3, [r7, #6]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d101      	bne.n	8004b04 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e06e      	b.n	8004be2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2200      	movs	r2, #0
 8004b08:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2221      	movs	r2, #33	@ 0x21
 8004b0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b12:	f7fd f9b9 	bl	8001e88 <HAL_GetTick>
 8004b16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	88fa      	ldrh	r2, [r7, #6]
 8004b1c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	88fa      	ldrh	r2, [r7, #6]
 8004b22:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b2c:	d108      	bne.n	8004b40 <HAL_UART_Transmit+0x6c>
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d104      	bne.n	8004b40 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004b36:	2300      	movs	r3, #0
 8004b38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	61bb      	str	r3, [r7, #24]
 8004b3e:	e003      	b.n	8004b48 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b44:	2300      	movs	r3, #0
 8004b46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b48:	e02e      	b.n	8004ba8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	9300      	str	r3, [sp, #0]
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	2200      	movs	r2, #0
 8004b52:	2180      	movs	r1, #128	@ 0x80
 8004b54:	68f8      	ldr	r0, [r7, #12]
 8004b56:	f000 f8df 	bl	8004d18 <UART_WaitOnFlagUntilTimeout>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d005      	beq.n	8004b6c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2220      	movs	r2, #32
 8004b64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004b68:	2303      	movs	r3, #3
 8004b6a:	e03a      	b.n	8004be2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d10b      	bne.n	8004b8a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b72:	69bb      	ldr	r3, [r7, #24]
 8004b74:	881b      	ldrh	r3, [r3, #0]
 8004b76:	461a      	mov	r2, r3
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b80:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	3302      	adds	r3, #2
 8004b86:	61bb      	str	r3, [r7, #24]
 8004b88:	e007      	b.n	8004b9a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b8a:	69fb      	ldr	r3, [r7, #28]
 8004b8c:	781a      	ldrb	r2, [r3, #0]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	3301      	adds	r3, #1
 8004b98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	3b01      	subs	r3, #1
 8004ba2:	b29a      	uxth	r2, r3
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d1cb      	bne.n	8004b4a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	9300      	str	r3, [sp, #0]
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	2140      	movs	r1, #64	@ 0x40
 8004bbc:	68f8      	ldr	r0, [r7, #12]
 8004bbe:	f000 f8ab 	bl	8004d18 <UART_WaitOnFlagUntilTimeout>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d005      	beq.n	8004bd4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2220      	movs	r2, #32
 8004bcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e006      	b.n	8004be2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2220      	movs	r2, #32
 8004bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	e000      	b.n	8004be2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004be0:	2302      	movs	r3, #2
  }
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3720      	adds	r7, #32
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}

08004bea <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bea:	b580      	push	{r7, lr}
 8004bec:	b08a      	sub	sp, #40	@ 0x28
 8004bee:	af02      	add	r7, sp, #8
 8004bf0:	60f8      	str	r0, [r7, #12]
 8004bf2:	60b9      	str	r1, [r7, #8]
 8004bf4:	603b      	str	r3, [r7, #0]
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b20      	cmp	r3, #32
 8004c08:	f040 8081 	bne.w	8004d0e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d002      	beq.n	8004c18 <HAL_UART_Receive+0x2e>
 8004c12:	88fb      	ldrh	r3, [r7, #6]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d101      	bne.n	8004c1c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e079      	b.n	8004d10 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2222      	movs	r2, #34	@ 0x22
 8004c26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c30:	f7fd f92a 	bl	8001e88 <HAL_GetTick>
 8004c34:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	88fa      	ldrh	r2, [r7, #6]
 8004c3a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	88fa      	ldrh	r2, [r7, #6]
 8004c40:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c4a:	d108      	bne.n	8004c5e <HAL_UART_Receive+0x74>
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	691b      	ldr	r3, [r3, #16]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d104      	bne.n	8004c5e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004c54:	2300      	movs	r3, #0
 8004c56:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	61bb      	str	r3, [r7, #24]
 8004c5c:	e003      	b.n	8004c66 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c62:	2300      	movs	r3, #0
 8004c64:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004c66:	e047      	b.n	8004cf8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	9300      	str	r3, [sp, #0]
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	2120      	movs	r1, #32
 8004c72:	68f8      	ldr	r0, [r7, #12]
 8004c74:	f000 f850 	bl	8004d18 <UART_WaitOnFlagUntilTimeout>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d005      	beq.n	8004c8a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2220      	movs	r2, #32
 8004c82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004c86:	2303      	movs	r3, #3
 8004c88:	e042      	b.n	8004d10 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004c8a:	69fb      	ldr	r3, [r7, #28]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d10c      	bne.n	8004caa <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c9c:	b29a      	uxth	r2, r3
 8004c9e:	69bb      	ldr	r3, [r7, #24]
 8004ca0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004ca2:	69bb      	ldr	r3, [r7, #24]
 8004ca4:	3302      	adds	r3, #2
 8004ca6:	61bb      	str	r3, [r7, #24]
 8004ca8:	e01f      	b.n	8004cea <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cb2:	d007      	beq.n	8004cc4 <HAL_UART_Receive+0xda>
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d10a      	bne.n	8004cd2 <HAL_UART_Receive+0xe8>
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	691b      	ldr	r3, [r3, #16]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d106      	bne.n	8004cd2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	b2da      	uxtb	r2, r3
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	701a      	strb	r2, [r3, #0]
 8004cd0:	e008      	b.n	8004ce4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cde:	b2da      	uxtb	r2, r3
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	3301      	adds	r3, #1
 8004ce8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004cee:	b29b      	uxth	r3, r3
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	b29a      	uxth	r2, r3
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d1b2      	bne.n	8004c68 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2220      	movs	r2, #32
 8004d06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	e000      	b.n	8004d10 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004d0e:	2302      	movs	r3, #2
  }
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3720      	adds	r7, #32
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b086      	sub	sp, #24
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	603b      	str	r3, [r7, #0]
 8004d24:	4613      	mov	r3, r2
 8004d26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d28:	e03b      	b.n	8004da2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d2a:	6a3b      	ldr	r3, [r7, #32]
 8004d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d30:	d037      	beq.n	8004da2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d32:	f7fd f8a9 	bl	8001e88 <HAL_GetTick>
 8004d36:	4602      	mov	r2, r0
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	1ad3      	subs	r3, r2, r3
 8004d3c:	6a3a      	ldr	r2, [r7, #32]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d302      	bcc.n	8004d48 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d42:	6a3b      	ldr	r3, [r7, #32]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d101      	bne.n	8004d4c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004d48:	2303      	movs	r3, #3
 8004d4a:	e03a      	b.n	8004dc2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	f003 0304 	and.w	r3, r3, #4
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d023      	beq.n	8004da2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	2b80      	cmp	r3, #128	@ 0x80
 8004d5e:	d020      	beq.n	8004da2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	2b40      	cmp	r3, #64	@ 0x40
 8004d64:	d01d      	beq.n	8004da2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 0308 	and.w	r3, r3, #8
 8004d70:	2b08      	cmp	r3, #8
 8004d72:	d116      	bne.n	8004da2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004d74:	2300      	movs	r3, #0
 8004d76:	617b      	str	r3, [r7, #20]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	617b      	str	r3, [r7, #20]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	617b      	str	r3, [r7, #20]
 8004d88:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d8a:	68f8      	ldr	r0, [r7, #12]
 8004d8c:	f000 f81d 	bl	8004dca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2208      	movs	r2, #8
 8004d94:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e00f      	b.n	8004dc2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	4013      	ands	r3, r2
 8004dac:	68ba      	ldr	r2, [r7, #8]
 8004dae:	429a      	cmp	r2, r3
 8004db0:	bf0c      	ite	eq
 8004db2:	2301      	moveq	r3, #1
 8004db4:	2300      	movne	r3, #0
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	461a      	mov	r2, r3
 8004dba:	79fb      	ldrb	r3, [r7, #7]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d0b4      	beq.n	8004d2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3718      	adds	r7, #24
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004dca:	b480      	push	{r7}
 8004dcc:	b095      	sub	sp, #84	@ 0x54
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	330c      	adds	r3, #12
 8004dd8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ddc:	e853 3f00 	ldrex	r3, [r3]
 8004de0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004de4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004de8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	330c      	adds	r3, #12
 8004df0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004df2:	643a      	str	r2, [r7, #64]	@ 0x40
 8004df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004df6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004df8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004dfa:	e841 2300 	strex	r3, r2, [r1]
 8004dfe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d1e5      	bne.n	8004dd2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	3314      	adds	r3, #20
 8004e0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e0e:	6a3b      	ldr	r3, [r7, #32]
 8004e10:	e853 3f00 	ldrex	r3, [r3]
 8004e14:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e16:	69fb      	ldr	r3, [r7, #28]
 8004e18:	f023 0301 	bic.w	r3, r3, #1
 8004e1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	3314      	adds	r3, #20
 8004e24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e28:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e2a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e2e:	e841 2300 	strex	r3, r2, [r1]
 8004e32:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d1e5      	bne.n	8004e06 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e3e:	2b01      	cmp	r3, #1
 8004e40:	d119      	bne.n	8004e76 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	330c      	adds	r3, #12
 8004e48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	e853 3f00 	ldrex	r3, [r3]
 8004e50:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	f023 0310 	bic.w	r3, r3, #16
 8004e58:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	330c      	adds	r3, #12
 8004e60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e62:	61ba      	str	r2, [r7, #24]
 8004e64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e66:	6979      	ldr	r1, [r7, #20]
 8004e68:	69ba      	ldr	r2, [r7, #24]
 8004e6a:	e841 2300 	strex	r3, r2, [r1]
 8004e6e:	613b      	str	r3, [r7, #16]
   return(result);
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1e5      	bne.n	8004e42 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2220      	movs	r2, #32
 8004e7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004e84:	bf00      	nop
 8004e86:	3754      	adds	r7, #84	@ 0x54
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e94:	b0c0      	sub	sp, #256	@ 0x100
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eac:	68d9      	ldr	r1, [r3, #12]
 8004eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	ea40 0301 	orr.w	r3, r0, r1
 8004eb8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ebe:	689a      	ldr	r2, [r3, #8]
 8004ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	431a      	orrs	r2, r3
 8004ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	431a      	orrs	r2, r3
 8004ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ed4:	69db      	ldr	r3, [r3, #28]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004ee8:	f021 010c 	bic.w	r1, r1, #12
 8004eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004ef6:	430b      	orrs	r3, r1
 8004ef8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004efa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	695b      	ldr	r3, [r3, #20]
 8004f02:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f0a:	6999      	ldr	r1, [r3, #24]
 8004f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	ea40 0301 	orr.w	r3, r0, r1
 8004f16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	4b8f      	ldr	r3, [pc, #572]	@ (800515c <UART_SetConfig+0x2cc>)
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d005      	beq.n	8004f30 <UART_SetConfig+0xa0>
 8004f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	4b8d      	ldr	r3, [pc, #564]	@ (8005160 <UART_SetConfig+0x2d0>)
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d104      	bne.n	8004f3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004f30:	f7fe fc4c 	bl	80037cc <HAL_RCC_GetPCLK2Freq>
 8004f34:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004f38:	e003      	b.n	8004f42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f3a:	f7fe fc33 	bl	80037a4 <HAL_RCC_GetPCLK1Freq>
 8004f3e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f46:	69db      	ldr	r3, [r3, #28]
 8004f48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f4c:	f040 810c 	bne.w	8005168 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f54:	2200      	movs	r2, #0
 8004f56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004f5a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004f5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004f62:	4622      	mov	r2, r4
 8004f64:	462b      	mov	r3, r5
 8004f66:	1891      	adds	r1, r2, r2
 8004f68:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004f6a:	415b      	adcs	r3, r3
 8004f6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004f72:	4621      	mov	r1, r4
 8004f74:	eb12 0801 	adds.w	r8, r2, r1
 8004f78:	4629      	mov	r1, r5
 8004f7a:	eb43 0901 	adc.w	r9, r3, r1
 8004f7e:	f04f 0200 	mov.w	r2, #0
 8004f82:	f04f 0300 	mov.w	r3, #0
 8004f86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f92:	4690      	mov	r8, r2
 8004f94:	4699      	mov	r9, r3
 8004f96:	4623      	mov	r3, r4
 8004f98:	eb18 0303 	adds.w	r3, r8, r3
 8004f9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004fa0:	462b      	mov	r3, r5
 8004fa2:	eb49 0303 	adc.w	r3, r9, r3
 8004fa6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004faa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004fb6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004fba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	18db      	adds	r3, r3, r3
 8004fc2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004fc4:	4613      	mov	r3, r2
 8004fc6:	eb42 0303 	adc.w	r3, r2, r3
 8004fca:	657b      	str	r3, [r7, #84]	@ 0x54
 8004fcc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004fd0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004fd4:	f7fb fe08 	bl	8000be8 <__aeabi_uldivmod>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	460b      	mov	r3, r1
 8004fdc:	4b61      	ldr	r3, [pc, #388]	@ (8005164 <UART_SetConfig+0x2d4>)
 8004fde:	fba3 2302 	umull	r2, r3, r3, r2
 8004fe2:	095b      	lsrs	r3, r3, #5
 8004fe4:	011c      	lsls	r4, r3, #4
 8004fe6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fea:	2200      	movs	r2, #0
 8004fec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ff0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004ff4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004ff8:	4642      	mov	r2, r8
 8004ffa:	464b      	mov	r3, r9
 8004ffc:	1891      	adds	r1, r2, r2
 8004ffe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005000:	415b      	adcs	r3, r3
 8005002:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005004:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005008:	4641      	mov	r1, r8
 800500a:	eb12 0a01 	adds.w	sl, r2, r1
 800500e:	4649      	mov	r1, r9
 8005010:	eb43 0b01 	adc.w	fp, r3, r1
 8005014:	f04f 0200 	mov.w	r2, #0
 8005018:	f04f 0300 	mov.w	r3, #0
 800501c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005020:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005024:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005028:	4692      	mov	sl, r2
 800502a:	469b      	mov	fp, r3
 800502c:	4643      	mov	r3, r8
 800502e:	eb1a 0303 	adds.w	r3, sl, r3
 8005032:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005036:	464b      	mov	r3, r9
 8005038:	eb4b 0303 	adc.w	r3, fp, r3
 800503c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800504c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005050:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005054:	460b      	mov	r3, r1
 8005056:	18db      	adds	r3, r3, r3
 8005058:	643b      	str	r3, [r7, #64]	@ 0x40
 800505a:	4613      	mov	r3, r2
 800505c:	eb42 0303 	adc.w	r3, r2, r3
 8005060:	647b      	str	r3, [r7, #68]	@ 0x44
 8005062:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005066:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800506a:	f7fb fdbd 	bl	8000be8 <__aeabi_uldivmod>
 800506e:	4602      	mov	r2, r0
 8005070:	460b      	mov	r3, r1
 8005072:	4611      	mov	r1, r2
 8005074:	4b3b      	ldr	r3, [pc, #236]	@ (8005164 <UART_SetConfig+0x2d4>)
 8005076:	fba3 2301 	umull	r2, r3, r3, r1
 800507a:	095b      	lsrs	r3, r3, #5
 800507c:	2264      	movs	r2, #100	@ 0x64
 800507e:	fb02 f303 	mul.w	r3, r2, r3
 8005082:	1acb      	subs	r3, r1, r3
 8005084:	00db      	lsls	r3, r3, #3
 8005086:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800508a:	4b36      	ldr	r3, [pc, #216]	@ (8005164 <UART_SetConfig+0x2d4>)
 800508c:	fba3 2302 	umull	r2, r3, r3, r2
 8005090:	095b      	lsrs	r3, r3, #5
 8005092:	005b      	lsls	r3, r3, #1
 8005094:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005098:	441c      	add	r4, r3
 800509a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800509e:	2200      	movs	r2, #0
 80050a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80050a4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80050a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80050ac:	4642      	mov	r2, r8
 80050ae:	464b      	mov	r3, r9
 80050b0:	1891      	adds	r1, r2, r2
 80050b2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80050b4:	415b      	adcs	r3, r3
 80050b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80050bc:	4641      	mov	r1, r8
 80050be:	1851      	adds	r1, r2, r1
 80050c0:	6339      	str	r1, [r7, #48]	@ 0x30
 80050c2:	4649      	mov	r1, r9
 80050c4:	414b      	adcs	r3, r1
 80050c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80050c8:	f04f 0200 	mov.w	r2, #0
 80050cc:	f04f 0300 	mov.w	r3, #0
 80050d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80050d4:	4659      	mov	r1, fp
 80050d6:	00cb      	lsls	r3, r1, #3
 80050d8:	4651      	mov	r1, sl
 80050da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050de:	4651      	mov	r1, sl
 80050e0:	00ca      	lsls	r2, r1, #3
 80050e2:	4610      	mov	r0, r2
 80050e4:	4619      	mov	r1, r3
 80050e6:	4603      	mov	r3, r0
 80050e8:	4642      	mov	r2, r8
 80050ea:	189b      	adds	r3, r3, r2
 80050ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80050f0:	464b      	mov	r3, r9
 80050f2:	460a      	mov	r2, r1
 80050f4:	eb42 0303 	adc.w	r3, r2, r3
 80050f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80050fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005108:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800510c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005110:	460b      	mov	r3, r1
 8005112:	18db      	adds	r3, r3, r3
 8005114:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005116:	4613      	mov	r3, r2
 8005118:	eb42 0303 	adc.w	r3, r2, r3
 800511c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800511e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005122:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005126:	f7fb fd5f 	bl	8000be8 <__aeabi_uldivmod>
 800512a:	4602      	mov	r2, r0
 800512c:	460b      	mov	r3, r1
 800512e:	4b0d      	ldr	r3, [pc, #52]	@ (8005164 <UART_SetConfig+0x2d4>)
 8005130:	fba3 1302 	umull	r1, r3, r3, r2
 8005134:	095b      	lsrs	r3, r3, #5
 8005136:	2164      	movs	r1, #100	@ 0x64
 8005138:	fb01 f303 	mul.w	r3, r1, r3
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	00db      	lsls	r3, r3, #3
 8005140:	3332      	adds	r3, #50	@ 0x32
 8005142:	4a08      	ldr	r2, [pc, #32]	@ (8005164 <UART_SetConfig+0x2d4>)
 8005144:	fba2 2303 	umull	r2, r3, r2, r3
 8005148:	095b      	lsrs	r3, r3, #5
 800514a:	f003 0207 	and.w	r2, r3, #7
 800514e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4422      	add	r2, r4
 8005156:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005158:	e106      	b.n	8005368 <UART_SetConfig+0x4d8>
 800515a:	bf00      	nop
 800515c:	40011000 	.word	0x40011000
 8005160:	40011400 	.word	0x40011400
 8005164:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005168:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800516c:	2200      	movs	r2, #0
 800516e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005172:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005176:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800517a:	4642      	mov	r2, r8
 800517c:	464b      	mov	r3, r9
 800517e:	1891      	adds	r1, r2, r2
 8005180:	6239      	str	r1, [r7, #32]
 8005182:	415b      	adcs	r3, r3
 8005184:	627b      	str	r3, [r7, #36]	@ 0x24
 8005186:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800518a:	4641      	mov	r1, r8
 800518c:	1854      	adds	r4, r2, r1
 800518e:	4649      	mov	r1, r9
 8005190:	eb43 0501 	adc.w	r5, r3, r1
 8005194:	f04f 0200 	mov.w	r2, #0
 8005198:	f04f 0300 	mov.w	r3, #0
 800519c:	00eb      	lsls	r3, r5, #3
 800519e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80051a2:	00e2      	lsls	r2, r4, #3
 80051a4:	4614      	mov	r4, r2
 80051a6:	461d      	mov	r5, r3
 80051a8:	4643      	mov	r3, r8
 80051aa:	18e3      	adds	r3, r4, r3
 80051ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80051b0:	464b      	mov	r3, r9
 80051b2:	eb45 0303 	adc.w	r3, r5, r3
 80051b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80051ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80051c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80051ca:	f04f 0200 	mov.w	r2, #0
 80051ce:	f04f 0300 	mov.w	r3, #0
 80051d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80051d6:	4629      	mov	r1, r5
 80051d8:	008b      	lsls	r3, r1, #2
 80051da:	4621      	mov	r1, r4
 80051dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051e0:	4621      	mov	r1, r4
 80051e2:	008a      	lsls	r2, r1, #2
 80051e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80051e8:	f7fb fcfe 	bl	8000be8 <__aeabi_uldivmod>
 80051ec:	4602      	mov	r2, r0
 80051ee:	460b      	mov	r3, r1
 80051f0:	4b60      	ldr	r3, [pc, #384]	@ (8005374 <UART_SetConfig+0x4e4>)
 80051f2:	fba3 2302 	umull	r2, r3, r3, r2
 80051f6:	095b      	lsrs	r3, r3, #5
 80051f8:	011c      	lsls	r4, r3, #4
 80051fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051fe:	2200      	movs	r2, #0
 8005200:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005204:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005208:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800520c:	4642      	mov	r2, r8
 800520e:	464b      	mov	r3, r9
 8005210:	1891      	adds	r1, r2, r2
 8005212:	61b9      	str	r1, [r7, #24]
 8005214:	415b      	adcs	r3, r3
 8005216:	61fb      	str	r3, [r7, #28]
 8005218:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800521c:	4641      	mov	r1, r8
 800521e:	1851      	adds	r1, r2, r1
 8005220:	6139      	str	r1, [r7, #16]
 8005222:	4649      	mov	r1, r9
 8005224:	414b      	adcs	r3, r1
 8005226:	617b      	str	r3, [r7, #20]
 8005228:	f04f 0200 	mov.w	r2, #0
 800522c:	f04f 0300 	mov.w	r3, #0
 8005230:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005234:	4659      	mov	r1, fp
 8005236:	00cb      	lsls	r3, r1, #3
 8005238:	4651      	mov	r1, sl
 800523a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800523e:	4651      	mov	r1, sl
 8005240:	00ca      	lsls	r2, r1, #3
 8005242:	4610      	mov	r0, r2
 8005244:	4619      	mov	r1, r3
 8005246:	4603      	mov	r3, r0
 8005248:	4642      	mov	r2, r8
 800524a:	189b      	adds	r3, r3, r2
 800524c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005250:	464b      	mov	r3, r9
 8005252:	460a      	mov	r2, r1
 8005254:	eb42 0303 	adc.w	r3, r2, r3
 8005258:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800525c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005266:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005268:	f04f 0200 	mov.w	r2, #0
 800526c:	f04f 0300 	mov.w	r3, #0
 8005270:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005274:	4649      	mov	r1, r9
 8005276:	008b      	lsls	r3, r1, #2
 8005278:	4641      	mov	r1, r8
 800527a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800527e:	4641      	mov	r1, r8
 8005280:	008a      	lsls	r2, r1, #2
 8005282:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005286:	f7fb fcaf 	bl	8000be8 <__aeabi_uldivmod>
 800528a:	4602      	mov	r2, r0
 800528c:	460b      	mov	r3, r1
 800528e:	4611      	mov	r1, r2
 8005290:	4b38      	ldr	r3, [pc, #224]	@ (8005374 <UART_SetConfig+0x4e4>)
 8005292:	fba3 2301 	umull	r2, r3, r3, r1
 8005296:	095b      	lsrs	r3, r3, #5
 8005298:	2264      	movs	r2, #100	@ 0x64
 800529a:	fb02 f303 	mul.w	r3, r2, r3
 800529e:	1acb      	subs	r3, r1, r3
 80052a0:	011b      	lsls	r3, r3, #4
 80052a2:	3332      	adds	r3, #50	@ 0x32
 80052a4:	4a33      	ldr	r2, [pc, #204]	@ (8005374 <UART_SetConfig+0x4e4>)
 80052a6:	fba2 2303 	umull	r2, r3, r2, r3
 80052aa:	095b      	lsrs	r3, r3, #5
 80052ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80052b0:	441c      	add	r4, r3
 80052b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052b6:	2200      	movs	r2, #0
 80052b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80052ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80052bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80052c0:	4642      	mov	r2, r8
 80052c2:	464b      	mov	r3, r9
 80052c4:	1891      	adds	r1, r2, r2
 80052c6:	60b9      	str	r1, [r7, #8]
 80052c8:	415b      	adcs	r3, r3
 80052ca:	60fb      	str	r3, [r7, #12]
 80052cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80052d0:	4641      	mov	r1, r8
 80052d2:	1851      	adds	r1, r2, r1
 80052d4:	6039      	str	r1, [r7, #0]
 80052d6:	4649      	mov	r1, r9
 80052d8:	414b      	adcs	r3, r1
 80052da:	607b      	str	r3, [r7, #4]
 80052dc:	f04f 0200 	mov.w	r2, #0
 80052e0:	f04f 0300 	mov.w	r3, #0
 80052e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80052e8:	4659      	mov	r1, fp
 80052ea:	00cb      	lsls	r3, r1, #3
 80052ec:	4651      	mov	r1, sl
 80052ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052f2:	4651      	mov	r1, sl
 80052f4:	00ca      	lsls	r2, r1, #3
 80052f6:	4610      	mov	r0, r2
 80052f8:	4619      	mov	r1, r3
 80052fa:	4603      	mov	r3, r0
 80052fc:	4642      	mov	r2, r8
 80052fe:	189b      	adds	r3, r3, r2
 8005300:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005302:	464b      	mov	r3, r9
 8005304:	460a      	mov	r2, r1
 8005306:	eb42 0303 	adc.w	r3, r2, r3
 800530a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800530c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	663b      	str	r3, [r7, #96]	@ 0x60
 8005316:	667a      	str	r2, [r7, #100]	@ 0x64
 8005318:	f04f 0200 	mov.w	r2, #0
 800531c:	f04f 0300 	mov.w	r3, #0
 8005320:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005324:	4649      	mov	r1, r9
 8005326:	008b      	lsls	r3, r1, #2
 8005328:	4641      	mov	r1, r8
 800532a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800532e:	4641      	mov	r1, r8
 8005330:	008a      	lsls	r2, r1, #2
 8005332:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005336:	f7fb fc57 	bl	8000be8 <__aeabi_uldivmod>
 800533a:	4602      	mov	r2, r0
 800533c:	460b      	mov	r3, r1
 800533e:	4b0d      	ldr	r3, [pc, #52]	@ (8005374 <UART_SetConfig+0x4e4>)
 8005340:	fba3 1302 	umull	r1, r3, r3, r2
 8005344:	095b      	lsrs	r3, r3, #5
 8005346:	2164      	movs	r1, #100	@ 0x64
 8005348:	fb01 f303 	mul.w	r3, r1, r3
 800534c:	1ad3      	subs	r3, r2, r3
 800534e:	011b      	lsls	r3, r3, #4
 8005350:	3332      	adds	r3, #50	@ 0x32
 8005352:	4a08      	ldr	r2, [pc, #32]	@ (8005374 <UART_SetConfig+0x4e4>)
 8005354:	fba2 2303 	umull	r2, r3, r2, r3
 8005358:	095b      	lsrs	r3, r3, #5
 800535a:	f003 020f 	and.w	r2, r3, #15
 800535e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4422      	add	r2, r4
 8005366:	609a      	str	r2, [r3, #8]
}
 8005368:	bf00      	nop
 800536a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800536e:	46bd      	mov	sp, r7
 8005370:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005374:	51eb851f 	.word	0x51eb851f

08005378 <__cvt>:
 8005378:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800537c:	ec57 6b10 	vmov	r6, r7, d0
 8005380:	2f00      	cmp	r7, #0
 8005382:	460c      	mov	r4, r1
 8005384:	4619      	mov	r1, r3
 8005386:	463b      	mov	r3, r7
 8005388:	bfbb      	ittet	lt
 800538a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800538e:	461f      	movlt	r7, r3
 8005390:	2300      	movge	r3, #0
 8005392:	232d      	movlt	r3, #45	@ 0x2d
 8005394:	700b      	strb	r3, [r1, #0]
 8005396:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005398:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800539c:	4691      	mov	r9, r2
 800539e:	f023 0820 	bic.w	r8, r3, #32
 80053a2:	bfbc      	itt	lt
 80053a4:	4632      	movlt	r2, r6
 80053a6:	4616      	movlt	r6, r2
 80053a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80053ac:	d005      	beq.n	80053ba <__cvt+0x42>
 80053ae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80053b2:	d100      	bne.n	80053b6 <__cvt+0x3e>
 80053b4:	3401      	adds	r4, #1
 80053b6:	2102      	movs	r1, #2
 80053b8:	e000      	b.n	80053bc <__cvt+0x44>
 80053ba:	2103      	movs	r1, #3
 80053bc:	ab03      	add	r3, sp, #12
 80053be:	9301      	str	r3, [sp, #4]
 80053c0:	ab02      	add	r3, sp, #8
 80053c2:	9300      	str	r3, [sp, #0]
 80053c4:	ec47 6b10 	vmov	d0, r6, r7
 80053c8:	4653      	mov	r3, sl
 80053ca:	4622      	mov	r2, r4
 80053cc:	f000 ff00 	bl	80061d0 <_dtoa_r>
 80053d0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80053d4:	4605      	mov	r5, r0
 80053d6:	d119      	bne.n	800540c <__cvt+0x94>
 80053d8:	f019 0f01 	tst.w	r9, #1
 80053dc:	d00e      	beq.n	80053fc <__cvt+0x84>
 80053de:	eb00 0904 	add.w	r9, r0, r4
 80053e2:	2200      	movs	r2, #0
 80053e4:	2300      	movs	r3, #0
 80053e6:	4630      	mov	r0, r6
 80053e8:	4639      	mov	r1, r7
 80053ea:	f7fb fb8d 	bl	8000b08 <__aeabi_dcmpeq>
 80053ee:	b108      	cbz	r0, 80053f4 <__cvt+0x7c>
 80053f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80053f4:	2230      	movs	r2, #48	@ 0x30
 80053f6:	9b03      	ldr	r3, [sp, #12]
 80053f8:	454b      	cmp	r3, r9
 80053fa:	d31e      	bcc.n	800543a <__cvt+0xc2>
 80053fc:	9b03      	ldr	r3, [sp, #12]
 80053fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005400:	1b5b      	subs	r3, r3, r5
 8005402:	4628      	mov	r0, r5
 8005404:	6013      	str	r3, [r2, #0]
 8005406:	b004      	add	sp, #16
 8005408:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800540c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005410:	eb00 0904 	add.w	r9, r0, r4
 8005414:	d1e5      	bne.n	80053e2 <__cvt+0x6a>
 8005416:	7803      	ldrb	r3, [r0, #0]
 8005418:	2b30      	cmp	r3, #48	@ 0x30
 800541a:	d10a      	bne.n	8005432 <__cvt+0xba>
 800541c:	2200      	movs	r2, #0
 800541e:	2300      	movs	r3, #0
 8005420:	4630      	mov	r0, r6
 8005422:	4639      	mov	r1, r7
 8005424:	f7fb fb70 	bl	8000b08 <__aeabi_dcmpeq>
 8005428:	b918      	cbnz	r0, 8005432 <__cvt+0xba>
 800542a:	f1c4 0401 	rsb	r4, r4, #1
 800542e:	f8ca 4000 	str.w	r4, [sl]
 8005432:	f8da 3000 	ldr.w	r3, [sl]
 8005436:	4499      	add	r9, r3
 8005438:	e7d3      	b.n	80053e2 <__cvt+0x6a>
 800543a:	1c59      	adds	r1, r3, #1
 800543c:	9103      	str	r1, [sp, #12]
 800543e:	701a      	strb	r2, [r3, #0]
 8005440:	e7d9      	b.n	80053f6 <__cvt+0x7e>

08005442 <__exponent>:
 8005442:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005444:	2900      	cmp	r1, #0
 8005446:	bfba      	itte	lt
 8005448:	4249      	neglt	r1, r1
 800544a:	232d      	movlt	r3, #45	@ 0x2d
 800544c:	232b      	movge	r3, #43	@ 0x2b
 800544e:	2909      	cmp	r1, #9
 8005450:	7002      	strb	r2, [r0, #0]
 8005452:	7043      	strb	r3, [r0, #1]
 8005454:	dd29      	ble.n	80054aa <__exponent+0x68>
 8005456:	f10d 0307 	add.w	r3, sp, #7
 800545a:	461d      	mov	r5, r3
 800545c:	270a      	movs	r7, #10
 800545e:	461a      	mov	r2, r3
 8005460:	fbb1 f6f7 	udiv	r6, r1, r7
 8005464:	fb07 1416 	mls	r4, r7, r6, r1
 8005468:	3430      	adds	r4, #48	@ 0x30
 800546a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800546e:	460c      	mov	r4, r1
 8005470:	2c63      	cmp	r4, #99	@ 0x63
 8005472:	f103 33ff 	add.w	r3, r3, #4294967295
 8005476:	4631      	mov	r1, r6
 8005478:	dcf1      	bgt.n	800545e <__exponent+0x1c>
 800547a:	3130      	adds	r1, #48	@ 0x30
 800547c:	1e94      	subs	r4, r2, #2
 800547e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005482:	1c41      	adds	r1, r0, #1
 8005484:	4623      	mov	r3, r4
 8005486:	42ab      	cmp	r3, r5
 8005488:	d30a      	bcc.n	80054a0 <__exponent+0x5e>
 800548a:	f10d 0309 	add.w	r3, sp, #9
 800548e:	1a9b      	subs	r3, r3, r2
 8005490:	42ac      	cmp	r4, r5
 8005492:	bf88      	it	hi
 8005494:	2300      	movhi	r3, #0
 8005496:	3302      	adds	r3, #2
 8005498:	4403      	add	r3, r0
 800549a:	1a18      	subs	r0, r3, r0
 800549c:	b003      	add	sp, #12
 800549e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054a0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80054a4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80054a8:	e7ed      	b.n	8005486 <__exponent+0x44>
 80054aa:	2330      	movs	r3, #48	@ 0x30
 80054ac:	3130      	adds	r1, #48	@ 0x30
 80054ae:	7083      	strb	r3, [r0, #2]
 80054b0:	70c1      	strb	r1, [r0, #3]
 80054b2:	1d03      	adds	r3, r0, #4
 80054b4:	e7f1      	b.n	800549a <__exponent+0x58>
	...

080054b8 <_printf_float>:
 80054b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054bc:	b08d      	sub	sp, #52	@ 0x34
 80054be:	460c      	mov	r4, r1
 80054c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80054c4:	4616      	mov	r6, r2
 80054c6:	461f      	mov	r7, r3
 80054c8:	4605      	mov	r5, r0
 80054ca:	f000 fd81 	bl	8005fd0 <_localeconv_r>
 80054ce:	6803      	ldr	r3, [r0, #0]
 80054d0:	9304      	str	r3, [sp, #16]
 80054d2:	4618      	mov	r0, r3
 80054d4:	f7fa feec 	bl	80002b0 <strlen>
 80054d8:	2300      	movs	r3, #0
 80054da:	930a      	str	r3, [sp, #40]	@ 0x28
 80054dc:	f8d8 3000 	ldr.w	r3, [r8]
 80054e0:	9005      	str	r0, [sp, #20]
 80054e2:	3307      	adds	r3, #7
 80054e4:	f023 0307 	bic.w	r3, r3, #7
 80054e8:	f103 0208 	add.w	r2, r3, #8
 80054ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 80054f0:	f8d4 b000 	ldr.w	fp, [r4]
 80054f4:	f8c8 2000 	str.w	r2, [r8]
 80054f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80054fc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005500:	9307      	str	r3, [sp, #28]
 8005502:	f8cd 8018 	str.w	r8, [sp, #24]
 8005506:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800550a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800550e:	4b9c      	ldr	r3, [pc, #624]	@ (8005780 <_printf_float+0x2c8>)
 8005510:	f04f 32ff 	mov.w	r2, #4294967295
 8005514:	f7fb fb2a 	bl	8000b6c <__aeabi_dcmpun>
 8005518:	bb70      	cbnz	r0, 8005578 <_printf_float+0xc0>
 800551a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800551e:	4b98      	ldr	r3, [pc, #608]	@ (8005780 <_printf_float+0x2c8>)
 8005520:	f04f 32ff 	mov.w	r2, #4294967295
 8005524:	f7fb fb04 	bl	8000b30 <__aeabi_dcmple>
 8005528:	bb30      	cbnz	r0, 8005578 <_printf_float+0xc0>
 800552a:	2200      	movs	r2, #0
 800552c:	2300      	movs	r3, #0
 800552e:	4640      	mov	r0, r8
 8005530:	4649      	mov	r1, r9
 8005532:	f7fb faf3 	bl	8000b1c <__aeabi_dcmplt>
 8005536:	b110      	cbz	r0, 800553e <_printf_float+0x86>
 8005538:	232d      	movs	r3, #45	@ 0x2d
 800553a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800553e:	4a91      	ldr	r2, [pc, #580]	@ (8005784 <_printf_float+0x2cc>)
 8005540:	4b91      	ldr	r3, [pc, #580]	@ (8005788 <_printf_float+0x2d0>)
 8005542:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005546:	bf94      	ite	ls
 8005548:	4690      	movls	r8, r2
 800554a:	4698      	movhi	r8, r3
 800554c:	2303      	movs	r3, #3
 800554e:	6123      	str	r3, [r4, #16]
 8005550:	f02b 0304 	bic.w	r3, fp, #4
 8005554:	6023      	str	r3, [r4, #0]
 8005556:	f04f 0900 	mov.w	r9, #0
 800555a:	9700      	str	r7, [sp, #0]
 800555c:	4633      	mov	r3, r6
 800555e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005560:	4621      	mov	r1, r4
 8005562:	4628      	mov	r0, r5
 8005564:	f000 f9d2 	bl	800590c <_printf_common>
 8005568:	3001      	adds	r0, #1
 800556a:	f040 808d 	bne.w	8005688 <_printf_float+0x1d0>
 800556e:	f04f 30ff 	mov.w	r0, #4294967295
 8005572:	b00d      	add	sp, #52	@ 0x34
 8005574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005578:	4642      	mov	r2, r8
 800557a:	464b      	mov	r3, r9
 800557c:	4640      	mov	r0, r8
 800557e:	4649      	mov	r1, r9
 8005580:	f7fb faf4 	bl	8000b6c <__aeabi_dcmpun>
 8005584:	b140      	cbz	r0, 8005598 <_printf_float+0xe0>
 8005586:	464b      	mov	r3, r9
 8005588:	2b00      	cmp	r3, #0
 800558a:	bfbc      	itt	lt
 800558c:	232d      	movlt	r3, #45	@ 0x2d
 800558e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005592:	4a7e      	ldr	r2, [pc, #504]	@ (800578c <_printf_float+0x2d4>)
 8005594:	4b7e      	ldr	r3, [pc, #504]	@ (8005790 <_printf_float+0x2d8>)
 8005596:	e7d4      	b.n	8005542 <_printf_float+0x8a>
 8005598:	6863      	ldr	r3, [r4, #4]
 800559a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800559e:	9206      	str	r2, [sp, #24]
 80055a0:	1c5a      	adds	r2, r3, #1
 80055a2:	d13b      	bne.n	800561c <_printf_float+0x164>
 80055a4:	2306      	movs	r3, #6
 80055a6:	6063      	str	r3, [r4, #4]
 80055a8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80055ac:	2300      	movs	r3, #0
 80055ae:	6022      	str	r2, [r4, #0]
 80055b0:	9303      	str	r3, [sp, #12]
 80055b2:	ab0a      	add	r3, sp, #40	@ 0x28
 80055b4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80055b8:	ab09      	add	r3, sp, #36	@ 0x24
 80055ba:	9300      	str	r3, [sp, #0]
 80055bc:	6861      	ldr	r1, [r4, #4]
 80055be:	ec49 8b10 	vmov	d0, r8, r9
 80055c2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80055c6:	4628      	mov	r0, r5
 80055c8:	f7ff fed6 	bl	8005378 <__cvt>
 80055cc:	9b06      	ldr	r3, [sp, #24]
 80055ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80055d0:	2b47      	cmp	r3, #71	@ 0x47
 80055d2:	4680      	mov	r8, r0
 80055d4:	d129      	bne.n	800562a <_printf_float+0x172>
 80055d6:	1cc8      	adds	r0, r1, #3
 80055d8:	db02      	blt.n	80055e0 <_printf_float+0x128>
 80055da:	6863      	ldr	r3, [r4, #4]
 80055dc:	4299      	cmp	r1, r3
 80055de:	dd41      	ble.n	8005664 <_printf_float+0x1ac>
 80055e0:	f1aa 0a02 	sub.w	sl, sl, #2
 80055e4:	fa5f fa8a 	uxtb.w	sl, sl
 80055e8:	3901      	subs	r1, #1
 80055ea:	4652      	mov	r2, sl
 80055ec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80055f0:	9109      	str	r1, [sp, #36]	@ 0x24
 80055f2:	f7ff ff26 	bl	8005442 <__exponent>
 80055f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80055f8:	1813      	adds	r3, r2, r0
 80055fa:	2a01      	cmp	r2, #1
 80055fc:	4681      	mov	r9, r0
 80055fe:	6123      	str	r3, [r4, #16]
 8005600:	dc02      	bgt.n	8005608 <_printf_float+0x150>
 8005602:	6822      	ldr	r2, [r4, #0]
 8005604:	07d2      	lsls	r2, r2, #31
 8005606:	d501      	bpl.n	800560c <_printf_float+0x154>
 8005608:	3301      	adds	r3, #1
 800560a:	6123      	str	r3, [r4, #16]
 800560c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005610:	2b00      	cmp	r3, #0
 8005612:	d0a2      	beq.n	800555a <_printf_float+0xa2>
 8005614:	232d      	movs	r3, #45	@ 0x2d
 8005616:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800561a:	e79e      	b.n	800555a <_printf_float+0xa2>
 800561c:	9a06      	ldr	r2, [sp, #24]
 800561e:	2a47      	cmp	r2, #71	@ 0x47
 8005620:	d1c2      	bne.n	80055a8 <_printf_float+0xf0>
 8005622:	2b00      	cmp	r3, #0
 8005624:	d1c0      	bne.n	80055a8 <_printf_float+0xf0>
 8005626:	2301      	movs	r3, #1
 8005628:	e7bd      	b.n	80055a6 <_printf_float+0xee>
 800562a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800562e:	d9db      	bls.n	80055e8 <_printf_float+0x130>
 8005630:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005634:	d118      	bne.n	8005668 <_printf_float+0x1b0>
 8005636:	2900      	cmp	r1, #0
 8005638:	6863      	ldr	r3, [r4, #4]
 800563a:	dd0b      	ble.n	8005654 <_printf_float+0x19c>
 800563c:	6121      	str	r1, [r4, #16]
 800563e:	b913      	cbnz	r3, 8005646 <_printf_float+0x18e>
 8005640:	6822      	ldr	r2, [r4, #0]
 8005642:	07d0      	lsls	r0, r2, #31
 8005644:	d502      	bpl.n	800564c <_printf_float+0x194>
 8005646:	3301      	adds	r3, #1
 8005648:	440b      	add	r3, r1
 800564a:	6123      	str	r3, [r4, #16]
 800564c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800564e:	f04f 0900 	mov.w	r9, #0
 8005652:	e7db      	b.n	800560c <_printf_float+0x154>
 8005654:	b913      	cbnz	r3, 800565c <_printf_float+0x1a4>
 8005656:	6822      	ldr	r2, [r4, #0]
 8005658:	07d2      	lsls	r2, r2, #31
 800565a:	d501      	bpl.n	8005660 <_printf_float+0x1a8>
 800565c:	3302      	adds	r3, #2
 800565e:	e7f4      	b.n	800564a <_printf_float+0x192>
 8005660:	2301      	movs	r3, #1
 8005662:	e7f2      	b.n	800564a <_printf_float+0x192>
 8005664:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005668:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800566a:	4299      	cmp	r1, r3
 800566c:	db05      	blt.n	800567a <_printf_float+0x1c2>
 800566e:	6823      	ldr	r3, [r4, #0]
 8005670:	6121      	str	r1, [r4, #16]
 8005672:	07d8      	lsls	r0, r3, #31
 8005674:	d5ea      	bpl.n	800564c <_printf_float+0x194>
 8005676:	1c4b      	adds	r3, r1, #1
 8005678:	e7e7      	b.n	800564a <_printf_float+0x192>
 800567a:	2900      	cmp	r1, #0
 800567c:	bfd4      	ite	le
 800567e:	f1c1 0202 	rsble	r2, r1, #2
 8005682:	2201      	movgt	r2, #1
 8005684:	4413      	add	r3, r2
 8005686:	e7e0      	b.n	800564a <_printf_float+0x192>
 8005688:	6823      	ldr	r3, [r4, #0]
 800568a:	055a      	lsls	r2, r3, #21
 800568c:	d407      	bmi.n	800569e <_printf_float+0x1e6>
 800568e:	6923      	ldr	r3, [r4, #16]
 8005690:	4642      	mov	r2, r8
 8005692:	4631      	mov	r1, r6
 8005694:	4628      	mov	r0, r5
 8005696:	47b8      	blx	r7
 8005698:	3001      	adds	r0, #1
 800569a:	d12b      	bne.n	80056f4 <_printf_float+0x23c>
 800569c:	e767      	b.n	800556e <_printf_float+0xb6>
 800569e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80056a2:	f240 80dd 	bls.w	8005860 <_printf_float+0x3a8>
 80056a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80056aa:	2200      	movs	r2, #0
 80056ac:	2300      	movs	r3, #0
 80056ae:	f7fb fa2b 	bl	8000b08 <__aeabi_dcmpeq>
 80056b2:	2800      	cmp	r0, #0
 80056b4:	d033      	beq.n	800571e <_printf_float+0x266>
 80056b6:	4a37      	ldr	r2, [pc, #220]	@ (8005794 <_printf_float+0x2dc>)
 80056b8:	2301      	movs	r3, #1
 80056ba:	4631      	mov	r1, r6
 80056bc:	4628      	mov	r0, r5
 80056be:	47b8      	blx	r7
 80056c0:	3001      	adds	r0, #1
 80056c2:	f43f af54 	beq.w	800556e <_printf_float+0xb6>
 80056c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80056ca:	4543      	cmp	r3, r8
 80056cc:	db02      	blt.n	80056d4 <_printf_float+0x21c>
 80056ce:	6823      	ldr	r3, [r4, #0]
 80056d0:	07d8      	lsls	r0, r3, #31
 80056d2:	d50f      	bpl.n	80056f4 <_printf_float+0x23c>
 80056d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056d8:	4631      	mov	r1, r6
 80056da:	4628      	mov	r0, r5
 80056dc:	47b8      	blx	r7
 80056de:	3001      	adds	r0, #1
 80056e0:	f43f af45 	beq.w	800556e <_printf_float+0xb6>
 80056e4:	f04f 0900 	mov.w	r9, #0
 80056e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80056ec:	f104 0a1a 	add.w	sl, r4, #26
 80056f0:	45c8      	cmp	r8, r9
 80056f2:	dc09      	bgt.n	8005708 <_printf_float+0x250>
 80056f4:	6823      	ldr	r3, [r4, #0]
 80056f6:	079b      	lsls	r3, r3, #30
 80056f8:	f100 8103 	bmi.w	8005902 <_printf_float+0x44a>
 80056fc:	68e0      	ldr	r0, [r4, #12]
 80056fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005700:	4298      	cmp	r0, r3
 8005702:	bfb8      	it	lt
 8005704:	4618      	movlt	r0, r3
 8005706:	e734      	b.n	8005572 <_printf_float+0xba>
 8005708:	2301      	movs	r3, #1
 800570a:	4652      	mov	r2, sl
 800570c:	4631      	mov	r1, r6
 800570e:	4628      	mov	r0, r5
 8005710:	47b8      	blx	r7
 8005712:	3001      	adds	r0, #1
 8005714:	f43f af2b 	beq.w	800556e <_printf_float+0xb6>
 8005718:	f109 0901 	add.w	r9, r9, #1
 800571c:	e7e8      	b.n	80056f0 <_printf_float+0x238>
 800571e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005720:	2b00      	cmp	r3, #0
 8005722:	dc39      	bgt.n	8005798 <_printf_float+0x2e0>
 8005724:	4a1b      	ldr	r2, [pc, #108]	@ (8005794 <_printf_float+0x2dc>)
 8005726:	2301      	movs	r3, #1
 8005728:	4631      	mov	r1, r6
 800572a:	4628      	mov	r0, r5
 800572c:	47b8      	blx	r7
 800572e:	3001      	adds	r0, #1
 8005730:	f43f af1d 	beq.w	800556e <_printf_float+0xb6>
 8005734:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005738:	ea59 0303 	orrs.w	r3, r9, r3
 800573c:	d102      	bne.n	8005744 <_printf_float+0x28c>
 800573e:	6823      	ldr	r3, [r4, #0]
 8005740:	07d9      	lsls	r1, r3, #31
 8005742:	d5d7      	bpl.n	80056f4 <_printf_float+0x23c>
 8005744:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005748:	4631      	mov	r1, r6
 800574a:	4628      	mov	r0, r5
 800574c:	47b8      	blx	r7
 800574e:	3001      	adds	r0, #1
 8005750:	f43f af0d 	beq.w	800556e <_printf_float+0xb6>
 8005754:	f04f 0a00 	mov.w	sl, #0
 8005758:	f104 0b1a 	add.w	fp, r4, #26
 800575c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800575e:	425b      	negs	r3, r3
 8005760:	4553      	cmp	r3, sl
 8005762:	dc01      	bgt.n	8005768 <_printf_float+0x2b0>
 8005764:	464b      	mov	r3, r9
 8005766:	e793      	b.n	8005690 <_printf_float+0x1d8>
 8005768:	2301      	movs	r3, #1
 800576a:	465a      	mov	r2, fp
 800576c:	4631      	mov	r1, r6
 800576e:	4628      	mov	r0, r5
 8005770:	47b8      	blx	r7
 8005772:	3001      	adds	r0, #1
 8005774:	f43f aefb 	beq.w	800556e <_printf_float+0xb6>
 8005778:	f10a 0a01 	add.w	sl, sl, #1
 800577c:	e7ee      	b.n	800575c <_printf_float+0x2a4>
 800577e:	bf00      	nop
 8005780:	7fefffff 	.word	0x7fefffff
 8005784:	08007ed4 	.word	0x08007ed4
 8005788:	08007ed8 	.word	0x08007ed8
 800578c:	08007edc 	.word	0x08007edc
 8005790:	08007ee0 	.word	0x08007ee0
 8005794:	08007ee4 	.word	0x08007ee4
 8005798:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800579a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800579e:	4553      	cmp	r3, sl
 80057a0:	bfa8      	it	ge
 80057a2:	4653      	movge	r3, sl
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	4699      	mov	r9, r3
 80057a8:	dc36      	bgt.n	8005818 <_printf_float+0x360>
 80057aa:	f04f 0b00 	mov.w	fp, #0
 80057ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80057b2:	f104 021a 	add.w	r2, r4, #26
 80057b6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80057b8:	9306      	str	r3, [sp, #24]
 80057ba:	eba3 0309 	sub.w	r3, r3, r9
 80057be:	455b      	cmp	r3, fp
 80057c0:	dc31      	bgt.n	8005826 <_printf_float+0x36e>
 80057c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057c4:	459a      	cmp	sl, r3
 80057c6:	dc3a      	bgt.n	800583e <_printf_float+0x386>
 80057c8:	6823      	ldr	r3, [r4, #0]
 80057ca:	07da      	lsls	r2, r3, #31
 80057cc:	d437      	bmi.n	800583e <_printf_float+0x386>
 80057ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057d0:	ebaa 0903 	sub.w	r9, sl, r3
 80057d4:	9b06      	ldr	r3, [sp, #24]
 80057d6:	ebaa 0303 	sub.w	r3, sl, r3
 80057da:	4599      	cmp	r9, r3
 80057dc:	bfa8      	it	ge
 80057de:	4699      	movge	r9, r3
 80057e0:	f1b9 0f00 	cmp.w	r9, #0
 80057e4:	dc33      	bgt.n	800584e <_printf_float+0x396>
 80057e6:	f04f 0800 	mov.w	r8, #0
 80057ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80057ee:	f104 0b1a 	add.w	fp, r4, #26
 80057f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057f4:	ebaa 0303 	sub.w	r3, sl, r3
 80057f8:	eba3 0309 	sub.w	r3, r3, r9
 80057fc:	4543      	cmp	r3, r8
 80057fe:	f77f af79 	ble.w	80056f4 <_printf_float+0x23c>
 8005802:	2301      	movs	r3, #1
 8005804:	465a      	mov	r2, fp
 8005806:	4631      	mov	r1, r6
 8005808:	4628      	mov	r0, r5
 800580a:	47b8      	blx	r7
 800580c:	3001      	adds	r0, #1
 800580e:	f43f aeae 	beq.w	800556e <_printf_float+0xb6>
 8005812:	f108 0801 	add.w	r8, r8, #1
 8005816:	e7ec      	b.n	80057f2 <_printf_float+0x33a>
 8005818:	4642      	mov	r2, r8
 800581a:	4631      	mov	r1, r6
 800581c:	4628      	mov	r0, r5
 800581e:	47b8      	blx	r7
 8005820:	3001      	adds	r0, #1
 8005822:	d1c2      	bne.n	80057aa <_printf_float+0x2f2>
 8005824:	e6a3      	b.n	800556e <_printf_float+0xb6>
 8005826:	2301      	movs	r3, #1
 8005828:	4631      	mov	r1, r6
 800582a:	4628      	mov	r0, r5
 800582c:	9206      	str	r2, [sp, #24]
 800582e:	47b8      	blx	r7
 8005830:	3001      	adds	r0, #1
 8005832:	f43f ae9c 	beq.w	800556e <_printf_float+0xb6>
 8005836:	9a06      	ldr	r2, [sp, #24]
 8005838:	f10b 0b01 	add.w	fp, fp, #1
 800583c:	e7bb      	b.n	80057b6 <_printf_float+0x2fe>
 800583e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005842:	4631      	mov	r1, r6
 8005844:	4628      	mov	r0, r5
 8005846:	47b8      	blx	r7
 8005848:	3001      	adds	r0, #1
 800584a:	d1c0      	bne.n	80057ce <_printf_float+0x316>
 800584c:	e68f      	b.n	800556e <_printf_float+0xb6>
 800584e:	9a06      	ldr	r2, [sp, #24]
 8005850:	464b      	mov	r3, r9
 8005852:	4442      	add	r2, r8
 8005854:	4631      	mov	r1, r6
 8005856:	4628      	mov	r0, r5
 8005858:	47b8      	blx	r7
 800585a:	3001      	adds	r0, #1
 800585c:	d1c3      	bne.n	80057e6 <_printf_float+0x32e>
 800585e:	e686      	b.n	800556e <_printf_float+0xb6>
 8005860:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005864:	f1ba 0f01 	cmp.w	sl, #1
 8005868:	dc01      	bgt.n	800586e <_printf_float+0x3b6>
 800586a:	07db      	lsls	r3, r3, #31
 800586c:	d536      	bpl.n	80058dc <_printf_float+0x424>
 800586e:	2301      	movs	r3, #1
 8005870:	4642      	mov	r2, r8
 8005872:	4631      	mov	r1, r6
 8005874:	4628      	mov	r0, r5
 8005876:	47b8      	blx	r7
 8005878:	3001      	adds	r0, #1
 800587a:	f43f ae78 	beq.w	800556e <_printf_float+0xb6>
 800587e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005882:	4631      	mov	r1, r6
 8005884:	4628      	mov	r0, r5
 8005886:	47b8      	blx	r7
 8005888:	3001      	adds	r0, #1
 800588a:	f43f ae70 	beq.w	800556e <_printf_float+0xb6>
 800588e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005892:	2200      	movs	r2, #0
 8005894:	2300      	movs	r3, #0
 8005896:	f10a 3aff 	add.w	sl, sl, #4294967295
 800589a:	f7fb f935 	bl	8000b08 <__aeabi_dcmpeq>
 800589e:	b9c0      	cbnz	r0, 80058d2 <_printf_float+0x41a>
 80058a0:	4653      	mov	r3, sl
 80058a2:	f108 0201 	add.w	r2, r8, #1
 80058a6:	4631      	mov	r1, r6
 80058a8:	4628      	mov	r0, r5
 80058aa:	47b8      	blx	r7
 80058ac:	3001      	adds	r0, #1
 80058ae:	d10c      	bne.n	80058ca <_printf_float+0x412>
 80058b0:	e65d      	b.n	800556e <_printf_float+0xb6>
 80058b2:	2301      	movs	r3, #1
 80058b4:	465a      	mov	r2, fp
 80058b6:	4631      	mov	r1, r6
 80058b8:	4628      	mov	r0, r5
 80058ba:	47b8      	blx	r7
 80058bc:	3001      	adds	r0, #1
 80058be:	f43f ae56 	beq.w	800556e <_printf_float+0xb6>
 80058c2:	f108 0801 	add.w	r8, r8, #1
 80058c6:	45d0      	cmp	r8, sl
 80058c8:	dbf3      	blt.n	80058b2 <_printf_float+0x3fa>
 80058ca:	464b      	mov	r3, r9
 80058cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80058d0:	e6df      	b.n	8005692 <_printf_float+0x1da>
 80058d2:	f04f 0800 	mov.w	r8, #0
 80058d6:	f104 0b1a 	add.w	fp, r4, #26
 80058da:	e7f4      	b.n	80058c6 <_printf_float+0x40e>
 80058dc:	2301      	movs	r3, #1
 80058de:	4642      	mov	r2, r8
 80058e0:	e7e1      	b.n	80058a6 <_printf_float+0x3ee>
 80058e2:	2301      	movs	r3, #1
 80058e4:	464a      	mov	r2, r9
 80058e6:	4631      	mov	r1, r6
 80058e8:	4628      	mov	r0, r5
 80058ea:	47b8      	blx	r7
 80058ec:	3001      	adds	r0, #1
 80058ee:	f43f ae3e 	beq.w	800556e <_printf_float+0xb6>
 80058f2:	f108 0801 	add.w	r8, r8, #1
 80058f6:	68e3      	ldr	r3, [r4, #12]
 80058f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80058fa:	1a5b      	subs	r3, r3, r1
 80058fc:	4543      	cmp	r3, r8
 80058fe:	dcf0      	bgt.n	80058e2 <_printf_float+0x42a>
 8005900:	e6fc      	b.n	80056fc <_printf_float+0x244>
 8005902:	f04f 0800 	mov.w	r8, #0
 8005906:	f104 0919 	add.w	r9, r4, #25
 800590a:	e7f4      	b.n	80058f6 <_printf_float+0x43e>

0800590c <_printf_common>:
 800590c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005910:	4616      	mov	r6, r2
 8005912:	4698      	mov	r8, r3
 8005914:	688a      	ldr	r2, [r1, #8]
 8005916:	690b      	ldr	r3, [r1, #16]
 8005918:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800591c:	4293      	cmp	r3, r2
 800591e:	bfb8      	it	lt
 8005920:	4613      	movlt	r3, r2
 8005922:	6033      	str	r3, [r6, #0]
 8005924:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005928:	4607      	mov	r7, r0
 800592a:	460c      	mov	r4, r1
 800592c:	b10a      	cbz	r2, 8005932 <_printf_common+0x26>
 800592e:	3301      	adds	r3, #1
 8005930:	6033      	str	r3, [r6, #0]
 8005932:	6823      	ldr	r3, [r4, #0]
 8005934:	0699      	lsls	r1, r3, #26
 8005936:	bf42      	ittt	mi
 8005938:	6833      	ldrmi	r3, [r6, #0]
 800593a:	3302      	addmi	r3, #2
 800593c:	6033      	strmi	r3, [r6, #0]
 800593e:	6825      	ldr	r5, [r4, #0]
 8005940:	f015 0506 	ands.w	r5, r5, #6
 8005944:	d106      	bne.n	8005954 <_printf_common+0x48>
 8005946:	f104 0a19 	add.w	sl, r4, #25
 800594a:	68e3      	ldr	r3, [r4, #12]
 800594c:	6832      	ldr	r2, [r6, #0]
 800594e:	1a9b      	subs	r3, r3, r2
 8005950:	42ab      	cmp	r3, r5
 8005952:	dc26      	bgt.n	80059a2 <_printf_common+0x96>
 8005954:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005958:	6822      	ldr	r2, [r4, #0]
 800595a:	3b00      	subs	r3, #0
 800595c:	bf18      	it	ne
 800595e:	2301      	movne	r3, #1
 8005960:	0692      	lsls	r2, r2, #26
 8005962:	d42b      	bmi.n	80059bc <_printf_common+0xb0>
 8005964:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005968:	4641      	mov	r1, r8
 800596a:	4638      	mov	r0, r7
 800596c:	47c8      	blx	r9
 800596e:	3001      	adds	r0, #1
 8005970:	d01e      	beq.n	80059b0 <_printf_common+0xa4>
 8005972:	6823      	ldr	r3, [r4, #0]
 8005974:	6922      	ldr	r2, [r4, #16]
 8005976:	f003 0306 	and.w	r3, r3, #6
 800597a:	2b04      	cmp	r3, #4
 800597c:	bf02      	ittt	eq
 800597e:	68e5      	ldreq	r5, [r4, #12]
 8005980:	6833      	ldreq	r3, [r6, #0]
 8005982:	1aed      	subeq	r5, r5, r3
 8005984:	68a3      	ldr	r3, [r4, #8]
 8005986:	bf0c      	ite	eq
 8005988:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800598c:	2500      	movne	r5, #0
 800598e:	4293      	cmp	r3, r2
 8005990:	bfc4      	itt	gt
 8005992:	1a9b      	subgt	r3, r3, r2
 8005994:	18ed      	addgt	r5, r5, r3
 8005996:	2600      	movs	r6, #0
 8005998:	341a      	adds	r4, #26
 800599a:	42b5      	cmp	r5, r6
 800599c:	d11a      	bne.n	80059d4 <_printf_common+0xc8>
 800599e:	2000      	movs	r0, #0
 80059a0:	e008      	b.n	80059b4 <_printf_common+0xa8>
 80059a2:	2301      	movs	r3, #1
 80059a4:	4652      	mov	r2, sl
 80059a6:	4641      	mov	r1, r8
 80059a8:	4638      	mov	r0, r7
 80059aa:	47c8      	blx	r9
 80059ac:	3001      	adds	r0, #1
 80059ae:	d103      	bne.n	80059b8 <_printf_common+0xac>
 80059b0:	f04f 30ff 	mov.w	r0, #4294967295
 80059b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059b8:	3501      	adds	r5, #1
 80059ba:	e7c6      	b.n	800594a <_printf_common+0x3e>
 80059bc:	18e1      	adds	r1, r4, r3
 80059be:	1c5a      	adds	r2, r3, #1
 80059c0:	2030      	movs	r0, #48	@ 0x30
 80059c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80059c6:	4422      	add	r2, r4
 80059c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80059cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80059d0:	3302      	adds	r3, #2
 80059d2:	e7c7      	b.n	8005964 <_printf_common+0x58>
 80059d4:	2301      	movs	r3, #1
 80059d6:	4622      	mov	r2, r4
 80059d8:	4641      	mov	r1, r8
 80059da:	4638      	mov	r0, r7
 80059dc:	47c8      	blx	r9
 80059de:	3001      	adds	r0, #1
 80059e0:	d0e6      	beq.n	80059b0 <_printf_common+0xa4>
 80059e2:	3601      	adds	r6, #1
 80059e4:	e7d9      	b.n	800599a <_printf_common+0x8e>
	...

080059e8 <_printf_i>:
 80059e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059ec:	7e0f      	ldrb	r7, [r1, #24]
 80059ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80059f0:	2f78      	cmp	r7, #120	@ 0x78
 80059f2:	4691      	mov	r9, r2
 80059f4:	4680      	mov	r8, r0
 80059f6:	460c      	mov	r4, r1
 80059f8:	469a      	mov	sl, r3
 80059fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80059fe:	d807      	bhi.n	8005a10 <_printf_i+0x28>
 8005a00:	2f62      	cmp	r7, #98	@ 0x62
 8005a02:	d80a      	bhi.n	8005a1a <_printf_i+0x32>
 8005a04:	2f00      	cmp	r7, #0
 8005a06:	f000 80d2 	beq.w	8005bae <_printf_i+0x1c6>
 8005a0a:	2f58      	cmp	r7, #88	@ 0x58
 8005a0c:	f000 80b9 	beq.w	8005b82 <_printf_i+0x19a>
 8005a10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005a18:	e03a      	b.n	8005a90 <_printf_i+0xa8>
 8005a1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005a1e:	2b15      	cmp	r3, #21
 8005a20:	d8f6      	bhi.n	8005a10 <_printf_i+0x28>
 8005a22:	a101      	add	r1, pc, #4	@ (adr r1, 8005a28 <_printf_i+0x40>)
 8005a24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a28:	08005a81 	.word	0x08005a81
 8005a2c:	08005a95 	.word	0x08005a95
 8005a30:	08005a11 	.word	0x08005a11
 8005a34:	08005a11 	.word	0x08005a11
 8005a38:	08005a11 	.word	0x08005a11
 8005a3c:	08005a11 	.word	0x08005a11
 8005a40:	08005a95 	.word	0x08005a95
 8005a44:	08005a11 	.word	0x08005a11
 8005a48:	08005a11 	.word	0x08005a11
 8005a4c:	08005a11 	.word	0x08005a11
 8005a50:	08005a11 	.word	0x08005a11
 8005a54:	08005b95 	.word	0x08005b95
 8005a58:	08005abf 	.word	0x08005abf
 8005a5c:	08005b4f 	.word	0x08005b4f
 8005a60:	08005a11 	.word	0x08005a11
 8005a64:	08005a11 	.word	0x08005a11
 8005a68:	08005bb7 	.word	0x08005bb7
 8005a6c:	08005a11 	.word	0x08005a11
 8005a70:	08005abf 	.word	0x08005abf
 8005a74:	08005a11 	.word	0x08005a11
 8005a78:	08005a11 	.word	0x08005a11
 8005a7c:	08005b57 	.word	0x08005b57
 8005a80:	6833      	ldr	r3, [r6, #0]
 8005a82:	1d1a      	adds	r2, r3, #4
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	6032      	str	r2, [r6, #0]
 8005a88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005a90:	2301      	movs	r3, #1
 8005a92:	e09d      	b.n	8005bd0 <_printf_i+0x1e8>
 8005a94:	6833      	ldr	r3, [r6, #0]
 8005a96:	6820      	ldr	r0, [r4, #0]
 8005a98:	1d19      	adds	r1, r3, #4
 8005a9a:	6031      	str	r1, [r6, #0]
 8005a9c:	0606      	lsls	r6, r0, #24
 8005a9e:	d501      	bpl.n	8005aa4 <_printf_i+0xbc>
 8005aa0:	681d      	ldr	r5, [r3, #0]
 8005aa2:	e003      	b.n	8005aac <_printf_i+0xc4>
 8005aa4:	0645      	lsls	r5, r0, #25
 8005aa6:	d5fb      	bpl.n	8005aa0 <_printf_i+0xb8>
 8005aa8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005aac:	2d00      	cmp	r5, #0
 8005aae:	da03      	bge.n	8005ab8 <_printf_i+0xd0>
 8005ab0:	232d      	movs	r3, #45	@ 0x2d
 8005ab2:	426d      	negs	r5, r5
 8005ab4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ab8:	4859      	ldr	r0, [pc, #356]	@ (8005c20 <_printf_i+0x238>)
 8005aba:	230a      	movs	r3, #10
 8005abc:	e011      	b.n	8005ae2 <_printf_i+0xfa>
 8005abe:	6821      	ldr	r1, [r4, #0]
 8005ac0:	6833      	ldr	r3, [r6, #0]
 8005ac2:	0608      	lsls	r0, r1, #24
 8005ac4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005ac8:	d402      	bmi.n	8005ad0 <_printf_i+0xe8>
 8005aca:	0649      	lsls	r1, r1, #25
 8005acc:	bf48      	it	mi
 8005ace:	b2ad      	uxthmi	r5, r5
 8005ad0:	2f6f      	cmp	r7, #111	@ 0x6f
 8005ad2:	4853      	ldr	r0, [pc, #332]	@ (8005c20 <_printf_i+0x238>)
 8005ad4:	6033      	str	r3, [r6, #0]
 8005ad6:	bf14      	ite	ne
 8005ad8:	230a      	movne	r3, #10
 8005ada:	2308      	moveq	r3, #8
 8005adc:	2100      	movs	r1, #0
 8005ade:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005ae2:	6866      	ldr	r6, [r4, #4]
 8005ae4:	60a6      	str	r6, [r4, #8]
 8005ae6:	2e00      	cmp	r6, #0
 8005ae8:	bfa2      	ittt	ge
 8005aea:	6821      	ldrge	r1, [r4, #0]
 8005aec:	f021 0104 	bicge.w	r1, r1, #4
 8005af0:	6021      	strge	r1, [r4, #0]
 8005af2:	b90d      	cbnz	r5, 8005af8 <_printf_i+0x110>
 8005af4:	2e00      	cmp	r6, #0
 8005af6:	d04b      	beq.n	8005b90 <_printf_i+0x1a8>
 8005af8:	4616      	mov	r6, r2
 8005afa:	fbb5 f1f3 	udiv	r1, r5, r3
 8005afe:	fb03 5711 	mls	r7, r3, r1, r5
 8005b02:	5dc7      	ldrb	r7, [r0, r7]
 8005b04:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b08:	462f      	mov	r7, r5
 8005b0a:	42bb      	cmp	r3, r7
 8005b0c:	460d      	mov	r5, r1
 8005b0e:	d9f4      	bls.n	8005afa <_printf_i+0x112>
 8005b10:	2b08      	cmp	r3, #8
 8005b12:	d10b      	bne.n	8005b2c <_printf_i+0x144>
 8005b14:	6823      	ldr	r3, [r4, #0]
 8005b16:	07df      	lsls	r7, r3, #31
 8005b18:	d508      	bpl.n	8005b2c <_printf_i+0x144>
 8005b1a:	6923      	ldr	r3, [r4, #16]
 8005b1c:	6861      	ldr	r1, [r4, #4]
 8005b1e:	4299      	cmp	r1, r3
 8005b20:	bfde      	ittt	le
 8005b22:	2330      	movle	r3, #48	@ 0x30
 8005b24:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b28:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005b2c:	1b92      	subs	r2, r2, r6
 8005b2e:	6122      	str	r2, [r4, #16]
 8005b30:	f8cd a000 	str.w	sl, [sp]
 8005b34:	464b      	mov	r3, r9
 8005b36:	aa03      	add	r2, sp, #12
 8005b38:	4621      	mov	r1, r4
 8005b3a:	4640      	mov	r0, r8
 8005b3c:	f7ff fee6 	bl	800590c <_printf_common>
 8005b40:	3001      	adds	r0, #1
 8005b42:	d14a      	bne.n	8005bda <_printf_i+0x1f2>
 8005b44:	f04f 30ff 	mov.w	r0, #4294967295
 8005b48:	b004      	add	sp, #16
 8005b4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b4e:	6823      	ldr	r3, [r4, #0]
 8005b50:	f043 0320 	orr.w	r3, r3, #32
 8005b54:	6023      	str	r3, [r4, #0]
 8005b56:	4833      	ldr	r0, [pc, #204]	@ (8005c24 <_printf_i+0x23c>)
 8005b58:	2778      	movs	r7, #120	@ 0x78
 8005b5a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005b5e:	6823      	ldr	r3, [r4, #0]
 8005b60:	6831      	ldr	r1, [r6, #0]
 8005b62:	061f      	lsls	r7, r3, #24
 8005b64:	f851 5b04 	ldr.w	r5, [r1], #4
 8005b68:	d402      	bmi.n	8005b70 <_printf_i+0x188>
 8005b6a:	065f      	lsls	r7, r3, #25
 8005b6c:	bf48      	it	mi
 8005b6e:	b2ad      	uxthmi	r5, r5
 8005b70:	6031      	str	r1, [r6, #0]
 8005b72:	07d9      	lsls	r1, r3, #31
 8005b74:	bf44      	itt	mi
 8005b76:	f043 0320 	orrmi.w	r3, r3, #32
 8005b7a:	6023      	strmi	r3, [r4, #0]
 8005b7c:	b11d      	cbz	r5, 8005b86 <_printf_i+0x19e>
 8005b7e:	2310      	movs	r3, #16
 8005b80:	e7ac      	b.n	8005adc <_printf_i+0xf4>
 8005b82:	4827      	ldr	r0, [pc, #156]	@ (8005c20 <_printf_i+0x238>)
 8005b84:	e7e9      	b.n	8005b5a <_printf_i+0x172>
 8005b86:	6823      	ldr	r3, [r4, #0]
 8005b88:	f023 0320 	bic.w	r3, r3, #32
 8005b8c:	6023      	str	r3, [r4, #0]
 8005b8e:	e7f6      	b.n	8005b7e <_printf_i+0x196>
 8005b90:	4616      	mov	r6, r2
 8005b92:	e7bd      	b.n	8005b10 <_printf_i+0x128>
 8005b94:	6833      	ldr	r3, [r6, #0]
 8005b96:	6825      	ldr	r5, [r4, #0]
 8005b98:	6961      	ldr	r1, [r4, #20]
 8005b9a:	1d18      	adds	r0, r3, #4
 8005b9c:	6030      	str	r0, [r6, #0]
 8005b9e:	062e      	lsls	r6, r5, #24
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	d501      	bpl.n	8005ba8 <_printf_i+0x1c0>
 8005ba4:	6019      	str	r1, [r3, #0]
 8005ba6:	e002      	b.n	8005bae <_printf_i+0x1c6>
 8005ba8:	0668      	lsls	r0, r5, #25
 8005baa:	d5fb      	bpl.n	8005ba4 <_printf_i+0x1bc>
 8005bac:	8019      	strh	r1, [r3, #0]
 8005bae:	2300      	movs	r3, #0
 8005bb0:	6123      	str	r3, [r4, #16]
 8005bb2:	4616      	mov	r6, r2
 8005bb4:	e7bc      	b.n	8005b30 <_printf_i+0x148>
 8005bb6:	6833      	ldr	r3, [r6, #0]
 8005bb8:	1d1a      	adds	r2, r3, #4
 8005bba:	6032      	str	r2, [r6, #0]
 8005bbc:	681e      	ldr	r6, [r3, #0]
 8005bbe:	6862      	ldr	r2, [r4, #4]
 8005bc0:	2100      	movs	r1, #0
 8005bc2:	4630      	mov	r0, r6
 8005bc4:	f7fa fb24 	bl	8000210 <memchr>
 8005bc8:	b108      	cbz	r0, 8005bce <_printf_i+0x1e6>
 8005bca:	1b80      	subs	r0, r0, r6
 8005bcc:	6060      	str	r0, [r4, #4]
 8005bce:	6863      	ldr	r3, [r4, #4]
 8005bd0:	6123      	str	r3, [r4, #16]
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bd8:	e7aa      	b.n	8005b30 <_printf_i+0x148>
 8005bda:	6923      	ldr	r3, [r4, #16]
 8005bdc:	4632      	mov	r2, r6
 8005bde:	4649      	mov	r1, r9
 8005be0:	4640      	mov	r0, r8
 8005be2:	47d0      	blx	sl
 8005be4:	3001      	adds	r0, #1
 8005be6:	d0ad      	beq.n	8005b44 <_printf_i+0x15c>
 8005be8:	6823      	ldr	r3, [r4, #0]
 8005bea:	079b      	lsls	r3, r3, #30
 8005bec:	d413      	bmi.n	8005c16 <_printf_i+0x22e>
 8005bee:	68e0      	ldr	r0, [r4, #12]
 8005bf0:	9b03      	ldr	r3, [sp, #12]
 8005bf2:	4298      	cmp	r0, r3
 8005bf4:	bfb8      	it	lt
 8005bf6:	4618      	movlt	r0, r3
 8005bf8:	e7a6      	b.n	8005b48 <_printf_i+0x160>
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	4632      	mov	r2, r6
 8005bfe:	4649      	mov	r1, r9
 8005c00:	4640      	mov	r0, r8
 8005c02:	47d0      	blx	sl
 8005c04:	3001      	adds	r0, #1
 8005c06:	d09d      	beq.n	8005b44 <_printf_i+0x15c>
 8005c08:	3501      	adds	r5, #1
 8005c0a:	68e3      	ldr	r3, [r4, #12]
 8005c0c:	9903      	ldr	r1, [sp, #12]
 8005c0e:	1a5b      	subs	r3, r3, r1
 8005c10:	42ab      	cmp	r3, r5
 8005c12:	dcf2      	bgt.n	8005bfa <_printf_i+0x212>
 8005c14:	e7eb      	b.n	8005bee <_printf_i+0x206>
 8005c16:	2500      	movs	r5, #0
 8005c18:	f104 0619 	add.w	r6, r4, #25
 8005c1c:	e7f5      	b.n	8005c0a <_printf_i+0x222>
 8005c1e:	bf00      	nop
 8005c20:	08007ee6 	.word	0x08007ee6
 8005c24:	08007ef7 	.word	0x08007ef7

08005c28 <std>:
 8005c28:	2300      	movs	r3, #0
 8005c2a:	b510      	push	{r4, lr}
 8005c2c:	4604      	mov	r4, r0
 8005c2e:	e9c0 3300 	strd	r3, r3, [r0]
 8005c32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005c36:	6083      	str	r3, [r0, #8]
 8005c38:	8181      	strh	r1, [r0, #12]
 8005c3a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005c3c:	81c2      	strh	r2, [r0, #14]
 8005c3e:	6183      	str	r3, [r0, #24]
 8005c40:	4619      	mov	r1, r3
 8005c42:	2208      	movs	r2, #8
 8005c44:	305c      	adds	r0, #92	@ 0x5c
 8005c46:	f000 f9ba 	bl	8005fbe <memset>
 8005c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c80 <std+0x58>)
 8005c4c:	6263      	str	r3, [r4, #36]	@ 0x24
 8005c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005c84 <std+0x5c>)
 8005c50:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005c52:	4b0d      	ldr	r3, [pc, #52]	@ (8005c88 <std+0x60>)
 8005c54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005c56:	4b0d      	ldr	r3, [pc, #52]	@ (8005c8c <std+0x64>)
 8005c58:	6323      	str	r3, [r4, #48]	@ 0x30
 8005c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c90 <std+0x68>)
 8005c5c:	6224      	str	r4, [r4, #32]
 8005c5e:	429c      	cmp	r4, r3
 8005c60:	d006      	beq.n	8005c70 <std+0x48>
 8005c62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005c66:	4294      	cmp	r4, r2
 8005c68:	d002      	beq.n	8005c70 <std+0x48>
 8005c6a:	33d0      	adds	r3, #208	@ 0xd0
 8005c6c:	429c      	cmp	r4, r3
 8005c6e:	d105      	bne.n	8005c7c <std+0x54>
 8005c70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005c74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c78:	f000 ba1e 	b.w	80060b8 <__retarget_lock_init_recursive>
 8005c7c:	bd10      	pop	{r4, pc}
 8005c7e:	bf00      	nop
 8005c80:	08005f39 	.word	0x08005f39
 8005c84:	08005f5b 	.word	0x08005f5b
 8005c88:	08005f93 	.word	0x08005f93
 8005c8c:	08005fb7 	.word	0x08005fb7
 8005c90:	2000033c 	.word	0x2000033c

08005c94 <stdio_exit_handler>:
 8005c94:	4a02      	ldr	r2, [pc, #8]	@ (8005ca0 <stdio_exit_handler+0xc>)
 8005c96:	4903      	ldr	r1, [pc, #12]	@ (8005ca4 <stdio_exit_handler+0x10>)
 8005c98:	4803      	ldr	r0, [pc, #12]	@ (8005ca8 <stdio_exit_handler+0x14>)
 8005c9a:	f000 b869 	b.w	8005d70 <_fwalk_sglue>
 8005c9e:	bf00      	nop
 8005ca0:	2000001c 	.word	0x2000001c
 8005ca4:	080079e9 	.word	0x080079e9
 8005ca8:	2000002c 	.word	0x2000002c

08005cac <cleanup_stdio>:
 8005cac:	6841      	ldr	r1, [r0, #4]
 8005cae:	4b0c      	ldr	r3, [pc, #48]	@ (8005ce0 <cleanup_stdio+0x34>)
 8005cb0:	4299      	cmp	r1, r3
 8005cb2:	b510      	push	{r4, lr}
 8005cb4:	4604      	mov	r4, r0
 8005cb6:	d001      	beq.n	8005cbc <cleanup_stdio+0x10>
 8005cb8:	f001 fe96 	bl	80079e8 <_fflush_r>
 8005cbc:	68a1      	ldr	r1, [r4, #8]
 8005cbe:	4b09      	ldr	r3, [pc, #36]	@ (8005ce4 <cleanup_stdio+0x38>)
 8005cc0:	4299      	cmp	r1, r3
 8005cc2:	d002      	beq.n	8005cca <cleanup_stdio+0x1e>
 8005cc4:	4620      	mov	r0, r4
 8005cc6:	f001 fe8f 	bl	80079e8 <_fflush_r>
 8005cca:	68e1      	ldr	r1, [r4, #12]
 8005ccc:	4b06      	ldr	r3, [pc, #24]	@ (8005ce8 <cleanup_stdio+0x3c>)
 8005cce:	4299      	cmp	r1, r3
 8005cd0:	d004      	beq.n	8005cdc <cleanup_stdio+0x30>
 8005cd2:	4620      	mov	r0, r4
 8005cd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cd8:	f001 be86 	b.w	80079e8 <_fflush_r>
 8005cdc:	bd10      	pop	{r4, pc}
 8005cde:	bf00      	nop
 8005ce0:	2000033c 	.word	0x2000033c
 8005ce4:	200003a4 	.word	0x200003a4
 8005ce8:	2000040c 	.word	0x2000040c

08005cec <global_stdio_init.part.0>:
 8005cec:	b510      	push	{r4, lr}
 8005cee:	4b0b      	ldr	r3, [pc, #44]	@ (8005d1c <global_stdio_init.part.0+0x30>)
 8005cf0:	4c0b      	ldr	r4, [pc, #44]	@ (8005d20 <global_stdio_init.part.0+0x34>)
 8005cf2:	4a0c      	ldr	r2, [pc, #48]	@ (8005d24 <global_stdio_init.part.0+0x38>)
 8005cf4:	601a      	str	r2, [r3, #0]
 8005cf6:	4620      	mov	r0, r4
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	2104      	movs	r1, #4
 8005cfc:	f7ff ff94 	bl	8005c28 <std>
 8005d00:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005d04:	2201      	movs	r2, #1
 8005d06:	2109      	movs	r1, #9
 8005d08:	f7ff ff8e 	bl	8005c28 <std>
 8005d0c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005d10:	2202      	movs	r2, #2
 8005d12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d16:	2112      	movs	r1, #18
 8005d18:	f7ff bf86 	b.w	8005c28 <std>
 8005d1c:	20000474 	.word	0x20000474
 8005d20:	2000033c 	.word	0x2000033c
 8005d24:	08005c95 	.word	0x08005c95

08005d28 <__sfp_lock_acquire>:
 8005d28:	4801      	ldr	r0, [pc, #4]	@ (8005d30 <__sfp_lock_acquire+0x8>)
 8005d2a:	f000 b9c6 	b.w	80060ba <__retarget_lock_acquire_recursive>
 8005d2e:	bf00      	nop
 8005d30:	2000047d 	.word	0x2000047d

08005d34 <__sfp_lock_release>:
 8005d34:	4801      	ldr	r0, [pc, #4]	@ (8005d3c <__sfp_lock_release+0x8>)
 8005d36:	f000 b9c1 	b.w	80060bc <__retarget_lock_release_recursive>
 8005d3a:	bf00      	nop
 8005d3c:	2000047d 	.word	0x2000047d

08005d40 <__sinit>:
 8005d40:	b510      	push	{r4, lr}
 8005d42:	4604      	mov	r4, r0
 8005d44:	f7ff fff0 	bl	8005d28 <__sfp_lock_acquire>
 8005d48:	6a23      	ldr	r3, [r4, #32]
 8005d4a:	b11b      	cbz	r3, 8005d54 <__sinit+0x14>
 8005d4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d50:	f7ff bff0 	b.w	8005d34 <__sfp_lock_release>
 8005d54:	4b04      	ldr	r3, [pc, #16]	@ (8005d68 <__sinit+0x28>)
 8005d56:	6223      	str	r3, [r4, #32]
 8005d58:	4b04      	ldr	r3, [pc, #16]	@ (8005d6c <__sinit+0x2c>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d1f5      	bne.n	8005d4c <__sinit+0xc>
 8005d60:	f7ff ffc4 	bl	8005cec <global_stdio_init.part.0>
 8005d64:	e7f2      	b.n	8005d4c <__sinit+0xc>
 8005d66:	bf00      	nop
 8005d68:	08005cad 	.word	0x08005cad
 8005d6c:	20000474 	.word	0x20000474

08005d70 <_fwalk_sglue>:
 8005d70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d74:	4607      	mov	r7, r0
 8005d76:	4688      	mov	r8, r1
 8005d78:	4614      	mov	r4, r2
 8005d7a:	2600      	movs	r6, #0
 8005d7c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d80:	f1b9 0901 	subs.w	r9, r9, #1
 8005d84:	d505      	bpl.n	8005d92 <_fwalk_sglue+0x22>
 8005d86:	6824      	ldr	r4, [r4, #0]
 8005d88:	2c00      	cmp	r4, #0
 8005d8a:	d1f7      	bne.n	8005d7c <_fwalk_sglue+0xc>
 8005d8c:	4630      	mov	r0, r6
 8005d8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d92:	89ab      	ldrh	r3, [r5, #12]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d907      	bls.n	8005da8 <_fwalk_sglue+0x38>
 8005d98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d9c:	3301      	adds	r3, #1
 8005d9e:	d003      	beq.n	8005da8 <_fwalk_sglue+0x38>
 8005da0:	4629      	mov	r1, r5
 8005da2:	4638      	mov	r0, r7
 8005da4:	47c0      	blx	r8
 8005da6:	4306      	orrs	r6, r0
 8005da8:	3568      	adds	r5, #104	@ 0x68
 8005daa:	e7e9      	b.n	8005d80 <_fwalk_sglue+0x10>

08005dac <iprintf>:
 8005dac:	b40f      	push	{r0, r1, r2, r3}
 8005dae:	b507      	push	{r0, r1, r2, lr}
 8005db0:	4906      	ldr	r1, [pc, #24]	@ (8005dcc <iprintf+0x20>)
 8005db2:	ab04      	add	r3, sp, #16
 8005db4:	6808      	ldr	r0, [r1, #0]
 8005db6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005dba:	6881      	ldr	r1, [r0, #8]
 8005dbc:	9301      	str	r3, [sp, #4]
 8005dbe:	f001 fc77 	bl	80076b0 <_vfiprintf_r>
 8005dc2:	b003      	add	sp, #12
 8005dc4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005dc8:	b004      	add	sp, #16
 8005dca:	4770      	bx	lr
 8005dcc:	20000028 	.word	0x20000028

08005dd0 <setvbuf>:
 8005dd0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005dd4:	461d      	mov	r5, r3
 8005dd6:	4b57      	ldr	r3, [pc, #348]	@ (8005f34 <setvbuf+0x164>)
 8005dd8:	681f      	ldr	r7, [r3, #0]
 8005dda:	4604      	mov	r4, r0
 8005ddc:	460e      	mov	r6, r1
 8005dde:	4690      	mov	r8, r2
 8005de0:	b127      	cbz	r7, 8005dec <setvbuf+0x1c>
 8005de2:	6a3b      	ldr	r3, [r7, #32]
 8005de4:	b913      	cbnz	r3, 8005dec <setvbuf+0x1c>
 8005de6:	4638      	mov	r0, r7
 8005de8:	f7ff ffaa 	bl	8005d40 <__sinit>
 8005dec:	f1b8 0f02 	cmp.w	r8, #2
 8005df0:	d006      	beq.n	8005e00 <setvbuf+0x30>
 8005df2:	f1b8 0f01 	cmp.w	r8, #1
 8005df6:	f200 809a 	bhi.w	8005f2e <setvbuf+0x15e>
 8005dfa:	2d00      	cmp	r5, #0
 8005dfc:	f2c0 8097 	blt.w	8005f2e <setvbuf+0x15e>
 8005e00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e02:	07d9      	lsls	r1, r3, #31
 8005e04:	d405      	bmi.n	8005e12 <setvbuf+0x42>
 8005e06:	89a3      	ldrh	r3, [r4, #12]
 8005e08:	059a      	lsls	r2, r3, #22
 8005e0a:	d402      	bmi.n	8005e12 <setvbuf+0x42>
 8005e0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e0e:	f000 f954 	bl	80060ba <__retarget_lock_acquire_recursive>
 8005e12:	4621      	mov	r1, r4
 8005e14:	4638      	mov	r0, r7
 8005e16:	f001 fde7 	bl	80079e8 <_fflush_r>
 8005e1a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e1c:	b141      	cbz	r1, 8005e30 <setvbuf+0x60>
 8005e1e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005e22:	4299      	cmp	r1, r3
 8005e24:	d002      	beq.n	8005e2c <setvbuf+0x5c>
 8005e26:	4638      	mov	r0, r7
 8005e28:	f000 ff96 	bl	8006d58 <_free_r>
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	6363      	str	r3, [r4, #52]	@ 0x34
 8005e30:	2300      	movs	r3, #0
 8005e32:	61a3      	str	r3, [r4, #24]
 8005e34:	6063      	str	r3, [r4, #4]
 8005e36:	89a3      	ldrh	r3, [r4, #12]
 8005e38:	061b      	lsls	r3, r3, #24
 8005e3a:	d503      	bpl.n	8005e44 <setvbuf+0x74>
 8005e3c:	6921      	ldr	r1, [r4, #16]
 8005e3e:	4638      	mov	r0, r7
 8005e40:	f000 ff8a 	bl	8006d58 <_free_r>
 8005e44:	89a3      	ldrh	r3, [r4, #12]
 8005e46:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8005e4a:	f023 0303 	bic.w	r3, r3, #3
 8005e4e:	f1b8 0f02 	cmp.w	r8, #2
 8005e52:	81a3      	strh	r3, [r4, #12]
 8005e54:	d061      	beq.n	8005f1a <setvbuf+0x14a>
 8005e56:	ab01      	add	r3, sp, #4
 8005e58:	466a      	mov	r2, sp
 8005e5a:	4621      	mov	r1, r4
 8005e5c:	4638      	mov	r0, r7
 8005e5e:	f001 fdeb 	bl	8007a38 <__swhatbuf_r>
 8005e62:	89a3      	ldrh	r3, [r4, #12]
 8005e64:	4318      	orrs	r0, r3
 8005e66:	81a0      	strh	r0, [r4, #12]
 8005e68:	bb2d      	cbnz	r5, 8005eb6 <setvbuf+0xe6>
 8005e6a:	9d00      	ldr	r5, [sp, #0]
 8005e6c:	4628      	mov	r0, r5
 8005e6e:	f000 ffbd 	bl	8006dec <malloc>
 8005e72:	4606      	mov	r6, r0
 8005e74:	2800      	cmp	r0, #0
 8005e76:	d152      	bne.n	8005f1e <setvbuf+0x14e>
 8005e78:	f8dd 9000 	ldr.w	r9, [sp]
 8005e7c:	45a9      	cmp	r9, r5
 8005e7e:	d140      	bne.n	8005f02 <setvbuf+0x132>
 8005e80:	f04f 35ff 	mov.w	r5, #4294967295
 8005e84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e88:	f043 0202 	orr.w	r2, r3, #2
 8005e8c:	81a2      	strh	r2, [r4, #12]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	60a2      	str	r2, [r4, #8]
 8005e92:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8005e96:	6022      	str	r2, [r4, #0]
 8005e98:	6122      	str	r2, [r4, #16]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	6162      	str	r2, [r4, #20]
 8005e9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005ea0:	07d6      	lsls	r6, r2, #31
 8005ea2:	d404      	bmi.n	8005eae <setvbuf+0xde>
 8005ea4:	0598      	lsls	r0, r3, #22
 8005ea6:	d402      	bmi.n	8005eae <setvbuf+0xde>
 8005ea8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005eaa:	f000 f907 	bl	80060bc <__retarget_lock_release_recursive>
 8005eae:	4628      	mov	r0, r5
 8005eb0:	b003      	add	sp, #12
 8005eb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005eb6:	2e00      	cmp	r6, #0
 8005eb8:	d0d8      	beq.n	8005e6c <setvbuf+0x9c>
 8005eba:	6a3b      	ldr	r3, [r7, #32]
 8005ebc:	b913      	cbnz	r3, 8005ec4 <setvbuf+0xf4>
 8005ebe:	4638      	mov	r0, r7
 8005ec0:	f7ff ff3e 	bl	8005d40 <__sinit>
 8005ec4:	f1b8 0f01 	cmp.w	r8, #1
 8005ec8:	bf08      	it	eq
 8005eca:	89a3      	ldrheq	r3, [r4, #12]
 8005ecc:	6026      	str	r6, [r4, #0]
 8005ece:	bf04      	itt	eq
 8005ed0:	f043 0301 	orreq.w	r3, r3, #1
 8005ed4:	81a3      	strheq	r3, [r4, #12]
 8005ed6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005eda:	f013 0208 	ands.w	r2, r3, #8
 8005ede:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005ee2:	d01e      	beq.n	8005f22 <setvbuf+0x152>
 8005ee4:	07d9      	lsls	r1, r3, #31
 8005ee6:	bf41      	itttt	mi
 8005ee8:	2200      	movmi	r2, #0
 8005eea:	426d      	negmi	r5, r5
 8005eec:	60a2      	strmi	r2, [r4, #8]
 8005eee:	61a5      	strmi	r5, [r4, #24]
 8005ef0:	bf58      	it	pl
 8005ef2:	60a5      	strpl	r5, [r4, #8]
 8005ef4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005ef6:	07d2      	lsls	r2, r2, #31
 8005ef8:	d401      	bmi.n	8005efe <setvbuf+0x12e>
 8005efa:	059b      	lsls	r3, r3, #22
 8005efc:	d513      	bpl.n	8005f26 <setvbuf+0x156>
 8005efe:	2500      	movs	r5, #0
 8005f00:	e7d5      	b.n	8005eae <setvbuf+0xde>
 8005f02:	4648      	mov	r0, r9
 8005f04:	f000 ff72 	bl	8006dec <malloc>
 8005f08:	4606      	mov	r6, r0
 8005f0a:	2800      	cmp	r0, #0
 8005f0c:	d0b8      	beq.n	8005e80 <setvbuf+0xb0>
 8005f0e:	89a3      	ldrh	r3, [r4, #12]
 8005f10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f14:	81a3      	strh	r3, [r4, #12]
 8005f16:	464d      	mov	r5, r9
 8005f18:	e7cf      	b.n	8005eba <setvbuf+0xea>
 8005f1a:	2500      	movs	r5, #0
 8005f1c:	e7b2      	b.n	8005e84 <setvbuf+0xb4>
 8005f1e:	46a9      	mov	r9, r5
 8005f20:	e7f5      	b.n	8005f0e <setvbuf+0x13e>
 8005f22:	60a2      	str	r2, [r4, #8]
 8005f24:	e7e6      	b.n	8005ef4 <setvbuf+0x124>
 8005f26:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f28:	f000 f8c8 	bl	80060bc <__retarget_lock_release_recursive>
 8005f2c:	e7e7      	b.n	8005efe <setvbuf+0x12e>
 8005f2e:	f04f 35ff 	mov.w	r5, #4294967295
 8005f32:	e7bc      	b.n	8005eae <setvbuf+0xde>
 8005f34:	20000028 	.word	0x20000028

08005f38 <__sread>:
 8005f38:	b510      	push	{r4, lr}
 8005f3a:	460c      	mov	r4, r1
 8005f3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f40:	f000 f86c 	bl	800601c <_read_r>
 8005f44:	2800      	cmp	r0, #0
 8005f46:	bfab      	itete	ge
 8005f48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005f4a:	89a3      	ldrhlt	r3, [r4, #12]
 8005f4c:	181b      	addge	r3, r3, r0
 8005f4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005f52:	bfac      	ite	ge
 8005f54:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005f56:	81a3      	strhlt	r3, [r4, #12]
 8005f58:	bd10      	pop	{r4, pc}

08005f5a <__swrite>:
 8005f5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f5e:	461f      	mov	r7, r3
 8005f60:	898b      	ldrh	r3, [r1, #12]
 8005f62:	05db      	lsls	r3, r3, #23
 8005f64:	4605      	mov	r5, r0
 8005f66:	460c      	mov	r4, r1
 8005f68:	4616      	mov	r6, r2
 8005f6a:	d505      	bpl.n	8005f78 <__swrite+0x1e>
 8005f6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f70:	2302      	movs	r3, #2
 8005f72:	2200      	movs	r2, #0
 8005f74:	f000 f840 	bl	8005ff8 <_lseek_r>
 8005f78:	89a3      	ldrh	r3, [r4, #12]
 8005f7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f82:	81a3      	strh	r3, [r4, #12]
 8005f84:	4632      	mov	r2, r6
 8005f86:	463b      	mov	r3, r7
 8005f88:	4628      	mov	r0, r5
 8005f8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f8e:	f000 b857 	b.w	8006040 <_write_r>

08005f92 <__sseek>:
 8005f92:	b510      	push	{r4, lr}
 8005f94:	460c      	mov	r4, r1
 8005f96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f9a:	f000 f82d 	bl	8005ff8 <_lseek_r>
 8005f9e:	1c43      	adds	r3, r0, #1
 8005fa0:	89a3      	ldrh	r3, [r4, #12]
 8005fa2:	bf15      	itete	ne
 8005fa4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005fa6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005faa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005fae:	81a3      	strheq	r3, [r4, #12]
 8005fb0:	bf18      	it	ne
 8005fb2:	81a3      	strhne	r3, [r4, #12]
 8005fb4:	bd10      	pop	{r4, pc}

08005fb6 <__sclose>:
 8005fb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fba:	f000 b80d 	b.w	8005fd8 <_close_r>

08005fbe <memset>:
 8005fbe:	4402      	add	r2, r0
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d100      	bne.n	8005fc8 <memset+0xa>
 8005fc6:	4770      	bx	lr
 8005fc8:	f803 1b01 	strb.w	r1, [r3], #1
 8005fcc:	e7f9      	b.n	8005fc2 <memset+0x4>
	...

08005fd0 <_localeconv_r>:
 8005fd0:	4800      	ldr	r0, [pc, #0]	@ (8005fd4 <_localeconv_r+0x4>)
 8005fd2:	4770      	bx	lr
 8005fd4:	20000168 	.word	0x20000168

08005fd8 <_close_r>:
 8005fd8:	b538      	push	{r3, r4, r5, lr}
 8005fda:	4d06      	ldr	r5, [pc, #24]	@ (8005ff4 <_close_r+0x1c>)
 8005fdc:	2300      	movs	r3, #0
 8005fde:	4604      	mov	r4, r0
 8005fe0:	4608      	mov	r0, r1
 8005fe2:	602b      	str	r3, [r5, #0]
 8005fe4:	f7fb fd1b 	bl	8001a1e <_close>
 8005fe8:	1c43      	adds	r3, r0, #1
 8005fea:	d102      	bne.n	8005ff2 <_close_r+0x1a>
 8005fec:	682b      	ldr	r3, [r5, #0]
 8005fee:	b103      	cbz	r3, 8005ff2 <_close_r+0x1a>
 8005ff0:	6023      	str	r3, [r4, #0]
 8005ff2:	bd38      	pop	{r3, r4, r5, pc}
 8005ff4:	20000478 	.word	0x20000478

08005ff8 <_lseek_r>:
 8005ff8:	b538      	push	{r3, r4, r5, lr}
 8005ffa:	4d07      	ldr	r5, [pc, #28]	@ (8006018 <_lseek_r+0x20>)
 8005ffc:	4604      	mov	r4, r0
 8005ffe:	4608      	mov	r0, r1
 8006000:	4611      	mov	r1, r2
 8006002:	2200      	movs	r2, #0
 8006004:	602a      	str	r2, [r5, #0]
 8006006:	461a      	mov	r2, r3
 8006008:	f7fb fd30 	bl	8001a6c <_lseek>
 800600c:	1c43      	adds	r3, r0, #1
 800600e:	d102      	bne.n	8006016 <_lseek_r+0x1e>
 8006010:	682b      	ldr	r3, [r5, #0]
 8006012:	b103      	cbz	r3, 8006016 <_lseek_r+0x1e>
 8006014:	6023      	str	r3, [r4, #0]
 8006016:	bd38      	pop	{r3, r4, r5, pc}
 8006018:	20000478 	.word	0x20000478

0800601c <_read_r>:
 800601c:	b538      	push	{r3, r4, r5, lr}
 800601e:	4d07      	ldr	r5, [pc, #28]	@ (800603c <_read_r+0x20>)
 8006020:	4604      	mov	r4, r0
 8006022:	4608      	mov	r0, r1
 8006024:	4611      	mov	r1, r2
 8006026:	2200      	movs	r2, #0
 8006028:	602a      	str	r2, [r5, #0]
 800602a:	461a      	mov	r2, r3
 800602c:	f7fb fcbe 	bl	80019ac <_read>
 8006030:	1c43      	adds	r3, r0, #1
 8006032:	d102      	bne.n	800603a <_read_r+0x1e>
 8006034:	682b      	ldr	r3, [r5, #0]
 8006036:	b103      	cbz	r3, 800603a <_read_r+0x1e>
 8006038:	6023      	str	r3, [r4, #0]
 800603a:	bd38      	pop	{r3, r4, r5, pc}
 800603c:	20000478 	.word	0x20000478

08006040 <_write_r>:
 8006040:	b538      	push	{r3, r4, r5, lr}
 8006042:	4d07      	ldr	r5, [pc, #28]	@ (8006060 <_write_r+0x20>)
 8006044:	4604      	mov	r4, r0
 8006046:	4608      	mov	r0, r1
 8006048:	4611      	mov	r1, r2
 800604a:	2200      	movs	r2, #0
 800604c:	602a      	str	r2, [r5, #0]
 800604e:	461a      	mov	r2, r3
 8006050:	f7fb fcc9 	bl	80019e6 <_write>
 8006054:	1c43      	adds	r3, r0, #1
 8006056:	d102      	bne.n	800605e <_write_r+0x1e>
 8006058:	682b      	ldr	r3, [r5, #0]
 800605a:	b103      	cbz	r3, 800605e <_write_r+0x1e>
 800605c:	6023      	str	r3, [r4, #0]
 800605e:	bd38      	pop	{r3, r4, r5, pc}
 8006060:	20000478 	.word	0x20000478

08006064 <__errno>:
 8006064:	4b01      	ldr	r3, [pc, #4]	@ (800606c <__errno+0x8>)
 8006066:	6818      	ldr	r0, [r3, #0]
 8006068:	4770      	bx	lr
 800606a:	bf00      	nop
 800606c:	20000028 	.word	0x20000028

08006070 <__libc_init_array>:
 8006070:	b570      	push	{r4, r5, r6, lr}
 8006072:	4d0d      	ldr	r5, [pc, #52]	@ (80060a8 <__libc_init_array+0x38>)
 8006074:	4c0d      	ldr	r4, [pc, #52]	@ (80060ac <__libc_init_array+0x3c>)
 8006076:	1b64      	subs	r4, r4, r5
 8006078:	10a4      	asrs	r4, r4, #2
 800607a:	2600      	movs	r6, #0
 800607c:	42a6      	cmp	r6, r4
 800607e:	d109      	bne.n	8006094 <__libc_init_array+0x24>
 8006080:	4d0b      	ldr	r5, [pc, #44]	@ (80060b0 <__libc_init_array+0x40>)
 8006082:	4c0c      	ldr	r4, [pc, #48]	@ (80060b4 <__libc_init_array+0x44>)
 8006084:	f001 febe 	bl	8007e04 <_init>
 8006088:	1b64      	subs	r4, r4, r5
 800608a:	10a4      	asrs	r4, r4, #2
 800608c:	2600      	movs	r6, #0
 800608e:	42a6      	cmp	r6, r4
 8006090:	d105      	bne.n	800609e <__libc_init_array+0x2e>
 8006092:	bd70      	pop	{r4, r5, r6, pc}
 8006094:	f855 3b04 	ldr.w	r3, [r5], #4
 8006098:	4798      	blx	r3
 800609a:	3601      	adds	r6, #1
 800609c:	e7ee      	b.n	800607c <__libc_init_array+0xc>
 800609e:	f855 3b04 	ldr.w	r3, [r5], #4
 80060a2:	4798      	blx	r3
 80060a4:	3601      	adds	r6, #1
 80060a6:	e7f2      	b.n	800608e <__libc_init_array+0x1e>
 80060a8:	08008250 	.word	0x08008250
 80060ac:	08008250 	.word	0x08008250
 80060b0:	08008250 	.word	0x08008250
 80060b4:	08008254 	.word	0x08008254

080060b8 <__retarget_lock_init_recursive>:
 80060b8:	4770      	bx	lr

080060ba <__retarget_lock_acquire_recursive>:
 80060ba:	4770      	bx	lr

080060bc <__retarget_lock_release_recursive>:
 80060bc:	4770      	bx	lr

080060be <quorem>:
 80060be:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060c2:	6903      	ldr	r3, [r0, #16]
 80060c4:	690c      	ldr	r4, [r1, #16]
 80060c6:	42a3      	cmp	r3, r4
 80060c8:	4607      	mov	r7, r0
 80060ca:	db7e      	blt.n	80061ca <quorem+0x10c>
 80060cc:	3c01      	subs	r4, #1
 80060ce:	f101 0814 	add.w	r8, r1, #20
 80060d2:	00a3      	lsls	r3, r4, #2
 80060d4:	f100 0514 	add.w	r5, r0, #20
 80060d8:	9300      	str	r3, [sp, #0]
 80060da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80060de:	9301      	str	r3, [sp, #4]
 80060e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80060e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80060e8:	3301      	adds	r3, #1
 80060ea:	429a      	cmp	r2, r3
 80060ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80060f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80060f4:	d32e      	bcc.n	8006154 <quorem+0x96>
 80060f6:	f04f 0a00 	mov.w	sl, #0
 80060fa:	46c4      	mov	ip, r8
 80060fc:	46ae      	mov	lr, r5
 80060fe:	46d3      	mov	fp, sl
 8006100:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006104:	b298      	uxth	r0, r3
 8006106:	fb06 a000 	mla	r0, r6, r0, sl
 800610a:	0c02      	lsrs	r2, r0, #16
 800610c:	0c1b      	lsrs	r3, r3, #16
 800610e:	fb06 2303 	mla	r3, r6, r3, r2
 8006112:	f8de 2000 	ldr.w	r2, [lr]
 8006116:	b280      	uxth	r0, r0
 8006118:	b292      	uxth	r2, r2
 800611a:	1a12      	subs	r2, r2, r0
 800611c:	445a      	add	r2, fp
 800611e:	f8de 0000 	ldr.w	r0, [lr]
 8006122:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006126:	b29b      	uxth	r3, r3
 8006128:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800612c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006130:	b292      	uxth	r2, r2
 8006132:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006136:	45e1      	cmp	r9, ip
 8006138:	f84e 2b04 	str.w	r2, [lr], #4
 800613c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006140:	d2de      	bcs.n	8006100 <quorem+0x42>
 8006142:	9b00      	ldr	r3, [sp, #0]
 8006144:	58eb      	ldr	r3, [r5, r3]
 8006146:	b92b      	cbnz	r3, 8006154 <quorem+0x96>
 8006148:	9b01      	ldr	r3, [sp, #4]
 800614a:	3b04      	subs	r3, #4
 800614c:	429d      	cmp	r5, r3
 800614e:	461a      	mov	r2, r3
 8006150:	d32f      	bcc.n	80061b2 <quorem+0xf4>
 8006152:	613c      	str	r4, [r7, #16]
 8006154:	4638      	mov	r0, r7
 8006156:	f001 f979 	bl	800744c <__mcmp>
 800615a:	2800      	cmp	r0, #0
 800615c:	db25      	blt.n	80061aa <quorem+0xec>
 800615e:	4629      	mov	r1, r5
 8006160:	2000      	movs	r0, #0
 8006162:	f858 2b04 	ldr.w	r2, [r8], #4
 8006166:	f8d1 c000 	ldr.w	ip, [r1]
 800616a:	fa1f fe82 	uxth.w	lr, r2
 800616e:	fa1f f38c 	uxth.w	r3, ip
 8006172:	eba3 030e 	sub.w	r3, r3, lr
 8006176:	4403      	add	r3, r0
 8006178:	0c12      	lsrs	r2, r2, #16
 800617a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800617e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006182:	b29b      	uxth	r3, r3
 8006184:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006188:	45c1      	cmp	r9, r8
 800618a:	f841 3b04 	str.w	r3, [r1], #4
 800618e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006192:	d2e6      	bcs.n	8006162 <quorem+0xa4>
 8006194:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006198:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800619c:	b922      	cbnz	r2, 80061a8 <quorem+0xea>
 800619e:	3b04      	subs	r3, #4
 80061a0:	429d      	cmp	r5, r3
 80061a2:	461a      	mov	r2, r3
 80061a4:	d30b      	bcc.n	80061be <quorem+0x100>
 80061a6:	613c      	str	r4, [r7, #16]
 80061a8:	3601      	adds	r6, #1
 80061aa:	4630      	mov	r0, r6
 80061ac:	b003      	add	sp, #12
 80061ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061b2:	6812      	ldr	r2, [r2, #0]
 80061b4:	3b04      	subs	r3, #4
 80061b6:	2a00      	cmp	r2, #0
 80061b8:	d1cb      	bne.n	8006152 <quorem+0x94>
 80061ba:	3c01      	subs	r4, #1
 80061bc:	e7c6      	b.n	800614c <quorem+0x8e>
 80061be:	6812      	ldr	r2, [r2, #0]
 80061c0:	3b04      	subs	r3, #4
 80061c2:	2a00      	cmp	r2, #0
 80061c4:	d1ef      	bne.n	80061a6 <quorem+0xe8>
 80061c6:	3c01      	subs	r4, #1
 80061c8:	e7ea      	b.n	80061a0 <quorem+0xe2>
 80061ca:	2000      	movs	r0, #0
 80061cc:	e7ee      	b.n	80061ac <quorem+0xee>
	...

080061d0 <_dtoa_r>:
 80061d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061d4:	69c7      	ldr	r7, [r0, #28]
 80061d6:	b099      	sub	sp, #100	@ 0x64
 80061d8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80061dc:	ec55 4b10 	vmov	r4, r5, d0
 80061e0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80061e2:	9109      	str	r1, [sp, #36]	@ 0x24
 80061e4:	4683      	mov	fp, r0
 80061e6:	920e      	str	r2, [sp, #56]	@ 0x38
 80061e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80061ea:	b97f      	cbnz	r7, 800620c <_dtoa_r+0x3c>
 80061ec:	2010      	movs	r0, #16
 80061ee:	f000 fdfd 	bl	8006dec <malloc>
 80061f2:	4602      	mov	r2, r0
 80061f4:	f8cb 001c 	str.w	r0, [fp, #28]
 80061f8:	b920      	cbnz	r0, 8006204 <_dtoa_r+0x34>
 80061fa:	4ba7      	ldr	r3, [pc, #668]	@ (8006498 <_dtoa_r+0x2c8>)
 80061fc:	21ef      	movs	r1, #239	@ 0xef
 80061fe:	48a7      	ldr	r0, [pc, #668]	@ (800649c <_dtoa_r+0x2cc>)
 8006200:	f001 fd50 	bl	8007ca4 <__assert_func>
 8006204:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006208:	6007      	str	r7, [r0, #0]
 800620a:	60c7      	str	r7, [r0, #12]
 800620c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006210:	6819      	ldr	r1, [r3, #0]
 8006212:	b159      	cbz	r1, 800622c <_dtoa_r+0x5c>
 8006214:	685a      	ldr	r2, [r3, #4]
 8006216:	604a      	str	r2, [r1, #4]
 8006218:	2301      	movs	r3, #1
 800621a:	4093      	lsls	r3, r2
 800621c:	608b      	str	r3, [r1, #8]
 800621e:	4658      	mov	r0, fp
 8006220:	f000 feda 	bl	8006fd8 <_Bfree>
 8006224:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006228:	2200      	movs	r2, #0
 800622a:	601a      	str	r2, [r3, #0]
 800622c:	1e2b      	subs	r3, r5, #0
 800622e:	bfb9      	ittee	lt
 8006230:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006234:	9303      	strlt	r3, [sp, #12]
 8006236:	2300      	movge	r3, #0
 8006238:	6033      	strge	r3, [r6, #0]
 800623a:	9f03      	ldr	r7, [sp, #12]
 800623c:	4b98      	ldr	r3, [pc, #608]	@ (80064a0 <_dtoa_r+0x2d0>)
 800623e:	bfbc      	itt	lt
 8006240:	2201      	movlt	r2, #1
 8006242:	6032      	strlt	r2, [r6, #0]
 8006244:	43bb      	bics	r3, r7
 8006246:	d112      	bne.n	800626e <_dtoa_r+0x9e>
 8006248:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800624a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800624e:	6013      	str	r3, [r2, #0]
 8006250:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006254:	4323      	orrs	r3, r4
 8006256:	f000 854d 	beq.w	8006cf4 <_dtoa_r+0xb24>
 800625a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800625c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80064b4 <_dtoa_r+0x2e4>
 8006260:	2b00      	cmp	r3, #0
 8006262:	f000 854f 	beq.w	8006d04 <_dtoa_r+0xb34>
 8006266:	f10a 0303 	add.w	r3, sl, #3
 800626a:	f000 bd49 	b.w	8006d00 <_dtoa_r+0xb30>
 800626e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006272:	2200      	movs	r2, #0
 8006274:	ec51 0b17 	vmov	r0, r1, d7
 8006278:	2300      	movs	r3, #0
 800627a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800627e:	f7fa fc43 	bl	8000b08 <__aeabi_dcmpeq>
 8006282:	4680      	mov	r8, r0
 8006284:	b158      	cbz	r0, 800629e <_dtoa_r+0xce>
 8006286:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006288:	2301      	movs	r3, #1
 800628a:	6013      	str	r3, [r2, #0]
 800628c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800628e:	b113      	cbz	r3, 8006296 <_dtoa_r+0xc6>
 8006290:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006292:	4b84      	ldr	r3, [pc, #528]	@ (80064a4 <_dtoa_r+0x2d4>)
 8006294:	6013      	str	r3, [r2, #0]
 8006296:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80064b8 <_dtoa_r+0x2e8>
 800629a:	f000 bd33 	b.w	8006d04 <_dtoa_r+0xb34>
 800629e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80062a2:	aa16      	add	r2, sp, #88	@ 0x58
 80062a4:	a917      	add	r1, sp, #92	@ 0x5c
 80062a6:	4658      	mov	r0, fp
 80062a8:	f001 f980 	bl	80075ac <__d2b>
 80062ac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80062b0:	4681      	mov	r9, r0
 80062b2:	2e00      	cmp	r6, #0
 80062b4:	d077      	beq.n	80063a6 <_dtoa_r+0x1d6>
 80062b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062b8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80062bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80062c4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80062c8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80062cc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80062d0:	4619      	mov	r1, r3
 80062d2:	2200      	movs	r2, #0
 80062d4:	4b74      	ldr	r3, [pc, #464]	@ (80064a8 <_dtoa_r+0x2d8>)
 80062d6:	f7f9 fff7 	bl	80002c8 <__aeabi_dsub>
 80062da:	a369      	add	r3, pc, #420	@ (adr r3, 8006480 <_dtoa_r+0x2b0>)
 80062dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e0:	f7fa f9aa 	bl	8000638 <__aeabi_dmul>
 80062e4:	a368      	add	r3, pc, #416	@ (adr r3, 8006488 <_dtoa_r+0x2b8>)
 80062e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ea:	f7f9 ffef 	bl	80002cc <__adddf3>
 80062ee:	4604      	mov	r4, r0
 80062f0:	4630      	mov	r0, r6
 80062f2:	460d      	mov	r5, r1
 80062f4:	f7fa f936 	bl	8000564 <__aeabi_i2d>
 80062f8:	a365      	add	r3, pc, #404	@ (adr r3, 8006490 <_dtoa_r+0x2c0>)
 80062fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062fe:	f7fa f99b 	bl	8000638 <__aeabi_dmul>
 8006302:	4602      	mov	r2, r0
 8006304:	460b      	mov	r3, r1
 8006306:	4620      	mov	r0, r4
 8006308:	4629      	mov	r1, r5
 800630a:	f7f9 ffdf 	bl	80002cc <__adddf3>
 800630e:	4604      	mov	r4, r0
 8006310:	460d      	mov	r5, r1
 8006312:	f7fa fc41 	bl	8000b98 <__aeabi_d2iz>
 8006316:	2200      	movs	r2, #0
 8006318:	4607      	mov	r7, r0
 800631a:	2300      	movs	r3, #0
 800631c:	4620      	mov	r0, r4
 800631e:	4629      	mov	r1, r5
 8006320:	f7fa fbfc 	bl	8000b1c <__aeabi_dcmplt>
 8006324:	b140      	cbz	r0, 8006338 <_dtoa_r+0x168>
 8006326:	4638      	mov	r0, r7
 8006328:	f7fa f91c 	bl	8000564 <__aeabi_i2d>
 800632c:	4622      	mov	r2, r4
 800632e:	462b      	mov	r3, r5
 8006330:	f7fa fbea 	bl	8000b08 <__aeabi_dcmpeq>
 8006334:	b900      	cbnz	r0, 8006338 <_dtoa_r+0x168>
 8006336:	3f01      	subs	r7, #1
 8006338:	2f16      	cmp	r7, #22
 800633a:	d851      	bhi.n	80063e0 <_dtoa_r+0x210>
 800633c:	4b5b      	ldr	r3, [pc, #364]	@ (80064ac <_dtoa_r+0x2dc>)
 800633e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006346:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800634a:	f7fa fbe7 	bl	8000b1c <__aeabi_dcmplt>
 800634e:	2800      	cmp	r0, #0
 8006350:	d048      	beq.n	80063e4 <_dtoa_r+0x214>
 8006352:	3f01      	subs	r7, #1
 8006354:	2300      	movs	r3, #0
 8006356:	9312      	str	r3, [sp, #72]	@ 0x48
 8006358:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800635a:	1b9b      	subs	r3, r3, r6
 800635c:	1e5a      	subs	r2, r3, #1
 800635e:	bf44      	itt	mi
 8006360:	f1c3 0801 	rsbmi	r8, r3, #1
 8006364:	2300      	movmi	r3, #0
 8006366:	9208      	str	r2, [sp, #32]
 8006368:	bf54      	ite	pl
 800636a:	f04f 0800 	movpl.w	r8, #0
 800636e:	9308      	strmi	r3, [sp, #32]
 8006370:	2f00      	cmp	r7, #0
 8006372:	db39      	blt.n	80063e8 <_dtoa_r+0x218>
 8006374:	9b08      	ldr	r3, [sp, #32]
 8006376:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006378:	443b      	add	r3, r7
 800637a:	9308      	str	r3, [sp, #32]
 800637c:	2300      	movs	r3, #0
 800637e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006380:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006382:	2b09      	cmp	r3, #9
 8006384:	d864      	bhi.n	8006450 <_dtoa_r+0x280>
 8006386:	2b05      	cmp	r3, #5
 8006388:	bfc4      	itt	gt
 800638a:	3b04      	subgt	r3, #4
 800638c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800638e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006390:	f1a3 0302 	sub.w	r3, r3, #2
 8006394:	bfcc      	ite	gt
 8006396:	2400      	movgt	r4, #0
 8006398:	2401      	movle	r4, #1
 800639a:	2b03      	cmp	r3, #3
 800639c:	d863      	bhi.n	8006466 <_dtoa_r+0x296>
 800639e:	e8df f003 	tbb	[pc, r3]
 80063a2:	372a      	.short	0x372a
 80063a4:	5535      	.short	0x5535
 80063a6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80063aa:	441e      	add	r6, r3
 80063ac:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80063b0:	2b20      	cmp	r3, #32
 80063b2:	bfc1      	itttt	gt
 80063b4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80063b8:	409f      	lslgt	r7, r3
 80063ba:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80063be:	fa24 f303 	lsrgt.w	r3, r4, r3
 80063c2:	bfd6      	itet	le
 80063c4:	f1c3 0320 	rsble	r3, r3, #32
 80063c8:	ea47 0003 	orrgt.w	r0, r7, r3
 80063cc:	fa04 f003 	lslle.w	r0, r4, r3
 80063d0:	f7fa f8b8 	bl	8000544 <__aeabi_ui2d>
 80063d4:	2201      	movs	r2, #1
 80063d6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80063da:	3e01      	subs	r6, #1
 80063dc:	9214      	str	r2, [sp, #80]	@ 0x50
 80063de:	e777      	b.n	80062d0 <_dtoa_r+0x100>
 80063e0:	2301      	movs	r3, #1
 80063e2:	e7b8      	b.n	8006356 <_dtoa_r+0x186>
 80063e4:	9012      	str	r0, [sp, #72]	@ 0x48
 80063e6:	e7b7      	b.n	8006358 <_dtoa_r+0x188>
 80063e8:	427b      	negs	r3, r7
 80063ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80063ec:	2300      	movs	r3, #0
 80063ee:	eba8 0807 	sub.w	r8, r8, r7
 80063f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80063f4:	e7c4      	b.n	8006380 <_dtoa_r+0x1b0>
 80063f6:	2300      	movs	r3, #0
 80063f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80063fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	dc35      	bgt.n	800646c <_dtoa_r+0x29c>
 8006400:	2301      	movs	r3, #1
 8006402:	9300      	str	r3, [sp, #0]
 8006404:	9307      	str	r3, [sp, #28]
 8006406:	461a      	mov	r2, r3
 8006408:	920e      	str	r2, [sp, #56]	@ 0x38
 800640a:	e00b      	b.n	8006424 <_dtoa_r+0x254>
 800640c:	2301      	movs	r3, #1
 800640e:	e7f3      	b.n	80063f8 <_dtoa_r+0x228>
 8006410:	2300      	movs	r3, #0
 8006412:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006414:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006416:	18fb      	adds	r3, r7, r3
 8006418:	9300      	str	r3, [sp, #0]
 800641a:	3301      	adds	r3, #1
 800641c:	2b01      	cmp	r3, #1
 800641e:	9307      	str	r3, [sp, #28]
 8006420:	bfb8      	it	lt
 8006422:	2301      	movlt	r3, #1
 8006424:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006428:	2100      	movs	r1, #0
 800642a:	2204      	movs	r2, #4
 800642c:	f102 0514 	add.w	r5, r2, #20
 8006430:	429d      	cmp	r5, r3
 8006432:	d91f      	bls.n	8006474 <_dtoa_r+0x2a4>
 8006434:	6041      	str	r1, [r0, #4]
 8006436:	4658      	mov	r0, fp
 8006438:	f000 fd8e 	bl	8006f58 <_Balloc>
 800643c:	4682      	mov	sl, r0
 800643e:	2800      	cmp	r0, #0
 8006440:	d13c      	bne.n	80064bc <_dtoa_r+0x2ec>
 8006442:	4b1b      	ldr	r3, [pc, #108]	@ (80064b0 <_dtoa_r+0x2e0>)
 8006444:	4602      	mov	r2, r0
 8006446:	f240 11af 	movw	r1, #431	@ 0x1af
 800644a:	e6d8      	b.n	80061fe <_dtoa_r+0x2e>
 800644c:	2301      	movs	r3, #1
 800644e:	e7e0      	b.n	8006412 <_dtoa_r+0x242>
 8006450:	2401      	movs	r4, #1
 8006452:	2300      	movs	r3, #0
 8006454:	9309      	str	r3, [sp, #36]	@ 0x24
 8006456:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006458:	f04f 33ff 	mov.w	r3, #4294967295
 800645c:	9300      	str	r3, [sp, #0]
 800645e:	9307      	str	r3, [sp, #28]
 8006460:	2200      	movs	r2, #0
 8006462:	2312      	movs	r3, #18
 8006464:	e7d0      	b.n	8006408 <_dtoa_r+0x238>
 8006466:	2301      	movs	r3, #1
 8006468:	930b      	str	r3, [sp, #44]	@ 0x2c
 800646a:	e7f5      	b.n	8006458 <_dtoa_r+0x288>
 800646c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800646e:	9300      	str	r3, [sp, #0]
 8006470:	9307      	str	r3, [sp, #28]
 8006472:	e7d7      	b.n	8006424 <_dtoa_r+0x254>
 8006474:	3101      	adds	r1, #1
 8006476:	0052      	lsls	r2, r2, #1
 8006478:	e7d8      	b.n	800642c <_dtoa_r+0x25c>
 800647a:	bf00      	nop
 800647c:	f3af 8000 	nop.w
 8006480:	636f4361 	.word	0x636f4361
 8006484:	3fd287a7 	.word	0x3fd287a7
 8006488:	8b60c8b3 	.word	0x8b60c8b3
 800648c:	3fc68a28 	.word	0x3fc68a28
 8006490:	509f79fb 	.word	0x509f79fb
 8006494:	3fd34413 	.word	0x3fd34413
 8006498:	08007f15 	.word	0x08007f15
 800649c:	08007f2c 	.word	0x08007f2c
 80064a0:	7ff00000 	.word	0x7ff00000
 80064a4:	08007ee5 	.word	0x08007ee5
 80064a8:	3ff80000 	.word	0x3ff80000
 80064ac:	08008028 	.word	0x08008028
 80064b0:	08007f84 	.word	0x08007f84
 80064b4:	08007f11 	.word	0x08007f11
 80064b8:	08007ee4 	.word	0x08007ee4
 80064bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80064c0:	6018      	str	r0, [r3, #0]
 80064c2:	9b07      	ldr	r3, [sp, #28]
 80064c4:	2b0e      	cmp	r3, #14
 80064c6:	f200 80a4 	bhi.w	8006612 <_dtoa_r+0x442>
 80064ca:	2c00      	cmp	r4, #0
 80064cc:	f000 80a1 	beq.w	8006612 <_dtoa_r+0x442>
 80064d0:	2f00      	cmp	r7, #0
 80064d2:	dd33      	ble.n	800653c <_dtoa_r+0x36c>
 80064d4:	4bad      	ldr	r3, [pc, #692]	@ (800678c <_dtoa_r+0x5bc>)
 80064d6:	f007 020f 	and.w	r2, r7, #15
 80064da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064de:	ed93 7b00 	vldr	d7, [r3]
 80064e2:	05f8      	lsls	r0, r7, #23
 80064e4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80064e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80064ec:	d516      	bpl.n	800651c <_dtoa_r+0x34c>
 80064ee:	4ba8      	ldr	r3, [pc, #672]	@ (8006790 <_dtoa_r+0x5c0>)
 80064f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80064f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80064f8:	f7fa f9c8 	bl	800088c <__aeabi_ddiv>
 80064fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006500:	f004 040f 	and.w	r4, r4, #15
 8006504:	2603      	movs	r6, #3
 8006506:	4da2      	ldr	r5, [pc, #648]	@ (8006790 <_dtoa_r+0x5c0>)
 8006508:	b954      	cbnz	r4, 8006520 <_dtoa_r+0x350>
 800650a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800650e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006512:	f7fa f9bb 	bl	800088c <__aeabi_ddiv>
 8006516:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800651a:	e028      	b.n	800656e <_dtoa_r+0x39e>
 800651c:	2602      	movs	r6, #2
 800651e:	e7f2      	b.n	8006506 <_dtoa_r+0x336>
 8006520:	07e1      	lsls	r1, r4, #31
 8006522:	d508      	bpl.n	8006536 <_dtoa_r+0x366>
 8006524:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006528:	e9d5 2300 	ldrd	r2, r3, [r5]
 800652c:	f7fa f884 	bl	8000638 <__aeabi_dmul>
 8006530:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006534:	3601      	adds	r6, #1
 8006536:	1064      	asrs	r4, r4, #1
 8006538:	3508      	adds	r5, #8
 800653a:	e7e5      	b.n	8006508 <_dtoa_r+0x338>
 800653c:	f000 80d2 	beq.w	80066e4 <_dtoa_r+0x514>
 8006540:	427c      	negs	r4, r7
 8006542:	4b92      	ldr	r3, [pc, #584]	@ (800678c <_dtoa_r+0x5bc>)
 8006544:	4d92      	ldr	r5, [pc, #584]	@ (8006790 <_dtoa_r+0x5c0>)
 8006546:	f004 020f 	and.w	r2, r4, #15
 800654a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800654e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006552:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006556:	f7fa f86f 	bl	8000638 <__aeabi_dmul>
 800655a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800655e:	1124      	asrs	r4, r4, #4
 8006560:	2300      	movs	r3, #0
 8006562:	2602      	movs	r6, #2
 8006564:	2c00      	cmp	r4, #0
 8006566:	f040 80b2 	bne.w	80066ce <_dtoa_r+0x4fe>
 800656a:	2b00      	cmp	r3, #0
 800656c:	d1d3      	bne.n	8006516 <_dtoa_r+0x346>
 800656e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006570:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006574:	2b00      	cmp	r3, #0
 8006576:	f000 80b7 	beq.w	80066e8 <_dtoa_r+0x518>
 800657a:	4b86      	ldr	r3, [pc, #536]	@ (8006794 <_dtoa_r+0x5c4>)
 800657c:	2200      	movs	r2, #0
 800657e:	4620      	mov	r0, r4
 8006580:	4629      	mov	r1, r5
 8006582:	f7fa facb 	bl	8000b1c <__aeabi_dcmplt>
 8006586:	2800      	cmp	r0, #0
 8006588:	f000 80ae 	beq.w	80066e8 <_dtoa_r+0x518>
 800658c:	9b07      	ldr	r3, [sp, #28]
 800658e:	2b00      	cmp	r3, #0
 8006590:	f000 80aa 	beq.w	80066e8 <_dtoa_r+0x518>
 8006594:	9b00      	ldr	r3, [sp, #0]
 8006596:	2b00      	cmp	r3, #0
 8006598:	dd37      	ble.n	800660a <_dtoa_r+0x43a>
 800659a:	1e7b      	subs	r3, r7, #1
 800659c:	9304      	str	r3, [sp, #16]
 800659e:	4620      	mov	r0, r4
 80065a0:	4b7d      	ldr	r3, [pc, #500]	@ (8006798 <_dtoa_r+0x5c8>)
 80065a2:	2200      	movs	r2, #0
 80065a4:	4629      	mov	r1, r5
 80065a6:	f7fa f847 	bl	8000638 <__aeabi_dmul>
 80065aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065ae:	9c00      	ldr	r4, [sp, #0]
 80065b0:	3601      	adds	r6, #1
 80065b2:	4630      	mov	r0, r6
 80065b4:	f7f9 ffd6 	bl	8000564 <__aeabi_i2d>
 80065b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80065bc:	f7fa f83c 	bl	8000638 <__aeabi_dmul>
 80065c0:	4b76      	ldr	r3, [pc, #472]	@ (800679c <_dtoa_r+0x5cc>)
 80065c2:	2200      	movs	r2, #0
 80065c4:	f7f9 fe82 	bl	80002cc <__adddf3>
 80065c8:	4605      	mov	r5, r0
 80065ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80065ce:	2c00      	cmp	r4, #0
 80065d0:	f040 808d 	bne.w	80066ee <_dtoa_r+0x51e>
 80065d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065d8:	4b71      	ldr	r3, [pc, #452]	@ (80067a0 <_dtoa_r+0x5d0>)
 80065da:	2200      	movs	r2, #0
 80065dc:	f7f9 fe74 	bl	80002c8 <__aeabi_dsub>
 80065e0:	4602      	mov	r2, r0
 80065e2:	460b      	mov	r3, r1
 80065e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80065e8:	462a      	mov	r2, r5
 80065ea:	4633      	mov	r3, r6
 80065ec:	f7fa fab4 	bl	8000b58 <__aeabi_dcmpgt>
 80065f0:	2800      	cmp	r0, #0
 80065f2:	f040 828b 	bne.w	8006b0c <_dtoa_r+0x93c>
 80065f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065fa:	462a      	mov	r2, r5
 80065fc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006600:	f7fa fa8c 	bl	8000b1c <__aeabi_dcmplt>
 8006604:	2800      	cmp	r0, #0
 8006606:	f040 8128 	bne.w	800685a <_dtoa_r+0x68a>
 800660a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800660e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006612:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006614:	2b00      	cmp	r3, #0
 8006616:	f2c0 815a 	blt.w	80068ce <_dtoa_r+0x6fe>
 800661a:	2f0e      	cmp	r7, #14
 800661c:	f300 8157 	bgt.w	80068ce <_dtoa_r+0x6fe>
 8006620:	4b5a      	ldr	r3, [pc, #360]	@ (800678c <_dtoa_r+0x5bc>)
 8006622:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006626:	ed93 7b00 	vldr	d7, [r3]
 800662a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800662c:	2b00      	cmp	r3, #0
 800662e:	ed8d 7b00 	vstr	d7, [sp]
 8006632:	da03      	bge.n	800663c <_dtoa_r+0x46c>
 8006634:	9b07      	ldr	r3, [sp, #28]
 8006636:	2b00      	cmp	r3, #0
 8006638:	f340 8101 	ble.w	800683e <_dtoa_r+0x66e>
 800663c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006640:	4656      	mov	r6, sl
 8006642:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006646:	4620      	mov	r0, r4
 8006648:	4629      	mov	r1, r5
 800664a:	f7fa f91f 	bl	800088c <__aeabi_ddiv>
 800664e:	f7fa faa3 	bl	8000b98 <__aeabi_d2iz>
 8006652:	4680      	mov	r8, r0
 8006654:	f7f9 ff86 	bl	8000564 <__aeabi_i2d>
 8006658:	e9dd 2300 	ldrd	r2, r3, [sp]
 800665c:	f7f9 ffec 	bl	8000638 <__aeabi_dmul>
 8006660:	4602      	mov	r2, r0
 8006662:	460b      	mov	r3, r1
 8006664:	4620      	mov	r0, r4
 8006666:	4629      	mov	r1, r5
 8006668:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800666c:	f7f9 fe2c 	bl	80002c8 <__aeabi_dsub>
 8006670:	f806 4b01 	strb.w	r4, [r6], #1
 8006674:	9d07      	ldr	r5, [sp, #28]
 8006676:	eba6 040a 	sub.w	r4, r6, sl
 800667a:	42a5      	cmp	r5, r4
 800667c:	4602      	mov	r2, r0
 800667e:	460b      	mov	r3, r1
 8006680:	f040 8117 	bne.w	80068b2 <_dtoa_r+0x6e2>
 8006684:	f7f9 fe22 	bl	80002cc <__adddf3>
 8006688:	e9dd 2300 	ldrd	r2, r3, [sp]
 800668c:	4604      	mov	r4, r0
 800668e:	460d      	mov	r5, r1
 8006690:	f7fa fa62 	bl	8000b58 <__aeabi_dcmpgt>
 8006694:	2800      	cmp	r0, #0
 8006696:	f040 80f9 	bne.w	800688c <_dtoa_r+0x6bc>
 800669a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800669e:	4620      	mov	r0, r4
 80066a0:	4629      	mov	r1, r5
 80066a2:	f7fa fa31 	bl	8000b08 <__aeabi_dcmpeq>
 80066a6:	b118      	cbz	r0, 80066b0 <_dtoa_r+0x4e0>
 80066a8:	f018 0f01 	tst.w	r8, #1
 80066ac:	f040 80ee 	bne.w	800688c <_dtoa_r+0x6bc>
 80066b0:	4649      	mov	r1, r9
 80066b2:	4658      	mov	r0, fp
 80066b4:	f000 fc90 	bl	8006fd8 <_Bfree>
 80066b8:	2300      	movs	r3, #0
 80066ba:	7033      	strb	r3, [r6, #0]
 80066bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80066be:	3701      	adds	r7, #1
 80066c0:	601f      	str	r7, [r3, #0]
 80066c2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	f000 831d 	beq.w	8006d04 <_dtoa_r+0xb34>
 80066ca:	601e      	str	r6, [r3, #0]
 80066cc:	e31a      	b.n	8006d04 <_dtoa_r+0xb34>
 80066ce:	07e2      	lsls	r2, r4, #31
 80066d0:	d505      	bpl.n	80066de <_dtoa_r+0x50e>
 80066d2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80066d6:	f7f9 ffaf 	bl	8000638 <__aeabi_dmul>
 80066da:	3601      	adds	r6, #1
 80066dc:	2301      	movs	r3, #1
 80066de:	1064      	asrs	r4, r4, #1
 80066e0:	3508      	adds	r5, #8
 80066e2:	e73f      	b.n	8006564 <_dtoa_r+0x394>
 80066e4:	2602      	movs	r6, #2
 80066e6:	e742      	b.n	800656e <_dtoa_r+0x39e>
 80066e8:	9c07      	ldr	r4, [sp, #28]
 80066ea:	9704      	str	r7, [sp, #16]
 80066ec:	e761      	b.n	80065b2 <_dtoa_r+0x3e2>
 80066ee:	4b27      	ldr	r3, [pc, #156]	@ (800678c <_dtoa_r+0x5bc>)
 80066f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80066f2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80066f6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80066fa:	4454      	add	r4, sl
 80066fc:	2900      	cmp	r1, #0
 80066fe:	d053      	beq.n	80067a8 <_dtoa_r+0x5d8>
 8006700:	4928      	ldr	r1, [pc, #160]	@ (80067a4 <_dtoa_r+0x5d4>)
 8006702:	2000      	movs	r0, #0
 8006704:	f7fa f8c2 	bl	800088c <__aeabi_ddiv>
 8006708:	4633      	mov	r3, r6
 800670a:	462a      	mov	r2, r5
 800670c:	f7f9 fddc 	bl	80002c8 <__aeabi_dsub>
 8006710:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006714:	4656      	mov	r6, sl
 8006716:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800671a:	f7fa fa3d 	bl	8000b98 <__aeabi_d2iz>
 800671e:	4605      	mov	r5, r0
 8006720:	f7f9 ff20 	bl	8000564 <__aeabi_i2d>
 8006724:	4602      	mov	r2, r0
 8006726:	460b      	mov	r3, r1
 8006728:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800672c:	f7f9 fdcc 	bl	80002c8 <__aeabi_dsub>
 8006730:	3530      	adds	r5, #48	@ 0x30
 8006732:	4602      	mov	r2, r0
 8006734:	460b      	mov	r3, r1
 8006736:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800673a:	f806 5b01 	strb.w	r5, [r6], #1
 800673e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006742:	f7fa f9eb 	bl	8000b1c <__aeabi_dcmplt>
 8006746:	2800      	cmp	r0, #0
 8006748:	d171      	bne.n	800682e <_dtoa_r+0x65e>
 800674a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800674e:	4911      	ldr	r1, [pc, #68]	@ (8006794 <_dtoa_r+0x5c4>)
 8006750:	2000      	movs	r0, #0
 8006752:	f7f9 fdb9 	bl	80002c8 <__aeabi_dsub>
 8006756:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800675a:	f7fa f9df 	bl	8000b1c <__aeabi_dcmplt>
 800675e:	2800      	cmp	r0, #0
 8006760:	f040 8095 	bne.w	800688e <_dtoa_r+0x6be>
 8006764:	42a6      	cmp	r6, r4
 8006766:	f43f af50 	beq.w	800660a <_dtoa_r+0x43a>
 800676a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800676e:	4b0a      	ldr	r3, [pc, #40]	@ (8006798 <_dtoa_r+0x5c8>)
 8006770:	2200      	movs	r2, #0
 8006772:	f7f9 ff61 	bl	8000638 <__aeabi_dmul>
 8006776:	4b08      	ldr	r3, [pc, #32]	@ (8006798 <_dtoa_r+0x5c8>)
 8006778:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800677c:	2200      	movs	r2, #0
 800677e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006782:	f7f9 ff59 	bl	8000638 <__aeabi_dmul>
 8006786:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800678a:	e7c4      	b.n	8006716 <_dtoa_r+0x546>
 800678c:	08008028 	.word	0x08008028
 8006790:	08008000 	.word	0x08008000
 8006794:	3ff00000 	.word	0x3ff00000
 8006798:	40240000 	.word	0x40240000
 800679c:	401c0000 	.word	0x401c0000
 80067a0:	40140000 	.word	0x40140000
 80067a4:	3fe00000 	.word	0x3fe00000
 80067a8:	4631      	mov	r1, r6
 80067aa:	4628      	mov	r0, r5
 80067ac:	f7f9 ff44 	bl	8000638 <__aeabi_dmul>
 80067b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80067b4:	9415      	str	r4, [sp, #84]	@ 0x54
 80067b6:	4656      	mov	r6, sl
 80067b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067bc:	f7fa f9ec 	bl	8000b98 <__aeabi_d2iz>
 80067c0:	4605      	mov	r5, r0
 80067c2:	f7f9 fecf 	bl	8000564 <__aeabi_i2d>
 80067c6:	4602      	mov	r2, r0
 80067c8:	460b      	mov	r3, r1
 80067ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067ce:	f7f9 fd7b 	bl	80002c8 <__aeabi_dsub>
 80067d2:	3530      	adds	r5, #48	@ 0x30
 80067d4:	f806 5b01 	strb.w	r5, [r6], #1
 80067d8:	4602      	mov	r2, r0
 80067da:	460b      	mov	r3, r1
 80067dc:	42a6      	cmp	r6, r4
 80067de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80067e2:	f04f 0200 	mov.w	r2, #0
 80067e6:	d124      	bne.n	8006832 <_dtoa_r+0x662>
 80067e8:	4bac      	ldr	r3, [pc, #688]	@ (8006a9c <_dtoa_r+0x8cc>)
 80067ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80067ee:	f7f9 fd6d 	bl	80002cc <__adddf3>
 80067f2:	4602      	mov	r2, r0
 80067f4:	460b      	mov	r3, r1
 80067f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067fa:	f7fa f9ad 	bl	8000b58 <__aeabi_dcmpgt>
 80067fe:	2800      	cmp	r0, #0
 8006800:	d145      	bne.n	800688e <_dtoa_r+0x6be>
 8006802:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006806:	49a5      	ldr	r1, [pc, #660]	@ (8006a9c <_dtoa_r+0x8cc>)
 8006808:	2000      	movs	r0, #0
 800680a:	f7f9 fd5d 	bl	80002c8 <__aeabi_dsub>
 800680e:	4602      	mov	r2, r0
 8006810:	460b      	mov	r3, r1
 8006812:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006816:	f7fa f981 	bl	8000b1c <__aeabi_dcmplt>
 800681a:	2800      	cmp	r0, #0
 800681c:	f43f aef5 	beq.w	800660a <_dtoa_r+0x43a>
 8006820:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006822:	1e73      	subs	r3, r6, #1
 8006824:	9315      	str	r3, [sp, #84]	@ 0x54
 8006826:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800682a:	2b30      	cmp	r3, #48	@ 0x30
 800682c:	d0f8      	beq.n	8006820 <_dtoa_r+0x650>
 800682e:	9f04      	ldr	r7, [sp, #16]
 8006830:	e73e      	b.n	80066b0 <_dtoa_r+0x4e0>
 8006832:	4b9b      	ldr	r3, [pc, #620]	@ (8006aa0 <_dtoa_r+0x8d0>)
 8006834:	f7f9 ff00 	bl	8000638 <__aeabi_dmul>
 8006838:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800683c:	e7bc      	b.n	80067b8 <_dtoa_r+0x5e8>
 800683e:	d10c      	bne.n	800685a <_dtoa_r+0x68a>
 8006840:	4b98      	ldr	r3, [pc, #608]	@ (8006aa4 <_dtoa_r+0x8d4>)
 8006842:	2200      	movs	r2, #0
 8006844:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006848:	f7f9 fef6 	bl	8000638 <__aeabi_dmul>
 800684c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006850:	f7fa f978 	bl	8000b44 <__aeabi_dcmpge>
 8006854:	2800      	cmp	r0, #0
 8006856:	f000 8157 	beq.w	8006b08 <_dtoa_r+0x938>
 800685a:	2400      	movs	r4, #0
 800685c:	4625      	mov	r5, r4
 800685e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006860:	43db      	mvns	r3, r3
 8006862:	9304      	str	r3, [sp, #16]
 8006864:	4656      	mov	r6, sl
 8006866:	2700      	movs	r7, #0
 8006868:	4621      	mov	r1, r4
 800686a:	4658      	mov	r0, fp
 800686c:	f000 fbb4 	bl	8006fd8 <_Bfree>
 8006870:	2d00      	cmp	r5, #0
 8006872:	d0dc      	beq.n	800682e <_dtoa_r+0x65e>
 8006874:	b12f      	cbz	r7, 8006882 <_dtoa_r+0x6b2>
 8006876:	42af      	cmp	r7, r5
 8006878:	d003      	beq.n	8006882 <_dtoa_r+0x6b2>
 800687a:	4639      	mov	r1, r7
 800687c:	4658      	mov	r0, fp
 800687e:	f000 fbab 	bl	8006fd8 <_Bfree>
 8006882:	4629      	mov	r1, r5
 8006884:	4658      	mov	r0, fp
 8006886:	f000 fba7 	bl	8006fd8 <_Bfree>
 800688a:	e7d0      	b.n	800682e <_dtoa_r+0x65e>
 800688c:	9704      	str	r7, [sp, #16]
 800688e:	4633      	mov	r3, r6
 8006890:	461e      	mov	r6, r3
 8006892:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006896:	2a39      	cmp	r2, #57	@ 0x39
 8006898:	d107      	bne.n	80068aa <_dtoa_r+0x6da>
 800689a:	459a      	cmp	sl, r3
 800689c:	d1f8      	bne.n	8006890 <_dtoa_r+0x6c0>
 800689e:	9a04      	ldr	r2, [sp, #16]
 80068a0:	3201      	adds	r2, #1
 80068a2:	9204      	str	r2, [sp, #16]
 80068a4:	2230      	movs	r2, #48	@ 0x30
 80068a6:	f88a 2000 	strb.w	r2, [sl]
 80068aa:	781a      	ldrb	r2, [r3, #0]
 80068ac:	3201      	adds	r2, #1
 80068ae:	701a      	strb	r2, [r3, #0]
 80068b0:	e7bd      	b.n	800682e <_dtoa_r+0x65e>
 80068b2:	4b7b      	ldr	r3, [pc, #492]	@ (8006aa0 <_dtoa_r+0x8d0>)
 80068b4:	2200      	movs	r2, #0
 80068b6:	f7f9 febf 	bl	8000638 <__aeabi_dmul>
 80068ba:	2200      	movs	r2, #0
 80068bc:	2300      	movs	r3, #0
 80068be:	4604      	mov	r4, r0
 80068c0:	460d      	mov	r5, r1
 80068c2:	f7fa f921 	bl	8000b08 <__aeabi_dcmpeq>
 80068c6:	2800      	cmp	r0, #0
 80068c8:	f43f aebb 	beq.w	8006642 <_dtoa_r+0x472>
 80068cc:	e6f0      	b.n	80066b0 <_dtoa_r+0x4e0>
 80068ce:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80068d0:	2a00      	cmp	r2, #0
 80068d2:	f000 80db 	beq.w	8006a8c <_dtoa_r+0x8bc>
 80068d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80068d8:	2a01      	cmp	r2, #1
 80068da:	f300 80bf 	bgt.w	8006a5c <_dtoa_r+0x88c>
 80068de:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80068e0:	2a00      	cmp	r2, #0
 80068e2:	f000 80b7 	beq.w	8006a54 <_dtoa_r+0x884>
 80068e6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80068ea:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80068ec:	4646      	mov	r6, r8
 80068ee:	9a08      	ldr	r2, [sp, #32]
 80068f0:	2101      	movs	r1, #1
 80068f2:	441a      	add	r2, r3
 80068f4:	4658      	mov	r0, fp
 80068f6:	4498      	add	r8, r3
 80068f8:	9208      	str	r2, [sp, #32]
 80068fa:	f000 fc21 	bl	8007140 <__i2b>
 80068fe:	4605      	mov	r5, r0
 8006900:	b15e      	cbz	r6, 800691a <_dtoa_r+0x74a>
 8006902:	9b08      	ldr	r3, [sp, #32]
 8006904:	2b00      	cmp	r3, #0
 8006906:	dd08      	ble.n	800691a <_dtoa_r+0x74a>
 8006908:	42b3      	cmp	r3, r6
 800690a:	9a08      	ldr	r2, [sp, #32]
 800690c:	bfa8      	it	ge
 800690e:	4633      	movge	r3, r6
 8006910:	eba8 0803 	sub.w	r8, r8, r3
 8006914:	1af6      	subs	r6, r6, r3
 8006916:	1ad3      	subs	r3, r2, r3
 8006918:	9308      	str	r3, [sp, #32]
 800691a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800691c:	b1f3      	cbz	r3, 800695c <_dtoa_r+0x78c>
 800691e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006920:	2b00      	cmp	r3, #0
 8006922:	f000 80b7 	beq.w	8006a94 <_dtoa_r+0x8c4>
 8006926:	b18c      	cbz	r4, 800694c <_dtoa_r+0x77c>
 8006928:	4629      	mov	r1, r5
 800692a:	4622      	mov	r2, r4
 800692c:	4658      	mov	r0, fp
 800692e:	f000 fcc7 	bl	80072c0 <__pow5mult>
 8006932:	464a      	mov	r2, r9
 8006934:	4601      	mov	r1, r0
 8006936:	4605      	mov	r5, r0
 8006938:	4658      	mov	r0, fp
 800693a:	f000 fc17 	bl	800716c <__multiply>
 800693e:	4649      	mov	r1, r9
 8006940:	9004      	str	r0, [sp, #16]
 8006942:	4658      	mov	r0, fp
 8006944:	f000 fb48 	bl	8006fd8 <_Bfree>
 8006948:	9b04      	ldr	r3, [sp, #16]
 800694a:	4699      	mov	r9, r3
 800694c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800694e:	1b1a      	subs	r2, r3, r4
 8006950:	d004      	beq.n	800695c <_dtoa_r+0x78c>
 8006952:	4649      	mov	r1, r9
 8006954:	4658      	mov	r0, fp
 8006956:	f000 fcb3 	bl	80072c0 <__pow5mult>
 800695a:	4681      	mov	r9, r0
 800695c:	2101      	movs	r1, #1
 800695e:	4658      	mov	r0, fp
 8006960:	f000 fbee 	bl	8007140 <__i2b>
 8006964:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006966:	4604      	mov	r4, r0
 8006968:	2b00      	cmp	r3, #0
 800696a:	f000 81cf 	beq.w	8006d0c <_dtoa_r+0xb3c>
 800696e:	461a      	mov	r2, r3
 8006970:	4601      	mov	r1, r0
 8006972:	4658      	mov	r0, fp
 8006974:	f000 fca4 	bl	80072c0 <__pow5mult>
 8006978:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800697a:	2b01      	cmp	r3, #1
 800697c:	4604      	mov	r4, r0
 800697e:	f300 8095 	bgt.w	8006aac <_dtoa_r+0x8dc>
 8006982:	9b02      	ldr	r3, [sp, #8]
 8006984:	2b00      	cmp	r3, #0
 8006986:	f040 8087 	bne.w	8006a98 <_dtoa_r+0x8c8>
 800698a:	9b03      	ldr	r3, [sp, #12]
 800698c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006990:	2b00      	cmp	r3, #0
 8006992:	f040 8089 	bne.w	8006aa8 <_dtoa_r+0x8d8>
 8006996:	9b03      	ldr	r3, [sp, #12]
 8006998:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800699c:	0d1b      	lsrs	r3, r3, #20
 800699e:	051b      	lsls	r3, r3, #20
 80069a0:	b12b      	cbz	r3, 80069ae <_dtoa_r+0x7de>
 80069a2:	9b08      	ldr	r3, [sp, #32]
 80069a4:	3301      	adds	r3, #1
 80069a6:	9308      	str	r3, [sp, #32]
 80069a8:	f108 0801 	add.w	r8, r8, #1
 80069ac:	2301      	movs	r3, #1
 80069ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80069b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	f000 81b0 	beq.w	8006d18 <_dtoa_r+0xb48>
 80069b8:	6923      	ldr	r3, [r4, #16]
 80069ba:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80069be:	6918      	ldr	r0, [r3, #16]
 80069c0:	f000 fb72 	bl	80070a8 <__hi0bits>
 80069c4:	f1c0 0020 	rsb	r0, r0, #32
 80069c8:	9b08      	ldr	r3, [sp, #32]
 80069ca:	4418      	add	r0, r3
 80069cc:	f010 001f 	ands.w	r0, r0, #31
 80069d0:	d077      	beq.n	8006ac2 <_dtoa_r+0x8f2>
 80069d2:	f1c0 0320 	rsb	r3, r0, #32
 80069d6:	2b04      	cmp	r3, #4
 80069d8:	dd6b      	ble.n	8006ab2 <_dtoa_r+0x8e2>
 80069da:	9b08      	ldr	r3, [sp, #32]
 80069dc:	f1c0 001c 	rsb	r0, r0, #28
 80069e0:	4403      	add	r3, r0
 80069e2:	4480      	add	r8, r0
 80069e4:	4406      	add	r6, r0
 80069e6:	9308      	str	r3, [sp, #32]
 80069e8:	f1b8 0f00 	cmp.w	r8, #0
 80069ec:	dd05      	ble.n	80069fa <_dtoa_r+0x82a>
 80069ee:	4649      	mov	r1, r9
 80069f0:	4642      	mov	r2, r8
 80069f2:	4658      	mov	r0, fp
 80069f4:	f000 fcbe 	bl	8007374 <__lshift>
 80069f8:	4681      	mov	r9, r0
 80069fa:	9b08      	ldr	r3, [sp, #32]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	dd05      	ble.n	8006a0c <_dtoa_r+0x83c>
 8006a00:	4621      	mov	r1, r4
 8006a02:	461a      	mov	r2, r3
 8006a04:	4658      	mov	r0, fp
 8006a06:	f000 fcb5 	bl	8007374 <__lshift>
 8006a0a:	4604      	mov	r4, r0
 8006a0c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d059      	beq.n	8006ac6 <_dtoa_r+0x8f6>
 8006a12:	4621      	mov	r1, r4
 8006a14:	4648      	mov	r0, r9
 8006a16:	f000 fd19 	bl	800744c <__mcmp>
 8006a1a:	2800      	cmp	r0, #0
 8006a1c:	da53      	bge.n	8006ac6 <_dtoa_r+0x8f6>
 8006a1e:	1e7b      	subs	r3, r7, #1
 8006a20:	9304      	str	r3, [sp, #16]
 8006a22:	4649      	mov	r1, r9
 8006a24:	2300      	movs	r3, #0
 8006a26:	220a      	movs	r2, #10
 8006a28:	4658      	mov	r0, fp
 8006a2a:	f000 faf7 	bl	800701c <__multadd>
 8006a2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a30:	4681      	mov	r9, r0
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	f000 8172 	beq.w	8006d1c <_dtoa_r+0xb4c>
 8006a38:	2300      	movs	r3, #0
 8006a3a:	4629      	mov	r1, r5
 8006a3c:	220a      	movs	r2, #10
 8006a3e:	4658      	mov	r0, fp
 8006a40:	f000 faec 	bl	800701c <__multadd>
 8006a44:	9b00      	ldr	r3, [sp, #0]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	4605      	mov	r5, r0
 8006a4a:	dc67      	bgt.n	8006b1c <_dtoa_r+0x94c>
 8006a4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a4e:	2b02      	cmp	r3, #2
 8006a50:	dc41      	bgt.n	8006ad6 <_dtoa_r+0x906>
 8006a52:	e063      	b.n	8006b1c <_dtoa_r+0x94c>
 8006a54:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006a56:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006a5a:	e746      	b.n	80068ea <_dtoa_r+0x71a>
 8006a5c:	9b07      	ldr	r3, [sp, #28]
 8006a5e:	1e5c      	subs	r4, r3, #1
 8006a60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a62:	42a3      	cmp	r3, r4
 8006a64:	bfbf      	itttt	lt
 8006a66:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006a68:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006a6a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006a6c:	1ae3      	sublt	r3, r4, r3
 8006a6e:	bfb4      	ite	lt
 8006a70:	18d2      	addlt	r2, r2, r3
 8006a72:	1b1c      	subge	r4, r3, r4
 8006a74:	9b07      	ldr	r3, [sp, #28]
 8006a76:	bfbc      	itt	lt
 8006a78:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006a7a:	2400      	movlt	r4, #0
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	bfb5      	itete	lt
 8006a80:	eba8 0603 	sublt.w	r6, r8, r3
 8006a84:	9b07      	ldrge	r3, [sp, #28]
 8006a86:	2300      	movlt	r3, #0
 8006a88:	4646      	movge	r6, r8
 8006a8a:	e730      	b.n	80068ee <_dtoa_r+0x71e>
 8006a8c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006a8e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006a90:	4646      	mov	r6, r8
 8006a92:	e735      	b.n	8006900 <_dtoa_r+0x730>
 8006a94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006a96:	e75c      	b.n	8006952 <_dtoa_r+0x782>
 8006a98:	2300      	movs	r3, #0
 8006a9a:	e788      	b.n	80069ae <_dtoa_r+0x7de>
 8006a9c:	3fe00000 	.word	0x3fe00000
 8006aa0:	40240000 	.word	0x40240000
 8006aa4:	40140000 	.word	0x40140000
 8006aa8:	9b02      	ldr	r3, [sp, #8]
 8006aaa:	e780      	b.n	80069ae <_dtoa_r+0x7de>
 8006aac:	2300      	movs	r3, #0
 8006aae:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ab0:	e782      	b.n	80069b8 <_dtoa_r+0x7e8>
 8006ab2:	d099      	beq.n	80069e8 <_dtoa_r+0x818>
 8006ab4:	9a08      	ldr	r2, [sp, #32]
 8006ab6:	331c      	adds	r3, #28
 8006ab8:	441a      	add	r2, r3
 8006aba:	4498      	add	r8, r3
 8006abc:	441e      	add	r6, r3
 8006abe:	9208      	str	r2, [sp, #32]
 8006ac0:	e792      	b.n	80069e8 <_dtoa_r+0x818>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	e7f6      	b.n	8006ab4 <_dtoa_r+0x8e4>
 8006ac6:	9b07      	ldr	r3, [sp, #28]
 8006ac8:	9704      	str	r7, [sp, #16]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	dc20      	bgt.n	8006b10 <_dtoa_r+0x940>
 8006ace:	9300      	str	r3, [sp, #0]
 8006ad0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ad2:	2b02      	cmp	r3, #2
 8006ad4:	dd1e      	ble.n	8006b14 <_dtoa_r+0x944>
 8006ad6:	9b00      	ldr	r3, [sp, #0]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	f47f aec0 	bne.w	800685e <_dtoa_r+0x68e>
 8006ade:	4621      	mov	r1, r4
 8006ae0:	2205      	movs	r2, #5
 8006ae2:	4658      	mov	r0, fp
 8006ae4:	f000 fa9a 	bl	800701c <__multadd>
 8006ae8:	4601      	mov	r1, r0
 8006aea:	4604      	mov	r4, r0
 8006aec:	4648      	mov	r0, r9
 8006aee:	f000 fcad 	bl	800744c <__mcmp>
 8006af2:	2800      	cmp	r0, #0
 8006af4:	f77f aeb3 	ble.w	800685e <_dtoa_r+0x68e>
 8006af8:	4656      	mov	r6, sl
 8006afa:	2331      	movs	r3, #49	@ 0x31
 8006afc:	f806 3b01 	strb.w	r3, [r6], #1
 8006b00:	9b04      	ldr	r3, [sp, #16]
 8006b02:	3301      	adds	r3, #1
 8006b04:	9304      	str	r3, [sp, #16]
 8006b06:	e6ae      	b.n	8006866 <_dtoa_r+0x696>
 8006b08:	9c07      	ldr	r4, [sp, #28]
 8006b0a:	9704      	str	r7, [sp, #16]
 8006b0c:	4625      	mov	r5, r4
 8006b0e:	e7f3      	b.n	8006af8 <_dtoa_r+0x928>
 8006b10:	9b07      	ldr	r3, [sp, #28]
 8006b12:	9300      	str	r3, [sp, #0]
 8006b14:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	f000 8104 	beq.w	8006d24 <_dtoa_r+0xb54>
 8006b1c:	2e00      	cmp	r6, #0
 8006b1e:	dd05      	ble.n	8006b2c <_dtoa_r+0x95c>
 8006b20:	4629      	mov	r1, r5
 8006b22:	4632      	mov	r2, r6
 8006b24:	4658      	mov	r0, fp
 8006b26:	f000 fc25 	bl	8007374 <__lshift>
 8006b2a:	4605      	mov	r5, r0
 8006b2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d05a      	beq.n	8006be8 <_dtoa_r+0xa18>
 8006b32:	6869      	ldr	r1, [r5, #4]
 8006b34:	4658      	mov	r0, fp
 8006b36:	f000 fa0f 	bl	8006f58 <_Balloc>
 8006b3a:	4606      	mov	r6, r0
 8006b3c:	b928      	cbnz	r0, 8006b4a <_dtoa_r+0x97a>
 8006b3e:	4b84      	ldr	r3, [pc, #528]	@ (8006d50 <_dtoa_r+0xb80>)
 8006b40:	4602      	mov	r2, r0
 8006b42:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006b46:	f7ff bb5a 	b.w	80061fe <_dtoa_r+0x2e>
 8006b4a:	692a      	ldr	r2, [r5, #16]
 8006b4c:	3202      	adds	r2, #2
 8006b4e:	0092      	lsls	r2, r2, #2
 8006b50:	f105 010c 	add.w	r1, r5, #12
 8006b54:	300c      	adds	r0, #12
 8006b56:	f001 f897 	bl	8007c88 <memcpy>
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	4631      	mov	r1, r6
 8006b5e:	4658      	mov	r0, fp
 8006b60:	f000 fc08 	bl	8007374 <__lshift>
 8006b64:	f10a 0301 	add.w	r3, sl, #1
 8006b68:	9307      	str	r3, [sp, #28]
 8006b6a:	9b00      	ldr	r3, [sp, #0]
 8006b6c:	4453      	add	r3, sl
 8006b6e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b70:	9b02      	ldr	r3, [sp, #8]
 8006b72:	f003 0301 	and.w	r3, r3, #1
 8006b76:	462f      	mov	r7, r5
 8006b78:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b7a:	4605      	mov	r5, r0
 8006b7c:	9b07      	ldr	r3, [sp, #28]
 8006b7e:	4621      	mov	r1, r4
 8006b80:	3b01      	subs	r3, #1
 8006b82:	4648      	mov	r0, r9
 8006b84:	9300      	str	r3, [sp, #0]
 8006b86:	f7ff fa9a 	bl	80060be <quorem>
 8006b8a:	4639      	mov	r1, r7
 8006b8c:	9002      	str	r0, [sp, #8]
 8006b8e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006b92:	4648      	mov	r0, r9
 8006b94:	f000 fc5a 	bl	800744c <__mcmp>
 8006b98:	462a      	mov	r2, r5
 8006b9a:	9008      	str	r0, [sp, #32]
 8006b9c:	4621      	mov	r1, r4
 8006b9e:	4658      	mov	r0, fp
 8006ba0:	f000 fc70 	bl	8007484 <__mdiff>
 8006ba4:	68c2      	ldr	r2, [r0, #12]
 8006ba6:	4606      	mov	r6, r0
 8006ba8:	bb02      	cbnz	r2, 8006bec <_dtoa_r+0xa1c>
 8006baa:	4601      	mov	r1, r0
 8006bac:	4648      	mov	r0, r9
 8006bae:	f000 fc4d 	bl	800744c <__mcmp>
 8006bb2:	4602      	mov	r2, r0
 8006bb4:	4631      	mov	r1, r6
 8006bb6:	4658      	mov	r0, fp
 8006bb8:	920e      	str	r2, [sp, #56]	@ 0x38
 8006bba:	f000 fa0d 	bl	8006fd8 <_Bfree>
 8006bbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bc0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006bc2:	9e07      	ldr	r6, [sp, #28]
 8006bc4:	ea43 0102 	orr.w	r1, r3, r2
 8006bc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bca:	4319      	orrs	r1, r3
 8006bcc:	d110      	bne.n	8006bf0 <_dtoa_r+0xa20>
 8006bce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006bd2:	d029      	beq.n	8006c28 <_dtoa_r+0xa58>
 8006bd4:	9b08      	ldr	r3, [sp, #32]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	dd02      	ble.n	8006be0 <_dtoa_r+0xa10>
 8006bda:	9b02      	ldr	r3, [sp, #8]
 8006bdc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006be0:	9b00      	ldr	r3, [sp, #0]
 8006be2:	f883 8000 	strb.w	r8, [r3]
 8006be6:	e63f      	b.n	8006868 <_dtoa_r+0x698>
 8006be8:	4628      	mov	r0, r5
 8006bea:	e7bb      	b.n	8006b64 <_dtoa_r+0x994>
 8006bec:	2201      	movs	r2, #1
 8006bee:	e7e1      	b.n	8006bb4 <_dtoa_r+0x9e4>
 8006bf0:	9b08      	ldr	r3, [sp, #32]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	db04      	blt.n	8006c00 <_dtoa_r+0xa30>
 8006bf6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006bf8:	430b      	orrs	r3, r1
 8006bfa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006bfc:	430b      	orrs	r3, r1
 8006bfe:	d120      	bne.n	8006c42 <_dtoa_r+0xa72>
 8006c00:	2a00      	cmp	r2, #0
 8006c02:	dded      	ble.n	8006be0 <_dtoa_r+0xa10>
 8006c04:	4649      	mov	r1, r9
 8006c06:	2201      	movs	r2, #1
 8006c08:	4658      	mov	r0, fp
 8006c0a:	f000 fbb3 	bl	8007374 <__lshift>
 8006c0e:	4621      	mov	r1, r4
 8006c10:	4681      	mov	r9, r0
 8006c12:	f000 fc1b 	bl	800744c <__mcmp>
 8006c16:	2800      	cmp	r0, #0
 8006c18:	dc03      	bgt.n	8006c22 <_dtoa_r+0xa52>
 8006c1a:	d1e1      	bne.n	8006be0 <_dtoa_r+0xa10>
 8006c1c:	f018 0f01 	tst.w	r8, #1
 8006c20:	d0de      	beq.n	8006be0 <_dtoa_r+0xa10>
 8006c22:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006c26:	d1d8      	bne.n	8006bda <_dtoa_r+0xa0a>
 8006c28:	9a00      	ldr	r2, [sp, #0]
 8006c2a:	2339      	movs	r3, #57	@ 0x39
 8006c2c:	7013      	strb	r3, [r2, #0]
 8006c2e:	4633      	mov	r3, r6
 8006c30:	461e      	mov	r6, r3
 8006c32:	3b01      	subs	r3, #1
 8006c34:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006c38:	2a39      	cmp	r2, #57	@ 0x39
 8006c3a:	d052      	beq.n	8006ce2 <_dtoa_r+0xb12>
 8006c3c:	3201      	adds	r2, #1
 8006c3e:	701a      	strb	r2, [r3, #0]
 8006c40:	e612      	b.n	8006868 <_dtoa_r+0x698>
 8006c42:	2a00      	cmp	r2, #0
 8006c44:	dd07      	ble.n	8006c56 <_dtoa_r+0xa86>
 8006c46:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006c4a:	d0ed      	beq.n	8006c28 <_dtoa_r+0xa58>
 8006c4c:	9a00      	ldr	r2, [sp, #0]
 8006c4e:	f108 0301 	add.w	r3, r8, #1
 8006c52:	7013      	strb	r3, [r2, #0]
 8006c54:	e608      	b.n	8006868 <_dtoa_r+0x698>
 8006c56:	9b07      	ldr	r3, [sp, #28]
 8006c58:	9a07      	ldr	r2, [sp, #28]
 8006c5a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006c5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c60:	4293      	cmp	r3, r2
 8006c62:	d028      	beq.n	8006cb6 <_dtoa_r+0xae6>
 8006c64:	4649      	mov	r1, r9
 8006c66:	2300      	movs	r3, #0
 8006c68:	220a      	movs	r2, #10
 8006c6a:	4658      	mov	r0, fp
 8006c6c:	f000 f9d6 	bl	800701c <__multadd>
 8006c70:	42af      	cmp	r7, r5
 8006c72:	4681      	mov	r9, r0
 8006c74:	f04f 0300 	mov.w	r3, #0
 8006c78:	f04f 020a 	mov.w	r2, #10
 8006c7c:	4639      	mov	r1, r7
 8006c7e:	4658      	mov	r0, fp
 8006c80:	d107      	bne.n	8006c92 <_dtoa_r+0xac2>
 8006c82:	f000 f9cb 	bl	800701c <__multadd>
 8006c86:	4607      	mov	r7, r0
 8006c88:	4605      	mov	r5, r0
 8006c8a:	9b07      	ldr	r3, [sp, #28]
 8006c8c:	3301      	adds	r3, #1
 8006c8e:	9307      	str	r3, [sp, #28]
 8006c90:	e774      	b.n	8006b7c <_dtoa_r+0x9ac>
 8006c92:	f000 f9c3 	bl	800701c <__multadd>
 8006c96:	4629      	mov	r1, r5
 8006c98:	4607      	mov	r7, r0
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	220a      	movs	r2, #10
 8006c9e:	4658      	mov	r0, fp
 8006ca0:	f000 f9bc 	bl	800701c <__multadd>
 8006ca4:	4605      	mov	r5, r0
 8006ca6:	e7f0      	b.n	8006c8a <_dtoa_r+0xaba>
 8006ca8:	9b00      	ldr	r3, [sp, #0]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	bfcc      	ite	gt
 8006cae:	461e      	movgt	r6, r3
 8006cb0:	2601      	movle	r6, #1
 8006cb2:	4456      	add	r6, sl
 8006cb4:	2700      	movs	r7, #0
 8006cb6:	4649      	mov	r1, r9
 8006cb8:	2201      	movs	r2, #1
 8006cba:	4658      	mov	r0, fp
 8006cbc:	f000 fb5a 	bl	8007374 <__lshift>
 8006cc0:	4621      	mov	r1, r4
 8006cc2:	4681      	mov	r9, r0
 8006cc4:	f000 fbc2 	bl	800744c <__mcmp>
 8006cc8:	2800      	cmp	r0, #0
 8006cca:	dcb0      	bgt.n	8006c2e <_dtoa_r+0xa5e>
 8006ccc:	d102      	bne.n	8006cd4 <_dtoa_r+0xb04>
 8006cce:	f018 0f01 	tst.w	r8, #1
 8006cd2:	d1ac      	bne.n	8006c2e <_dtoa_r+0xa5e>
 8006cd4:	4633      	mov	r3, r6
 8006cd6:	461e      	mov	r6, r3
 8006cd8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006cdc:	2a30      	cmp	r2, #48	@ 0x30
 8006cde:	d0fa      	beq.n	8006cd6 <_dtoa_r+0xb06>
 8006ce0:	e5c2      	b.n	8006868 <_dtoa_r+0x698>
 8006ce2:	459a      	cmp	sl, r3
 8006ce4:	d1a4      	bne.n	8006c30 <_dtoa_r+0xa60>
 8006ce6:	9b04      	ldr	r3, [sp, #16]
 8006ce8:	3301      	adds	r3, #1
 8006cea:	9304      	str	r3, [sp, #16]
 8006cec:	2331      	movs	r3, #49	@ 0x31
 8006cee:	f88a 3000 	strb.w	r3, [sl]
 8006cf2:	e5b9      	b.n	8006868 <_dtoa_r+0x698>
 8006cf4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006cf6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006d54 <_dtoa_r+0xb84>
 8006cfa:	b11b      	cbz	r3, 8006d04 <_dtoa_r+0xb34>
 8006cfc:	f10a 0308 	add.w	r3, sl, #8
 8006d00:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006d02:	6013      	str	r3, [r2, #0]
 8006d04:	4650      	mov	r0, sl
 8006d06:	b019      	add	sp, #100	@ 0x64
 8006d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	f77f ae37 	ble.w	8006982 <_dtoa_r+0x7b2>
 8006d14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d16:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d18:	2001      	movs	r0, #1
 8006d1a:	e655      	b.n	80069c8 <_dtoa_r+0x7f8>
 8006d1c:	9b00      	ldr	r3, [sp, #0]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	f77f aed6 	ble.w	8006ad0 <_dtoa_r+0x900>
 8006d24:	4656      	mov	r6, sl
 8006d26:	4621      	mov	r1, r4
 8006d28:	4648      	mov	r0, r9
 8006d2a:	f7ff f9c8 	bl	80060be <quorem>
 8006d2e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006d32:	f806 8b01 	strb.w	r8, [r6], #1
 8006d36:	9b00      	ldr	r3, [sp, #0]
 8006d38:	eba6 020a 	sub.w	r2, r6, sl
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	ddb3      	ble.n	8006ca8 <_dtoa_r+0xad8>
 8006d40:	4649      	mov	r1, r9
 8006d42:	2300      	movs	r3, #0
 8006d44:	220a      	movs	r2, #10
 8006d46:	4658      	mov	r0, fp
 8006d48:	f000 f968 	bl	800701c <__multadd>
 8006d4c:	4681      	mov	r9, r0
 8006d4e:	e7ea      	b.n	8006d26 <_dtoa_r+0xb56>
 8006d50:	08007f84 	.word	0x08007f84
 8006d54:	08007f08 	.word	0x08007f08

08006d58 <_free_r>:
 8006d58:	b538      	push	{r3, r4, r5, lr}
 8006d5a:	4605      	mov	r5, r0
 8006d5c:	2900      	cmp	r1, #0
 8006d5e:	d041      	beq.n	8006de4 <_free_r+0x8c>
 8006d60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d64:	1f0c      	subs	r4, r1, #4
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	bfb8      	it	lt
 8006d6a:	18e4      	addlt	r4, r4, r3
 8006d6c:	f000 f8e8 	bl	8006f40 <__malloc_lock>
 8006d70:	4a1d      	ldr	r2, [pc, #116]	@ (8006de8 <_free_r+0x90>)
 8006d72:	6813      	ldr	r3, [r2, #0]
 8006d74:	b933      	cbnz	r3, 8006d84 <_free_r+0x2c>
 8006d76:	6063      	str	r3, [r4, #4]
 8006d78:	6014      	str	r4, [r2, #0]
 8006d7a:	4628      	mov	r0, r5
 8006d7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d80:	f000 b8e4 	b.w	8006f4c <__malloc_unlock>
 8006d84:	42a3      	cmp	r3, r4
 8006d86:	d908      	bls.n	8006d9a <_free_r+0x42>
 8006d88:	6820      	ldr	r0, [r4, #0]
 8006d8a:	1821      	adds	r1, r4, r0
 8006d8c:	428b      	cmp	r3, r1
 8006d8e:	bf01      	itttt	eq
 8006d90:	6819      	ldreq	r1, [r3, #0]
 8006d92:	685b      	ldreq	r3, [r3, #4]
 8006d94:	1809      	addeq	r1, r1, r0
 8006d96:	6021      	streq	r1, [r4, #0]
 8006d98:	e7ed      	b.n	8006d76 <_free_r+0x1e>
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	b10b      	cbz	r3, 8006da4 <_free_r+0x4c>
 8006da0:	42a3      	cmp	r3, r4
 8006da2:	d9fa      	bls.n	8006d9a <_free_r+0x42>
 8006da4:	6811      	ldr	r1, [r2, #0]
 8006da6:	1850      	adds	r0, r2, r1
 8006da8:	42a0      	cmp	r0, r4
 8006daa:	d10b      	bne.n	8006dc4 <_free_r+0x6c>
 8006dac:	6820      	ldr	r0, [r4, #0]
 8006dae:	4401      	add	r1, r0
 8006db0:	1850      	adds	r0, r2, r1
 8006db2:	4283      	cmp	r3, r0
 8006db4:	6011      	str	r1, [r2, #0]
 8006db6:	d1e0      	bne.n	8006d7a <_free_r+0x22>
 8006db8:	6818      	ldr	r0, [r3, #0]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	6053      	str	r3, [r2, #4]
 8006dbe:	4408      	add	r0, r1
 8006dc0:	6010      	str	r0, [r2, #0]
 8006dc2:	e7da      	b.n	8006d7a <_free_r+0x22>
 8006dc4:	d902      	bls.n	8006dcc <_free_r+0x74>
 8006dc6:	230c      	movs	r3, #12
 8006dc8:	602b      	str	r3, [r5, #0]
 8006dca:	e7d6      	b.n	8006d7a <_free_r+0x22>
 8006dcc:	6820      	ldr	r0, [r4, #0]
 8006dce:	1821      	adds	r1, r4, r0
 8006dd0:	428b      	cmp	r3, r1
 8006dd2:	bf04      	itt	eq
 8006dd4:	6819      	ldreq	r1, [r3, #0]
 8006dd6:	685b      	ldreq	r3, [r3, #4]
 8006dd8:	6063      	str	r3, [r4, #4]
 8006dda:	bf04      	itt	eq
 8006ddc:	1809      	addeq	r1, r1, r0
 8006dde:	6021      	streq	r1, [r4, #0]
 8006de0:	6054      	str	r4, [r2, #4]
 8006de2:	e7ca      	b.n	8006d7a <_free_r+0x22>
 8006de4:	bd38      	pop	{r3, r4, r5, pc}
 8006de6:	bf00      	nop
 8006de8:	20000484 	.word	0x20000484

08006dec <malloc>:
 8006dec:	4b02      	ldr	r3, [pc, #8]	@ (8006df8 <malloc+0xc>)
 8006dee:	4601      	mov	r1, r0
 8006df0:	6818      	ldr	r0, [r3, #0]
 8006df2:	f000 b825 	b.w	8006e40 <_malloc_r>
 8006df6:	bf00      	nop
 8006df8:	20000028 	.word	0x20000028

08006dfc <sbrk_aligned>:
 8006dfc:	b570      	push	{r4, r5, r6, lr}
 8006dfe:	4e0f      	ldr	r6, [pc, #60]	@ (8006e3c <sbrk_aligned+0x40>)
 8006e00:	460c      	mov	r4, r1
 8006e02:	6831      	ldr	r1, [r6, #0]
 8006e04:	4605      	mov	r5, r0
 8006e06:	b911      	cbnz	r1, 8006e0e <sbrk_aligned+0x12>
 8006e08:	f000 ff2e 	bl	8007c68 <_sbrk_r>
 8006e0c:	6030      	str	r0, [r6, #0]
 8006e0e:	4621      	mov	r1, r4
 8006e10:	4628      	mov	r0, r5
 8006e12:	f000 ff29 	bl	8007c68 <_sbrk_r>
 8006e16:	1c43      	adds	r3, r0, #1
 8006e18:	d103      	bne.n	8006e22 <sbrk_aligned+0x26>
 8006e1a:	f04f 34ff 	mov.w	r4, #4294967295
 8006e1e:	4620      	mov	r0, r4
 8006e20:	bd70      	pop	{r4, r5, r6, pc}
 8006e22:	1cc4      	adds	r4, r0, #3
 8006e24:	f024 0403 	bic.w	r4, r4, #3
 8006e28:	42a0      	cmp	r0, r4
 8006e2a:	d0f8      	beq.n	8006e1e <sbrk_aligned+0x22>
 8006e2c:	1a21      	subs	r1, r4, r0
 8006e2e:	4628      	mov	r0, r5
 8006e30:	f000 ff1a 	bl	8007c68 <_sbrk_r>
 8006e34:	3001      	adds	r0, #1
 8006e36:	d1f2      	bne.n	8006e1e <sbrk_aligned+0x22>
 8006e38:	e7ef      	b.n	8006e1a <sbrk_aligned+0x1e>
 8006e3a:	bf00      	nop
 8006e3c:	20000480 	.word	0x20000480

08006e40 <_malloc_r>:
 8006e40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e44:	1ccd      	adds	r5, r1, #3
 8006e46:	f025 0503 	bic.w	r5, r5, #3
 8006e4a:	3508      	adds	r5, #8
 8006e4c:	2d0c      	cmp	r5, #12
 8006e4e:	bf38      	it	cc
 8006e50:	250c      	movcc	r5, #12
 8006e52:	2d00      	cmp	r5, #0
 8006e54:	4606      	mov	r6, r0
 8006e56:	db01      	blt.n	8006e5c <_malloc_r+0x1c>
 8006e58:	42a9      	cmp	r1, r5
 8006e5a:	d904      	bls.n	8006e66 <_malloc_r+0x26>
 8006e5c:	230c      	movs	r3, #12
 8006e5e:	6033      	str	r3, [r6, #0]
 8006e60:	2000      	movs	r0, #0
 8006e62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006f3c <_malloc_r+0xfc>
 8006e6a:	f000 f869 	bl	8006f40 <__malloc_lock>
 8006e6e:	f8d8 3000 	ldr.w	r3, [r8]
 8006e72:	461c      	mov	r4, r3
 8006e74:	bb44      	cbnz	r4, 8006ec8 <_malloc_r+0x88>
 8006e76:	4629      	mov	r1, r5
 8006e78:	4630      	mov	r0, r6
 8006e7a:	f7ff ffbf 	bl	8006dfc <sbrk_aligned>
 8006e7e:	1c43      	adds	r3, r0, #1
 8006e80:	4604      	mov	r4, r0
 8006e82:	d158      	bne.n	8006f36 <_malloc_r+0xf6>
 8006e84:	f8d8 4000 	ldr.w	r4, [r8]
 8006e88:	4627      	mov	r7, r4
 8006e8a:	2f00      	cmp	r7, #0
 8006e8c:	d143      	bne.n	8006f16 <_malloc_r+0xd6>
 8006e8e:	2c00      	cmp	r4, #0
 8006e90:	d04b      	beq.n	8006f2a <_malloc_r+0xea>
 8006e92:	6823      	ldr	r3, [r4, #0]
 8006e94:	4639      	mov	r1, r7
 8006e96:	4630      	mov	r0, r6
 8006e98:	eb04 0903 	add.w	r9, r4, r3
 8006e9c:	f000 fee4 	bl	8007c68 <_sbrk_r>
 8006ea0:	4581      	cmp	r9, r0
 8006ea2:	d142      	bne.n	8006f2a <_malloc_r+0xea>
 8006ea4:	6821      	ldr	r1, [r4, #0]
 8006ea6:	1a6d      	subs	r5, r5, r1
 8006ea8:	4629      	mov	r1, r5
 8006eaa:	4630      	mov	r0, r6
 8006eac:	f7ff ffa6 	bl	8006dfc <sbrk_aligned>
 8006eb0:	3001      	adds	r0, #1
 8006eb2:	d03a      	beq.n	8006f2a <_malloc_r+0xea>
 8006eb4:	6823      	ldr	r3, [r4, #0]
 8006eb6:	442b      	add	r3, r5
 8006eb8:	6023      	str	r3, [r4, #0]
 8006eba:	f8d8 3000 	ldr.w	r3, [r8]
 8006ebe:	685a      	ldr	r2, [r3, #4]
 8006ec0:	bb62      	cbnz	r2, 8006f1c <_malloc_r+0xdc>
 8006ec2:	f8c8 7000 	str.w	r7, [r8]
 8006ec6:	e00f      	b.n	8006ee8 <_malloc_r+0xa8>
 8006ec8:	6822      	ldr	r2, [r4, #0]
 8006eca:	1b52      	subs	r2, r2, r5
 8006ecc:	d420      	bmi.n	8006f10 <_malloc_r+0xd0>
 8006ece:	2a0b      	cmp	r2, #11
 8006ed0:	d917      	bls.n	8006f02 <_malloc_r+0xc2>
 8006ed2:	1961      	adds	r1, r4, r5
 8006ed4:	42a3      	cmp	r3, r4
 8006ed6:	6025      	str	r5, [r4, #0]
 8006ed8:	bf18      	it	ne
 8006eda:	6059      	strne	r1, [r3, #4]
 8006edc:	6863      	ldr	r3, [r4, #4]
 8006ede:	bf08      	it	eq
 8006ee0:	f8c8 1000 	streq.w	r1, [r8]
 8006ee4:	5162      	str	r2, [r4, r5]
 8006ee6:	604b      	str	r3, [r1, #4]
 8006ee8:	4630      	mov	r0, r6
 8006eea:	f000 f82f 	bl	8006f4c <__malloc_unlock>
 8006eee:	f104 000b 	add.w	r0, r4, #11
 8006ef2:	1d23      	adds	r3, r4, #4
 8006ef4:	f020 0007 	bic.w	r0, r0, #7
 8006ef8:	1ac2      	subs	r2, r0, r3
 8006efa:	bf1c      	itt	ne
 8006efc:	1a1b      	subne	r3, r3, r0
 8006efe:	50a3      	strne	r3, [r4, r2]
 8006f00:	e7af      	b.n	8006e62 <_malloc_r+0x22>
 8006f02:	6862      	ldr	r2, [r4, #4]
 8006f04:	42a3      	cmp	r3, r4
 8006f06:	bf0c      	ite	eq
 8006f08:	f8c8 2000 	streq.w	r2, [r8]
 8006f0c:	605a      	strne	r2, [r3, #4]
 8006f0e:	e7eb      	b.n	8006ee8 <_malloc_r+0xa8>
 8006f10:	4623      	mov	r3, r4
 8006f12:	6864      	ldr	r4, [r4, #4]
 8006f14:	e7ae      	b.n	8006e74 <_malloc_r+0x34>
 8006f16:	463c      	mov	r4, r7
 8006f18:	687f      	ldr	r7, [r7, #4]
 8006f1a:	e7b6      	b.n	8006e8a <_malloc_r+0x4a>
 8006f1c:	461a      	mov	r2, r3
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	42a3      	cmp	r3, r4
 8006f22:	d1fb      	bne.n	8006f1c <_malloc_r+0xdc>
 8006f24:	2300      	movs	r3, #0
 8006f26:	6053      	str	r3, [r2, #4]
 8006f28:	e7de      	b.n	8006ee8 <_malloc_r+0xa8>
 8006f2a:	230c      	movs	r3, #12
 8006f2c:	6033      	str	r3, [r6, #0]
 8006f2e:	4630      	mov	r0, r6
 8006f30:	f000 f80c 	bl	8006f4c <__malloc_unlock>
 8006f34:	e794      	b.n	8006e60 <_malloc_r+0x20>
 8006f36:	6005      	str	r5, [r0, #0]
 8006f38:	e7d6      	b.n	8006ee8 <_malloc_r+0xa8>
 8006f3a:	bf00      	nop
 8006f3c:	20000484 	.word	0x20000484

08006f40 <__malloc_lock>:
 8006f40:	4801      	ldr	r0, [pc, #4]	@ (8006f48 <__malloc_lock+0x8>)
 8006f42:	f7ff b8ba 	b.w	80060ba <__retarget_lock_acquire_recursive>
 8006f46:	bf00      	nop
 8006f48:	2000047c 	.word	0x2000047c

08006f4c <__malloc_unlock>:
 8006f4c:	4801      	ldr	r0, [pc, #4]	@ (8006f54 <__malloc_unlock+0x8>)
 8006f4e:	f7ff b8b5 	b.w	80060bc <__retarget_lock_release_recursive>
 8006f52:	bf00      	nop
 8006f54:	2000047c 	.word	0x2000047c

08006f58 <_Balloc>:
 8006f58:	b570      	push	{r4, r5, r6, lr}
 8006f5a:	69c6      	ldr	r6, [r0, #28]
 8006f5c:	4604      	mov	r4, r0
 8006f5e:	460d      	mov	r5, r1
 8006f60:	b976      	cbnz	r6, 8006f80 <_Balloc+0x28>
 8006f62:	2010      	movs	r0, #16
 8006f64:	f7ff ff42 	bl	8006dec <malloc>
 8006f68:	4602      	mov	r2, r0
 8006f6a:	61e0      	str	r0, [r4, #28]
 8006f6c:	b920      	cbnz	r0, 8006f78 <_Balloc+0x20>
 8006f6e:	4b18      	ldr	r3, [pc, #96]	@ (8006fd0 <_Balloc+0x78>)
 8006f70:	4818      	ldr	r0, [pc, #96]	@ (8006fd4 <_Balloc+0x7c>)
 8006f72:	216b      	movs	r1, #107	@ 0x6b
 8006f74:	f000 fe96 	bl	8007ca4 <__assert_func>
 8006f78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f7c:	6006      	str	r6, [r0, #0]
 8006f7e:	60c6      	str	r6, [r0, #12]
 8006f80:	69e6      	ldr	r6, [r4, #28]
 8006f82:	68f3      	ldr	r3, [r6, #12]
 8006f84:	b183      	cbz	r3, 8006fa8 <_Balloc+0x50>
 8006f86:	69e3      	ldr	r3, [r4, #28]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006f8e:	b9b8      	cbnz	r0, 8006fc0 <_Balloc+0x68>
 8006f90:	2101      	movs	r1, #1
 8006f92:	fa01 f605 	lsl.w	r6, r1, r5
 8006f96:	1d72      	adds	r2, r6, #5
 8006f98:	0092      	lsls	r2, r2, #2
 8006f9a:	4620      	mov	r0, r4
 8006f9c:	f000 fea0 	bl	8007ce0 <_calloc_r>
 8006fa0:	b160      	cbz	r0, 8006fbc <_Balloc+0x64>
 8006fa2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006fa6:	e00e      	b.n	8006fc6 <_Balloc+0x6e>
 8006fa8:	2221      	movs	r2, #33	@ 0x21
 8006faa:	2104      	movs	r1, #4
 8006fac:	4620      	mov	r0, r4
 8006fae:	f000 fe97 	bl	8007ce0 <_calloc_r>
 8006fb2:	69e3      	ldr	r3, [r4, #28]
 8006fb4:	60f0      	str	r0, [r6, #12]
 8006fb6:	68db      	ldr	r3, [r3, #12]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d1e4      	bne.n	8006f86 <_Balloc+0x2e>
 8006fbc:	2000      	movs	r0, #0
 8006fbe:	bd70      	pop	{r4, r5, r6, pc}
 8006fc0:	6802      	ldr	r2, [r0, #0]
 8006fc2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006fcc:	e7f7      	b.n	8006fbe <_Balloc+0x66>
 8006fce:	bf00      	nop
 8006fd0:	08007f15 	.word	0x08007f15
 8006fd4:	08007f95 	.word	0x08007f95

08006fd8 <_Bfree>:
 8006fd8:	b570      	push	{r4, r5, r6, lr}
 8006fda:	69c6      	ldr	r6, [r0, #28]
 8006fdc:	4605      	mov	r5, r0
 8006fde:	460c      	mov	r4, r1
 8006fe0:	b976      	cbnz	r6, 8007000 <_Bfree+0x28>
 8006fe2:	2010      	movs	r0, #16
 8006fe4:	f7ff ff02 	bl	8006dec <malloc>
 8006fe8:	4602      	mov	r2, r0
 8006fea:	61e8      	str	r0, [r5, #28]
 8006fec:	b920      	cbnz	r0, 8006ff8 <_Bfree+0x20>
 8006fee:	4b09      	ldr	r3, [pc, #36]	@ (8007014 <_Bfree+0x3c>)
 8006ff0:	4809      	ldr	r0, [pc, #36]	@ (8007018 <_Bfree+0x40>)
 8006ff2:	218f      	movs	r1, #143	@ 0x8f
 8006ff4:	f000 fe56 	bl	8007ca4 <__assert_func>
 8006ff8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ffc:	6006      	str	r6, [r0, #0]
 8006ffe:	60c6      	str	r6, [r0, #12]
 8007000:	b13c      	cbz	r4, 8007012 <_Bfree+0x3a>
 8007002:	69eb      	ldr	r3, [r5, #28]
 8007004:	6862      	ldr	r2, [r4, #4]
 8007006:	68db      	ldr	r3, [r3, #12]
 8007008:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800700c:	6021      	str	r1, [r4, #0]
 800700e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007012:	bd70      	pop	{r4, r5, r6, pc}
 8007014:	08007f15 	.word	0x08007f15
 8007018:	08007f95 	.word	0x08007f95

0800701c <__multadd>:
 800701c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007020:	690d      	ldr	r5, [r1, #16]
 8007022:	4607      	mov	r7, r0
 8007024:	460c      	mov	r4, r1
 8007026:	461e      	mov	r6, r3
 8007028:	f101 0c14 	add.w	ip, r1, #20
 800702c:	2000      	movs	r0, #0
 800702e:	f8dc 3000 	ldr.w	r3, [ip]
 8007032:	b299      	uxth	r1, r3
 8007034:	fb02 6101 	mla	r1, r2, r1, r6
 8007038:	0c1e      	lsrs	r6, r3, #16
 800703a:	0c0b      	lsrs	r3, r1, #16
 800703c:	fb02 3306 	mla	r3, r2, r6, r3
 8007040:	b289      	uxth	r1, r1
 8007042:	3001      	adds	r0, #1
 8007044:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007048:	4285      	cmp	r5, r0
 800704a:	f84c 1b04 	str.w	r1, [ip], #4
 800704e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007052:	dcec      	bgt.n	800702e <__multadd+0x12>
 8007054:	b30e      	cbz	r6, 800709a <__multadd+0x7e>
 8007056:	68a3      	ldr	r3, [r4, #8]
 8007058:	42ab      	cmp	r3, r5
 800705a:	dc19      	bgt.n	8007090 <__multadd+0x74>
 800705c:	6861      	ldr	r1, [r4, #4]
 800705e:	4638      	mov	r0, r7
 8007060:	3101      	adds	r1, #1
 8007062:	f7ff ff79 	bl	8006f58 <_Balloc>
 8007066:	4680      	mov	r8, r0
 8007068:	b928      	cbnz	r0, 8007076 <__multadd+0x5a>
 800706a:	4602      	mov	r2, r0
 800706c:	4b0c      	ldr	r3, [pc, #48]	@ (80070a0 <__multadd+0x84>)
 800706e:	480d      	ldr	r0, [pc, #52]	@ (80070a4 <__multadd+0x88>)
 8007070:	21ba      	movs	r1, #186	@ 0xba
 8007072:	f000 fe17 	bl	8007ca4 <__assert_func>
 8007076:	6922      	ldr	r2, [r4, #16]
 8007078:	3202      	adds	r2, #2
 800707a:	f104 010c 	add.w	r1, r4, #12
 800707e:	0092      	lsls	r2, r2, #2
 8007080:	300c      	adds	r0, #12
 8007082:	f000 fe01 	bl	8007c88 <memcpy>
 8007086:	4621      	mov	r1, r4
 8007088:	4638      	mov	r0, r7
 800708a:	f7ff ffa5 	bl	8006fd8 <_Bfree>
 800708e:	4644      	mov	r4, r8
 8007090:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007094:	3501      	adds	r5, #1
 8007096:	615e      	str	r6, [r3, #20]
 8007098:	6125      	str	r5, [r4, #16]
 800709a:	4620      	mov	r0, r4
 800709c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070a0:	08007f84 	.word	0x08007f84
 80070a4:	08007f95 	.word	0x08007f95

080070a8 <__hi0bits>:
 80070a8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80070ac:	4603      	mov	r3, r0
 80070ae:	bf36      	itet	cc
 80070b0:	0403      	lslcc	r3, r0, #16
 80070b2:	2000      	movcs	r0, #0
 80070b4:	2010      	movcc	r0, #16
 80070b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80070ba:	bf3c      	itt	cc
 80070bc:	021b      	lslcc	r3, r3, #8
 80070be:	3008      	addcc	r0, #8
 80070c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070c4:	bf3c      	itt	cc
 80070c6:	011b      	lslcc	r3, r3, #4
 80070c8:	3004      	addcc	r0, #4
 80070ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070ce:	bf3c      	itt	cc
 80070d0:	009b      	lslcc	r3, r3, #2
 80070d2:	3002      	addcc	r0, #2
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	db05      	blt.n	80070e4 <__hi0bits+0x3c>
 80070d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80070dc:	f100 0001 	add.w	r0, r0, #1
 80070e0:	bf08      	it	eq
 80070e2:	2020      	moveq	r0, #32
 80070e4:	4770      	bx	lr

080070e6 <__lo0bits>:
 80070e6:	6803      	ldr	r3, [r0, #0]
 80070e8:	4602      	mov	r2, r0
 80070ea:	f013 0007 	ands.w	r0, r3, #7
 80070ee:	d00b      	beq.n	8007108 <__lo0bits+0x22>
 80070f0:	07d9      	lsls	r1, r3, #31
 80070f2:	d421      	bmi.n	8007138 <__lo0bits+0x52>
 80070f4:	0798      	lsls	r0, r3, #30
 80070f6:	bf49      	itett	mi
 80070f8:	085b      	lsrmi	r3, r3, #1
 80070fa:	089b      	lsrpl	r3, r3, #2
 80070fc:	2001      	movmi	r0, #1
 80070fe:	6013      	strmi	r3, [r2, #0]
 8007100:	bf5c      	itt	pl
 8007102:	6013      	strpl	r3, [r2, #0]
 8007104:	2002      	movpl	r0, #2
 8007106:	4770      	bx	lr
 8007108:	b299      	uxth	r1, r3
 800710a:	b909      	cbnz	r1, 8007110 <__lo0bits+0x2a>
 800710c:	0c1b      	lsrs	r3, r3, #16
 800710e:	2010      	movs	r0, #16
 8007110:	b2d9      	uxtb	r1, r3
 8007112:	b909      	cbnz	r1, 8007118 <__lo0bits+0x32>
 8007114:	3008      	adds	r0, #8
 8007116:	0a1b      	lsrs	r3, r3, #8
 8007118:	0719      	lsls	r1, r3, #28
 800711a:	bf04      	itt	eq
 800711c:	091b      	lsreq	r3, r3, #4
 800711e:	3004      	addeq	r0, #4
 8007120:	0799      	lsls	r1, r3, #30
 8007122:	bf04      	itt	eq
 8007124:	089b      	lsreq	r3, r3, #2
 8007126:	3002      	addeq	r0, #2
 8007128:	07d9      	lsls	r1, r3, #31
 800712a:	d403      	bmi.n	8007134 <__lo0bits+0x4e>
 800712c:	085b      	lsrs	r3, r3, #1
 800712e:	f100 0001 	add.w	r0, r0, #1
 8007132:	d003      	beq.n	800713c <__lo0bits+0x56>
 8007134:	6013      	str	r3, [r2, #0]
 8007136:	4770      	bx	lr
 8007138:	2000      	movs	r0, #0
 800713a:	4770      	bx	lr
 800713c:	2020      	movs	r0, #32
 800713e:	4770      	bx	lr

08007140 <__i2b>:
 8007140:	b510      	push	{r4, lr}
 8007142:	460c      	mov	r4, r1
 8007144:	2101      	movs	r1, #1
 8007146:	f7ff ff07 	bl	8006f58 <_Balloc>
 800714a:	4602      	mov	r2, r0
 800714c:	b928      	cbnz	r0, 800715a <__i2b+0x1a>
 800714e:	4b05      	ldr	r3, [pc, #20]	@ (8007164 <__i2b+0x24>)
 8007150:	4805      	ldr	r0, [pc, #20]	@ (8007168 <__i2b+0x28>)
 8007152:	f240 1145 	movw	r1, #325	@ 0x145
 8007156:	f000 fda5 	bl	8007ca4 <__assert_func>
 800715a:	2301      	movs	r3, #1
 800715c:	6144      	str	r4, [r0, #20]
 800715e:	6103      	str	r3, [r0, #16]
 8007160:	bd10      	pop	{r4, pc}
 8007162:	bf00      	nop
 8007164:	08007f84 	.word	0x08007f84
 8007168:	08007f95 	.word	0x08007f95

0800716c <__multiply>:
 800716c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007170:	4614      	mov	r4, r2
 8007172:	690a      	ldr	r2, [r1, #16]
 8007174:	6923      	ldr	r3, [r4, #16]
 8007176:	429a      	cmp	r2, r3
 8007178:	bfa8      	it	ge
 800717a:	4623      	movge	r3, r4
 800717c:	460f      	mov	r7, r1
 800717e:	bfa4      	itt	ge
 8007180:	460c      	movge	r4, r1
 8007182:	461f      	movge	r7, r3
 8007184:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007188:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800718c:	68a3      	ldr	r3, [r4, #8]
 800718e:	6861      	ldr	r1, [r4, #4]
 8007190:	eb0a 0609 	add.w	r6, sl, r9
 8007194:	42b3      	cmp	r3, r6
 8007196:	b085      	sub	sp, #20
 8007198:	bfb8      	it	lt
 800719a:	3101      	addlt	r1, #1
 800719c:	f7ff fedc 	bl	8006f58 <_Balloc>
 80071a0:	b930      	cbnz	r0, 80071b0 <__multiply+0x44>
 80071a2:	4602      	mov	r2, r0
 80071a4:	4b44      	ldr	r3, [pc, #272]	@ (80072b8 <__multiply+0x14c>)
 80071a6:	4845      	ldr	r0, [pc, #276]	@ (80072bc <__multiply+0x150>)
 80071a8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80071ac:	f000 fd7a 	bl	8007ca4 <__assert_func>
 80071b0:	f100 0514 	add.w	r5, r0, #20
 80071b4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80071b8:	462b      	mov	r3, r5
 80071ba:	2200      	movs	r2, #0
 80071bc:	4543      	cmp	r3, r8
 80071be:	d321      	bcc.n	8007204 <__multiply+0x98>
 80071c0:	f107 0114 	add.w	r1, r7, #20
 80071c4:	f104 0214 	add.w	r2, r4, #20
 80071c8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80071cc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80071d0:	9302      	str	r3, [sp, #8]
 80071d2:	1b13      	subs	r3, r2, r4
 80071d4:	3b15      	subs	r3, #21
 80071d6:	f023 0303 	bic.w	r3, r3, #3
 80071da:	3304      	adds	r3, #4
 80071dc:	f104 0715 	add.w	r7, r4, #21
 80071e0:	42ba      	cmp	r2, r7
 80071e2:	bf38      	it	cc
 80071e4:	2304      	movcc	r3, #4
 80071e6:	9301      	str	r3, [sp, #4]
 80071e8:	9b02      	ldr	r3, [sp, #8]
 80071ea:	9103      	str	r1, [sp, #12]
 80071ec:	428b      	cmp	r3, r1
 80071ee:	d80c      	bhi.n	800720a <__multiply+0x9e>
 80071f0:	2e00      	cmp	r6, #0
 80071f2:	dd03      	ble.n	80071fc <__multiply+0x90>
 80071f4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d05b      	beq.n	80072b4 <__multiply+0x148>
 80071fc:	6106      	str	r6, [r0, #16]
 80071fe:	b005      	add	sp, #20
 8007200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007204:	f843 2b04 	str.w	r2, [r3], #4
 8007208:	e7d8      	b.n	80071bc <__multiply+0x50>
 800720a:	f8b1 a000 	ldrh.w	sl, [r1]
 800720e:	f1ba 0f00 	cmp.w	sl, #0
 8007212:	d024      	beq.n	800725e <__multiply+0xf2>
 8007214:	f104 0e14 	add.w	lr, r4, #20
 8007218:	46a9      	mov	r9, r5
 800721a:	f04f 0c00 	mov.w	ip, #0
 800721e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007222:	f8d9 3000 	ldr.w	r3, [r9]
 8007226:	fa1f fb87 	uxth.w	fp, r7
 800722a:	b29b      	uxth	r3, r3
 800722c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007230:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007234:	f8d9 7000 	ldr.w	r7, [r9]
 8007238:	4463      	add	r3, ip
 800723a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800723e:	fb0a c70b 	mla	r7, sl, fp, ip
 8007242:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007246:	b29b      	uxth	r3, r3
 8007248:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800724c:	4572      	cmp	r2, lr
 800724e:	f849 3b04 	str.w	r3, [r9], #4
 8007252:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007256:	d8e2      	bhi.n	800721e <__multiply+0xb2>
 8007258:	9b01      	ldr	r3, [sp, #4]
 800725a:	f845 c003 	str.w	ip, [r5, r3]
 800725e:	9b03      	ldr	r3, [sp, #12]
 8007260:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007264:	3104      	adds	r1, #4
 8007266:	f1b9 0f00 	cmp.w	r9, #0
 800726a:	d021      	beq.n	80072b0 <__multiply+0x144>
 800726c:	682b      	ldr	r3, [r5, #0]
 800726e:	f104 0c14 	add.w	ip, r4, #20
 8007272:	46ae      	mov	lr, r5
 8007274:	f04f 0a00 	mov.w	sl, #0
 8007278:	f8bc b000 	ldrh.w	fp, [ip]
 800727c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007280:	fb09 770b 	mla	r7, r9, fp, r7
 8007284:	4457      	add	r7, sl
 8007286:	b29b      	uxth	r3, r3
 8007288:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800728c:	f84e 3b04 	str.w	r3, [lr], #4
 8007290:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007294:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007298:	f8be 3000 	ldrh.w	r3, [lr]
 800729c:	fb09 330a 	mla	r3, r9, sl, r3
 80072a0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80072a4:	4562      	cmp	r2, ip
 80072a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80072aa:	d8e5      	bhi.n	8007278 <__multiply+0x10c>
 80072ac:	9f01      	ldr	r7, [sp, #4]
 80072ae:	51eb      	str	r3, [r5, r7]
 80072b0:	3504      	adds	r5, #4
 80072b2:	e799      	b.n	80071e8 <__multiply+0x7c>
 80072b4:	3e01      	subs	r6, #1
 80072b6:	e79b      	b.n	80071f0 <__multiply+0x84>
 80072b8:	08007f84 	.word	0x08007f84
 80072bc:	08007f95 	.word	0x08007f95

080072c0 <__pow5mult>:
 80072c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072c4:	4615      	mov	r5, r2
 80072c6:	f012 0203 	ands.w	r2, r2, #3
 80072ca:	4607      	mov	r7, r0
 80072cc:	460e      	mov	r6, r1
 80072ce:	d007      	beq.n	80072e0 <__pow5mult+0x20>
 80072d0:	4c25      	ldr	r4, [pc, #148]	@ (8007368 <__pow5mult+0xa8>)
 80072d2:	3a01      	subs	r2, #1
 80072d4:	2300      	movs	r3, #0
 80072d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80072da:	f7ff fe9f 	bl	800701c <__multadd>
 80072de:	4606      	mov	r6, r0
 80072e0:	10ad      	asrs	r5, r5, #2
 80072e2:	d03d      	beq.n	8007360 <__pow5mult+0xa0>
 80072e4:	69fc      	ldr	r4, [r7, #28]
 80072e6:	b97c      	cbnz	r4, 8007308 <__pow5mult+0x48>
 80072e8:	2010      	movs	r0, #16
 80072ea:	f7ff fd7f 	bl	8006dec <malloc>
 80072ee:	4602      	mov	r2, r0
 80072f0:	61f8      	str	r0, [r7, #28]
 80072f2:	b928      	cbnz	r0, 8007300 <__pow5mult+0x40>
 80072f4:	4b1d      	ldr	r3, [pc, #116]	@ (800736c <__pow5mult+0xac>)
 80072f6:	481e      	ldr	r0, [pc, #120]	@ (8007370 <__pow5mult+0xb0>)
 80072f8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80072fc:	f000 fcd2 	bl	8007ca4 <__assert_func>
 8007300:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007304:	6004      	str	r4, [r0, #0]
 8007306:	60c4      	str	r4, [r0, #12]
 8007308:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800730c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007310:	b94c      	cbnz	r4, 8007326 <__pow5mult+0x66>
 8007312:	f240 2171 	movw	r1, #625	@ 0x271
 8007316:	4638      	mov	r0, r7
 8007318:	f7ff ff12 	bl	8007140 <__i2b>
 800731c:	2300      	movs	r3, #0
 800731e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007322:	4604      	mov	r4, r0
 8007324:	6003      	str	r3, [r0, #0]
 8007326:	f04f 0900 	mov.w	r9, #0
 800732a:	07eb      	lsls	r3, r5, #31
 800732c:	d50a      	bpl.n	8007344 <__pow5mult+0x84>
 800732e:	4631      	mov	r1, r6
 8007330:	4622      	mov	r2, r4
 8007332:	4638      	mov	r0, r7
 8007334:	f7ff ff1a 	bl	800716c <__multiply>
 8007338:	4631      	mov	r1, r6
 800733a:	4680      	mov	r8, r0
 800733c:	4638      	mov	r0, r7
 800733e:	f7ff fe4b 	bl	8006fd8 <_Bfree>
 8007342:	4646      	mov	r6, r8
 8007344:	106d      	asrs	r5, r5, #1
 8007346:	d00b      	beq.n	8007360 <__pow5mult+0xa0>
 8007348:	6820      	ldr	r0, [r4, #0]
 800734a:	b938      	cbnz	r0, 800735c <__pow5mult+0x9c>
 800734c:	4622      	mov	r2, r4
 800734e:	4621      	mov	r1, r4
 8007350:	4638      	mov	r0, r7
 8007352:	f7ff ff0b 	bl	800716c <__multiply>
 8007356:	6020      	str	r0, [r4, #0]
 8007358:	f8c0 9000 	str.w	r9, [r0]
 800735c:	4604      	mov	r4, r0
 800735e:	e7e4      	b.n	800732a <__pow5mult+0x6a>
 8007360:	4630      	mov	r0, r6
 8007362:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007366:	bf00      	nop
 8007368:	08007ff0 	.word	0x08007ff0
 800736c:	08007f15 	.word	0x08007f15
 8007370:	08007f95 	.word	0x08007f95

08007374 <__lshift>:
 8007374:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007378:	460c      	mov	r4, r1
 800737a:	6849      	ldr	r1, [r1, #4]
 800737c:	6923      	ldr	r3, [r4, #16]
 800737e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007382:	68a3      	ldr	r3, [r4, #8]
 8007384:	4607      	mov	r7, r0
 8007386:	4691      	mov	r9, r2
 8007388:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800738c:	f108 0601 	add.w	r6, r8, #1
 8007390:	42b3      	cmp	r3, r6
 8007392:	db0b      	blt.n	80073ac <__lshift+0x38>
 8007394:	4638      	mov	r0, r7
 8007396:	f7ff fddf 	bl	8006f58 <_Balloc>
 800739a:	4605      	mov	r5, r0
 800739c:	b948      	cbnz	r0, 80073b2 <__lshift+0x3e>
 800739e:	4602      	mov	r2, r0
 80073a0:	4b28      	ldr	r3, [pc, #160]	@ (8007444 <__lshift+0xd0>)
 80073a2:	4829      	ldr	r0, [pc, #164]	@ (8007448 <__lshift+0xd4>)
 80073a4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80073a8:	f000 fc7c 	bl	8007ca4 <__assert_func>
 80073ac:	3101      	adds	r1, #1
 80073ae:	005b      	lsls	r3, r3, #1
 80073b0:	e7ee      	b.n	8007390 <__lshift+0x1c>
 80073b2:	2300      	movs	r3, #0
 80073b4:	f100 0114 	add.w	r1, r0, #20
 80073b8:	f100 0210 	add.w	r2, r0, #16
 80073bc:	4618      	mov	r0, r3
 80073be:	4553      	cmp	r3, sl
 80073c0:	db33      	blt.n	800742a <__lshift+0xb6>
 80073c2:	6920      	ldr	r0, [r4, #16]
 80073c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80073c8:	f104 0314 	add.w	r3, r4, #20
 80073cc:	f019 091f 	ands.w	r9, r9, #31
 80073d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80073d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80073d8:	d02b      	beq.n	8007432 <__lshift+0xbe>
 80073da:	f1c9 0e20 	rsb	lr, r9, #32
 80073de:	468a      	mov	sl, r1
 80073e0:	2200      	movs	r2, #0
 80073e2:	6818      	ldr	r0, [r3, #0]
 80073e4:	fa00 f009 	lsl.w	r0, r0, r9
 80073e8:	4310      	orrs	r0, r2
 80073ea:	f84a 0b04 	str.w	r0, [sl], #4
 80073ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80073f2:	459c      	cmp	ip, r3
 80073f4:	fa22 f20e 	lsr.w	r2, r2, lr
 80073f8:	d8f3      	bhi.n	80073e2 <__lshift+0x6e>
 80073fa:	ebac 0304 	sub.w	r3, ip, r4
 80073fe:	3b15      	subs	r3, #21
 8007400:	f023 0303 	bic.w	r3, r3, #3
 8007404:	3304      	adds	r3, #4
 8007406:	f104 0015 	add.w	r0, r4, #21
 800740a:	4584      	cmp	ip, r0
 800740c:	bf38      	it	cc
 800740e:	2304      	movcc	r3, #4
 8007410:	50ca      	str	r2, [r1, r3]
 8007412:	b10a      	cbz	r2, 8007418 <__lshift+0xa4>
 8007414:	f108 0602 	add.w	r6, r8, #2
 8007418:	3e01      	subs	r6, #1
 800741a:	4638      	mov	r0, r7
 800741c:	612e      	str	r6, [r5, #16]
 800741e:	4621      	mov	r1, r4
 8007420:	f7ff fdda 	bl	8006fd8 <_Bfree>
 8007424:	4628      	mov	r0, r5
 8007426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800742a:	f842 0f04 	str.w	r0, [r2, #4]!
 800742e:	3301      	adds	r3, #1
 8007430:	e7c5      	b.n	80073be <__lshift+0x4a>
 8007432:	3904      	subs	r1, #4
 8007434:	f853 2b04 	ldr.w	r2, [r3], #4
 8007438:	f841 2f04 	str.w	r2, [r1, #4]!
 800743c:	459c      	cmp	ip, r3
 800743e:	d8f9      	bhi.n	8007434 <__lshift+0xc0>
 8007440:	e7ea      	b.n	8007418 <__lshift+0xa4>
 8007442:	bf00      	nop
 8007444:	08007f84 	.word	0x08007f84
 8007448:	08007f95 	.word	0x08007f95

0800744c <__mcmp>:
 800744c:	690a      	ldr	r2, [r1, #16]
 800744e:	4603      	mov	r3, r0
 8007450:	6900      	ldr	r0, [r0, #16]
 8007452:	1a80      	subs	r0, r0, r2
 8007454:	b530      	push	{r4, r5, lr}
 8007456:	d10e      	bne.n	8007476 <__mcmp+0x2a>
 8007458:	3314      	adds	r3, #20
 800745a:	3114      	adds	r1, #20
 800745c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007460:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007464:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007468:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800746c:	4295      	cmp	r5, r2
 800746e:	d003      	beq.n	8007478 <__mcmp+0x2c>
 8007470:	d205      	bcs.n	800747e <__mcmp+0x32>
 8007472:	f04f 30ff 	mov.w	r0, #4294967295
 8007476:	bd30      	pop	{r4, r5, pc}
 8007478:	42a3      	cmp	r3, r4
 800747a:	d3f3      	bcc.n	8007464 <__mcmp+0x18>
 800747c:	e7fb      	b.n	8007476 <__mcmp+0x2a>
 800747e:	2001      	movs	r0, #1
 8007480:	e7f9      	b.n	8007476 <__mcmp+0x2a>
	...

08007484 <__mdiff>:
 8007484:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007488:	4689      	mov	r9, r1
 800748a:	4606      	mov	r6, r0
 800748c:	4611      	mov	r1, r2
 800748e:	4648      	mov	r0, r9
 8007490:	4614      	mov	r4, r2
 8007492:	f7ff ffdb 	bl	800744c <__mcmp>
 8007496:	1e05      	subs	r5, r0, #0
 8007498:	d112      	bne.n	80074c0 <__mdiff+0x3c>
 800749a:	4629      	mov	r1, r5
 800749c:	4630      	mov	r0, r6
 800749e:	f7ff fd5b 	bl	8006f58 <_Balloc>
 80074a2:	4602      	mov	r2, r0
 80074a4:	b928      	cbnz	r0, 80074b2 <__mdiff+0x2e>
 80074a6:	4b3f      	ldr	r3, [pc, #252]	@ (80075a4 <__mdiff+0x120>)
 80074a8:	f240 2137 	movw	r1, #567	@ 0x237
 80074ac:	483e      	ldr	r0, [pc, #248]	@ (80075a8 <__mdiff+0x124>)
 80074ae:	f000 fbf9 	bl	8007ca4 <__assert_func>
 80074b2:	2301      	movs	r3, #1
 80074b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80074b8:	4610      	mov	r0, r2
 80074ba:	b003      	add	sp, #12
 80074bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074c0:	bfbc      	itt	lt
 80074c2:	464b      	movlt	r3, r9
 80074c4:	46a1      	movlt	r9, r4
 80074c6:	4630      	mov	r0, r6
 80074c8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80074cc:	bfba      	itte	lt
 80074ce:	461c      	movlt	r4, r3
 80074d0:	2501      	movlt	r5, #1
 80074d2:	2500      	movge	r5, #0
 80074d4:	f7ff fd40 	bl	8006f58 <_Balloc>
 80074d8:	4602      	mov	r2, r0
 80074da:	b918      	cbnz	r0, 80074e4 <__mdiff+0x60>
 80074dc:	4b31      	ldr	r3, [pc, #196]	@ (80075a4 <__mdiff+0x120>)
 80074de:	f240 2145 	movw	r1, #581	@ 0x245
 80074e2:	e7e3      	b.n	80074ac <__mdiff+0x28>
 80074e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80074e8:	6926      	ldr	r6, [r4, #16]
 80074ea:	60c5      	str	r5, [r0, #12]
 80074ec:	f109 0310 	add.w	r3, r9, #16
 80074f0:	f109 0514 	add.w	r5, r9, #20
 80074f4:	f104 0e14 	add.w	lr, r4, #20
 80074f8:	f100 0b14 	add.w	fp, r0, #20
 80074fc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007500:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007504:	9301      	str	r3, [sp, #4]
 8007506:	46d9      	mov	r9, fp
 8007508:	f04f 0c00 	mov.w	ip, #0
 800750c:	9b01      	ldr	r3, [sp, #4]
 800750e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007512:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007516:	9301      	str	r3, [sp, #4]
 8007518:	fa1f f38a 	uxth.w	r3, sl
 800751c:	4619      	mov	r1, r3
 800751e:	b283      	uxth	r3, r0
 8007520:	1acb      	subs	r3, r1, r3
 8007522:	0c00      	lsrs	r0, r0, #16
 8007524:	4463      	add	r3, ip
 8007526:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800752a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800752e:	b29b      	uxth	r3, r3
 8007530:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007534:	4576      	cmp	r6, lr
 8007536:	f849 3b04 	str.w	r3, [r9], #4
 800753a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800753e:	d8e5      	bhi.n	800750c <__mdiff+0x88>
 8007540:	1b33      	subs	r3, r6, r4
 8007542:	3b15      	subs	r3, #21
 8007544:	f023 0303 	bic.w	r3, r3, #3
 8007548:	3415      	adds	r4, #21
 800754a:	3304      	adds	r3, #4
 800754c:	42a6      	cmp	r6, r4
 800754e:	bf38      	it	cc
 8007550:	2304      	movcc	r3, #4
 8007552:	441d      	add	r5, r3
 8007554:	445b      	add	r3, fp
 8007556:	461e      	mov	r6, r3
 8007558:	462c      	mov	r4, r5
 800755a:	4544      	cmp	r4, r8
 800755c:	d30e      	bcc.n	800757c <__mdiff+0xf8>
 800755e:	f108 0103 	add.w	r1, r8, #3
 8007562:	1b49      	subs	r1, r1, r5
 8007564:	f021 0103 	bic.w	r1, r1, #3
 8007568:	3d03      	subs	r5, #3
 800756a:	45a8      	cmp	r8, r5
 800756c:	bf38      	it	cc
 800756e:	2100      	movcc	r1, #0
 8007570:	440b      	add	r3, r1
 8007572:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007576:	b191      	cbz	r1, 800759e <__mdiff+0x11a>
 8007578:	6117      	str	r7, [r2, #16]
 800757a:	e79d      	b.n	80074b8 <__mdiff+0x34>
 800757c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007580:	46e6      	mov	lr, ip
 8007582:	0c08      	lsrs	r0, r1, #16
 8007584:	fa1c fc81 	uxtah	ip, ip, r1
 8007588:	4471      	add	r1, lr
 800758a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800758e:	b289      	uxth	r1, r1
 8007590:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007594:	f846 1b04 	str.w	r1, [r6], #4
 8007598:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800759c:	e7dd      	b.n	800755a <__mdiff+0xd6>
 800759e:	3f01      	subs	r7, #1
 80075a0:	e7e7      	b.n	8007572 <__mdiff+0xee>
 80075a2:	bf00      	nop
 80075a4:	08007f84 	.word	0x08007f84
 80075a8:	08007f95 	.word	0x08007f95

080075ac <__d2b>:
 80075ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80075b0:	460f      	mov	r7, r1
 80075b2:	2101      	movs	r1, #1
 80075b4:	ec59 8b10 	vmov	r8, r9, d0
 80075b8:	4616      	mov	r6, r2
 80075ba:	f7ff fccd 	bl	8006f58 <_Balloc>
 80075be:	4604      	mov	r4, r0
 80075c0:	b930      	cbnz	r0, 80075d0 <__d2b+0x24>
 80075c2:	4602      	mov	r2, r0
 80075c4:	4b23      	ldr	r3, [pc, #140]	@ (8007654 <__d2b+0xa8>)
 80075c6:	4824      	ldr	r0, [pc, #144]	@ (8007658 <__d2b+0xac>)
 80075c8:	f240 310f 	movw	r1, #783	@ 0x30f
 80075cc:	f000 fb6a 	bl	8007ca4 <__assert_func>
 80075d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80075d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80075d8:	b10d      	cbz	r5, 80075de <__d2b+0x32>
 80075da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80075de:	9301      	str	r3, [sp, #4]
 80075e0:	f1b8 0300 	subs.w	r3, r8, #0
 80075e4:	d023      	beq.n	800762e <__d2b+0x82>
 80075e6:	4668      	mov	r0, sp
 80075e8:	9300      	str	r3, [sp, #0]
 80075ea:	f7ff fd7c 	bl	80070e6 <__lo0bits>
 80075ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 80075f2:	b1d0      	cbz	r0, 800762a <__d2b+0x7e>
 80075f4:	f1c0 0320 	rsb	r3, r0, #32
 80075f8:	fa02 f303 	lsl.w	r3, r2, r3
 80075fc:	430b      	orrs	r3, r1
 80075fe:	40c2      	lsrs	r2, r0
 8007600:	6163      	str	r3, [r4, #20]
 8007602:	9201      	str	r2, [sp, #4]
 8007604:	9b01      	ldr	r3, [sp, #4]
 8007606:	61a3      	str	r3, [r4, #24]
 8007608:	2b00      	cmp	r3, #0
 800760a:	bf0c      	ite	eq
 800760c:	2201      	moveq	r2, #1
 800760e:	2202      	movne	r2, #2
 8007610:	6122      	str	r2, [r4, #16]
 8007612:	b1a5      	cbz	r5, 800763e <__d2b+0x92>
 8007614:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007618:	4405      	add	r5, r0
 800761a:	603d      	str	r5, [r7, #0]
 800761c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007620:	6030      	str	r0, [r6, #0]
 8007622:	4620      	mov	r0, r4
 8007624:	b003      	add	sp, #12
 8007626:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800762a:	6161      	str	r1, [r4, #20]
 800762c:	e7ea      	b.n	8007604 <__d2b+0x58>
 800762e:	a801      	add	r0, sp, #4
 8007630:	f7ff fd59 	bl	80070e6 <__lo0bits>
 8007634:	9b01      	ldr	r3, [sp, #4]
 8007636:	6163      	str	r3, [r4, #20]
 8007638:	3020      	adds	r0, #32
 800763a:	2201      	movs	r2, #1
 800763c:	e7e8      	b.n	8007610 <__d2b+0x64>
 800763e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007642:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007646:	6038      	str	r0, [r7, #0]
 8007648:	6918      	ldr	r0, [r3, #16]
 800764a:	f7ff fd2d 	bl	80070a8 <__hi0bits>
 800764e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007652:	e7e5      	b.n	8007620 <__d2b+0x74>
 8007654:	08007f84 	.word	0x08007f84
 8007658:	08007f95 	.word	0x08007f95

0800765c <__sfputc_r>:
 800765c:	6893      	ldr	r3, [r2, #8]
 800765e:	3b01      	subs	r3, #1
 8007660:	2b00      	cmp	r3, #0
 8007662:	b410      	push	{r4}
 8007664:	6093      	str	r3, [r2, #8]
 8007666:	da08      	bge.n	800767a <__sfputc_r+0x1e>
 8007668:	6994      	ldr	r4, [r2, #24]
 800766a:	42a3      	cmp	r3, r4
 800766c:	db01      	blt.n	8007672 <__sfputc_r+0x16>
 800766e:	290a      	cmp	r1, #10
 8007670:	d103      	bne.n	800767a <__sfputc_r+0x1e>
 8007672:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007676:	f000 ba41 	b.w	8007afc <__swbuf_r>
 800767a:	6813      	ldr	r3, [r2, #0]
 800767c:	1c58      	adds	r0, r3, #1
 800767e:	6010      	str	r0, [r2, #0]
 8007680:	7019      	strb	r1, [r3, #0]
 8007682:	4608      	mov	r0, r1
 8007684:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007688:	4770      	bx	lr

0800768a <__sfputs_r>:
 800768a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800768c:	4606      	mov	r6, r0
 800768e:	460f      	mov	r7, r1
 8007690:	4614      	mov	r4, r2
 8007692:	18d5      	adds	r5, r2, r3
 8007694:	42ac      	cmp	r4, r5
 8007696:	d101      	bne.n	800769c <__sfputs_r+0x12>
 8007698:	2000      	movs	r0, #0
 800769a:	e007      	b.n	80076ac <__sfputs_r+0x22>
 800769c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076a0:	463a      	mov	r2, r7
 80076a2:	4630      	mov	r0, r6
 80076a4:	f7ff ffda 	bl	800765c <__sfputc_r>
 80076a8:	1c43      	adds	r3, r0, #1
 80076aa:	d1f3      	bne.n	8007694 <__sfputs_r+0xa>
 80076ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080076b0 <_vfiprintf_r>:
 80076b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076b4:	460d      	mov	r5, r1
 80076b6:	b09d      	sub	sp, #116	@ 0x74
 80076b8:	4614      	mov	r4, r2
 80076ba:	4698      	mov	r8, r3
 80076bc:	4606      	mov	r6, r0
 80076be:	b118      	cbz	r0, 80076c8 <_vfiprintf_r+0x18>
 80076c0:	6a03      	ldr	r3, [r0, #32]
 80076c2:	b90b      	cbnz	r3, 80076c8 <_vfiprintf_r+0x18>
 80076c4:	f7fe fb3c 	bl	8005d40 <__sinit>
 80076c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80076ca:	07d9      	lsls	r1, r3, #31
 80076cc:	d405      	bmi.n	80076da <_vfiprintf_r+0x2a>
 80076ce:	89ab      	ldrh	r3, [r5, #12]
 80076d0:	059a      	lsls	r2, r3, #22
 80076d2:	d402      	bmi.n	80076da <_vfiprintf_r+0x2a>
 80076d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80076d6:	f7fe fcf0 	bl	80060ba <__retarget_lock_acquire_recursive>
 80076da:	89ab      	ldrh	r3, [r5, #12]
 80076dc:	071b      	lsls	r3, r3, #28
 80076de:	d501      	bpl.n	80076e4 <_vfiprintf_r+0x34>
 80076e0:	692b      	ldr	r3, [r5, #16]
 80076e2:	b99b      	cbnz	r3, 800770c <_vfiprintf_r+0x5c>
 80076e4:	4629      	mov	r1, r5
 80076e6:	4630      	mov	r0, r6
 80076e8:	f000 fa46 	bl	8007b78 <__swsetup_r>
 80076ec:	b170      	cbz	r0, 800770c <_vfiprintf_r+0x5c>
 80076ee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80076f0:	07dc      	lsls	r4, r3, #31
 80076f2:	d504      	bpl.n	80076fe <_vfiprintf_r+0x4e>
 80076f4:	f04f 30ff 	mov.w	r0, #4294967295
 80076f8:	b01d      	add	sp, #116	@ 0x74
 80076fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076fe:	89ab      	ldrh	r3, [r5, #12]
 8007700:	0598      	lsls	r0, r3, #22
 8007702:	d4f7      	bmi.n	80076f4 <_vfiprintf_r+0x44>
 8007704:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007706:	f7fe fcd9 	bl	80060bc <__retarget_lock_release_recursive>
 800770a:	e7f3      	b.n	80076f4 <_vfiprintf_r+0x44>
 800770c:	2300      	movs	r3, #0
 800770e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007710:	2320      	movs	r3, #32
 8007712:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007716:	f8cd 800c 	str.w	r8, [sp, #12]
 800771a:	2330      	movs	r3, #48	@ 0x30
 800771c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80078cc <_vfiprintf_r+0x21c>
 8007720:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007724:	f04f 0901 	mov.w	r9, #1
 8007728:	4623      	mov	r3, r4
 800772a:	469a      	mov	sl, r3
 800772c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007730:	b10a      	cbz	r2, 8007736 <_vfiprintf_r+0x86>
 8007732:	2a25      	cmp	r2, #37	@ 0x25
 8007734:	d1f9      	bne.n	800772a <_vfiprintf_r+0x7a>
 8007736:	ebba 0b04 	subs.w	fp, sl, r4
 800773a:	d00b      	beq.n	8007754 <_vfiprintf_r+0xa4>
 800773c:	465b      	mov	r3, fp
 800773e:	4622      	mov	r2, r4
 8007740:	4629      	mov	r1, r5
 8007742:	4630      	mov	r0, r6
 8007744:	f7ff ffa1 	bl	800768a <__sfputs_r>
 8007748:	3001      	adds	r0, #1
 800774a:	f000 80a7 	beq.w	800789c <_vfiprintf_r+0x1ec>
 800774e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007750:	445a      	add	r2, fp
 8007752:	9209      	str	r2, [sp, #36]	@ 0x24
 8007754:	f89a 3000 	ldrb.w	r3, [sl]
 8007758:	2b00      	cmp	r3, #0
 800775a:	f000 809f 	beq.w	800789c <_vfiprintf_r+0x1ec>
 800775e:	2300      	movs	r3, #0
 8007760:	f04f 32ff 	mov.w	r2, #4294967295
 8007764:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007768:	f10a 0a01 	add.w	sl, sl, #1
 800776c:	9304      	str	r3, [sp, #16]
 800776e:	9307      	str	r3, [sp, #28]
 8007770:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007774:	931a      	str	r3, [sp, #104]	@ 0x68
 8007776:	4654      	mov	r4, sl
 8007778:	2205      	movs	r2, #5
 800777a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800777e:	4853      	ldr	r0, [pc, #332]	@ (80078cc <_vfiprintf_r+0x21c>)
 8007780:	f7f8 fd46 	bl	8000210 <memchr>
 8007784:	9a04      	ldr	r2, [sp, #16]
 8007786:	b9d8      	cbnz	r0, 80077c0 <_vfiprintf_r+0x110>
 8007788:	06d1      	lsls	r1, r2, #27
 800778a:	bf44      	itt	mi
 800778c:	2320      	movmi	r3, #32
 800778e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007792:	0713      	lsls	r3, r2, #28
 8007794:	bf44      	itt	mi
 8007796:	232b      	movmi	r3, #43	@ 0x2b
 8007798:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800779c:	f89a 3000 	ldrb.w	r3, [sl]
 80077a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80077a2:	d015      	beq.n	80077d0 <_vfiprintf_r+0x120>
 80077a4:	9a07      	ldr	r2, [sp, #28]
 80077a6:	4654      	mov	r4, sl
 80077a8:	2000      	movs	r0, #0
 80077aa:	f04f 0c0a 	mov.w	ip, #10
 80077ae:	4621      	mov	r1, r4
 80077b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077b4:	3b30      	subs	r3, #48	@ 0x30
 80077b6:	2b09      	cmp	r3, #9
 80077b8:	d94b      	bls.n	8007852 <_vfiprintf_r+0x1a2>
 80077ba:	b1b0      	cbz	r0, 80077ea <_vfiprintf_r+0x13a>
 80077bc:	9207      	str	r2, [sp, #28]
 80077be:	e014      	b.n	80077ea <_vfiprintf_r+0x13a>
 80077c0:	eba0 0308 	sub.w	r3, r0, r8
 80077c4:	fa09 f303 	lsl.w	r3, r9, r3
 80077c8:	4313      	orrs	r3, r2
 80077ca:	9304      	str	r3, [sp, #16]
 80077cc:	46a2      	mov	sl, r4
 80077ce:	e7d2      	b.n	8007776 <_vfiprintf_r+0xc6>
 80077d0:	9b03      	ldr	r3, [sp, #12]
 80077d2:	1d19      	adds	r1, r3, #4
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	9103      	str	r1, [sp, #12]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	bfbb      	ittet	lt
 80077dc:	425b      	neglt	r3, r3
 80077de:	f042 0202 	orrlt.w	r2, r2, #2
 80077e2:	9307      	strge	r3, [sp, #28]
 80077e4:	9307      	strlt	r3, [sp, #28]
 80077e6:	bfb8      	it	lt
 80077e8:	9204      	strlt	r2, [sp, #16]
 80077ea:	7823      	ldrb	r3, [r4, #0]
 80077ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80077ee:	d10a      	bne.n	8007806 <_vfiprintf_r+0x156>
 80077f0:	7863      	ldrb	r3, [r4, #1]
 80077f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80077f4:	d132      	bne.n	800785c <_vfiprintf_r+0x1ac>
 80077f6:	9b03      	ldr	r3, [sp, #12]
 80077f8:	1d1a      	adds	r2, r3, #4
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	9203      	str	r2, [sp, #12]
 80077fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007802:	3402      	adds	r4, #2
 8007804:	9305      	str	r3, [sp, #20]
 8007806:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80078dc <_vfiprintf_r+0x22c>
 800780a:	7821      	ldrb	r1, [r4, #0]
 800780c:	2203      	movs	r2, #3
 800780e:	4650      	mov	r0, sl
 8007810:	f7f8 fcfe 	bl	8000210 <memchr>
 8007814:	b138      	cbz	r0, 8007826 <_vfiprintf_r+0x176>
 8007816:	9b04      	ldr	r3, [sp, #16]
 8007818:	eba0 000a 	sub.w	r0, r0, sl
 800781c:	2240      	movs	r2, #64	@ 0x40
 800781e:	4082      	lsls	r2, r0
 8007820:	4313      	orrs	r3, r2
 8007822:	3401      	adds	r4, #1
 8007824:	9304      	str	r3, [sp, #16]
 8007826:	f814 1b01 	ldrb.w	r1, [r4], #1
 800782a:	4829      	ldr	r0, [pc, #164]	@ (80078d0 <_vfiprintf_r+0x220>)
 800782c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007830:	2206      	movs	r2, #6
 8007832:	f7f8 fced 	bl	8000210 <memchr>
 8007836:	2800      	cmp	r0, #0
 8007838:	d03f      	beq.n	80078ba <_vfiprintf_r+0x20a>
 800783a:	4b26      	ldr	r3, [pc, #152]	@ (80078d4 <_vfiprintf_r+0x224>)
 800783c:	bb1b      	cbnz	r3, 8007886 <_vfiprintf_r+0x1d6>
 800783e:	9b03      	ldr	r3, [sp, #12]
 8007840:	3307      	adds	r3, #7
 8007842:	f023 0307 	bic.w	r3, r3, #7
 8007846:	3308      	adds	r3, #8
 8007848:	9303      	str	r3, [sp, #12]
 800784a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800784c:	443b      	add	r3, r7
 800784e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007850:	e76a      	b.n	8007728 <_vfiprintf_r+0x78>
 8007852:	fb0c 3202 	mla	r2, ip, r2, r3
 8007856:	460c      	mov	r4, r1
 8007858:	2001      	movs	r0, #1
 800785a:	e7a8      	b.n	80077ae <_vfiprintf_r+0xfe>
 800785c:	2300      	movs	r3, #0
 800785e:	3401      	adds	r4, #1
 8007860:	9305      	str	r3, [sp, #20]
 8007862:	4619      	mov	r1, r3
 8007864:	f04f 0c0a 	mov.w	ip, #10
 8007868:	4620      	mov	r0, r4
 800786a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800786e:	3a30      	subs	r2, #48	@ 0x30
 8007870:	2a09      	cmp	r2, #9
 8007872:	d903      	bls.n	800787c <_vfiprintf_r+0x1cc>
 8007874:	2b00      	cmp	r3, #0
 8007876:	d0c6      	beq.n	8007806 <_vfiprintf_r+0x156>
 8007878:	9105      	str	r1, [sp, #20]
 800787a:	e7c4      	b.n	8007806 <_vfiprintf_r+0x156>
 800787c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007880:	4604      	mov	r4, r0
 8007882:	2301      	movs	r3, #1
 8007884:	e7f0      	b.n	8007868 <_vfiprintf_r+0x1b8>
 8007886:	ab03      	add	r3, sp, #12
 8007888:	9300      	str	r3, [sp, #0]
 800788a:	462a      	mov	r2, r5
 800788c:	4b12      	ldr	r3, [pc, #72]	@ (80078d8 <_vfiprintf_r+0x228>)
 800788e:	a904      	add	r1, sp, #16
 8007890:	4630      	mov	r0, r6
 8007892:	f7fd fe11 	bl	80054b8 <_printf_float>
 8007896:	4607      	mov	r7, r0
 8007898:	1c78      	adds	r0, r7, #1
 800789a:	d1d6      	bne.n	800784a <_vfiprintf_r+0x19a>
 800789c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800789e:	07d9      	lsls	r1, r3, #31
 80078a0:	d405      	bmi.n	80078ae <_vfiprintf_r+0x1fe>
 80078a2:	89ab      	ldrh	r3, [r5, #12]
 80078a4:	059a      	lsls	r2, r3, #22
 80078a6:	d402      	bmi.n	80078ae <_vfiprintf_r+0x1fe>
 80078a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078aa:	f7fe fc07 	bl	80060bc <__retarget_lock_release_recursive>
 80078ae:	89ab      	ldrh	r3, [r5, #12]
 80078b0:	065b      	lsls	r3, r3, #25
 80078b2:	f53f af1f 	bmi.w	80076f4 <_vfiprintf_r+0x44>
 80078b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80078b8:	e71e      	b.n	80076f8 <_vfiprintf_r+0x48>
 80078ba:	ab03      	add	r3, sp, #12
 80078bc:	9300      	str	r3, [sp, #0]
 80078be:	462a      	mov	r2, r5
 80078c0:	4b05      	ldr	r3, [pc, #20]	@ (80078d8 <_vfiprintf_r+0x228>)
 80078c2:	a904      	add	r1, sp, #16
 80078c4:	4630      	mov	r0, r6
 80078c6:	f7fe f88f 	bl	80059e8 <_printf_i>
 80078ca:	e7e4      	b.n	8007896 <_vfiprintf_r+0x1e6>
 80078cc:	080080f0 	.word	0x080080f0
 80078d0:	080080fa 	.word	0x080080fa
 80078d4:	080054b9 	.word	0x080054b9
 80078d8:	0800768b 	.word	0x0800768b
 80078dc:	080080f6 	.word	0x080080f6

080078e0 <__sflush_r>:
 80078e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80078e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078e8:	0716      	lsls	r6, r2, #28
 80078ea:	4605      	mov	r5, r0
 80078ec:	460c      	mov	r4, r1
 80078ee:	d454      	bmi.n	800799a <__sflush_r+0xba>
 80078f0:	684b      	ldr	r3, [r1, #4]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	dc02      	bgt.n	80078fc <__sflush_r+0x1c>
 80078f6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	dd48      	ble.n	800798e <__sflush_r+0xae>
 80078fc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80078fe:	2e00      	cmp	r6, #0
 8007900:	d045      	beq.n	800798e <__sflush_r+0xae>
 8007902:	2300      	movs	r3, #0
 8007904:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007908:	682f      	ldr	r7, [r5, #0]
 800790a:	6a21      	ldr	r1, [r4, #32]
 800790c:	602b      	str	r3, [r5, #0]
 800790e:	d030      	beq.n	8007972 <__sflush_r+0x92>
 8007910:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007912:	89a3      	ldrh	r3, [r4, #12]
 8007914:	0759      	lsls	r1, r3, #29
 8007916:	d505      	bpl.n	8007924 <__sflush_r+0x44>
 8007918:	6863      	ldr	r3, [r4, #4]
 800791a:	1ad2      	subs	r2, r2, r3
 800791c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800791e:	b10b      	cbz	r3, 8007924 <__sflush_r+0x44>
 8007920:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007922:	1ad2      	subs	r2, r2, r3
 8007924:	2300      	movs	r3, #0
 8007926:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007928:	6a21      	ldr	r1, [r4, #32]
 800792a:	4628      	mov	r0, r5
 800792c:	47b0      	blx	r6
 800792e:	1c43      	adds	r3, r0, #1
 8007930:	89a3      	ldrh	r3, [r4, #12]
 8007932:	d106      	bne.n	8007942 <__sflush_r+0x62>
 8007934:	6829      	ldr	r1, [r5, #0]
 8007936:	291d      	cmp	r1, #29
 8007938:	d82b      	bhi.n	8007992 <__sflush_r+0xb2>
 800793a:	4a2a      	ldr	r2, [pc, #168]	@ (80079e4 <__sflush_r+0x104>)
 800793c:	410a      	asrs	r2, r1
 800793e:	07d6      	lsls	r6, r2, #31
 8007940:	d427      	bmi.n	8007992 <__sflush_r+0xb2>
 8007942:	2200      	movs	r2, #0
 8007944:	6062      	str	r2, [r4, #4]
 8007946:	04d9      	lsls	r1, r3, #19
 8007948:	6922      	ldr	r2, [r4, #16]
 800794a:	6022      	str	r2, [r4, #0]
 800794c:	d504      	bpl.n	8007958 <__sflush_r+0x78>
 800794e:	1c42      	adds	r2, r0, #1
 8007950:	d101      	bne.n	8007956 <__sflush_r+0x76>
 8007952:	682b      	ldr	r3, [r5, #0]
 8007954:	b903      	cbnz	r3, 8007958 <__sflush_r+0x78>
 8007956:	6560      	str	r0, [r4, #84]	@ 0x54
 8007958:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800795a:	602f      	str	r7, [r5, #0]
 800795c:	b1b9      	cbz	r1, 800798e <__sflush_r+0xae>
 800795e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007962:	4299      	cmp	r1, r3
 8007964:	d002      	beq.n	800796c <__sflush_r+0x8c>
 8007966:	4628      	mov	r0, r5
 8007968:	f7ff f9f6 	bl	8006d58 <_free_r>
 800796c:	2300      	movs	r3, #0
 800796e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007970:	e00d      	b.n	800798e <__sflush_r+0xae>
 8007972:	2301      	movs	r3, #1
 8007974:	4628      	mov	r0, r5
 8007976:	47b0      	blx	r6
 8007978:	4602      	mov	r2, r0
 800797a:	1c50      	adds	r0, r2, #1
 800797c:	d1c9      	bne.n	8007912 <__sflush_r+0x32>
 800797e:	682b      	ldr	r3, [r5, #0]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d0c6      	beq.n	8007912 <__sflush_r+0x32>
 8007984:	2b1d      	cmp	r3, #29
 8007986:	d001      	beq.n	800798c <__sflush_r+0xac>
 8007988:	2b16      	cmp	r3, #22
 800798a:	d11e      	bne.n	80079ca <__sflush_r+0xea>
 800798c:	602f      	str	r7, [r5, #0]
 800798e:	2000      	movs	r0, #0
 8007990:	e022      	b.n	80079d8 <__sflush_r+0xf8>
 8007992:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007996:	b21b      	sxth	r3, r3
 8007998:	e01b      	b.n	80079d2 <__sflush_r+0xf2>
 800799a:	690f      	ldr	r7, [r1, #16]
 800799c:	2f00      	cmp	r7, #0
 800799e:	d0f6      	beq.n	800798e <__sflush_r+0xae>
 80079a0:	0793      	lsls	r3, r2, #30
 80079a2:	680e      	ldr	r6, [r1, #0]
 80079a4:	bf08      	it	eq
 80079a6:	694b      	ldreq	r3, [r1, #20]
 80079a8:	600f      	str	r7, [r1, #0]
 80079aa:	bf18      	it	ne
 80079ac:	2300      	movne	r3, #0
 80079ae:	eba6 0807 	sub.w	r8, r6, r7
 80079b2:	608b      	str	r3, [r1, #8]
 80079b4:	f1b8 0f00 	cmp.w	r8, #0
 80079b8:	dde9      	ble.n	800798e <__sflush_r+0xae>
 80079ba:	6a21      	ldr	r1, [r4, #32]
 80079bc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80079be:	4643      	mov	r3, r8
 80079c0:	463a      	mov	r2, r7
 80079c2:	4628      	mov	r0, r5
 80079c4:	47b0      	blx	r6
 80079c6:	2800      	cmp	r0, #0
 80079c8:	dc08      	bgt.n	80079dc <__sflush_r+0xfc>
 80079ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079d2:	81a3      	strh	r3, [r4, #12]
 80079d4:	f04f 30ff 	mov.w	r0, #4294967295
 80079d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079dc:	4407      	add	r7, r0
 80079de:	eba8 0800 	sub.w	r8, r8, r0
 80079e2:	e7e7      	b.n	80079b4 <__sflush_r+0xd4>
 80079e4:	dfbffffe 	.word	0xdfbffffe

080079e8 <_fflush_r>:
 80079e8:	b538      	push	{r3, r4, r5, lr}
 80079ea:	690b      	ldr	r3, [r1, #16]
 80079ec:	4605      	mov	r5, r0
 80079ee:	460c      	mov	r4, r1
 80079f0:	b913      	cbnz	r3, 80079f8 <_fflush_r+0x10>
 80079f2:	2500      	movs	r5, #0
 80079f4:	4628      	mov	r0, r5
 80079f6:	bd38      	pop	{r3, r4, r5, pc}
 80079f8:	b118      	cbz	r0, 8007a02 <_fflush_r+0x1a>
 80079fa:	6a03      	ldr	r3, [r0, #32]
 80079fc:	b90b      	cbnz	r3, 8007a02 <_fflush_r+0x1a>
 80079fe:	f7fe f99f 	bl	8005d40 <__sinit>
 8007a02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d0f3      	beq.n	80079f2 <_fflush_r+0xa>
 8007a0a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007a0c:	07d0      	lsls	r0, r2, #31
 8007a0e:	d404      	bmi.n	8007a1a <_fflush_r+0x32>
 8007a10:	0599      	lsls	r1, r3, #22
 8007a12:	d402      	bmi.n	8007a1a <_fflush_r+0x32>
 8007a14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a16:	f7fe fb50 	bl	80060ba <__retarget_lock_acquire_recursive>
 8007a1a:	4628      	mov	r0, r5
 8007a1c:	4621      	mov	r1, r4
 8007a1e:	f7ff ff5f 	bl	80078e0 <__sflush_r>
 8007a22:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007a24:	07da      	lsls	r2, r3, #31
 8007a26:	4605      	mov	r5, r0
 8007a28:	d4e4      	bmi.n	80079f4 <_fflush_r+0xc>
 8007a2a:	89a3      	ldrh	r3, [r4, #12]
 8007a2c:	059b      	lsls	r3, r3, #22
 8007a2e:	d4e1      	bmi.n	80079f4 <_fflush_r+0xc>
 8007a30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a32:	f7fe fb43 	bl	80060bc <__retarget_lock_release_recursive>
 8007a36:	e7dd      	b.n	80079f4 <_fflush_r+0xc>

08007a38 <__swhatbuf_r>:
 8007a38:	b570      	push	{r4, r5, r6, lr}
 8007a3a:	460c      	mov	r4, r1
 8007a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a40:	2900      	cmp	r1, #0
 8007a42:	b096      	sub	sp, #88	@ 0x58
 8007a44:	4615      	mov	r5, r2
 8007a46:	461e      	mov	r6, r3
 8007a48:	da0d      	bge.n	8007a66 <__swhatbuf_r+0x2e>
 8007a4a:	89a3      	ldrh	r3, [r4, #12]
 8007a4c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007a50:	f04f 0100 	mov.w	r1, #0
 8007a54:	bf14      	ite	ne
 8007a56:	2340      	movne	r3, #64	@ 0x40
 8007a58:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007a5c:	2000      	movs	r0, #0
 8007a5e:	6031      	str	r1, [r6, #0]
 8007a60:	602b      	str	r3, [r5, #0]
 8007a62:	b016      	add	sp, #88	@ 0x58
 8007a64:	bd70      	pop	{r4, r5, r6, pc}
 8007a66:	466a      	mov	r2, sp
 8007a68:	f000 f8dc 	bl	8007c24 <_fstat_r>
 8007a6c:	2800      	cmp	r0, #0
 8007a6e:	dbec      	blt.n	8007a4a <__swhatbuf_r+0x12>
 8007a70:	9901      	ldr	r1, [sp, #4]
 8007a72:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007a76:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007a7a:	4259      	negs	r1, r3
 8007a7c:	4159      	adcs	r1, r3
 8007a7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007a82:	e7eb      	b.n	8007a5c <__swhatbuf_r+0x24>

08007a84 <__smakebuf_r>:
 8007a84:	898b      	ldrh	r3, [r1, #12]
 8007a86:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a88:	079d      	lsls	r5, r3, #30
 8007a8a:	4606      	mov	r6, r0
 8007a8c:	460c      	mov	r4, r1
 8007a8e:	d507      	bpl.n	8007aa0 <__smakebuf_r+0x1c>
 8007a90:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007a94:	6023      	str	r3, [r4, #0]
 8007a96:	6123      	str	r3, [r4, #16]
 8007a98:	2301      	movs	r3, #1
 8007a9a:	6163      	str	r3, [r4, #20]
 8007a9c:	b003      	add	sp, #12
 8007a9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007aa0:	ab01      	add	r3, sp, #4
 8007aa2:	466a      	mov	r2, sp
 8007aa4:	f7ff ffc8 	bl	8007a38 <__swhatbuf_r>
 8007aa8:	9f00      	ldr	r7, [sp, #0]
 8007aaa:	4605      	mov	r5, r0
 8007aac:	4639      	mov	r1, r7
 8007aae:	4630      	mov	r0, r6
 8007ab0:	f7ff f9c6 	bl	8006e40 <_malloc_r>
 8007ab4:	b948      	cbnz	r0, 8007aca <__smakebuf_r+0x46>
 8007ab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007aba:	059a      	lsls	r2, r3, #22
 8007abc:	d4ee      	bmi.n	8007a9c <__smakebuf_r+0x18>
 8007abe:	f023 0303 	bic.w	r3, r3, #3
 8007ac2:	f043 0302 	orr.w	r3, r3, #2
 8007ac6:	81a3      	strh	r3, [r4, #12]
 8007ac8:	e7e2      	b.n	8007a90 <__smakebuf_r+0xc>
 8007aca:	89a3      	ldrh	r3, [r4, #12]
 8007acc:	6020      	str	r0, [r4, #0]
 8007ace:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ad2:	81a3      	strh	r3, [r4, #12]
 8007ad4:	9b01      	ldr	r3, [sp, #4]
 8007ad6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007ada:	b15b      	cbz	r3, 8007af4 <__smakebuf_r+0x70>
 8007adc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ae0:	4630      	mov	r0, r6
 8007ae2:	f000 f8b1 	bl	8007c48 <_isatty_r>
 8007ae6:	b128      	cbz	r0, 8007af4 <__smakebuf_r+0x70>
 8007ae8:	89a3      	ldrh	r3, [r4, #12]
 8007aea:	f023 0303 	bic.w	r3, r3, #3
 8007aee:	f043 0301 	orr.w	r3, r3, #1
 8007af2:	81a3      	strh	r3, [r4, #12]
 8007af4:	89a3      	ldrh	r3, [r4, #12]
 8007af6:	431d      	orrs	r5, r3
 8007af8:	81a5      	strh	r5, [r4, #12]
 8007afa:	e7cf      	b.n	8007a9c <__smakebuf_r+0x18>

08007afc <__swbuf_r>:
 8007afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007afe:	460e      	mov	r6, r1
 8007b00:	4614      	mov	r4, r2
 8007b02:	4605      	mov	r5, r0
 8007b04:	b118      	cbz	r0, 8007b0e <__swbuf_r+0x12>
 8007b06:	6a03      	ldr	r3, [r0, #32]
 8007b08:	b90b      	cbnz	r3, 8007b0e <__swbuf_r+0x12>
 8007b0a:	f7fe f919 	bl	8005d40 <__sinit>
 8007b0e:	69a3      	ldr	r3, [r4, #24]
 8007b10:	60a3      	str	r3, [r4, #8]
 8007b12:	89a3      	ldrh	r3, [r4, #12]
 8007b14:	071a      	lsls	r2, r3, #28
 8007b16:	d501      	bpl.n	8007b1c <__swbuf_r+0x20>
 8007b18:	6923      	ldr	r3, [r4, #16]
 8007b1a:	b943      	cbnz	r3, 8007b2e <__swbuf_r+0x32>
 8007b1c:	4621      	mov	r1, r4
 8007b1e:	4628      	mov	r0, r5
 8007b20:	f000 f82a 	bl	8007b78 <__swsetup_r>
 8007b24:	b118      	cbz	r0, 8007b2e <__swbuf_r+0x32>
 8007b26:	f04f 37ff 	mov.w	r7, #4294967295
 8007b2a:	4638      	mov	r0, r7
 8007b2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b2e:	6823      	ldr	r3, [r4, #0]
 8007b30:	6922      	ldr	r2, [r4, #16]
 8007b32:	1a98      	subs	r0, r3, r2
 8007b34:	6963      	ldr	r3, [r4, #20]
 8007b36:	b2f6      	uxtb	r6, r6
 8007b38:	4283      	cmp	r3, r0
 8007b3a:	4637      	mov	r7, r6
 8007b3c:	dc05      	bgt.n	8007b4a <__swbuf_r+0x4e>
 8007b3e:	4621      	mov	r1, r4
 8007b40:	4628      	mov	r0, r5
 8007b42:	f7ff ff51 	bl	80079e8 <_fflush_r>
 8007b46:	2800      	cmp	r0, #0
 8007b48:	d1ed      	bne.n	8007b26 <__swbuf_r+0x2a>
 8007b4a:	68a3      	ldr	r3, [r4, #8]
 8007b4c:	3b01      	subs	r3, #1
 8007b4e:	60a3      	str	r3, [r4, #8]
 8007b50:	6823      	ldr	r3, [r4, #0]
 8007b52:	1c5a      	adds	r2, r3, #1
 8007b54:	6022      	str	r2, [r4, #0]
 8007b56:	701e      	strb	r6, [r3, #0]
 8007b58:	6962      	ldr	r2, [r4, #20]
 8007b5a:	1c43      	adds	r3, r0, #1
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	d004      	beq.n	8007b6a <__swbuf_r+0x6e>
 8007b60:	89a3      	ldrh	r3, [r4, #12]
 8007b62:	07db      	lsls	r3, r3, #31
 8007b64:	d5e1      	bpl.n	8007b2a <__swbuf_r+0x2e>
 8007b66:	2e0a      	cmp	r6, #10
 8007b68:	d1df      	bne.n	8007b2a <__swbuf_r+0x2e>
 8007b6a:	4621      	mov	r1, r4
 8007b6c:	4628      	mov	r0, r5
 8007b6e:	f7ff ff3b 	bl	80079e8 <_fflush_r>
 8007b72:	2800      	cmp	r0, #0
 8007b74:	d0d9      	beq.n	8007b2a <__swbuf_r+0x2e>
 8007b76:	e7d6      	b.n	8007b26 <__swbuf_r+0x2a>

08007b78 <__swsetup_r>:
 8007b78:	b538      	push	{r3, r4, r5, lr}
 8007b7a:	4b29      	ldr	r3, [pc, #164]	@ (8007c20 <__swsetup_r+0xa8>)
 8007b7c:	4605      	mov	r5, r0
 8007b7e:	6818      	ldr	r0, [r3, #0]
 8007b80:	460c      	mov	r4, r1
 8007b82:	b118      	cbz	r0, 8007b8c <__swsetup_r+0x14>
 8007b84:	6a03      	ldr	r3, [r0, #32]
 8007b86:	b90b      	cbnz	r3, 8007b8c <__swsetup_r+0x14>
 8007b88:	f7fe f8da 	bl	8005d40 <__sinit>
 8007b8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b90:	0719      	lsls	r1, r3, #28
 8007b92:	d422      	bmi.n	8007bda <__swsetup_r+0x62>
 8007b94:	06da      	lsls	r2, r3, #27
 8007b96:	d407      	bmi.n	8007ba8 <__swsetup_r+0x30>
 8007b98:	2209      	movs	r2, #9
 8007b9a:	602a      	str	r2, [r5, #0]
 8007b9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ba0:	81a3      	strh	r3, [r4, #12]
 8007ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ba6:	e033      	b.n	8007c10 <__swsetup_r+0x98>
 8007ba8:	0758      	lsls	r0, r3, #29
 8007baa:	d512      	bpl.n	8007bd2 <__swsetup_r+0x5a>
 8007bac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007bae:	b141      	cbz	r1, 8007bc2 <__swsetup_r+0x4a>
 8007bb0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007bb4:	4299      	cmp	r1, r3
 8007bb6:	d002      	beq.n	8007bbe <__swsetup_r+0x46>
 8007bb8:	4628      	mov	r0, r5
 8007bba:	f7ff f8cd 	bl	8006d58 <_free_r>
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	6363      	str	r3, [r4, #52]	@ 0x34
 8007bc2:	89a3      	ldrh	r3, [r4, #12]
 8007bc4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007bc8:	81a3      	strh	r3, [r4, #12]
 8007bca:	2300      	movs	r3, #0
 8007bcc:	6063      	str	r3, [r4, #4]
 8007bce:	6923      	ldr	r3, [r4, #16]
 8007bd0:	6023      	str	r3, [r4, #0]
 8007bd2:	89a3      	ldrh	r3, [r4, #12]
 8007bd4:	f043 0308 	orr.w	r3, r3, #8
 8007bd8:	81a3      	strh	r3, [r4, #12]
 8007bda:	6923      	ldr	r3, [r4, #16]
 8007bdc:	b94b      	cbnz	r3, 8007bf2 <__swsetup_r+0x7a>
 8007bde:	89a3      	ldrh	r3, [r4, #12]
 8007be0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007be4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007be8:	d003      	beq.n	8007bf2 <__swsetup_r+0x7a>
 8007bea:	4621      	mov	r1, r4
 8007bec:	4628      	mov	r0, r5
 8007bee:	f7ff ff49 	bl	8007a84 <__smakebuf_r>
 8007bf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bf6:	f013 0201 	ands.w	r2, r3, #1
 8007bfa:	d00a      	beq.n	8007c12 <__swsetup_r+0x9a>
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	60a2      	str	r2, [r4, #8]
 8007c00:	6962      	ldr	r2, [r4, #20]
 8007c02:	4252      	negs	r2, r2
 8007c04:	61a2      	str	r2, [r4, #24]
 8007c06:	6922      	ldr	r2, [r4, #16]
 8007c08:	b942      	cbnz	r2, 8007c1c <__swsetup_r+0xa4>
 8007c0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007c0e:	d1c5      	bne.n	8007b9c <__swsetup_r+0x24>
 8007c10:	bd38      	pop	{r3, r4, r5, pc}
 8007c12:	0799      	lsls	r1, r3, #30
 8007c14:	bf58      	it	pl
 8007c16:	6962      	ldrpl	r2, [r4, #20]
 8007c18:	60a2      	str	r2, [r4, #8]
 8007c1a:	e7f4      	b.n	8007c06 <__swsetup_r+0x8e>
 8007c1c:	2000      	movs	r0, #0
 8007c1e:	e7f7      	b.n	8007c10 <__swsetup_r+0x98>
 8007c20:	20000028 	.word	0x20000028

08007c24 <_fstat_r>:
 8007c24:	b538      	push	{r3, r4, r5, lr}
 8007c26:	4d07      	ldr	r5, [pc, #28]	@ (8007c44 <_fstat_r+0x20>)
 8007c28:	2300      	movs	r3, #0
 8007c2a:	4604      	mov	r4, r0
 8007c2c:	4608      	mov	r0, r1
 8007c2e:	4611      	mov	r1, r2
 8007c30:	602b      	str	r3, [r5, #0]
 8007c32:	f7f9 ff00 	bl	8001a36 <_fstat>
 8007c36:	1c43      	adds	r3, r0, #1
 8007c38:	d102      	bne.n	8007c40 <_fstat_r+0x1c>
 8007c3a:	682b      	ldr	r3, [r5, #0]
 8007c3c:	b103      	cbz	r3, 8007c40 <_fstat_r+0x1c>
 8007c3e:	6023      	str	r3, [r4, #0]
 8007c40:	bd38      	pop	{r3, r4, r5, pc}
 8007c42:	bf00      	nop
 8007c44:	20000478 	.word	0x20000478

08007c48 <_isatty_r>:
 8007c48:	b538      	push	{r3, r4, r5, lr}
 8007c4a:	4d06      	ldr	r5, [pc, #24]	@ (8007c64 <_isatty_r+0x1c>)
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	4604      	mov	r4, r0
 8007c50:	4608      	mov	r0, r1
 8007c52:	602b      	str	r3, [r5, #0]
 8007c54:	f7f9 feff 	bl	8001a56 <_isatty>
 8007c58:	1c43      	adds	r3, r0, #1
 8007c5a:	d102      	bne.n	8007c62 <_isatty_r+0x1a>
 8007c5c:	682b      	ldr	r3, [r5, #0]
 8007c5e:	b103      	cbz	r3, 8007c62 <_isatty_r+0x1a>
 8007c60:	6023      	str	r3, [r4, #0]
 8007c62:	bd38      	pop	{r3, r4, r5, pc}
 8007c64:	20000478 	.word	0x20000478

08007c68 <_sbrk_r>:
 8007c68:	b538      	push	{r3, r4, r5, lr}
 8007c6a:	4d06      	ldr	r5, [pc, #24]	@ (8007c84 <_sbrk_r+0x1c>)
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	4604      	mov	r4, r0
 8007c70:	4608      	mov	r0, r1
 8007c72:	602b      	str	r3, [r5, #0]
 8007c74:	f7f9 ff08 	bl	8001a88 <_sbrk>
 8007c78:	1c43      	adds	r3, r0, #1
 8007c7a:	d102      	bne.n	8007c82 <_sbrk_r+0x1a>
 8007c7c:	682b      	ldr	r3, [r5, #0]
 8007c7e:	b103      	cbz	r3, 8007c82 <_sbrk_r+0x1a>
 8007c80:	6023      	str	r3, [r4, #0]
 8007c82:	bd38      	pop	{r3, r4, r5, pc}
 8007c84:	20000478 	.word	0x20000478

08007c88 <memcpy>:
 8007c88:	440a      	add	r2, r1
 8007c8a:	4291      	cmp	r1, r2
 8007c8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c90:	d100      	bne.n	8007c94 <memcpy+0xc>
 8007c92:	4770      	bx	lr
 8007c94:	b510      	push	{r4, lr}
 8007c96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c9e:	4291      	cmp	r1, r2
 8007ca0:	d1f9      	bne.n	8007c96 <memcpy+0xe>
 8007ca2:	bd10      	pop	{r4, pc}

08007ca4 <__assert_func>:
 8007ca4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007ca6:	4614      	mov	r4, r2
 8007ca8:	461a      	mov	r2, r3
 8007caa:	4b09      	ldr	r3, [pc, #36]	@ (8007cd0 <__assert_func+0x2c>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4605      	mov	r5, r0
 8007cb0:	68d8      	ldr	r0, [r3, #12]
 8007cb2:	b954      	cbnz	r4, 8007cca <__assert_func+0x26>
 8007cb4:	4b07      	ldr	r3, [pc, #28]	@ (8007cd4 <__assert_func+0x30>)
 8007cb6:	461c      	mov	r4, r3
 8007cb8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007cbc:	9100      	str	r1, [sp, #0]
 8007cbe:	462b      	mov	r3, r5
 8007cc0:	4905      	ldr	r1, [pc, #20]	@ (8007cd8 <__assert_func+0x34>)
 8007cc2:	f000 f841 	bl	8007d48 <fiprintf>
 8007cc6:	f000 f851 	bl	8007d6c <abort>
 8007cca:	4b04      	ldr	r3, [pc, #16]	@ (8007cdc <__assert_func+0x38>)
 8007ccc:	e7f4      	b.n	8007cb8 <__assert_func+0x14>
 8007cce:	bf00      	nop
 8007cd0:	20000028 	.word	0x20000028
 8007cd4:	08008146 	.word	0x08008146
 8007cd8:	08008118 	.word	0x08008118
 8007cdc:	0800810b 	.word	0x0800810b

08007ce0 <_calloc_r>:
 8007ce0:	b570      	push	{r4, r5, r6, lr}
 8007ce2:	fba1 5402 	umull	r5, r4, r1, r2
 8007ce6:	b93c      	cbnz	r4, 8007cf8 <_calloc_r+0x18>
 8007ce8:	4629      	mov	r1, r5
 8007cea:	f7ff f8a9 	bl	8006e40 <_malloc_r>
 8007cee:	4606      	mov	r6, r0
 8007cf0:	b928      	cbnz	r0, 8007cfe <_calloc_r+0x1e>
 8007cf2:	2600      	movs	r6, #0
 8007cf4:	4630      	mov	r0, r6
 8007cf6:	bd70      	pop	{r4, r5, r6, pc}
 8007cf8:	220c      	movs	r2, #12
 8007cfa:	6002      	str	r2, [r0, #0]
 8007cfc:	e7f9      	b.n	8007cf2 <_calloc_r+0x12>
 8007cfe:	462a      	mov	r2, r5
 8007d00:	4621      	mov	r1, r4
 8007d02:	f7fe f95c 	bl	8005fbe <memset>
 8007d06:	e7f5      	b.n	8007cf4 <_calloc_r+0x14>

08007d08 <__ascii_mbtowc>:
 8007d08:	b082      	sub	sp, #8
 8007d0a:	b901      	cbnz	r1, 8007d0e <__ascii_mbtowc+0x6>
 8007d0c:	a901      	add	r1, sp, #4
 8007d0e:	b142      	cbz	r2, 8007d22 <__ascii_mbtowc+0x1a>
 8007d10:	b14b      	cbz	r3, 8007d26 <__ascii_mbtowc+0x1e>
 8007d12:	7813      	ldrb	r3, [r2, #0]
 8007d14:	600b      	str	r3, [r1, #0]
 8007d16:	7812      	ldrb	r2, [r2, #0]
 8007d18:	1e10      	subs	r0, r2, #0
 8007d1a:	bf18      	it	ne
 8007d1c:	2001      	movne	r0, #1
 8007d1e:	b002      	add	sp, #8
 8007d20:	4770      	bx	lr
 8007d22:	4610      	mov	r0, r2
 8007d24:	e7fb      	b.n	8007d1e <__ascii_mbtowc+0x16>
 8007d26:	f06f 0001 	mvn.w	r0, #1
 8007d2a:	e7f8      	b.n	8007d1e <__ascii_mbtowc+0x16>

08007d2c <__ascii_wctomb>:
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	4608      	mov	r0, r1
 8007d30:	b141      	cbz	r1, 8007d44 <__ascii_wctomb+0x18>
 8007d32:	2aff      	cmp	r2, #255	@ 0xff
 8007d34:	d904      	bls.n	8007d40 <__ascii_wctomb+0x14>
 8007d36:	228a      	movs	r2, #138	@ 0x8a
 8007d38:	601a      	str	r2, [r3, #0]
 8007d3a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d3e:	4770      	bx	lr
 8007d40:	700a      	strb	r2, [r1, #0]
 8007d42:	2001      	movs	r0, #1
 8007d44:	4770      	bx	lr
	...

08007d48 <fiprintf>:
 8007d48:	b40e      	push	{r1, r2, r3}
 8007d4a:	b503      	push	{r0, r1, lr}
 8007d4c:	4601      	mov	r1, r0
 8007d4e:	ab03      	add	r3, sp, #12
 8007d50:	4805      	ldr	r0, [pc, #20]	@ (8007d68 <fiprintf+0x20>)
 8007d52:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d56:	6800      	ldr	r0, [r0, #0]
 8007d58:	9301      	str	r3, [sp, #4]
 8007d5a:	f7ff fca9 	bl	80076b0 <_vfiprintf_r>
 8007d5e:	b002      	add	sp, #8
 8007d60:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d64:	b003      	add	sp, #12
 8007d66:	4770      	bx	lr
 8007d68:	20000028 	.word	0x20000028

08007d6c <abort>:
 8007d6c:	b508      	push	{r3, lr}
 8007d6e:	2006      	movs	r0, #6
 8007d70:	f000 f82c 	bl	8007dcc <raise>
 8007d74:	2001      	movs	r0, #1
 8007d76:	f7f9 fe0e 	bl	8001996 <_exit>

08007d7a <_raise_r>:
 8007d7a:	291f      	cmp	r1, #31
 8007d7c:	b538      	push	{r3, r4, r5, lr}
 8007d7e:	4605      	mov	r5, r0
 8007d80:	460c      	mov	r4, r1
 8007d82:	d904      	bls.n	8007d8e <_raise_r+0x14>
 8007d84:	2316      	movs	r3, #22
 8007d86:	6003      	str	r3, [r0, #0]
 8007d88:	f04f 30ff 	mov.w	r0, #4294967295
 8007d8c:	bd38      	pop	{r3, r4, r5, pc}
 8007d8e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007d90:	b112      	cbz	r2, 8007d98 <_raise_r+0x1e>
 8007d92:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007d96:	b94b      	cbnz	r3, 8007dac <_raise_r+0x32>
 8007d98:	4628      	mov	r0, r5
 8007d9a:	f000 f831 	bl	8007e00 <_getpid_r>
 8007d9e:	4622      	mov	r2, r4
 8007da0:	4601      	mov	r1, r0
 8007da2:	4628      	mov	r0, r5
 8007da4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007da8:	f000 b818 	b.w	8007ddc <_kill_r>
 8007dac:	2b01      	cmp	r3, #1
 8007dae:	d00a      	beq.n	8007dc6 <_raise_r+0x4c>
 8007db0:	1c59      	adds	r1, r3, #1
 8007db2:	d103      	bne.n	8007dbc <_raise_r+0x42>
 8007db4:	2316      	movs	r3, #22
 8007db6:	6003      	str	r3, [r0, #0]
 8007db8:	2001      	movs	r0, #1
 8007dba:	e7e7      	b.n	8007d8c <_raise_r+0x12>
 8007dbc:	2100      	movs	r1, #0
 8007dbe:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007dc2:	4620      	mov	r0, r4
 8007dc4:	4798      	blx	r3
 8007dc6:	2000      	movs	r0, #0
 8007dc8:	e7e0      	b.n	8007d8c <_raise_r+0x12>
	...

08007dcc <raise>:
 8007dcc:	4b02      	ldr	r3, [pc, #8]	@ (8007dd8 <raise+0xc>)
 8007dce:	4601      	mov	r1, r0
 8007dd0:	6818      	ldr	r0, [r3, #0]
 8007dd2:	f7ff bfd2 	b.w	8007d7a <_raise_r>
 8007dd6:	bf00      	nop
 8007dd8:	20000028 	.word	0x20000028

08007ddc <_kill_r>:
 8007ddc:	b538      	push	{r3, r4, r5, lr}
 8007dde:	4d07      	ldr	r5, [pc, #28]	@ (8007dfc <_kill_r+0x20>)
 8007de0:	2300      	movs	r3, #0
 8007de2:	4604      	mov	r4, r0
 8007de4:	4608      	mov	r0, r1
 8007de6:	4611      	mov	r1, r2
 8007de8:	602b      	str	r3, [r5, #0]
 8007dea:	f7f9 fdc4 	bl	8001976 <_kill>
 8007dee:	1c43      	adds	r3, r0, #1
 8007df0:	d102      	bne.n	8007df8 <_kill_r+0x1c>
 8007df2:	682b      	ldr	r3, [r5, #0]
 8007df4:	b103      	cbz	r3, 8007df8 <_kill_r+0x1c>
 8007df6:	6023      	str	r3, [r4, #0]
 8007df8:	bd38      	pop	{r3, r4, r5, pc}
 8007dfa:	bf00      	nop
 8007dfc:	20000478 	.word	0x20000478

08007e00 <_getpid_r>:
 8007e00:	f7f9 bdb1 	b.w	8001966 <_getpid>

08007e04 <_init>:
 8007e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e06:	bf00      	nop
 8007e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e0a:	bc08      	pop	{r3}
 8007e0c:	469e      	mov	lr, r3
 8007e0e:	4770      	bx	lr

08007e10 <_fini>:
 8007e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e12:	bf00      	nop
 8007e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e16:	bc08      	pop	{r3}
 8007e18:	469e      	mov	lr, r3
 8007e1a:	4770      	bx	lr
