{
  "module_name": "s1d13xxxfb.h",
  "hash_id": "671cc4cedcee6570999c81c8f2e587439b5dcc69379a16c2dbe8b13cfbc75a44",
  "original_prompt": "Ingested from linux-6.6.14/include/video/s1d13xxxfb.h",
  "human_readable_source": " \n\n#ifndef\tS1D13XXXFB_H\n#define\tS1D13XXXFB_H\n\n#define S1D_PALETTE_SIZE\t\t256\n#define S1D_FBID\t\t\t\"S1D13xxx\"\n#define S1D_DEVICENAME\t\t\t\"s1d13xxxfb\"\n\n \n#define S1D13505_PROD_ID\t\t0x3\t \n#define S1D13506_PROD_ID\t\t0x4\t \n#define S1D13806_PROD_ID\t\t0x7\t \n\n \n#define S1DREG_REV_CODE\t\t\t0x0000\t \n#define S1DREG_MISC\t\t\t0x0001\t \n#define S1DREG_GPIO_CNF0\t\t0x0004\t \n#define S1DREG_GPIO_CNF1\t\t0x0005\t \n#define S1DREG_GPIO_CTL0\t\t0x0008\t \n#define S1DREG_GPIO_CTL1\t\t0x0009\t \n#define S1DREG_CNF_STATUS\t\t0x000C\t \n#define S1DREG_CLK_CNF\t\t\t0x0010\t \n#define S1DREG_LCD_CLK_CNF\t\t0x0014\t \n#define S1DREG_CRT_CLK_CNF\t\t0x0018\t \n#define S1DREG_MPLUG_CLK_CNF\t\t0x001C\t \n#define S1DREG_CPU2MEM_WST_SEL\t\t0x001E\t \n#define S1DREG_MEM_CNF\t\t\t0x0020\t \n#define S1DREG_SDRAM_REF_RATE\t\t0x0021\t \n#define S1DREG_SDRAM_TC0\t\t0x002A\t \n#define S1DREG_SDRAM_TC1\t\t0x002B\t \n#define S1DREG_PANEL_TYPE\t\t0x0030\t \n#define S1DREG_MOD_RATE\t\t\t0x0031\t \n#define S1DREG_LCD_DISP_HWIDTH\t\t0x0032\t \n#define S1DREG_LCD_NDISP_HPER\t\t0x0034\t \n#define S1DREG_TFT_FPLINE_START\t\t0x0035\t \n#define S1DREG_TFT_FPLINE_PWIDTH\t0x0036\t \n#define S1DREG_LCD_DISP_VHEIGHT0\t0x0038\t \n#define S1DREG_LCD_DISP_VHEIGHT1\t0x0039\t \n#define S1DREG_LCD_NDISP_VPER\t\t0x003A\t \n#define S1DREG_TFT_FPFRAME_START\t0x003B\t \n#define S1DREG_TFT_FPFRAME_PWIDTH\t0x003C\t \n#define S1DREG_LCD_DISP_MODE\t\t0x0040\t \n#define S1DREG_LCD_MISC\t\t\t0x0041\t \n#define S1DREG_LCD_DISP_START0\t\t0x0042\t \n#define S1DREG_LCD_DISP_START1\t\t0x0043\t \n#define S1DREG_LCD_DISP_START2\t\t0x0044\t \n#define S1DREG_LCD_MEM_OFF0\t\t0x0046\t \n#define S1DREG_LCD_MEM_OFF1\t\t0x0047\t \n#define S1DREG_LCD_PIX_PAN\t\t0x0048\t \n#define S1DREG_LCD_DISP_FIFO_HTC\t0x004A\t \n#define S1DREG_LCD_DISP_FIFO_LTC\t0x004B\t \n#define S1DREG_CRT_DISP_HWIDTH\t\t0x0050\t \n#define S1DREG_CRT_NDISP_HPER\t\t0x0052\t \n#define S1DREG_CRT_HRTC_START\t\t0x0053\t \n#define S1DREG_CRT_HRTC_PWIDTH\t\t0x0054\t \n#define S1DREG_CRT_DISP_VHEIGHT0\t0x0056\t \n#define S1DREG_CRT_DISP_VHEIGHT1\t0x0057\t \n#define S1DREG_CRT_NDISP_VPER\t\t0x0058\t \n#define S1DREG_CRT_VRTC_START\t\t0x0059\t \n#define S1DREG_CRT_VRTC_PWIDTH\t\t0x005A\t \n#define S1DREG_TV_OUT_CTL\t\t0x005B\t \n#define S1DREG_CRT_DISP_MODE\t\t0x0060\t \n#define S1DREG_CRT_DISP_START0\t\t0x0062\t \n#define S1DREG_CRT_DISP_START1\t\t0x0063\t \n#define S1DREG_CRT_DISP_START2\t\t0x0064\t \n#define S1DREG_CRT_MEM_OFF0\t\t0x0066\t \n#define S1DREG_CRT_MEM_OFF1\t\t0x0067\t \n#define S1DREG_CRT_PIX_PAN\t\t0x0068\t \n#define S1DREG_CRT_DISP_FIFO_HTC\t0x006A\t \n#define S1DREG_CRT_DISP_FIFO_LTC\t0x006B\t \n#define S1DREG_LCD_CUR_CTL\t\t0x0070\t \n#define S1DREG_LCD_CUR_START\t\t0x0071\t \n#define S1DREG_LCD_CUR_XPOS0\t\t0x0072\t \n#define S1DREG_LCD_CUR_XPOS1\t\t0x0073\t \n#define S1DREG_LCD_CUR_YPOS0\t\t0x0074\t \n#define S1DREG_LCD_CUR_YPOS1\t\t0x0075\t \n#define S1DREG_LCD_CUR_BCTL0\t\t0x0076\t \n#define S1DREG_LCD_CUR_GCTL0\t\t0x0077\t \n#define S1DREG_LCD_CUR_RCTL0\t\t0x0078\t \n#define S1DREG_LCD_CUR_BCTL1\t\t0x007A\t \n#define S1DREG_LCD_CUR_GCTL1\t\t0x007B\t \n#define S1DREG_LCD_CUR_RCTL1\t\t0x007C\t \n#define S1DREG_LCD_CUR_FIFO_HTC\t\t0x007E\t \n#define S1DREG_CRT_CUR_CTL\t\t0x0080\t \n#define S1DREG_CRT_CUR_START\t\t0x0081\t \n#define S1DREG_CRT_CUR_XPOS0\t\t0x0082\t \n#define S1DREG_CRT_CUR_XPOS1\t\t0x0083\t \n#define S1DREG_CRT_CUR_YPOS0\t\t0x0084\t \n#define S1DREG_CRT_CUR_YPOS1\t\t0x0085\t \n#define S1DREG_CRT_CUR_BCTL0\t\t0x0086\t \n#define S1DREG_CRT_CUR_GCTL0\t\t0x0087\t \n#define S1DREG_CRT_CUR_RCTL0\t\t0x0088\t \n#define S1DREG_CRT_CUR_BCTL1\t\t0x008A\t \n#define S1DREG_CRT_CUR_GCTL1\t\t0x008B\t \n#define S1DREG_CRT_CUR_RCTL1\t\t0x008C\t \n#define S1DREG_CRT_CUR_FIFO_HTC\t\t0x008E\t \n#define S1DREG_BBLT_CTL0\t\t0x0100\t \n#define S1DREG_BBLT_CTL1\t\t0x0101\t \n#define S1DREG_BBLT_CC_EXP\t\t0x0102\t \n#define S1DREG_BBLT_OP\t\t\t0x0103\t \n#define S1DREG_BBLT_SRC_START0\t\t0x0104\t \n#define S1DREG_BBLT_SRC_START1\t\t0x0105\t \n#define S1DREG_BBLT_SRC_START2\t\t0x0106\t \n#define S1DREG_BBLT_DST_START0\t\t0x0108\t \n#define S1DREG_BBLT_DST_START1\t\t0x0109\t \n#define S1DREG_BBLT_DST_START2\t\t0x010A\t \n#define S1DREG_BBLT_MEM_OFF0\t\t0x010C\t \n#define S1DREG_BBLT_MEM_OFF1\t\t0x010D\t \n#define S1DREG_BBLT_WIDTH0\t\t0x0110\t \n#define S1DREG_BBLT_WIDTH1\t\t0x0111\t \n#define S1DREG_BBLT_HEIGHT0\t\t0x0112\t \n#define S1DREG_BBLT_HEIGHT1\t\t0x0113\t \n#define S1DREG_BBLT_BGC0\t\t0x0114\t \n#define S1DREG_BBLT_BGC1\t\t0x0115\t \n#define S1DREG_BBLT_FGC0\t\t0x0118\t \n#define S1DREG_BBLT_FGC1\t\t0x0119\t \n#define S1DREG_LKUP_MODE\t\t0x01E0\t \n#define S1DREG_LKUP_ADDR\t\t0x01E2\t \n#define S1DREG_LKUP_DATA\t\t0x01E4\t \n#define S1DREG_PS_CNF\t\t\t0x01F0\t \n#define S1DREG_PS_STATUS\t\t0x01F1\t \n#define S1DREG_CPU2MEM_WDOGT\t\t0x01F4\t \n#define S1DREG_COM_DISP_MODE\t\t0x01FC\t \n\n#define S1DREG_DELAYOFF\t\t\t0xFFFE\n#define S1DREG_DELAYON\t\t\t0xFFFF\n\n#define BBLT_SOLID_FILL\t\t\t0x0c\n\n\n \n\nstruct s1d13xxxfb_regval {\n\tu16\taddr;\n\tu8\tvalue;\n};\n\nstruct s1d13xxxfb_par {\n\tvoid __iomem\t*regs;\n\tunsigned char\tdisplay;\n\tunsigned char\tprod_id;\n\tunsigned char\trevision;\n\n\tunsigned int\tpseudo_palette[16];\n#ifdef CONFIG_PM\n\tvoid\t\t*regs_save;\t \n\tvoid\t\t*disp_save;\t \n#endif\n};\n\nstruct s1d13xxxfb_pdata {\n\tconst struct s1d13xxxfb_regval\t*initregs;\n\tconst unsigned int\t\tinitregssize;\n\tvoid\t\t\t\t(*platform_init_video)(void);\n#ifdef CONFIG_PM\n\tint\t\t\t\t(*platform_suspend_video)(void);\n\tint\t\t\t\t(*platform_resume_video)(void);\n#endif\n};\n\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}