// Seed: 3826014218
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_6;
  wire  id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd22
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wor id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  inout wire _id_2;
  inout logic [7:0] id_1;
  assign id_4[1 : 1] = id_2;
  assign id_1[id_2-:-1] = -1;
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_11,
      id_6,
      id_5,
      id_9,
      id_5
  );
  assign id_10 = -1;
endmodule
