# This file is generated by the script SetUpCtestFiles.py
# If possible, modify the script to fix any issues with the CMakeLists.txt files

file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/CMOS_inverter.cir ${CMAKE_CURRENT_BINARY_DIR}/CMOS_inverter.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/CMOS_inverter.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/CMOS_inverter.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/CMOS_inverter.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/CMOS_inverter_lead_currents.cir ${CMAKE_CURRENT_BINARY_DIR}/CMOS_inverter_lead_currents.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/CMOS_inverter_lead_currents.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/CMOS_inverter_lead_currents.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/CMOS_inverter_lead_currents.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/CMOS_inverter_lead_currents.cir.tags ${CMAKE_CURRENT_BINARY_DIR}/CMOS_inverter_lead_currents.cir.tags ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bad_dot_four_line1.cir ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line1.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bad_dot_four_line1.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line1.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line1.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bad_dot_four_line1.cir.tags ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line1.cir.tags ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bad_dot_four_line2.cir ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line2.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bad_dot_four_line2.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line2.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line2.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bad_dot_four_line2.cir.tags ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line2.cir.tags ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/gilbert_cell.cir ${CMAKE_CURRENT_BINARY_DIR}/gilbert_cell.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/gilbert_cell.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/gilbert_cell.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/gilbert_cell.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/lead_current_power.cir ${CMAKE_CURRENT_BINARY_DIR}/lead_current_power.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/lead_current_power.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/lead_current_power.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/lead_current_power.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/tags ${CMAKE_CURRENT_BINARY_DIR}/tags ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bad_dot_four_line3.cir ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line3.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bad_dot_four_line3.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line3.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line3.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bad_dot_four_line3.cir.tags ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line3.cir.tags ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bad_dot_four_line4.cir ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line4.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bad_dot_four_line4.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line4.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line4.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/exclude ${CMAKE_CURRENT_BINARY_DIR}/exclude ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/lead_current_not_on_print_line.cir ${CMAKE_CURRENT_BINARY_DIR}/lead_current_not_on_print_line.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/lead_current_not_on_print_line.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/lead_current_not_on_print_line.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/lead_current_not_on_print_line.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bad_dot_four_line1.cir.options ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line1.cir.options ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bad_dot_four_line2.cir.options ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line2.cir.options ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bad_dot_four_line3.cir.options ${CMAKE_CURRENT_BINARY_DIR}/bad_dot_four_line3.cir.options ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/CMOS_inverter_sens_four.cir ${CMAKE_CURRENT_BINARY_DIR}/CMOS_inverter_sens_four.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/CMOS_inverter_sens_four.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/CMOS_inverter_sens_four.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/CMOS_inverter_sens_four.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/CMOS_inverter_sens_four.cir.tags ${CMAKE_CURRENT_BINARY_DIR}/CMOS_inverter_sens_four.cir.tags ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bsim3sensFourFD.cir ${CMAKE_CURRENT_BINARY_DIR}/bsim3sensFourFD.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bsim3sensFourFD.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/bsim3sensFourFD.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/bsim3sensFourFD.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bsim3sensFourFD.cir.tags ${CMAKE_CURRENT_BINARY_DIR}/bsim3sensFourFD.cir.tags ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bsim3sensFourFD_complicated.cir ${CMAKE_CURRENT_BINARY_DIR}/bsim3sensFourFD_complicated.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bsim3sensFourFD_complicated.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/bsim3sensFourFD_complicated.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/bsim3sensFourFD_complicated.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/bsim3sensFourFD_complicated.cir.tags ${CMAKE_CURRENT_BINARY_DIR}/bsim3sensFourFD_complicated.cir.tags ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/step_test.cir ${CMAKE_CURRENT_BINARY_DIR}/step_test.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/step_test.s0.cir ${CMAKE_CURRENT_BINARY_DIR}/step_test.s0.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/step_test.s1.cir ${CMAKE_CURRENT_BINARY_DIR}/step_test.s1.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/step_test.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/step_test.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/step_test.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/step_test.cir.tags ${CMAKE_CURRENT_BINARY_DIR}/step_test.cir.tags ONLY_IF_DIFFERENT)
add_test(NAME ${TestNamePrefix}FOURIER/bad_dot_four_line3.cir.sh COMMAND perl -I${XyceRegressionTestScripts} bad_dot_four_line3.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} bad_dot_four_line3.cir ${OutputDataDir}/FOURIER/bad_dot_four_line3.cir.prn )
set_property(TEST ${TestNamePrefix}FOURIER/bad_dot_four_line3.cir.sh PROPERTY LABELS "serial;parallel;nightly;preprocess;fourier;errorexit")
set_tests_properties(${TestNamePrefix}FOURIER/bad_dot_four_line3.cir.sh PROPERTIES TIMEOUT 30)
add_test(NAME ${TestNamePrefix}FOURIER/CMOS_inverter_lead_currents.cir.sh COMMAND perl -I${XyceRegressionTestScripts} CMOS_inverter_lead_currents.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} CMOS_inverter_lead_currents.cir ${OutputDataDir}/FOURIER/CMOS_inverter_lead_currents.cir.prn )
set_property(TEST ${TestNamePrefix}FOURIER/CMOS_inverter_lead_currents.cir.sh PROPERTY LABELS "serial;parallel;nightly;fourier")
add_test(NAME ${TestNamePrefix}FOURIER/lead_current_power.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_current_power.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} lead_current_power.cir ${OutputDataDir}/FOURIER/lead_current_power.cir.prn )
set_property(TEST ${TestNamePrefix}FOURIER/lead_current_power.cir.sh PROPERTY LABELS "serial;parallel;nightly;fourier;valgrind;measure")
add_test(NAME ${TestNamePrefix}FOURIER/gilbert_cell.cir.sh COMMAND perl -I${XyceRegressionTestScripts} gilbert_cell.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} gilbert_cell.cir ${OutputDataDir}/FOURIER/gilbert_cell.cir.prn )
set_property(TEST ${TestNamePrefix}FOURIER/gilbert_cell.cir.sh PROPERTY LABELS "serial;parallel;nightly;fourier;valgrind;measure")
add_test(NAME ${TestNamePrefix}FOURIER/bsim3sensFourFD_complicated.cir.sh COMMAND perl -I${XyceRegressionTestScripts} bsim3sensFourFD_complicated.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} bsim3sensFourFD_complicated.cir ${OutputDataDir}/FOURIER/bsim3sensFourFD_complicated.cir.prn )
set_property(TEST ${TestNamePrefix}FOURIER/bsim3sensFourFD_complicated.cir.sh PROPERTY LABELS "serial;parallel;nightly;bug1121;sens;issue119;fourier;valgrind;measure")
add_test(NAME ${TestNamePrefix}FOURIER/bsim3sensFourFD.cir.sh COMMAND perl -I${XyceRegressionTestScripts} bsim3sensFourFD.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} bsim3sensFourFD.cir ${OutputDataDir}/FOURIER/bsim3sensFourFD.cir.prn )
set_property(TEST ${TestNamePrefix}FOURIER/bsim3sensFourFD.cir.sh PROPERTY LABELS "serial;parallel;nightly;bug1121;sens;fourier;valgrind;measure")
add_test(NAME ${TestNamePrefix}FOURIER/bad_dot_four_line4.cir.sh COMMAND perl -I${XyceRegressionTestScripts} bad_dot_four_line4.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} bad_dot_four_line4.cir ${OutputDataDir}/FOURIER/bad_dot_four_line4.cir.prn )
set_property(TEST ${TestNamePrefix}FOURIER/bad_dot_four_line4.cir.sh PROPERTY LABELS "serial;parallel;nightly;fourier;errorexit")
set_tests_properties(${TestNamePrefix}FOURIER/bad_dot_four_line4.cir.sh PROPERTIES TIMEOUT 30)
add_test(NAME ${TestNamePrefix}FOURIER/bad_dot_four_line2.cir.sh COMMAND perl -I${XyceRegressionTestScripts} bad_dot_four_line2.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} bad_dot_four_line2.cir ${OutputDataDir}/FOURIER/bad_dot_four_line2.cir.prn )
set_property(TEST ${TestNamePrefix}FOURIER/bad_dot_four_line2.cir.sh PROPERTY LABELS "serial;parallel;nightly;fourier;errorexit")
set_tests_properties(${TestNamePrefix}FOURIER/bad_dot_four_line2.cir.sh PROPERTIES TIMEOUT 30)
add_test(NAME ${TestNamePrefix}FOURIER/step_test.cir.sh COMMAND perl -I${XyceRegressionTestScripts} step_test.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} step_test.cir ${OutputDataDir}/FOURIER/step_test.cir.prn )
set_property(TEST ${TestNamePrefix}FOURIER/step_test.cir.sh PROPERTY LABELS "serial;parallel;nightly;fourier")
add_test(NAME ${TestNamePrefix}FOURIER/lead_current_not_on_print_line.cir.sh COMMAND perl -I${XyceRegressionTestScripts} lead_current_not_on_print_line.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} lead_current_not_on_print_line.cir ${OutputDataDir}/FOURIER/lead_current_not_on_print_line.cir.prn )
set_property(TEST ${TestNamePrefix}FOURIER/lead_current_not_on_print_line.cir.sh PROPERTY LABELS "serial;parallel;nightly;fourier;valgrind;measure")
add_test(NAME ${TestNamePrefix}FOURIER/bad_dot_four_line1.cir.sh COMMAND perl -I${XyceRegressionTestScripts} bad_dot_four_line1.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} bad_dot_four_line1.cir ${OutputDataDir}/FOURIER/bad_dot_four_line1.cir.prn )
set_property(TEST ${TestNamePrefix}FOURIER/bad_dot_four_line1.cir.sh PROPERTY LABELS "serial;parallel;nightly;fourier;errorexit")
set_tests_properties(${TestNamePrefix}FOURIER/bad_dot_four_line1.cir.sh PROPERTIES TIMEOUT 30)
add_test(NAME ${TestNamePrefix}FOURIER/CMOS_inverter.cir.sh COMMAND perl -I${XyceRegressionTestScripts} CMOS_inverter.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} CMOS_inverter.cir ${OutputDataDir}/FOURIER/CMOS_inverter.cir.prn )
set_property(TEST ${TestNamePrefix}FOURIER/CMOS_inverter.cir.sh PROPERTY LABELS "serial;parallel;nightly;fourier;valgrind;measure")
