<div id="pf24" class="pf w0 h0" data-page-no="24"><div class="pc pc24 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg24.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">Kinetis L series MCU families combine the latest low-power innovations with precision</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">mixed-signal capability and a broad range of communication, connectivity, and human-</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">machine interface peripherals. Each MCU family is supported by a market-leading</div><div class="t m0 x9 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">enablement bundle from Freescale and numerous ARM 3rd party ecosystem partners.</div><div class="t m0 x9 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">The KL0x family is the entry-point to the Kinetis L series and is pin compatible with the</div><div class="t m0 x9 hf yfb ff3 fs5 fc0 sc0 ls0 ws0">8-bit S08PT family. The KL1x/2x/3x/4x families are compatible with each other and</div><div class="t m0 x9 hf yfc ff3 fs5 fc0 sc0 ls0 ws0">their equivalent ARM Cortex-M4 Kinetis K series families - K10/20/30/40.</div><div class="c x34 yfd w4 h12"><div class="t m0 x35 h9 yfe ff1 fs2 fc0 sc0 ls0 ws0">KL2x Family</div><div class="t m0 x35 h9 yff ff1 fs2 fc0 sc0 ls0 ws0">KL1x Family</div><div class="t m0 x35 h9 y100 ff1 fs2 fc0 sc0 ls0 ws0">KL0x Family</div><div class="t m0 x35 h9 y101 ff1 fs2 fc0 sc0 ls0 ws0">KL3x Family</div><div class="t m0 x36 h13 y102 ff1 fs2 fc2 sc0 ls0 ws195">Family <span class="ws0 v1">Program </span></div><div class="t m0 x37 h14 y103 ff1 fs2 fc2 sc0 ls0 ws196">Flash <span class="ws0 v2">Packages <span class="_ _15"> </span>Key<span class="_ _16"></span> Features</span></div><div class="t m0 x38 h4 y104 ff2 fs2 fc0 sc0 ls0 ws0">Low power<span class="_ _17"> </span>Mixed signal<span class="_ _18"> </span>USB<span class="_ _19"> </span>Segment LCD</div><div class="t m0 x35 h9 y105 ff1 fs2 fc0 sc0 ls0 ws0">KL4x Family</div><div class="t m0 x39 h4 y106 ff2 fs2 fc0 sc0 ls0">8-32KB</div><div class="t m0 x3a h4 y107 ff2 fs2 fc0 sc0 ls0">32-256KB</div><div class="t m0 x3a h4 y108 ff2 fs2 fc0 sc0 ls0">32-256KB</div><div class="t m0 x3a h4 y109 ff2 fs2 fc0 sc0 ls0">64-256KB</div><div class="t m0 x34 h4 y10a ff2 fs2 fc0 sc0 ls0">128-256KB</div><div class="t m0 x3b h4 y10b ff2 fs2 fc0 sc0 ls0">16-48pin</div><div class="t m0 x3b h4 y10c ff2 fs2 fc0 sc0 ls0">32-80pin</div><div class="t m0 x8 h4 y10d ff2 fs2 fc0 sc0 ls0">32-121pin</div><div class="t m0 x8 h4 y10e ff2 fs2 fc0 sc0 ls0">64-121pin</div><div class="t m0 x8 h4 y10f ff2 fs2 fc0 sc0 ls0">64-121pin</div></div><div class="t m0 x3c h9 y110 ff1 fs2 fc0 sc0 ls0 ws0">Figure 2-1. Kinetis L series families of MCU portfolio</div><div class="t m0 x9 hf y111 ff3 fs5 fc0 sc0 ls0 ws0">All Kinetis L series families include a powerful array of analog, communication and</div><div class="t m0 x9 hf y112 ff3 fs5 fc0 sc0 ls0 ws0">timing and control peripherals with the level of feature integration increasing with flash</div><div class="t m0 x9 hf y113 ff3 fs5 fc0 sc0 ls0 ws0">memory size and the pin count. Features within the Kinetis L series families include:</div><div class="t m0 x33 hf y114 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Core and Architecture:</div><div class="t m0 x2 hf y115 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>ARM Cortex-M0+ Core running up to 48 MHz with zero wait state execution</div><div class="t m0 x3d hf y116 ff3 fs5 fc0 sc0 ls0 ws0">from memories</div><div class="t m0 x29 hf y117 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Single-cycle access to I/O: Up to 50 percent faster than standard I/O,</div><div class="t m0 x3e hf y118 ff3 fs5 fc0 sc0 ls0 ws0">improves reaction time to external events allowing bit banging and software</div><div class="t m0 x3e hf y119 ff3 fs5 fc0 sc0 ls0 ws0">protocol emulation</div><div class="t m0 x29 hf y11a ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Two-stage pipeline: Reduced number of cycles per instruction (CPI),</div><div class="t m0 x3e hf y11b ff3 fs5 fc0 sc0 ls0 ws0">enabling faster branch instruction and ISR entry, and reducing power</div><div class="t m0 x3e hf y11c ff3 fs5 fc0 sc0 ls0">consumption</div><div class="t m0 x29 hf y11d ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Excellent code density vs. 8-bit and 16-bit MCUs - reduces flash size,</div><div class="t m0 x3e hf y11e ff3 fs5 fc0 sc0 ls0 ws0">system cost and power consumption</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Kinetis L Series</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">36<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
