<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>6.752</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>6.752</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>6.752</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>3.248</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>3.248</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>3.248</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>3.248</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>9</BRAM>
    <CLB>0</CLB>
    <DSP>6</DSP>
    <FF>9969</FF>
    <LATCH>0</LATCH>
    <LUT>7896</LUT>
    <SRL>874</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="U0" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.vhd" ORIG_REF_NAME="alv_VHDL" TOP_CELL="bd_0_i/hls_inst/U0">
    <SubModules count="6">Block_entry1_proc_U0 control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U</SubModules>
    <Resources BRAM="9" DSP="6" FF="9969" LUT="7896" LogicLUT="7022" RAMB18="9" SRL="874"/>
    <LocalResources LUT="3" SRL="3"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0" DEPTH="1" FILE_NAME="alv_VHDL.vhd" ORIG_REF_NAME="alv_VHDL_Block_entry1_proc">
    <SubModules count="9">ALU_operation_MEM_U ALU_operation_fifo_U data_a_fifo_U data_b_fifo_U data_result_fifo_U grp_data_exe_wb_fu_142 grp_op_data_exe_wb_fu_112 grp_operation_fu_166 grp_reset_fu_178</SubModules>
    <Resources BRAM="5" DSP="6" FF="6469" LUT="5423" LogicLUT="4913" RAMB18="5" SRL="510"/>
    <LocalResources FF="6" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/ALU_operation_MEM_U" BINDMODULE="alv_VHDL_Block_entry1_proc_ALU_operation_MEM_RAM_AUTO_1R1W" DEPTH="2" FILE_NAME="alv_VHDL_Block_entry1_proc.vhd" ORIG_REF_NAME="alv_VHDL_Block_entry1_proc_ALU_operation_MEM_RAM_AUTO_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/ALU_operation_fifo_U" BINDMODULE="alv_VHDL_fifo_w32_d50_A" DEPTH="2" FILE_NAME="alv_VHDL_Block_entry1_proc.vhd" ORIG_REF_NAME="alv_VHDL_fifo_w32_d50_A">
    <Resources BRAM="1" FF="29" LUT="64" LogicLUT="64" RAMB18="1"/>
    <LocalResources FF="29" LUT="31" LogicLUT="31"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/data_a_fifo_U" BINDMODULE="alv_VHDL_fifo_w32_d50_A" DEPTH="2" FILE_NAME="alv_VHDL_Block_entry1_proc.vhd" ORIG_REF_NAME="alv_VHDL_fifo_w32_d50_A">
    <Resources BRAM="1" FF="29" LUT="30" LogicLUT="30" RAMB18="1"/>
    <LocalResources FF="29" LUT="29" LogicLUT="29"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/data_b_fifo_U" BINDMODULE="alv_VHDL_fifo_w32_d50_A" DEPTH="2" FILE_NAME="alv_VHDL_Block_entry1_proc.vhd" ORIG_REF_NAME="alv_VHDL_fifo_w32_d50_A">
    <Resources BRAM="1" FF="29" LUT="30" LogicLUT="30" RAMB18="1"/>
    <LocalResources FF="29" LUT="29" LogicLUT="29"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/data_result_fifo_U" BINDMODULE="alv_VHDL_fifo_w32_d50_A" DEPTH="2" FILE_NAME="alv_VHDL_Block_entry1_proc.vhd" ORIG_REF_NAME="alv_VHDL_fifo_w32_d50_A">
    <Resources BRAM="1" FF="29" LUT="35" LogicLUT="35" RAMB18="1"/>
    <LocalResources FF="29" LUT="34" LogicLUT="34"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142" DEPTH="2" FILE_NAME="alv_VHDL_Block_entry1_proc.vhd" ORIG_REF_NAME="alv_VHDL_data_exe_wb">
    <SubModules count="4">grp_data_exe_wb_Pipeline_exe_fu_92 grp_data_exe_wb_Pipeline_l_data_a_fu_74 grp_data_exe_wb_Pipeline_l_data_b_fu_83 grp_data_exe_wb_Pipeline_write_back_fu_104</SubModules>
    <Resources DSP="3" FF="3026" LUT="2558" LogicLUT="2304" SRL="254"/>
    <LocalResources FF="16" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92" DEPTH="3" FILE_NAME="alv_VHDL_data_exe_wb.vhd" ORIG_REF_NAME="alv_VHDL_data_exe_wb_Pipeline_exe">
    <SubModules count="3">flow_control_loop_pipe_sequential_init_U mul_32s_32s_32_2_1_U42 sdiv_32s_32s_32_36_1_U43</SubModules>
    <Resources DSP="3" FF="2674" LUT="2339" LogicLUT="2088" SRL="251"/>
    <LocalResources FF="604" LUT="614" LogicLUT="423" SRL="191"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/flow_control_loop_pipe_sequential_init_U" BINDMODULE="alv_VHDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="alv_VHDL_data_exe_wb_Pipeline_exe.vhd" ORIG_REF_NAME="alv_VHDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mul_32s_32s_32_2_1_U42" BINDMODULE="alv_VHDL_mul_32s_32s_32_2_1" DEPTH="4" FILE_NAME="alv_VHDL_data_exe_wb_Pipeline_exe.vhd" ORIG_REF_NAME="alv_VHDL_mul_32s_32s_32_2_1">
    <Resources DSP="3" FF="17" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/sdiv_32s_32s_32_36_1_U43" BINDMODULE="alv_VHDL_sdiv_32s_32s_32_36_1" DEPTH="4" FILE_NAME="alv_VHDL_data_exe_wb_Pipeline_exe.vhd" ORIG_REF_NAME="alv_VHDL_sdiv_32s_32s_32_36_1">
    <Resources FF="2051" LUT="1696" LogicLUT="1636" SRL="60"/>
    <LocalResources FF="32" LUT="1054" LogicLUT="1054"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_l_data_a_fu_74" DEPTH="3" FILE_NAME="alv_VHDL_data_exe_wb.vhd" ORIG_REF_NAME="alv_VHDL_data_exe_wb_Pipeline_l_data_a">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="113" LUT="59" LogicLUT="58" SRL="1"/>
    <LocalResources FF="111" LUT="44" LogicLUT="43" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_l_data_a_fu_74/flow_control_loop_pipe_sequential_init_U" BINDMODULE="alv_VHDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="alv_VHDL_data_exe_wb_Pipeline_l_data_a.vhd" ORIG_REF_NAME="alv_VHDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_l_data_b_fu_83" DEPTH="3" FILE_NAME="alv_VHDL_data_exe_wb.vhd" ORIG_REF_NAME="alv_VHDL_data_exe_wb_Pipeline_l_data_b">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="113" LUT="59" LogicLUT="58" SRL="1"/>
    <LocalResources FF="111" LUT="44" LogicLUT="43" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_l_data_b_fu_83/flow_control_loop_pipe_sequential_init_U" BINDMODULE="alv_VHDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="alv_VHDL_data_exe_wb_Pipeline_l_data_b.vhd" ORIG_REF_NAME="alv_VHDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_write_back_fu_104" DEPTH="3" FILE_NAME="alv_VHDL_data_exe_wb.vhd" ORIG_REF_NAME="alv_VHDL_data_exe_wb_Pipeline_write_back">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="110" LUT="95" LogicLUT="94" SRL="1"/>
    <LocalResources FF="108" LUT="76" LogicLUT="75" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_write_back_fu_104/flow_control_loop_pipe_sequential_init_U" BINDMODULE="alv_VHDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="alv_VHDL_data_exe_wb_Pipeline_write_back.vhd" ORIG_REF_NAME="alv_VHDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112" DEPTH="2" FILE_NAME="alv_VHDL_Block_entry1_proc.vhd" ORIG_REF_NAME="alv_VHDL_op_data_exe_wb">
    <SubModules count="6">grp_op_data_exe_wb_Pipeline_exe_fu_127 grp_op_data_exe_wb_Pipeline_l_data_a_fu_101 grp_op_data_exe_wb_Pipeline_l_data_b_fu_110 grp_op_data_exe_wb_Pipeline_l_operation_fu_92 grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119 grp_op_data_exe_wb_Pipeline_write_back_fu_139</SubModules>
    <Resources DSP="3" FF="3162" LUT="2598" LogicLUT="2343" SRL="255"/>
    <LocalResources FF="24" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127" DEPTH="3" FILE_NAME="alv_VHDL_op_data_exe_wb.vhd" ORIG_REF_NAME="alv_VHDL_op_data_exe_wb_Pipeline_exe">
    <SubModules count="3">flow_control_loop_pipe_sequential_init_U mul_32s_32s_32_2_1_U12 sdiv_32s_32s_32_36_1_U13</SubModules>
    <Resources DSP="3" FF="2674" LUT="2383" LogicLUT="2132" SRL="251"/>
    <LocalResources FF="604" LUT="658" LogicLUT="467" SRL="191"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/flow_control_loop_pipe_sequential_init_U" BINDMODULE="alv_VHDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="alv_VHDL_op_data_exe_wb_Pipeline_exe.vhd" ORIG_REF_NAME="alv_VHDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mul_32s_32s_32_2_1_U12" BINDMODULE="alv_VHDL_mul_32s_32s_32_2_1" DEPTH="4" FILE_NAME="alv_VHDL_op_data_exe_wb_Pipeline_exe.vhd" ORIG_REF_NAME="alv_VHDL_mul_32s_32s_32_2_1">
    <Resources DSP="3" FF="17" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/sdiv_32s_32s_32_36_1_U13" BINDMODULE="alv_VHDL_sdiv_32s_32s_32_36_1" DEPTH="4" FILE_NAME="alv_VHDL_op_data_exe_wb_Pipeline_exe.vhd" ORIG_REF_NAME="alv_VHDL_sdiv_32s_32s_32_36_1">
    <Resources FF="2051" LUT="1696" LogicLUT="1636" SRL="60"/>
    <LocalResources FF="32" LUT="1054" LogicLUT="1054"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_a_fu_101" DEPTH="3" FILE_NAME="alv_VHDL_op_data_exe_wb.vhd" ORIG_REF_NAME="alv_VHDL_op_data_exe_wb_Pipeline_l_data_a">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="113" LUT="55" LogicLUT="54" SRL="1"/>
    <LocalResources FF="111" LUT="42" LogicLUT="41" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_a_fu_101/flow_control_loop_pipe_sequential_init_U" BINDMODULE="alv_VHDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="alv_VHDL_op_data_exe_wb_Pipeline_l_data_a.vhd" ORIG_REF_NAME="alv_VHDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_b_fu_110" DEPTH="3" FILE_NAME="alv_VHDL_op_data_exe_wb.vhd" ORIG_REF_NAME="alv_VHDL_op_data_exe_wb_Pipeline_l_data_b">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="113" LUT="55" LogicLUT="54" SRL="1"/>
    <LocalResources FF="111" LUT="42" LogicLUT="41" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_b_fu_110/flow_control_loop_pipe_sequential_init_U" BINDMODULE="alv_VHDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="alv_VHDL_op_data_exe_wb_Pipeline_l_data_b.vhd" ORIG_REF_NAME="alv_VHDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_operation_fu_92" DEPTH="3" FILE_NAME="alv_VHDL_op_data_exe_wb.vhd" ORIG_REF_NAME="alv_VHDL_op_data_exe_wb_Pipeline_l_operation">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="113" LUT="56" LogicLUT="55" SRL="1"/>
    <LocalResources FF="111" LUT="43" LogicLUT="42" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_operation_fu_92/flow_control_loop_pipe_sequential_init_U" BINDMODULE="alv_VHDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="alv_VHDL_op_data_exe_wb_Pipeline_l_operation.vhd" ORIG_REF_NAME="alv_VHDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119" DEPTH="3" FILE_NAME="alv_VHDL_op_data_exe_wb.vhd" ORIG_REF_NAME="alv_VHDL_op_data_exe_wb_Pipeline_s_operation_data_op">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="15" LUT="17" LogicLUT="17"/>
    <LocalResources FF="13" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/flow_control_loop_pipe_sequential_init_U" BINDMODULE="alv_VHDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="alv_VHDL_op_data_exe_wb_Pipeline_s_operation_data_op.vhd" ORIG_REF_NAME="alv_VHDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_write_back_fu_139" DEPTH="3" FILE_NAME="alv_VHDL_op_data_exe_wb.vhd" ORIG_REF_NAME="alv_VHDL_op_data_exe_wb_Pipeline_write_back">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="110" LUT="26" LogicLUT="25" SRL="1"/>
    <LocalResources FF="108" LUT="11" LogicLUT="10" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_write_back_fu_139/flow_control_loop_pipe_sequential_init_U" BINDMODULE="alv_VHDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="alv_VHDL_op_data_exe_wb_Pipeline_write_back.vhd" ORIG_REF_NAME="alv_VHDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_operation_fu_166" DEPTH="2" FILE_NAME="alv_VHDL_Block_entry1_proc.vhd" ORIG_REF_NAME="alv_VHDL_operation">
    <SubModules count="2">grp_operation_Pipeline_l_operation_fu_42 grp_operation_Pipeline_s_operation_data_op_fu_51</SubModules>
    <Resources FF="136" LUT="82" LogicLUT="81" SRL="1"/>
    <LocalResources FF="8" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_operation_fu_166/grp_operation_Pipeline_l_operation_fu_42" DEPTH="3" FILE_NAME="alv_VHDL_operation.vhd" ORIG_REF_NAME="alv_VHDL_operation_Pipeline_l_operation">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="113" LUT="58" LogicLUT="57" SRL="1"/>
    <LocalResources FF="111" LUT="43" LogicLUT="42" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_operation_fu_166/grp_operation_Pipeline_l_operation_fu_42/flow_control_loop_pipe_sequential_init_U" BINDMODULE="alv_VHDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="alv_VHDL_operation_Pipeline_l_operation.vhd" ORIG_REF_NAME="alv_VHDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_operation_fu_166/grp_operation_Pipeline_s_operation_data_op_fu_51" DEPTH="3" FILE_NAME="alv_VHDL_operation.vhd" ORIG_REF_NAME="alv_VHDL_operation_Pipeline_s_operation_data_op">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="15" LUT="23" LogicLUT="23"/>
    <LocalResources FF="13" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_operation_fu_166/grp_operation_Pipeline_s_operation_data_op_fu_51/flow_control_loop_pipe_sequential_init_U" BINDMODULE="alv_VHDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="alv_VHDL_operation_Pipeline_s_operation_data_op.vhd" ORIG_REF_NAME="alv_VHDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178" DEPTH="2" FILE_NAME="alv_VHDL_Block_entry1_proc.vhd" ORIG_REF_NAME="alv_VHDL_reset">
    <SubModules count="4">grp_reset_Pipeline_clear_ALU_op_fu_40 grp_reset_Pipeline_clear_FIFO_a_fu_28 grp_reset_Pipeline_clear_FIFO_b_fu_34 grp_reset_Pipeline_clear_RAM_op_fu_46</SubModules>
    <Resources FF="23" LUT="25" LogicLUT="25"/>
    <LocalResources FF="12" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178/grp_reset_Pipeline_clear_ALU_op_fu_40" DEPTH="3" FILE_NAME="alv_VHDL_reset.vhd" ORIG_REF_NAME="alv_VHDL_reset_Pipeline_clear_ALU_op">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178/grp_reset_Pipeline_clear_ALU_op_fu_40/flow_control_loop_pipe_sequential_init_U" BINDMODULE="alv_VHDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="alv_VHDL_reset_Pipeline_clear_ALU_op.vhd" ORIG_REF_NAME="alv_VHDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178/grp_reset_Pipeline_clear_FIFO_a_fu_28" DEPTH="3" FILE_NAME="alv_VHDL_reset.vhd" ORIG_REF_NAME="alv_VHDL_reset_Pipeline_clear_FIFO_a">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178/grp_reset_Pipeline_clear_FIFO_a_fu_28/flow_control_loop_pipe_sequential_init_U" BINDMODULE="alv_VHDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="alv_VHDL_reset_Pipeline_clear_FIFO_a.vhd" ORIG_REF_NAME="alv_VHDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178/grp_reset_Pipeline_clear_FIFO_b_fu_34" DEPTH="3" FILE_NAME="alv_VHDL_reset.vhd" ORIG_REF_NAME="alv_VHDL_reset_Pipeline_clear_FIFO_b">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178/grp_reset_Pipeline_clear_FIFO_b_fu_34/flow_control_loop_pipe_sequential_init_U" BINDMODULE="alv_VHDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="alv_VHDL_reset_Pipeline_clear_FIFO_b.vhd" ORIG_REF_NAME="alv_VHDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="1" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178/grp_reset_Pipeline_clear_RAM_op_fu_46" DEPTH="3" FILE_NAME="alv_VHDL_reset.vhd" ORIG_REF_NAME="alv_VHDL_reset_Pipeline_clear_RAM_op">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="8" LUT="17" LogicLUT="17"/>
    <LocalResources FF="6"/>
  </RtlModule>
  <RtlModule CELL="U0/Block_entry1_proc_U0/grp_reset_fu_178/grp_reset_Pipeline_clear_RAM_op_fu_46/flow_control_loop_pipe_sequential_init_U" BINDMODULE="alv_VHDL_flow_control_loop_pipe_sequential_init" DEPTH="4" FILE_NAME="alv_VHDL_reset_Pipeline_clear_RAM_op.vhd" ORIG_REF_NAME="alv_VHDL_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="17" LogicLUT="17"/>
  </RtlModule>
  <RtlModule CELL="U0/control_s_axi_U" BINDMODULE="alv_VHDL_control_s_axi" DEPTH="1" FILE_NAME="alv_VHDL.vhd" ORIG_REF_NAME="alv_VHDL_control_s_axi">
    <Resources FF="344" LUT="369" LogicLUT="369"/>
  </RtlModule>
  <RtlModule CELL="U0/gmem0_m_axi_U" BINDMODULE="alv_VHDL_gmem0_m_axi" DEPTH="1" FILE_NAME="alv_VHDL.vhd" ORIG_REF_NAME="alv_VHDL_gmem0_m_axi">
    <Resources BRAM="1" FF="730" LUT="470" LogicLUT="407" RAMB18="1" SRL="63"/>
  </RtlModule>
  <RtlModule CELL="U0/gmem1_m_axi_U" BINDMODULE="alv_VHDL_gmem1_m_axi" DEPTH="1" FILE_NAME="alv_VHDL.vhd" ORIG_REF_NAME="alv_VHDL_gmem1_m_axi">
    <Resources BRAM="1" FF="730" LUT="470" LogicLUT="407" RAMB18="1" SRL="63"/>
  </RtlModule>
  <RtlModule CELL="U0/gmem2_m_axi_U" BINDMODULE="alv_VHDL_gmem2_m_axi" DEPTH="1" FILE_NAME="alv_VHDL.vhd" ORIG_REF_NAME="alv_VHDL_gmem2_m_axi">
    <Resources BRAM="1" FF="966" LUT="694" LogicLUT="522" RAMB18="1" SRL="172"/>
  </RtlModule>
  <RtlModule CELL="U0/gmem3_m_axi_U" BINDMODULE="alv_VHDL_gmem3_m_axi" DEPTH="1" FILE_NAME="alv_VHDL.vhd" ORIG_REF_NAME="alv_VHDL_gmem3_m_axi">
    <Resources BRAM="1" FF="730" LUT="470" LogicLUT="407" RAMB18="1" SRL="63"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="6.427" DATAPATH_LOGIC_DELAY="3.001" DATAPATH_NET_DELAY="3.426" ENDPOINT_PIN="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[14]" LOGIC_LEVELS="12" MAX_FANOUT="2" SLACK="3.248" STARTPOINT_PIN="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/lshr_ln168_3_reg_341_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/lshr_ln168_3_reg_341_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1151"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_817" PRIMITIVE_TYPE="LUT.others.LUT1" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_566" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_537" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_510" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_486" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_661" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_635" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_609" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_595" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_338" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_108" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_19__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" LINE_NUMBER="248"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.710" DATAPATH_LOGIC_DELAY="2.283" DATAPATH_NET_DELAY="4.427" ENDPOINT_PIN="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/mOutPtr_reg[6]/D" LOGIC_LEVELS="7" MAX_FANOUT="34" SLACK="3.315" STARTPOINT_PIN="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1025"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_708" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_483" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_176" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="54"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mOutPtr[6]_i_4__1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/p_0_out_carry_i_5__1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="213"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/p_0_out_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/p_0_out_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/mOutPtr_reg[6]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="141"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.327" DATAPATH_LOGIC_DELAY="2.543" DATAPATH_NET_DELAY="3.784" ENDPOINT_PIN="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[12]" LOGIC_LEVELS="9" MAX_FANOUT="6" SLACK="3.348" STARTPOINT_PIN="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/b_reg_309_pp0_iter37_reg_reg[8]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/b_reg_309_pp0_iter37_reg_reg[8]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1142"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_540" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_514" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_492" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_664" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_638" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_612" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_359" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_116" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_21__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" LINE_NUMBER="248"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.310" DATAPATH_LOGIC_DELAY="2.884" DATAPATH_NET_DELAY="3.426" ENDPOINT_PIN="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[10]" LOGIC_LEVELS="11" MAX_FANOUT="2" SLACK="3.365" STARTPOINT_PIN="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/lshr_ln168_3_reg_341_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/lshr_ln168_3_reg_341_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1151"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_817" PRIMITIVE_TYPE="LUT.others.LUT1" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_566" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_537" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_510" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_486" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_661" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_635" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_609" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_376" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_124" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_23__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" LINE_NUMBER="248"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.309" DATAPATH_LOGIC_DELAY="2.817" DATAPATH_NET_DELAY="3.492" ENDPOINT_PIN="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[11]" LOGIC_LEVELS="11" MAX_FANOUT="7" SLACK="3.366" STARTPOINT_PIN="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/a_reg_296_pp0_iter37_reg_reg[1]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/a_reg_296_pp0_iter37_reg_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1061"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_835" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="213"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_577" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_545" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_520" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_489" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_670" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_643" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_617" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_366" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_120" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="439"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_22__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1709"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" LINE_NUMBER="248"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="vhdl/report/alv_VHDL_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="vhdl/report/alv_VHDL_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="vhdl/report/alv_VHDL_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="vhdl/report/alv_VHDL_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="vhdl/report/alv_VHDL_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="vhdl/report/alv_VHDL_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
