<!doctype html><html class="not-ready lg:text-base" style=--bg:#fff lang=en-gb><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>SPRAM on iCE40 FPGA - Project F</title>
<meta name=theme-color><meta name=description content="The iCE40 UltraPlus distinguishes itself from the rest of the iCE40 FPGA family by including a relatively generous 1 Mb (128 KiB) of single port synchronous SRAM known as SPRAM. SPRAM blocks are much larger than BRAM but are limited to a single port and 16-bit data bus."><meta name=author content="Will Green"><link rel="preload stylesheet" as=style href=https://projectf.io/main.min.css><link rel=preload as=image href=https://projectf.io/theme.png><link rel=preload as=image href=https://projectf.io/twitter.svg><link rel=preload as=image href=https://projectf.io/github.svg><link rel=preload as=image href=https://projectf.io/mastodon.svg><link rel=preload as=image href=https://projectf.io/rss.svg><script defer src=https://projectf.io/highlight.min.js onload=hljs.initHighlightingOnLoad()></script><link rel=icon href=https://projectf.io/favicon.ico><link rel=apple-touch-icon href=https://projectf.io/apple-touch-icon.png><meta name=generator content="Hugo 0.124.1"><script src=https://cdn-eu.usefathom.com/script.js data-site=EVCGKVDN defer></script><meta itemprop=name content="SPRAM on iCE40 FPGA"><meta itemprop=description content="The iCE40 UltraPlus distinguishes itself from the rest of the iCE40 FPGA family by including a relatively generous 1 Mb (128 KiB) of single port synchronous SRAM known as SPRAM. SPRAM blocks are much larger than BRAM but are limited to a single port and 16-bit data bus."><meta itemprop=datePublished content="2021-07-30T00:00:00+00:00"><meta itemprop=dateModified content="2023-10-14T00:00:00+00:00"><meta itemprop=wordCount content="688"><meta itemprop=image content="https://projectf.io/img/posts/spram-ice40-fpga/social-card.jpg"><meta itemprop=keywords content="ice40,memory,icebreaker,"><meta property="og:title" content="SPRAM on iCE40 FPGA"><meta property="og:description" content="The iCE40 UltraPlus distinguishes itself from the rest of the iCE40 FPGA family by including a relatively generous 1 Mb (128 KiB) of single port synchronous SRAM known as SPRAM. SPRAM blocks are much larger than BRAM but are limited to a single port and 16-bit data bus."><meta property="og:type" content="article"><meta property="og:url" content="https://projectf.io/posts/spram-ice40-fpga/"><meta property="og:image" content="https://projectf.io/img/posts/spram-ice40-fpga/social-card.jpg"><meta property="article:section" content="posts"><meta property="article:published_time" content="2021-07-30T00:00:00+00:00"><meta property="article:modified_time" content="2023-10-14T00:00:00+00:00"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://projectf.io/img/posts/spram-ice40-fpga/social-card.jpg"><meta name=twitter:title content="SPRAM on iCE40 FPGA"><meta name=twitter:description content="The iCE40 UltraPlus distinguishes itself from the rest of the iCE40 FPGA family by including a relatively generous 1 Mb (128 KiB) of single port synchronous SRAM known as SPRAM. SPRAM blocks are much larger than BRAM but are limited to a single port and 16-bit data bus."><link rel=canonical href=https://projectf.io/posts/spram-ice40-fpga/></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[4.5rem] max-w-4xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold" href=https://projectf.io/>Project F</a><div class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]" role=button aria-label=Dark></div></div><div class="btn-menu relative z-50 -mr-8 flex h-[4.5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden" role=button aria-label=Menu></div><script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove("not-ready")},10);const btnMenu=document.querySelector(".btn-menu");btnMenu.addEventListener("click",()=>{htmlClass.toggle("open")});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg="#fff".replace(/"/g,""),setDark=e=>{metaTheme.setAttribute("content",e?"#000":lightBg),htmlClass[e?"add":"remove"]("dark"),localStorage.setItem("dark",e)},darkScheme=window.matchMedia("(prefers-color-scheme: dark)");if(htmlClass.contains("dark"))setDark(!0);else{const e=localStorage.getItem("dark");setDark(e?e==="true":darkScheme.matches)}darkScheme.addEventListener("change",e=>{setDark(e.matches)});const btnDark=document.querySelector(".btn-dark");btnDark.addEventListener("click",()=>{setDark(localStorage.getItem("dark")!=="true")})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>About</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/demos/>Demos</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/verilog-lib/>Lib</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tools/>Tools</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tutorials/>Tutorials</a></nav><nav class="mt-12 flex justify-center space-x-10 dark:invert lg:ml-12 lg:mt-0 lg:items-center lg:space-x-6"><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./twitter.svg) href=https://twitter.com/@WillFlux target=_blank rel=me>twitter
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./github.svg) href=https://github.com/projf target=_blank rel=me>github
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./mastodon.svg) href=https://mastodon.social/@WillFlux target=_blank rel=me>mastodon
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./rss.svg) href=https://projectf.io/index.xml target=_blank rel=alternate>rss</a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-9rem)] max-w-4xl px-8 pb-4 pt-4 dark:prose-invert"><article><header class=mb-4><h1 class="!my-0 pb-2.5">SPRAM on iCE40 FPGA</h1><div class="text-sm antialiased opacity-60">Published
<time>30 Jul 2021</time>
<span class=mx-1>&#183;</span>
<span>Updated
<time>14 Oct 2023</time></span></div></header><section><p>The iCE40 UltraPlus distinguishes itself from the rest of the iCE40 FPGA family by including a relatively generous 1 Mb (128 KiB) of single port synchronous SRAM known as <strong>SPRAM</strong>. SPRAM blocks are much larger than BRAM but are limited to a single port and 16-bit data bus.</p><p>In this quick <a href=/tutorials/#fpga-how-to>how to</a>, we learn how to use SPRAM with Yosys and contrast it with Block RAM. If you want to learn more about other FPGA memory, see <a href=/posts/fpga-memory-types/>FPGA Memory Types</a>.</p><p>Share your thoughts with @WillFlux on <a href=https://mastodon.social/@WillFlux>Mastodon</a> or <a href=https://twitter.com/WillFlux>Twitter</a>. If you like what I do, <a href=https://github.com/sponsors/WillGreen>sponsor me</a>. üôè</p><h2 id=specification>Specification</h2><p>iCE40 UltraPlus FPGAs include four 256 Kb SPRAM blocks organized as 16K x 16-bit (16384 locations of 16 bits each). You can combine these blocks to create wider or deeper memories. For example, you can create a 32-bit memory by combining two SPRAM blocks to form a 16K x 32-bit memory (64 KiB).</p><h2 id=using-spram>Using SPRAM</h2><p>SPRAM is easy to use, but you need to explicitly request SPRAM: Yosys won&rsquo;t infer it for you.<br>The SPRAM primitive is named <strong>SB_SPRAM256KA</strong>.</p><p>See the <a href=#compared-with-block-ram>comparison with Block RAM</a> for more details on which memory is best for your design.</p><h3 id=example-verilog-module>Example Verilog Module</h3><p>Here&rsquo;s a simple Verilog wrapper around a single 256 Kb SPRAM block that works with Yosys:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> spram #(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>localparam</span> WIDTH<span style=color:#f92672>=</span><span style=color:#ae81ff>16</span>,     <span style=color:#75715e>// fixed data width: 16-bits
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> DEPTH<span style=color:#f92672>=</span><span style=color:#ae81ff>16384</span>,  <span style=color:#75715e>// fixed depth: 16K 
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> ADDRW<span style=color:#f92672>=</span>$clog2(DEPTH)
</span></span><span style=display:flex><span>    ) (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> clk,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] we,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> [ADDRW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] addr,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> [WIDTH<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] data_in,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span>     <span style=color:#66d9ef>logic</span> [WIDTH<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] data_out
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    SB_SPRAM256KA spram_inst (
</span></span><span style=display:flex><span>        .ADDRESS(addr),
</span></span><span style=display:flex><span>        .DATAIN(data_in),
</span></span><span style=display:flex><span>        .MASKWREN(we),
</span></span><span style=display:flex><span>        .WREN(<span style=color:#f92672>|</span>we),
</span></span><span style=display:flex><span>        .CHIPSELECT(<span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b1</span>),
</span></span><span style=display:flex><span>        .CLOCK(clk),
</span></span><span style=display:flex><span>        .STANDBY(<span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b0</span>),
</span></span><span style=display:flex><span>        .SLEEP(<span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b0</span>),
</span></span><span style=display:flex><span>        .POWEROFF(<span style=color:#ae81ff>1</span><span style=color:#ae81ff>&#39;b1</span>),
</span></span><span style=display:flex><span>        .DATAOUT(data_out)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p>This example uses a 4-bit write enable signal, <code>we</code>, to select individual nibbles for write. If any of the bits of <code>we</code> are set, then <code>WREN</code> is enabled for writing. All the ports are described in the next section.</p><h3 id=port-summary>Port Summary</h3><p>The SB_SPRAM256KA primitive has the following ports:</p><table><thead><tr><th>Port</th><th>Default</th><th>Description</th></tr></thead><tbody><tr><td>ADDRESS [13:0]</td><td><code>14'h0</code></td><td>Memory address</td></tr><tr><td>DATAIN [15:0]</td><td><code>16'h0</code></td><td>Value to write</td></tr><tr><td>MASKWREN [3:0]</td><td><code>4'b1111</code></td><td>Select nibbles for writing</td></tr><tr><td>WREN</td><td><code>1'b0</code></td><td>Write enable (active high)</td></tr><tr><td>CHIPSELECT</td><td><code>1'b0</code></td><td>Enable block (active high)</td></tr><tr><td>CLOCK</td><td><code>N/A</code></td><td>Clock for memory</td></tr><tr><td>STANDBY</td><td><code>1'b0</code></td><td>Light sleep (active high)</td></tr><tr><td>SLEEP</td><td><code>1'b0</code></td><td>Deep sleep (active high)</td></tr><tr><td>POWEROFF</td><td><code>1'b1</code></td><td>Turn off memory (active low)</td></tr><tr><td>DATAOUT [15:0]</td><td><code>N/A</code></td><td>Output value from memory read</td></tr></tbody></table><p>All ports are inputs apart from DATAOUT.<br>For details on the sleep and power pins see the <a href="https://www.latticesemi.com/view_document?document_id=51966">iCE40 SPRAM Usage Guide</a>.</p><h3 id=write-mask>Write Mask</h3><p>SPRAM has a fixed 16-bit data bus, but you can select individual nibbles (4 bits) for writing with <code>MASKWREN</code>. CPUs usually expect memory to be byte writeable; the write mask allows you to trivially support byte writes. 4-bit writes are more unusual but come in handy when working with SPI devices or 16 colour (4 bit) graphics.</p><p>For example, with <code>MASKWREN(4'b1100)</code>, the upper byte of <code>DATAIN</code> is written to memory.</p><h3 id=initializing-spram>Initializing SPRAM</h3><p>Unlike Block RAM, SPRAM cannot be initialized by device configuration, so you can&rsquo;t use <code>$readmemh</code>. SPRAM starts out with undefined values, which you need to explicitly initialize in logic if required.</p><h2 id=compared-with-block-ram>Compared with Block RAM</h2><p>The following comparison can help you decide between SPRAM and block RAM:</p><table><thead><tr><th>Feature</th><th>SPRAM</th><th>Block RAM (EBR)</th></tr></thead><tbody><tr><td>Ports</td><td>One (Shared by Read & Write)</td><td>Separate Read & Write or one R/W</td></tr><tr><td>Data Width</td><td>Fixed 16 bit (4-bit write mask)</td><td>2, 4, 8, or 16 bit</td></tr><tr><td>Block Size</td><td>256 Kb (32 KiB)</td><td>4 Kb (512 bytes)</td></tr><tr><td>Block Count</td><td>4</td><td>30 (UP5K) or 20 (UP3K)</td></tr><tr><td>Total Size</td><td>1024 Kb</td><td>120 Kb (UP5K) or 80 Kb (UP3K)</td></tr><tr><td>Init Values</td><td>No</td><td>Yes</td></tr></tbody></table><p>NB. There are two models of UltraPlus, UP3K and UP5K, but both include the full 1 Mb of SPRAM.</p><h2 id=project-ideas>Project Ideas</h2><p>If you&rsquo;re doing CPU development, try combining two SPRAM blocks to make a 32-bit wide, 64 KiB memory. I&rsquo;ll be adding examples of SPRAM as a framebuffer in future.</p><h2 id=ice40up-boards>iCE40UP Boards</h2><p>The following boards include the iCE40UP5K FPGA:</p><ul><li>1BitSquared <a href=https://docs.icebreaker-fpga.org/hardware/icebreaker/>iCEBreaker</a></li><li>1BitSquared <a href=https://docs.icebreaker-fpga.org/hardware/bitsy/>iCEBreaker Bitsy</a></li><li>Lattice <a href=https://www.latticesemi.com/Products/DevelopmentBoardsAndKits/iCE40UltraPlusBreakoutBoard>iCE40 UltraPlus Breakout Board</a></li></ul><h2 id=reference>Reference</h2><ul><li><a href="https://www.latticesemi.com/view_document?document_id=51968">iCE40 UltraPlus Family Data Sheet</a> (PDF)</li><li><a href="https://www.latticesemi.com/view_document?document_id=51966">iCE40 SPRAM Usage Guide</a> (PDF)</li></ul><h2 id=whats-next>What&rsquo;s Next?</h2><p>Check out my <a href=/demos>FPGA demos</a> or the <a href=/posts/fpga-graphics/>FPGA graphics tutorials</a>.</p></section><footer class="mt-12 flex flex-wrap"><a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/ice40>ice40</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/memory>memory</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/icebreaker>icebreaker</a></footer></article></main><footer class="opaco mx-auto flex h-[4.5rem] max-w-4xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto><a class=link href=https://projectf.io/>Project F</a>: A little oasis for FPGA and RISC-V design.
&copy; 2024 Will Green.</div></footer></body></html>