

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Fri May  6 16:43:07 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_32_1                  |        5|        ?|     5 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_33_2                 |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_39_3                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- LOOP1                            |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        | + LOOP2                           |        ?|        ?|         5|          1|          1|      ?|       yes|
        |- VITIS_LOOP_55_4_VITIS_LOOP_56_5  |        ?|        ?|         8|          1|          1|      ?|       yes|
        |- VITIS_LOOP_63_6                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    6|       -|      -|    -|
|Expression       |        -|    -|       0|    779|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    0|    1144|   1241|    -|
|Memory           |     2050|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    457|    -|
|Register         |        -|    -|    1403|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |     2052|    6|    2547|   2573|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      732|    2|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |CRTL_BUS_s_axi_U         |CRTL_BUS_s_axi        |        0|   0|  119|  170|    0|
    |control_s_axi_U          |control_s_axi         |        0|   0|  182|  296|    0|
    |gmem_m_axi_U             |gmem_m_axi            |        2|   0|  537|  677|    0|
    |mul_31ns_32ns_63_2_1_U2  |mul_31ns_32ns_63_2_1  |        0|   0|  165|   50|    0|
    |mul_31s_31s_31_2_1_U1    |mul_31s_31s_31_2_1    |        0|   0|  141|   48|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        2|   0| 1144| 1241|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------------+----------------------------------+--------------+
    |               Instance              |              Module              |  Expression  |
    +-------------------------------------+----------------------------------+--------------+
    |mac_muladd_10ns_11ns_20ns_20_4_1_U4  |mac_muladd_10ns_11ns_20ns_20_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_16s_23ns_23_4_1_U5    |mac_muladd_16s_16s_23ns_23_4_1    |  i0 + i1 * i2|
    |mac_muladd_16s_16s_23ns_23_4_1_U8    |mac_muladd_16s_16s_23ns_23_4_1    |  i0 + i1 * i2|
    |mul_mul_10ns_11ns_20_4_1_U3          |mul_mul_10ns_11ns_20_4_1          |       i0 * i1|
    |mul_mul_10ns_11ns_20_4_1_U7          |mul_mul_10ns_11ns_20_4_1          |       i0 * i1|
    |mul_mul_16s_16s_23_4_1_U6            |mul_mul_16s_16s_23_4_1            |       i0 * i1|
    +-------------------------------------+----------------------------------+--------------+

    * Memory: 
    +-----------+---------+---------+---+----+-----+---------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF| LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+---+----+-----+---------+-----+------+-------------+
    |bbuf_V_U   |bbuf_V   |        1|  0|   0|    0|     1000|   16|     1|        16000|
    |dbbuf_V_U  |dbbuf_V  |        1|  0|   0|    0|     1000|   16|     1|        16000|
    |dwbuf_V_U  |dwbuf_V  |     1024|  0|   0|    0|  1000000|   16|     1|     16000000|
    |wbuf_V_U   |wbuf_V   |     1024|  0|   0|    0|  1000000|   16|     1|     16000000|
    +-----------+---------+---------+---+----+-----+---------+-----+------+-------------+
    |Total      |         |     2050|  0|   0|    0|  2002000|   64|     4|     32032000|
    +-----------+---------+---------+---+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1116_fu_812_p2               |         +|   0|  0|  27|          20|          20|
    |add_ln32_fu_479_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln33_fu_554_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln34_fu_573_p2                 |         +|   0|  0|  27|          20|          20|
    |add_ln39_fu_582_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln44_fu_768_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln48_fu_792_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln55_1_fu_620_p2               |         +|   0|  0|  70|          63|           1|
    |add_ln55_fu_631_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln56_fu_682_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln63_fu_741_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln703_fu_762_p2                |         +|   0|  0|  23|          16|          16|
    |empty_32_fu_529_p2                 |         +|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state24_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io                 |       and|   0|  0|   2|           1|           1|
    |cmp28237_fu_465_p2                 |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln32_1_fu_485_p2              |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln32_fu_459_p2                |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln33_fu_564_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln39_fu_588_p2                |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln44_fu_774_p2                |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln48_fu_798_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln55_fu_626_p2                |      icmp|   0|  0|  28|          63|          63|
    |icmp_ln56_fu_637_p2                |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln63_fu_747_p2                |      icmp|   0|  0|  17|          31|          31|
    |select_ln55_2_fu_658_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln55_3_fu_670_p3            |    select|   0|  0|  31|           1|          31|
    |select_ln55_fu_642_p3              |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 779|         769|         443|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  151|         34|    1|         34|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter7       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter4       |    9|          2|    1|          2|
    |ap_phi_mux_rhs_phi_fu_452_p4  |    9|          2|   16|         32|
    |bbuf_V_address0               |   14|          3|   10|         30|
    |dx_WEN_A                      |    9|          2|    2|          4|
    |dy_Addr_A_orig                |   14|          3|   32|         96|
    |gmem_ARADDR                   |   14|          3|   32|         96|
    |gmem_ARLEN                    |   14|          3|   32|         96|
    |gmem_blk_n_AR                 |    9|          2|    1|          2|
    |gmem_blk_n_R                  |    9|          2|    1|          2|
    |i_1_reg_371                   |    9|          2|   31|         62|
    |i_2_reg_426                   |    9|          2|   31|         62|
    |i_3_reg_393                   |    9|          2|   31|         62|
    |i_4_reg_415                   |    9|          2|   31|         62|
    |i_reg_348                     |    9|          2|   31|         62|
    |indvar_flatten_reg_382        |    9|          2|   63|        126|
    |j_1_reg_437                   |    9|          2|   32|         64|
    |j_2_reg_404                   |    9|          2|   32|         64|
    |j_reg_360                     |    9|          2|   31|         62|
    |rhs_reg_448                   |    9|          2|   16|         32|
    |wbuf_V_address0               |   20|          4|   20|         80|
    |x_Addr_A_orig                 |   14|          3|   32|         96|
    |y_WEN_A                       |    9|          2|    2|          4|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  457|        101|  519|       1248|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln32_reg_940                     |  31|   0|   31|          0|
    |add_ln34_reg_989                     |  20|   0|   20|          0|
    |add_ln34_reg_989_pp0_iter1_reg       |  20|   0|   20|          0|
    |add_ln44_reg_1150                    |  31|   0|   31|          0|
    |add_ln703_reg_1145                   |  16|   0|   16|          0|
    |ap_CS_fsm                            |  33|   0|   33|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4              |   1|   0|    1|          0|
    |b_read_reg_911                       |  32|   0|   32|          0|
    |cmp28237_reg_925                     |   1|   0|    1|          0|
    |dbbuf_V_addr_reg_1134                |  10|   0|   10|          0|
    |dbbuf_V_addr_reg_1134_pp3_iter1_reg  |  10|   0|   10|          0|
    |dwbuf_V_addr_reg_1109                |  20|   0|   20|          0|
    |dwbuf_V_addr_reg_1109_pp2_iter4_reg  |  20|   0|   20|          0|
    |empty_28_reg_935                     |  31|   0|   31|          0|
    |empty_31_reg_959                     |  31|   0|   31|          0|
    |empty_32_reg_964                     |  32|   0|   32|          0|
    |empty_reg_929                        |  31|   0|   31|          0|
    |fwprop_read_reg_891                  |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_994             |  16|   0|   16|          0|
    |gmem_addr_read_reg_1013              |  16|   0|   16|          0|
    |gmem_addr_reg_953                    |  32|   0|   32|          0|
    |i_1_reg_371                          |  31|   0|   31|          0|
    |i_2_reg_426                          |  31|   0|   31|          0|
    |i_3_reg_393                          |  31|   0|   31|          0|
    |i_4_reg_415                          |  31|   0|   31|          0|
    |i_reg_348                            |  31|   0|   31|          0|
    |icmp_ln32_reg_921                    |   1|   0|    1|          0|
    |icmp_ln33_reg_985                    |   1|   0|    1|          0|
    |icmp_ln33_reg_985_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln39_reg_1004                   |   1|   0|    1|          0|
    |icmp_ln39_reg_1004_pp1_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln48_reg_1193                   |   1|   0|    1|          0|
    |icmp_ln55_reg_1048                   |   1|   0|    1|          0|
    |icmp_ln63_reg_1130                   |   1|   0|    1|          0|
    |icmp_ln63_reg_1130_pp3_iter1_reg     |   1|   0|    1|          0|
    |indvar_flatten_reg_382               |  63|   0|   63|          0|
    |j_1_reg_437                          |  32|   0|   32|          0|
    |j_2_reg_404                          |  32|   0|   32|          0|
    |j_reg_360                            |  31|   0|   31|          0|
    |mul_ln1116_reg_1178                  |  20|   0|   20|          0|
    |mul_ln34_reg_969                     |  20|   0|   20|          0|
    |mul_ln55_reg_1038                    |  63|   0|   63|          0|
    |rhs_reg_448                          |  16|   0|   16|          0|
    |select_ln55_2_reg_1052               |  10|   0|   10|          0|
    |sext_ln55_reg_1093                   |  23|   0|   23|          0|
    |sext_ln55_reg_1093_pp2_iter3_reg     |  23|   0|   23|          0|
    |trunc_ln1118_reg_1067                |  20|   0|   20|          0|
    |trunc_ln1118_reg_1067_pp2_iter1_reg  |  20|   0|   20|          0|
    |trunc_ln40_reg_1008                  |  10|   0|   10|          0|
    |trunc_ln40_reg_1008_pp1_iter1_reg    |  10|   0|   10|          0|
    |trunc_ln44_reg_1033                  |  31|   0|   31|          0|
    |trunc_ln46_reg_1158                  |  10|   0|   10|          0|
    |trunc_ln55_reg_1018                  |  31|   0|   31|          0|
    |w_read_reg_916                       |  32|   0|   32|          0|
    |xdim_read_reg_902                    |  32|   0|   32|          0|
    |y_addr_reg_1173                      |  10|   0|   10|          0|
    |ydim_read_reg_895                    |  32|   0|   32|          0|
    |zext_ln1118_reg_1083                 |  20|   0|   32|         12|
    |icmp_ln48_reg_1193                   |  64|  32|    1|          0|
    |icmp_ln55_reg_1048                   |  64|  32|    1|          0|
    |zext_ln1118_reg_1083                 |  64|  32|   32|         12|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1403|  96| 1257|         24|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_AWREADY  |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_AWADDR   |   in|    6|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WVALID   |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WREADY   |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WDATA    |   in|   32|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WSTRB    |   in|    4|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARVALID  |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARREADY  |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARADDR   |   in|    6|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RVALID   |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RREADY   |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RDATA    |  out|   32|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RRESP    |  out|    2|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BVALID   |  out|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BREADY   |   in|    1|       s_axi|      CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BRESP    |  out|    2|       s_axi|      CRTL_BUS|        scalar|
|s_axi_control_AWVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR    |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA     |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB     |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR    |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA     |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP     |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP     |  out|    2|       s_axi|       control|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|  fcc_combined|  return value|
|m_axi_gmem_AWVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN        |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS        |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA        |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB        |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN        |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS        |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA        |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP        |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP        |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER        |   in|    1|       m_axi|          gmem|       pointer|
|x_Addr_A                |  out|   32|        bram|             x|         array|
|x_EN_A                  |  out|    1|        bram|             x|         array|
|x_WEN_A                 |  out|    2|        bram|             x|         array|
|x_Din_A                 |  out|   16|        bram|             x|         array|
|x_Dout_A                |   in|   16|        bram|             x|         array|
|x_Clk_A                 |  out|    1|        bram|             x|         array|
|x_Rst_A                 |  out|    1|        bram|             x|         array|
|dx_Addr_A               |  out|   32|        bram|            dx|         array|
|dx_EN_A                 |  out|    1|        bram|            dx|         array|
|dx_WEN_A                |  out|    2|        bram|            dx|         array|
|dx_Din_A                |  out|   16|        bram|            dx|         array|
|dx_Dout_A               |   in|   16|        bram|            dx|         array|
|dx_Clk_A                |  out|    1|        bram|            dx|         array|
|dx_Rst_A                |  out|    1|        bram|            dx|         array|
|y_Addr_A                |  out|   32|        bram|             y|         array|
|y_EN_A                  |  out|    1|        bram|             y|         array|
|y_WEN_A                 |  out|    2|        bram|             y|         array|
|y_Din_A                 |  out|   16|        bram|             y|         array|
|y_Dout_A                |   in|   16|        bram|             y|         array|
|y_Clk_A                 |  out|    1|        bram|             y|         array|
|y_Rst_A                 |  out|    1|        bram|             y|         array|
|dy_Addr_A               |  out|   32|        bram|            dy|         array|
|dy_EN_A                 |  out|    1|        bram|            dy|         array|
|dy_WEN_A                |  out|    2|        bram|            dy|         array|
|dy_Din_A                |  out|   16|        bram|            dy|         array|
|dy_Dout_A               |   in|   16|        bram|            dy|         array|
|dy_Clk_A                |  out|    1|        bram|            dy|         array|
|dy_Rst_A                |  out|    1|        bram|            dy|         array|
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 23 24 25 }
  Pipeline-2 : II = 1, D = 8, States = { 28 29 30 31 32 33 34 35 }
  Pipeline-3 : II = 1, D = 3, States = { 37 38 39 }
  Pipeline-4 : II = 1, D = 5, States = { 45 46 47 48 49 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 26 2 
2 --> 3 16 
3 --> 4 
4 --> 5 
5 --> 6 15 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 2 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 26 24 
24 --> 25 
25 --> 23 
26 --> 27 40 41 
27 --> 28 
28 --> 36 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 28 
36 --> 37 
37 --> 40 38 
38 --> 39 
39 --> 37 
40 --> 
41 --> 42 40 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 45 
50 --> 41 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 51 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 200, void @empty_14, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_17, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty, void @empty_0, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_17, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty, void @empty_3, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_17, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty, void @empty_20, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_17, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty, void @empty_9, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_17, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_17, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_5, void @empty_3, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_17, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_5, void @empty_20, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_5, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 80 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 81 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 82 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 83 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 84 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (3.25ns)   --->   "%wbuf_V = alloca i32 1" [fcc_combined/main.cpp:25]   --->   Operation 85 'alloca' 'wbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_1 : Operation 86 [1/1] (3.25ns)   --->   "%bbuf_V = alloca i32 1" [fcc_combined/main.cpp:26]   --->   Operation 86 'alloca' 'bbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 87 [1/1] (3.25ns)   --->   "%dwbuf_V = alloca i32 1" [fcc_combined/main.cpp:28]   --->   Operation 87 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_1 : Operation 88 [1/1] (3.25ns)   --->   "%dbbuf_V = alloca i32 1" [fcc_combined/main.cpp:29]   --->   Operation 88 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 89 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp_sgt  i32 %ydim_read, i32 0" [fcc_combined/main.cpp:32]   --->   Operation 89 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %._crit_edge236, void %.lr.ph245" [fcc_combined/main.cpp:32]   --->   Operation 90 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (2.47ns)   --->   "%cmp28237 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 91 'icmp' 'cmp28237' <Predicate = (icmp_ln32)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ydim_read"   --->   Operation 92 'trunc' 'empty' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%empty_28 = trunc i32 %xdim_read"   --->   Operation 93 'trunc' 'empty_28' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%br_ln32 = br void" [fcc_combined/main.cpp:32]   --->   Operation 94 'br' 'br_ln32' <Predicate = (icmp_ln32)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln32, void %._crit_edge241, i31 0, void %.lr.ph245" [fcc_combined/main.cpp:32]   --->   Operation 95 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (2.52ns)   --->   "%add_ln32 = add i31 %i, i31 1" [fcc_combined/main.cpp:32]   --->   Operation 96 'add' 'add_ln32' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (2.47ns)   --->   "%icmp_ln32_1 = icmp_eq  i31 %i, i31 %empty" [fcc_combined/main.cpp:32]   --->   Operation 97 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 98 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32_1, void %.split13, void %.lr.ph235" [fcc_combined/main.cpp:32]   --->   Operation 99 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%empty_30 = trunc i31 %i" [fcc_combined/main.cpp:32]   --->   Operation 100 'trunc' 'empty_30' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %empty_30" [fcc_combined/main.cpp:34]   --->   Operation 101 'zext' 'zext_ln34' <Predicate = (!icmp_ln32_1)> <Delay = 0.00>
ST_2 : Operation 102 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln34 = mul i20 %zext_ln34, i20 1000" [fcc_combined/main.cpp:34]   --->   Operation 102 'mul' 'mul_ln34' <Predicate = (!icmp_ln32_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [2/2] (6.91ns)   --->   "%empty_31 = mul i31 %i, i31 %empty_28" [fcc_combined/main.cpp:32]   --->   Operation 103 'mul' 'empty_31' <Predicate = (!icmp_ln32_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [fcc_combined/main.cpp:39]   --->   Operation 104 'partselect' 'trunc_ln' <Predicate = (icmp_ln32_1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i31 %trunc_ln" [fcc_combined/main.cpp:39]   --->   Operation 105 'sext' 'sext_ln39' <Predicate = (icmp_ln32_1)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln39" [fcc_combined/main.cpp:39]   --->   Operation 106 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln32_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 107 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln34 = mul i20 %zext_ln34, i20 1000" [fcc_combined/main.cpp:34]   --->   Operation 107 'mul' 'mul_ln34' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/2] (6.91ns)   --->   "%empty_31 = mul i31 %i, i31 %empty_28" [fcc_combined/main.cpp:32]   --->   Operation 108 'mul' 'empty_31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 109 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln34 = mul i20 %zext_ln34, i20 1000" [fcc_combined/main.cpp:34]   --->   Operation 109 'mul' 'mul_ln34' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_31, i1 0" [fcc_combined/main.cpp:32]   --->   Operation 110 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (2.55ns)   --->   "%empty_32 = add i32 %tmp, i32 %w_read" [fcc_combined/main.cpp:32]   --->   Operation 111 'add' 'empty_32' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [fcc_combined/main.cpp:32]   --->   Operation 112 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln34 = mul i20 %zext_ln34, i20 1000" [fcc_combined/main.cpp:34]   --->   Operation 113 'mul' 'mul_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %cmp28237, void %._crit_edge241, void %.lr.ph240" [fcc_combined/main.cpp:33]   --->   Operation 114 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_32, i32 1, i32 31" [fcc_combined/main.cpp:33]   --->   Operation 115 'partselect' 'trunc_ln1' <Predicate = (cmp28237)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i31 %trunc_ln1" [fcc_combined/main.cpp:33]   --->   Operation 116 'sext' 'sext_ln33' <Predicate = (cmp28237)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln33" [fcc_combined/main.cpp:33]   --->   Operation 117 'getelementptr' 'gmem_addr_1' <Predicate = (cmp28237)> <Delay = 0.00>
ST_5 : Operation 118 [7/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:33]   --->   Operation 118 'readreq' 'empty_33' <Predicate = (cmp28237)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 119 [6/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:33]   --->   Operation 119 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 120 [5/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:33]   --->   Operation 120 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 121 [4/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:33]   --->   Operation 121 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 122 [3/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:33]   --->   Operation 122 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 123 [2/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:33]   --->   Operation 123 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 124 [1/7] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:33]   --->   Operation 124 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 125 [1/1] (1.58ns)   --->   "%br_ln33 = br void" [fcc_combined/main.cpp:33]   --->   Operation 125 'br' 'br_ln33' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln33, void %.split11, i31 0, void %.lr.ph240" [fcc_combined/main.cpp:33]   --->   Operation 126 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (2.52ns)   --->   "%add_ln33 = add i31 %j, i31 1" [fcc_combined/main.cpp:33]   --->   Operation 127 'add' 'add_ln33' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [fcc_combined/main.cpp:33]   --->   Operation 128 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 129 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_eq  i32 %j_cast, i32 %xdim_read" [fcc_combined/main.cpp:33]   --->   Operation 130 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 131 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %.split11, void %._crit_edge241.loopexit" [fcc_combined/main.cpp:33]   --->   Operation 132 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i31 %j" [fcc_combined/main.cpp:34]   --->   Operation 133 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (2.19ns)   --->   "%add_ln34 = add i20 %mul_ln34, i20 %trunc_ln34" [fcc_combined/main.cpp:34]   --->   Operation 134 'add' 'add_ln34' <Predicate = (!icmp_ln33)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 135 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr_1" [fcc_combined/main.cpp:34]   --->   Operation 135 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [fcc_combined/main.cpp:33]   --->   Operation 136 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i20 %add_ln34" [fcc_combined/main.cpp:34]   --->   Operation 137 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln34_1" [fcc_combined/main.cpp:34]   --->   Operation 138 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 %gmem_addr_1_read, i20 %wbuf_V_addr" [fcc_combined/main.cpp:34]   --->   Operation 139 'store' 'store_ln34' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge241"   --->   Operation 141 'br' 'br_ln0' <Predicate = (cmp28237)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 142 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 7.30>
ST_16 : Operation 143 [7/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:39]   --->   Operation 143 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 3> <Delay = 7.30>
ST_17 : Operation 144 [6/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:39]   --->   Operation 144 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 4> <Delay = 7.30>
ST_18 : Operation 145 [5/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:39]   --->   Operation 145 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 5> <Delay = 7.30>
ST_19 : Operation 146 [4/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:39]   --->   Operation 146 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 7.30>
ST_20 : Operation 147 [3/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:39]   --->   Operation 147 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 7.30>
ST_21 : Operation 148 [2/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:39]   --->   Operation 148 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 8> <Delay = 7.30>
ST_22 : Operation 149 [1/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:39]   --->   Operation 149 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 150 [1/1] (1.58ns)   --->   "%br_ln39 = br void" [fcc_combined/main.cpp:39]   --->   Operation 150 'br' 'br_ln39' <Predicate = true> <Delay = 1.58>

State 23 <SV = 9> <Delay = 2.52>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln39, void %.split9, i31 0, void %.lr.ph235" [fcc_combined/main.cpp:39]   --->   Operation 151 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (2.52ns)   --->   "%add_ln39 = add i31 %i_1, i31 1" [fcc_combined/main.cpp:39]   --->   Operation 152 'add' 'add_ln39' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 153 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (2.47ns)   --->   "%icmp_ln39 = icmp_eq  i31 %i_1, i31 %empty" [fcc_combined/main.cpp:39]   --->   Operation 154 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 155 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split9, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:39]   --->   Operation 156 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i31 %i_1" [fcc_combined/main.cpp:40]   --->   Operation 157 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 24 <SV = 10> <Delay = 7.30>
ST_24 : Operation 158 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr" [fcc_combined/main.cpp:40]   --->   Operation 158 'read' 'gmem_addr_read' <Predicate = (!icmp_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 11> <Delay = 3.25>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [fcc_combined/main.cpp:39]   --->   Operation 159 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i10 %trunc_ln40" [fcc_combined/main.cpp:40]   --->   Operation 160 'zext' 'zext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln40" [fcc_combined/main.cpp:40]   --->   Operation 161 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln40 = store i16 %gmem_addr_read, i10 %bbuf_V_addr" [fcc_combined/main.cpp:40]   --->   Operation 162 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 163 'br' 'br_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 26 <SV = 10> <Delay = 6.91>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge236"   --->   Operation 164 'br' 'br_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %fwprop_read, void, void" [fcc_combined/main.cpp:43]   --->   Operation 165 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln32, void %._crit_edge216, void %.lr.ph230" [fcc_combined/main.cpp:55]   --->   Operation 166 'br' 'br_ln55' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %ydim_read" [fcc_combined/main.cpp:55]   --->   Operation 167 'trunc' 'trunc_ln55' <Predicate = (icmp_ln32 & !fwprop_read)> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i31 %trunc_ln55" [fcc_combined/main.cpp:55]   --->   Operation 168 'zext' 'zext_ln55' <Predicate = (icmp_ln32 & !fwprop_read)> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i32 %xdim_read" [fcc_combined/main.cpp:55]   --->   Operation 169 'zext' 'zext_ln55_1' <Predicate = (icmp_ln32 & !fwprop_read)> <Delay = 0.00>
ST_26 : Operation 170 [2/2] (6.91ns)   --->   "%mul_ln55 = mul i63 %zext_ln55, i63 %zext_ln55_1" [fcc_combined/main.cpp:55]   --->   Operation 170 'mul' 'mul_ln55' <Predicate = (icmp_ln32 & !fwprop_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln32, void %._crit_edge216, void %.lr.ph215" [fcc_combined/main.cpp:44]   --->   Operation 171 'br' 'br_ln44' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %ydim_read" [fcc_combined/main.cpp:44]   --->   Operation 172 'trunc' 'trunc_ln44' <Predicate = (icmp_ln32 & fwprop_read)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (1.58ns)   --->   "%br_ln44 = br void" [fcc_combined/main.cpp:44]   --->   Operation 173 'br' 'br_ln44' <Predicate = (icmp_ln32 & fwprop_read)> <Delay = 1.58>

State 27 <SV = 11> <Delay = 6.91>
ST_27 : Operation 174 [1/2] (6.91ns)   --->   "%mul_ln55 = mul i63 %zext_ln55, i63 %zext_ln55_1" [fcc_combined/main.cpp:55]   --->   Operation 174 'mul' 'mul_ln55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 175 [1/1] (1.58ns)   --->   "%br_ln55 = br void %_ZN8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [fcc_combined/main.cpp:55]   --->   Operation 175 'br' 'br_ln55' <Predicate = true> <Delay = 1.58>

State 28 <SV = 12> <Delay = 5.72>
ST_28 : Operation 176 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph230, i63 %add_ln55_1, void %._crit_edge226.loopexit" [fcc_combined/main.cpp:55]   --->   Operation 176 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 177 [1/1] (0.00ns)   --->   "%i_3 = phi i31 0, void %.lr.ph230, i31 %select_ln55_3, void %._crit_edge226.loopexit" [fcc_combined/main.cpp:55]   --->   Operation 177 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %.lr.ph230, i32 %add_ln56, void %._crit_edge226.loopexit" [fcc_combined/main.cpp:56]   --->   Operation 178 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (3.49ns)   --->   "%add_ln55_1 = add i63 %indvar_flatten, i63 1" [fcc_combined/main.cpp:55]   --->   Operation 179 'add' 'add_ln55_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 180 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 180 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 181 [1/1] (2.78ns)   --->   "%icmp_ln55 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln55" [fcc_combined/main.cpp:55]   --->   Operation 181 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %._crit_edge226.loopexit, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [fcc_combined/main.cpp:55]   --->   Operation 182 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 183 [1/1] (2.52ns)   --->   "%add_ln55 = add i31 %i_3, i31 1" [fcc_combined/main.cpp:55]   --->   Operation 183 'add' 'add_ln55' <Predicate = (!icmp_ln55)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 184 [1/1] (2.47ns)   --->   "%icmp_ln56 = icmp_eq  i32 %j_2, i32 %xdim_read" [fcc_combined/main.cpp:56]   --->   Operation 184 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln55)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 185 [1/1] (0.69ns)   --->   "%select_ln55 = select i1 %icmp_ln56, i32 0, i32 %j_2" [fcc_combined/main.cpp:55]   --->   Operation 185 'select' 'select_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i31 %add_ln55" [fcc_combined/main.cpp:55]   --->   Operation 186 'trunc' 'trunc_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = trunc i31 %i_3" [fcc_combined/main.cpp:55]   --->   Operation 187 'trunc' 'trunc_ln55_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_28 : Operation 188 [1/1] (0.68ns)   --->   "%select_ln55_2 = select i1 %icmp_ln56, i10 %trunc_ln55_1, i10 %trunc_ln55_2" [fcc_combined/main.cpp:55]   --->   Operation 188 'select' 'select_ln55_2' <Predicate = (!icmp_ln55)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i10 %select_ln55_2"   --->   Operation 189 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_28 : Operation 190 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i20 %zext_ln1118_1, i20 1000"   --->   Operation 190 'mul' 'mul_ln1118' <Predicate = (!icmp_ln55)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 191 [1/1] (0.73ns)   --->   "%select_ln55_3 = select i1 %icmp_ln56, i31 %add_ln55, i31 %i_3" [fcc_combined/main.cpp:55]   --->   Operation 191 'select' 'select_ln55_3' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %select_ln55"   --->   Operation 192 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_28 : Operation 193 [1/1] (2.55ns)   --->   "%add_ln56 = add i32 %select_ln55, i32 1" [fcc_combined/main.cpp:56]   --->   Operation 193 'add' 'add_ln56' <Predicate = (!icmp_ln55)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 13> <Delay = 3.25>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i10 %select_ln55_2" [fcc_combined/main.cpp:55]   --->   Operation 194 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_29 : Operation 195 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i20 %zext_ln1118_1, i20 1000"   --->   Operation 195 'mul' 'mul_ln1118' <Predicate = (!icmp_ln55)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 196 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln55_2" [fcc_combined/main.cpp:55]   --->   Operation 196 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_29 : Operation 197 [2/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [fcc_combined/main.cpp:55]   --->   Operation 197 'load' 'dy_load' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_29 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i20 %trunc_ln1118"   --->   Operation 198 'zext' 'zext_ln1118' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_29 : Operation 199 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 199 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_29 : Operation 200 [2/2] (3.25ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 200 'load' 'x_load_1' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 30 <SV = 14> <Delay = 4.30>
ST_30 : Operation 201 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i20 %zext_ln1118_1, i20 1000"   --->   Operation 201 'mul' 'mul_ln1118' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 202 [1/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [fcc_combined/main.cpp:55]   --->   Operation 202 'load' 'dy_load' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_30 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i16 %dy_load" [fcc_combined/main.cpp:55]   --->   Operation 203 'sext' 'sext_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_30 : Operation 204 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i20 %mul_ln1118, i20 %trunc_ln1118"   --->   Operation 204 'add' 'add_ln1118' <Predicate = (!icmp_ln55)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 205 [1/2] (3.25ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 205 'load' 'x_load_1' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %x_load_1"   --->   Operation 206 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_30 : Operation 207 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i23 %sext_ln1118_1, i23 %sext_ln55"   --->   Operation 207 'mul' 'mul_ln1192' <Predicate = (!icmp_ln55)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 15> <Delay = 5.35>
ST_31 : Operation 208 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i20 %mul_ln1118, i20 %trunc_ln1118"   --->   Operation 208 'add' 'add_ln1118' <Predicate = (!icmp_ln55)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i20 %add_ln1118"   --->   Operation 209 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 210 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_31 : Operation 211 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 211 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_31 : Operation 212 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i20 %wbuf_V_addr_2"   --->   Operation 212 'load' 'wbuf_V_load' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_31 : Operation 213 [2/2] (3.25ns)   --->   "%lhs = load i20 %dwbuf_V_addr"   --->   Operation 213 'load' 'lhs' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_31 : Operation 214 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i23 %sext_ln1118_1, i23 %sext_ln55"   --->   Operation 214 'mul' 'mul_ln1192' <Predicate = (!icmp_ln55)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 16> <Delay = 5.40>
ST_32 : Operation 215 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i20 %wbuf_V_addr_2"   --->   Operation 215 'load' 'wbuf_V_load' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_32 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %wbuf_V_load"   --->   Operation 216 'sext' 'sext_ln1118' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_32 : Operation 217 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1118, i23 %sext_ln55"   --->   Operation 217 'mul' 'mul_ln1115' <Predicate = (!icmp_ln55)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 218 [1/2] (3.25ns)   --->   "%lhs = load i20 %dwbuf_V_addr"   --->   Operation 218 'load' 'lhs' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_32 : Operation 219 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs, i7 0"   --->   Operation 219 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_32 : Operation 220 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i23 %sext_ln1118_1, i23 %sext_ln55"   --->   Operation 220 'mul' 'mul_ln1192' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 221 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 221 'add' 'ret_V_1' <Predicate = (!icmp_ln55)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 17> <Delay = 5.35>
ST_33 : Operation 222 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1118, i23 %sext_ln55"   --->   Operation 222 'mul' 'mul_ln1115' <Predicate = (!icmp_ln55)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 223 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 223 'add' 'ret_V_1' <Predicate = (!icmp_ln55)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V_1, i32 7, i32 22"   --->   Operation 224 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_33 : Operation 225 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_2, i20 %dwbuf_V_addr"   --->   Operation 225 'store' 'store_ln708' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>

State 34 <SV = 18> <Delay = 2.15>
ST_34 : Operation 226 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1118, i23 %sext_ln55"   --->   Operation 226 'mul' 'mul_ln1115' <Predicate = (!icmp_ln55)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 19> <Delay = 3.25>
ST_35 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_4_VITIS_LOOP_56_5_str"   --->   Operation 227 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_35 : Operation 228 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 228 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_35 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [fcc_combined/main.cpp:56]   --->   Operation 229 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_35 : Operation 230 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1118, i23 %sext_ln55"   --->   Operation 230 'mul' 'mul_ln1115' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %mul_ln1115, i32 7, i32 22"   --->   Operation 231 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_35 : Operation 232 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln1118" [fcc_combined/main.cpp:57]   --->   Operation 232 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_35 : Operation 233 [1/1] (3.25ns)   --->   "%store_ln57 = store i16 %trunc_ln708_1, i10 %dx_addr" [fcc_combined/main.cpp:57]   --->   Operation 233 'store' 'store_ln57' <Predicate = (!icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_35 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 234 'br' 'br_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 36 <SV = 13> <Delay = 1.58>
ST_36 : Operation 235 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 235 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 37 <SV = 14> <Delay = 3.25>
ST_37 : Operation 236 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln63, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i31 0, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [fcc_combined/main.cpp:63]   --->   Operation 236 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 237 [1/1] (2.52ns)   --->   "%add_ln63 = add i31 %i_4, i31 1" [fcc_combined/main.cpp:63]   --->   Operation 237 'add' 'add_ln63' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 238 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 238 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 239 [1/1] (2.47ns)   --->   "%icmp_ln63 = icmp_eq  i31 %i_4, i31 %trunc_ln55" [fcc_combined/main.cpp:63]   --->   Operation 239 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 240 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 240 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge216.loopexit" [fcc_combined/main.cpp:63]   --->   Operation 241 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_4"   --->   Operation 242 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_37 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %trunc_ln703"   --->   Operation 243 'zext' 'zext_ln703' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_37 : Operation 244 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 244 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_37 : Operation 245 [2/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 245 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_37 : Operation 246 [1/1] (0.00ns)   --->   "%dy_addr_1 = getelementptr i16 %dy, i32 0, i32 %zext_ln703"   --->   Operation 246 'getelementptr' 'dy_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_37 : Operation 247 [2/2] (3.25ns)   --->   "%dy_load_1 = load i10 %dy_addr_1"   --->   Operation 247 'load' 'dy_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 38 <SV = 15> <Delay = 5.33>
ST_38 : Operation 248 [1/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 248 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 249 [1/2] (3.25ns)   --->   "%dy_load_1 = load i10 %dy_addr_1"   --->   Operation 249 'load' 'dy_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 250 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %dy_load_1, i16 %dbbuf_V_load"   --->   Operation 250 'add' 'add_ln703' <Predicate = (!icmp_ln63)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 16> <Delay = 3.25>
ST_39 : Operation 251 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fcc_combined/main.cpp:63]   --->   Operation 251 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_39 : Operation 252 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %add_ln703, i10 %dbbuf_V_addr"   --->   Operation 252 'store' 'store_ln703' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_39 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 253 'br' 'br_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 40 <SV = 15> <Delay = 0.00>
ST_40 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge216"   --->   Operation 254 'br' 'br_ln0' <Predicate = (icmp_ln32 & !fwprop_read)> <Delay = 0.00>
ST_40 : Operation 255 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [fcc_combined/main.cpp:69]   --->   Operation 255 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>

State 41 <SV = 11> <Delay = 2.52>
ST_41 : Operation 256 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln44, void %._crit_edge.loopexit, i31 0, void %.lr.ph215" [fcc_combined/main.cpp:44]   --->   Operation 256 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 257 [1/1] (2.52ns)   --->   "%add_ln44 = add i31 %i_2, i31 1" [fcc_combined/main.cpp:44]   --->   Operation 257 'add' 'add_ln44' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 258 [1/1] (2.47ns)   --->   "%icmp_ln44 = icmp_eq  i31 %i_2, i31 %trunc_ln44" [fcc_combined/main.cpp:44]   --->   Operation 258 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 259 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 259 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split, void %._crit_edge216.loopexit29" [fcc_combined/main.cpp:44]   --->   Operation 260 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i31 %i_2" [fcc_combined/main.cpp:46]   --->   Operation 261 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_41 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i10 %trunc_ln46"   --->   Operation 262 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_41 : Operation 263 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i20 %zext_ln1116_1, i20 1000"   --->   Operation 263 'mul' 'mul_ln1116' <Predicate = (!icmp_ln44)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge216"   --->   Operation 264 'br' 'br_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 42 <SV = 12> <Delay = 2.15>
ST_42 : Operation 265 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i20 %zext_ln1116_1, i20 1000"   --->   Operation 265 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 13> <Delay = 3.25>
ST_43 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i10 %trunc_ln46" [fcc_combined/main.cpp:46]   --->   Operation 266 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 267 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i20 %zext_ln1116_1, i20 1000"   --->   Operation 267 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 268 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln46" [fcc_combined/main.cpp:46]   --->   Operation 268 'getelementptr' 'bbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 269 [2/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:46]   --->   Operation 269 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_43 : Operation 270 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln46" [fcc_combined/main.cpp:46]   --->   Operation 270 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>

State 44 <SV = 14> <Delay = 3.25>
ST_44 : Operation 271 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [fcc_combined/main.cpp:44]   --->   Operation 271 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 272 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i20 %zext_ln1116_1, i20 1000"   --->   Operation 272 'mul' 'mul_ln1116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 273 [1/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:46]   --->   Operation 273 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_44 : Operation 274 [1/1] (1.58ns)   --->   "%br_ln48 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [fcc_combined/main.cpp:48]   --->   Operation 274 'br' 'br_ln48' <Predicate = true> <Delay = 1.58>

State 45 <SV = 15> <Delay = 5.44>
ST_45 : Operation 275 [1/1] (0.00ns)   --->   "%j_1 = phi i32 0, void %.split, i32 %add_ln48, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:48]   --->   Operation 275 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 276 [1/1] (2.55ns)   --->   "%add_ln48 = add i32 %j_1, i32 1" [fcc_combined/main.cpp:48]   --->   Operation 276 'add' 'add_ln48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 277 [1/1] (2.47ns)   --->   "%icmp_ln48 = icmp_eq  i32 %j_1, i32 %xdim_read" [fcc_combined/main.cpp:48]   --->   Operation 277 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge.loopexit" [fcc_combined/main.cpp:48]   --->   Operation 278 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i32 %j_1"   --->   Operation 279 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i20 %trunc_ln1116"   --->   Operation 280 'zext' 'zext_ln1116' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 281 [1/1] (2.19ns)   --->   "%add_ln1116 = add i20 %mul_ln1116, i20 %trunc_ln1116"   --->   Operation 281 'add' 'add_ln1116' <Predicate = (!icmp_ln48)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i20 %add_ln1116"   --->   Operation 282 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 283 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1116_2"   --->   Operation 283 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 284 [2/2] (3.25ns)   --->   "%r_V = load i20 %wbuf_V_addr_1"   --->   Operation 284 'load' 'r_V' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_45 : Operation 285 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln1116"   --->   Operation 285 'getelementptr' 'x_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_45 : Operation 286 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 286 'load' 'x_load' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 46 <SV = 16> <Delay = 4.30>
ST_46 : Operation 287 [1/2] (3.25ns)   --->   "%r_V = load i20 %wbuf_V_addr_1"   --->   Operation 287 'load' 'r_V' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000000> <RAM>
ST_46 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %r_V"   --->   Operation 288 'sext' 'sext_ln727' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_46 : Operation 289 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 289 'load' 'x_load' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_46 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln727_1 = sext i16 %x_load"   --->   Operation 290 'sext' 'sext_ln727_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_46 : Operation 291 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i23 %sext_ln727_1, i23 %sext_ln727"   --->   Operation 291 'mul' 'mul_ln727' <Predicate = (!icmp_ln48)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 47 <SV = 17> <Delay = 1.05>
ST_47 : Operation 292 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i23 %sext_ln727_1, i23 %sext_ln727"   --->   Operation 292 'mul' 'mul_ln727' <Predicate = (!icmp_ln48)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 18> <Delay = 2.10>
ST_48 : Operation 293 [1/1] (0.00ns)   --->   "%rhs = phi i16 %bbuf_V_load, void %.split, i16 %trunc_ln9, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:46]   --->   Operation 293 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 294 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i23 %sext_ln727_1, i23 %sext_ln727"   --->   Operation 294 'mul' 'mul_ln727' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 295 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %rhs, i7 0"   --->   Operation 295 'bitconcatenate' 'rhs_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_48 : Operation 296 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %rhs_1, i23 %mul_ln727"   --->   Operation 296 'add' 'ret_V' <Predicate = (!icmp_ln48)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 19> <Delay = 4.20>
ST_49 : Operation 297 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %rhs, i10 %y_addr" [fcc_combined/main.cpp:49]   --->   Operation 297 'store' 'store_ln49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_49 : Operation 298 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 298 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 299 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [fcc_combined/main.cpp:48]   --->   Operation 299 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_49 : Operation 300 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %rhs_1, i23 %mul_ln727"   --->   Operation 300 'add' 'ret_V' <Predicate = (!icmp_ln48)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V, i32 7, i32 22"   --->   Operation 301 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_49 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 302 'br' 'br_ln0' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 50 <SV = 20> <Delay = 0.00>
ST_50 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 303 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ dx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dw]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ db]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ dy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ xdim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ydim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwprop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
fwprop_read       (read             ) [ 001111111111111111111111111111111111111111111111111]
ydim_read         (read             ) [ 001111111111111111111111111000000000000000000000000]
xdim_read         (read             ) [ 001111111111111111111111111111111111000001111111111]
b_read            (read             ) [ 001111111111111100000000000000000000000000000000000]
w_read            (read             ) [ 001111111111111100000000000000000000000000000000000]
wbuf_V            (alloca           ) [ 001111111111111111111111111111111111000001111111111]
bbuf_V            (alloca           ) [ 001111111111111111111111111000000000000001111111111]
dwbuf_V           (alloca           ) [ 001111111111111111111111111111111111000000000000000]
dbbuf_V           (alloca           ) [ 001111111111111111111111111111111111111100000000000]
icmp_ln32         (icmp             ) [ 011111111111111111111111111111111111111111111111111]
br_ln32           (br               ) [ 000000000000000000000000000000000000000000000000000]
cmp28237          (icmp             ) [ 001111111111111100000000000000000000000000000000000]
empty             (trunc            ) [ 001111111111111111111111110000000000000000000000000]
empty_28          (trunc            ) [ 001111111111111100000000000000000000000000000000000]
br_ln32           (br               ) [ 011111111111111100000000000000000000000000000000000]
i                 (phi              ) [ 001100000000000000000000000000000000000000000000000]
add_ln32          (add              ) [ 011111111111111100000000000000000000000000000000000]
icmp_ln32_1       (icmp             ) [ 001111111111111100000000000000000000000000000000000]
empty_29          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
br_ln32           (br               ) [ 000000000000000000000000000000000000000000000000000]
empty_30          (trunc            ) [ 000000000000000000000000000000000000000000000000000]
zext_ln34         (zext             ) [ 000111000000000000000000000000000000000000000000000]
trunc_ln          (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln39         (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr         (getelementptr    ) [ 000000000000000011111111110000000000000000000000000]
empty_31          (mul              ) [ 000010000000000000000000000000000000000000000000000]
tmp               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
empty_32          (add              ) [ 000001000000000000000000000000000000000000000000000]
specloopname_ln32 (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
mul_ln34          (mul              ) [ 000000111111111000000000000000000000000000000000000]
br_ln33           (br               ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln1         (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln33         (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 000000111111111000000000000000000000000000000000000]
empty_33          (readreq          ) [ 000000000000000000000000000000000000000000000000000]
br_ln33           (br               ) [ 001111111111111100000000000000000000000000000000000]
j                 (phi              ) [ 000000000000100000000000000000000000000000000000000]
add_ln33          (add              ) [ 001111111111111100000000000000000000000000000000000]
j_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln33         (icmp             ) [ 001111111111111100000000000000000000000000000000000]
empty_34          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
br_ln33           (br               ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln34        (trunc            ) [ 000000000000000000000000000000000000000000000000000]
add_ln34          (add              ) [ 000000000000111000000000000000000000000000000000000]
gmem_addr_1_read  (read             ) [ 000000000000101000000000000000000000000000000000000]
specloopname_ln33 (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
zext_ln34_1       (zext             ) [ 000000000000000000000000000000000000000000000000000]
wbuf_V_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
store_ln34        (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 001111111111111100000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 011111111111111100000000000000000000000000000000000]
empty_35          (readreq          ) [ 000000000000000000000000000000000000000000000000000]
br_ln39           (br               ) [ 000000000000000000000011110000000000000000000000000]
i_1               (phi              ) [ 000000000000000000000001000000000000000000000000000]
add_ln39          (add              ) [ 000000000000000000000011110000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln39         (icmp             ) [ 000000000000000000000001110000000000000000000000000]
empty_36          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
br_ln39           (br               ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln40        (trunc            ) [ 000000000000000000000001110000000000000000000000000]
gmem_addr_read    (read             ) [ 000000000000000000000001010000000000000000000000000]
specloopname_ln39 (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
zext_ln40         (zext             ) [ 000000000000000000000000000000000000000000000000000]
bbuf_V_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
store_ln40        (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000011110000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000000000000000000]
br_ln43           (br               ) [ 000000000000000000000000000000000000000000000000000]
br_ln55           (br               ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55        (trunc            ) [ 000000000000000000000000000111111111111100000000000]
zext_ln55         (zext             ) [ 000000000000000000000000000100000000000000000000000]
zext_ln55_1       (zext             ) [ 000000000000000000000000000100000000000000000000000]
br_ln44           (br               ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln44        (trunc            ) [ 000000000000000000000000000000000000000001111111111]
br_ln44           (br               ) [ 000000000000000000000000001000000000000001111111111]
mul_ln55          (mul              ) [ 000000000000000000000000000011111111000000000000000]
br_ln55           (br               ) [ 000000000000000000000000000111111111000000000000000]
indvar_flatten    (phi              ) [ 000000000000000000000000000010000000000000000000000]
i_3               (phi              ) [ 000000000000000000000000000010000000000000000000000]
j_2               (phi              ) [ 000000000000000000000000000010000000000000000000000]
add_ln55_1        (add              ) [ 000000000000000000000000000111111111000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln55         (icmp             ) [ 000000000000000000000000000011111111000000000000000]
br_ln55           (br               ) [ 000000000000000000000000000000000000000000000000000]
add_ln55          (add              ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln56         (icmp             ) [ 000000000000000000000000000000000000000000000000000]
select_ln55       (select           ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_1      (trunc            ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_2      (trunc            ) [ 000000000000000000000000000000000000000000000000000]
select_ln55_2     (select           ) [ 000000000000000000000000000011000000000000000000000]
zext_ln1118_1     (zext             ) [ 000000000000000000000000000011100000000000000000000]
select_ln55_3     (select           ) [ 000000000000000000000000000111111111000000000000000]
trunc_ln1118      (trunc            ) [ 000000000000000000000000000011110000000000000000000]
add_ln56          (add              ) [ 000000000000000000000000000111111111000000000000000]
zext_ln55_2       (zext             ) [ 000000000000000000000000000000000000000000000000000]
dy_addr           (getelementptr    ) [ 000000000000000000000000000010100000000000000000000]
zext_ln1118       (zext             ) [ 000000000000000000000000000010111111000000000000000]
x_addr_1          (getelementptr    ) [ 000000000000000000000000000010100000000000000000000]
mul_ln1118        (mul              ) [ 000000000000000000000000000010010000000000000000000]
dy_load           (load             ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55         (sext             ) [ 000000000000000000000000000010011111000000000000000]
x_load_1          (load             ) [ 000000000000000000000000000000000000000000000000000]
sext_ln1118_1     (sext             ) [ 000000000000000000000000000010011000000000000000000]
add_ln1118        (add              ) [ 000000000000000000000000000000000000000000000000000]
zext_ln1118_2     (zext             ) [ 000000000000000000000000000000000000000000000000000]
wbuf_V_addr_2     (getelementptr    ) [ 000000000000000000000000000010001000000000000000000]
dwbuf_V_addr      (getelementptr    ) [ 000000000000000000000000000010001100000000000000000]
wbuf_V_load       (load             ) [ 000000000000000000000000000000000000000000000000000]
sext_ln1118       (sext             ) [ 000000000000000000000000000010000111000000000000000]
lhs               (load             ) [ 000000000000000000000000000000000000000000000000000]
lhs_1             (bitconcatenate   ) [ 000000000000000000000000000010000100000000000000000]
mul_ln1192        (mul              ) [ 000000000000000000000000000010000100000000000000000]
ret_V_1           (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln708_2     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
store_ln708       (store            ) [ 000000000000000000000000000000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
specloopname_ln56 (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
mul_ln1115        (mul              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln708_1     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
dx_addr           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000]
store_ln57        (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000111111111000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000111100000000000]
i_4               (phi              ) [ 000000000000000000000000000000000000010000000000000]
add_ln63          (add              ) [ 000000000000000000000000000000000000111100000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln63         (icmp             ) [ 000000000000000000000000000000000000011100000000000]
empty_38          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
br_ln63           (br               ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln703       (trunc            ) [ 000000000000000000000000000000000000000000000000000]
zext_ln703        (zext             ) [ 000000000000000000000000000000000000000000000000000]
dbbuf_V_addr      (getelementptr    ) [ 000000000000000000000000000000000000011100000000000]
dy_addr_1         (getelementptr    ) [ 000000000000000000000000000000000000011000000000000]
dbbuf_V_load      (load             ) [ 000000000000000000000000000000000000000000000000000]
dy_load_1         (load             ) [ 000000000000000000000000000000000000000000000000000]
add_ln703         (add              ) [ 000000000000000000000000000000000000010100000000000]
specloopname_ln63 (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
store_ln703       (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000111100000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000000000000000000]
ret_ln69          (ret              ) [ 000000000000000000000000000000000000000000000000000]
i_2               (phi              ) [ 000000000000000000000000000000000000000001000000000]
add_ln44          (add              ) [ 000000000000000000000000001000000000000001111111111]
icmp_ln44         (icmp             ) [ 000000000000000000000000000000000000000001111111111]
empty_37          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
br_ln44           (br               ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln46        (trunc            ) [ 000000000000000000000000000000000000000000110000000]
zext_ln1116_1     (zext             ) [ 000000000000000000000000000000000000000000111000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000000000000000000]
zext_ln46         (zext             ) [ 000000000000000000000000000000000000000000000000000]
bbuf_V_addr_1     (getelementptr    ) [ 000000000000000000000000000000000000000000001000000]
y_addr            (getelementptr    ) [ 000000000000000000000000000000000000000000001111110]
specloopname_ln44 (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
mul_ln1116        (mul              ) [ 000000000000000000000000000000000000000000000111110]
bbuf_V_load       (load             ) [ 000000000000000000000000000000000000000001111111111]
br_ln48           (br               ) [ 000000000000000000000000000000000000000001111111111]
j_1               (phi              ) [ 000000000000000000000000000000000000000000000100000]
add_ln48          (add              ) [ 000000000000000000000000000000000000000001111111111]
icmp_ln48         (icmp             ) [ 000000000000000000000000000000000000000001111111111]
br_ln48           (br               ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln1116      (trunc            ) [ 000000000000000000000000000000000000000000000000000]
zext_ln1116       (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln1116        (add              ) [ 000000000000000000000000000000000000000000000000000]
zext_ln1116_2     (zext             ) [ 000000000000000000000000000000000000000000000000000]
wbuf_V_addr_1     (getelementptr    ) [ 000000000000000000000000000000000000000000000110000]
x_addr            (getelementptr    ) [ 000000000000000000000000000000000000000000000110000]
r_V               (load             ) [ 000000000000000000000000000000000000000000000000000]
sext_ln727        (sext             ) [ 000000000000000000000000000000000000000000000101100]
x_load            (load             ) [ 000000000000000000000000000000000000000000000000000]
sext_ln727_1      (sext             ) [ 000000000000000000000000000000000000000000000101100]
rhs               (phi              ) [ 000000000000000000000000000000000000000000000111110]
mul_ln727         (mul              ) [ 000000000000000000000000000000000000000000000100010]
rhs_1             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000100010]
store_ln49        (store            ) [ 000000000000000000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
specloopname_ln48 (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
ret_V             (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln9         (partselect       ) [ 000000000000000000000000000000000000000001111111111]
br_ln0            (br               ) [ 000000000000000000000000000000000000000001111111111]
br_ln0            (br               ) [ 000000000000000000000000001000000000000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dw">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dw"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="db">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="db"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="y">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dy">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="xdim">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xdim"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ydim">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ydim"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fwprop">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwprop"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i16.i7"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_55_4_VITIS_LOOP_56_5_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="wbuf_V_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wbuf_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="bbuf_V_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bbuf_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="dwbuf_V_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dwbuf_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="dbbuf_V_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dbbuf_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="fwprop_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fwprop_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="ydim_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ydim_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="xdim_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xdim_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="b_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="w_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_readreq_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="4"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_33/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="gmem_addr_1_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="8"/>
<pin id="191" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/13 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_readreq_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="1"/>
<pin id="196" dir="0" index="2" bw="32" slack="2"/>
<pin id="197" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_35/16 "/>
</bind>
</comp>

<comp id="199" class="1004" name="gmem_addr_read_read_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="9"/>
<pin id="202" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/24 "/>
</bind>
</comp>

<comp id="204" class="1004" name="wbuf_V_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="20" slack="0"/>
<pin id="208" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr/14 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="20" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="1"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln34/14 wbuf_V_load/31 r_V/45 "/>
</bind>
</comp>

<comp id="216" class="1004" name="bbuf_V_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="10" slack="0"/>
<pin id="220" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr/25 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="1"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln40/25 bbuf_V_load/43 "/>
</bind>
</comp>

<comp id="228" class="1004" name="dy_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr/29 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dy_load/29 dy_load_1/37 "/>
</bind>
</comp>

<comp id="241" class="1004" name="x_addr_1_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="20" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/29 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load_1/29 x_load/45 "/>
</bind>
</comp>

<comp id="254" class="1004" name="wbuf_V_addr_2_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="20" slack="0"/>
<pin id="258" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_2/31 "/>
</bind>
</comp>

<comp id="260" class="1004" name="dwbuf_V_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="20" slack="0"/>
<pin id="264" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dwbuf_V_addr/31 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="20" slack="2"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="0" index="2" bw="0" slack="0"/>
<pin id="272" dir="0" index="4" bw="20" slack="2147483647"/>
<pin id="273" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="274" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="275" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="lhs/31 store_ln708/33 "/>
</bind>
</comp>

<comp id="277" class="1004" name="dx_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="20" slack="6"/>
<pin id="281" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr/35 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln57_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/35 "/>
</bind>
</comp>

<comp id="290" class="1004" name="dbbuf_V_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="10" slack="0"/>
<pin id="294" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dbbuf_V_addr/37 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="2"/>
<pin id="298" dir="0" index="1" bw="16" slack="1"/>
<pin id="299" dir="0" index="2" bw="0" slack="0"/>
<pin id="301" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="302" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="303" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="304" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dbbuf_V_load/37 store_ln703/39 "/>
</bind>
</comp>

<comp id="306" class="1004" name="dy_addr_1_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="10" slack="0"/>
<pin id="310" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr_1/37 "/>
</bind>
</comp>

<comp id="314" class="1004" name="bbuf_V_addr_1_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="10" slack="0"/>
<pin id="318" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr_1/43 "/>
</bind>
</comp>

<comp id="321" class="1004" name="y_addr_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="10" slack="0"/>
<pin id="325" dir="1" index="3" bw="10" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/43 "/>
</bind>
</comp>

<comp id="328" class="1004" name="wbuf_V_addr_1_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="20" slack="0"/>
<pin id="332" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_1/45 "/>
</bind>
</comp>

<comp id="335" class="1004" name="x_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="20" slack="0"/>
<pin id="339" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/45 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln49_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="6"/>
<pin id="345" dir="0" index="1" bw="16" slack="1"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/49 "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="31" slack="1"/>
<pin id="350" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="i_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="31" slack="0"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="360" class="1005" name="j_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="31" slack="1"/>
<pin id="362" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="j_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="0"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="1" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/12 "/>
</bind>
</comp>

<comp id="371" class="1005" name="i_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="31" slack="1"/>
<pin id="373" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="i_1_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="31" slack="0"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/23 "/>
</bind>
</comp>

<comp id="382" class="1005" name="indvar_flatten_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="63" slack="1"/>
<pin id="384" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="indvar_flatten_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="63" slack="0"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/28 "/>
</bind>
</comp>

<comp id="393" class="1005" name="i_3_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="31" slack="1"/>
<pin id="395" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="i_3_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="31" slack="0"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/28 "/>
</bind>
</comp>

<comp id="404" class="1005" name="j_2_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="j_2_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="32" slack="0"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/28 "/>
</bind>
</comp>

<comp id="415" class="1005" name="i_4_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="31" slack="1"/>
<pin id="417" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="i_4_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="31" slack="0"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="1" slack="1"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/37 "/>
</bind>
</comp>

<comp id="426" class="1005" name="i_2_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="31" slack="1"/>
<pin id="428" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="i_2_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="31" slack="0"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="1" slack="1"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/41 "/>
</bind>
</comp>

<comp id="437" class="1005" name="j_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="441" class="1004" name="j_1_phi_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="32" slack="0"/>
<pin id="445" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/45 "/>
</bind>
</comp>

<comp id="448" class="1005" name="rhs_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="1"/>
<pin id="450" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rhs (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="rhs_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="4"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="16" slack="1"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs/48 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln32_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="cmp28237_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp28237/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="empty_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="empty_28_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln32_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="31" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln32_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="31" slack="0"/>
<pin id="487" dir="0" index="1" bw="31" slack="1"/>
<pin id="488" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_1/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="empty_30_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="31" slack="0"/>
<pin id="492" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_30/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln34_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="31" slack="0"/>
<pin id="500" dir="0" index="1" bw="31" slack="1"/>
<pin id="501" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_31/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="trunc_ln_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="31" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="1"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="0" index="3" bw="6" slack="0"/>
<pin id="508" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sext_ln39_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="31" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="gmem_addr_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="31" slack="1"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="empty_32_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="3"/>
<pin id="532" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_32/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="trunc_ln1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="31" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="1"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="0" index="3" bw="6" slack="0"/>
<pin id="539" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sext_ln33_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="31" slack="0"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="gmem_addr_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln33_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="31" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/12 "/>
</bind>
</comp>

<comp id="560" class="1004" name="j_cast_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="31" slack="0"/>
<pin id="562" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/12 "/>
</bind>
</comp>

<comp id="564" class="1004" name="icmp_ln33_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="11"/>
<pin id="567" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/12 "/>
</bind>
</comp>

<comp id="569" class="1004" name="trunc_ln34_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="31" slack="0"/>
<pin id="571" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/12 "/>
</bind>
</comp>

<comp id="573" class="1004" name="add_ln34_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="20" slack="7"/>
<pin id="575" dir="0" index="1" bw="20" slack="0"/>
<pin id="576" dir="1" index="2" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/12 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln34_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="20" slack="2"/>
<pin id="580" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/14 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln39_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="31" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/23 "/>
</bind>
</comp>

<comp id="588" class="1004" name="icmp_ln39_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="31" slack="0"/>
<pin id="590" dir="0" index="1" bw="31" slack="9"/>
<pin id="591" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/23 "/>
</bind>
</comp>

<comp id="593" class="1004" name="trunc_ln40_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="31" slack="0"/>
<pin id="595" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/23 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln40_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="10" slack="2"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/25 "/>
</bind>
</comp>

<comp id="601" class="1004" name="trunc_ln55_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="10"/>
<pin id="603" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/26 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln55_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="31" slack="0"/>
<pin id="606" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/26 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln55_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="10"/>
<pin id="610" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/26 "/>
</bind>
</comp>

<comp id="611" class="1004" name="grp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="31" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln55/26 "/>
</bind>
</comp>

<comp id="617" class="1004" name="trunc_ln44_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="10"/>
<pin id="619" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/26 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln55_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="63" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/28 "/>
</bind>
</comp>

<comp id="626" class="1004" name="icmp_ln55_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="63" slack="0"/>
<pin id="628" dir="0" index="1" bw="63" slack="1"/>
<pin id="629" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/28 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln55_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="31" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/28 "/>
</bind>
</comp>

<comp id="637" class="1004" name="icmp_ln56_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="12"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/28 "/>
</bind>
</comp>

<comp id="642" class="1004" name="select_ln55_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="0" index="2" bw="32" slack="0"/>
<pin id="646" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/28 "/>
</bind>
</comp>

<comp id="650" class="1004" name="trunc_ln55_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="31" slack="0"/>
<pin id="652" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55_1/28 "/>
</bind>
</comp>

<comp id="654" class="1004" name="trunc_ln55_2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="31" slack="0"/>
<pin id="656" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55_2/28 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln55_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="10" slack="0"/>
<pin id="661" dir="0" index="2" bw="10" slack="0"/>
<pin id="662" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_2/28 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln1118_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="10" slack="0"/>
<pin id="668" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/28 "/>
</bind>
</comp>

<comp id="670" class="1004" name="select_ln55_3_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="31" slack="0"/>
<pin id="673" dir="0" index="2" bw="31" slack="0"/>
<pin id="674" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_3/28 "/>
</bind>
</comp>

<comp id="678" class="1004" name="trunc_ln1118_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/28 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln56_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/28 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln55_2_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="10" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_2/29 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln1118_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="20" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/29 "/>
</bind>
</comp>

<comp id="696" class="1004" name="sext_ln55_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="0"/>
<pin id="698" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/30 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sext_ln1118_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="0"/>
<pin id="702" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/30 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln1118_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="20" slack="0"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/31 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sext_ln1118_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="0"/>
<pin id="711" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/32 "/>
</bind>
</comp>

<comp id="713" class="1004" name="lhs_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="23" slack="0"/>
<pin id="715" dir="0" index="1" bw="16" slack="0"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/32 "/>
</bind>
</comp>

<comp id="721" class="1004" name="trunc_ln708_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="16" slack="0"/>
<pin id="723" dir="0" index="1" bw="23" slack="0"/>
<pin id="724" dir="0" index="2" bw="4" slack="0"/>
<pin id="725" dir="0" index="3" bw="6" slack="0"/>
<pin id="726" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/33 "/>
</bind>
</comp>

<comp id="731" class="1004" name="trunc_ln708_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="0"/>
<pin id="733" dir="0" index="1" bw="23" slack="0"/>
<pin id="734" dir="0" index="2" bw="4" slack="0"/>
<pin id="735" dir="0" index="3" bw="6" slack="0"/>
<pin id="736" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/35 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln63_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="31" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/37 "/>
</bind>
</comp>

<comp id="747" class="1004" name="icmp_ln63_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="31" slack="0"/>
<pin id="749" dir="0" index="1" bw="31" slack="4"/>
<pin id="750" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/37 "/>
</bind>
</comp>

<comp id="752" class="1004" name="trunc_ln703_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="31" slack="0"/>
<pin id="754" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/37 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln703_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="10" slack="0"/>
<pin id="758" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/37 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln703_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="0"/>
<pin id="764" dir="0" index="1" bw="16" slack="0"/>
<pin id="765" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/38 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln44_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="31" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/41 "/>
</bind>
</comp>

<comp id="774" class="1004" name="icmp_ln44_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="31" slack="0"/>
<pin id="776" dir="0" index="1" bw="31" slack="1"/>
<pin id="777" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/41 "/>
</bind>
</comp>

<comp id="779" class="1004" name="trunc_ln46_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="31" slack="0"/>
<pin id="781" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/41 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln1116_1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="10" slack="0"/>
<pin id="785" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/41 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln46_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="10" slack="2"/>
<pin id="789" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/43 "/>
</bind>
</comp>

<comp id="792" class="1004" name="add_ln48_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/45 "/>
</bind>
</comp>

<comp id="798" class="1004" name="icmp_ln48_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="15"/>
<pin id="801" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/45 "/>
</bind>
</comp>

<comp id="803" class="1004" name="trunc_ln1116_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/45 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln1116_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="20" slack="0"/>
<pin id="809" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/45 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln1116_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="20" slack="1"/>
<pin id="814" dir="0" index="1" bw="20" slack="0"/>
<pin id="815" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/45 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln1116_2_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="20" slack="0"/>
<pin id="819" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/45 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sext_ln727_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="0"/>
<pin id="824" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/46 "/>
</bind>
</comp>

<comp id="826" class="1004" name="sext_ln727_1_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="0"/>
<pin id="828" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727_1/46 "/>
</bind>
</comp>

<comp id="830" class="1004" name="rhs_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="23" slack="0"/>
<pin id="832" dir="0" index="1" bw="16" slack="0"/>
<pin id="833" dir="0" index="2" bw="1" slack="0"/>
<pin id="834" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_1/48 "/>
</bind>
</comp>

<comp id="838" class="1004" name="trunc_ln9_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="16" slack="0"/>
<pin id="840" dir="0" index="1" bw="23" slack="0"/>
<pin id="841" dir="0" index="2" bw="4" slack="0"/>
<pin id="842" dir="0" index="3" bw="6" slack="0"/>
<pin id="843" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/49 "/>
</bind>
</comp>

<comp id="847" class="1007" name="grp_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="10" slack="0"/>
<pin id="849" dir="0" index="1" bw="20" slack="0"/>
<pin id="850" dir="1" index="2" bw="20" slack="7"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/2 "/>
</bind>
</comp>

<comp id="853" class="1007" name="grp_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="10" slack="0"/>
<pin id="855" dir="0" index="1" bw="20" slack="0"/>
<pin id="856" dir="0" index="2" bw="20" slack="2147483647"/>
<pin id="857" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118/28 add_ln1118/30 "/>
</bind>
</comp>

<comp id="861" class="1007" name="grp_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="0"/>
<pin id="863" dir="0" index="1" bw="16" slack="0"/>
<pin id="864" dir="0" index="2" bw="23" slack="0"/>
<pin id="865" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/30 ret_V_1/32 "/>
</bind>
</comp>

<comp id="870" class="1007" name="grp_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="16" slack="0"/>
<pin id="872" dir="0" index="1" bw="16" slack="2"/>
<pin id="873" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1115/32 "/>
</bind>
</comp>

<comp id="876" class="1007" name="grp_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="10" slack="0"/>
<pin id="878" dir="0" index="1" bw="20" slack="0"/>
<pin id="879" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1116/41 "/>
</bind>
</comp>

<comp id="882" class="1007" name="grp_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="0"/>
<pin id="884" dir="0" index="1" bw="16" slack="0"/>
<pin id="885" dir="0" index="2" bw="23" slack="0"/>
<pin id="886" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln727/46 ret_V/48 "/>
</bind>
</comp>

<comp id="891" class="1005" name="fwprop_read_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="10"/>
<pin id="893" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fwprop_read "/>
</bind>
</comp>

<comp id="895" class="1005" name="ydim_read_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="2"/>
<pin id="897" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ydim_read "/>
</bind>
</comp>

<comp id="902" class="1005" name="xdim_read_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="4"/>
<pin id="904" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="xdim_read "/>
</bind>
</comp>

<comp id="911" class="1005" name="b_read_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="1"/>
<pin id="913" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="916" class="1005" name="w_read_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="3"/>
<pin id="918" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="w_read "/>
</bind>
</comp>

<comp id="921" class="1005" name="icmp_ln32_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="10"/>
<pin id="923" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="925" class="1005" name="cmp28237_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="4"/>
<pin id="927" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp28237 "/>
</bind>
</comp>

<comp id="929" class="1005" name="empty_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="31" slack="1"/>
<pin id="931" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="935" class="1005" name="empty_28_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="31" slack="1"/>
<pin id="937" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_28 "/>
</bind>
</comp>

<comp id="940" class="1005" name="add_ln32_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="31" slack="0"/>
<pin id="942" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="948" class="1005" name="zext_ln34_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="20" slack="1"/>
<pin id="950" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="953" class="1005" name="gmem_addr_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="16" slack="1"/>
<pin id="955" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="959" class="1005" name="empty_31_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="31" slack="1"/>
<pin id="961" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_31 "/>
</bind>
</comp>

<comp id="964" class="1005" name="empty_32_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_32 "/>
</bind>
</comp>

<comp id="969" class="1005" name="mul_ln34_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="20" slack="7"/>
<pin id="971" dir="1" index="1" bw="20" slack="7"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

<comp id="974" class="1005" name="gmem_addr_1_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="16" slack="1"/>
<pin id="976" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="980" class="1005" name="add_ln33_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="31" slack="0"/>
<pin id="982" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="985" class="1005" name="icmp_ln33_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="1"/>
<pin id="987" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="989" class="1005" name="add_ln34_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="20" slack="2"/>
<pin id="991" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="994" class="1005" name="gmem_addr_1_read_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="16" slack="1"/>
<pin id="996" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="999" class="1005" name="add_ln39_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="31" slack="0"/>
<pin id="1001" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="icmp_ln39_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="1"/>
<pin id="1006" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="trunc_ln40_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="10" slack="2"/>
<pin id="1010" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln40 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="gmem_addr_read_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="16" slack="1"/>
<pin id="1015" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1018" class="1005" name="trunc_ln55_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="31" slack="4"/>
<pin id="1020" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln55 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="zext_ln55_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="63" slack="1"/>
<pin id="1025" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="zext_ln55_1_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="63" slack="1"/>
<pin id="1030" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55_1 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="trunc_ln44_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="31" slack="1"/>
<pin id="1035" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln44 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="mul_ln55_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="63" slack="1"/>
<pin id="1040" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln55 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="add_ln55_1_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="63" slack="0"/>
<pin id="1045" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="add_ln55_1 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="icmp_ln55_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="1"/>
<pin id="1050" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="select_ln55_2_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="10" slack="1"/>
<pin id="1054" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln55_2 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="zext_ln1118_1_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="20" slack="1"/>
<pin id="1059" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_1 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="select_ln55_3_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="31" slack="0"/>
<pin id="1064" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="select_ln55_3 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="trunc_ln1118_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="20" slack="1"/>
<pin id="1069" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1118 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="add_ln56_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="0"/>
<pin id="1075" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="dy_addr_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="10" slack="1"/>
<pin id="1080" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr "/>
</bind>
</comp>

<comp id="1083" class="1005" name="zext_ln1118_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="6"/>
<pin id="1085" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="x_addr_1_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="10" slack="1"/>
<pin id="1090" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="sext_ln55_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="23" slack="1"/>
<pin id="1095" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="sext_ln1118_1_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="23" slack="1"/>
<pin id="1101" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="wbuf_V_addr_2_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="20" slack="1"/>
<pin id="1106" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="dwbuf_V_addr_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="20" slack="1"/>
<pin id="1111" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="dwbuf_V_addr "/>
</bind>
</comp>

<comp id="1115" class="1005" name="sext_ln1118_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="23" slack="1"/>
<pin id="1117" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="lhs_1_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="23" slack="1"/>
<pin id="1122" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="add_ln63_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="31" slack="0"/>
<pin id="1127" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="icmp_ln63_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="1"/>
<pin id="1132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="dbbuf_V_addr_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="10" slack="1"/>
<pin id="1136" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dbbuf_V_addr "/>
</bind>
</comp>

<comp id="1140" class="1005" name="dy_addr_1_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="10" slack="1"/>
<pin id="1142" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr_1 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="add_ln703_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="16" slack="1"/>
<pin id="1147" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="add_ln44_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="31" slack="0"/>
<pin id="1152" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="trunc_ln46_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="10" slack="2"/>
<pin id="1160" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="zext_ln1116_1_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="20" slack="1"/>
<pin id="1165" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116_1 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="bbuf_V_addr_1_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="10" slack="1"/>
<pin id="1170" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="y_addr_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="10" slack="6"/>
<pin id="1175" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="1178" class="1005" name="mul_ln1116_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="20" slack="1"/>
<pin id="1180" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1116 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="bbuf_V_load_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="16" slack="4"/>
<pin id="1185" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="bbuf_V_load "/>
</bind>
</comp>

<comp id="1188" class="1005" name="add_ln48_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="0"/>
<pin id="1190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="icmp_ln48_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="1"/>
<pin id="1195" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="wbuf_V_addr_1_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="20" slack="1"/>
<pin id="1199" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="x_addr_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="10" slack="1"/>
<pin id="1204" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="1207" class="1005" name="sext_ln727_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="23" slack="1"/>
<pin id="1209" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="sext_ln727_1_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="23" slack="1"/>
<pin id="1214" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727_1 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="rhs_1_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="23" slack="1"/>
<pin id="1219" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="trunc_ln9_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="16" slack="1"/>
<pin id="1224" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="72" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="72" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="72" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="68" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="70" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="70" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="70" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="70" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="100" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="106" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="100" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="106" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="2" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="276"><net_src comp="260" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="282"><net_src comp="4" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="305"><net_src comp="290" pin="3"/><net_sink comp="296" pin=2"/></net>

<net id="311"><net_src comp="16" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="32" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="306" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="314" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="32" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="328" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="340"><net_src comp="2" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="335" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="351"><net_src comp="74" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="359"><net_src comp="352" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="363"><net_src comp="74" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="374"><net_src comp="74" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="112" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="74" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="32" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="74" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="429"><net_src comp="74" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="440"><net_src comp="32" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="448" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="458"><net_src comp="452" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="463"><net_src comp="158" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="32" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="164" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="32" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="158" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="164" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="352" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="76" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="352" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="352" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="352" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="88" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="72" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="511"><net_src comp="90" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="515"><net_src comp="503" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="0" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="512" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="92" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="94" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="540"><net_src comp="88" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="72" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="542"><net_src comp="90" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="546"><net_src comp="534" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="0" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="547" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="558"><net_src comp="364" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="76" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="364" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="364" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="569" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="578" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="586"><net_src comp="375" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="76" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="375" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="375" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="597" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="615"><net_src comp="604" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="624"><net_src comp="386" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="114" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="386" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="397" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="76" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="408" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="32" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="408" pin="4"/><net_sink comp="642" pin=2"/></net>

<net id="653"><net_src comp="631" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="397" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="663"><net_src comp="637" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="650" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="654" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="669"><net_src comp="658" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="637" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="631" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="397" pin="4"/><net_sink comp="670" pin=2"/></net>

<net id="681"><net_src comp="642" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="642" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="72" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="688" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="695"><net_src comp="692" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="699"><net_src comp="235" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="248" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="704" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="712"><net_src comp="210" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="116" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="267" pin="7"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="118" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="727"><net_src comp="120" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="122" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="729"><net_src comp="124" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="730"><net_src comp="721" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="737"><net_src comp="120" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="122" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="739"><net_src comp="124" pin="0"/><net_sink comp="731" pin=3"/></net>

<net id="740"><net_src comp="731" pin="4"/><net_sink comp="284" pin=1"/></net>

<net id="745"><net_src comp="419" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="76" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="419" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="419" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="752" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="766"><net_src comp="235" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="296" pin="7"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="430" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="76" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="430" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="430" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="779" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="787" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="796"><net_src comp="441" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="72" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="441" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="441" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="803" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="816"><net_src comp="803" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="812" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="825"><net_src comp="210" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="248" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="835"><net_src comp="116" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="452" pin="4"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="118" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="844"><net_src comp="120" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="122" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="846"><net_src comp="124" pin="0"/><net_sink comp="838" pin=3"/></net>

<net id="851"><net_src comp="494" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="86" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="858"><net_src comp="666" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="86" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="853" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="866"><net_src comp="700" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="696" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="713" pin="3"/><net_sink comp="861" pin=2"/></net>

<net id="869"><net_src comp="861" pin="3"/><net_sink comp="721" pin=1"/></net>

<net id="874"><net_src comp="709" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="870" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="880"><net_src comp="783" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="86" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="887"><net_src comp="826" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="822" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="830" pin="3"/><net_sink comp="882" pin=2"/></net>

<net id="890"><net_src comp="882" pin="3"/><net_sink comp="838" pin=1"/></net>

<net id="894"><net_src comp="152" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="158" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="901"><net_src comp="895" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="905"><net_src comp="164" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="908"><net_src comp="902" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="909"><net_src comp="902" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="910"><net_src comp="902" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="914"><net_src comp="170" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="919"><net_src comp="176" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="924"><net_src comp="459" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="465" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="471" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="938"><net_src comp="475" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="943"><net_src comp="479" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="951"><net_src comp="494" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="956"><net_src comp="516" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="962"><net_src comp="498" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="967"><net_src comp="529" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="972"><net_src comp="847" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="977"><net_src comp="547" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="979"><net_src comp="974" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="983"><net_src comp="554" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="988"><net_src comp="564" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="573" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="997"><net_src comp="188" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="1002"><net_src comp="582" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1007"><net_src comp="588" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1011"><net_src comp="593" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1016"><net_src comp="199" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="1021"><net_src comp="601" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1026"><net_src comp="604" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1031"><net_src comp="608" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="1036"><net_src comp="617" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="1041"><net_src comp="611" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1046"><net_src comp="620" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1051"><net_src comp="626" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1055"><net_src comp="658" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1060"><net_src comp="666" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1065"><net_src comp="670" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="1070"><net_src comp="678" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1076"><net_src comp="682" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1081"><net_src comp="228" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1086"><net_src comp="692" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1091"><net_src comp="241" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1096"><net_src comp="696" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1098"><net_src comp="1093" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1102"><net_src comp="700" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1107"><net_src comp="254" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="1112"><net_src comp="260" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1118"><net_src comp="709" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1123"><net_src comp="713" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1128"><net_src comp="741" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1133"><net_src comp="747" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="290" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1143"><net_src comp="306" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1148"><net_src comp="762" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1153"><net_src comp="768" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1161"><net_src comp="779" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1166"><net_src comp="783" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1171"><net_src comp="314" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1176"><net_src comp="321" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1181"><net_src comp="876" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1186"><net_src comp="222" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1191"><net_src comp="792" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="1196"><net_src comp="798" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1200"><net_src comp="328" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="1205"><net_src comp="335" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1210"><net_src comp="822" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="1215"><net_src comp="826" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1220"><net_src comp="830" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1225"><net_src comp="838" pin="4"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="452" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dx | {35 }
	Port: y | {49 }
 - Input state : 
	Port: fcc_combined : gmem | {5 6 7 8 9 10 11 13 16 17 18 19 20 21 22 24 }
	Port: fcc_combined : x | {29 30 45 46 }
	Port: fcc_combined : w | {1 }
	Port: fcc_combined : b | {1 }
	Port: fcc_combined : dy | {29 30 37 38 }
	Port: fcc_combined : xdim | {1 }
	Port: fcc_combined : ydim | {1 }
	Port: fcc_combined : fwprop | {1 }
  - Chain level:
	State 1
		br_ln32 : 1
	State 2
		add_ln32 : 1
		icmp_ln32_1 : 1
		br_ln32 : 2
		empty_30 : 1
		zext_ln34 : 2
		mul_ln34 : 3
		empty_31 : 1
		sext_ln39 : 1
		gmem_addr : 2
	State 3
	State 4
		empty_32 : 1
	State 5
		sext_ln33 : 1
		gmem_addr_1 : 2
		empty_33 : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		add_ln33 : 1
		j_cast : 1
		icmp_ln33 : 2
		br_ln33 : 3
		trunc_ln34 : 1
		add_ln34 : 2
	State 13
	State 14
		wbuf_V_addr : 1
		store_ln34 : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		add_ln39 : 1
		icmp_ln39 : 1
		br_ln39 : 2
		trunc_ln40 : 1
	State 24
	State 25
		bbuf_V_addr : 1
		store_ln40 : 2
	State 26
		zext_ln55 : 1
		mul_ln55 : 2
	State 27
	State 28
		add_ln55_1 : 1
		icmp_ln55 : 1
		br_ln55 : 2
		add_ln55 : 1
		icmp_ln56 : 1
		select_ln55 : 2
		trunc_ln55_1 : 2
		trunc_ln55_2 : 1
		select_ln55_2 : 3
		zext_ln1118_1 : 4
		mul_ln1118 : 5
		select_ln55_3 : 2
		trunc_ln1118 : 3
		add_ln56 : 3
	State 29
		dy_addr : 1
		dy_load : 2
		x_addr_1 : 1
		x_load_1 : 2
	State 30
		sext_ln55 : 1
		add_ln1118 : 1
		sext_ln1118_1 : 1
		mul_ln1192 : 2
	State 31
		zext_ln1118_2 : 1
		wbuf_V_addr_2 : 2
		dwbuf_V_addr : 2
		wbuf_V_load : 3
		lhs : 3
	State 32
		sext_ln1118 : 1
		mul_ln1115 : 2
		lhs_1 : 1
		ret_V_1 : 2
	State 33
		trunc_ln708_2 : 1
		store_ln708 : 2
	State 34
	State 35
		trunc_ln708_1 : 1
		store_ln57 : 2
	State 36
	State 37
		add_ln63 : 1
		icmp_ln63 : 1
		br_ln63 : 2
		trunc_ln703 : 1
		zext_ln703 : 2
		dbbuf_V_addr : 3
		dbbuf_V_load : 4
		dy_addr_1 : 3
		dy_load_1 : 4
	State 38
		add_ln703 : 1
	State 39
	State 40
	State 41
		add_ln44 : 1
		icmp_ln44 : 1
		br_ln44 : 2
		trunc_ln46 : 1
		zext_ln1116_1 : 2
		mul_ln1116 : 3
	State 42
	State 43
		bbuf_V_addr_1 : 1
		bbuf_V_load : 2
		y_addr : 1
	State 44
	State 45
		add_ln48 : 1
		icmp_ln48 : 1
		br_ln48 : 2
		trunc_ln1116 : 1
		zext_ln1116 : 2
		add_ln1116 : 2
		zext_ln1116_2 : 3
		wbuf_V_addr_1 : 4
		r_V : 5
		x_addr : 3
		x_load : 4
	State 46
		sext_ln727 : 1
		sext_ln727_1 : 1
		mul_ln727 : 2
	State 47
	State 48
		rhs_1 : 1
		ret_V : 2
	State 49
		trunc_ln9 : 1
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln32_fu_479       |    0    |    0    |    38   |
|          |        empty_32_fu_529       |    0    |    0    |    39   |
|          |        add_ln33_fu_554       |    0    |    0    |    38   |
|          |        add_ln34_fu_573       |    0    |    0    |    27   |
|          |        add_ln39_fu_582       |    0    |    0    |    38   |
|          |       add_ln55_1_fu_620      |    0    |    0    |    70   |
|    add   |        add_ln55_fu_631       |    0    |    0    |    38   |
|          |        add_ln56_fu_682       |    0    |    0    |    39   |
|          |        add_ln63_fu_741       |    0    |    0    |    38   |
|          |       add_ln703_fu_762       |    0    |    0    |    23   |
|          |        add_ln44_fu_768       |    0    |    0    |    38   |
|          |        add_ln48_fu_792       |    0    |    0    |    39   |
|          |       add_ln1116_fu_812      |    0    |    0    |    27   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_498          |    0    |   141   |    48   |
|          |          grp_fu_611          |    0    |   165   |    50   |
|    mul   |          grp_fu_847          |    1    |    0    |    0    |
|          |          grp_fu_870          |    1    |    0    |    0    |
|          |          grp_fu_876          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln32_fu_459       |    0    |    0    |    18   |
|          |        cmp28237_fu_465       |    0    |    0    |    18   |
|          |      icmp_ln32_1_fu_485      |    0    |    0    |    17   |
|          |       icmp_ln33_fu_564       |    0    |    0    |    18   |
|   icmp   |       icmp_ln39_fu_588       |    0    |    0    |    17   |
|          |       icmp_ln55_fu_626       |    0    |    0    |    28   |
|          |       icmp_ln56_fu_637       |    0    |    0    |    18   |
|          |       icmp_ln63_fu_747       |    0    |    0    |    17   |
|          |       icmp_ln44_fu_774       |    0    |    0    |    17   |
|          |       icmp_ln48_fu_798       |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln55_fu_642      |    0    |    0    |    32   |
|  select  |     select_ln55_2_fu_658     |    0    |    0    |    10   |
|          |     select_ln55_3_fu_670     |    0    |    0    |    31   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_853          |    1    |    0    |    0    |
|  muladd  |          grp_fu_861          |    1    |    0    |    0    |
|          |          grp_fu_882          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    fwprop_read_read_fu_152   |    0    |    0    |    0    |
|          |     ydim_read_read_fu_158    |    0    |    0    |    0    |
|          |     xdim_read_read_fu_164    |    0    |    0    |    0    |
|   read   |      b_read_read_fu_170      |    0    |    0    |    0    |
|          |      w_read_read_fu_176      |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_188 |    0    |    0    |    0    |
|          |  gmem_addr_read_read_fu_199  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_182      |    0    |    0    |    0    |
|          |      grp_readreq_fu_193      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         empty_fu_471         |    0    |    0    |    0    |
|          |        empty_28_fu_475       |    0    |    0    |    0    |
|          |        empty_30_fu_490       |    0    |    0    |    0    |
|          |       trunc_ln34_fu_569      |    0    |    0    |    0    |
|          |       trunc_ln40_fu_593      |    0    |    0    |    0    |
|          |       trunc_ln55_fu_601      |    0    |    0    |    0    |
|   trunc  |       trunc_ln44_fu_617      |    0    |    0    |    0    |
|          |      trunc_ln55_1_fu_650     |    0    |    0    |    0    |
|          |      trunc_ln55_2_fu_654     |    0    |    0    |    0    |
|          |      trunc_ln1118_fu_678     |    0    |    0    |    0    |
|          |      trunc_ln703_fu_752      |    0    |    0    |    0    |
|          |       trunc_ln46_fu_779      |    0    |    0    |    0    |
|          |      trunc_ln1116_fu_803     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln34_fu_494       |    0    |    0    |    0    |
|          |         j_cast_fu_560        |    0    |    0    |    0    |
|          |      zext_ln34_1_fu_578      |    0    |    0    |    0    |
|          |       zext_ln40_fu_597       |    0    |    0    |    0    |
|          |       zext_ln55_fu_604       |    0    |    0    |    0    |
|          |      zext_ln55_1_fu_608      |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_666     |    0    |    0    |    0    |
|   zext   |      zext_ln55_2_fu_688      |    0    |    0    |    0    |
|          |      zext_ln1118_fu_692      |    0    |    0    |    0    |
|          |     zext_ln1118_2_fu_704     |    0    |    0    |    0    |
|          |       zext_ln703_fu_756      |    0    |    0    |    0    |
|          |     zext_ln1116_1_fu_783     |    0    |    0    |    0    |
|          |       zext_ln46_fu_787       |    0    |    0    |    0    |
|          |      zext_ln1116_fu_807      |    0    |    0    |    0    |
|          |     zext_ln1116_2_fu_817     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_503       |    0    |    0    |    0    |
|          |       trunc_ln1_fu_534       |    0    |    0    |    0    |
|partselect|     trunc_ln708_2_fu_721     |    0    |    0    |    0    |
|          |     trunc_ln708_1_fu_731     |    0    |    0    |    0    |
|          |       trunc_ln9_fu_838       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln39_fu_512       |    0    |    0    |    0    |
|          |       sext_ln33_fu_543       |    0    |    0    |    0    |
|          |       sext_ln55_fu_696       |    0    |    0    |    0    |
|   sext   |     sext_ln1118_1_fu_700     |    0    |    0    |    0    |
|          |      sext_ln1118_fu_709      |    0    |    0    |    0    |
|          |       sext_ln727_fu_822      |    0    |    0    |    0    |
|          |      sext_ln727_1_fu_826     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_522          |    0    |    0    |    0    |
|bitconcatenate|         lhs_1_fu_713         |    0    |    0    |    0    |
|          |         rhs_1_fu_830         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    6    |   306   |   849   |
|----------|------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
| bbuf_V|    1   |    0   |    0   |
|dbbuf_V|    1   |    0   |    0   |
|dwbuf_V|  1024  |    0   |    0   |
| wbuf_V|  1024  |    0   |    0   |
+-------+--------+--------+--------+
| Total |  2050  |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln32_reg_940    |   31   |
|    add_ln33_reg_980    |   31   |
|    add_ln34_reg_989    |   20   |
|    add_ln39_reg_999    |   31   |
|    add_ln44_reg_1150   |   31   |
|    add_ln48_reg_1188   |   32   |
|   add_ln55_1_reg_1043  |   63   |
|    add_ln56_reg_1073   |   32   |
|    add_ln63_reg_1125   |   31   |
|   add_ln703_reg_1145   |   16   |
|     b_read_reg_911     |   32   |
| bbuf_V_addr_1_reg_1168 |   10   |
|  bbuf_V_load_reg_1183  |   16   |
|    cmp28237_reg_925    |    1   |
|  dbbuf_V_addr_reg_1134 |   10   |
|  dwbuf_V_addr_reg_1109 |   20   |
|   dy_addr_1_reg_1140   |   10   |
|    dy_addr_reg_1078    |   10   |
|    empty_28_reg_935    |   31   |
|    empty_31_reg_959    |   31   |
|    empty_32_reg_964    |   32   |
|      empty_reg_929     |   31   |
|   fwprop_read_reg_891  |    1   |
|gmem_addr_1_read_reg_994|   16   |
|   gmem_addr_1_reg_974  |   16   |
| gmem_addr_read_reg_1013|   16   |
|    gmem_addr_reg_953   |   16   |
|       i_1_reg_371      |   31   |
|       i_2_reg_426      |   31   |
|       i_3_reg_393      |   31   |
|       i_4_reg_415      |   31   |
|        i_reg_348       |   31   |
|    icmp_ln32_reg_921   |    1   |
|    icmp_ln33_reg_985   |    1   |
|   icmp_ln39_reg_1004   |    1   |
|   icmp_ln48_reg_1193   |    1   |
|   icmp_ln55_reg_1048   |    1   |
|   icmp_ln63_reg_1130   |    1   |
| indvar_flatten_reg_382 |   63   |
|       j_1_reg_437      |   32   |
|       j_2_reg_404      |   32   |
|        j_reg_360       |   31   |
|     lhs_1_reg_1120     |   23   |
|   mul_ln1116_reg_1178  |   20   |
|    mul_ln34_reg_969    |   20   |
|    mul_ln55_reg_1038   |   63   |
|     rhs_1_reg_1217     |   23   |
|       rhs_reg_448      |   16   |
| select_ln55_2_reg_1052 |   10   |
| select_ln55_3_reg_1062 |   31   |
| sext_ln1118_1_reg_1099 |   23   |
|  sext_ln1118_reg_1115  |   23   |
|   sext_ln55_reg_1093   |   23   |
|  sext_ln727_1_reg_1212 |   23   |
|   sext_ln727_reg_1207  |   23   |
|  trunc_ln1118_reg_1067 |   20   |
|   trunc_ln40_reg_1008  |   10   |
|   trunc_ln44_reg_1033  |   31   |
|   trunc_ln46_reg_1158  |   10   |
|   trunc_ln55_reg_1018  |   31   |
|   trunc_ln9_reg_1222   |   16   |
|     w_read_reg_916     |   32   |
| wbuf_V_addr_1_reg_1197 |   20   |
| wbuf_V_addr_2_reg_1104 |   20   |
|    x_addr_1_reg_1088   |   10   |
|     x_addr_reg_1202    |   10   |
|    xdim_read_reg_902   |   32   |
|     y_addr_reg_1173    |   10   |
|    ydim_read_reg_895   |   32   |
| zext_ln1116_1_reg_1163 |   20   |
| zext_ln1118_1_reg_1057 |   20   |
|  zext_ln1118_reg_1083  |   32   |
|    zext_ln34_reg_948   |   20   |
|  zext_ln55_1_reg_1028  |   63   |
|   zext_ln55_reg_1023   |   63   |
+------------------------+--------+
|          Total         |  1759  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_182 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_210 |  p0  |   5  |  20  |   100  ||    25   |
|  grp_access_fu_222 |  p0  |   3  |  10  |   30   ||    14   |
|  grp_access_fu_235 |  p0  |   4  |  10  |   40   ||    20   |
|  grp_access_fu_248 |  p0  |   4  |  10  |   40   ||    20   |
|  grp_access_fu_267 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_296 |  p2  |   2  |   0  |    0   ||    9    |
|      i_reg_348     |  p0  |   2  |  31  |   62   ||    9    |
|     grp_fu_611     |  p0  |   2  |  31  |   62   ||    9    |
|     grp_fu_611     |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_847     |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_853     |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_853     |  p1  |   2  |  20  |   40   ||    9    |
|     grp_fu_861     |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_861     |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_870     |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_876     |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_882     |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_882     |  p1  |   2  |  16  |   32   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   722  ||  31.365 ||   224   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |   306  |   849  |
|   Memory  |  2050  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   31   |    -   |   224  |
|  Register |    -   |    -   |    -   |  1759  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  2050  |    6   |   31   |  2065  |  1073  |
+-----------+--------+--------+--------+--------+--------+
