# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ex15_top_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+H:/VERI/lib {H:/VERI/lib/clktoggle_16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clktoggle_16
# 
# Top level modules:
# 	clktoggle_16
# 
vsim work.clktoggle_16
# vsim work.clktoggle_16 
# Loading work.clktoggle_16
add wave clkin count 
force clkin 0 0,1 10ns -repeat 20ns
force enable 1
force N 16'b2
# Invalid binary digit: 2.
# ** Error: (vsim-4011) Invalid force value: 16'b2.
# 
force N 16'b2
# Invalid binary digit: 2.
# ** Error: (vsim-4011) Invalid force value: 16'b2.
# 
force N 16'd2
repeat 80ns
# invalid command name "repeat"
run 80ns
