# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab_general_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Daddy/Documents/CSE371/lab2 {C:/Users/Daddy/Documents/CSE371/lab2/ram32x3port2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:33 on Oct 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Daddy/Documents/CSE371/lab2" C:/Users/Daddy/Documents/CSE371/lab2/ram32x3port2.v 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 02:40:33 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Daddy/Documents/CSE371/lab2 {C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:33 on Oct 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daddy/Documents/CSE371/lab2" C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 02:40:33 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Daddy/Documents/CSE371/lab2 {C:/Users/Daddy/Documents/CSE371/lab2/seg7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:33 on Oct 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daddy/Documents/CSE371/lab2" C:/Users/Daddy/Documents/CSE371/lab2/seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 02:40:33 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Daddy/Documents/CSE371/lab2 {C:/Users/Daddy/Documents/CSE371/lab2/task2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:34 on Oct 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daddy/Documents/CSE371/lab2" C:/Users/Daddy/Documents/CSE371/lab2/task2.sv 
# -- Compiling module task2
# -- Compiling module task2_tb
# 
# Top level modules:
# 	task2_tb
# End time: 02:40:34 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Daddy/Documents/CSE371/lab2 {C:/Users/Daddy/Documents/CSE371/lab2/task3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:40:34 on Oct 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daddy/Documents/CSE371/lab2" C:/Users/Daddy/Documents/CSE371/lab2/task3.sv 
# -- Compiling module task3
# -- Compiling module task3_tb
# 
# Top level modules:
# 	task3_tb
# End time: 02:40:34 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.DE1_SoC_tb -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 02:40:51 on Oct 13,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.task2
# Loading work.task3
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading work.seg7
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv(39): [PCDPC] - Port size (4) does not match connection size (1) for port 'hex'. The port definition is at: C:/Users/Daddy/Documents/CSE371/lab2/seg7.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut/hex5 File: C:/Users/Daddy/Documents/CSE371/lab2/seg7.sv
# ** Warning: (vsim-3015) C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv(40): [PCDPC] - Port size (4) does not match connection size (1) for port 'hex'. The port definition is at: C:/Users/Daddy/Documents/CSE371/lab2/seg7.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut/hex4 File: C:/Users/Daddy/Documents/CSE371/lab2/seg7.sv
# ** Warning: (vsim-3015) C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv(41): [PCDPC] - Port size (4) does not match connection size (1) for port 'hex'. The port definition is at: C:/Users/Daddy/Documents/CSE371/lab2/seg7.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut/hex3 File: C:/Users/Daddy/Documents/CSE371/lab2/seg7.sv
# ** Warning: (vsim-3015) C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv(42): [PCDPC] - Port size (4) does not match connection size (1) for port 'hex'. The port definition is at: C:/Users/Daddy/Documents/CSE371/lab2/seg7.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut/hex2 File: C:/Users/Daddy/Documents/CSE371/lab2/seg7.sv
# ** Warning: (vsim-3015) C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv(43): [PCDPC] - Port size (4) does not match connection size (3) for port 'hex'. The port definition is at: C:/Users/Daddy/Documents/CSE371/lab2/seg7.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut/hex1 File: C:/Users/Daddy/Documents/CSE371/lab2/seg7.sv
# ** Warning: (vsim-3015) C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv(44): [PCDPC] - Port size (4) does not match connection size (3) for port 'hex'. The port definition is at: C:/Users/Daddy/Documents/CSE371/lab2/seg7.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut/hex0 File: C:/Users/Daddy/Documents/CSE371/lab2/seg7.sv
add wave -position end  sim:/DE1_SoC_tb/dut/HEX0
add wave -position end  sim:/DE1_SoC_tb/dut/HEX1
add wave -position end  sim:/DE1_SoC_tb/dut/HEX2
add wave -position end  sim:/DE1_SoC_tb/dut/HEX3
add wave -position end  sim:/DE1_SoC_tb/dut/HEX4
add wave -position end  sim:/DE1_SoC_tb/dut/HEX5
add wave -position end  sim:/DE1_SoC_tb/dut/LEDR
add wave -position end  sim:/DE1_SoC_tb/dut/V_GPIO
add wave -position end  sim:/DE1_SoC_tb/dut/counter
add wave -position end  sim:/DE1_SoC_tb/dut/HEX2valid
add wave -position end  sim:/DE1_SoC_tb/dut/HEX3valid
add wave -position end  sim:/DE1_SoC_tb/dut/read
add wave -position end  sim:/DE1_SoC_tb/dut/read1
add wave -position end  sim:/DE1_SoC_tb/dut/read2
add wave -position end  sim:/DE1_SoC_tb/dut/wrtensplace
add wave -position end  sim:/DE1_SoC_tb/dut/wronesplace
add wave -position end  sim:/DE1_SoC_tb/dut/rdtensplace
add wave -position end  sim:/DE1_SoC_tb/dut/rdonesplace
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Daddy/Documents/CSE371/lab2/simulation/modelsim/DE1_SoC_wave.do
run -all
# ** Note: $stop    : C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv(130)
#    Time: 2730 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv line 130
# End time: 03:04:36 on Oct 13,2023, Elapsed time: 0:23:45
# Errors: 0, Warnings: 6
