// Seed: 1584865023
module module_0 ();
  always @(negedge id_1 or posedge id_1) repeat (1) id_1 = #1 1'd0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7 = id_2;
  id_8(
      .id_0(1'b0), .id_1(1), .id_2(""), .id_3(id_6[1'b0]), .id_4(1), .id_5(id_5), .id_6(id_4)
  );
  module_0 modCall_1 ();
endmodule
