* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Oct 12 2020 16:05:09

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer  /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev  /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top  --package  SG48  --outdir  /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer  --translator  /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl  --src_sdc_file  /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc  --dst_sdc_file  /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: top
Used Logic Cell: 297/5280
Used Logic Tile: 58/660
Used IO Cell:    7/96
Used Bram Cell For iCE40: 10/30
Used PLL For iCE40: 0/1
Ram Cascading Used: 1
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK_c
Clock Source: CLK 
Clock Driver: CLK_pad (ICE_GB_IO)
Driver Position: (12, 31, 1)
Fanout to FF: 117
Fanout to Tile: 43


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 1 0 0 0 0   
29|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 0 1 0 0 0 0   
27|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 0 0 0 0 0 0   
26|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
25|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
24|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
23|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
22|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
21|   0 0 0 0 0 0 0 0 0 0 0 0 7 2 0 2 2 0 0 0 0 0 0 0   
20|   0 0 0 0 0 0 0 0 0 0 0 0 8 8 8 0 3 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 0 0 0 0 8 1 8 8 4 5 0 0 0 0 0 0   
18|   0 0 0 0 0 0 0 0 0 0 0 0 8 8 8 3 1 5 0 0 0 0 0 0   
17|   0 0 0 0 0 0 0 0 0 0 0 1 8 8 8 5 4 8 0 0 0 0 0 0   
16|   0 0 0 0 0 0 0 0 0 0 0 0 8 8 8 7 6 1 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0 7 8 8 5 7 1 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0 8 4 5 5 3 6 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0 3 2 3 6 6 5 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.12

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  4  0  3  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  7  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 14  0  3  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 14  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
22|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
21|     0  0  0  0  0  0  0  0  0  0  0  0 17  6  0  3  7  0  0  0  0  0  0  0    
20|     0  0  0  0  0  0  0  0  0  0  0  0 25 16 16  0  4  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0 25  1 16 16 10 12  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  0  0  0  0 25 18 17 12  3  9  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  0  3 24 20 16 16  9 21  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  0 12 22 18 17 14  4  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0 16 24 16 13 16  4  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0 17 12 11  9  9  9  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0 11  6 10 14 14  6  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 25
Average number of input nets per logic tile: 12.56

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  6  0  3  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  8  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 18  0  3  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 22  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
22|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
21|     0  0  0  0  0  0  0  0  0  0  0  0 25  6  0  3  8  0  0  0  0  0  0  0    
20|     0  0  0  0  0  0  0  0  0  0  0  0 32 28 28  0  8  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0 32  1 28 28 12 17  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  0  0  0  0 32 32 28 12  3 12  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  0  3 28 32 28 17 13 29  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  0  0  0 28 32 29 25 22  4  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0 20 32 28 20 27  4  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0 30 15 15 18  9 23  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0 11  6 12 22 22 18  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 18.54

***** Run Time Info *****
Run Time:  1
