INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mfb21141/Desktop/project folder/7seg test/7seg test.srcs/sources_1/new/led7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seven_segment_display_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mfb21141/Desktop/project folder/7seg test/7seg test.srcs/sim_1/new/sseg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sseg_tb'
