# 
# Synthesis run script generated by Vivado
# 

set_param gui.test TreeTableDev
set_param xicom.use_bs_reader 1
debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000

create_project -in_memory -part xc7a35tcpg236-1
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir C:/Users/lc599/adder3/adder3.cache/wt [current_project]
set_property parent.project_path C:/Users/lc599/adder3/adder3.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_vhdl -library xil_defaultlib {
  C:/Users/lc599/adder3/adder3.srcs/sources_1/imports/modelsim_projects/p1_pack.vhd
  C:/Users/lc599/adder3/adder3.srcs/sources_1/imports/modelsim_projects/sh_reg.vhd
  C:/Users/lc599/adder3/adder3.srcs/sources_1/imports/modelsim_projects/control.vhd
  C:/Users/lc599/adder3/adder3.srcs/sources_1/imports/modelsim_projects/serial_add.vhd
  C:/Users/lc599/adder3/adder3.srcs/sources_1/imports/modelsim_projects/adder.vhd
  C:/Users/lc599/adder3/adder3.srcs/sources_1/imports/modelsim_projects/adder_test_bench.vhd
}
read_xdc C:/Users/lc599/adder3/adder3.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc
set_property used_in_implementation false [get_files C:/Users/lc599/adder3/adder3.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]

catch { write_hwdef -file adder_test_bench.hwdef }
synth_design -top adder_test_bench -part xc7a35tcpg236-1
write_checkpoint -noxdef adder_test_bench.dcp
catch { report_utilization -file adder_test_bench_utilization_synth.rpt -pb adder_test_bench_utilization_synth.pb }
