{"vcs1":{"timestamp_begin":1769509731.621327174, "rt":6.07, "ut":5.84, "st":0.17}}
{"vcselab":{"timestamp_begin":1769509737.741105517, "rt":0.31, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769509738.085744366, "rt":0.23, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769509731.363960393}
{"VCS_COMP_START_TIME": 1769509731.363960393}
{"VCS_COMP_END_TIME": 1769509738.375085920}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350192}}
{"vcselab": {"peak_mem": 173708}}
