#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017a515b7540 .scope module, "ALU" "ALU" 2 28;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /INPUT 4 "opcode_in";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /OUTPUT 4 "flags_out";
P_0000017a5169add0 .param/l "N" 0 2 28, +C4<00000000000000000000000000100000>;
o0000017a516c6268 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a516b03e0_0 .net "a_in", 31 0, o0000017a516c6268;  0 drivers
v0000017a516b14c0_0 .var "alu_out", 31 0;
o0000017a516c62c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a516b0020_0 .net "b_in", 31 0, o0000017a516c62c8;  0 drivers
o0000017a516c62f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a516b0de0_0 .net "carry_in", 0 0, o0000017a516c62f8;  0 drivers
v0000017a516b08e0_0 .var "flags_out", 3 0;
o0000017a516c6358 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017a516b1560_0 .net "opcode_in", 3 0, o0000017a516c6358;  0 drivers
E_0000017a5169a890 .event anyedge, v0000017a516b1560_0, v0000017a516b0de0_0, v0000017a516b0020_0, v0000017a516b03e0_0;
S_0000017a515b76d0 .scope module, "Adder" "Adder" 3 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Output";
    .port_info 1 /INPUT 32 "inputA";
    .port_info 2 /INPUT 32 "inputB";
v0000017a516b0980_0 .var "Output", 31 0;
o0000017a516c64d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a516b0160_0 .net "inputA", 31 0, o0000017a516c64d8;  0 drivers
o0000017a516c6508 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a516af6c0_0 .net "inputB", 31 0, o0000017a516c6508;  0 drivers
E_0000017a5169af10 .event anyedge, v0000017a516af6c0_0, v0000017a516b0160_0;
S_0000017a515b7860 .scope module, "ConditionHandler" "ConditionHandler" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "T_address";
    .port_info 1 /OUTPUT 1 "BL_reg";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "Cond_true";
    .port_info 4 /INPUT 1 "BL";
o0000017a516c65c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a516af8a0_0 .net "B", 0 0, o0000017a516c65c8;  0 drivers
o0000017a516c65f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a516afa80_0 .net "BL", 0 0, o0000017a516c65f8;  0 drivers
v0000017a516afbc0_0 .var "BL_reg", 0 0;
o0000017a516c6658 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a516b0480_0 .net "Cond_true", 0 0, o0000017a516c6658;  0 drivers
v0000017a516b0200_0 .var "T_address", 0 0;
E_0000017a5169af50 .event anyedge, v0000017a516afa80_0, v0000017a516b0480_0, v0000017a516af8a0_0;
S_0000017a515ad8f0 .scope module, "ConditionTester" "ConditionTester" 5 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cond";
    .port_info 1 /INPUT 4 "Code";
    .port_info 2 /INPUT 4 "Flags";
P_0000017a515ade40 .param/l "AL" 0 5 21, C4<1110>;
P_0000017a515ade78 .param/l "CC" 0 5 10, C4<0011>;
P_0000017a515adeb0 .param/l "CS" 0 5 9, C4<0010>;
P_0000017a515adee8 .param/l "EQ" 0 5 7, C4<0000>;
P_0000017a515adf20 .param/l "GE" 0 5 17, C4<1010>;
P_0000017a515adf58 .param/l "GT" 0 5 19, C4<1100>;
P_0000017a515adf90 .param/l "HI" 0 5 15, C4<1000>;
P_0000017a515adfc8 .param/l "LE" 0 5 20, C4<1101>;
P_0000017a515ae000 .param/l "LS" 0 5 16, C4<1001>;
P_0000017a515ae038 .param/l "LT" 0 5 18, C4<1011>;
P_0000017a515ae070 .param/l "MI" 0 5 11, C4<0100>;
P_0000017a515ae0a8 .param/l "NE" 0 5 8, C4<0001>;
P_0000017a515ae0e0 .param/l "PL" 0 5 12, C4<0101>;
P_0000017a515ae118 .param/l "VC" 0 5 14, C4<0111>;
P_0000017a515ae150 .param/l "VS" 0 5 13, C4<0110>;
o0000017a516c67a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017a516afda0_0 .net "Code", 3 0, o0000017a516c67a8;  0 drivers
v0000017a516afe40_0 .var "Cond", 0 0;
o0000017a516c6808 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017a51718470_0 .net "Flags", 3 0, o0000017a516c6808;  0 drivers
E_0000017a5169b010 .event anyedge, v0000017a51718470_0, v0000017a516afda0_0;
S_0000017a515ada80 .scope module, "Control_Unit" "Control_Unit" 6 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_shift_imm";
    .port_info 1 /OUTPUT 4 "ID_ALU_Op";
    .port_info 2 /OUTPUT 2 "mem_size";
    .port_info 3 /OUTPUT 1 "mem_enable";
    .port_info 4 /OUTPUT 1 "mem_RW";
    .port_info 5 /OUTPUT 1 "ID_Load_Inst";
    .port_info 6 /OUTPUT 1 "S";
    .port_info 7 /OUTPUT 1 "ID_RF_enable";
    .port_info 8 /OUTPUT 1 "ID_B_instr";
    .port_info 9 /OUTPUT 1 "B_L";
    .port_info 10 /INPUT 32 "I";
v0000017a51719550_0 .var "B_L", 0 0;
o0000017a516c68f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a51719ff0_0 .net "I", 31 0, o0000017a516c68f8;  0 drivers
v0000017a517186f0_0 .var "ID_ALU_Op", 3 0;
v0000017a51719a50_0 .var "ID_B_instr", 0 0;
v0000017a51719050_0 .var "ID_Load_Inst", 0 0;
v0000017a51719eb0_0 .var "ID_RF_enable", 0 0;
v0000017a51719af0_0 .var "ID_shift_imm", 0 0;
v0000017a51719190_0 .var "S", 0 0;
v0000017a51718510_0 .var "mem_RW", 0 0;
v0000017a51719d70_0 .var "mem_enable", 0 0;
v0000017a51719410_0 .var "mem_size", 1 0;
E_0000017a5169a2d0 .event anyedge, v0000017a51719ff0_0;
S_0000017a515adc10 .scope module, "EXMEM_Register" "EXMEM_Register" 7 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "Size_Out";
    .port_info 1 /OUTPUT 1 "Enable_Out";
    .port_info 2 /OUTPUT 1 "rw_Out";
    .port_info 3 /OUTPUT 1 "Load_Out";
    .port_info 4 /OUTPUT 1 "rf_Out";
    .port_info 5 /INPUT 2 "Size_In";
    .port_info 6 /INPUT 1 "Enable_In";
    .port_info 7 /INPUT 1 "rw_In";
    .port_info 8 /INPUT 1 "Load_In";
    .port_info 9 /INPUT 1 "rf_In";
    .port_info 10 /INPUT 1 "CLK";
    .port_info 11 /INPUT 1 "CLR";
o0000017a516c6ce8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171a1d0_0 .net "CLK", 0 0, o0000017a516c6ce8;  0 drivers
o0000017a516c6d18 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a51719f50_0 .net "CLR", 0 0, o0000017a516c6d18;  0 drivers
o0000017a516c6d48 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a51718650_0 .net "Enable_In", 0 0, o0000017a516c6d48;  0 drivers
v0000017a5171a130_0 .var "Enable_Out", 0 0;
o0000017a516c6da8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a517190f0_0 .net "Load_In", 0 0, o0000017a516c6da8;  0 drivers
v0000017a51718a10_0 .var "Load_Out", 0 0;
o0000017a516c6e08 .functor BUFZ 2, C4<zz>; HiZ drive
v0000017a517183d0_0 .net "Size_In", 1 0, o0000017a516c6e08;  0 drivers
v0000017a517192d0_0 .var "Size_Out", 1 0;
o0000017a516c6e68 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a51718bf0_0 .net "rf_In", 0 0, o0000017a516c6e68;  0 drivers
v0000017a51719730_0 .var "rf_Out", 0 0;
o0000017a516c6ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a51718c90_0 .net "rw_In", 0 0, o0000017a516c6ec8;  0 drivers
v0000017a51719b90_0 .var "rw_Out", 0 0;
E_0000017a5169a3d0 .event posedge, v0000017a5171a1d0_0;
S_0000017a5159f050 .scope module, "FlagRegister" "FlagRegister" 8 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "CC_out";
    .port_info 1 /OUTPUT 1 "Carry_out";
    .port_info 2 /INPUT 4 "CC_in";
    .port_info 3 /INPUT 1 "S_in";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "CLR";
o0000017a516c7168 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017a51718f10_0 .net "CC_in", 3 0, o0000017a516c7168;  0 drivers
v0000017a517199b0_0 .var "CC_out", 3 0;
o0000017a516c71c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a51719370_0 .net "CLK", 0 0, o0000017a516c71c8;  0 drivers
o0000017a516c71f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a51719c30_0 .net "CLR", 0 0, o0000017a516c71f8;  0 drivers
v0000017a517195f0_0 .var "Carry_out", 0 0;
o0000017a516c7258 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a51718d30_0 .net "S_in", 0 0, o0000017a516c7258;  0 drivers
E_0000017a5169b590 .event posedge, v0000017a51719370_0;
S_0000017a5159f1e0 .scope module, "HazardUnit" "HazardUnit" 9 1;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RW_EX";
    .port_info 1 /INPUT 4 "RW_MEM";
    .port_info 2 /INPUT 4 "RW_WB";
    .port_info 3 /INPUT 4 "RA_ID";
    .port_info 4 /INPUT 4 "RB_ID";
    .port_info 5 /INPUT 4 "C_ID";
    .port_info 6 /INPUT 1 "enable_LD_EX";
    .port_info 7 /INPUT 1 "enable_RF_EX";
    .port_info 8 /INPUT 1 "enable_RF_MEM";
    .port_info 9 /INPUT 1 "enable_RF_WB";
    .port_info 10 /INPUT 1 "CLK";
    .port_info 11 /OUTPUT 2 "ISA";
    .port_info 12 /OUTPUT 2 "ISB";
    .port_info 13 /OUTPUT 2 "ISD";
    .port_info 14 /OUTPUT 1 "C_Unit_MUX";
    .port_info 15 /OUTPUT 1 "HZld";
    .port_info 16 /OUTPUT 1 "IF_ID_ld";
o0000017a516c73a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171a090_0 .net "CLK", 0 0, o0000017a516c73a8;  0 drivers
o0000017a516c73d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017a51718330_0 .net "C_ID", 3 0, o0000017a516c73d8;  0 drivers
v0000017a51719cd0_0 .var "C_Unit_MUX", 0 0;
v0000017a51719870_0 .var "HZld", 0 0;
v0000017a517194b0_0 .var "IF_ID_ld", 0 0;
v0000017a51719e10_0 .var "ISA", 1 0;
v0000017a517185b0_0 .var "ISB", 1 0;
v0000017a51718790_0 .var "ISD", 1 0;
o0000017a516c7528 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017a51718830_0 .net "RA_ID", 3 0, o0000017a516c7528;  0 drivers
o0000017a516c7558 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017a51719230_0 .net "RB_ID", 3 0, o0000017a516c7558;  0 drivers
o0000017a516c7588 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017a517197d0_0 .net "RW_EX", 3 0, o0000017a516c7588;  0 drivers
o0000017a516c75b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017a51719690_0 .net "RW_MEM", 3 0, o0000017a516c75b8;  0 drivers
o0000017a516c75e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017a51718ab0_0 .net "RW_WB", 3 0, o0000017a516c75e8;  0 drivers
o0000017a516c7618 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a51719910_0 .net "enable_LD_EX", 0 0, o0000017a516c7618;  0 drivers
o0000017a516c7648 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a51718dd0_0 .net "enable_RF_EX", 0 0, o0000017a516c7648;  0 drivers
o0000017a516c7678 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a517188d0_0 .net "enable_RF_MEM", 0 0, o0000017a516c7678;  0 drivers
o0000017a516c76a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a51718970_0 .net "enable_RF_WB", 0 0, o0000017a516c76a8;  0 drivers
E_0000017a5169b210 .event posedge, v0000017a5171a090_0;
S_0000017a5159f370 .scope module, "IDEX_Register" "IDEX_Register" 10 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Shift_Out";
    .port_info 1 /OUTPUT 4 "ALU_Out";
    .port_info 2 /OUTPUT 2 "Size_Out";
    .port_info 3 /OUTPUT 1 "Enable_Out";
    .port_info 4 /OUTPUT 1 "rw_Out";
    .port_info 5 /OUTPUT 1 "Load_Out";
    .port_info 6 /OUTPUT 1 "S_Out";
    .port_info 7 /OUTPUT 1 "rf_Out";
    .port_info 8 /INPUT 1 "Shift_In";
    .port_info 9 /INPUT 4 "ALU_In";
    .port_info 10 /INPUT 2 "Size_In";
    .port_info 11 /INPUT 1 "Enable_In";
    .port_info 12 /INPUT 1 "rw_In";
    .port_info 13 /INPUT 1 "Load_In";
    .port_info 14 /INPUT 1 "S_In";
    .port_info 15 /INPUT 1 "rf_In";
    .port_info 16 /INPUT 1 "CLK";
    .port_info 17 /INPUT 1 "CLR";
o0000017a516c7a08 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017a51718b50_0 .net "ALU_In", 3 0, o0000017a516c7a08;  0 drivers
v0000017a51718e70_0 .var "ALU_Out", 3 0;
o0000017a516c7a68 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a51718fb0_0 .net "CLK", 0 0, o0000017a516c7a68;  0 drivers
o0000017a516c7a98 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171a3e0_0 .net "CLR", 0 0, o0000017a516c7a98;  0 drivers
o0000017a516c7ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171afc0_0 .net "Enable_In", 0 0, o0000017a516c7ac8;  0 drivers
v0000017a5171b7e0_0 .var "Enable_Out", 0 0;
o0000017a516c7b28 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171b2e0_0 .net "Load_In", 0 0, o0000017a516c7b28;  0 drivers
v0000017a5171b920_0 .var "Load_Out", 0 0;
o0000017a516c7b88 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171ade0_0 .net "S_In", 0 0, o0000017a516c7b88;  0 drivers
v0000017a5171a660_0 .var "S_Out", 0 0;
o0000017a516c7be8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171c1e0_0 .net "Shift_In", 0 0, o0000017a516c7be8;  0 drivers
v0000017a5171a8e0_0 .var "Shift_Out", 0 0;
o0000017a516c7c48 .functor BUFZ 2, C4<zz>; HiZ drive
v0000017a5171bd80_0 .net "Size_In", 1 0, o0000017a516c7c48;  0 drivers
v0000017a5171c000_0 .var "Size_Out", 1 0;
o0000017a516c7ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171b880_0 .net "rf_In", 0 0, o0000017a516c7ca8;  0 drivers
v0000017a5171aac0_0 .var "rf_Out", 0 0;
o0000017a516c7d08 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171aa20_0 .net "rw_In", 0 0, o0000017a516c7d08;  0 drivers
v0000017a5171a480_0 .var "rw_Out", 0 0;
E_0000017a5169b710 .event posedge, v0000017a51718fb0_0;
S_0000017a515c6390 .scope module, "IFID_Register" "IFID_Register" 11 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "IFID_Out";
    .port_info 1 /INPUT 32 "IFID_In";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
o0000017a516c80c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171bb00_0 .net "CLK", 0 0, o0000017a516c80c8;  0 drivers
o0000017a516c80f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171b380_0 .net "CLR", 0 0, o0000017a516c80f8;  0 drivers
o0000017a516c8128 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a5171a840_0 .net "IFID_In", 31 0, o0000017a516c8128;  0 drivers
v0000017a5171b420_0 .var "IFID_Out", 31 0;
E_0000017a5169c1d0 .event posedge, v0000017a5171bb00_0;
S_0000017a515c6520 .scope module, "MEMWB_Register" "MEMWB_Register" 12 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Load_Out";
    .port_info 1 /OUTPUT 1 "rf_Out";
    .port_info 2 /INPUT 1 "Load_In";
    .port_info 3 /INPUT 1 "rf_In";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "CLR";
o0000017a516c8248 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171c140_0 .net "CLK", 0 0, o0000017a516c8248;  0 drivers
o0000017a516c8278 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171bec0_0 .net "CLR", 0 0, o0000017a516c8278;  0 drivers
o0000017a516c82a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171a980_0 .net "Load_In", 0 0, o0000017a516c82a8;  0 drivers
v0000017a5171bf60_0 .var "Load_Out", 0 0;
o0000017a516c8308 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171ac00_0 .net "rf_In", 0 0, o0000017a516c8308;  0 drivers
v0000017a5171c0a0_0 .var "rf_Out", 0 0;
E_0000017a5169be90 .event posedge, v0000017a5171c140_0;
S_0000017a515c66b0 .scope module, "Mux" "Mux" 13 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Output";
    .port_info 1 /INPUT 32 "inputA";
    .port_info 2 /INPUT 32 "inputB";
    .port_info 3 /INPUT 1 "sel";
v0000017a5171b1a0_0 .var "Output", 31 0;
o0000017a516c84b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a5171a340_0 .net "inputA", 31 0, o0000017a516c84b8;  0 drivers
o0000017a516c84e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a5171bc40_0 .net "inputB", 31 0, o0000017a516c84e8;  0 drivers
o0000017a516c8518 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171be20_0 .net "sel", 0 0, o0000017a516c8518;  0 drivers
E_0000017a5169afd0 .event anyedge, v0000017a5171be20_0, v0000017a5171bc40_0, v0000017a5171a340_0;
S_0000017a515a8b80 .scope module, "Mux_4_1" "Mux_4_1" 14 2;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Output";
    .port_info 1 /INPUT 32 "inputA";
    .port_info 2 /INPUT 32 "inputB";
    .port_info 3 /INPUT 32 "inputC";
    .port_info 4 /INPUT 32 "inputD";
    .port_info 5 /INPUT 2 "sel";
v0000017a5171b060_0 .var "Output", 31 0;
o0000017a516c8638 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a5171a520_0 .net "inputA", 31 0, o0000017a516c8638;  0 drivers
o0000017a516c8668 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a5171aca0_0 .net "inputB", 31 0, o0000017a516c8668;  0 drivers
o0000017a516c8698 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a5171a5c0_0 .net "inputC", 31 0, o0000017a516c8698;  0 drivers
o0000017a516c86c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a5171a700_0 .net "inputD", 31 0, o0000017a516c86c8;  0 drivers
o0000017a516c86f8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000017a5171b4c0_0 .net "sel", 1 0, o0000017a516c86f8;  0 drivers
E_0000017a5169ba10/0 .event anyedge, v0000017a5171b4c0_0, v0000017a5171a700_0, v0000017a5171a5c0_0, v0000017a5171aca0_0;
E_0000017a5169ba10/1 .event anyedge, v0000017a5171a520_0;
E_0000017a5169ba10 .event/or E_0000017a5169ba10/0, E_0000017a5169ba10/1;
S_0000017a515a8d10 .scope module, "Mux_CU" "Mux_CU" 15 2;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Shift_o";
    .port_info 1 /OUTPUT 4 "ALU_o";
    .port_info 2 /OUTPUT 2 "size_o";
    .port_info 3 /OUTPUT 1 "enable_o";
    .port_info 4 /OUTPUT 1 "rw_o";
    .port_info 5 /OUTPUT 1 "load_o";
    .port_info 6 /OUTPUT 1 "S_o";
    .port_info 7 /OUTPUT 1 "RF_o";
    .port_info 8 /INPUT 1 "Shift_i";
    .port_info 9 /INPUT 4 "ALU_i";
    .port_info 10 /INPUT 2 "size_i";
    .port_info 11 /INPUT 1 "enable_i";
    .port_info 12 /INPUT 1 "rw_i";
    .port_info 13 /INPUT 1 "load_i";
    .port_info 14 /INPUT 1 "S_i";
    .port_info 15 /INPUT 1 "RF_i";
    .port_info 16 /INPUT 1 "sel";
o0000017a516c8848 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017a5171b560_0 .net "ALU_i", 3 0, o0000017a516c8848;  0 drivers
v0000017a5171a7a0_0 .var "ALU_o", 3 0;
o0000017a516c88a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171b9c0_0 .net "RF_i", 0 0, o0000017a516c88a8;  0 drivers
v0000017a5171b600_0 .var "RF_o", 0 0;
o0000017a516c8908 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171b6a0_0 .net "S_i", 0 0, o0000017a516c8908;  0 drivers
v0000017a5171af20_0 .var "S_o", 0 0;
o0000017a516c8968 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171b740_0 .net "Shift_i", 0 0, o0000017a516c8968;  0 drivers
v0000017a5171ad40_0 .var "Shift_o", 0 0;
o0000017a516c89c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171ae80_0 .net "enable_i", 0 0, o0000017a516c89c8;  0 drivers
v0000017a5171ba60_0 .var "enable_o", 0 0;
o0000017a516c8a28 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171b100_0 .net "load_i", 0 0, o0000017a516c8a28;  0 drivers
v0000017a5171b240_0 .var "load_o", 0 0;
o0000017a516c8a88 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171bba0_0 .net "rw_i", 0 0, o0000017a516c8a88;  0 drivers
v0000017a5171bce0_0 .var "rw_o", 0 0;
o0000017a516c8ae8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a516bbbc0_0 .net "sel", 0 0, o0000017a516c8ae8;  0 drivers
o0000017a516c8b18 .functor BUFZ 2, C4<zz>; HiZ drive
v0000017a5171da70_0 .net "size_i", 1 0, o0000017a516c8b18;  0 drivers
v0000017a5171dbb0_0 .var "size_o", 1 0;
E_0000017a5169a790/0 .event anyedge, v0000017a516bbbc0_0, v0000017a5171b9c0_0, v0000017a5171b6a0_0, v0000017a5171b100_0;
E_0000017a5169a790/1 .event anyedge, v0000017a5171bba0_0, v0000017a5171ae80_0, v0000017a5171da70_0, v0000017a5171b560_0;
E_0000017a5169a790/2 .event anyedge, v0000017a5171b740_0;
E_0000017a5169a790 .event/or E_0000017a5169a790/0, E_0000017a5169a790/1, E_0000017a5169a790/2;
S_0000017a515a8ea0 .scope module, "Or" "Or" 16 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Output";
    .port_info 1 /INPUT 1 "inputA";
    .port_info 2 /INPUT 1 "inputB";
v0000017a5171e010_0 .var "Output", 0 0;
o0000017a516c8ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171d570_0 .net "inputA", 0 0, o0000017a516c8ed8;  0 drivers
o0000017a516c8f08 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171d9d0_0 .net "inputB", 0 0, o0000017a516c8f08;  0 drivers
E_0000017a5169ba90 .event anyedge, v0000017a5171d9d0_0, v0000017a5171d570_0;
S_0000017a515a19c0 .scope module, "PC_4_Adder" "PC_4_Adder" 17 2;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_4";
    .port_info 1 /INPUT 32 "PC";
o0000017a516c8fc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a5171d890_0 .net "PC", 31 0, o0000017a516c8fc8;  0 drivers
v0000017a5171cd50_0 .var "PC_4", 31 0;
E_0000017a5169b5d0 .event anyedge, v0000017a5171d890_0;
S_0000017a516c5430 .scope module, "Phase_4" "Phase_4" 18 31;
 .timescale 0 0;
S_0000017a516c5d90 .scope module, "SE_4" "SE_4" 19 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Output";
    .port_info 1 /INPUT 32 "in";
v0000017a5171c3f0_0 .var "Output", 31 0;
o0000017a516c90b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a5171c990_0 .net "in", 31 0, o0000017a516c90b8;  0 drivers
E_0000017a5169bf90 .event anyedge, v0000017a5171c990_0;
S_0000017a516c52a0 .scope module, "Shifter" "Shifter" 20 6;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Rm_in";
    .port_info 1 /INPUT 12 "shift_in";
    .port_info 2 /INPUT 3 "type_in";
    .port_info 3 /OUTPUT 32 "shifter_out";
    .port_info 4 /OUTPUT 1 "shifter_carry_out";
P_0000017a5169a850 .param/l "N" 0 20 6, +C4<00000000000000000000000000100000>;
o0000017a516c9148 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a5171c670_0 .net "Rm_in", 31 0, o0000017a516c9148;  0 drivers
v0000017a5171c8f0_0 .var/i "index", 31 0;
o0000017a516c91a8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0000017a5171c710_0 .net "shift_in", 11 0, o0000017a516c91a8;  0 drivers
v0000017a5171d930_0 .var "shifter_carry_out", 0 0;
v0000017a5171cad0_0 .var "shifter_out", 31 0;
o0000017a516c9238 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000017a5171c490_0 .net "type_in", 2 0, o0000017a516c9238;  0 drivers
E_0000017a5169b810 .event anyedge, v0000017a5171c490_0, v0000017a5171c670_0, v0000017a5171c710_0;
S_0000017a516c58e0 .scope module, "data_ram256x8" "data_ram256x8" 21 16;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "RW";
    .port_info 3 /INPUT 32 "Address";
    .port_info 4 /INPUT 32 "DataIn";
    .port_info 5 /INPUT 2 "Size";
o0000017a516c9358 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a5171cdf0_0 .net "Address", 31 0, o0000017a516c9358;  0 drivers
o0000017a516c9388 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a5171d2f0_0 .net "DataIn", 31 0, o0000017a516c9388;  0 drivers
v0000017a5171ce90_0 .var "DataOut", 31 0;
o0000017a516c93e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171db10_0 .net "Enable", 0 0, o0000017a516c93e8;  0 drivers
v0000017a5171c850 .array "Mem", 255 0, 7 0;
o0000017a516c9418 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5171ca30_0 .net "RW", 0 0, o0000017a516c9418;  0 drivers
o0000017a516c9448 .functor BUFZ 2, C4<zz>; HiZ drive
v0000017a5171cf30_0 .net "Size", 1 0, o0000017a516c9448;  0 drivers
E_0000017a5169bcd0/0 .event anyedge, v0000017a5171cf30_0, v0000017a5171d2f0_0, v0000017a5171cdf0_0, v0000017a5171ca30_0;
E_0000017a5169bcd0/1 .event anyedge, v0000017a5171ce90_0;
E_0000017a5169bcd0 .event/or E_0000017a5169bcd0/0, E_0000017a5169bcd0/1;
S_0000017a516c5c00 .scope module, "fileregister" "fileregister" 22 155;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y1";
    .port_info 1 /OUTPUT 32 "Y2";
    .port_info 2 /OUTPUT 32 "Y3";
    .port_info 3 /OUTPUT 32 "PCout";
    .port_info 4 /INPUT 1 "Ld";
    .port_info 5 /INPUT 1 "PCE";
    .port_info 6 /INPUT 1 "BL";
    .port_info 7 /INPUT 4 "decode_input";
    .port_info 8 /INPUT 1 "clock";
    .port_info 9 /INPUT 32 "PCin";
    .port_info 10 /INPUT 32 "PC_4_in";
    .port_info 11 /INPUT 32 "Ds";
    .port_info 12 /INPUT 4 "S1";
    .port_info 13 /INPUT 4 "S2";
    .port_info 14 /INPUT 4 "S3";
L_0000017a516b5f30 .functor BUFZ 32, v0000017a517243a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000017a516cb4b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a51727170_0 .net "BL", 0 0, o0000017a516cb4b8;  0 drivers
o0000017a516ca4f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a517281b0_0 .net "Ds", 31 0, o0000017a516ca4f8;  0 drivers
o0000017a516ca438 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a517272b0_0 .net "Ld", 0 0, o0000017a516ca438;  0 drivers
o0000017a516cac48 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a51727670_0 .net "PCE", 0 0, o0000017a516cac48;  0 drivers
o0000017a516cb4e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a51727ad0_0 .net "PC_4_in", 31 0, o0000017a516cb4e8;  0 drivers
o0000017a516cac18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a51726b30_0 .net "PCin", 31 0, o0000017a516cac18;  0 drivers
v0000017a517273f0_0 .net "PCout", 31 0, L_0000017a516b5f30;  1 drivers
v0000017a51727c10_0 .net "Q0", 31 0, v0000017a51720920_0;  1 drivers
v0000017a51726590_0 .net "Q1", 31 0, v0000017a51720d80_0;  1 drivers
v0000017a51727fd0_0 .net "Q10", 31 0, v0000017a51720a60_0;  1 drivers
v0000017a51728070_0 .net "Q11", 31 0, v0000017a51720b00_0;  1 drivers
v0000017a51727b70_0 .net "Q12", 31 0, v0000017a51725980_0;  1 drivers
v0000017a517266d0_0 .net "Q13", 31 0, v0000017a517246c0_0;  1 drivers
v0000017a51726770_0 .net "Q14", 31 0, v0000017a517252a0_0;  1 drivers
v0000017a51726950_0 .net "Q15", 31 0, v0000017a517243a0_0;  1 drivers
v0000017a51726d10_0 .net "Q2", 31 0, v0000017a51724e40_0;  1 drivers
v0000017a51726810_0 .net "Q3", 31 0, v0000017a51726060_0;  1 drivers
v0000017a51728250_0 .net "Q4", 31 0, v0000017a51725ca0_0;  1 drivers
v0000017a517269f0_0 .net "Q5", 31 0, v0000017a51725e80_0;  1 drivers
v0000017a517278f0_0 .net "Q6", 31 0, v0000017a51725fc0_0;  1 drivers
v0000017a51727cb0_0 .net "Q7", 31 0, v0000017a517250c0_0;  1 drivers
v0000017a51726a90_0 .net "Q8", 31 0, v0000017a51724d00_0;  1 drivers
v0000017a51726c70_0 .net "Q9", 31 0, v0000017a51724f80_0;  1 drivers
o0000017a516c9898 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017a51727710_0 .net "S1", 3 0, o0000017a516c9898;  0 drivers
o0000017a516c9c58 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017a51726e50_0 .net "S2", 3 0, o0000017a516c9c58;  0 drivers
o0000017a516ca018 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017a51726bd0_0 .net "S3", 3 0, o0000017a516ca018;  0 drivers
v0000017a51726ef0_0 .net "Y1", 31 0, v0000017a5171e150_0;  1 drivers
v0000017a5172ad10_0 .net "Y2", 31 0, v0000017a517218c0_0;  1 drivers
v0000017a5172ae50_0 .net "Y3", 31 0, v0000017a51721c80_0;  1 drivers
o0000017a516ca558 .functor BUFZ 1, C4<z>; HiZ drive
v0000017a5172b490_0 .net "clock", 0 0, o0000017a516ca558;  0 drivers
o0000017a516ca3d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017a5172aef0_0 .net "decode_input", 3 0, o0000017a516ca3d8;  0 drivers
S_0000017a516c5f20 .scope module, "mux1" "mux_16x1" 22 195, 22 35 0, S_0000017a516c5c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 4 "S";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /INPUT 32 "C";
    .port_info 5 /INPUT 32 "D";
    .port_info 6 /INPUT 32 "E";
    .port_info 7 /INPUT 32 "F";
    .port_info 8 /INPUT 32 "G";
    .port_info 9 /INPUT 32 "H";
    .port_info 10 /INPUT 32 "I";
    .port_info 11 /INPUT 32 "J";
    .port_info 12 /INPUT 32 "K";
    .port_info 13 /INPUT 32 "L";
    .port_info 14 /INPUT 32 "M";
    .port_info 15 /INPUT 32 "N";
    .port_info 16 /INPUT 32 "O";
    .port_info 17 /INPUT 32 "P";
v0000017a5171ded0_0 .net "A", 31 0, v0000017a51720920_0;  alias, 1 drivers
v0000017a5171cb70_0 .net "B", 31 0, v0000017a51720d80_0;  alias, 1 drivers
v0000017a5171cc10_0 .net "C", 31 0, v0000017a51724e40_0;  alias, 1 drivers
v0000017a5171dcf0_0 .net "D", 31 0, v0000017a51726060_0;  alias, 1 drivers
v0000017a5171e1f0_0 .net "E", 31 0, v0000017a51725ca0_0;  alias, 1 drivers
v0000017a5171dc50_0 .net "F", 31 0, v0000017a51725e80_0;  alias, 1 drivers
v0000017a5171ccb0_0 .net "G", 31 0, v0000017a51725fc0_0;  alias, 1 drivers
v0000017a5171dd90_0 .net "H", 31 0, v0000017a517250c0_0;  alias, 1 drivers
v0000017a5171c530_0 .net "I", 31 0, v0000017a51724d00_0;  alias, 1 drivers
v0000017a5171c350_0 .net "J", 31 0, v0000017a51724f80_0;  alias, 1 drivers
v0000017a5171de30_0 .net "K", 31 0, v0000017a51720a60_0;  alias, 1 drivers
v0000017a5171df70_0 .net "L", 31 0, v0000017a51720b00_0;  alias, 1 drivers
v0000017a5171cfd0_0 .net "M", 31 0, v0000017a51725980_0;  alias, 1 drivers
v0000017a5171e0b0_0 .net "N", 31 0, v0000017a517246c0_0;  alias, 1 drivers
v0000017a5171d070_0 .net "O", 31 0, v0000017a517252a0_0;  alias, 1 drivers
v0000017a5171d390_0 .net "P", 31 0, v0000017a517243a0_0;  alias, 1 drivers
v0000017a5171d110_0 .net "S", 3 0, o0000017a516c9898;  alias, 0 drivers
v0000017a5171e150_0 .var "Y", 31 0;
E_0000017a5169b250/0 .event anyedge, v0000017a5171d390_0, v0000017a5171d070_0, v0000017a5171e0b0_0, v0000017a5171cfd0_0;
E_0000017a5169b250/1 .event anyedge, v0000017a5171df70_0, v0000017a5171de30_0, v0000017a5171c350_0, v0000017a5171c530_0;
E_0000017a5169b250/2 .event anyedge, v0000017a5171dd90_0, v0000017a5171ccb0_0, v0000017a5171dc50_0, v0000017a5171e1f0_0;
E_0000017a5169b250/3 .event anyedge, v0000017a5171dcf0_0, v0000017a5171cc10_0, v0000017a5171cb70_0, v0000017a5171ded0_0;
E_0000017a5169b250/4 .event anyedge, v0000017a5171d110_0;
E_0000017a5169b250 .event/or E_0000017a5169b250/0, E_0000017a5169b250/1, E_0000017a5169b250/2, E_0000017a5169b250/3, E_0000017a5169b250/4;
S_0000017a516c55c0 .scope module, "mux2" "mux_16x1" 22 196, 22 35 0, S_0000017a516c5c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 4 "S";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /INPUT 32 "C";
    .port_info 5 /INPUT 32 "D";
    .port_info 6 /INPUT 32 "E";
    .port_info 7 /INPUT 32 "F";
    .port_info 8 /INPUT 32 "G";
    .port_info 9 /INPUT 32 "H";
    .port_info 10 /INPUT 32 "I";
    .port_info 11 /INPUT 32 "J";
    .port_info 12 /INPUT 32 "K";
    .port_info 13 /INPUT 32 "L";
    .port_info 14 /INPUT 32 "M";
    .port_info 15 /INPUT 32 "N";
    .port_info 16 /INPUT 32 "O";
    .port_info 17 /INPUT 32 "P";
v0000017a5171d750_0 .net "A", 31 0, v0000017a51720920_0;  alias, 1 drivers
v0000017a5171d250_0 .net "B", 31 0, v0000017a51720d80_0;  alias, 1 drivers
v0000017a5171c7b0_0 .net "C", 31 0, v0000017a51724e40_0;  alias, 1 drivers
v0000017a5171d430_0 .net "D", 31 0, v0000017a51726060_0;  alias, 1 drivers
v0000017a5171d4d0_0 .net "E", 31 0, v0000017a51725ca0_0;  alias, 1 drivers
v0000017a5171d610_0 .net "F", 31 0, v0000017a51725e80_0;  alias, 1 drivers
v0000017a5171d6b0_0 .net "G", 31 0, v0000017a51725fc0_0;  alias, 1 drivers
v0000017a5171d7f0_0 .net "H", 31 0, v0000017a517250c0_0;  alias, 1 drivers
v0000017a51720560_0 .net "I", 31 0, v0000017a51724d00_0;  alias, 1 drivers
v0000017a51722180_0 .net "J", 31 0, v0000017a51724f80_0;  alias, 1 drivers
v0000017a517211e0_0 .net "K", 31 0, v0000017a51720a60_0;  alias, 1 drivers
v0000017a51721aa0_0 .net "L", 31 0, v0000017a51720b00_0;  alias, 1 drivers
v0000017a51720ba0_0 .net "M", 31 0, v0000017a51725980_0;  alias, 1 drivers
v0000017a517210a0_0 .net "N", 31 0, v0000017a517246c0_0;  alias, 1 drivers
v0000017a517215a0_0 .net "O", 31 0, v0000017a517252a0_0;  alias, 1 drivers
v0000017a51721e60_0 .net "P", 31 0, v0000017a517243a0_0;  alias, 1 drivers
v0000017a51721320_0 .net "S", 3 0, o0000017a516c9c58;  alias, 0 drivers
v0000017a517218c0_0 .var "Y", 31 0;
E_0000017a5169be10/0 .event anyedge, v0000017a5171d390_0, v0000017a5171d070_0, v0000017a5171e0b0_0, v0000017a5171cfd0_0;
E_0000017a5169be10/1 .event anyedge, v0000017a5171df70_0, v0000017a5171de30_0, v0000017a5171c350_0, v0000017a5171c530_0;
E_0000017a5169be10/2 .event anyedge, v0000017a5171dd90_0, v0000017a5171ccb0_0, v0000017a5171dc50_0, v0000017a5171e1f0_0;
E_0000017a5169be10/3 .event anyedge, v0000017a5171dcf0_0, v0000017a5171cc10_0, v0000017a5171cb70_0, v0000017a5171ded0_0;
E_0000017a5169be10/4 .event anyedge, v0000017a51721320_0;
E_0000017a5169be10 .event/or E_0000017a5169be10/0, E_0000017a5169be10/1, E_0000017a5169be10/2, E_0000017a5169be10/3, E_0000017a5169be10/4;
S_0000017a516c5750 .scope module, "mux3" "mux_16x1" 22 197, 22 35 0, S_0000017a516c5c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 4 "S";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /INPUT 32 "C";
    .port_info 5 /INPUT 32 "D";
    .port_info 6 /INPUT 32 "E";
    .port_info 7 /INPUT 32 "F";
    .port_info 8 /INPUT 32 "G";
    .port_info 9 /INPUT 32 "H";
    .port_info 10 /INPUT 32 "I";
    .port_info 11 /INPUT 32 "J";
    .port_info 12 /INPUT 32 "K";
    .port_info 13 /INPUT 32 "L";
    .port_info 14 /INPUT 32 "M";
    .port_info 15 /INPUT 32 "N";
    .port_info 16 /INPUT 32 "O";
    .port_info 17 /INPUT 32 "P";
v0000017a51721fa0_0 .net "A", 31 0, v0000017a51720920_0;  alias, 1 drivers
v0000017a51720380_0 .net "B", 31 0, v0000017a51720d80_0;  alias, 1 drivers
v0000017a51721820_0 .net "C", 31 0, v0000017a51724e40_0;  alias, 1 drivers
v0000017a517209c0_0 .net "D", 31 0, v0000017a51726060_0;  alias, 1 drivers
v0000017a51720e20_0 .net "E", 31 0, v0000017a51725ca0_0;  alias, 1 drivers
v0000017a51720420_0 .net "F", 31 0, v0000017a51725e80_0;  alias, 1 drivers
v0000017a51721500_0 .net "G", 31 0, v0000017a51725fc0_0;  alias, 1 drivers
v0000017a51721be0_0 .net "H", 31 0, v0000017a517250c0_0;  alias, 1 drivers
v0000017a517204c0_0 .net "I", 31 0, v0000017a51724d00_0;  alias, 1 drivers
v0000017a51720600_0 .net "J", 31 0, v0000017a51724f80_0;  alias, 1 drivers
v0000017a51720c40_0 .net "K", 31 0, v0000017a51720a60_0;  alias, 1 drivers
v0000017a517206a0_0 .net "L", 31 0, v0000017a51720b00_0;  alias, 1 drivers
v0000017a51721640_0 .net "M", 31 0, v0000017a51725980_0;  alias, 1 drivers
v0000017a517216e0_0 .net "N", 31 0, v0000017a517246c0_0;  alias, 1 drivers
v0000017a51722040_0 .net "O", 31 0, v0000017a517252a0_0;  alias, 1 drivers
v0000017a51721f00_0 .net "P", 31 0, v0000017a517243a0_0;  alias, 1 drivers
v0000017a51720ce0_0 .net "S", 3 0, o0000017a516ca018;  alias, 0 drivers
v0000017a51721c80_0 .var "Y", 31 0;
E_0000017a5169b850/0 .event anyedge, v0000017a5171d390_0, v0000017a5171d070_0, v0000017a5171e0b0_0, v0000017a5171cfd0_0;
E_0000017a5169b850/1 .event anyedge, v0000017a5171df70_0, v0000017a5171de30_0, v0000017a5171c350_0, v0000017a5171c530_0;
E_0000017a5169b850/2 .event anyedge, v0000017a5171dd90_0, v0000017a5171ccb0_0, v0000017a5171dc50_0, v0000017a5171e1f0_0;
E_0000017a5169b850/3 .event anyedge, v0000017a5171dcf0_0, v0000017a5171cc10_0, v0000017a5171cb70_0, v0000017a5171ded0_0;
E_0000017a5169b850/4 .event anyedge, v0000017a51720ce0_0;
E_0000017a5169b850 .event/or E_0000017a5169b850/0, E_0000017a5169b850/1, E_0000017a5169b850/2, E_0000017a5169b850/3, E_0000017a5169b850/4;
S_0000017a516c5a70 .scope module, "registers" "registers16" 22 191, 22 80 0, S_0000017a516c5c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q0";
    .port_info 1 /OUTPUT 32 "Q1";
    .port_info 2 /OUTPUT 32 "Q2";
    .port_info 3 /OUTPUT 32 "Q3";
    .port_info 4 /OUTPUT 32 "Q4";
    .port_info 5 /OUTPUT 32 "Q5";
    .port_info 6 /OUTPUT 32 "Q6";
    .port_info 7 /OUTPUT 32 "Q7";
    .port_info 8 /OUTPUT 32 "Q8";
    .port_info 9 /OUTPUT 32 "Q9";
    .port_info 10 /OUTPUT 32 "Q10";
    .port_info 11 /OUTPUT 32 "Q11";
    .port_info 12 /OUTPUT 32 "Q12";
    .port_info 13 /OUTPUT 32 "Q13";
    .port_info 14 /OUTPUT 32 "Q14";
    .port_info 15 /OUTPUT 32 "Q15";
    .port_info 16 /INPUT 1 "Ld";
    .port_info 17 /INPUT 1 "PCE";
    .port_info 18 /INPUT 1 "BL";
    .port_info 19 /INPUT 32 "PCin";
    .port_info 20 /INPUT 32 "PC_4_in";
    .port_info 21 /INPUT 4 "decode_input";
    .port_info 22 /INPUT 1 "clock";
    .port_info 23 /INPUT 32 "Ds";
v0000017a51725200_0 .net "BL", 0 0, o0000017a516cb4b8;  alias, 0 drivers
v0000017a51725480_0 .net "Ds", 31 0, o0000017a516ca4f8;  alias, 0 drivers
v0000017a51725700_0 .net "Ld", 0 0, o0000017a516ca438;  alias, 0 drivers
v0000017a51725c00_0 .net "PCE", 0 0, o0000017a516cac48;  alias, 0 drivers
v0000017a51726450_0 .net "PC_4_in", 31 0, o0000017a516cb4e8;  alias, 0 drivers
v0000017a51727210_0 .net "PCin", 31 0, o0000017a516cac18;  alias, 0 drivers
v0000017a517277b0_0 .net "Q0", 31 0, v0000017a51720920_0;  alias, 1 drivers
v0000017a51727990_0 .net "Q1", 31 0, v0000017a51720d80_0;  alias, 1 drivers
v0000017a517263b0_0 .net "Q10", 31 0, v0000017a51720a60_0;  alias, 1 drivers
v0000017a517275d0_0 .net "Q11", 31 0, v0000017a51720b00_0;  alias, 1 drivers
v0000017a51726db0_0 .net "Q12", 31 0, v0000017a51725980_0;  alias, 1 drivers
v0000017a51727350_0 .net "Q13", 31 0, v0000017a517246c0_0;  alias, 1 drivers
v0000017a51726f90_0 .net "Q14", 31 0, v0000017a517252a0_0;  alias, 1 drivers
v0000017a517264f0_0 .net "Q15", 31 0, v0000017a517243a0_0;  alias, 1 drivers
v0000017a51727e90_0 .net "Q2", 31 0, v0000017a51724e40_0;  alias, 1 drivers
v0000017a51727df0_0 .net "Q3", 31 0, v0000017a51726060_0;  alias, 1 drivers
v0000017a51727d50_0 .net "Q4", 31 0, v0000017a51725ca0_0;  alias, 1 drivers
v0000017a51727030_0 .net "Q5", 31 0, v0000017a51725e80_0;  alias, 1 drivers
v0000017a51727a30_0 .net "Q6", 31 0, v0000017a51725fc0_0;  alias, 1 drivers
v0000017a51727f30_0 .net "Q7", 31 0, v0000017a517250c0_0;  alias, 1 drivers
v0000017a51727850_0 .net "Q8", 31 0, v0000017a51724d00_0;  alias, 1 drivers
v0000017a51727530_0 .net "Q9", 31 0, v0000017a51724f80_0;  alias, 1 drivers
v0000017a51727490_0 .net "clock", 0 0, o0000017a516ca558;  alias, 0 drivers
v0000017a517270d0_0 .net "decode_input", 3 0, o0000017a516ca3d8;  alias, 0 drivers
v0000017a517268b0_0 .net "decode_out", 15 0, v0000017a51721dc0_0;  1 drivers
v0000017a51726630_0 .var "r14En", 0 0;
v0000017a51728110_0 .var "reg14Sel", 31 0;
E_0000017a5169b610 .event anyedge, v0000017a51726450_0, v0000017a51721780_0, v0000017a51725200_0;
L_0000017a5172b530 .part v0000017a51721dc0_0, 0, 1;
L_0000017a5172be90 .part v0000017a51721dc0_0, 1, 1;
L_0000017a5172bad0 .part v0000017a51721dc0_0, 2, 1;
L_0000017a5172b030 .part v0000017a51721dc0_0, 3, 1;
L_0000017a5172b670 .part v0000017a51721dc0_0, 4, 1;
L_0000017a5172c070 .part v0000017a51721dc0_0, 5, 1;
L_0000017a5172b5d0 .part v0000017a51721dc0_0, 6, 1;
L_0000017a5172ac70 .part v0000017a51721dc0_0, 7, 1;
L_0000017a5172bf30 .part v0000017a51721dc0_0, 8, 1;
L_0000017a5172b3f0 .part v0000017a51721dc0_0, 9, 1;
L_0000017a5172adb0 .part v0000017a51721dc0_0, 10, 1;
L_0000017a5172b210 .part v0000017a51721dc0_0, 11, 1;
L_0000017a5172af90 .part v0000017a51721dc0_0, 12, 1;
L_0000017a5172b350 .part v0000017a51721dc0_0, 13, 1;
S_0000017a517234c0 .scope module, "decode1" "decoder" 22 115, 22 2 0, S_0000017a516c5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 1 "Ld";
    .port_info 2 /INPUT 4 "C";
v0000017a51721960_0 .net "C", 3 0, o0000017a516ca3d8;  alias, 0 drivers
v0000017a51721dc0_0 .var "E", 15 0;
v0000017a51721a00_0 .net "Ld", 0 0, o0000017a516ca438;  alias, 0 drivers
E_0000017a5169c050 .event anyedge, v0000017a51721960_0, v0000017a51721a00_0;
S_0000017a517231a0 .scope module, "register0" "register" 22 117, 22 20 0, S_0000017a516c5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs";
    .port_info 1 /INPUT 32 "Ds";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "clock";
v0000017a51721780_0 .net "Ds", 31 0, o0000017a516ca4f8;  alias, 0 drivers
v0000017a51720f60_0 .net "E", 0 0, L_0000017a5172b530;  1 drivers
v0000017a51720920_0 .var "Qs", 31 0;
v0000017a51720ec0_0 .net "clock", 0 0, o0000017a516ca558;  alias, 0 drivers
E_0000017a5169be50 .event posedge, v0000017a51720ec0_0;
S_0000017a51723e20 .scope module, "register1" "register" 22 118, 22 20 0, S_0000017a516c5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs";
    .port_info 1 /INPUT 32 "Ds";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "clock";
v0000017a517220e0_0 .net "Ds", 31 0, o0000017a516ca4f8;  alias, 0 drivers
v0000017a51720740_0 .net "E", 0 0, L_0000017a5172be90;  1 drivers
v0000017a51720d80_0 .var "Qs", 31 0;
v0000017a51721140_0 .net "clock", 0 0, o0000017a516ca558;  alias, 0 drivers
S_0000017a51723fb0 .scope module, "register10" "register" 22 127, 22 20 0, S_0000017a516c5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs";
    .port_info 1 /INPUT 32 "Ds";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "clock";
v0000017a51721000_0 .net "Ds", 31 0, o0000017a516ca4f8;  alias, 0 drivers
v0000017a51721b40_0 .net "E", 0 0, L_0000017a5172adb0;  1 drivers
v0000017a51720a60_0 .var "Qs", 31 0;
v0000017a517207e0_0 .net "clock", 0 0, o0000017a516ca558;  alias, 0 drivers
S_0000017a51724140 .scope module, "register11" "register" 22 128, 22 20 0, S_0000017a516c5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs";
    .port_info 1 /INPUT 32 "Ds";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "clock";
v0000017a51720880_0 .net "Ds", 31 0, o0000017a516ca4f8;  alias, 0 drivers
v0000017a51721280_0 .net "E", 0 0, L_0000017a5172b210;  1 drivers
v0000017a51720b00_0 .var "Qs", 31 0;
v0000017a517213c0_0 .net "clock", 0 0, o0000017a516ca558;  alias, 0 drivers
S_0000017a51722cf0 .scope module, "register12" "register" 22 129, 22 20 0, S_0000017a516c5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs";
    .port_info 1 /INPUT 32 "Ds";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "clock";
v0000017a51721460_0 .net "Ds", 31 0, o0000017a516ca4f8;  alias, 0 drivers
v0000017a5171d1b0_0 .net "E", 0 0, L_0000017a5172af90;  1 drivers
v0000017a51725980_0 .var "Qs", 31 0;
v0000017a517249e0_0 .net "clock", 0 0, o0000017a516ca558;  alias, 0 drivers
S_0000017a51722390 .scope module, "register13" "register" 22 130, 22 20 0, S_0000017a516c5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs";
    .port_info 1 /INPUT 32 "Ds";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "clock";
v0000017a51726240_0 .net "Ds", 31 0, o0000017a516ca4f8;  alias, 0 drivers
v0000017a51725f20_0 .net "E", 0 0, L_0000017a5172b350;  1 drivers
v0000017a517246c0_0 .var "Qs", 31 0;
v0000017a517261a0_0 .net "clock", 0 0, o0000017a516ca558;  alias, 0 drivers
S_0000017a51723b00 .scope module, "register14" "register" 22 132, 22 20 0, S_0000017a516c5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs";
    .port_info 1 /INPUT 32 "Ds";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "clock";
v0000017a51725660_0 .net "Ds", 31 0, v0000017a51728110_0;  1 drivers
v0000017a51726100_0 .net "E", 0 0, v0000017a51726630_0;  1 drivers
v0000017a517252a0_0 .var "Qs", 31 0;
v0000017a51725d40_0 .net "clock", 0 0, o0000017a516ca558;  alias, 0 drivers
S_0000017a51723330 .scope module, "register15" "register" 22 134, 22 20 0, S_0000017a516c5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs";
    .port_info 1 /INPUT 32 "Ds";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "clock";
v0000017a51725ac0_0 .net "Ds", 31 0, o0000017a516cac18;  alias, 0 drivers
v0000017a51724b20_0 .net "E", 0 0, o0000017a516cac48;  alias, 0 drivers
v0000017a517243a0_0 .var "Qs", 31 0;
v0000017a51724bc0_0 .net "clock", 0 0, o0000017a516ca558;  alias, 0 drivers
S_0000017a51722520 .scope module, "register2" "register" 22 119, 22 20 0, S_0000017a516c5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs";
    .port_info 1 /INPUT 32 "Ds";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "clock";
v0000017a51724440_0 .net "Ds", 31 0, o0000017a516ca4f8;  alias, 0 drivers
v0000017a517248a0_0 .net "E", 0 0, L_0000017a5172bad0;  1 drivers
v0000017a51724e40_0 .var "Qs", 31 0;
v0000017a517244e0_0 .net "clock", 0 0, o0000017a516ca558;  alias, 0 drivers
S_0000017a51723650 .scope module, "register3" "register" 22 120, 22 20 0, S_0000017a516c5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs";
    .port_info 1 /INPUT 32 "Ds";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "clock";
v0000017a51725340_0 .net "Ds", 31 0, o0000017a516ca4f8;  alias, 0 drivers
v0000017a517257a0_0 .net "E", 0 0, L_0000017a5172b030;  1 drivers
v0000017a51726060_0 .var "Qs", 31 0;
v0000017a51725520_0 .net "clock", 0 0, o0000017a516ca558;  alias, 0 drivers
S_0000017a517237e0 .scope module, "register4" "register" 22 121, 22 20 0, S_0000017a516c5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs";
    .port_info 1 /INPUT 32 "Ds";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "clock";
v0000017a51725de0_0 .net "Ds", 31 0, o0000017a516ca4f8;  alias, 0 drivers
v0000017a51724a80_0 .net "E", 0 0, L_0000017a5172b670;  1 drivers
v0000017a51725ca0_0 .var "Qs", 31 0;
v0000017a51724ee0_0 .net "clock", 0 0, o0000017a516ca558;  alias, 0 drivers
S_0000017a51723970 .scope module, "register5" "register" 22 122, 22 20 0, S_0000017a516c5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs";
    .port_info 1 /INPUT 32 "Ds";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "clock";
v0000017a517255c0_0 .net "Ds", 31 0, o0000017a516ca4f8;  alias, 0 drivers
v0000017a51725a20_0 .net "E", 0 0, L_0000017a5172c070;  1 drivers
v0000017a51725e80_0 .var "Qs", 31 0;
v0000017a51725840_0 .net "clock", 0 0, o0000017a516ca558;  alias, 0 drivers
S_0000017a517226b0 .scope module, "register6" "register" 22 123, 22 20 0, S_0000017a516c5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs";
    .port_info 1 /INPUT 32 "Ds";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "clock";
v0000017a51724940_0 .net "Ds", 31 0, o0000017a516ca4f8;  alias, 0 drivers
v0000017a51724620_0 .net "E", 0 0, L_0000017a5172b5d0;  1 drivers
v0000017a51725fc0_0 .var "Qs", 31 0;
v0000017a51724580_0 .net "clock", 0 0, o0000017a516ca558;  alias, 0 drivers
S_0000017a51722840 .scope module, "register7" "register" 22 124, 22 20 0, S_0000017a516c5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs";
    .port_info 1 /INPUT 32 "Ds";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "clock";
v0000017a51724c60_0 .net "Ds", 31 0, o0000017a516ca4f8;  alias, 0 drivers
v0000017a51724760_0 .net "E", 0 0, L_0000017a5172ac70;  1 drivers
v0000017a517250c0_0 .var "Qs", 31 0;
v0000017a517258e0_0 .net "clock", 0 0, o0000017a516ca558;  alias, 0 drivers
S_0000017a517229d0 .scope module, "register8" "register" 22 125, 22 20 0, S_0000017a516c5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs";
    .port_info 1 /INPUT 32 "Ds";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "clock";
v0000017a517253e0_0 .net "Ds", 31 0, o0000017a516ca4f8;  alias, 0 drivers
v0000017a51725b60_0 .net "E", 0 0, L_0000017a5172bf30;  1 drivers
v0000017a51724d00_0 .var "Qs", 31 0;
v0000017a51724da0_0 .net "clock", 0 0, o0000017a516ca558;  alias, 0 drivers
S_0000017a51722b60 .scope module, "register9" "register" 22 126, 22 20 0, S_0000017a516c5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Qs";
    .port_info 1 /INPUT 32 "Ds";
    .port_info 2 /INPUT 1 "E";
    .port_info 3 /INPUT 1 "clock";
v0000017a51724800_0 .net "Ds", 31 0, o0000017a516ca4f8;  alias, 0 drivers
v0000017a51725160_0 .net "E", 0 0, L_0000017a5172b3f0;  1 drivers
v0000017a51724f80_0 .var "Qs", 31 0;
v0000017a51725020_0 .net "clock", 0 0, o0000017a516ca558;  alias, 0 drivers
S_0000017a516c60b0 .scope module, "inst_ram256x8" "inst_ram256x8" 21 2;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
o0000017a516cbc98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017a5172b8f0_0 .net "Address", 31 0, o0000017a516cbc98;  0 drivers
v0000017a5172bc10_0 .var "DataOut", 31 0;
v0000017a5172b990 .array "Mem", 255 0, 7 0;
E_0000017a5169c090 .event anyedge, v0000017a5172b8f0_0;
    .scope S_0000017a515b7540;
T_0 ;
    %wait E_0000017a5169a890;
    %load/vec4 v0000017a516b1560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017a516b14c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %jmp T_0.17;
T_0.0 ;
    %load/vec4 v0000017a516b03e0_0;
    %load/vec4 v0000017a516b0020_0;
    %and;
    %store/vec4 v0000017a516b14c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.18, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %jmp T_0.17;
T_0.1 ;
    %load/vec4 v0000017a516b03e0_0;
    %load/vec4 v0000017a516b0020_0;
    %xor;
    %store/vec4 v0000017a516b14c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.20, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %jmp T_0.17;
T_0.2 ;
    %load/vec4 v0000017a516b03e0_0;
    %pad/u 33;
    %load/vec4 v0000017a516b0020_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000017a516b14c0_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b03e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017a516b0020_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0000017a516b03e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.22, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.23, 8;
T_0.22 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.23, 8;
 ; End of false expr.
    %blend;
T_0.23;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.24, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.25, 8;
T_0.24 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.25, 8;
 ; End of false expr.
    %blend;
T_0.25;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b03e0_0;
    %load/vec4 v0000017a516b0020_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.26, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.27, 8;
T_0.26 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.27, 8;
 ; End of false expr.
    %blend;
T_0.27;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %jmp T_0.17;
T_0.3 ;
    %load/vec4 v0000017a516b0020_0;
    %pad/u 33;
    %load/vec4 v0000017a516b03e0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000017a516b14c0_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b0020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017a516b03e0_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0000017a516b0020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.28, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.29, 8;
T_0.28 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.29, 8;
 ; End of false expr.
    %blend;
T_0.29;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.31, 8;
T_0.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.31, 8;
 ; End of false expr.
    %blend;
T_0.31;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b0020_0;
    %load/vec4 v0000017a516b03e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.32, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.33, 8;
T_0.32 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.33, 8;
 ; End of false expr.
    %blend;
T_0.33;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %jmp T_0.17;
T_0.4 ;
    %load/vec4 v0000017a516b03e0_0;
    %pad/u 33;
    %load/vec4 v0000017a516b0020_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000017a516b14c0_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b0020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017a516b03e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017a516b03e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.34, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.35, 8;
T_0.34 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.35, 8;
 ; End of false expr.
    %blend;
T_0.35;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.37, 8;
T_0.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.37, 8;
 ; End of false expr.
    %blend;
T_0.37;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %jmp T_0.17;
T_0.5 ;
    %load/vec4 v0000017a516b03e0_0;
    %pad/u 33;
    %load/vec4 v0000017a516b0020_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000017a516b0de0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000017a516b14c0_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b0020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017a516b03e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017a516b03e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.38, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.39, 8;
T_0.38 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.39, 8;
 ; End of false expr.
    %blend;
T_0.39;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.40, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.41, 8;
T_0.40 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.41, 8;
 ; End of false expr.
    %blend;
T_0.41;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %jmp T_0.17;
T_0.6 ;
    %load/vec4 v0000017a516b03e0_0;
    %pad/u 33;
    %load/vec4 v0000017a516b0020_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000017a516b0de0_0;
    %pad/u 33;
    %inv;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000017a516b14c0_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b03e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017a516b0020_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0000017a516b03e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.42, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.43, 8;
T_0.42 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.43, 8;
 ; End of false expr.
    %blend;
T_0.43;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.44, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.45, 8;
T_0.44 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.45, 8;
 ; End of false expr.
    %blend;
T_0.45;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b03e0_0;
    %load/vec4 v0000017a516b0020_0;
    %load/vec4 v0000017a516b0de0_0;
    %pad/u 32;
    %add;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.46, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.47, 8;
T_0.46 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.47, 8;
 ; End of false expr.
    %blend;
T_0.47;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %jmp T_0.17;
T_0.7 ;
    %load/vec4 v0000017a516b0020_0;
    %pad/u 33;
    %load/vec4 v0000017a516b03e0_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000017a516b0de0_0;
    %pad/u 33;
    %inv;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000017a516b14c0_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b0020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017a516b03e0_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0000017a516b0020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.48, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.49, 8;
T_0.48 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.49, 8;
 ; End of false expr.
    %blend;
T_0.49;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.50, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.51, 8;
T_0.50 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.51, 8;
 ; End of false expr.
    %blend;
T_0.51;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b0020_0;
    %load/vec4 v0000017a516b03e0_0;
    %load/vec4 v0000017a516b0de0_0;
    %pad/u 32;
    %add;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.52, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.53, 8;
T_0.52 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.53, 8;
 ; End of false expr.
    %blend;
T_0.53;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %jmp T_0.17;
T_0.8 ;
    %load/vec4 v0000017a516b03e0_0;
    %load/vec4 v0000017a516b0020_0;
    %and;
    %store/vec4 v0000017a516b14c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.54, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.55, 8;
T_0.54 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.55, 8;
 ; End of false expr.
    %blend;
T_0.55;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %jmp T_0.17;
T_0.9 ;
    %load/vec4 v0000017a516b03e0_0;
    %load/vec4 v0000017a516b0020_0;
    %xor;
    %store/vec4 v0000017a516b14c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.56, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.57, 8;
T_0.56 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.57, 8;
 ; End of false expr.
    %blend;
T_0.57;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %jmp T_0.17;
T_0.10 ;
    %load/vec4 v0000017a516b03e0_0;
    %pad/u 33;
    %load/vec4 v0000017a516b0020_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000017a516b14c0_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b03e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017a516b0020_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0000017a516b03e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.59, 8;
T_0.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.59, 8;
 ; End of false expr.
    %blend;
T_0.59;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.61, 8;
T_0.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.61, 8;
 ; End of false expr.
    %blend;
T_0.61;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b03e0_0;
    %load/vec4 v0000017a516b0020_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.62, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.63, 8;
T_0.62 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.63, 8;
 ; End of false expr.
    %blend;
T_0.63;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %jmp T_0.17;
T_0.11 ;
    %load/vec4 v0000017a516b03e0_0;
    %pad/u 33;
    %load/vec4 v0000017a516b0020_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000017a516b14c0_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b0020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017a516b03e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017a516b03e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.64, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.65, 8;
T_0.64 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.65, 8;
 ; End of false expr.
    %blend;
T_0.65;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.66, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.67, 8;
T_0.66 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.67, 8;
 ; End of false expr.
    %blend;
T_0.67;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %jmp T_0.17;
T_0.12 ;
    %load/vec4 v0000017a516b03e0_0;
    %load/vec4 v0000017a516b0020_0;
    %or;
    %store/vec4 v0000017a516b14c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.68, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.69, 8;
T_0.68 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.69, 8;
 ; End of false expr.
    %blend;
T_0.69;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %jmp T_0.17;
T_0.13 ;
    %load/vec4 v0000017a516b0020_0;
    %store/vec4 v0000017a516b14c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %jmp T_0.17;
T_0.14 ;
    %load/vec4 v0000017a516b03e0_0;
    %load/vec4 v0000017a516b0020_0;
    %inv;
    %and;
    %store/vec4 v0000017a516b14c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %jmp T_0.17;
T_0.15 ;
    %load/vec4 v0000017a516b0020_0;
    %inv;
    %store/vec4 v0000017a516b14c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.74, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.75, 8;
T_0.74 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.75, 8;
 ; End of false expr.
    %blend;
T_0.75;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %load/vec4 v0000017a516b14c0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a516b08e0_0, 4, 1;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017a515b76d0;
T_1 ;
    %wait E_0000017a5169af10;
    %load/vec4 v0000017a516b0160_0;
    %load/vec4 v0000017a516af6c0_0;
    %add;
    %store/vec4 v0000017a516b0980_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000017a515b7860;
T_2 ;
    %wait E_0000017a5169af50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a516b0200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a516afbc0_0, 0, 1;
    %load/vec4 v0000017a516af8a0_0;
    %load/vec4 v0000017a516b0480_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a516b0200_0, 0, 1;
    %load/vec4 v0000017a516afa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a516afbc0_0, 0, 1;
T_2.2 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000017a515ad8f0;
T_3 ;
    %wait E_0000017a5169b010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a516afe40_0, 0, 1;
    %load/vec4 v0000017a516afda0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.0 ;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a516afe40_0, 0, 1;
T_3.16 ;
    %jmp T_3.15;
T_3.1 ;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a516afe40_0, 0, 1;
T_3.18 ;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a516afe40_0, 0, 1;
T_3.20 ;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a516afe40_0, 0, 1;
T_3.22 ;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a516afe40_0, 0, 1;
T_3.24 ;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a516afe40_0, 0, 1;
T_3.26 ;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a516afe40_0, 0, 1;
T_3.28 ;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a516afe40_0, 0, 1;
T_3.30 ;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.32, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a516afe40_0, 0, 1;
T_3.32 ;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.34, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a516afe40_0, 0, 1;
T_3.34 ;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 0, 2;
    %cmp/e;
    %jmp/0xz  T_3.36, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a516afe40_0, 0, 1;
T_3.36 ;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_3.38, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a516afe40_0, 0, 1;
T_3.38 ;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a516afe40_0, 0, 1;
T_3.40 ;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000017a51718470_0;
    %parti/s 1, 0, 2;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_3.42, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a516afe40_0, 0, 1;
T_3.42 ;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a516afe40_0, 0, 1;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017a515ada80;
T_4 ;
    %wait E_0000017a5169a2d0;
    %load/vec4 v0000017a51719ff0_0;
    %parti/s 3, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0000017a51719ff0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000017a51719190_0, 0, 1;
    %load/vec4 v0000017a51719ff0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000017a517186f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a51719eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a51719af0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017a51719410_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51718510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719050_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0000017a51719ff0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000017a51719190_0, 0, 1;
    %load/vec4 v0000017a51719ff0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000017a517186f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a51719eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719af0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017a51719410_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51718510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719050_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719af0_0, 0, 1;
    %load/vec4 v0000017a51719ff0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000017a51719050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719550_0, 0, 1;
    %load/vec4 v0000017a51719ff0_0;
    %parti/s 2, 21, 6;
    %store/vec4 v0000017a51719410_0, 0, 2;
    %load/vec4 v0000017a51719ff0_0;
    %parti/s 1, 20, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a51719d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a51718510_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a51719eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51718510_0, 0, 1;
T_4.7 ;
    %load/vec4 v0000017a51719ff0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000017a517186f0_0, 0, 4;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017a517186f0_0, 0, 4;
T_4.9 ;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719190_0, 0, 1;
    %load/vec4 v0000017a51719ff0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000017a51719050_0, 0, 1;
    %load/vec4 v0000017a51719ff0_0;
    %parti/s 2, 21, 6;
    %store/vec4 v0000017a51719410_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719550_0, 0, 1;
    %load/vec4 v0000017a51719ff0_0;
    %parti/s 1, 23, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000017a517186f0_0, 0, 4;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017a517186f0_0, 0, 4;
T_4.11 ;
    %load/vec4 v0000017a51719ff0_0;
    %parti/s 1, 20, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a51718510_0, 0, 1;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a51719eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51718510_0, 0, 1;
T_4.13 ;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a51719a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51718510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017a51719410_0, 0, 2;
    %load/vec4 v0000017a51719ff0_0;
    %parti/s 1, 24, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719eb0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000017a517186f0_0, 0, 4;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a51719550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719eb0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000017a517186f0_0, 0, 4;
T_4.15 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %load/vec4 v0000017a51719ff0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719190_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017a517186f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719af0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017a51719410_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51718510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719050_0, 0, 1;
T_4.16 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000017a515adc10;
T_5 ;
    %wait E_0000017a5169a3d0;
    %load/vec4 v0000017a51719f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017a51718a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017a51719730_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017a517192d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017a5171a130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017a51719b90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000017a517190f0_0;
    %assign/vec4 v0000017a51718a10_0, 0;
    %load/vec4 v0000017a51718bf0_0;
    %assign/vec4 v0000017a51719730_0, 0;
    %load/vec4 v0000017a517183d0_0;
    %assign/vec4 v0000017a517192d0_0, 0;
    %load/vec4 v0000017a51718650_0;
    %assign/vec4 v0000017a5171a130_0, 0;
    %load/vec4 v0000017a51718c90_0;
    %assign/vec4 v0000017a51719b90_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017a5159f050;
T_6 ;
    %wait E_0000017a5169b590;
    %load/vec4 v0000017a51719c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017a517199b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a517195f0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000017a51718d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000017a51718f10_0;
    %store/vec4 v0000017a517199b0_0, 0, 4;
    %load/vec4 v0000017a51718f10_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0000017a517195f0_0, 0, 1;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000017a5159f1e0;
T_7 ;
    %wait E_0000017a5169b210;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017a51719e10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017a517185b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017a51718790_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a51719cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a51719870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a517194b0_0, 0, 1;
    %load/vec4 v0000017a51719910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000017a517197d0_0;
    %load/vec4 v0000017a51718830_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0000017a517197d0_0;
    %load/vec4 v0000017a51719230_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a517194b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a51719cd0_0, 0, 1;
T_7.2 ;
T_7.0 ;
    %load/vec4 v0000017a51718970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0000017a51718ab0_0;
    %load/vec4 v0000017a51718830_0;
    %cmp/e;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000017a51719e10_0, 0, 2;
T_7.6 ;
    %load/vec4 v0000017a51718ab0_0;
    %load/vec4 v0000017a51719230_0;
    %cmp/e;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000017a517185b0_0, 0, 2;
T_7.8 ;
    %load/vec4 v0000017a51718330_0;
    %load/vec4 v0000017a51718ab0_0;
    %cmp/e;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000017a51718790_0, 0, 2;
T_7.10 ;
T_7.4 ;
    %load/vec4 v0000017a517188d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0000017a51719690_0;
    %load/vec4 v0000017a51718830_0;
    %cmp/e;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017a51719e10_0, 0, 2;
T_7.14 ;
    %load/vec4 v0000017a51719690_0;
    %load/vec4 v0000017a51719230_0;
    %cmp/e;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017a517185b0_0, 0, 2;
T_7.16 ;
    %load/vec4 v0000017a51718330_0;
    %load/vec4 v0000017a51719690_0;
    %cmp/e;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000017a51718790_0, 0, 2;
T_7.18 ;
T_7.12 ;
    %load/vec4 v0000017a51718dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %load/vec4 v0000017a517197d0_0;
    %load/vec4 v0000017a51718830_0;
    %cmp/e;
    %jmp/0xz  T_7.22, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017a51719e10_0, 0, 2;
T_7.22 ;
    %load/vec4 v0000017a517197d0_0;
    %load/vec4 v0000017a51719230_0;
    %cmp/e;
    %jmp/0xz  T_7.24, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017a517185b0_0, 0, 2;
T_7.24 ;
    %load/vec4 v0000017a51718330_0;
    %load/vec4 v0000017a517197d0_0;
    %cmp/e;
    %jmp/0xz  T_7.26, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000017a51718790_0, 0, 2;
T_7.26 ;
T_7.20 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017a5159f370;
T_8 ;
    %wait E_0000017a5169b710;
    %load/vec4 v0000017a5171a3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017a5171a8e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017a51718e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017a5171b920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017a5171a660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017a5171aac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017a5171c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017a5171b7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017a5171a480_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000017a5171c1e0_0;
    %assign/vec4 v0000017a5171a8e0_0, 0;
    %load/vec4 v0000017a51718b50_0;
    %assign/vec4 v0000017a51718e70_0, 0;
    %load/vec4 v0000017a5171b2e0_0;
    %assign/vec4 v0000017a5171b920_0, 0;
    %load/vec4 v0000017a5171ade0_0;
    %assign/vec4 v0000017a5171a660_0, 0;
    %load/vec4 v0000017a5171b880_0;
    %assign/vec4 v0000017a5171aac0_0, 0;
    %load/vec4 v0000017a5171bd80_0;
    %assign/vec4 v0000017a5171c000_0, 0;
    %load/vec4 v0000017a5171afc0_0;
    %assign/vec4 v0000017a5171b7e0_0, 0;
    %load/vec4 v0000017a5171aa20_0;
    %assign/vec4 v0000017a5171a480_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000017a515c6390;
T_9 ;
    %wait E_0000017a5169c1d0;
    %load/vec4 v0000017a5171b380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017a5171b420_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000017a5171a840_0;
    %assign/vec4 v0000017a5171b420_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000017a515c6520;
T_10 ;
    %wait E_0000017a5169be90;
    %load/vec4 v0000017a5171bec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017a5171bf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017a5171c0a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000017a5171a980_0;
    %assign/vec4 v0000017a5171bf60_0, 0;
    %load/vec4 v0000017a5171ac00_0;
    %assign/vec4 v0000017a5171c0a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000017a515c66b0;
T_11 ;
    %wait E_0000017a5169afd0;
    %load/vec4 v0000017a5171be20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0000017a5171a340_0;
    %store/vec4 v0000017a5171b1a0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000017a5171bc40_0;
    %store/vec4 v0000017a5171b1a0_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000017a515a8b80;
T_12 ;
    %wait E_0000017a5169ba10;
    %load/vec4 v0000017a5171b4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0000017a5171a520_0;
    %store/vec4 v0000017a5171b060_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0000017a5171aca0_0;
    %store/vec4 v0000017a5171b060_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0000017a5171a5c0_0;
    %store/vec4 v0000017a5171b060_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0000017a5171a700_0;
    %store/vec4 v0000017a5171b060_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000017a515a8d10;
T_13 ;
    %wait E_0000017a5169a790;
    %load/vec4 v0000017a516bbbc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0000017a5171b740_0;
    %store/vec4 v0000017a5171ad40_0, 0, 1;
    %load/vec4 v0000017a5171b560_0;
    %store/vec4 v0000017a5171a7a0_0, 0, 4;
    %load/vec4 v0000017a5171da70_0;
    %store/vec4 v0000017a5171dbb0_0, 0, 2;
    %load/vec4 v0000017a5171ae80_0;
    %store/vec4 v0000017a5171ba60_0, 0, 1;
    %load/vec4 v0000017a5171bba0_0;
    %store/vec4 v0000017a5171bce0_0, 0, 1;
    %load/vec4 v0000017a5171b100_0;
    %store/vec4 v0000017a5171b240_0, 0, 1;
    %load/vec4 v0000017a5171b6a0_0;
    %store/vec4 v0000017a5171af20_0, 0, 1;
    %load/vec4 v0000017a5171b9c0_0;
    %store/vec4 v0000017a5171b600_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a5171ad40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017a5171a7a0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017a5171dbb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a5171ba60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a5171bce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a5171b240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a5171af20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017a5171b600_0, 0, 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000017a515a8ea0;
T_14 ;
    %wait E_0000017a5169ba90;
    %load/vec4 v0000017a5171d570_0;
    %load/vec4 v0000017a5171d9d0_0;
    %or;
    %store/vec4 v0000017a5171e010_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000017a515a19c0;
T_15 ;
    %wait E_0000017a5169b5d0;
    %load/vec4 v0000017a5171d890_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000017a5171cd50_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000017a516c5d90;
T_16 ;
    %wait E_0000017a5169bf90;
    %load/vec4 v0000017a5171c990_0;
    %muli 4, 0, 32;
    %store/vec4 v0000017a5171c3f0_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000017a516c52a0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017a5171c8f0_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0000017a516c52a0;
T_18 ;
    %wait E_0000017a5169b810;
    %load/vec4 v0000017a5171c490_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0000017a5171c710_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %store/vec4 v0000017a5171cad0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0000017a5171c8f0_0;
    %load/vec4 v0000017a5171c710_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %cmp/u;
    %jmp/0xz T_18.3, 5;
    %load/vec4 v0000017a5171cad0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000017a5171d930_0, 0, 1;
    %load/vec4 v0000017a5171cad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000017a5171cad0_0, 0, 32;
    %load/vec4 v0000017a5171d930_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a5171cad0_0, 4, 1;
    %load/vec4 v0000017a5171c8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017a5171c8f0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017a5171c8f0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000017a5171c490_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v0000017a5171c710_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %jmp T_18.10;
T_18.6 ;
    %load/vec4 v0000017a5171c670_0;
    %pad/u 33;
    %load/vec4 v0000017a5171c710_0;
    %parti/s 5, 7, 4;
    %ix/vec4 4;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v0000017a5171cad0_0, 0, 32;
    %store/vec4 v0000017a5171d930_0, 0, 1;
    %jmp T_18.10;
T_18.7 ;
    %load/vec4 v0000017a5171c670_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000017a5171d930_0, 0, 1;
    %load/vec4 v0000017a5171c670_0;
    %load/vec4 v0000017a5171c710_0;
    %parti/s 5, 7, 4;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000017a5171cad0_0, 0, 32;
    %jmp T_18.10;
T_18.8 ;
    %load/vec4 v0000017a5171c670_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000017a5171d930_0, 0, 1;
    %load/vec4 v0000017a5171c670_0;
    %load/vec4 v0000017a5171c710_0;
    %parti/s 5, 7, 4;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000017a5171cad0_0, 0, 32;
T_18.11 ;
    %load/vec4 v0000017a5171c8f0_0;
    %load/vec4 v0000017a5171c710_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_18.12, 5;
    %load/vec4 v0000017a5171d930_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0000017a5171c8f0_0;
    %sub;
    %ix/vec4/s 4;
    %store/vec4 v0000017a5171cad0_0, 4, 1;
    %load/vec4 v0000017a5171c8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017a5171c8f0_0, 0, 32;
    %jmp T_18.11;
T_18.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017a5171c8f0_0, 0, 32;
    %jmp T_18.10;
T_18.9 ;
    %load/vec4 v0000017a5171c670_0;
    %store/vec4 v0000017a5171cad0_0, 0, 32;
T_18.13 ;
    %load/vec4 v0000017a5171c8f0_0;
    %load/vec4 v0000017a5171c710_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_18.14, 5;
    %load/vec4 v0000017a5171cad0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000017a5171d930_0, 0, 1;
    %load/vec4 v0000017a5171cad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000017a5171cad0_0, 0, 32;
    %load/vec4 v0000017a5171d930_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017a5171cad0_0, 4, 1;
    %load/vec4 v0000017a5171c8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017a5171c8f0_0, 0, 32;
    %jmp T_18.13;
T_18.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017a5171c8f0_0, 0, 32;
    %jmp T_18.10;
T_18.10 ;
    %pop/vec4 1;
T_18.4 ;
    %load/vec4 v0000017a5171c490_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_18.15, 4;
    %load/vec4 v0000017a5171c710_0;
    %pad/u 32;
    %store/vec4 v0000017a5171cad0_0, 0, 32;
T_18.15 ;
    %load/vec4 v0000017a5171c490_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_18.17, 4;
    %load/vec4 v0000017a5171c670_0;
    %store/vec4 v0000017a5171cad0_0, 0, 32;
T_18.17 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000017a516c58e0;
T_19 ;
    %wait E_0000017a5169bcd0;
    %load/vec4 v0000017a5171cf30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %jmp T_19.3;
T_19.0 ;
    %load/vec4 v0000017a5171ca30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0000017a5171d2f0_0;
    %pad/u 8;
    %ix/getv 4, v0000017a5171cdf0_0;
    %store/vec4a v0000017a5171c850, 4, 0;
    %jmp T_19.5;
T_19.4 ;
    %ix/getv 4, v0000017a5171cdf0_0;
    %load/vec4a v0000017a5171c850, 4;
    %pad/u 32;
    %store/vec4 v0000017a5171ce90_0, 0, 32;
T_19.5 ;
    %jmp T_19.3;
T_19.1 ;
    %load/vec4 v0000017a5171ca30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0000017a5171d2f0_0;
    %parti/s 8, 8, 5;
    %ix/getv 4, v0000017a5171cdf0_0;
    %store/vec4a v0000017a5171c850, 4, 0;
    %load/vec4 v0000017a5171d2f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000017a5171cdf0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000017a5171c850, 4, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0000017a5171cdf0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000017a5171c850, 4;
    %load/vec4 v0000017a5171cdf0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000017a5171c850, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000017a5171ce90_0, 0, 32;
T_19.7 ;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000017a5171ca30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v0000017a5171d2f0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000017a5171cdf0_0;
    %store/vec4a v0000017a5171c850, 4, 0;
    %load/vec4 v0000017a5171d2f0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000017a5171cdf0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000017a5171c850, 4, 0;
    %load/vec4 v0000017a5171d2f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000017a5171cdf0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000017a5171c850, 4, 0;
    %load/vec4 v0000017a5171d2f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000017a5171cdf0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000017a5171c850, 4, 0;
    %jmp T_19.9;
T_19.8 ;
    %ix/getv 4, v0000017a5171cdf0_0;
    %load/vec4a v0000017a5171c850, 4;
    %load/vec4 v0000017a5171cdf0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000017a5171c850, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017a5171cdf0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000017a5171c850, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017a5171cdf0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000017a5171c850, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017a5171ce90_0, 0, 32;
T_19.9 ;
    %jmp T_19.3;
T_19.3 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000017a517234c0;
T_20 ;
    %wait E_0000017a5169c050;
    %load/vec4 v0000017a51721a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000017a51721dc0_0, 0, 16;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 1, 0, 16;
    %ix/getv 4, v0000017a51721960_0;
    %shiftl 4;
    %store/vec4 v0000017a51721dc0_0, 0, 16;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000017a517231a0;
T_21 ;
    %wait E_0000017a5169be50;
    %load/vec4 v0000017a51720f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000017a51721780_0;
    %store/vec4 v0000017a51720920_0, 0, 32;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000017a51723e20;
T_22 ;
    %wait E_0000017a5169be50;
    %load/vec4 v0000017a51720740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000017a517220e0_0;
    %store/vec4 v0000017a51720d80_0, 0, 32;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000017a51722520;
T_23 ;
    %wait E_0000017a5169be50;
    %load/vec4 v0000017a517248a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000017a51724440_0;
    %store/vec4 v0000017a51724e40_0, 0, 32;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000017a51723650;
T_24 ;
    %wait E_0000017a5169be50;
    %load/vec4 v0000017a517257a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000017a51725340_0;
    %store/vec4 v0000017a51726060_0, 0, 32;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000017a517237e0;
T_25 ;
    %wait E_0000017a5169be50;
    %load/vec4 v0000017a51724a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000017a51725de0_0;
    %store/vec4 v0000017a51725ca0_0, 0, 32;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000017a51723970;
T_26 ;
    %wait E_0000017a5169be50;
    %load/vec4 v0000017a51725a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000017a517255c0_0;
    %store/vec4 v0000017a51725e80_0, 0, 32;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000017a517226b0;
T_27 ;
    %wait E_0000017a5169be50;
    %load/vec4 v0000017a51724620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000017a51724940_0;
    %store/vec4 v0000017a51725fc0_0, 0, 32;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000017a51722840;
T_28 ;
    %wait E_0000017a5169be50;
    %load/vec4 v0000017a51724760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000017a51724c60_0;
    %store/vec4 v0000017a517250c0_0, 0, 32;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000017a517229d0;
T_29 ;
    %wait E_0000017a5169be50;
    %load/vec4 v0000017a51725b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000017a517253e0_0;
    %store/vec4 v0000017a51724d00_0, 0, 32;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000017a51722b60;
T_30 ;
    %wait E_0000017a5169be50;
    %load/vec4 v0000017a51725160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000017a51724800_0;
    %store/vec4 v0000017a51724f80_0, 0, 32;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000017a51723fb0;
T_31 ;
    %wait E_0000017a5169be50;
    %load/vec4 v0000017a51721b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000017a51721000_0;
    %store/vec4 v0000017a51720a60_0, 0, 32;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000017a51724140;
T_32 ;
    %wait E_0000017a5169be50;
    %load/vec4 v0000017a51721280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000017a51720880_0;
    %store/vec4 v0000017a51720b00_0, 0, 32;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000017a51722cf0;
T_33 ;
    %wait E_0000017a5169be50;
    %load/vec4 v0000017a5171d1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0000017a51721460_0;
    %store/vec4 v0000017a51725980_0, 0, 32;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000017a51722390;
T_34 ;
    %wait E_0000017a5169be50;
    %load/vec4 v0000017a51725f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0000017a51726240_0;
    %store/vec4 v0000017a517246c0_0, 0, 32;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000017a51723b00;
T_35 ;
    %wait E_0000017a5169be50;
    %load/vec4 v0000017a51726100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0000017a51725660_0;
    %store/vec4 v0000017a517252a0_0, 0, 32;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000017a51723330;
T_36 ;
    %wait E_0000017a5169be50;
    %load/vec4 v0000017a51724b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0000017a51725ac0_0;
    %store/vec4 v0000017a517243a0_0, 0, 32;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000017a516c5a70;
T_37 ;
    %wait E_0000017a5169b610;
    %load/vec4 v0000017a51725200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0000017a51726450_0;
    %store/vec4 v0000017a51728110_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017a51726630_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000017a51725480_0;
    %store/vec4 v0000017a51728110_0, 0, 32;
    %load/vec4 v0000017a517268b0_0;
    %parti/s 1, 14, 5;
    %store/vec4 v0000017a51726630_0, 0, 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000017a516c5f20;
T_38 ;
    %wait E_0000017a5169b250;
    %load/vec4 v0000017a5171d110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_38.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_38.15, 6;
    %jmp T_38.16;
T_38.0 ;
    %load/vec4 v0000017a5171ded0_0;
    %store/vec4 v0000017a5171e150_0, 0, 32;
    %jmp T_38.16;
T_38.1 ;
    %load/vec4 v0000017a5171cb70_0;
    %store/vec4 v0000017a5171e150_0, 0, 32;
    %jmp T_38.16;
T_38.2 ;
    %load/vec4 v0000017a5171cc10_0;
    %store/vec4 v0000017a5171e150_0, 0, 32;
    %jmp T_38.16;
T_38.3 ;
    %load/vec4 v0000017a5171dcf0_0;
    %store/vec4 v0000017a5171e150_0, 0, 32;
    %jmp T_38.16;
T_38.4 ;
    %load/vec4 v0000017a5171e1f0_0;
    %store/vec4 v0000017a5171e150_0, 0, 32;
    %jmp T_38.16;
T_38.5 ;
    %load/vec4 v0000017a5171dc50_0;
    %store/vec4 v0000017a5171e150_0, 0, 32;
    %jmp T_38.16;
T_38.6 ;
    %load/vec4 v0000017a5171ccb0_0;
    %store/vec4 v0000017a5171e150_0, 0, 32;
    %jmp T_38.16;
T_38.7 ;
    %load/vec4 v0000017a5171dd90_0;
    %store/vec4 v0000017a5171e150_0, 0, 32;
    %jmp T_38.16;
T_38.8 ;
    %load/vec4 v0000017a5171c530_0;
    %store/vec4 v0000017a5171e150_0, 0, 32;
    %jmp T_38.16;
T_38.9 ;
    %load/vec4 v0000017a5171c350_0;
    %store/vec4 v0000017a5171e150_0, 0, 32;
    %jmp T_38.16;
T_38.10 ;
    %load/vec4 v0000017a5171de30_0;
    %store/vec4 v0000017a5171e150_0, 0, 32;
    %jmp T_38.16;
T_38.11 ;
    %load/vec4 v0000017a5171df70_0;
    %store/vec4 v0000017a5171e150_0, 0, 32;
    %jmp T_38.16;
T_38.12 ;
    %load/vec4 v0000017a5171cfd0_0;
    %store/vec4 v0000017a5171e150_0, 0, 32;
    %jmp T_38.16;
T_38.13 ;
    %load/vec4 v0000017a5171e0b0_0;
    %store/vec4 v0000017a5171e150_0, 0, 32;
    %jmp T_38.16;
T_38.14 ;
    %load/vec4 v0000017a5171d070_0;
    %store/vec4 v0000017a5171e150_0, 0, 32;
    %jmp T_38.16;
T_38.15 ;
    %load/vec4 v0000017a5171d390_0;
    %store/vec4 v0000017a5171e150_0, 0, 32;
    %jmp T_38.16;
T_38.16 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000017a516c55c0;
T_39 ;
    %wait E_0000017a5169be10;
    %load/vec4 v0000017a51721320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_39.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_39.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_39.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_39.15, 6;
    %jmp T_39.16;
T_39.0 ;
    %load/vec4 v0000017a5171d750_0;
    %store/vec4 v0000017a517218c0_0, 0, 32;
    %jmp T_39.16;
T_39.1 ;
    %load/vec4 v0000017a5171d250_0;
    %store/vec4 v0000017a517218c0_0, 0, 32;
    %jmp T_39.16;
T_39.2 ;
    %load/vec4 v0000017a5171c7b0_0;
    %store/vec4 v0000017a517218c0_0, 0, 32;
    %jmp T_39.16;
T_39.3 ;
    %load/vec4 v0000017a5171d430_0;
    %store/vec4 v0000017a517218c0_0, 0, 32;
    %jmp T_39.16;
T_39.4 ;
    %load/vec4 v0000017a5171d4d0_0;
    %store/vec4 v0000017a517218c0_0, 0, 32;
    %jmp T_39.16;
T_39.5 ;
    %load/vec4 v0000017a5171d610_0;
    %store/vec4 v0000017a517218c0_0, 0, 32;
    %jmp T_39.16;
T_39.6 ;
    %load/vec4 v0000017a5171d6b0_0;
    %store/vec4 v0000017a517218c0_0, 0, 32;
    %jmp T_39.16;
T_39.7 ;
    %load/vec4 v0000017a5171d7f0_0;
    %store/vec4 v0000017a517218c0_0, 0, 32;
    %jmp T_39.16;
T_39.8 ;
    %load/vec4 v0000017a51720560_0;
    %store/vec4 v0000017a517218c0_0, 0, 32;
    %jmp T_39.16;
T_39.9 ;
    %load/vec4 v0000017a51722180_0;
    %store/vec4 v0000017a517218c0_0, 0, 32;
    %jmp T_39.16;
T_39.10 ;
    %load/vec4 v0000017a517211e0_0;
    %store/vec4 v0000017a517218c0_0, 0, 32;
    %jmp T_39.16;
T_39.11 ;
    %load/vec4 v0000017a51721aa0_0;
    %store/vec4 v0000017a517218c0_0, 0, 32;
    %jmp T_39.16;
T_39.12 ;
    %load/vec4 v0000017a51720ba0_0;
    %store/vec4 v0000017a517218c0_0, 0, 32;
    %jmp T_39.16;
T_39.13 ;
    %load/vec4 v0000017a517210a0_0;
    %store/vec4 v0000017a517218c0_0, 0, 32;
    %jmp T_39.16;
T_39.14 ;
    %load/vec4 v0000017a517215a0_0;
    %store/vec4 v0000017a517218c0_0, 0, 32;
    %jmp T_39.16;
T_39.15 ;
    %load/vec4 v0000017a51721e60_0;
    %store/vec4 v0000017a517218c0_0, 0, 32;
    %jmp T_39.16;
T_39.16 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000017a516c5750;
T_40 ;
    %wait E_0000017a5169b850;
    %load/vec4 v0000017a51720ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_40.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_40.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_40.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_40.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_40.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_40.15, 6;
    %jmp T_40.16;
T_40.0 ;
    %load/vec4 v0000017a51721fa0_0;
    %store/vec4 v0000017a51721c80_0, 0, 32;
    %jmp T_40.16;
T_40.1 ;
    %load/vec4 v0000017a51720380_0;
    %store/vec4 v0000017a51721c80_0, 0, 32;
    %jmp T_40.16;
T_40.2 ;
    %load/vec4 v0000017a51721820_0;
    %store/vec4 v0000017a51721c80_0, 0, 32;
    %jmp T_40.16;
T_40.3 ;
    %load/vec4 v0000017a517209c0_0;
    %store/vec4 v0000017a51721c80_0, 0, 32;
    %jmp T_40.16;
T_40.4 ;
    %load/vec4 v0000017a51720e20_0;
    %store/vec4 v0000017a51721c80_0, 0, 32;
    %jmp T_40.16;
T_40.5 ;
    %load/vec4 v0000017a51720420_0;
    %store/vec4 v0000017a51721c80_0, 0, 32;
    %jmp T_40.16;
T_40.6 ;
    %load/vec4 v0000017a51721500_0;
    %store/vec4 v0000017a51721c80_0, 0, 32;
    %jmp T_40.16;
T_40.7 ;
    %load/vec4 v0000017a51721be0_0;
    %store/vec4 v0000017a51721c80_0, 0, 32;
    %jmp T_40.16;
T_40.8 ;
    %load/vec4 v0000017a517204c0_0;
    %store/vec4 v0000017a51721c80_0, 0, 32;
    %jmp T_40.16;
T_40.9 ;
    %load/vec4 v0000017a51720600_0;
    %store/vec4 v0000017a51721c80_0, 0, 32;
    %jmp T_40.16;
T_40.10 ;
    %load/vec4 v0000017a51720c40_0;
    %store/vec4 v0000017a51721c80_0, 0, 32;
    %jmp T_40.16;
T_40.11 ;
    %load/vec4 v0000017a517206a0_0;
    %store/vec4 v0000017a51721c80_0, 0, 32;
    %jmp T_40.16;
T_40.12 ;
    %load/vec4 v0000017a51721640_0;
    %store/vec4 v0000017a51721c80_0, 0, 32;
    %jmp T_40.16;
T_40.13 ;
    %load/vec4 v0000017a517216e0_0;
    %store/vec4 v0000017a51721c80_0, 0, 32;
    %jmp T_40.16;
T_40.14 ;
    %load/vec4 v0000017a51722040_0;
    %store/vec4 v0000017a51721c80_0, 0, 32;
    %jmp T_40.16;
T_40.15 ;
    %load/vec4 v0000017a51721f00_0;
    %store/vec4 v0000017a51721c80_0, 0, 32;
    %jmp T_40.16;
T_40.16 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000017a516c60b0;
T_41 ;
    %wait E_0000017a5169c090;
    %load/vec4 v0000017a5172b8f0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.0, 4;
    %ix/getv 4, v0000017a5172b8f0_0;
    %load/vec4a v0000017a5172b990, 4;
    %load/vec4 v0000017a5172b8f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000017a5172b990, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017a5172b8f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000017a5172b990, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017a5172b8f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000017a5172b990, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017a5172bc10_0, 0, 32;
    %jmp T_41.1;
T_41.0 ;
    %ix/getv 4, v0000017a5172b8f0_0;
    %load/vec4a v0000017a5172b990, 4;
    %pad/u 32;
    %store/vec4 v0000017a5172bc10_0, 0, 32;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "./ALU.v";
    "./Support/Adder.v";
    "./ConditionHandler.v";
    "./ConditionTester.v";
    "./ControlUnit.v";
    "./Pipeline_Registers/EXMEM_Register.v";
    "./FlagRegister.v";
    "./HazardUnit.v";
    "./Pipeline_Registers/IDEX_Register.v";
    "./Pipeline_Registers/IFID_Register.v";
    "./Pipeline_Registers/MEMWB_Register.v";
    "./Support/Mux.v";
    "./Support/Mux_4_1.v";
    "./Support/Mux_CU.v";
    "./Support/Or.v";
    "./Support/PC_4_Adder.v";
    "Phase_4.v";
    "./Support/SE_4.v";
    "./Shifter.v";
    "./Memory/ram.v";
    "./RegisterFile.v";
