0.6
2018.2
Jun 14 2018
20:41:02
E:/Vivado/adder_std_logic/adder_std_logic.srcs/sim_1/new/adder4_tp.vhd,1538600688,vhdl,,,,adder4_tp,,,,,,,,
E:/Vivado/adder_std_logic/adder_std_logic.srcs/sources_1/new/adder4.vhd,1537996344,vhdl,,,,adder4,,,,,,,,
