
BOOTLOADER1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ff8  080001c8  080001c8  000011c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e78  080071c0  080071c0  000081c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008038  08008038  0000a00c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008038  08008038  00009038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008040  08008040  0000a00c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008040  08008040  00009040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008044  08008044  00009044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08008048  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d4  2000000c  08008054  0000a00c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e0  08008054  0000a0e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a00c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ea1c  00000000  00000000  0000a03c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bf8  00000000  00000000  00018a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be8  00000000  00000000  0001b650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008f4  00000000  00000000  0001c238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026042  00000000  00000000  0001cb2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001160f  00000000  00000000  00042b6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6ea5  00000000  00000000  0005417d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013b022  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e78  00000000  00000000  0013b068  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  0013dee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080071a8 	.word	0x080071a8

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000010 	.word	0x20000010
 8000204:	080071a8 	.word	0x080071a8

08000208 <__aeabi_uldivmod>:
 8000208:	b953      	cbnz	r3, 8000220 <__aeabi_uldivmod+0x18>
 800020a:	b94a      	cbnz	r2, 8000220 <__aeabi_uldivmod+0x18>
 800020c:	2900      	cmp	r1, #0
 800020e:	bf08      	it	eq
 8000210:	2800      	cmpeq	r0, #0
 8000212:	bf1c      	itt	ne
 8000214:	f04f 31ff 	movne.w	r1, #4294967295
 8000218:	f04f 30ff 	movne.w	r0, #4294967295
 800021c:	f000 b988 	b.w	8000530 <__aeabi_idiv0>
 8000220:	f1ad 0c08 	sub.w	ip, sp, #8
 8000224:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000228:	f000 f806 	bl	8000238 <__udivmoddi4>
 800022c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000234:	b004      	add	sp, #16
 8000236:	4770      	bx	lr

08000238 <__udivmoddi4>:
 8000238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800023c:	9d08      	ldr	r5, [sp, #32]
 800023e:	468e      	mov	lr, r1
 8000240:	4604      	mov	r4, r0
 8000242:	4688      	mov	r8, r1
 8000244:	2b00      	cmp	r3, #0
 8000246:	d14a      	bne.n	80002de <__udivmoddi4+0xa6>
 8000248:	428a      	cmp	r2, r1
 800024a:	4617      	mov	r7, r2
 800024c:	d962      	bls.n	8000314 <__udivmoddi4+0xdc>
 800024e:	fab2 f682 	clz	r6, r2
 8000252:	b14e      	cbz	r6, 8000268 <__udivmoddi4+0x30>
 8000254:	f1c6 0320 	rsb	r3, r6, #32
 8000258:	fa01 f806 	lsl.w	r8, r1, r6
 800025c:	fa20 f303 	lsr.w	r3, r0, r3
 8000260:	40b7      	lsls	r7, r6
 8000262:	ea43 0808 	orr.w	r8, r3, r8
 8000266:	40b4      	lsls	r4, r6
 8000268:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800026c:	fa1f fc87 	uxth.w	ip, r7
 8000270:	fbb8 f1fe 	udiv	r1, r8, lr
 8000274:	0c23      	lsrs	r3, r4, #16
 8000276:	fb0e 8811 	mls	r8, lr, r1, r8
 800027a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027e:	fb01 f20c 	mul.w	r2, r1, ip
 8000282:	429a      	cmp	r2, r3
 8000284:	d909      	bls.n	800029a <__udivmoddi4+0x62>
 8000286:	18fb      	adds	r3, r7, r3
 8000288:	f101 30ff 	add.w	r0, r1, #4294967295
 800028c:	f080 80ea 	bcs.w	8000464 <__udivmoddi4+0x22c>
 8000290:	429a      	cmp	r2, r3
 8000292:	f240 80e7 	bls.w	8000464 <__udivmoddi4+0x22c>
 8000296:	3902      	subs	r1, #2
 8000298:	443b      	add	r3, r7
 800029a:	1a9a      	subs	r2, r3, r2
 800029c:	b2a3      	uxth	r3, r4
 800029e:	fbb2 f0fe 	udiv	r0, r2, lr
 80002a2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002aa:	fb00 fc0c 	mul.w	ip, r0, ip
 80002ae:	459c      	cmp	ip, r3
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0x8e>
 80002b2:	18fb      	adds	r3, r7, r3
 80002b4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b8:	f080 80d6 	bcs.w	8000468 <__udivmoddi4+0x230>
 80002bc:	459c      	cmp	ip, r3
 80002be:	f240 80d3 	bls.w	8000468 <__udivmoddi4+0x230>
 80002c2:	443b      	add	r3, r7
 80002c4:	3802      	subs	r0, #2
 80002c6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ca:	eba3 030c 	sub.w	r3, r3, ip
 80002ce:	2100      	movs	r1, #0
 80002d0:	b11d      	cbz	r5, 80002da <__udivmoddi4+0xa2>
 80002d2:	40f3      	lsrs	r3, r6
 80002d4:	2200      	movs	r2, #0
 80002d6:	e9c5 3200 	strd	r3, r2, [r5]
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d905      	bls.n	80002ee <__udivmoddi4+0xb6>
 80002e2:	b10d      	cbz	r5, 80002e8 <__udivmoddi4+0xb0>
 80002e4:	e9c5 0100 	strd	r0, r1, [r5]
 80002e8:	2100      	movs	r1, #0
 80002ea:	4608      	mov	r0, r1
 80002ec:	e7f5      	b.n	80002da <__udivmoddi4+0xa2>
 80002ee:	fab3 f183 	clz	r1, r3
 80002f2:	2900      	cmp	r1, #0
 80002f4:	d146      	bne.n	8000384 <__udivmoddi4+0x14c>
 80002f6:	4573      	cmp	r3, lr
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xc8>
 80002fa:	4282      	cmp	r2, r0
 80002fc:	f200 8105 	bhi.w	800050a <__udivmoddi4+0x2d2>
 8000300:	1a84      	subs	r4, r0, r2
 8000302:	eb6e 0203 	sbc.w	r2, lr, r3
 8000306:	2001      	movs	r0, #1
 8000308:	4690      	mov	r8, r2
 800030a:	2d00      	cmp	r5, #0
 800030c:	d0e5      	beq.n	80002da <__udivmoddi4+0xa2>
 800030e:	e9c5 4800 	strd	r4, r8, [r5]
 8000312:	e7e2      	b.n	80002da <__udivmoddi4+0xa2>
 8000314:	2a00      	cmp	r2, #0
 8000316:	f000 8090 	beq.w	800043a <__udivmoddi4+0x202>
 800031a:	fab2 f682 	clz	r6, r2
 800031e:	2e00      	cmp	r6, #0
 8000320:	f040 80a4 	bne.w	800046c <__udivmoddi4+0x234>
 8000324:	1a8a      	subs	r2, r1, r2
 8000326:	0c03      	lsrs	r3, r0, #16
 8000328:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800032c:	b280      	uxth	r0, r0
 800032e:	b2bc      	uxth	r4, r7
 8000330:	2101      	movs	r1, #1
 8000332:	fbb2 fcfe 	udiv	ip, r2, lr
 8000336:	fb0e 221c 	mls	r2, lr, ip, r2
 800033a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033e:	fb04 f20c 	mul.w	r2, r4, ip
 8000342:	429a      	cmp	r2, r3
 8000344:	d907      	bls.n	8000356 <__udivmoddi4+0x11e>
 8000346:	18fb      	adds	r3, r7, r3
 8000348:	f10c 38ff 	add.w	r8, ip, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x11c>
 800034e:	429a      	cmp	r2, r3
 8000350:	f200 80e0 	bhi.w	8000514 <__udivmoddi4+0x2dc>
 8000354:	46c4      	mov	ip, r8
 8000356:	1a9b      	subs	r3, r3, r2
 8000358:	fbb3 f2fe 	udiv	r2, r3, lr
 800035c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000360:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000364:	fb02 f404 	mul.w	r4, r2, r4
 8000368:	429c      	cmp	r4, r3
 800036a:	d907      	bls.n	800037c <__udivmoddi4+0x144>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x142>
 8000374:	429c      	cmp	r4, r3
 8000376:	f200 80ca 	bhi.w	800050e <__udivmoddi4+0x2d6>
 800037a:	4602      	mov	r2, r0
 800037c:	1b1b      	subs	r3, r3, r4
 800037e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0x98>
 8000384:	f1c1 0620 	rsb	r6, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 f706 	lsr.w	r7, r2, r6
 800038e:	431f      	orrs	r7, r3
 8000390:	fa0e f401 	lsl.w	r4, lr, r1
 8000394:	fa20 f306 	lsr.w	r3, r0, r6
 8000398:	fa2e fe06 	lsr.w	lr, lr, r6
 800039c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a0:	4323      	orrs	r3, r4
 80003a2:	fa00 f801 	lsl.w	r8, r0, r1
 80003a6:	fa1f fc87 	uxth.w	ip, r7
 80003aa:	fbbe f0f9 	udiv	r0, lr, r9
 80003ae:	0c1c      	lsrs	r4, r3, #16
 80003b0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003bc:	45a6      	cmp	lr, r4
 80003be:	fa02 f201 	lsl.w	r2, r2, r1
 80003c2:	d909      	bls.n	80003d8 <__udivmoddi4+0x1a0>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ca:	f080 809c 	bcs.w	8000506 <__udivmoddi4+0x2ce>
 80003ce:	45a6      	cmp	lr, r4
 80003d0:	f240 8099 	bls.w	8000506 <__udivmoddi4+0x2ce>
 80003d4:	3802      	subs	r0, #2
 80003d6:	443c      	add	r4, r7
 80003d8:	eba4 040e 	sub.w	r4, r4, lr
 80003dc:	fa1f fe83 	uxth.w	lr, r3
 80003e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e4:	fb09 4413 	mls	r4, r9, r3, r4
 80003e8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ec:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f0:	45a4      	cmp	ip, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x1ce>
 80003f4:	193c      	adds	r4, r7, r4
 80003f6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003fa:	f080 8082 	bcs.w	8000502 <__udivmoddi4+0x2ca>
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d97f      	bls.n	8000502 <__udivmoddi4+0x2ca>
 8000402:	3b02      	subs	r3, #2
 8000404:	443c      	add	r4, r7
 8000406:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800040a:	eba4 040c 	sub.w	r4, r4, ip
 800040e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000412:	4564      	cmp	r4, ip
 8000414:	4673      	mov	r3, lr
 8000416:	46e1      	mov	r9, ip
 8000418:	d362      	bcc.n	80004e0 <__udivmoddi4+0x2a8>
 800041a:	d05f      	beq.n	80004dc <__udivmoddi4+0x2a4>
 800041c:	b15d      	cbz	r5, 8000436 <__udivmoddi4+0x1fe>
 800041e:	ebb8 0203 	subs.w	r2, r8, r3
 8000422:	eb64 0409 	sbc.w	r4, r4, r9
 8000426:	fa04 f606 	lsl.w	r6, r4, r6
 800042a:	fa22 f301 	lsr.w	r3, r2, r1
 800042e:	431e      	orrs	r6, r3
 8000430:	40cc      	lsrs	r4, r1
 8000432:	e9c5 6400 	strd	r6, r4, [r5]
 8000436:	2100      	movs	r1, #0
 8000438:	e74f      	b.n	80002da <__udivmoddi4+0xa2>
 800043a:	fbb1 fcf2 	udiv	ip, r1, r2
 800043e:	0c01      	lsrs	r1, r0, #16
 8000440:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000444:	b280      	uxth	r0, r0
 8000446:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800044a:	463b      	mov	r3, r7
 800044c:	4638      	mov	r0, r7
 800044e:	463c      	mov	r4, r7
 8000450:	46b8      	mov	r8, r7
 8000452:	46be      	mov	lr, r7
 8000454:	2620      	movs	r6, #32
 8000456:	fbb1 f1f7 	udiv	r1, r1, r7
 800045a:	eba2 0208 	sub.w	r2, r2, r8
 800045e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000462:	e766      	b.n	8000332 <__udivmoddi4+0xfa>
 8000464:	4601      	mov	r1, r0
 8000466:	e718      	b.n	800029a <__udivmoddi4+0x62>
 8000468:	4610      	mov	r0, r2
 800046a:	e72c      	b.n	80002c6 <__udivmoddi4+0x8e>
 800046c:	f1c6 0220 	rsb	r2, r6, #32
 8000470:	fa2e f302 	lsr.w	r3, lr, r2
 8000474:	40b7      	lsls	r7, r6
 8000476:	40b1      	lsls	r1, r6
 8000478:	fa20 f202 	lsr.w	r2, r0, r2
 800047c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000480:	430a      	orrs	r2, r1
 8000482:	fbb3 f8fe 	udiv	r8, r3, lr
 8000486:	b2bc      	uxth	r4, r7
 8000488:	fb0e 3318 	mls	r3, lr, r8, r3
 800048c:	0c11      	lsrs	r1, r2, #16
 800048e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000492:	fb08 f904 	mul.w	r9, r8, r4
 8000496:	40b0      	lsls	r0, r6
 8000498:	4589      	cmp	r9, r1
 800049a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049e:	b280      	uxth	r0, r0
 80004a0:	d93e      	bls.n	8000520 <__udivmoddi4+0x2e8>
 80004a2:	1879      	adds	r1, r7, r1
 80004a4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a8:	d201      	bcs.n	80004ae <__udivmoddi4+0x276>
 80004aa:	4589      	cmp	r9, r1
 80004ac:	d81f      	bhi.n	80004ee <__udivmoddi4+0x2b6>
 80004ae:	eba1 0109 	sub.w	r1, r1, r9
 80004b2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b6:	fb09 f804 	mul.w	r8, r9, r4
 80004ba:	fb0e 1119 	mls	r1, lr, r9, r1
 80004be:	b292      	uxth	r2, r2
 80004c0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d229      	bcs.n	800051c <__udivmoddi4+0x2e4>
 80004c8:	18ba      	adds	r2, r7, r2
 80004ca:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ce:	d2c4      	bcs.n	800045a <__udivmoddi4+0x222>
 80004d0:	4542      	cmp	r2, r8
 80004d2:	d2c2      	bcs.n	800045a <__udivmoddi4+0x222>
 80004d4:	f1a9 0102 	sub.w	r1, r9, #2
 80004d8:	443a      	add	r2, r7
 80004da:	e7be      	b.n	800045a <__udivmoddi4+0x222>
 80004dc:	45f0      	cmp	r8, lr
 80004de:	d29d      	bcs.n	800041c <__udivmoddi4+0x1e4>
 80004e0:	ebbe 0302 	subs.w	r3, lr, r2
 80004e4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e8:	3801      	subs	r0, #1
 80004ea:	46e1      	mov	r9, ip
 80004ec:	e796      	b.n	800041c <__udivmoddi4+0x1e4>
 80004ee:	eba7 0909 	sub.w	r9, r7, r9
 80004f2:	4449      	add	r1, r9
 80004f4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fc:	fb09 f804 	mul.w	r8, r9, r4
 8000500:	e7db      	b.n	80004ba <__udivmoddi4+0x282>
 8000502:	4673      	mov	r3, lr
 8000504:	e77f      	b.n	8000406 <__udivmoddi4+0x1ce>
 8000506:	4650      	mov	r0, sl
 8000508:	e766      	b.n	80003d8 <__udivmoddi4+0x1a0>
 800050a:	4608      	mov	r0, r1
 800050c:	e6fd      	b.n	800030a <__udivmoddi4+0xd2>
 800050e:	443b      	add	r3, r7
 8000510:	3a02      	subs	r2, #2
 8000512:	e733      	b.n	800037c <__udivmoddi4+0x144>
 8000514:	f1ac 0c02 	sub.w	ip, ip, #2
 8000518:	443b      	add	r3, r7
 800051a:	e71c      	b.n	8000356 <__udivmoddi4+0x11e>
 800051c:	4649      	mov	r1, r9
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x222>
 8000520:	eba1 0109 	sub.w	r1, r1, r9
 8000524:	46c4      	mov	ip, r8
 8000526:	fbb1 f9fe 	udiv	r9, r1, lr
 800052a:	fb09 f804 	mul.w	r8, r9, r4
 800052e:	e7c4      	b.n	80004ba <__udivmoddi4+0x282>

08000530 <__aeabi_idiv0>:
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop

08000534 <BL_ReadConfig>:
 * @brief  Reads the Bootloader Configuration from Flash.
 * @note   If the Magic Number is invalid, initializes the config with defaults.
 * @param  cfg Pointer to the BootConfig_t structure to populate.
 * @retval 0 if config was valid, 1 if defaults were loaded.
 */
uint8_t BL_ReadConfig(BootConfig_t *cfg) {
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
    memcpy(cfg, (void *)CONFIG_SECTOR_ADDR, sizeof(BootConfig_t));
 800053c:	220c      	movs	r2, #12
 800053e:	490c      	ldr	r1, [pc, #48]	@ (8000570 <BL_ReadConfig+0x3c>)
 8000540:	6878      	ldr	r0, [r7, #4]
 8000542:	f006 fe23 	bl	800718c <memcpy>
    if (cfg->magic_number != 0xDEADBEEF) {
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	4a0a      	ldr	r2, [pc, #40]	@ (8000574 <BL_ReadConfig+0x40>)
 800054c:	4293      	cmp	r3, r2
 800054e:	d00a      	beq.n	8000566 <BL_ReadConfig+0x32>
        // Set Defaults
        cfg->magic_number = 0xDEADBEEF;
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	4a08      	ldr	r2, [pc, #32]	@ (8000574 <BL_ReadConfig+0x40>)
 8000554:	601a      	str	r2, [r3, #0]
        cfg->system_status = STATE_NORMAL;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	2204      	movs	r2, #4
 800055a:	605a      	str	r2, [r3, #4]
        cfg->current_version = 0;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	2200      	movs	r2, #0
 8000560:	609a      	str	r2, [r3, #8]
        return 1; // Config was empty/invalid
 8000562:	2301      	movs	r3, #1
 8000564:	e000      	b.n	8000568 <BL_ReadConfig+0x34>
    }
    return 0; // Config valid
 8000566:	2300      	movs	r3, #0
}
 8000568:	4618      	mov	r0, r3
 800056a:	3708      	adds	r7, #8
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	08010000 	.word	0x08010000
 8000574:	deadbeef 	.word	0xdeadbeef

08000578 <BL_WriteConfig>:
 * @brief  Writes the Bootloader Configuration to Flash.
 * @note   Erases the Config Sector (Sector 2) before writing.
 * @param  cfg Pointer to the BootConfig_t structure to write.
 * @retval 1 on success, 0 on failure.
 */
uint8_t BL_WriteConfig(BootConfig_t *cfg) {
 8000578:	b5b0      	push	{r4, r5, r7, lr}
 800057a:	b08a      	sub	sp, #40	@ 0x28
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
    uint32_t SectorError;
    HAL_FLASH_Unlock();
 8000580:	f001 fc6c 	bl	8001e5c <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef erase_init = {0};
 8000584:	f107 0308 	add.w	r3, r7, #8
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]
    erase_init.TypeErase    = FLASH_TYPEERASE_SECTORS;
 8000592:	2300      	movs	r3, #0
 8000594:	60bb      	str	r3, [r7, #8]
    erase_init.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000596:	2302      	movs	r3, #2
 8000598:	617b      	str	r3, [r7, #20]
    erase_init.Sector       = CONFIG_SECTOR_NUM;
 800059a:	2302      	movs	r3, #2
 800059c:	60fb      	str	r3, [r7, #12]
    erase_init.NbSectors    = 1;
 800059e:	2301      	movs	r3, #1
 80005a0:	613b      	str	r3, [r7, #16]

    if (HAL_FLASHEx_Erase(&erase_init, &SectorError) != HAL_OK) {
 80005a2:	f107 0218 	add.w	r2, r7, #24
 80005a6:	f107 0308 	add.w	r3, r7, #8
 80005aa:	4611      	mov	r1, r2
 80005ac:	4618      	mov	r0, r3
 80005ae:	f001 fdc3 	bl	8002138 <HAL_FLASHEx_Erase>
 80005b2:	4603      	mov	r3, r0
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d003      	beq.n	80005c0 <BL_WriteConfig+0x48>
        HAL_FLASH_Lock(); return 0;
 80005b8:	f001 fc72 	bl	8001ea0 <HAL_FLASH_Lock>
 80005bc:	2300      	movs	r3, #0
 80005be:	e029      	b.n	8000614 <BL_WriteConfig+0x9c>
    }

    uint32_t *data_ptr = (uint32_t *)cfg;
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	623b      	str	r3, [r7, #32]
    int num_words = sizeof(BootConfig_t) / 4;
 80005c4:	2303      	movs	r3, #3
 80005c6:	61fb      	str	r3, [r7, #28]

    for (int i = 0; i < num_words; i++) {
 80005c8:	2300      	movs	r3, #0
 80005ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80005cc:	e01b      	b.n	8000606 <BL_WriteConfig+0x8e>
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, CONFIG_SECTOR_ADDR + (i*4), data_ptr[i]) != HAL_OK) {
 80005ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80005d0:	4b12      	ldr	r3, [pc, #72]	@ (800061c <BL_WriteConfig+0xa4>)
 80005d2:	4413      	add	r3, r2
 80005d4:	009b      	lsls	r3, r3, #2
 80005d6:	4619      	mov	r1, r3
 80005d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005da:	009b      	lsls	r3, r3, #2
 80005dc:	6a3a      	ldr	r2, [r7, #32]
 80005de:	4413      	add	r3, r2
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	2200      	movs	r2, #0
 80005e4:	461c      	mov	r4, r3
 80005e6:	4615      	mov	r5, r2
 80005e8:	4622      	mov	r2, r4
 80005ea:	462b      	mov	r3, r5
 80005ec:	2002      	movs	r0, #2
 80005ee:	f001 fbdb 	bl	8001da8 <HAL_FLASH_Program>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d003      	beq.n	8000600 <BL_WriteConfig+0x88>
            HAL_FLASH_Lock(); return 0;
 80005f8:	f001 fc52 	bl	8001ea0 <HAL_FLASH_Lock>
 80005fc:	2300      	movs	r3, #0
 80005fe:	e009      	b.n	8000614 <BL_WriteConfig+0x9c>
    for (int i = 0; i < num_words; i++) {
 8000600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000602:	3301      	adds	r3, #1
 8000604:	627b      	str	r3, [r7, #36]	@ 0x24
 8000606:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000608:	69fb      	ldr	r3, [r7, #28]
 800060a:	429a      	cmp	r2, r3
 800060c:	dbdf      	blt.n	80005ce <BL_WriteConfig+0x56>
        }
    }
    HAL_FLASH_Lock(); return 1;
 800060e:	f001 fc47 	bl	8001ea0 <HAL_FLASH_Lock>
 8000612:	2301      	movs	r3, #1
}
 8000614:	4618      	mov	r0, r3
 8000616:	3728      	adds	r7, #40	@ 0x28
 8000618:	46bd      	mov	sp, r7
 800061a:	bdb0      	pop	{r4, r5, r7, pc}
 800061c:	02004000 	.word	0x02004000

08000620 <BL_Raw_Copy>:
 * @param  src_addr  Source address in Flash.
 * @param  dest_addr Destination address in Flash.
 * @param  size      Number of bytes to copy.
 * @retval 1 on success, 0 on failure.
 */
static uint8_t BL_Raw_Copy(uint32_t src_addr, uint32_t dest_addr, uint32_t size){
 8000620:	b5b0      	push	{r4, r5, r7, lr}
 8000622:	b08c      	sub	sp, #48	@ 0x30
 8000624:	af00      	add	r7, sp, #0
 8000626:	60f8      	str	r0, [r7, #12]
 8000628:	60b9      	str	r1, [r7, #8]
 800062a:	607a      	str	r2, [r7, #4]
    HAL_FLASH_Unlock();
 800062c:	f001 fc16 	bl	8001e5c <HAL_FLASH_Unlock>
    FLASH_EraseInitTypeDef erase;
    uint32_t error;

    // Select Sector based on Address
    if (dest_addr == APP_ACTIVE_START_ADDR) erase.Sector = FLASH_SECTOR_5;
 8000630:	68bb      	ldr	r3, [r7, #8]
 8000632:	4a37      	ldr	r2, [pc, #220]	@ (8000710 <BL_Raw_Copy+0xf0>)
 8000634:	4293      	cmp	r3, r2
 8000636:	d102      	bne.n	800063e <BL_Raw_Copy+0x1e>
 8000638:	2305      	movs	r3, #5
 800063a:	61fb      	str	r3, [r7, #28]
 800063c:	e008      	b.n	8000650 <BL_Raw_Copy+0x30>
    else if (dest_addr == APP_DOWNLOAD_START_ADDR) erase.Sector = FLASH_SECTOR_6;
 800063e:	68bb      	ldr	r3, [r7, #8]
 8000640:	4a34      	ldr	r2, [pc, #208]	@ (8000714 <BL_Raw_Copy+0xf4>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d102      	bne.n	800064c <BL_Raw_Copy+0x2c>
 8000646:	2306      	movs	r3, #6
 8000648:	61fb      	str	r3, [r7, #28]
 800064a:	e001      	b.n	8000650 <BL_Raw_Copy+0x30>
    else erase.Sector = FLASH_SECTOR_7;
 800064c:	2307      	movs	r3, #7
 800064e:	61fb      	str	r3, [r7, #28]

    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000650:	2300      	movs	r3, #0
 8000652:	61bb      	str	r3, [r7, #24]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000654:	2302      	movs	r3, #2
 8000656:	627b      	str	r3, [r7, #36]	@ 0x24
    erase.NbSectors = 1;
 8000658:	2301      	movs	r3, #1
 800065a:	623b      	str	r3, [r7, #32]

    printf("  [DEBUG] Erasing Sector %d... ", (int)erase.Sector);
 800065c:	69fb      	ldr	r3, [r7, #28]
 800065e:	4619      	mov	r1, r3
 8000660:	482d      	ldr	r0, [pc, #180]	@ (8000718 <BL_Raw_Copy+0xf8>)
 8000662:	f001 f891 	bl	8001788 <tfp_printf>
    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 8000666:	f107 0214 	add.w	r2, r7, #20
 800066a:	f107 0318 	add.w	r3, r7, #24
 800066e:	4611      	mov	r1, r2
 8000670:	4618      	mov	r0, r3
 8000672:	f001 fd61 	bl	8002138 <HAL_FLASHEx_Erase>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d00a      	beq.n	8000692 <BL_Raw_Copy+0x72>
        printf("FAILED! HAL Error: 0x%x\r\n", (unsigned int)HAL_FLASH_GetError());
 800067c:	f001 fc20 	bl	8001ec0 <HAL_FLASH_GetError>
 8000680:	4603      	mov	r3, r0
 8000682:	4619      	mov	r1, r3
 8000684:	4825      	ldr	r0, [pc, #148]	@ (800071c <BL_Raw_Copy+0xfc>)
 8000686:	f001 f87f 	bl	8001788 <tfp_printf>
        HAL_FLASH_Lock(); return 0;
 800068a:	f001 fc09 	bl	8001ea0 <HAL_FLASH_Lock>
 800068e:	2300      	movs	r3, #0
 8000690:	e039      	b.n	8000706 <BL_Raw_Copy+0xe6>
    }
    printf("OK\r\n");
 8000692:	4823      	ldr	r0, [pc, #140]	@ (8000720 <BL_Raw_Copy+0x100>)
 8000694:	f001 f878 	bl	8001788 <tfp_printf>

    printf("  [DEBUG] Writing %d bytes to 0x%x... ", (int)size, (unsigned int)dest_addr);
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	68ba      	ldr	r2, [r7, #8]
 800069c:	4619      	mov	r1, r3
 800069e:	4821      	ldr	r0, [pc, #132]	@ (8000724 <BL_Raw_Copy+0x104>)
 80006a0:	f001 f872 	bl	8001788 <tfp_printf>
    for (uint32_t i = 0; (i * 4) < size; i++) {
 80006a4:	2300      	movs	r3, #0
 80006a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80006a8:	e022      	b.n	80006f0 <BL_Raw_Copy+0xd0>
        uint32_t data = *(uint32_t*)(src_addr + (i * 4));
 80006aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006ac:	009a      	lsls	r2, r3, #2
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	4413      	add	r3, r2
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + (i * 4), data) != HAL_OK) {
 80006b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006b8:	009a      	lsls	r2, r3, #2
 80006ba:	68bb      	ldr	r3, [r7, #8]
 80006bc:	18d1      	adds	r1, r2, r3
 80006be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006c0:	2200      	movs	r2, #0
 80006c2:	461c      	mov	r4, r3
 80006c4:	4615      	mov	r5, r2
 80006c6:	4622      	mov	r2, r4
 80006c8:	462b      	mov	r3, r5
 80006ca:	2002      	movs	r0, #2
 80006cc:	f001 fb6c 	bl	8001da8 <HAL_FLASH_Program>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d009      	beq.n	80006ea <BL_Raw_Copy+0xca>
            printf("FAILED at offset %d!\r\n", (int)(i*4));
 80006d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006d8:	009b      	lsls	r3, r3, #2
 80006da:	4619      	mov	r1, r3
 80006dc:	4812      	ldr	r0, [pc, #72]	@ (8000728 <BL_Raw_Copy+0x108>)
 80006de:	f001 f853 	bl	8001788 <tfp_printf>
            HAL_FLASH_Lock(); return 0;
 80006e2:	f001 fbdd 	bl	8001ea0 <HAL_FLASH_Lock>
 80006e6:	2300      	movs	r3, #0
 80006e8:	e00d      	b.n	8000706 <BL_Raw_Copy+0xe6>
    for (uint32_t i = 0; (i * 4) < size; i++) {
 80006ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006ec:	3301      	adds	r3, #1
 80006ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80006f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006f2:	009b      	lsls	r3, r3, #2
 80006f4:	687a      	ldr	r2, [r7, #4]
 80006f6:	429a      	cmp	r2, r3
 80006f8:	d8d7      	bhi.n	80006aa <BL_Raw_Copy+0x8a>
        }
    }
    printf("OK\r\n");
 80006fa:	4809      	ldr	r0, [pc, #36]	@ (8000720 <BL_Raw_Copy+0x100>)
 80006fc:	f001 f844 	bl	8001788 <tfp_printf>
    HAL_FLASH_Lock(); return 1;
 8000700:	f001 fbce 	bl	8001ea0 <HAL_FLASH_Lock>
 8000704:	2301      	movs	r3, #1
}
 8000706:	4618      	mov	r0, r3
 8000708:	3730      	adds	r7, #48	@ 0x30
 800070a:	46bd      	mov	sp, r7
 800070c:	bdb0      	pop	{r4, r5, r7, pc}
 800070e:	bf00      	nop
 8000710:	08040000 	.word	0x08040000
 8000714:	08080000 	.word	0x08080000
 8000718:	080071c0 	.word	0x080071c0
 800071c:	080071e0 	.word	0x080071e0
 8000720:	080071fc 	.word	0x080071fc
 8000724:	08007204 	.word	0x08007204
 8000728:	0800722c 	.word	0x0800722c

0800072c <BL_Decrypt_Update_Image>:
 * @param  src_slot_addr Start address of the encrypted image.
 * @param  dest_addr     Destination address (Scratchpad).
 * @param  payload_size  Total size of IV + Ciphertext.
 * @retval 1 on success, 0 on failure.
 */
static uint8_t BL_Decrypt_Update_Image(uint32_t src_slot_addr, uint32_t dest_addr, uint32_t payload_size) {
 800072c:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 8000730:	b0c9      	sub	sp, #292	@ 0x124
 8000732:	af00      	add	r7, sp, #0
 8000734:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000738:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800073c:	6018      	str	r0, [r3, #0]
 800073e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000742:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000746:	6019      	str	r1, [r3, #0]
 8000748:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800074c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000750:	601a      	str	r2, [r3, #0]
    struct tc_aes_key_sched_struct s;
    uint8_t buffer_enc[16], buffer_dec[16], current_iv[16];
    FLASH_EraseInitTypeDef erase;
    uint32_t error;

    if (tc_aes128_set_decrypt_key(&s, AES_SECRET_KEY) == 0) return 0;
 8000752:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000756:	4970      	ldr	r1, [pc, #448]	@ (8000918 <BL_Decrypt_Update_Image+0x1ec>)
 8000758:	4618      	mov	r0, r3
 800075a:	f003 fd41 	bl	80041e0 <tc_aes128_set_decrypt_key>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d101      	bne.n	8000768 <BL_Decrypt_Update_Image+0x3c>
 8000764:	2300      	movs	r3, #0
 8000766:	e0d0      	b.n	800090a <BL_Decrypt_Update_Image+0x1de>

    memcpy(current_iv, (void*)src_slot_addr, 16); // Read IV
 8000768:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800076c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8000776:	6818      	ldr	r0, [r3, #0]
 8000778:	6859      	ldr	r1, [r3, #4]
 800077a:	689a      	ldr	r2, [r3, #8]
 800077c:	68db      	ldr	r3, [r3, #12]
 800077e:	c40f      	stmia	r4!, {r0, r1, r2, r3}

    HAL_FLASH_Unlock();
 8000780:	f001 fb6c 	bl	8001e5c <HAL_FLASH_Unlock>
    erase.Sector = FLASH_SECTOR_7;
 8000784:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000788:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800078c:	2207      	movs	r2, #7
 800078e:	605a      	str	r2, [r3, #4]
    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000790:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000794:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000798:	2200      	movs	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800079c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007a0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80007a4:	2202      	movs	r2, #2
 80007a6:	60da      	str	r2, [r3, #12]
    erase.NbSectors = 1;
 80007a8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007ac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80007b0:	2201      	movs	r2, #1
 80007b2:	609a      	str	r2, [r3, #8]

    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 80007b4:	f107 0218 	add.w	r2, r7, #24
 80007b8:	f107 031c 	add.w	r3, r7, #28
 80007bc:	4611      	mov	r1, r2
 80007be:	4618      	mov	r0, r3
 80007c0:	f001 fcba 	bl	8002138 <HAL_FLASHEx_Erase>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d003      	beq.n	80007d2 <BL_Decrypt_Update_Image+0xa6>
        HAL_FLASH_Lock(); return 0;
 80007ca:	f001 fb69 	bl	8001ea0 <HAL_FLASH_Lock>
 80007ce:	2300      	movs	r3, #0
 80007d0:	e09b      	b.n	800090a <BL_Decrypt_Update_Image+0x1de>
    }

    uint32_t encrypted_data_size = payload_size - 16;
 80007d2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007d6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	3b10      	subs	r3, #16
 80007de:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    uint32_t data_start_offset = 16;
 80007e2:	2310      	movs	r3, #16
 80007e4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

    for (uint32_t i = 0; i < encrypted_data_size; i += 16) {
 80007e8:	2300      	movs	r3, #0
 80007ea:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80007ee:	e082      	b.n	80008f6 <BL_Decrypt_Update_Image+0x1ca>
        memcpy(buffer_enc, (void*)(src_slot_addr + data_start_offset + i), 16);
 80007f0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007f4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80007f8:	681a      	ldr	r2, [r3, #0]
 80007fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80007fe:	441a      	add	r2, r3
 8000800:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000804:	4413      	add	r3, r2
 8000806:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 800080a:	6818      	ldr	r0, [r3, #0]
 800080c:	6859      	ldr	r1, [r3, #4]
 800080e:	689a      	ldr	r2, [r3, #8]
 8000810:	68db      	ldr	r3, [r3, #12]
 8000812:	c40f      	stmia	r4!, {r0, r1, r2, r3}
        tc_aes_decrypt(buffer_dec, buffer_enc, &s);
 8000814:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8000818:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 800081c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000820:	4618      	mov	r0, r3
 8000822:	f004 f85c 	bl	80048de <tc_aes_decrypt>
        for(int j=0; j<16; j++) buffer_dec[j] ^= current_iv[j]; // CBC XOR
 8000826:	2300      	movs	r3, #0
 8000828:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800082c:	e019      	b.n	8000862 <BL_Decrypt_Update_Image+0x136>
 800082e:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8000832:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000836:	4413      	add	r3, r2
 8000838:	781a      	ldrb	r2, [r3, #0]
 800083a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800083e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000842:	440b      	add	r3, r1
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	4053      	eors	r3, r2
 8000848:	b2d9      	uxtb	r1, r3
 800084a:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800084e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000852:	4413      	add	r3, r2
 8000854:	460a      	mov	r2, r1
 8000856:	701a      	strb	r2, [r3, #0]
 8000858:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800085c:	3301      	adds	r3, #1
 800085e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000862:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000866:	2b0f      	cmp	r3, #15
 8000868:	dde1      	ble.n	800082e <BL_Decrypt_Update_Image+0x102>
        memcpy(current_iv, buffer_enc, 16);
 800086a:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 800086e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000872:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000874:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        for (int k = 0; k < 4; k++) {
 8000878:	2300      	movs	r3, #0
 800087a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800087e:	e031      	b.n	80008e4 <BL_Decrypt_Update_Image+0x1b8>
            uint32_t data_word;
            memcpy(&data_word, &buffer_dec[k*4], 4);
 8000880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000884:	009b      	lsls	r3, r3, #2
 8000886:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800088a:	4413      	add	r3, r2
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	461a      	mov	r2, r3
 8000890:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000894:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000898:	601a      	str	r2, [r3, #0]
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + i + (k*4), data_word) != HAL_OK) {
 800089a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800089e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80008a2:	681a      	ldr	r2, [r3, #0]
 80008a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80008a8:	4413      	add	r3, r2
 80008aa:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80008ae:	0092      	lsls	r2, r2, #2
 80008b0:	1899      	adds	r1, r3, r2
 80008b2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80008b6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	2200      	movs	r2, #0
 80008be:	4698      	mov	r8, r3
 80008c0:	4691      	mov	r9, r2
 80008c2:	4642      	mov	r2, r8
 80008c4:	464b      	mov	r3, r9
 80008c6:	2002      	movs	r0, #2
 80008c8:	f001 fa6e 	bl	8001da8 <HAL_FLASH_Program>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d003      	beq.n	80008da <BL_Decrypt_Update_Image+0x1ae>
                HAL_FLASH_Lock(); return 0;
 80008d2:	f001 fae5 	bl	8001ea0 <HAL_FLASH_Lock>
 80008d6:	2300      	movs	r3, #0
 80008d8:	e017      	b.n	800090a <BL_Decrypt_Update_Image+0x1de>
        for (int k = 0; k < 4; k++) {
 80008da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80008de:	3301      	adds	r3, #1
 80008e0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80008e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80008e8:	2b03      	cmp	r3, #3
 80008ea:	ddc9      	ble.n	8000880 <BL_Decrypt_Update_Image+0x154>
    for (uint32_t i = 0; i < encrypted_data_size; i += 16) {
 80008ec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80008f0:	3310      	adds	r3, #16
 80008f2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80008f6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80008fa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80008fe:	429a      	cmp	r2, r3
 8000900:	f4ff af76 	bcc.w	80007f0 <BL_Decrypt_Update_Image+0xc4>
            }
        }
    }
    HAL_FLASH_Lock(); return 1;
 8000904:	f001 facc 	bl	8001ea0 <HAL_FLASH_Lock>
 8000908:	2301      	movs	r3, #1
}
 800090a:	4618      	mov	r0, r3
 800090c:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8000910:	46bd      	mov	sp, r7
 8000912:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 8000916:	bf00      	nop
 8000918:	08007c20 	.word	0x08007c20

0800091c <BL_Encrypt_Backup>:
 * @details Reads plaintext from S5, encrypts it, and writes to S6.
 * @param  src_addr  Source address (Active App).
 * @param  dest_addr Destination address (Backup Slot).
 * @retval 1 on success, 0 on failure.
 */
static uint8_t BL_Encrypt_Backup(uint32_t src_addr, uint32_t dest_addr) {
 800091c:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 8000920:	b0bf      	sub	sp, #252	@ 0xfc
 8000922:	af00      	add	r7, sp, #0
 8000924:	6078      	str	r0, [r7, #4]
 8000926:	6039      	str	r1, [r7, #0]
    uint8_t buffer_plain[16];
    uint8_t buffer_enc[16];
    FLASH_EraseInitTypeDef erase;
    uint32_t error;

    if (tc_aes128_set_encrypt_key(&s, AES_SECRET_KEY) == 0) {
 8000928:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800092c:	4953      	ldr	r1, [pc, #332]	@ (8000a7c <BL_Encrypt_Backup+0x160>)
 800092e:	4618      	mov	r0, r3
 8000930:	f004 f84e 	bl	80049d0 <tc_aes128_set_encrypt_key>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d104      	bne.n	8000944 <BL_Encrypt_Backup+0x28>
        printf("Error: AES Key Init Failed.\r\n"); return 0;
 800093a:	4851      	ldr	r0, [pc, #324]	@ (8000a80 <BL_Encrypt_Backup+0x164>)
 800093c:	f000 ff24 	bl	8001788 <tfp_printf>
 8000940:	2300      	movs	r3, #0
 8000942:	e095      	b.n	8000a70 <BL_Encrypt_Backup+0x154>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000944:	b672      	cpsid	i
}
 8000946:	bf00      	nop
    }

    __disable_irq();
    HAL_FLASH_Unlock();
 8000948:	f001 fa88 	bl	8001e5c <HAL_FLASH_Unlock>

    erase.Sector = FLASH_SECTOR_6; // Backup Sector
 800094c:	2306      	movs	r3, #6
 800094e:	617b      	str	r3, [r7, #20]
    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000950:	2300      	movs	r3, #0
 8000952:	613b      	str	r3, [r7, #16]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000954:	2302      	movs	r3, #2
 8000956:	61fb      	str	r3, [r7, #28]
    erase.NbSectors = 1;
 8000958:	2301      	movs	r3, #1
 800095a:	61bb      	str	r3, [r7, #24]

    printf("  [DEBUG] Erasing Backup Sector (S6)... ");
 800095c:	4849      	ldr	r0, [pc, #292]	@ (8000a84 <BL_Encrypt_Backup+0x168>)
 800095e:	f000 ff13 	bl	8001788 <tfp_printf>
    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 8000962:	f107 020c 	add.w	r2, r7, #12
 8000966:	f107 0310 	add.w	r3, r7, #16
 800096a:	4611      	mov	r1, r2
 800096c:	4618      	mov	r0, r3
 800096e:	f001 fbe3 	bl	8002138 <HAL_FLASHEx_Erase>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d00c      	beq.n	8000992 <BL_Encrypt_Backup+0x76>
        printf("FAILED! HAL Err: 0x%x\r\n", (unsigned int)HAL_FLASH_GetError());
 8000978:	f001 faa2 	bl	8001ec0 <HAL_FLASH_GetError>
 800097c:	4603      	mov	r3, r0
 800097e:	4619      	mov	r1, r3
 8000980:	4841      	ldr	r0, [pc, #260]	@ (8000a88 <BL_Encrypt_Backup+0x16c>)
 8000982:	f000 ff01 	bl	8001788 <tfp_printf>
        HAL_FLASH_Lock(); __enable_irq(); return 0;
 8000986:	f001 fa8b 	bl	8001ea0 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 800098a:	b662      	cpsie	i
}
 800098c:	bf00      	nop
 800098e:	2300      	movs	r3, #0
 8000990:	e06e      	b.n	8000a70 <BL_Encrypt_Backup+0x154>
    }
    printf("OK\r\n");
 8000992:	483e      	ldr	r0, [pc, #248]	@ (8000a8c <BL_Encrypt_Backup+0x170>)
 8000994:	f000 fef8 	bl	8001788 <tfp_printf>

    printf("  [DEBUG] Encrypting & Backing up %d bytes... \r\n", SLOT_SIZE);
 8000998:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 800099c:	483c      	ldr	r0, [pc, #240]	@ (8000a90 <BL_Encrypt_Backup+0x174>)
 800099e:	f000 fef3 	bl	8001788 <tfp_printf>

    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 80009a2:	2300      	movs	r3, #0
 80009a4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80009a8:	e055      	b.n	8000a56 <BL_Encrypt_Backup+0x13a>
        memcpy(buffer_plain, (void*)(src_addr + offset), 16);
 80009aa:	687a      	ldr	r2, [r7, #4]
 80009ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80009b0:	4413      	add	r3, r2
 80009b2:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 80009b6:	6818      	ldr	r0, [r3, #0]
 80009b8:	6859      	ldr	r1, [r3, #4]
 80009ba:	689a      	ldr	r2, [r3, #8]
 80009bc:	68db      	ldr	r3, [r3, #12]
 80009be:	c40f      	stmia	r4!, {r0, r1, r2, r3}

        if (tc_aes_encrypt(buffer_enc, buffer_plain, &s) == 0) {
 80009c0:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80009c4:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80009c8:	f107 0320 	add.w	r3, r7, #32
 80009cc:	4618      	mov	r0, r3
 80009ce:	f004 fa91 	bl	8004ef4 <tc_aes_encrypt>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d105      	bne.n	80009e4 <BL_Encrypt_Backup+0xc8>
             HAL_FLASH_Lock(); __enable_irq(); return 0;
 80009d8:	f001 fa62 	bl	8001ea0 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 80009dc:	b662      	cpsie	i
}
 80009de:	bf00      	nop
 80009e0:	2300      	movs	r3, #0
 80009e2:	e045      	b.n	8000a70 <BL_Encrypt_Backup+0x154>
        }

        for (int i = 0; i < 4; i++) {
 80009e4:	2300      	movs	r3, #0
 80009e6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80009ea:	e02b      	b.n	8000a44 <BL_Encrypt_Backup+0x128>
            uint32_t data_word;
            memcpy(&data_word, &buffer_enc[i*4], 4);
 80009ec:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80009f0:	009b      	lsls	r3, r3, #2
 80009f2:	f107 0220 	add.w	r2, r7, #32
 80009f6:	4413      	add	r3, r2
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	60bb      	str	r3, [r7, #8]
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + offset + (i*4), data_word) != HAL_OK) {
 80009fc:	683a      	ldr	r2, [r7, #0]
 80009fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000a02:	4413      	add	r3, r2
 8000a04:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 8000a08:	0092      	lsls	r2, r2, #2
 8000a0a:	1899      	adds	r1, r3, r2
 8000a0c:	68bb      	ldr	r3, [r7, #8]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	4698      	mov	r8, r3
 8000a12:	4691      	mov	r9, r2
 8000a14:	4642      	mov	r2, r8
 8000a16:	464b      	mov	r3, r9
 8000a18:	2002      	movs	r0, #2
 8000a1a:	f001 f9c5 	bl	8001da8 <HAL_FLASH_Program>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d00a      	beq.n	8000a3a <BL_Encrypt_Backup+0x11e>
                printf("Backup Write Failed at offset 0x%x\r\n", (unsigned int)offset);
 8000a24:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 8000a28:	481a      	ldr	r0, [pc, #104]	@ (8000a94 <BL_Encrypt_Backup+0x178>)
 8000a2a:	f000 fead 	bl	8001788 <tfp_printf>
                HAL_FLASH_Lock(); __enable_irq(); return 0;
 8000a2e:	f001 fa37 	bl	8001ea0 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000a32:	b662      	cpsie	i
}
 8000a34:	bf00      	nop
 8000a36:	2300      	movs	r3, #0
 8000a38:	e01a      	b.n	8000a70 <BL_Encrypt_Backup+0x154>
        for (int i = 0; i < 4; i++) {
 8000a3a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000a3e:	3301      	adds	r3, #1
 8000a40:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8000a44:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000a48:	2b03      	cmp	r3, #3
 8000a4a:	ddcf      	ble.n	80009ec <BL_Encrypt_Backup+0xd0>
    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 8000a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000a50:	3310      	adds	r3, #16
 8000a52:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000a5a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8000a5e:	d3a4      	bcc.n	80009aa <BL_Encrypt_Backup+0x8e>
            }
        }
    }

    HAL_FLASH_Lock(); __enable_irq();
 8000a60:	f001 fa1e 	bl	8001ea0 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000a64:	b662      	cpsie	i
}
 8000a66:	bf00      	nop
    printf("  Backup Complete.\r\n");
 8000a68:	480b      	ldr	r0, [pc, #44]	@ (8000a98 <BL_Encrypt_Backup+0x17c>)
 8000a6a:	f000 fe8d 	bl	8001788 <tfp_printf>
    return 1;
 8000a6e:	2301      	movs	r3, #1
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	37fc      	adds	r7, #252	@ 0xfc
 8000a74:	46bd      	mov	sp, r7
 8000a76:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 8000a7a:	bf00      	nop
 8000a7c:	08007c20 	.word	0x08007c20
 8000a80:	08007244 	.word	0x08007244
 8000a84:	08007264 	.word	0x08007264
 8000a88:	08007290 	.word	0x08007290
 8000a8c:	080071fc 	.word	0x080071fc
 8000a90:	080072a8 	.word	0x080072a8
 8000a94:	080072dc 	.word	0x080072dc
 8000a98:	08007304 	.word	0x08007304

08000a9c <BL_Decrypt_Backup_Image>:
 * @details Reads encrypted backup from S6, decrypts it, and writes to S7.
 * @param  src_addr  Source address (Backup Slot).
 * @param  dest_addr Destination address (Scratchpad).
 * @retval 1 on success, 0 on failure.
 */
static uint8_t BL_Decrypt_Backup_Image(uint32_t src_addr, uint32_t dest_addr) {
 8000a9c:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 8000aa0:	b0bf      	sub	sp, #252	@ 0xfc
 8000aa2:	af00      	add	r7, sp, #0
 8000aa4:	6078      	str	r0, [r7, #4]
 8000aa6:	6039      	str	r1, [r7, #0]
    uint8_t buffer_enc[16];
    uint8_t buffer_dec[16];
    FLASH_EraseInitTypeDef erase;
    uint32_t error;

    if (tc_aes128_set_decrypt_key(&s, AES_SECRET_KEY) == 0) return 0;
 8000aa8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000aac:	4944      	ldr	r1, [pc, #272]	@ (8000bc0 <BL_Decrypt_Backup_Image+0x124>)
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f003 fb96 	bl	80041e0 <tc_aes128_set_decrypt_key>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d101      	bne.n	8000abe <BL_Decrypt_Backup_Image+0x22>
 8000aba:	2300      	movs	r3, #0
 8000abc:	e07b      	b.n	8000bb6 <BL_Decrypt_Backup_Image+0x11a>
  __ASM volatile ("cpsid i" : : : "memory");
 8000abe:	b672      	cpsid	i
}
 8000ac0:	bf00      	nop

    __disable_irq();
    HAL_FLASH_Unlock();
 8000ac2:	f001 f9cb 	bl	8001e5c <HAL_FLASH_Unlock>

    erase.Sector = FLASH_SECTOR_7; // Scratch
 8000ac6:	2307      	movs	r3, #7
 8000ac8:	617b      	str	r3, [r7, #20]
    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000aca:	2300      	movs	r3, #0
 8000acc:	613b      	str	r3, [r7, #16]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	61fb      	str	r3, [r7, #28]
    erase.NbSectors = 1;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	61bb      	str	r3, [r7, #24]

    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 8000ad6:	f107 020c 	add.w	r2, r7, #12
 8000ada:	f107 0310 	add.w	r3, r7, #16
 8000ade:	4611      	mov	r1, r2
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f001 fb29 	bl	8002138 <HAL_FLASHEx_Erase>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d005      	beq.n	8000af8 <BL_Decrypt_Backup_Image+0x5c>
        HAL_FLASH_Lock(); __enable_irq(); return 0;
 8000aec:	f001 f9d8 	bl	8001ea0 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000af0:	b662      	cpsie	i
}
 8000af2:	bf00      	nop
 8000af4:	2300      	movs	r3, #0
 8000af6:	e05e      	b.n	8000bb6 <BL_Decrypt_Backup_Image+0x11a>
    }

    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 8000af8:	2300      	movs	r3, #0
 8000afa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000afe:	e050      	b.n	8000ba2 <BL_Decrypt_Backup_Image+0x106>
        memcpy(buffer_enc, (void*)(src_addr + offset), 16);
 8000b00:	687a      	ldr	r2, [r7, #4]
 8000b02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000b06:	4413      	add	r3, r2
 8000b08:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8000b0c:	6818      	ldr	r0, [r3, #0]
 8000b0e:	6859      	ldr	r1, [r3, #4]
 8000b10:	689a      	ldr	r2, [r3, #8]
 8000b12:	68db      	ldr	r3, [r3, #12]
 8000b14:	c40f      	stmia	r4!, {r0, r1, r2, r3}

        if (tc_aes_decrypt(buffer_dec, buffer_enc, &s) == 0) {
 8000b16:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8000b1a:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000b1e:	f107 0320 	add.w	r3, r7, #32
 8000b22:	4618      	mov	r0, r3
 8000b24:	f003 fedb 	bl	80048de <tc_aes_decrypt>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d105      	bne.n	8000b3a <BL_Decrypt_Backup_Image+0x9e>
             HAL_FLASH_Lock(); __enable_irq(); return 0;
 8000b2e:	f001 f9b7 	bl	8001ea0 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000b32:	b662      	cpsie	i
}
 8000b34:	bf00      	nop
 8000b36:	2300      	movs	r3, #0
 8000b38:	e03d      	b.n	8000bb6 <BL_Decrypt_Backup_Image+0x11a>
        }

        for (int k = 0; k < 4; k++) {
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8000b40:	e026      	b.n	8000b90 <BL_Decrypt_Backup_Image+0xf4>
            uint32_t data_word;
            memcpy(&data_word, &buffer_dec[k*4], 4);
 8000b42:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000b46:	009b      	lsls	r3, r3, #2
 8000b48:	f107 0220 	add.w	r2, r7, #32
 8000b4c:	4413      	add	r3, r2
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	60bb      	str	r3, [r7, #8]
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + offset + (k*4), data_word) != HAL_OK) {
 8000b52:	683a      	ldr	r2, [r7, #0]
 8000b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000b58:	4413      	add	r3, r2
 8000b5a:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 8000b5e:	0092      	lsls	r2, r2, #2
 8000b60:	1899      	adds	r1, r3, r2
 8000b62:	68bb      	ldr	r3, [r7, #8]
 8000b64:	2200      	movs	r2, #0
 8000b66:	4698      	mov	r8, r3
 8000b68:	4691      	mov	r9, r2
 8000b6a:	4642      	mov	r2, r8
 8000b6c:	464b      	mov	r3, r9
 8000b6e:	2002      	movs	r0, #2
 8000b70:	f001 f91a 	bl	8001da8 <HAL_FLASH_Program>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d005      	beq.n	8000b86 <BL_Decrypt_Backup_Image+0xea>
                HAL_FLASH_Lock(); __enable_irq(); return 0;
 8000b7a:	f001 f991 	bl	8001ea0 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000b7e:	b662      	cpsie	i
}
 8000b80:	bf00      	nop
 8000b82:	2300      	movs	r3, #0
 8000b84:	e017      	b.n	8000bb6 <BL_Decrypt_Backup_Image+0x11a>
        for (int k = 0; k < 4; k++) {
 8000b86:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8000b90:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000b94:	2b03      	cmp	r3, #3
 8000b96:	ddd4      	ble.n	8000b42 <BL_Decrypt_Backup_Image+0xa6>
    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 8000b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000b9c:	3310      	adds	r3, #16
 8000b9e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000ba6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8000baa:	d3a9      	bcc.n	8000b00 <BL_Decrypt_Backup_Image+0x64>
            }
        }
    }
    HAL_FLASH_Lock(); __enable_irq(); return 1;
 8000bac:	f001 f978 	bl	8001ea0 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000bb0:	b662      	cpsie	i
}
 8000bb2:	bf00      	nop
 8000bb4:	2301      	movs	r3, #1
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	37fc      	adds	r7, #252	@ 0xfc
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 8000bc0:	08007c20 	.word	0x08007c20

08000bc4 <BL_Swap_NoBuffer>:
 * 2. Decrypt Image (S6) -> Scratchpad (S7).
 * 3. Backup Active App (S5) -> Download Slot (S6) (Encrypted).
 * 4. Install New App (S7) -> Active Slot (S5).
 * 5. Reset System.
 */
void BL_Swap_NoBuffer(void) {
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b09e      	sub	sp, #120	@ 0x78
 8000bc8:	af00      	add	r7, sp, #0
    BootConfig_t cfg;
    BL_ReadConfig(&cfg);
 8000bca:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f7ff fcb0 	bl	8000534 <BL_ReadConfig>

    uint32_t footer_addr = Find_Footer_Address(APP_DOWNLOAD_START_ADDR, SLOT_SIZE);
 8000bd4:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 8000bd8:	4854      	ldr	r0, [pc, #336]	@ (8000d2c <BL_Swap_NoBuffer+0x168>)
 8000bda:	f000 f95b 	bl	8000e94 <Find_Footer_Address>
 8000bde:	6778      	str	r0, [r7, #116]	@ 0x74
    if (footer_addr == 0) {
 8000be0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d10a      	bne.n	8000bfc <BL_Swap_NoBuffer+0x38>
        printf("Error: No Footer found in S6.\r\n");
 8000be6:	4852      	ldr	r0, [pc, #328]	@ (8000d30 <BL_Swap_NoBuffer+0x16c>)
 8000be8:	f000 fdce 	bl	8001788 <tfp_printf>
        cfg.system_status = STATE_NORMAL;
 8000bec:	2304      	movs	r3, #4
 8000bee:	66bb      	str	r3, [r7, #104]	@ 0x68
        BL_WriteConfig(&cfg);
 8000bf0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff fcbf 	bl	8000578 <BL_WriteConfig>
        return;
 8000bfa:	e094      	b.n	8000d26 <BL_Swap_NoBuffer+0x162>
    }

    fw_footer_t footer;
    memcpy(&footer, (void*)footer_addr, sizeof(fw_footer_t));
 8000bfc:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8000bfe:	f107 0318 	add.w	r3, r7, #24
 8000c02:	224c      	movs	r2, #76	@ 0x4c
 8000c04:	4618      	mov	r0, r3
 8000c06:	f006 fac1 	bl	800718c <memcpy>

    printf("[BL] Verifying Signature... ");
 8000c0a:	484a      	ldr	r0, [pc, #296]	@ (8000d34 <BL_Swap_NoBuffer+0x170>)
 8000c0c:	f000 fdbc 	bl	8001788 <tfp_printf>
    FW_Status_t status = Firmware_Is_Valid(APP_DOWNLOAD_START_ADDR, SLOT_SIZE);
 8000c10:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 8000c14:	4845      	ldr	r0, [pc, #276]	@ (8000d2c <BL_Swap_NoBuffer+0x168>)
 8000c16:	f000 f969 	bl	8000eec <Firmware_Is_Valid>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73

	if (status != BL_OK) {
 8000c20:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d035      	beq.n	8000c94 <BL_Swap_NoBuffer+0xd0>
		printf("FAIL! Error Code: %d\r\n", status);
 8000c28:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4842      	ldr	r0, [pc, #264]	@ (8000d38 <BL_Swap_NoBuffer+0x174>)
 8000c30:	f000 fdaa 	bl	8001788 <tfp_printf>

		//Erase the Download Slot since the Firmware is not valid.
		FLASH_EraseInitTypeDef erase = {0};
 8000c34:	f107 0308 	add.w	r3, r7, #8
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	605a      	str	r2, [r3, #4]
 8000c3e:	609a      	str	r2, [r3, #8]
 8000c40:	60da      	str	r2, [r3, #12]
		uint32_t error;
		HAL_FLASH_Unlock();
 8000c42:	f001 f90b 	bl	8001e5c <HAL_FLASH_Unlock>
		erase.Sector = FLASH_SECTOR_6;
 8000c46:	2306      	movs	r3, #6
 8000c48:	60fb      	str	r3, [r7, #12]
		erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60bb      	str	r3, [r7, #8]
		erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	617b      	str	r3, [r7, #20]
		erase.NbSectors = 1;
 8000c52:	2301      	movs	r3, #1
 8000c54:	613b      	str	r3, [r7, #16]
		HAL_FLASHEx_Erase(&erase, &error);
 8000c56:	1d3a      	adds	r2, r7, #4
 8000c58:	f107 0308 	add.w	r3, r7, #8
 8000c5c:	4611      	mov	r1, r2
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f001 fa6a 	bl	8002138 <HAL_FLASHEx_Erase>
		HAL_FLASH_Lock();
 8000c64:	f001 f91c 	bl	8001ea0 <HAL_FLASH_Lock>

		if (status == BL_ERR_SIG_FAIL) printf("Reason: ECDSA Signature Mismatch.\r\n");
 8000c68:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000c6c:	2b07      	cmp	r3, #7
 8000c6e:	d102      	bne.n	8000c76 <BL_Swap_NoBuffer+0xb2>
 8000c70:	4832      	ldr	r0, [pc, #200]	@ (8000d3c <BL_Swap_NoBuffer+0x178>)
 8000c72:	f000 fd89 	bl	8001788 <tfp_printf>
		if (status == BL_ERR_FOOTER_NOT_FOUND) printf("Reason: Footer Missing.\r\n");
 8000c76:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d102      	bne.n	8000c84 <BL_Swap_NoBuffer+0xc0>
 8000c7e:	4830      	ldr	r0, [pc, #192]	@ (8000d40 <BL_Swap_NoBuffer+0x17c>)
 8000c80:	f000 fd82 	bl	8001788 <tfp_printf>

		cfg.system_status = STATE_NORMAL;
 8000c84:	2304      	movs	r3, #4
 8000c86:	66bb      	str	r3, [r7, #104]	@ 0x68
		BL_WriteConfig(&cfg);
 8000c88:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f7ff fc73 	bl	8000578 <BL_WriteConfig>
 8000c92:	e048      	b.n	8000d26 <BL_Swap_NoBuffer+0x162>
		return;
	}
    printf("OK!\r\n");
 8000c94:	482b      	ldr	r0, [pc, #172]	@ (8000d44 <BL_Swap_NoBuffer+0x180>)
 8000c96:	f000 fd77 	bl	8001788 <tfp_printf>
    printf("[BL] Valid Update! Ver: %d, Payload: %d\r\n", (int)footer.version, (int)footer.size);
 8000c9a:	69bb      	ldr	r3, [r7, #24]
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	69fb      	ldr	r3, [r7, #28]
 8000ca0:	461a      	mov	r2, r3
 8000ca2:	4829      	ldr	r0, [pc, #164]	@ (8000d48 <BL_Swap_NoBuffer+0x184>)
 8000ca4:	f000 fd70 	bl	8001788 <tfp_printf>

    printf("[1/3] Decrypting S6 -> S7...\r\n");
 8000ca8:	4828      	ldr	r0, [pc, #160]	@ (8000d4c <BL_Swap_NoBuffer+0x188>)
 8000caa:	f000 fd6d 	bl	8001788 <tfp_printf>
    if (!BL_Decrypt_Update_Image(APP_DOWNLOAD_START_ADDR, SCRATCH_ADDR, footer.size)) {
 8000cae:	69fb      	ldr	r3, [r7, #28]
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	4927      	ldr	r1, [pc, #156]	@ (8000d50 <BL_Swap_NoBuffer+0x18c>)
 8000cb4:	481d      	ldr	r0, [pc, #116]	@ (8000d2c <BL_Swap_NoBuffer+0x168>)
 8000cb6:	f7ff fd39 	bl	800072c <BL_Decrypt_Update_Image>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d103      	bne.n	8000cc8 <BL_Swap_NoBuffer+0x104>
        printf("Error: Decryption Failed.\r\n"); return;
 8000cc0:	4824      	ldr	r0, [pc, #144]	@ (8000d54 <BL_Swap_NoBuffer+0x190>)
 8000cc2:	f000 fd61 	bl	8001788 <tfp_printf>
 8000cc6:	e02e      	b.n	8000d26 <BL_Swap_NoBuffer+0x162>
    }

    printf("[2/3] Backing up S5 -> S6...\r\n");
 8000cc8:	4823      	ldr	r0, [pc, #140]	@ (8000d58 <BL_Swap_NoBuffer+0x194>)
 8000cca:	f000 fd5d 	bl	8001788 <tfp_printf>
    if (!BL_Encrypt_Backup(APP_ACTIVE_START_ADDR, APP_DOWNLOAD_START_ADDR)) {
 8000cce:	4917      	ldr	r1, [pc, #92]	@ (8000d2c <BL_Swap_NoBuffer+0x168>)
 8000cd0:	4822      	ldr	r0, [pc, #136]	@ (8000d5c <BL_Swap_NoBuffer+0x198>)
 8000cd2:	f7ff fe23 	bl	800091c <BL_Encrypt_Backup>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d103      	bne.n	8000ce4 <BL_Swap_NoBuffer+0x120>
        printf("Error: Backup Failed.\r\n"); return;
 8000cdc:	4820      	ldr	r0, [pc, #128]	@ (8000d60 <BL_Swap_NoBuffer+0x19c>)
 8000cde:	f000 fd53 	bl	8001788 <tfp_printf>
 8000ce2:	e020      	b.n	8000d26 <BL_Swap_NoBuffer+0x162>
    }

    printf("[3/3] Installing S7 -> S5...\r\n");
 8000ce4:	481f      	ldr	r0, [pc, #124]	@ (8000d64 <BL_Swap_NoBuffer+0x1a0>)
 8000ce6:	f000 fd4f 	bl	8001788 <tfp_printf>
    if (!BL_Raw_Copy(SCRATCH_ADDR, APP_ACTIVE_START_ADDR, SLOT_SIZE)) {
 8000cea:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000cee:	491b      	ldr	r1, [pc, #108]	@ (8000d5c <BL_Swap_NoBuffer+0x198>)
 8000cf0:	4817      	ldr	r0, [pc, #92]	@ (8000d50 <BL_Swap_NoBuffer+0x18c>)
 8000cf2:	f7ff fc95 	bl	8000620 <BL_Raw_Copy>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d103      	bne.n	8000d04 <BL_Swap_NoBuffer+0x140>
        printf("Error: Installation Failed.\r\n"); return;
 8000cfc:	481a      	ldr	r0, [pc, #104]	@ (8000d68 <BL_Swap_NoBuffer+0x1a4>)
 8000cfe:	f000 fd43 	bl	8001788 <tfp_printf>
 8000d02:	e010      	b.n	8000d26 <BL_Swap_NoBuffer+0x162>
    }

    printf("[BL] Update Successful! Setting State to NORMAL.\r\n");
 8000d04:	4819      	ldr	r0, [pc, #100]	@ (8000d6c <BL_Swap_NoBuffer+0x1a8>)
 8000d06:	f000 fd3f 	bl	8001788 <tfp_printf>
    cfg.system_status = STATE_NORMAL;
 8000d0a:	2304      	movs	r3, #4
 8000d0c:	66bb      	str	r3, [r7, #104]	@ 0x68
    cfg.current_version = footer.version;
 8000d0e:	69bb      	ldr	r3, [r7, #24]
 8000d10:	66fb      	str	r3, [r7, #108]	@ 0x6c
    BL_WriteConfig(&cfg);
 8000d12:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000d16:	4618      	mov	r0, r3
 8000d18:	f7ff fc2e 	bl	8000578 <BL_WriteConfig>

    printf("Swap Complete. Resetting...\r\n");
 8000d1c:	4814      	ldr	r0, [pc, #80]	@ (8000d70 <BL_Swap_NoBuffer+0x1ac>)
 8000d1e:	f000 fd33 	bl	8001788 <tfp_printf>
    HAL_NVIC_SystemReset();
 8000d22:	f000 ffb8 	bl	8001c96 <HAL_NVIC_SystemReset>
}
 8000d26:	3778      	adds	r7, #120	@ 0x78
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	08080000 	.word	0x08080000
 8000d30:	0800731c 	.word	0x0800731c
 8000d34:	0800733c 	.word	0x0800733c
 8000d38:	0800735c 	.word	0x0800735c
 8000d3c:	08007374 	.word	0x08007374
 8000d40:	08007398 	.word	0x08007398
 8000d44:	080073b4 	.word	0x080073b4
 8000d48:	080073bc 	.word	0x080073bc
 8000d4c:	080073e8 	.word	0x080073e8
 8000d50:	080c0000 	.word	0x080c0000
 8000d54:	08007408 	.word	0x08007408
 8000d58:	08007424 	.word	0x08007424
 8000d5c:	08040000 	.word	0x08040000
 8000d60:	08007444 	.word	0x08007444
 8000d64:	0800745c 	.word	0x0800745c
 8000d68:	0800747c 	.word	0x0800747c
 8000d6c:	0800749c 	.word	0x0800749c
 8000d70:	080074d0 	.word	0x080074d0

08000d74 <BL_Rollback>:
 * 1. Decrypt Backup (S6) -> Scratchpad (S7).
 * 2. Backup Active App (S5) -> Download Slot (S6) (Encrypted).
 * 3. Install Old App (S7) -> Active Slot (S5).
 * 4. Reset System.
 */
uint8_t BL_Rollback(void) {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b08a      	sub	sp, #40	@ 0x28
 8000d78:	af00      	add	r7, sp, #0
    BootConfig_t cfg;
    BL_ReadConfig(&cfg);
 8000d7a:	f107 030c 	add.w	r3, r7, #12
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f7ff fbd8 	bl	8000534 <BL_ReadConfig>
    uint8_t error_code=BL_OK;
 8000d84:	2300      	movs	r3, #0
 8000d86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    printf("\r\n[BL] Starting Rollback/Toggle...\r\n");
 8000d8a:	4835      	ldr	r0, [pc, #212]	@ (8000e60 <BL_Rollback+0xec>)
 8000d8c:	f000 fcfc 	bl	8001788 <tfp_printf>

    HAL_FLASH_Unlock();
 8000d90:	f001 f864 	bl	8001e5c <HAL_FLASH_Unlock>

    printf("[1/3] Decrypting Backup (S6 -> S7)...\r\n");
 8000d94:	4833      	ldr	r0, [pc, #204]	@ (8000e64 <BL_Rollback+0xf0>)
 8000d96:	f000 fcf7 	bl	8001788 <tfp_printf>
    if (!BL_Decrypt_Backup_Image(APP_DOWNLOAD_START_ADDR, SCRATCH_ADDR)) {
 8000d9a:	4933      	ldr	r1, [pc, #204]	@ (8000e68 <BL_Rollback+0xf4>)
 8000d9c:	4833      	ldr	r0, [pc, #204]	@ (8000e6c <BL_Rollback+0xf8>)
 8000d9e:	f7ff fe7d 	bl	8000a9c <BL_Decrypt_Backup_Image>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d106      	bne.n	8000db6 <BL_Rollback+0x42>
        printf("Error: Rollback Decryption Failed.\r\n");
 8000da8:	4831      	ldr	r0, [pc, #196]	@ (8000e70 <BL_Rollback+0xfc>)
 8000daa:	f000 fced 	bl	8001788 <tfp_printf>
        HAL_FLASH_Lock();
 8000dae:	f001 f877 	bl	8001ea0 <HAL_FLASH_Lock>
        return 1;
 8000db2:	2301      	movs	r3, #1
 8000db4:	e050      	b.n	8000e58 <BL_Rollback+0xe4>
    }

    uint32_t *pDecryptedData = (uint32_t *)SCRATCH_ADDR; // Start of S7 (0x080C0000)
 8000db6:	4b2c      	ldr	r3, [pc, #176]	@ (8000e68 <BL_Rollback+0xf4>)
 8000db8:	623b      	str	r3, [r7, #32]
	uint32_t stackPointer = pDecryptedData[0];
 8000dba:	6a3b      	ldr	r3, [r7, #32]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	61fb      	str	r3, [r7, #28]
	uint32_t resetVector  = pDecryptedData[1];
 8000dc0:	6a3b      	ldr	r3, [r7, #32]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	61bb      	str	r3, [r7, #24]

	// Check 1: Stack Pointer usually points to RAM (0x20xxxxxx)
	// Check 2: Reset Vector must be within Flash range (approx 0x08040000 to 0x08080000)

	// Simple check: Is the Reset Vector pointing to Flash?
	if ((resetVector & 0xFF000000) != 0x08000000)
 8000dc6:	69bb      	ldr	r3, [r7, #24]
 8000dc8:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8000dcc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8000dd0:	d012      	beq.n	8000df8 <BL_Rollback+0x84>
	{
		printf("[ERROR] The Backup in S6 is Empty or Invalid!\r\n");
 8000dd2:	4828      	ldr	r0, [pc, #160]	@ (8000e74 <BL_Rollback+0x100>)
 8000dd4:	f000 fcd8 	bl	8001788 <tfp_printf>
		printf("[ERROR] Reset Vector: 0x%08X. Aborting Swap to protect Active App.\r\n", (unsigned int)resetVector);
 8000dd8:	69b9      	ldr	r1, [r7, #24]
 8000dda:	4827      	ldr	r0, [pc, #156]	@ (8000e78 <BL_Rollback+0x104>)
 8000ddc:	f000 fcd4 	bl	8001788 <tfp_printf>

		// Return to NORMAL state without erasing S5
		BootConfig_t cfg;
		BL_ReadConfig(&cfg);
 8000de0:	463b      	mov	r3, r7
 8000de2:	4618      	mov	r0, r3
 8000de4:	f7ff fba6 	bl	8000534 <BL_ReadConfig>
		cfg.system_status = STATE_NORMAL;
 8000de8:	2304      	movs	r3, #4
 8000dea:	607b      	str	r3, [r7, #4]
		BL_WriteConfig(&cfg);
 8000dec:	463b      	mov	r3, r7
 8000dee:	4618      	mov	r0, r3
 8000df0:	f7ff fbc2 	bl	8000578 <BL_WriteConfig>
		return 2;
 8000df4:	2302      	movs	r3, #2
 8000df6:	e02f      	b.n	8000e58 <BL_Rollback+0xe4>
	}

    printf("[2/3] Backing up Current App (S5 -> S6)...\r\n");
 8000df8:	4820      	ldr	r0, [pc, #128]	@ (8000e7c <BL_Rollback+0x108>)
 8000dfa:	f000 fcc5 	bl	8001788 <tfp_printf>
    if (!BL_Encrypt_Backup(APP_ACTIVE_START_ADDR, APP_DOWNLOAD_START_ADDR)) {
 8000dfe:	491b      	ldr	r1, [pc, #108]	@ (8000e6c <BL_Rollback+0xf8>)
 8000e00:	481f      	ldr	r0, [pc, #124]	@ (8000e80 <BL_Rollback+0x10c>)
 8000e02:	f7ff fd8b 	bl	800091c <BL_Encrypt_Backup>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d106      	bne.n	8000e1a <BL_Rollback+0xa6>
        printf("Error: Backup Failed.\r\n");
 8000e0c:	481d      	ldr	r0, [pc, #116]	@ (8000e84 <BL_Rollback+0x110>)
 8000e0e:	f000 fcbb 	bl	8001788 <tfp_printf>
        HAL_FLASH_Lock();
 8000e12:	f001 f845 	bl	8001ea0 <HAL_FLASH_Lock>
        return 3;
 8000e16:	2303      	movs	r3, #3
 8000e18:	e01e      	b.n	8000e58 <BL_Rollback+0xe4>
    }

    printf("[3/3] Restoring Old App (S7 -> S5)...\r\n");
 8000e1a:	481b      	ldr	r0, [pc, #108]	@ (8000e88 <BL_Rollback+0x114>)
 8000e1c:	f000 fcb4 	bl	8001788 <tfp_printf>
    if (!BL_Raw_Copy(SCRATCH_ADDR, APP_ACTIVE_START_ADDR, SLOT_SIZE)) {
 8000e20:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000e24:	4916      	ldr	r1, [pc, #88]	@ (8000e80 <BL_Rollback+0x10c>)
 8000e26:	4810      	ldr	r0, [pc, #64]	@ (8000e68 <BL_Rollback+0xf4>)
 8000e28:	f7ff fbfa 	bl	8000620 <BL_Raw_Copy>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d106      	bne.n	8000e40 <BL_Rollback+0xcc>
        printf("Error: Installation Failed.\r\n");
 8000e32:	4816      	ldr	r0, [pc, #88]	@ (8000e8c <BL_Rollback+0x118>)
 8000e34:	f000 fca8 	bl	8001788 <tfp_printf>
        HAL_FLASH_Lock();
 8000e38:	f001 f832 	bl	8001ea0 <HAL_FLASH_Lock>
        return 4;
 8000e3c:	2304      	movs	r3, #4
 8000e3e:	e00b      	b.n	8000e58 <BL_Rollback+0xe4>
    }

    printf("[BL] Rollback Successful! Resetting...\r\n");
 8000e40:	4813      	ldr	r0, [pc, #76]	@ (8000e90 <BL_Rollback+0x11c>)
 8000e42:	f000 fca1 	bl	8001788 <tfp_printf>
    cfg.system_status = STATE_NORMAL;
 8000e46:	2304      	movs	r3, #4
 8000e48:	613b      	str	r3, [r7, #16]
    BL_WriteConfig(&cfg);
 8000e4a:	f107 030c 	add.w	r3, r7, #12
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f7ff fb92 	bl	8000578 <BL_WriteConfig>
    HAL_NVIC_SystemReset();
 8000e54:	f000 ff1f 	bl	8001c96 <HAL_NVIC_SystemReset>
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3728      	adds	r7, #40	@ 0x28
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	080074f0 	.word	0x080074f0
 8000e64:	08007518 	.word	0x08007518
 8000e68:	080c0000 	.word	0x080c0000
 8000e6c:	08080000 	.word	0x08080000
 8000e70:	08007540 	.word	0x08007540
 8000e74:	08007568 	.word	0x08007568
 8000e78:	08007598 	.word	0x08007598
 8000e7c:	080075e0 	.word	0x080075e0
 8000e80:	08040000 	.word	0x08040000
 8000e84:	08007444 	.word	0x08007444
 8000e88:	08007610 	.word	0x08007610
 8000e8c:	0800747c 	.word	0x0800747c
 8000e90:	08007638 	.word	0x08007638

08000e94 <Find_Footer_Address>:
 * @param  slot_start Start address of the Flash sector/slot.
 * @param  slot_size  Size of the slot in bytes.
 * @retval Address of the fw_footer_t structure, or 0 if not found.
 */
uint32_t Find_Footer_Address(uint32_t slot_start, uint32_t slot_size)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b087      	sub	sp, #28
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	6039      	str	r1, [r7, #0]
    uint32_t slot_end = slot_start + slot_size;
 8000e9e:	687a      	ldr	r2, [r7, #4]
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	613b      	str	r3, [r7, #16]

    // Scan backwards from end of slot, 4 bytes at a time
    for (uint32_t addr = slot_end - 4; addr >= slot_start; addr -= 4)
 8000ea6:	693b      	ldr	r3, [r7, #16]
 8000ea8:	3b04      	subs	r3, #4
 8000eaa:	617b      	str	r3, [r7, #20]
 8000eac:	e011      	b.n	8000ed2 <Find_Footer_Address+0x3e>
    {
        if (*(uint32_t*)addr == FOOTER_MAGIC)
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a0d      	ldr	r2, [pc, #52]	@ (8000ee8 <Find_Footer_Address+0x54>)
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d109      	bne.n	8000ecc <Find_Footer_Address+0x38>
        {
            uint32_t footer_start = addr - (sizeof(fw_footer_t) - 4);
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	3b48      	subs	r3, #72	@ 0x48
 8000ebc:	60fb      	str	r3, [r7, #12]
            if (footer_start < slot_start) continue;
 8000ebe:	68fa      	ldr	r2, [r7, #12]
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	429a      	cmp	r2, r3
 8000ec4:	d301      	bcc.n	8000eca <Find_Footer_Address+0x36>
            return footer_start;
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	e008      	b.n	8000edc <Find_Footer_Address+0x48>
            if (footer_start < slot_start) continue;
 8000eca:	bf00      	nop
    for (uint32_t addr = slot_end - 4; addr >= slot_start; addr -= 4)
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	3b04      	subs	r3, #4
 8000ed0:	617b      	str	r3, [r7, #20]
 8000ed2:	697a      	ldr	r2, [r7, #20]
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d2e9      	bcs.n	8000eae <Find_Footer_Address+0x1a>
        }
    }
    return 0; // Not found
 8000eda:	2300      	movs	r3, #0
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	371c      	adds	r7, #28
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr
 8000ee8:	454e4421 	.word	0x454e4421

08000eec <Firmware_Is_Valid>:
 * @param  start_addr Start address of the image in Flash.
 * @param  slot_size  Maximum size of the slot.
 * @retval BL_OK on success, or specific error code (e.g., BL_ERR_SIG_FAIL) on failure.
 */
FW_Status_t Firmware_Is_Valid(uint32_t start_addr, uint32_t slot_size)
{
 8000eec:	b590      	push	{r4, r7, lr}
 8000eee:	b0ad      	sub	sp, #180	@ 0xb4
 8000ef0:	af02      	add	r7, sp, #8
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
    // 1. Find the footer
    uint32_t footer_addr = Find_Footer_Address(start_addr, slot_size);
 8000ef6:	6839      	ldr	r1, [r7, #0]
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f7ff ffcb 	bl	8000e94 <Find_Footer_Address>
 8000efe:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4

    if (footer_addr == 0) {
 8000f02:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d101      	bne.n	8000f0e <Firmware_Is_Valid+0x22>
        return BL_ERR_FOOTER_NOT_FOUND;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e043      	b.n	8000f96 <Firmware_Is_Valid+0xaa>
    }

    fw_footer_t *footer = (fw_footer_t *)footer_addr;
 8000f0e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000f12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

    // Sanity check: Ensure payload size isn't larger than the slot
    if (footer->size > slot_size) {
 8000f16:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	683a      	ldr	r2, [r7, #0]
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	d201      	bcs.n	8000f26 <Firmware_Is_Valid+0x3a>
        return BL_ERR_IMAGE_SIZE_BAD;
 8000f22:	2303      	movs	r3, #3
 8000f24:	e037      	b.n	8000f96 <Firmware_Is_Valid+0xaa>

    // 2. Hash the Payload
    struct tc_sha256_state_struct s;
    uint8_t digest[32];

    if (tc_sha256_init(&s) != 1) return BL_ERR_HASH_FAIL;
 8000f26:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f005 fd7a 	bl	8006a24 <tc_sha256_init>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d001      	beq.n	8000f3a <Firmware_Is_Valid+0x4e>
 8000f36:	2306      	movs	r3, #6
 8000f38:	e02d      	b.n	8000f96 <Firmware_Is_Valid+0xaa>

    // Hash the exact size specified in the footer
    tc_sha256_update(&s, (uint8_t*)start_addr, footer->size);
 8000f3a:	6879      	ldr	r1, [r7, #4]
 8000f3c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000f40:	685a      	ldr	r2, [r3, #4]
 8000f42:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f46:	4618      	mov	r0, r3
 8000f48:	f005 fda8 	bl	8006a9c <tc_sha256_update>

    if (tc_sha256_final(digest, &s) != 1) return BL_ERR_HASH_FAIL;
 8000f4c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000f50:	f107 0308 	add.w	r3, r7, #8
 8000f54:	4611      	mov	r1, r2
 8000f56:	4618      	mov	r0, r3
 8000f58:	f005 fde3 	bl	8006b22 <tc_sha256_final>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d001      	beq.n	8000f66 <Firmware_Is_Valid+0x7a>
 8000f62:	2306      	movs	r3, #6
 8000f64:	e017      	b.n	8000f96 <Firmware_Is_Valid+0xaa>
    // 3. Verify Signature
    int verify_result = uECC_verify(
        ECDSA_public_key_xy,
        digest,
        32,
        footer->signature,
 8000f66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000f6a:	f103 0408 	add.w	r4, r3, #8
    int verify_result = uECC_verify(
 8000f6e:	f004 ffad 	bl	8005ecc <uECC_secp256r1>
 8000f72:	4603      	mov	r3, r0
 8000f74:	f107 0108 	add.w	r1, r7, #8
 8000f78:	9300      	str	r3, [sp, #0]
 8000f7a:	4623      	mov	r3, r4
 8000f7c:	2220      	movs	r2, #32
 8000f7e:	4808      	ldr	r0, [pc, #32]	@ (8000fa0 <Firmware_Is_Valid+0xb4>)
 8000f80:	f005 fa7e 	bl	8006480 <uECC_verify>
 8000f84:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        uECC_secp256r1()
    );

    if (verify_result == 1) {
 8000f88:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d101      	bne.n	8000f94 <Firmware_Is_Valid+0xa8>
        return BL_OK; // Success!
 8000f90:	2300      	movs	r3, #0
 8000f92:	e000      	b.n	8000f96 <Firmware_Is_Valid+0xaa>
    } else {
        return BL_ERR_SIG_FAIL; // Cryptographic failure
 8000f94:	2307      	movs	r3, #7
    }
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	37ac      	adds	r7, #172	@ 0xac
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd90      	pop	{r4, r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	08007c30 	.word	0x08007c30

08000fa4 <Bootloader_JumpToApp>:


#include "main.h"
#include "jump_to_app.h"
#include "mem_layout.h"
void Bootloader_JumpToApp(void) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af00      	add	r7, sp, #0
    uint32_t app_addr = APP_ACTIVE_START_ADDR;
 8000faa:	4b23      	ldr	r3, [pc, #140]	@ (8001038 <Bootloader_JumpToApp+0x94>)
 8000fac:	613b      	str	r3, [r7, #16]
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	60fb      	str	r3, [r7, #12]
    uint32_t app_reset_handler = *(volatile uint32_t*)(app_addr + 4);
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	3304      	adds	r3, #4
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	60bb      	str	r3, [r7, #8]

    //volatile uint32_t ctrl = __get_CONTROL();

    if ((app_stack_addr & 0x20000000) != 0x20000000) {
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d033      	beq.n	800102e <Bootloader_JumpToApp+0x8a>
        return;
    }

    // 1. DISABLE MPU (The ONLY new thing you need)
    HAL_MPU_Disable();
 8000fc6:	f000 fe77 	bl	8001cb8 <HAL_MPU_Disable>

    // 2. DISABLE SYSTICK
    SysTick->CTRL = 0;
 8000fca:	4b1c      	ldr	r3, [pc, #112]	@ (800103c <Bootloader_JumpToApp+0x98>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 8000fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800103c <Bootloader_JumpToApp+0x98>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 8000fd6:	4b19      	ldr	r3, [pc, #100]	@ (800103c <Bootloader_JumpToApp+0x98>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	609a      	str	r2, [r3, #8]
  __ASM volatile ("cpsid i" : : : "memory");
 8000fdc:	b672      	cpsid	i
}
 8000fde:	bf00      	nop

    // 4. DISABLE INTERRUPTS
    __disable_irq();


    HAL_DeInit();
 8000fe0:	f000 fcc2 	bl	8001968 <HAL_DeInit>

    // 5. CLEAR PENDING INTERRUPTS
    for (int i = 0; i < 8; i++) {
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	617b      	str	r3, [r7, #20]
 8000fe8:	e010      	b.n	800100c <Bootloader_JumpToApp+0x68>
        NVIC->ICER[i] = 0xFFFFFFFF;
 8000fea:	4a15      	ldr	r2, [pc, #84]	@ (8001040 <Bootloader_JumpToApp+0x9c>)
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	3320      	adds	r3, #32
 8000ff0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ff4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8000ff8:	4a11      	ldr	r2, [pc, #68]	@ (8001040 <Bootloader_JumpToApp+0x9c>)
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	3360      	adds	r3, #96	@ 0x60
 8000ffe:	f04f 31ff 	mov.w	r1, #4294967295
 8001002:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 8; i++) {
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	3301      	adds	r3, #1
 800100a:	617b      	str	r3, [r7, #20]
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	2b07      	cmp	r3, #7
 8001010:	ddeb      	ble.n	8000fea <Bootloader_JumpToApp+0x46>
    }

    // 6. RELOCATE VECTOR TABLE
    SCB->VTOR = app_addr;
 8001012:	4a0c      	ldr	r2, [pc, #48]	@ (8001044 <Bootloader_JumpToApp+0xa0>)
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	6093      	str	r3, [r2, #8]
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	f383 8808 	msr	MSP, r3
}
 8001022:	bf00      	nop

    // 7. JUMP
    __set_MSP(app_stack_addr);
    void (*pJump)(void) = (void (*)(void))app_reset_handler;
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	607b      	str	r3, [r7, #4]
    pJump();
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	4798      	blx	r3
 800102c:	e000      	b.n	8001030 <Bootloader_JumpToApp+0x8c>
        return;
 800102e:	bf00      	nop
}
 8001030:	3718      	adds	r7, #24
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	08040000 	.word	0x08040000
 800103c:	e000e010 	.word	0xe000e010
 8001040:	e000e100 	.word	0xe000e100
 8001044:	e000ed00 	.word	0xe000ed00

08001048 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800104e:	f000 f9d7 	bl	8001400 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001052:	f000 fc7c 	bl	800194e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001056:	f000 f8e3 	bl	8001220 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800105a:	f000 f979 	bl	8001350 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800105e:	f000 f947 	bl	80012f0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  tfp_init(&huart1);
 8001062:	4857      	ldr	r0, [pc, #348]	@ (80011c0 <main+0x178>)
 8001064:	f000 fafa 	bl	800165c <tfp_init>
  printf("\r\n========================================\r\n");
 8001068:	4856      	ldr	r0, [pc, #344]	@ (80011c4 <main+0x17c>)
 800106a:	f000 fb8d 	bl	8001788 <tfp_printf>
  printf("Starting Bootloader Version-(%d,%d)\r\n", 1, 7);
 800106e:	2207      	movs	r2, #7
 8001070:	2101      	movs	r1, #1
 8001072:	4855      	ldr	r0, [pc, #340]	@ (80011c8 <main+0x180>)
 8001074:	f000 fb88 	bl	8001788 <tfp_printf>
  printf("========================================\r\n");
 8001078:	4854      	ldr	r0, [pc, #336]	@ (80011cc <main+0x184>)
 800107a:	f000 fb85 	bl	8001788 <tfp_printf>

  if (BL_ReadConfig(&config)) {
 800107e:	4854      	ldr	r0, [pc, #336]	@ (80011d0 <main+0x188>)
 8001080:	f7ff fa58 	bl	8000534 <BL_ReadConfig>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d005      	beq.n	8001096 <main+0x4e>
      printf("[BL] Config Invalid/Empty. Initialized to Defaults.\r\n");
 800108a:	4852      	ldr	r0, [pc, #328]	@ (80011d4 <main+0x18c>)
 800108c:	f000 fb7c 	bl	8001788 <tfp_printf>
      BL_WriteConfig(&config);
 8001090:	484f      	ldr	r0, [pc, #316]	@ (80011d0 <main+0x188>)
 8001092:	f7ff fa71 	bl	8000578 <BL_WriteConfig>
  }

  //Check User Button
  if (HAL_GPIO_ReadPin(GPIOI, GPIO_PIN_11) == GPIO_PIN_SET) {
 8001096:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800109a:	484f      	ldr	r0, [pc, #316]	@ (80011d8 <main+0x190>)
 800109c:	f001 fad4 	bl	8002648 <HAL_GPIO_ReadPin>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d127      	bne.n	80010f6 <main+0xae>
	  printf("[BL] Button Pressed! Determining Mode...\r\n");
 80010a6:	484d      	ldr	r0, [pc, #308]	@ (80011dc <main+0x194>)
 80010a8:	f000 fb6e 	bl	8001788 <tfp_printf>

	//Check Firmware in Download Slot
	FW_Status_t status = Firmware_Is_Valid(APP_DOWNLOAD_START_ADDR, SLOT_SIZE);
 80010ac:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 80010b0:	484b      	ldr	r0, [pc, #300]	@ (80011e0 <main+0x198>)
 80010b2:	f7ff ff1b 	bl	8000eec <Firmware_Is_Valid>
 80010b6:	4603      	mov	r3, r0
 80010b8:	73fb      	strb	r3, [r7, #15]

	if (status == BL_OK) {
 80010ba:	7bfb      	ldrb	r3, [r7, #15]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d106      	bne.n	80010ce <main+0x86>
		printf(" -> Valid Footer Found. Requesting UPDATE.\r\n");
 80010c0:	4848      	ldr	r0, [pc, #288]	@ (80011e4 <main+0x19c>)
 80010c2:	f000 fb61 	bl	8001788 <tfp_printf>
		config.system_status = STATE_UPDATE_REQ;
 80010c6:	4b42      	ldr	r3, [pc, #264]	@ (80011d0 <main+0x188>)
 80010c8:	2205      	movs	r2, #5
 80010ca:	605a      	str	r2, [r3, #4]
 80010cc:	e013      	b.n	80010f6 <main+0xae>
	}
	else {
		// No New Update found.
		// We assume the user wants to SWAP (Rollback) to the other app.
		// Optional: Check if S6 is empty (0xFFFFFFFF) to prevent swapping with nothing.
		uint32_t *s6_ptr = (uint32_t*)APP_DOWNLOAD_START_ADDR;
 80010ce:	4b44      	ldr	r3, [pc, #272]	@ (80011e0 <main+0x198>)
 80010d0:	60bb      	str	r3, [r7, #8]
		if (*s6_ptr == 0xFFFFFFFF) {
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010da:	d106      	bne.n	80010ea <main+0xa2>
		   printf(" -> Download Slot is Empty. Cannot Swap.\r\n");
 80010dc:	4842      	ldr	r0, [pc, #264]	@ (80011e8 <main+0x1a0>)
 80010de:	f000 fb53 	bl	8001788 <tfp_printf>
		   config.system_status = STATE_NORMAL;
 80010e2:	4b3b      	ldr	r3, [pc, #236]	@ (80011d0 <main+0x188>)
 80010e4:	2204      	movs	r2, #4
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	e005      	b.n	80010f6 <main+0xae>
		}
		else {
		   printf(" -> Download Slot has data (Backup). Requesting SWAP/ROLLBACK.\r\n");
 80010ea:	4840      	ldr	r0, [pc, #256]	@ (80011ec <main+0x1a4>)
 80010ec:	f000 fb4c 	bl	8001788 <tfp_printf>
		   config.system_status = STATE_ROLLBACK; // <--- This performs the swap
 80010f0:	4b37      	ldr	r3, [pc, #220]	@ (80011d0 <main+0x188>)
 80010f2:	2206      	movs	r2, #6
 80010f4:	605a      	str	r2, [r3, #4]
}
	}
  }

  // 3. State Machine
  switch(config.system_status){
 80010f6:	4b36      	ldr	r3, [pc, #216]	@ (80011d0 <main+0x188>)
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	2b05      	cmp	r3, #5
 80010fc:	d002      	beq.n	8001104 <main+0xbc>
 80010fe:	2b06      	cmp	r3, #6
 8001100:	d00f      	beq.n	8001122 <main+0xda>
 8001102:	e01e      	b.n	8001142 <main+0xfa>
      case STATE_UPDATE_REQ:
          printf("[BL] State: UPDATE REQUESTED.\r\n");
 8001104:	483a      	ldr	r0, [pc, #232]	@ (80011f0 <main+0x1a8>)
 8001106:	f000 fb3f 	bl	8001788 <tfp_printf>
          BL_Swap_NoBuffer();
 800110a:	f7ff fd5b 	bl	8000bc4 <BL_Swap_NoBuffer>

          printf("[BL] Update Process Finished/Failed. Clearing state.\r\n");
 800110e:	4839      	ldr	r0, [pc, #228]	@ (80011f4 <main+0x1ac>)
 8001110:	f000 fb3a 	bl	8001788 <tfp_printf>
          config.system_status = STATE_NORMAL;
 8001114:	4b2e      	ldr	r3, [pc, #184]	@ (80011d0 <main+0x188>)
 8001116:	2204      	movs	r2, #4
 8001118:	605a      	str	r2, [r3, #4]
          BL_WriteConfig(&config);
 800111a:	482d      	ldr	r0, [pc, #180]	@ (80011d0 <main+0x188>)
 800111c:	f7ff fa2c 	bl	8000578 <BL_WriteConfig>
          break;
 8001120:	e04c      	b.n	80011bc <main+0x174>

      case STATE_ROLLBACK:
          // Call new Rollback Function

    	  if(BL_Rollback() != BL_OK){
 8001122:	f7ff fe27 	bl	8000d74 <BL_Rollback>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d00a      	beq.n	8001142 <main+0xfa>

          printf("[BL] Rollback Failed. Reverting state to NORMAL.\r\n");
 800112c:	4832      	ldr	r0, [pc, #200]	@ (80011f8 <main+0x1b0>)
 800112e:	f000 fb2b 	bl	8001788 <tfp_printf>
          config.system_status = STATE_NORMAL;
 8001132:	4b27      	ldr	r3, [pc, #156]	@ (80011d0 <main+0x188>)
 8001134:	2204      	movs	r2, #4
 8001136:	605a      	str	r2, [r3, #4]
          BL_WriteConfig(&config);
 8001138:	4825      	ldr	r0, [pc, #148]	@ (80011d0 <main+0x188>)
 800113a:	f7ff fa1d 	bl	8000578 <BL_WriteConfig>
          HAL_NVIC_SystemReset();
 800113e:	f000 fdaa 	bl	8001c96 <HAL_NVIC_SystemReset>
    	  }


      case STATE_NORMAL:
      default:
          printf("[BL] State: NORMAL. Checking Active Application (S5)...\r\n");
 8001142:	482e      	ldr	r0, [pc, #184]	@ (80011fc <main+0x1b4>)
 8001144:	f000 fb20 	bl	8001788 <tfp_printf>

          // Check if S5 contains valid code (Reset Vector check)
          uint32_t *app_reset_vector = (uint32_t*)(APP_ACTIVE_START_ADDR + 4);
 8001148:	4b2d      	ldr	r3, [pc, #180]	@ (8001200 <main+0x1b8>)
 800114a:	607b      	str	r3, [r7, #4]
          uint32_t app_entry_point = *app_reset_vector;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	603b      	str	r3, [r7, #0]

          if (app_entry_point > APP_ACTIVE_START_ADDR && app_entry_point < (APP_ACTIVE_START_ADDR + SLOT_SIZE))
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	4a2b      	ldr	r2, [pc, #172]	@ (8001204 <main+0x1bc>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d90a      	bls.n	8001170 <main+0x128>
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	4a2a      	ldr	r2, [pc, #168]	@ (8001208 <main+0x1c0>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d806      	bhi.n	8001170 <main+0x128>
          {
              printf("[BL] Valid App found at 0x%X. Jumping...\r\n", (unsigned int)APP_ACTIVE_START_ADDR);
 8001162:	4928      	ldr	r1, [pc, #160]	@ (8001204 <main+0x1bc>)
 8001164:	4829      	ldr	r0, [pc, #164]	@ (800120c <main+0x1c4>)
 8001166:	f000 fb0f 	bl	8001788 <tfp_printf>
              Bootloader_JumpToApp();
 800116a:	f7ff ff1b 	bl	8000fa4 <Bootloader_JumpToApp>
                      HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_1);
                      HAL_Delay(100);
                  }
              }
          }
          break;
 800116e:	e025      	b.n	80011bc <main+0x174>
              printf("[BL] S5 Empty or Invalid! Checking S6 for Auto-Provisioning...\r\n");
 8001170:	4827      	ldr	r0, [pc, #156]	@ (8001210 <main+0x1c8>)
 8001172:	f000 fb09 	bl	8001788 <tfp_printf>
              if (Firmware_Is_Valid(APP_DOWNLOAD_START_ADDR, SLOT_SIZE) == BL_OK)
 8001176:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 800117a:	4819      	ldr	r0, [pc, #100]	@ (80011e0 <main+0x198>)
 800117c:	f7ff feb6 	bl	8000eec <Firmware_Is_Valid>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d10b      	bne.n	800119e <main+0x156>
                  printf("[BL] Valid Image found in S6! Triggering Update...\r\n");
 8001186:	4823      	ldr	r0, [pc, #140]	@ (8001214 <main+0x1cc>)
 8001188:	f000 fafe 	bl	8001788 <tfp_printf>
                  config.system_status = STATE_UPDATE_REQ;
 800118c:	4b10      	ldr	r3, [pc, #64]	@ (80011d0 <main+0x188>)
 800118e:	2205      	movs	r2, #5
 8001190:	605a      	str	r2, [r3, #4]
                  BL_WriteConfig(&config);
 8001192:	480f      	ldr	r0, [pc, #60]	@ (80011d0 <main+0x188>)
 8001194:	f7ff f9f0 	bl	8000578 <BL_WriteConfig>
                  HAL_NVIC_SystemReset();
 8001198:	f000 fd7d 	bl	8001c96 <HAL_NVIC_SystemReset>
          break;
 800119c:	e00e      	b.n	80011bc <main+0x174>
                  printf("[ERROR] No valid app in S5, and no update in S6.\r\n");
 800119e:	481e      	ldr	r0, [pc, #120]	@ (8001218 <main+0x1d0>)
 80011a0:	f000 faf2 	bl	8001788 <tfp_printf>
                  printf("[ERROR] System Halted.\r\n");
 80011a4:	481d      	ldr	r0, [pc, #116]	@ (800121c <main+0x1d4>)
 80011a6:	f000 faef 	bl	8001788 <tfp_printf>
                      HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_1);
 80011aa:	2102      	movs	r1, #2
 80011ac:	480a      	ldr	r0, [pc, #40]	@ (80011d8 <main+0x190>)
 80011ae:	f001 fa7c 	bl	80026aa <HAL_GPIO_TogglePin>
                      HAL_Delay(100);
 80011b2:	2064      	movs	r0, #100	@ 0x64
 80011b4:	f000 fc5c 	bl	8001a70 <HAL_Delay>
                      HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_1);
 80011b8:	bf00      	nop
 80011ba:	e7f6      	b.n	80011aa <main+0x162>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011bc:	bf00      	nop
 80011be:	e7fd      	b.n	80011bc <main+0x174>
 80011c0:	20000028 	.word	0x20000028
 80011c4:	08007664 	.word	0x08007664
 80011c8:	08007694 	.word	0x08007694
 80011cc:	080076bc 	.word	0x080076bc
 80011d0:	200000b0 	.word	0x200000b0
 80011d4:	080076e8 	.word	0x080076e8
 80011d8:	40022000 	.word	0x40022000
 80011dc:	08007720 	.word	0x08007720
 80011e0:	08080000 	.word	0x08080000
 80011e4:	0800774c 	.word	0x0800774c
 80011e8:	0800777c 	.word	0x0800777c
 80011ec:	080077a8 	.word	0x080077a8
 80011f0:	080077ec 	.word	0x080077ec
 80011f4:	0800780c 	.word	0x0800780c
 80011f8:	08007844 	.word	0x08007844
 80011fc:	08007878 	.word	0x08007878
 8001200:	08040004 	.word	0x08040004
 8001204:	08040000 	.word	0x08040000
 8001208:	0807ffff 	.word	0x0807ffff
 800120c:	080078b4 	.word	0x080078b4
 8001210:	080078e0 	.word	0x080078e0
 8001214:	08007924 	.word	0x08007924
 8001218:	0800795c 	.word	0x0800795c
 800121c:	08007990 	.word	0x08007990

08001220 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b094      	sub	sp, #80	@ 0x50
 8001224:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001226:	f107 0320 	add.w	r3, r7, #32
 800122a:	2230      	movs	r2, #48	@ 0x30
 800122c:	2100      	movs	r1, #0
 800122e:	4618      	mov	r0, r3
 8001230:	f005 ff7f 	bl	8007132 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001234:	f107 030c 	add.w	r3, r7, #12
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	605a      	str	r2, [r3, #4]
 800123e:	609a      	str	r2, [r3, #8]
 8001240:	60da      	str	r2, [r3, #12]
 8001242:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001244:	4b28      	ldr	r3, [pc, #160]	@ (80012e8 <SystemClock_Config+0xc8>)
 8001246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001248:	4a27      	ldr	r2, [pc, #156]	@ (80012e8 <SystemClock_Config+0xc8>)
 800124a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800124e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001250:	4b25      	ldr	r3, [pc, #148]	@ (80012e8 <SystemClock_Config+0xc8>)
 8001252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001254:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001258:	60bb      	str	r3, [r7, #8]
 800125a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800125c:	4b23      	ldr	r3, [pc, #140]	@ (80012ec <SystemClock_Config+0xcc>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001264:	4a21      	ldr	r2, [pc, #132]	@ (80012ec <SystemClock_Config+0xcc>)
 8001266:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800126a:	6013      	str	r3, [r2, #0]
 800126c:	4b1f      	ldr	r3, [pc, #124]	@ (80012ec <SystemClock_Config+0xcc>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001274:	607b      	str	r3, [r7, #4]
 8001276:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001278:	2302      	movs	r3, #2
 800127a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800127c:	2301      	movs	r3, #1
 800127e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001280:	2310      	movs	r3, #16
 8001282:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001284:	2302      	movs	r3, #2
 8001286:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001288:	2300      	movs	r3, #0
 800128a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 10;
 800128c:	230a      	movs	r3, #10
 800128e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 210;
 8001290:	23d2      	movs	r3, #210	@ 0xd2
 8001292:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001294:	2302      	movs	r3, #2
 8001296:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001298:	2302      	movs	r3, #2
 800129a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800129c:	f107 0320 	add.w	r3, r7, #32
 80012a0:	4618      	mov	r0, r3
 80012a2:	f001 fa1d 	bl	80026e0 <HAL_RCC_OscConfig>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80012ac:	f000 f8e8 	bl	8001480 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012b0:	230f      	movs	r3, #15
 80012b2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012b4:	2302      	movs	r3, #2
 80012b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012b8:	2300      	movs	r3, #0
 80012ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012bc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80012c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80012c8:	f107 030c 	add.w	r3, r7, #12
 80012cc:	2105      	movs	r1, #5
 80012ce:	4618      	mov	r0, r3
 80012d0:	f001 fcaa 	bl	8002c28 <HAL_RCC_ClockConfig>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80012da:	f000 f8d1 	bl	8001480 <Error_Handler>
  }
}
 80012de:	bf00      	nop
 80012e0:	3750      	adds	r7, #80	@ 0x50
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40023800 	.word	0x40023800
 80012ec:	40007000 	.word	0x40007000

080012f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80012f4:	4b14      	ldr	r3, [pc, #80]	@ (8001348 <MX_USART1_UART_Init+0x58>)
 80012f6:	4a15      	ldr	r2, [pc, #84]	@ (800134c <MX_USART1_UART_Init+0x5c>)
 80012f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80012fa:	4b13      	ldr	r3, [pc, #76]	@ (8001348 <MX_USART1_UART_Init+0x58>)
 80012fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001300:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001302:	4b11      	ldr	r3, [pc, #68]	@ (8001348 <MX_USART1_UART_Init+0x58>)
 8001304:	2200      	movs	r2, #0
 8001306:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001308:	4b0f      	ldr	r3, [pc, #60]	@ (8001348 <MX_USART1_UART_Init+0x58>)
 800130a:	2200      	movs	r2, #0
 800130c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800130e:	4b0e      	ldr	r3, [pc, #56]	@ (8001348 <MX_USART1_UART_Init+0x58>)
 8001310:	2200      	movs	r2, #0
 8001312:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001314:	4b0c      	ldr	r3, [pc, #48]	@ (8001348 <MX_USART1_UART_Init+0x58>)
 8001316:	220c      	movs	r2, #12
 8001318:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800131a:	4b0b      	ldr	r3, [pc, #44]	@ (8001348 <MX_USART1_UART_Init+0x58>)
 800131c:	2200      	movs	r2, #0
 800131e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001320:	4b09      	ldr	r3, [pc, #36]	@ (8001348 <MX_USART1_UART_Init+0x58>)
 8001322:	2200      	movs	r2, #0
 8001324:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001326:	4b08      	ldr	r3, [pc, #32]	@ (8001348 <MX_USART1_UART_Init+0x58>)
 8001328:	2200      	movs	r2, #0
 800132a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800132c:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <MX_USART1_UART_Init+0x58>)
 800132e:	2200      	movs	r2, #0
 8001330:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001332:	4805      	ldr	r0, [pc, #20]	@ (8001348 <MX_USART1_UART_Init+0x58>)
 8001334:	f002 fa4e 	bl	80037d4 <HAL_UART_Init>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800133e:	f000 f89f 	bl	8001480 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	20000028 	.word	0x20000028
 800134c:	40011000 	.word	0x40011000

08001350 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b088      	sub	sp, #32
 8001354:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001356:	f107 030c 	add.w	r3, r7, #12
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]
 8001360:	609a      	str	r2, [r3, #8]
 8001362:	60da      	str	r2, [r3, #12]
 8001364:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001366:	4b24      	ldr	r3, [pc, #144]	@ (80013f8 <MX_GPIO_Init+0xa8>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136a:	4a23      	ldr	r2, [pc, #140]	@ (80013f8 <MX_GPIO_Init+0xa8>)
 800136c:	f043 0301 	orr.w	r3, r3, #1
 8001370:	6313      	str	r3, [r2, #48]	@ 0x30
 8001372:	4b21      	ldr	r3, [pc, #132]	@ (80013f8 <MX_GPIO_Init+0xa8>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800137e:	4b1e      	ldr	r3, [pc, #120]	@ (80013f8 <MX_GPIO_Init+0xa8>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	4a1d      	ldr	r2, [pc, #116]	@ (80013f8 <MX_GPIO_Init+0xa8>)
 8001384:	f043 0302 	orr.w	r3, r3, #2
 8001388:	6313      	str	r3, [r2, #48]	@ 0x30
 800138a:	4b1b      	ldr	r3, [pc, #108]	@ (80013f8 <MX_GPIO_Init+0xa8>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	f003 0302 	and.w	r3, r3, #2
 8001392:	607b      	str	r3, [r7, #4]
 8001394:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001396:	4b18      	ldr	r3, [pc, #96]	@ (80013f8 <MX_GPIO_Init+0xa8>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139a:	4a17      	ldr	r2, [pc, #92]	@ (80013f8 <MX_GPIO_Init+0xa8>)
 800139c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013a2:	4b15      	ldr	r3, [pc, #84]	@ (80013f8 <MX_GPIO_Init+0xa8>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013aa:	603b      	str	r3, [r7, #0]
 80013ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, GPIO_PIN_RESET);
 80013ae:	2200      	movs	r2, #0
 80013b0:	2102      	movs	r1, #2
 80013b2:	4812      	ldr	r0, [pc, #72]	@ (80013fc <MX_GPIO_Init+0xac>)
 80013b4:	f001 f960 	bl	8002678 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PI1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80013b8:	2302      	movs	r3, #2
 80013ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013bc:	2301      	movs	r3, #1
 80013be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c0:	2300      	movs	r3, #0
 80013c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c4:	2300      	movs	r3, #0
 80013c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80013c8:	f107 030c 	add.w	r3, r7, #12
 80013cc:	4619      	mov	r1, r3
 80013ce:	480b      	ldr	r0, [pc, #44]	@ (80013fc <MX_GPIO_Init+0xac>)
 80013d0:	f000 ff8e 	bl	80022f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80013d4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80013d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013da:	2300      	movs	r3, #0
 80013dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80013e2:	f107 030c 	add.w	r3, r7, #12
 80013e6:	4619      	mov	r1, r3
 80013e8:	4804      	ldr	r0, [pc, #16]	@ (80013fc <MX_GPIO_Init+0xac>)
 80013ea:	f000 ff81 	bl	80022f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80013ee:	bf00      	nop
 80013f0:	3720      	adds	r7, #32
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	40023800 	.word	0x40023800
 80013fc:	40022000 	.word	0x40022000

08001400 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001406:	463b      	mov	r3, r7
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001412:	f000 fc51 	bl	8001cb8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001416:	2301      	movs	r3, #1
 8001418:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800141a:	2300      	movs	r3, #0
 800141c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x08000000;
 800141e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001422:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8001424:	230f      	movs	r3, #15
 8001426:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001428:	2300      	movs	r3, #0
 800142a:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800142c:	2300      	movs	r3, #0
 800142e:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO_URO;
 8001430:	2306      	movs	r3, #6
 8001432:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001434:	2300      	movs	r3, #0
 8001436:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001438:	2300      	movs	r3, #0
 800143a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 800143c:	2301      	movs	r3, #1
 800143e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001440:	2300      	movs	r3, #0
 8001442:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001444:	463b      	mov	r3, r7
 8001446:	4618      	mov	r0, r3
 8001448:	f000 fc6e 	bl	8001d28 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 800144c:	2301      	movs	r3, #1
 800144e:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x08010000;
 8001450:	4b0a      	ldr	r3, [pc, #40]	@ (800147c <MPU_Config+0x7c>)
 8001452:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8001454:	230e      	movs	r3, #14
 8001456:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001458:	2303      	movs	r3, #3
 800145a:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800145c:	2301      	movs	r3, #1
 800145e:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001460:	2300      	movs	r3, #0
 8001462:	73bb      	strb	r3, [r7, #14]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001464:	463b      	mov	r3, r7
 8001466:	4618      	mov	r0, r3
 8001468:	f000 fc5e 	bl	8001d28 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800146c:	2004      	movs	r0, #4
 800146e:	f000 fc3b 	bl	8001ce8 <HAL_MPU_Enable>

}
 8001472:	bf00      	nop
 8001474:	3710      	adds	r7, #16
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	08010000 	.word	0x08010000

08001480 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001484:	b672      	cpsid	i
}
 8001486:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001488:	bf00      	nop
 800148a:	e7fd      	b.n	8001488 <Error_Handler+0x8>

0800148c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001492:	4b0f      	ldr	r3, [pc, #60]	@ (80014d0 <HAL_MspInit+0x44>)
 8001494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001496:	4a0e      	ldr	r2, [pc, #56]	@ (80014d0 <HAL_MspInit+0x44>)
 8001498:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800149c:	6413      	str	r3, [r2, #64]	@ 0x40
 800149e:	4b0c      	ldr	r3, [pc, #48]	@ (80014d0 <HAL_MspInit+0x44>)
 80014a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014a6:	607b      	str	r3, [r7, #4]
 80014a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014aa:	4b09      	ldr	r3, [pc, #36]	@ (80014d0 <HAL_MspInit+0x44>)
 80014ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ae:	4a08      	ldr	r2, [pc, #32]	@ (80014d0 <HAL_MspInit+0x44>)
 80014b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80014b6:	4b06      	ldr	r3, [pc, #24]	@ (80014d0 <HAL_MspInit+0x44>)
 80014b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014be:	603b      	str	r3, [r7, #0]
 80014c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014c2:	bf00      	nop
 80014c4:	370c      	adds	r7, #12
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	40023800 	.word	0x40023800

080014d4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b0ac      	sub	sp, #176	@ 0xb0
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014dc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	60da      	str	r2, [r3, #12]
 80014ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014ec:	f107 0318 	add.w	r3, r7, #24
 80014f0:	2284      	movs	r2, #132	@ 0x84
 80014f2:	2100      	movs	r1, #0
 80014f4:	4618      	mov	r0, r3
 80014f6:	f005 fe1c 	bl	8007132 <memset>
  if(huart->Instance==USART1)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a32      	ldr	r2, [pc, #200]	@ (80015c8 <HAL_UART_MspInit+0xf4>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d15c      	bne.n	80015be <HAL_UART_MspInit+0xea>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001504:	2340      	movs	r3, #64	@ 0x40
 8001506:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001508:	2300      	movs	r3, #0
 800150a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800150c:	f107 0318 	add.w	r3, r7, #24
 8001510:	4618      	mov	r0, r3
 8001512:	f001 fd6f 	bl	8002ff4 <HAL_RCCEx_PeriphCLKConfig>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800151c:	f7ff ffb0 	bl	8001480 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001520:	4b2a      	ldr	r3, [pc, #168]	@ (80015cc <HAL_UART_MspInit+0xf8>)
 8001522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001524:	4a29      	ldr	r2, [pc, #164]	@ (80015cc <HAL_UART_MspInit+0xf8>)
 8001526:	f043 0310 	orr.w	r3, r3, #16
 800152a:	6453      	str	r3, [r2, #68]	@ 0x44
 800152c:	4b27      	ldr	r3, [pc, #156]	@ (80015cc <HAL_UART_MspInit+0xf8>)
 800152e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001530:	f003 0310 	and.w	r3, r3, #16
 8001534:	617b      	str	r3, [r7, #20]
 8001536:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001538:	4b24      	ldr	r3, [pc, #144]	@ (80015cc <HAL_UART_MspInit+0xf8>)
 800153a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153c:	4a23      	ldr	r2, [pc, #140]	@ (80015cc <HAL_UART_MspInit+0xf8>)
 800153e:	f043 0302 	orr.w	r3, r3, #2
 8001542:	6313      	str	r3, [r2, #48]	@ 0x30
 8001544:	4b21      	ldr	r3, [pc, #132]	@ (80015cc <HAL_UART_MspInit+0xf8>)
 8001546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001548:	f003 0302 	and.w	r3, r3, #2
 800154c:	613b      	str	r3, [r7, #16]
 800154e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001550:	4b1e      	ldr	r3, [pc, #120]	@ (80015cc <HAL_UART_MspInit+0xf8>)
 8001552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001554:	4a1d      	ldr	r2, [pc, #116]	@ (80015cc <HAL_UART_MspInit+0xf8>)
 8001556:	f043 0301 	orr.w	r3, r3, #1
 800155a:	6313      	str	r3, [r2, #48]	@ 0x30
 800155c:	4b1b      	ldr	r3, [pc, #108]	@ (80015cc <HAL_UART_MspInit+0xf8>)
 800155e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001560:	f003 0301 	and.w	r3, r3, #1
 8001564:	60fb      	str	r3, [r7, #12]
 8001566:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001568:	2380      	movs	r3, #128	@ 0x80
 800156a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156e:	2302      	movs	r3, #2
 8001570:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800157a:	2303      	movs	r3, #3
 800157c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001580:	2307      	movs	r3, #7
 8001582:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001586:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800158a:	4619      	mov	r1, r3
 800158c:	4810      	ldr	r0, [pc, #64]	@ (80015d0 <HAL_UART_MspInit+0xfc>)
 800158e:	f000 feaf 	bl	80022f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001592:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001596:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159a:	2302      	movs	r3, #2
 800159c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a0:	2300      	movs	r3, #0
 80015a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a6:	2303      	movs	r3, #3
 80015a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015ac:	2307      	movs	r3, #7
 80015ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015b6:	4619      	mov	r1, r3
 80015b8:	4806      	ldr	r0, [pc, #24]	@ (80015d4 <HAL_UART_MspInit+0x100>)
 80015ba:	f000 fe99 	bl	80022f0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80015be:	bf00      	nop
 80015c0:	37b0      	adds	r7, #176	@ 0xb0
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40011000 	.word	0x40011000
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40020400 	.word	0x40020400
 80015d4:	40020000 	.word	0x40020000

080015d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015dc:	bf00      	nop
 80015de:	e7fd      	b.n	80015dc <NMI_Handler+0x4>

080015e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015e4:	bf00      	nop
 80015e6:	e7fd      	b.n	80015e4 <HardFault_Handler+0x4>

080015e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015ec:	bf00      	nop
 80015ee:	e7fd      	b.n	80015ec <MemManage_Handler+0x4>

080015f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015f4:	bf00      	nop
 80015f6:	e7fd      	b.n	80015f4 <BusFault_Handler+0x4>

080015f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015fc:	bf00      	nop
 80015fe:	e7fd      	b.n	80015fc <UsageFault_Handler+0x4>

08001600 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001604:	bf00      	nop
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr

0800160e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800160e:	b480      	push	{r7}
 8001610:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001612:	bf00      	nop
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr

0800162a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800162e:	f000 f9ff 	bl	8001a30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001632:	bf00      	nop
 8001634:	bd80      	pop	{r7, pc}
	...

08001638 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800163c:	4b06      	ldr	r3, [pc, #24]	@ (8001658 <SystemInit+0x20>)
 800163e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001642:	4a05      	ldr	r2, [pc, #20]	@ (8001658 <SystemInit+0x20>)
 8001644:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001648:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800164c:	bf00      	nop
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <tfp_init>:
#include "tiny_printf.h"
#include "stm32f7xx_hal.h" // Change this if using a different series

static UART_HandleTypeDef *g_uart_handle = NULL;

void tfp_init(void* handle) {
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
    g_uart_handle = (UART_HandleTypeDef*)handle;
 8001664:	4a04      	ldr	r2, [pc, #16]	@ (8001678 <tfp_init+0x1c>)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6013      	str	r3, [r2, #0]
}
 800166a:	bf00      	nop
 800166c:	370c      	adds	r7, #12
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	200000bc 	.word	0x200000bc

0800167c <_tfp_putc>:

static void _tfp_putc(char c) {
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	4603      	mov	r3, r0
 8001684:	71fb      	strb	r3, [r7, #7]
    if (g_uart_handle) {
 8001686:	4b07      	ldr	r3, [pc, #28]	@ (80016a4 <_tfp_putc+0x28>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d006      	beq.n	800169c <_tfp_putc+0x20>
        HAL_UART_Transmit(g_uart_handle, (uint8_t*)&c, 1, 100);
 800168e:	4b05      	ldr	r3, [pc, #20]	@ (80016a4 <_tfp_putc+0x28>)
 8001690:	6818      	ldr	r0, [r3, #0]
 8001692:	1df9      	adds	r1, r7, #7
 8001694:	2364      	movs	r3, #100	@ 0x64
 8001696:	2201      	movs	r2, #1
 8001698:	f002 f8ea 	bl	8003870 <HAL_UART_Transmit>
    }
}
 800169c:	bf00      	nop
 800169e:	3708      	adds	r7, #8
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	200000bc 	.word	0x200000bc

080016a8 <_tfp_puts>:

static void _tfp_puts(char *s) {
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
    while (*s) _tfp_putc(*s++);
 80016b0:	e006      	b.n	80016c0 <_tfp_puts+0x18>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	1c5a      	adds	r2, r3, #1
 80016b6:	607a      	str	r2, [r7, #4]
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff ffde 	bl	800167c <_tfp_putc>
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d1f4      	bne.n	80016b2 <_tfp_puts+0xa>
}
 80016c8:	bf00      	nop
 80016ca:	bf00      	nop
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
	...

080016d4 <_tfp_print_unsigned>:

static void _tfp_print_unsigned(uint32_t i, int base) {
 80016d4:	b5b0      	push	{r4, r5, r7, lr}
 80016d6:	b090      	sub	sp, #64	@ 0x40
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
    const char hex[] = "0123456789ABCDEF";
 80016de:	4b1e      	ldr	r3, [pc, #120]	@ (8001758 <_tfp_print_unsigned+0x84>)
 80016e0:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80016e4:	461d      	mov	r5, r3
 80016e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016ea:	682b      	ldr	r3, [r5, #0]
 80016ec:	7023      	strb	r3, [r4, #0]
    char buf[32];
    int pos = 0;
 80016ee:	2300      	movs	r3, #0
 80016f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (i == 0) {
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d11a      	bne.n	800172e <_tfp_print_unsigned+0x5a>
        _tfp_putc('0');
 80016f8:	2030      	movs	r0, #48	@ 0x30
 80016fa:	f7ff ffbf 	bl	800167c <_tfp_putc>
 80016fe:	e028      	b.n	8001752 <_tfp_print_unsigned+0x7e>
        return;
    }
    while (i > 0) {
        buf[pos++] = hex[i % base];
 8001700:	683a      	ldr	r2, [r7, #0]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	fbb3 f1f2 	udiv	r1, r3, r2
 8001708:	fb01 f202 	mul.w	r2, r1, r2
 800170c:	1a9a      	subs	r2, r3, r2
 800170e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001710:	1c59      	adds	r1, r3, #1
 8001712:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8001714:	3240      	adds	r2, #64	@ 0x40
 8001716:	443a      	add	r2, r7
 8001718:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 800171c:	3340      	adds	r3, #64	@ 0x40
 800171e:	443b      	add	r3, r7
 8001720:	f803 2c38 	strb.w	r2, [r3, #-56]
        i /= base;
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	fbb2 f3f3 	udiv	r3, r2, r3
 800172c:	607b      	str	r3, [r7, #4]
    while (i > 0) {
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d1e5      	bne.n	8001700 <_tfp_print_unsigned+0x2c>
    }
    while (pos > 0) _tfp_putc(buf[--pos]);
 8001734:	e00a      	b.n	800174c <_tfp_print_unsigned+0x78>
 8001736:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001738:	3b01      	subs	r3, #1
 800173a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800173c:	f107 0208 	add.w	r2, r7, #8
 8001740:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001742:	4413      	add	r3, r2
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	4618      	mov	r0, r3
 8001748:	f7ff ff98 	bl	800167c <_tfp_putc>
 800174c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800174e:	2b00      	cmp	r3, #0
 8001750:	dcf1      	bgt.n	8001736 <_tfp_print_unsigned+0x62>
}
 8001752:	3740      	adds	r7, #64	@ 0x40
 8001754:	46bd      	mov	sp, r7
 8001756:	bdb0      	pop	{r4, r5, r7, pc}
 8001758:	08007bdc 	.word	0x08007bdc

0800175c <_tfp_print_signed>:

static void _tfp_print_signed(int32_t i) {
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
    if (i < 0) {
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	da05      	bge.n	8001776 <_tfp_print_signed+0x1a>
        _tfp_putc('-');
 800176a:	202d      	movs	r0, #45	@ 0x2d
 800176c:	f7ff ff86 	bl	800167c <_tfp_putc>
        i = -i;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	425b      	negs	r3, r3
 8001774:	607b      	str	r3, [r7, #4]
    }
    _tfp_print_unsigned((uint32_t)i, 10);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	210a      	movs	r1, #10
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff ffaa 	bl	80016d4 <_tfp_print_unsigned>
}
 8001780:	bf00      	nop
 8001782:	3708      	adds	r7, #8
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}

08001788 <tfp_printf>:

void tfp_printf(const char *fmt, ...) {
 8001788:	b40f      	push	{r0, r1, r2, r3}
 800178a:	b580      	push	{r7, lr}
 800178c:	b082      	sub	sp, #8
 800178e:	af00      	add	r7, sp, #0
    va_list va;
    va_start(va, fmt);
 8001790:	f107 0314 	add.w	r3, r7, #20
 8001794:	603b      	str	r3, [r7, #0]
    char ch;

    while ((ch = *fmt++) != 0) {
 8001796:	e09d      	b.n	80018d4 <tfp_printf+0x14c>
        if (ch != '%') {
 8001798:	79fb      	ldrb	r3, [r7, #7]
 800179a:	2b25      	cmp	r3, #37	@ 0x25
 800179c:	d004      	beq.n	80017a8 <tfp_printf+0x20>
            _tfp_putc(ch);
 800179e:	79fb      	ldrb	r3, [r7, #7]
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff ff6b 	bl	800167c <_tfp_putc>
            continue;
 80017a6:	e095      	b.n	80018d4 <tfp_printf+0x14c>
        }
        ch = *fmt++;
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	1c5a      	adds	r2, r3, #1
 80017ac:	613a      	str	r2, [r7, #16]
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	71fb      	strb	r3, [r7, #7]
        switch (ch) {
 80017b2:	79fb      	ldrb	r3, [r7, #7]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	f000 8097 	beq.w	80018e8 <tfp_printf+0x160>
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	f2c0 8085 	blt.w	80018ca <tfp_printf+0x142>
 80017c0:	2b78      	cmp	r3, #120	@ 0x78
 80017c2:	f300 8082 	bgt.w	80018ca <tfp_printf+0x142>
 80017c6:	2b58      	cmp	r3, #88	@ 0x58
 80017c8:	db7f      	blt.n	80018ca <tfp_printf+0x142>
 80017ca:	3b58      	subs	r3, #88	@ 0x58
 80017cc:	2b20      	cmp	r3, #32
 80017ce:	d87c      	bhi.n	80018ca <tfp_printf+0x142>
 80017d0:	a201      	add	r2, pc, #4	@ (adr r2, 80017d8 <tfp_printf+0x50>)
 80017d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017d6:	bf00      	nop
 80017d8:	080018a1 	.word	0x080018a1
 80017dc:	080018cb 	.word	0x080018cb
 80017e0:	080018cb 	.word	0x080018cb
 80017e4:	080018cb 	.word	0x080018cb
 80017e8:	080018cb 	.word	0x080018cb
 80017ec:	080018cb 	.word	0x080018cb
 80017f0:	080018cb 	.word	0x080018cb
 80017f4:	080018cb 	.word	0x080018cb
 80017f8:	080018cb 	.word	0x080018cb
 80017fc:	080018cb 	.word	0x080018cb
 8001800:	080018cb 	.word	0x080018cb
 8001804:	0800185d 	.word	0x0800185d
 8001808:	0800187f 	.word	0x0800187f
 800180c:	080018cb 	.word	0x080018cb
 8001810:	080018cb 	.word	0x080018cb
 8001814:	080018cb 	.word	0x080018cb
 8001818:	080018cb 	.word	0x080018cb
 800181c:	080018cb 	.word	0x080018cb
 8001820:	080018cb 	.word	0x080018cb
 8001824:	080018cb 	.word	0x080018cb
 8001828:	080018cb 	.word	0x080018cb
 800182c:	080018cb 	.word	0x080018cb
 8001830:	080018cb 	.word	0x080018cb
 8001834:	080018cb 	.word	0x080018cb
 8001838:	080018b3 	.word	0x080018b3
 800183c:	080018cb 	.word	0x080018cb
 8001840:	080018cb 	.word	0x080018cb
 8001844:	0800186f 	.word	0x0800186f
 8001848:	080018cb 	.word	0x080018cb
 800184c:	0800188f 	.word	0x0800188f
 8001850:	080018cb 	.word	0x080018cb
 8001854:	080018cb 	.word	0x080018cb
 8001858:	080018a1 	.word	0x080018a1
            case 0: goto end;
            case 'c': _tfp_putc((char)va_arg(va, int)); break;
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	1d1a      	adds	r2, r3, #4
 8001860:	603a      	str	r2, [r7, #0]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	b2db      	uxtb	r3, r3
 8001866:	4618      	mov	r0, r3
 8001868:	f7ff ff08 	bl	800167c <_tfp_putc>
 800186c:	e032      	b.n	80018d4 <tfp_printf+0x14c>
            case 's': _tfp_puts(va_arg(va, char*)); break;
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	1d1a      	adds	r2, r3, #4
 8001872:	603a      	str	r2, [r7, #0]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff ff16 	bl	80016a8 <_tfp_puts>
 800187c:	e02a      	b.n	80018d4 <tfp_printf+0x14c>
            case 'd': _tfp_print_signed(va_arg(va, int)); break;
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	1d1a      	adds	r2, r3, #4
 8001882:	603a      	str	r2, [r7, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff ff68 	bl	800175c <_tfp_print_signed>
 800188c:	e022      	b.n	80018d4 <tfp_printf+0x14c>
            case 'u': _tfp_print_unsigned(va_arg(va, uint32_t), 10); break;
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	1d1a      	adds	r2, r3, #4
 8001892:	603a      	str	r2, [r7, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	210a      	movs	r1, #10
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff ff1b 	bl	80016d4 <_tfp_print_unsigned>
 800189e:	e019      	b.n	80018d4 <tfp_printf+0x14c>
            case 'x':
            case 'X': _tfp_print_unsigned(va_arg(va, uint32_t), 16); break;
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	1d1a      	adds	r2, r3, #4
 80018a4:	603a      	str	r2, [r7, #0]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2110      	movs	r1, #16
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7ff ff12 	bl	80016d4 <_tfp_print_unsigned>
 80018b0:	e010      	b.n	80018d4 <tfp_printf+0x14c>
            case 'p':
                _tfp_puts("0x");
 80018b2:	4811      	ldr	r0, [pc, #68]	@ (80018f8 <tfp_printf+0x170>)
 80018b4:	f7ff fef8 	bl	80016a8 <_tfp_puts>
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	1d1a      	adds	r2, r3, #4
 80018bc:	603a      	str	r2, [r7, #0]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2110      	movs	r1, #16
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff ff06 	bl	80016d4 <_tfp_print_unsigned>
                break;
 80018c8:	e004      	b.n	80018d4 <tfp_printf+0x14c>
            default: _tfp_putc(ch); break;
 80018ca:	79fb      	ldrb	r3, [r7, #7]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff fed5 	bl	800167c <_tfp_putc>
 80018d2:	bf00      	nop
    while ((ch = *fmt++) != 0) {
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	1c5a      	adds	r2, r3, #1
 80018d8:	613a      	str	r2, [r7, #16]
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	71fb      	strb	r3, [r7, #7]
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	f47f af59 	bne.w	8001798 <tfp_printf+0x10>
        }
    }
end:
 80018e6:	e000      	b.n	80018ea <tfp_printf+0x162>
            case 0: goto end;
 80018e8:	bf00      	nop
    va_end(va);
}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80018f4:	b004      	add	sp, #16
 80018f6:	4770      	bx	lr
 80018f8:	08007bf0 	.word	0x08007bf0

080018fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80018fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001934 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001900:	f7ff fe9a 	bl	8001638 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001904:	480c      	ldr	r0, [pc, #48]	@ (8001938 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001906:	490d      	ldr	r1, [pc, #52]	@ (800193c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001908:	4a0d      	ldr	r2, [pc, #52]	@ (8001940 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800190a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800190c:	e002      	b.n	8001914 <LoopCopyDataInit>

0800190e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800190e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001910:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001912:	3304      	adds	r3, #4

08001914 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001914:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001916:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001918:	d3f9      	bcc.n	800190e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800191a:	4a0a      	ldr	r2, [pc, #40]	@ (8001944 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800191c:	4c0a      	ldr	r4, [pc, #40]	@ (8001948 <LoopFillZerobss+0x22>)
  movs r3, #0
 800191e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001920:	e001      	b.n	8001926 <LoopFillZerobss>

08001922 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001922:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001924:	3204      	adds	r2, #4

08001926 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001926:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001928:	d3fb      	bcc.n	8001922 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800192a:	f005 fc0b 	bl	8007144 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800192e:	f7ff fb8b 	bl	8001048 <main>
  bx  lr    
 8001932:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001934:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001938:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800193c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001940:	08008048 	.word	0x08008048
  ldr r2, =_sbss
 8001944:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001948:	200000e0 	.word	0x200000e0

0800194c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800194c:	e7fe      	b.n	800194c <ADC_IRQHandler>

0800194e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001952:	2003      	movs	r0, #3
 8001954:	f000 f978 	bl	8001c48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001958:	2000      	movs	r0, #0
 800195a:	f000 f839 	bl	80019d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800195e:	f7ff fd95 	bl	800148c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001962:	2300      	movs	r3, #0
}
 8001964:	4618      	mov	r0, r3
 8001966:	bd80      	pop	{r7, pc}

08001968 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 800196c:	4b13      	ldr	r3, [pc, #76]	@ (80019bc <HAL_DeInit+0x54>)
 800196e:	f04f 32ff 	mov.w	r2, #4294967295
 8001972:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8001974:	4b11      	ldr	r3, [pc, #68]	@ (80019bc <HAL_DeInit+0x54>)
 8001976:	2200      	movs	r2, #0
 8001978:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 800197a:	4b10      	ldr	r3, [pc, #64]	@ (80019bc <HAL_DeInit+0x54>)
 800197c:	f04f 32ff 	mov.w	r2, #4294967295
 8001980:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8001982:	4b0e      	ldr	r3, [pc, #56]	@ (80019bc <HAL_DeInit+0x54>)
 8001984:	2200      	movs	r2, #0
 8001986:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8001988:	4b0c      	ldr	r3, [pc, #48]	@ (80019bc <HAL_DeInit+0x54>)
 800198a:	f04f 32ff 	mov.w	r2, #4294967295
 800198e:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8001990:	4b0a      	ldr	r3, [pc, #40]	@ (80019bc <HAL_DeInit+0x54>)
 8001992:	2200      	movs	r2, #0
 8001994:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8001996:	4b09      	ldr	r3, [pc, #36]	@ (80019bc <HAL_DeInit+0x54>)
 8001998:	f04f 32ff 	mov.w	r2, #4294967295
 800199c:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 800199e:	4b07      	ldr	r3, [pc, #28]	@ (80019bc <HAL_DeInit+0x54>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 80019a4:	4b05      	ldr	r3, [pc, #20]	@ (80019bc <HAL_DeInit+0x54>)
 80019a6:	f04f 32ff 	mov.w	r2, #4294967295
 80019aa:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80019ac:	4b03      	ldr	r3, [pc, #12]	@ (80019bc <HAL_DeInit+0x54>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80019b2:	f000 f805 	bl	80019c0 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80019b6:	2300      	movs	r3, #0
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40023800 	.word	0x40023800

080019c0 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
	...

080019d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019d8:	4b12      	ldr	r3, [pc, #72]	@ (8001a24 <HAL_InitTick+0x54>)
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	4b12      	ldr	r3, [pc, #72]	@ (8001a28 <HAL_InitTick+0x58>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	4619      	mov	r1, r3
 80019e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ee:	4618      	mov	r0, r3
 80019f0:	f000 f955 	bl	8001c9e <HAL_SYSTICK_Config>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e00e      	b.n	8001a1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2b0f      	cmp	r3, #15
 8001a02:	d80a      	bhi.n	8001a1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a04:	2200      	movs	r2, #0
 8001a06:	6879      	ldr	r1, [r7, #4]
 8001a08:	f04f 30ff 	mov.w	r0, #4294967295
 8001a0c:	f000 f927 	bl	8001c5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a10:	4a06      	ldr	r2, [pc, #24]	@ (8001a2c <HAL_InitTick+0x5c>)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a16:	2300      	movs	r3, #0
 8001a18:	e000      	b.n	8001a1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	20000000 	.word	0x20000000
 8001a28:	20000008 	.word	0x20000008
 8001a2c:	20000004 	.word	0x20000004

08001a30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a34:	4b06      	ldr	r3, [pc, #24]	@ (8001a50 <HAL_IncTick+0x20>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	461a      	mov	r2, r3
 8001a3a:	4b06      	ldr	r3, [pc, #24]	@ (8001a54 <HAL_IncTick+0x24>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4413      	add	r3, r2
 8001a40:	4a04      	ldr	r2, [pc, #16]	@ (8001a54 <HAL_IncTick+0x24>)
 8001a42:	6013      	str	r3, [r2, #0]
}
 8001a44:	bf00      	nop
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	20000008 	.word	0x20000008
 8001a54:	200000c0 	.word	0x200000c0

08001a58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a5c:	4b03      	ldr	r3, [pc, #12]	@ (8001a6c <HAL_GetTick+0x14>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	200000c0 	.word	0x200000c0

08001a70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b084      	sub	sp, #16
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a78:	f7ff ffee 	bl	8001a58 <HAL_GetTick>
 8001a7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a88:	d005      	beq.n	8001a96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ab4 <HAL_Delay+0x44>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	461a      	mov	r2, r3
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	4413      	add	r3, r2
 8001a94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a96:	bf00      	nop
 8001a98:	f7ff ffde 	bl	8001a58 <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	68fa      	ldr	r2, [r7, #12]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d8f7      	bhi.n	8001a98 <HAL_Delay+0x28>
  {
  }
}
 8001aa8:	bf00      	nop
 8001aaa:	bf00      	nop
 8001aac:	3710      	adds	r7, #16
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	20000008 	.word	0x20000008

08001ab8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b085      	sub	sp, #20
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	f003 0307 	and.w	r3, r3, #7
 8001ac6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8001af8 <__NVIC_SetPriorityGrouping+0x40>)
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ace:	68ba      	ldr	r2, [r7, #8]
 8001ad0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001ae0:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <__NVIC_SetPriorityGrouping+0x44>)
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ae6:	4a04      	ldr	r2, [pc, #16]	@ (8001af8 <__NVIC_SetPriorityGrouping+0x40>)
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	60d3      	str	r3, [r2, #12]
}
 8001aec:	bf00      	nop
 8001aee:	3714      	adds	r7, #20
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr
 8001af8:	e000ed00 	.word	0xe000ed00
 8001afc:	05fa0000 	.word	0x05fa0000

08001b00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b04:	4b04      	ldr	r3, [pc, #16]	@ (8001b18 <__NVIC_GetPriorityGrouping+0x18>)
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	0a1b      	lsrs	r3, r3, #8
 8001b0a:	f003 0307 	and.w	r3, r3, #7
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	e000ed00 	.word	0xe000ed00

08001b1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	4603      	mov	r3, r0
 8001b24:	6039      	str	r1, [r7, #0]
 8001b26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	db0a      	blt.n	8001b46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	b2da      	uxtb	r2, r3
 8001b34:	490c      	ldr	r1, [pc, #48]	@ (8001b68 <__NVIC_SetPriority+0x4c>)
 8001b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b3a:	0112      	lsls	r2, r2, #4
 8001b3c:	b2d2      	uxtb	r2, r2
 8001b3e:	440b      	add	r3, r1
 8001b40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b44:	e00a      	b.n	8001b5c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	b2da      	uxtb	r2, r3
 8001b4a:	4908      	ldr	r1, [pc, #32]	@ (8001b6c <__NVIC_SetPriority+0x50>)
 8001b4c:	79fb      	ldrb	r3, [r7, #7]
 8001b4e:	f003 030f 	and.w	r3, r3, #15
 8001b52:	3b04      	subs	r3, #4
 8001b54:	0112      	lsls	r2, r2, #4
 8001b56:	b2d2      	uxtb	r2, r2
 8001b58:	440b      	add	r3, r1
 8001b5a:	761a      	strb	r2, [r3, #24]
}
 8001b5c:	bf00      	nop
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr
 8001b68:	e000e100 	.word	0xe000e100
 8001b6c:	e000ed00 	.word	0xe000ed00

08001b70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b089      	sub	sp, #36	@ 0x24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	f003 0307 	and.w	r3, r3, #7
 8001b82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	f1c3 0307 	rsb	r3, r3, #7
 8001b8a:	2b04      	cmp	r3, #4
 8001b8c:	bf28      	it	cs
 8001b8e:	2304      	movcs	r3, #4
 8001b90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	3304      	adds	r3, #4
 8001b96:	2b06      	cmp	r3, #6
 8001b98:	d902      	bls.n	8001ba0 <NVIC_EncodePriority+0x30>
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	3b03      	subs	r3, #3
 8001b9e:	e000      	b.n	8001ba2 <NVIC_EncodePriority+0x32>
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ba8:	69bb      	ldr	r3, [r7, #24]
 8001baa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bae:	43da      	mvns	r2, r3
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	401a      	ands	r2, r3
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bb8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc2:	43d9      	mvns	r1, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc8:	4313      	orrs	r3, r2
         );
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3724      	adds	r7, #36	@ 0x24
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
	...

08001bd8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001bdc:	f3bf 8f4f 	dsb	sy
}
 8001be0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001be2:	4b06      	ldr	r3, [pc, #24]	@ (8001bfc <__NVIC_SystemReset+0x24>)
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001bea:	4904      	ldr	r1, [pc, #16]	@ (8001bfc <__NVIC_SystemReset+0x24>)
 8001bec:	4b04      	ldr	r3, [pc, #16]	@ (8001c00 <__NVIC_SystemReset+0x28>)
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001bf2:	f3bf 8f4f 	dsb	sy
}
 8001bf6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001bf8:	bf00      	nop
 8001bfa:	e7fd      	b.n	8001bf8 <__NVIC_SystemReset+0x20>
 8001bfc:	e000ed00 	.word	0xe000ed00
 8001c00:	05fa0004 	.word	0x05fa0004

08001c04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c14:	d301      	bcc.n	8001c1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c16:	2301      	movs	r3, #1
 8001c18:	e00f      	b.n	8001c3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c44 <SysTick_Config+0x40>)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	3b01      	subs	r3, #1
 8001c20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c22:	210f      	movs	r1, #15
 8001c24:	f04f 30ff 	mov.w	r0, #4294967295
 8001c28:	f7ff ff78 	bl	8001b1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c2c:	4b05      	ldr	r3, [pc, #20]	@ (8001c44 <SysTick_Config+0x40>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c32:	4b04      	ldr	r3, [pc, #16]	@ (8001c44 <SysTick_Config+0x40>)
 8001c34:	2207      	movs	r2, #7
 8001c36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c38:	2300      	movs	r3, #0
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	e000e010 	.word	0xe000e010

08001c48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f7ff ff31 	bl	8001ab8 <__NVIC_SetPriorityGrouping>
}
 8001c56:	bf00      	nop
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b086      	sub	sp, #24
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	4603      	mov	r3, r0
 8001c66:	60b9      	str	r1, [r7, #8]
 8001c68:	607a      	str	r2, [r7, #4]
 8001c6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c70:	f7ff ff46 	bl	8001b00 <__NVIC_GetPriorityGrouping>
 8001c74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	68b9      	ldr	r1, [r7, #8]
 8001c7a:	6978      	ldr	r0, [r7, #20]
 8001c7c:	f7ff ff78 	bl	8001b70 <NVIC_EncodePriority>
 8001c80:	4602      	mov	r2, r0
 8001c82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c86:	4611      	mov	r1, r2
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff ff47 	bl	8001b1c <__NVIC_SetPriority>
}
 8001c8e:	bf00      	nop
 8001c90:	3718      	adds	r7, #24
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001c9a:	f7ff ff9d 	bl	8001bd8 <__NVIC_SystemReset>

08001c9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f7ff ffac 	bl	8001c04 <SysTick_Config>
 8001cac:	4603      	mov	r3, r0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
	...

08001cb8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001cbc:	f3bf 8f5f 	dmb	sy
}
 8001cc0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001cc2:	4b07      	ldr	r3, [pc, #28]	@ (8001ce0 <HAL_MPU_Disable+0x28>)
 8001cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cc6:	4a06      	ldr	r2, [pc, #24]	@ (8001ce0 <HAL_MPU_Disable+0x28>)
 8001cc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ccc:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001cce:	4b05      	ldr	r3, [pc, #20]	@ (8001ce4 <HAL_MPU_Disable+0x2c>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	605a      	str	r2, [r3, #4]
}
 8001cd4:	bf00      	nop
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	e000ed00 	.word	0xe000ed00
 8001ce4:	e000ed90 	.word	0xe000ed90

08001ce8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001cf0:	4a0b      	ldr	r2, [pc, #44]	@ (8001d20 <HAL_MPU_Enable+0x38>)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f043 0301 	orr.w	r3, r3, #1
 8001cf8:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8001d24 <HAL_MPU_Enable+0x3c>)
 8001cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cfe:	4a09      	ldr	r2, [pc, #36]	@ (8001d24 <HAL_MPU_Enable+0x3c>)
 8001d00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d04:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001d06:	f3bf 8f4f 	dsb	sy
}
 8001d0a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d0c:	f3bf 8f6f 	isb	sy
}
 8001d10:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	e000ed90 	.word	0xe000ed90
 8001d24:	e000ed00 	.word	0xe000ed00

08001d28 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	785a      	ldrb	r2, [r3, #1]
 8001d34:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <HAL_MPU_ConfigRegion+0x7c>)
 8001d36:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001d38:	4b1a      	ldr	r3, [pc, #104]	@ (8001da4 <HAL_MPU_ConfigRegion+0x7c>)
 8001d3a:	691b      	ldr	r3, [r3, #16]
 8001d3c:	4a19      	ldr	r2, [pc, #100]	@ (8001da4 <HAL_MPU_ConfigRegion+0x7c>)
 8001d3e:	f023 0301 	bic.w	r3, r3, #1
 8001d42:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001d44:	4a17      	ldr	r2, [pc, #92]	@ (8001da4 <HAL_MPU_ConfigRegion+0x7c>)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	7b1b      	ldrb	r3, [r3, #12]
 8001d50:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	7adb      	ldrb	r3, [r3, #11]
 8001d56:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d58:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	7a9b      	ldrb	r3, [r3, #10]
 8001d5e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001d60:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	7b5b      	ldrb	r3, [r3, #13]
 8001d66:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001d68:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	7b9b      	ldrb	r3, [r3, #14]
 8001d6e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001d70:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	7bdb      	ldrb	r3, [r3, #15]
 8001d76:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001d78:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	7a5b      	ldrb	r3, [r3, #9]
 8001d7e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001d80:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	7a1b      	ldrb	r3, [r3, #8]
 8001d86:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001d88:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	7812      	ldrb	r2, [r2, #0]
 8001d8e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d90:	4a04      	ldr	r2, [pc, #16]	@ (8001da4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001d92:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001d94:	6113      	str	r3, [r2, #16]
}
 8001d96:	bf00      	nop
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	e000ed90 	.word	0xe000ed90

08001da8 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001db6:	4b27      	ldr	r3, [pc, #156]	@ (8001e54 <HAL_FLASH_Program+0xac>)
 8001db8:	7d1b      	ldrb	r3, [r3, #20]
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d101      	bne.n	8001dc2 <HAL_FLASH_Program+0x1a>
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	e043      	b.n	8001e4a <HAL_FLASH_Program+0xa2>
 8001dc2:	4b24      	ldr	r3, [pc, #144]	@ (8001e54 <HAL_FLASH_Program+0xac>)
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001dc8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001dcc:	f000 f884 	bl	8001ed8 <FLASH_WaitForLastOperation>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001dd4:	7dfb      	ldrb	r3, [r7, #23]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d133      	bne.n	8001e42 <HAL_FLASH_Program+0x9a>
  {
    switch(TypeProgram)
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	2b03      	cmp	r3, #3
 8001dde:	d823      	bhi.n	8001e28 <HAL_FLASH_Program+0x80>
 8001de0:	a201      	add	r2, pc, #4	@ (adr r2, 8001de8 <HAL_FLASH_Program+0x40>)
 8001de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001de6:	bf00      	nop
 8001de8:	08001df9 	.word	0x08001df9
 8001dec:	08001e05 	.word	0x08001e05
 8001df0:	08001e11 	.word	0x08001e11
 8001df4:	08001e1d 	.word	0x08001e1d
    {
      case FLASH_TYPEPROGRAM_BYTE :
      {
        /*Program byte (8-bit) at a specified address.*/
        FLASH_Program_Byte(Address, (uint8_t) Data);
 8001df8:	783b      	ldrb	r3, [r7, #0]
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	68b8      	ldr	r0, [r7, #8]
 8001dfe:	f000 f92d 	bl	800205c <FLASH_Program_Byte>
        break;
 8001e02:	e012      	b.n	8001e2a <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_HALFWORD :
      {
        /*Program halfword (16-bit) at a specified address.*/
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001e04:	883b      	ldrh	r3, [r7, #0]
 8001e06:	4619      	mov	r1, r3
 8001e08:	68b8      	ldr	r0, [r7, #8]
 8001e0a:	f000 f901 	bl	8002010 <FLASH_Program_HalfWord>
        break;
 8001e0e:	e00c      	b.n	8001e2a <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_WORD :
      {
        /*Program word (32-bit) at a specified address.*/
        FLASH_Program_Word(Address, (uint32_t) Data);
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	4619      	mov	r1, r3
 8001e14:	68b8      	ldr	r0, [r7, #8]
 8001e16:	f000 f8d5 	bl	8001fc4 <FLASH_Program_Word>
        break;
 8001e1a:	e006      	b.n	8001e2a <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_DOUBLEWORD :
      {
        /*Program double word (64-bit) at a specified address.*/
        FLASH_Program_DoubleWord(Address, Data);
 8001e1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e20:	68b8      	ldr	r0, [r7, #8]
 8001e22:	f000 f899 	bl	8001f58 <FLASH_Program_DoubleWord>
        break;
 8001e26:	e000      	b.n	8001e2a <HAL_FLASH_Program+0x82>
      }
      default :
        break;
 8001e28:	bf00      	nop
    }
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001e2a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001e2e:	f000 f853 	bl	8001ed8 <FLASH_WaitForLastOperation>
 8001e32:	4603      	mov	r3, r0
 8001e34:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8001e36:	4b08      	ldr	r3, [pc, #32]	@ (8001e58 <HAL_FLASH_Program+0xb0>)
 8001e38:	691b      	ldr	r3, [r3, #16]
 8001e3a:	4a07      	ldr	r2, [pc, #28]	@ (8001e58 <HAL_FLASH_Program+0xb0>)
 8001e3c:	f023 0301 	bic.w	r3, r3, #1
 8001e40:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001e42:	4b04      	ldr	r3, [pc, #16]	@ (8001e54 <HAL_FLASH_Program+0xac>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	751a      	strb	r2, [r3, #20]

  return status;
 8001e48:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3718      	adds	r7, #24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	200000c4 	.word	0x200000c4
 8001e58:	40023c00 	.word	0x40023c00

08001e5c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001e62:	2300      	movs	r3, #0
 8001e64:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001e66:	4b0b      	ldr	r3, [pc, #44]	@ (8001e94 <HAL_FLASH_Unlock+0x38>)
 8001e68:	691b      	ldr	r3, [r3, #16]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	da0b      	bge.n	8001e86 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001e6e:	4b09      	ldr	r3, [pc, #36]	@ (8001e94 <HAL_FLASH_Unlock+0x38>)
 8001e70:	4a09      	ldr	r2, [pc, #36]	@ (8001e98 <HAL_FLASH_Unlock+0x3c>)
 8001e72:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001e74:	4b07      	ldr	r3, [pc, #28]	@ (8001e94 <HAL_FLASH_Unlock+0x38>)
 8001e76:	4a09      	ldr	r2, [pc, #36]	@ (8001e9c <HAL_FLASH_Unlock+0x40>)
 8001e78:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001e7a:	4b06      	ldr	r3, [pc, #24]	@ (8001e94 <HAL_FLASH_Unlock+0x38>)
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	da01      	bge.n	8001e86 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001e86:	79fb      	ldrb	r3, [r7, #7]
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr
 8001e94:	40023c00 	.word	0x40023c00
 8001e98:	45670123 	.word	0x45670123
 8001e9c:	cdef89ab 	.word	0xcdef89ab

08001ea0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001ea4:	4b05      	ldr	r3, [pc, #20]	@ (8001ebc <HAL_FLASH_Lock+0x1c>)
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	4a04      	ldr	r2, [pc, #16]	@ (8001ebc <HAL_FLASH_Lock+0x1c>)
 8001eaa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001eae:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr
 8001ebc:	40023c00 	.word	0x40023c00

08001ec0 <HAL_FLASH_GetError>:
  *            @arg FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8001ec4:	4b03      	ldr	r3, [pc, #12]	@ (8001ed4 <HAL_FLASH_GetError+0x14>)
 8001ec6:	699b      	ldr	r3, [r3, #24]
}  
 8001ec8:	4618      	mov	r0, r3
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop
 8001ed4:	200000c4 	.word	0x200000c4

08001ed8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001ee4:	4b1a      	ldr	r3, [pc, #104]	@ (8001f50 <FLASH_WaitForLastOperation+0x78>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	619a      	str	r2, [r3, #24]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001eea:	f7ff fdb5 	bl	8001a58 <HAL_GetTick>
 8001eee:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001ef0:	e010      	b.n	8001f14 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef8:	d00c      	beq.n	8001f14 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d007      	beq.n	8001f10 <FLASH_WaitForLastOperation+0x38>
 8001f00:	f7ff fdaa 	bl	8001a58 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d201      	bcs.n	8001f14 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e019      	b.n	8001f48 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001f14:	4b0f      	ldr	r3, [pc, #60]	@ (8001f54 <FLASH_WaitForLastOperation+0x7c>)
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d1e8      	bne.n	8001ef2 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 8001f20:	4b0c      	ldr	r3, [pc, #48]	@ (8001f54 <FLASH_WaitForLastOperation+0x7c>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d003      	beq.n	8001f34 <FLASH_WaitForLastOperation+0x5c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001f2c:	f000 f8ba 	bl	80020a4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e009      	b.n	8001f48 <FLASH_WaitForLastOperation+0x70>
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001f34:	4b07      	ldr	r3, [pc, #28]	@ (8001f54 <FLASH_WaitForLastOperation+0x7c>)
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	f003 0301 	and.w	r3, r3, #1
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d002      	beq.n	8001f46 <FLASH_WaitForLastOperation+0x6e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001f40:	4b04      	ldr	r3, [pc, #16]	@ (8001f54 <FLASH_WaitForLastOperation+0x7c>)
 8001f42:	2201      	movs	r2, #1
 8001f44:	60da      	str	r2, [r3, #12]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8001f46:	2300      	movs	r3, #0
  
}  
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3710      	adds	r7, #16
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	200000c4 	.word	0x200000c4
 8001f54:	40023c00 	.word	0x40023c00

08001f58 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b085      	sub	sp, #20
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001f64:	4b16      	ldr	r3, [pc, #88]	@ (8001fc0 <FLASH_Program_DoubleWord+0x68>)
 8001f66:	691b      	ldr	r3, [r3, #16]
 8001f68:	4a15      	ldr	r2, [pc, #84]	@ (8001fc0 <FLASH_Program_DoubleWord+0x68>)
 8001f6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f6e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001f70:	4b13      	ldr	r3, [pc, #76]	@ (8001fc0 <FLASH_Program_DoubleWord+0x68>)
 8001f72:	691b      	ldr	r3, [r3, #16]
 8001f74:	4a12      	ldr	r2, [pc, #72]	@ (8001fc0 <FLASH_Program_DoubleWord+0x68>)
 8001f76:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001f7a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001f7c:	4b10      	ldr	r3, [pc, #64]	@ (8001fc0 <FLASH_Program_DoubleWord+0x68>)
 8001f7e:	691b      	ldr	r3, [r3, #16]
 8001f80:	4a0f      	ldr	r2, [pc, #60]	@ (8001fc0 <FLASH_Program_DoubleWord+0x68>)
 8001f82:	f043 0301 	orr.w	r3, r3, #1
 8001f86:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	683a      	ldr	r2, [r7, #0]
 8001f8c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001f8e:	f3bf 8f6f 	isb	sy
}
 8001f92:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001f94:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001f98:	f04f 0200 	mov.w	r2, #0
 8001f9c:	f04f 0300 	mov.w	r3, #0
 8001fa0:	000a      	movs	r2, r1
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	68f9      	ldr	r1, [r7, #12]
 8001fa6:	3104      	adds	r1, #4
 8001fa8:	4613      	mov	r3, r2
 8001faa:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001fac:	f3bf 8f4f 	dsb	sy
}
 8001fb0:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001fb2:	bf00      	nop
 8001fb4:	3714      	adds	r7, #20
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	40023c00 	.word	0x40023c00

08001fc4 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001fce:	4b0f      	ldr	r3, [pc, #60]	@ (800200c <FLASH_Program_Word+0x48>)
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	4a0e      	ldr	r2, [pc, #56]	@ (800200c <FLASH_Program_Word+0x48>)
 8001fd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fd8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001fda:	4b0c      	ldr	r3, [pc, #48]	@ (800200c <FLASH_Program_Word+0x48>)
 8001fdc:	691b      	ldr	r3, [r3, #16]
 8001fde:	4a0b      	ldr	r2, [pc, #44]	@ (800200c <FLASH_Program_Word+0x48>)
 8001fe0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fe4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001fe6:	4b09      	ldr	r3, [pc, #36]	@ (800200c <FLASH_Program_Word+0x48>)
 8001fe8:	691b      	ldr	r3, [r3, #16]
 8001fea:	4a08      	ldr	r2, [pc, #32]	@ (800200c <FLASH_Program_Word+0x48>)
 8001fec:	f043 0301 	orr.w	r3, r3, #1
 8001ff0:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	683a      	ldr	r2, [r7, #0]
 8001ff6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001ff8:	f3bf 8f4f 	dsb	sy
}
 8001ffc:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001ffe:	bf00      	nop
 8002000:	370c      	adds	r7, #12
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	40023c00 	.word	0x40023c00

08002010 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	460b      	mov	r3, r1
 800201a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 800201c:	4b0e      	ldr	r3, [pc, #56]	@ (8002058 <FLASH_Program_HalfWord+0x48>)
 800201e:	691b      	ldr	r3, [r3, #16]
 8002020:	4a0d      	ldr	r2, [pc, #52]	@ (8002058 <FLASH_Program_HalfWord+0x48>)
 8002022:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002026:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002028:	4b0b      	ldr	r3, [pc, #44]	@ (8002058 <FLASH_Program_HalfWord+0x48>)
 800202a:	691b      	ldr	r3, [r3, #16]
 800202c:	4a0a      	ldr	r2, [pc, #40]	@ (8002058 <FLASH_Program_HalfWord+0x48>)
 800202e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002032:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002034:	4b08      	ldr	r3, [pc, #32]	@ (8002058 <FLASH_Program_HalfWord+0x48>)
 8002036:	691b      	ldr	r3, [r3, #16]
 8002038:	4a07      	ldr	r2, [pc, #28]	@ (8002058 <FLASH_Program_HalfWord+0x48>)
 800203a:	f043 0301 	orr.w	r3, r3, #1
 800203e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	887a      	ldrh	r2, [r7, #2]
 8002044:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8002046:	f3bf 8f4f 	dsb	sy
}
 800204a:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr
 8002058:	40023c00 	.word	0x40023c00

0800205c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	460b      	mov	r3, r1
 8002066:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8002068:	4b0d      	ldr	r3, [pc, #52]	@ (80020a0 <FLASH_Program_Byte+0x44>)
 800206a:	691b      	ldr	r3, [r3, #16]
 800206c:	4a0c      	ldr	r2, [pc, #48]	@ (80020a0 <FLASH_Program_Byte+0x44>)
 800206e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002072:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002074:	4b0a      	ldr	r3, [pc, #40]	@ (80020a0 <FLASH_Program_Byte+0x44>)
 8002076:	4a0a      	ldr	r2, [pc, #40]	@ (80020a0 <FLASH_Program_Byte+0x44>)
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800207c:	4b08      	ldr	r3, [pc, #32]	@ (80020a0 <FLASH_Program_Byte+0x44>)
 800207e:	691b      	ldr	r3, [r3, #16]
 8002080:	4a07      	ldr	r2, [pc, #28]	@ (80020a0 <FLASH_Program_Byte+0x44>)
 8002082:	f043 0301 	orr.w	r3, r3, #1
 8002086:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	78fa      	ldrb	r2, [r7, #3]
 800208c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800208e:	f3bf 8f4f 	dsb	sy
}
 8002092:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8002094:	bf00      	nop
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr
 80020a0:	40023c00 	.word	0x40023c00

080020a4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80020a8:	4b21      	ldr	r3, [pc, #132]	@ (8002130 <FLASH_SetErrorCode+0x8c>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	f003 0302 	and.w	r3, r3, #2
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d005      	beq.n	80020c0 <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80020b4:	4b1f      	ldr	r3, [pc, #124]	@ (8002134 <FLASH_SetErrorCode+0x90>)
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	f043 0320 	orr.w	r3, r3, #32
 80020bc:	4a1d      	ldr	r2, [pc, #116]	@ (8002134 <FLASH_SetErrorCode+0x90>)
 80020be:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80020c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002130 <FLASH_SetErrorCode+0x8c>)
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	f003 0310 	and.w	r3, r3, #16
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d005      	beq.n	80020d8 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80020cc:	4b19      	ldr	r3, [pc, #100]	@ (8002134 <FLASH_SetErrorCode+0x90>)
 80020ce:	699b      	ldr	r3, [r3, #24]
 80020d0:	f043 0310 	orr.w	r3, r3, #16
 80020d4:	4a17      	ldr	r2, [pc, #92]	@ (8002134 <FLASH_SetErrorCode+0x90>)
 80020d6:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80020d8:	4b15      	ldr	r3, [pc, #84]	@ (8002130 <FLASH_SetErrorCode+0x8c>)
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	f003 0320 	and.w	r3, r3, #32
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d005      	beq.n	80020f0 <FLASH_SetErrorCode+0x4c>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80020e4:	4b13      	ldr	r3, [pc, #76]	@ (8002134 <FLASH_SetErrorCode+0x90>)
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	f043 0308 	orr.w	r3, r3, #8
 80020ec:	4a11      	ldr	r2, [pc, #68]	@ (8002134 <FLASH_SetErrorCode+0x90>)
 80020ee:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80020f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002130 <FLASH_SetErrorCode+0x8c>)
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d005      	beq.n	8002108 <FLASH_SetErrorCode+0x64>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80020fc:	4b0d      	ldr	r3, [pc, #52]	@ (8002134 <FLASH_SetErrorCode+0x90>)
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	f043 0304 	orr.w	r3, r3, #4
 8002104:	4a0b      	ldr	r2, [pc, #44]	@ (8002134 <FLASH_SetErrorCode+0x90>)
 8002106:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8002108:	4b09      	ldr	r3, [pc, #36]	@ (8002130 <FLASH_SetErrorCode+0x8c>)
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002110:	2b00      	cmp	r3, #0
 8002112:	d005      	beq.n	8002120 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 8002114:	4b07      	ldr	r3, [pc, #28]	@ (8002134 <FLASH_SetErrorCode+0x90>)
 8002116:	699b      	ldr	r3, [r3, #24]
 8002118:	f043 0302 	orr.w	r3, r3, #2
 800211c:	4a05      	ldr	r2, [pc, #20]	@ (8002134 <FLASH_SetErrorCode+0x90>)
 800211e:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8002120:	4b03      	ldr	r3, [pc, #12]	@ (8002130 <FLASH_SetErrorCode+0x8c>)
 8002122:	22f2      	movs	r2, #242	@ 0xf2
 8002124:	60da      	str	r2, [r3, #12]
}
 8002126:	bf00      	nop
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr
 8002130:	40023c00 	.word	0x40023c00
 8002134:	200000c4 	.word	0x200000c4

08002138 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0;
 8002142:	2300      	movs	r3, #0
 8002144:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002146:	4b2f      	ldr	r3, [pc, #188]	@ (8002204 <HAL_FLASHEx_Erase+0xcc>)
 8002148:	7d1b      	ldrb	r3, [r3, #20]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d101      	bne.n	8002152 <HAL_FLASHEx_Erase+0x1a>
 800214e:	2302      	movs	r3, #2
 8002150:	e053      	b.n	80021fa <HAL_FLASHEx_Erase+0xc2>
 8002152:	4b2c      	ldr	r3, [pc, #176]	@ (8002204 <HAL_FLASHEx_Erase+0xcc>)
 8002154:	2201      	movs	r2, #1
 8002156:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002158:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800215c:	f7ff febc 	bl	8001ed8 <FLASH_WaitForLastOperation>
 8002160:	4603      	mov	r3, r0
 8002162:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8002164:	7bfb      	ldrb	r3, [r7, #15]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d143      	bne.n	80021f2 <HAL_FLASHEx_Erase+0xba>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	f04f 32ff 	mov.w	r2, #4294967295
 8002170:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2b01      	cmp	r3, #1
 8002178:	d112      	bne.n	80021a0 <HAL_FLASHEx_Erase+0x68>
    {
      /*Mass erase to be done*/
#if defined (FLASH_OPTCR_nDBANK)      
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
#else
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	68db      	ldr	r3, [r3, #12]
 800217e:	b2db      	uxtb	r3, r3
 8002180:	4618      	mov	r0, r3
 8002182:	f000 f843 	bl	800220c <FLASH_MassErase>
#endif /* FLASH_OPTCR_nDBANK */
                      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002186:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800218a:	f7ff fea5 	bl	8001ed8 <FLASH_WaitForLastOperation>
 800218e:	4603      	mov	r3, r0
 8002190:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8002192:	4b1d      	ldr	r3, [pc, #116]	@ (8002208 <HAL_FLASHEx_Erase+0xd0>)
 8002194:	691b      	ldr	r3, [r3, #16]
 8002196:	4a1c      	ldr	r2, [pc, #112]	@ (8002208 <HAL_FLASHEx_Erase+0xd0>)
 8002198:	f023 0304 	bic.w	r3, r3, #4
 800219c:	6113      	str	r3, [r2, #16]
 800219e:	e028      	b.n	80021f2 <HAL_FLASHEx_Erase+0xba>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	60bb      	str	r3, [r7, #8]
 80021a6:	e01c      	b.n	80021e2 <HAL_FLASHEx_Erase+0xaa>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	4619      	mov	r1, r3
 80021b0:	68b8      	ldr	r0, [r7, #8]
 80021b2:	f000 f851 	bl	8002258 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80021b6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80021ba:	f7ff fe8d 	bl	8001ed8 <FLASH_WaitForLastOperation>
 80021be:	4603      	mov	r3, r0
 80021c0:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER Bit and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 80021c2:	4b11      	ldr	r3, [pc, #68]	@ (8002208 <HAL_FLASHEx_Erase+0xd0>)
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	4a10      	ldr	r2, [pc, #64]	@ (8002208 <HAL_FLASHEx_Erase+0xd0>)
 80021c8:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 80021cc:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 80021ce:	7bfb      	ldrb	r3, [r7, #15]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d003      	beq.n	80021dc <HAL_FLASHEx_Erase+0xa4>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	68ba      	ldr	r2, [r7, #8]
 80021d8:	601a      	str	r2, [r3, #0]
          break;
 80021da:	e00a      	b.n	80021f2 <HAL_FLASHEx_Erase+0xba>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	3301      	adds	r3, #1
 80021e0:	60bb      	str	r3, [r7, #8]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	689a      	ldr	r2, [r3, #8]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	4413      	add	r3, r2
 80021ec:	68ba      	ldr	r2, [r7, #8]
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d3da      	bcc.n	80021a8 <HAL_FLASHEx_Erase+0x70>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80021f2:	4b04      	ldr	r3, [pc, #16]	@ (8002204 <HAL_FLASHEx_Erase+0xcc>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	751a      	strb	r2, [r3, #20]

  return status;
 80021f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3710      	adds	r7, #16
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	200000c4 	.word	0x200000c4
 8002208:	40023c00 	.word	0x40023c00

0800220c <FLASH_MassErase>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 8002216:	4b0f      	ldr	r3, [pc, #60]	@ (8002254 <FLASH_MassErase+0x48>)
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	4a0e      	ldr	r2, [pc, #56]	@ (8002254 <FLASH_MassErase+0x48>)
 800221c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002220:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002222:	4b0c      	ldr	r3, [pc, #48]	@ (8002254 <FLASH_MassErase+0x48>)
 8002224:	691b      	ldr	r3, [r3, #16]
 8002226:	4a0b      	ldr	r2, [pc, #44]	@ (8002254 <FLASH_MassErase+0x48>)
 8002228:	f043 0304 	orr.w	r3, r3, #4
 800222c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 800222e:	4b09      	ldr	r3, [pc, #36]	@ (8002254 <FLASH_MassErase+0x48>)
 8002230:	691a      	ldr	r2, [r3, #16]
 8002232:	79fb      	ldrb	r3, [r7, #7]
 8002234:	021b      	lsls	r3, r3, #8
 8002236:	4313      	orrs	r3, r2
 8002238:	4a06      	ldr	r2, [pc, #24]	@ (8002254 <FLASH_MassErase+0x48>)
 800223a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800223e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8002240:	f3bf 8f4f 	dsb	sy
}
 8002244:	bf00      	nop
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8002246:	bf00      	nop
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	40023c00 	.word	0x40023c00

08002258 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002258:	b480      	push	{r7}
 800225a:	b085      	sub	sp, #20
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	460b      	mov	r3, r1
 8002262:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0;
 8002264:	2300      	movs	r3, #0
 8002266:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002268:	78fb      	ldrb	r3, [r7, #3]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d102      	bne.n	8002274 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800226e:	2300      	movs	r3, #0
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	e010      	b.n	8002296 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002274:	78fb      	ldrb	r3, [r7, #3]
 8002276:	2b01      	cmp	r3, #1
 8002278:	d103      	bne.n	8002282 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800227a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	e009      	b.n	8002296 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8002282:	78fb      	ldrb	r3, [r7, #3]
 8002284:	2b02      	cmp	r3, #2
 8002286:	d103      	bne.n	8002290 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002288:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	e002      	b.n	8002296 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8002290:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002294:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 8002296:	4b15      	ldr	r3, [pc, #84]	@ (80022ec <FLASH_Erase_Sector+0x94>)
 8002298:	691b      	ldr	r3, [r3, #16]
 800229a:	4a14      	ldr	r2, [pc, #80]	@ (80022ec <FLASH_Erase_Sector+0x94>)
 800229c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022a0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80022a2:	4b12      	ldr	r3, [pc, #72]	@ (80022ec <FLASH_Erase_Sector+0x94>)
 80022a4:	691a      	ldr	r2, [r3, #16]
 80022a6:	4911      	ldr	r1, [pc, #68]	@ (80022ec <FLASH_Erase_Sector+0x94>)
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	610b      	str	r3, [r1, #16]
  FLASH->CR &= SECTOR_MASK;
 80022ae:	4b0f      	ldr	r3, [pc, #60]	@ (80022ec <FLASH_Erase_Sector+0x94>)
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	4a0e      	ldr	r2, [pc, #56]	@ (80022ec <FLASH_Erase_Sector+0x94>)
 80022b4:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80022b8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80022ba:	4b0c      	ldr	r3, [pc, #48]	@ (80022ec <FLASH_Erase_Sector+0x94>)
 80022bc:	691a      	ldr	r2, [r3, #16]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	00db      	lsls	r3, r3, #3
 80022c2:	4313      	orrs	r3, r2
 80022c4:	4a09      	ldr	r2, [pc, #36]	@ (80022ec <FLASH_Erase_Sector+0x94>)
 80022c6:	f043 0302 	orr.w	r3, r3, #2
 80022ca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80022cc:	4b07      	ldr	r3, [pc, #28]	@ (80022ec <FLASH_Erase_Sector+0x94>)
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	4a06      	ldr	r2, [pc, #24]	@ (80022ec <FLASH_Erase_Sector+0x94>)
 80022d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022d6:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 80022d8:	f3bf 8f4f 	dsb	sy
}
 80022dc:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80022de:	bf00      	nop
 80022e0:	3714      	adds	r7, #20
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	40023c00 	.word	0x40023c00

080022f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b089      	sub	sp, #36	@ 0x24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80022fa:	2300      	movs	r3, #0
 80022fc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80022fe:	2300      	movs	r3, #0
 8002300:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002302:	2300      	movs	r3, #0
 8002304:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002306:	2300      	movs	r3, #0
 8002308:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800230a:	2300      	movs	r3, #0
 800230c:	61fb      	str	r3, [r7, #28]
 800230e:	e175      	b.n	80025fc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002310:	2201      	movs	r2, #1
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	fa02 f303 	lsl.w	r3, r2, r3
 8002318:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	697a      	ldr	r2, [r7, #20]
 8002320:	4013      	ands	r3, r2
 8002322:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002324:	693a      	ldr	r2, [r7, #16]
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	429a      	cmp	r2, r3
 800232a:	f040 8164 	bne.w	80025f6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f003 0303 	and.w	r3, r3, #3
 8002336:	2b01      	cmp	r3, #1
 8002338:	d005      	beq.n	8002346 <HAL_GPIO_Init+0x56>
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f003 0303 	and.w	r3, r3, #3
 8002342:	2b02      	cmp	r3, #2
 8002344:	d130      	bne.n	80023a8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	005b      	lsls	r3, r3, #1
 8002350:	2203      	movs	r2, #3
 8002352:	fa02 f303 	lsl.w	r3, r2, r3
 8002356:	43db      	mvns	r3, r3
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	4013      	ands	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	68da      	ldr	r2, [r3, #12]
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	fa02 f303 	lsl.w	r3, r2, r3
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	4313      	orrs	r3, r2
 800236e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	69ba      	ldr	r2, [r7, #24]
 8002374:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800237c:	2201      	movs	r2, #1
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	43db      	mvns	r3, r3
 8002386:	69ba      	ldr	r2, [r7, #24]
 8002388:	4013      	ands	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	091b      	lsrs	r3, r3, #4
 8002392:	f003 0201 	and.w	r2, r3, #1
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	4313      	orrs	r3, r2
 80023a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	69ba      	ldr	r2, [r7, #24]
 80023a6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f003 0303 	and.w	r3, r3, #3
 80023b0:	2b03      	cmp	r3, #3
 80023b2:	d017      	beq.n	80023e4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	2203      	movs	r2, #3
 80023c0:	fa02 f303 	lsl.w	r3, r2, r3
 80023c4:	43db      	mvns	r3, r3
 80023c6:	69ba      	ldr	r2, [r7, #24]
 80023c8:	4013      	ands	r3, r2
 80023ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	689a      	ldr	r2, [r3, #8]
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	fa02 f303 	lsl.w	r3, r2, r3
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	4313      	orrs	r3, r2
 80023dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	69ba      	ldr	r2, [r7, #24]
 80023e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f003 0303 	and.w	r3, r3, #3
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d123      	bne.n	8002438 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	08da      	lsrs	r2, r3, #3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	3208      	adds	r2, #8
 80023f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	f003 0307 	and.w	r3, r3, #7
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	220f      	movs	r2, #15
 8002408:	fa02 f303 	lsl.w	r3, r2, r3
 800240c:	43db      	mvns	r3, r3
 800240e:	69ba      	ldr	r2, [r7, #24]
 8002410:	4013      	ands	r3, r2
 8002412:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	691a      	ldr	r2, [r3, #16]
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	f003 0307 	and.w	r3, r3, #7
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	69ba      	ldr	r2, [r7, #24]
 8002426:	4313      	orrs	r3, r2
 8002428:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	08da      	lsrs	r2, r3, #3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	3208      	adds	r2, #8
 8002432:	69b9      	ldr	r1, [r7, #24]
 8002434:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	005b      	lsls	r3, r3, #1
 8002442:	2203      	movs	r2, #3
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	43db      	mvns	r3, r3
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	4013      	ands	r3, r2
 800244e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f003 0203 	and.w	r2, r3, #3
 8002458:	69fb      	ldr	r3, [r7, #28]
 800245a:	005b      	lsls	r3, r3, #1
 800245c:	fa02 f303 	lsl.w	r3, r2, r3
 8002460:	69ba      	ldr	r2, [r7, #24]
 8002462:	4313      	orrs	r3, r2
 8002464:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002474:	2b00      	cmp	r3, #0
 8002476:	f000 80be 	beq.w	80025f6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800247a:	4b66      	ldr	r3, [pc, #408]	@ (8002614 <HAL_GPIO_Init+0x324>)
 800247c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800247e:	4a65      	ldr	r2, [pc, #404]	@ (8002614 <HAL_GPIO_Init+0x324>)
 8002480:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002484:	6453      	str	r3, [r2, #68]	@ 0x44
 8002486:	4b63      	ldr	r3, [pc, #396]	@ (8002614 <HAL_GPIO_Init+0x324>)
 8002488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800248a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002492:	4a61      	ldr	r2, [pc, #388]	@ (8002618 <HAL_GPIO_Init+0x328>)
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	089b      	lsrs	r3, r3, #2
 8002498:	3302      	adds	r3, #2
 800249a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800249e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	f003 0303 	and.w	r3, r3, #3
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	220f      	movs	r2, #15
 80024aa:	fa02 f303 	lsl.w	r3, r2, r3
 80024ae:	43db      	mvns	r3, r3
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	4013      	ands	r3, r2
 80024b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a58      	ldr	r2, [pc, #352]	@ (800261c <HAL_GPIO_Init+0x32c>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d037      	beq.n	800252e <HAL_GPIO_Init+0x23e>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a57      	ldr	r2, [pc, #348]	@ (8002620 <HAL_GPIO_Init+0x330>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d031      	beq.n	800252a <HAL_GPIO_Init+0x23a>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a56      	ldr	r2, [pc, #344]	@ (8002624 <HAL_GPIO_Init+0x334>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d02b      	beq.n	8002526 <HAL_GPIO_Init+0x236>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a55      	ldr	r2, [pc, #340]	@ (8002628 <HAL_GPIO_Init+0x338>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d025      	beq.n	8002522 <HAL_GPIO_Init+0x232>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a54      	ldr	r2, [pc, #336]	@ (800262c <HAL_GPIO_Init+0x33c>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d01f      	beq.n	800251e <HAL_GPIO_Init+0x22e>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a53      	ldr	r2, [pc, #332]	@ (8002630 <HAL_GPIO_Init+0x340>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d019      	beq.n	800251a <HAL_GPIO_Init+0x22a>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a52      	ldr	r2, [pc, #328]	@ (8002634 <HAL_GPIO_Init+0x344>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d013      	beq.n	8002516 <HAL_GPIO_Init+0x226>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a51      	ldr	r2, [pc, #324]	@ (8002638 <HAL_GPIO_Init+0x348>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d00d      	beq.n	8002512 <HAL_GPIO_Init+0x222>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a50      	ldr	r2, [pc, #320]	@ (800263c <HAL_GPIO_Init+0x34c>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d007      	beq.n	800250e <HAL_GPIO_Init+0x21e>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a4f      	ldr	r2, [pc, #316]	@ (8002640 <HAL_GPIO_Init+0x350>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d101      	bne.n	800250a <HAL_GPIO_Init+0x21a>
 8002506:	2309      	movs	r3, #9
 8002508:	e012      	b.n	8002530 <HAL_GPIO_Init+0x240>
 800250a:	230a      	movs	r3, #10
 800250c:	e010      	b.n	8002530 <HAL_GPIO_Init+0x240>
 800250e:	2308      	movs	r3, #8
 8002510:	e00e      	b.n	8002530 <HAL_GPIO_Init+0x240>
 8002512:	2307      	movs	r3, #7
 8002514:	e00c      	b.n	8002530 <HAL_GPIO_Init+0x240>
 8002516:	2306      	movs	r3, #6
 8002518:	e00a      	b.n	8002530 <HAL_GPIO_Init+0x240>
 800251a:	2305      	movs	r3, #5
 800251c:	e008      	b.n	8002530 <HAL_GPIO_Init+0x240>
 800251e:	2304      	movs	r3, #4
 8002520:	e006      	b.n	8002530 <HAL_GPIO_Init+0x240>
 8002522:	2303      	movs	r3, #3
 8002524:	e004      	b.n	8002530 <HAL_GPIO_Init+0x240>
 8002526:	2302      	movs	r3, #2
 8002528:	e002      	b.n	8002530 <HAL_GPIO_Init+0x240>
 800252a:	2301      	movs	r3, #1
 800252c:	e000      	b.n	8002530 <HAL_GPIO_Init+0x240>
 800252e:	2300      	movs	r3, #0
 8002530:	69fa      	ldr	r2, [r7, #28]
 8002532:	f002 0203 	and.w	r2, r2, #3
 8002536:	0092      	lsls	r2, r2, #2
 8002538:	4093      	lsls	r3, r2
 800253a:	69ba      	ldr	r2, [r7, #24]
 800253c:	4313      	orrs	r3, r2
 800253e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002540:	4935      	ldr	r1, [pc, #212]	@ (8002618 <HAL_GPIO_Init+0x328>)
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	089b      	lsrs	r3, r3, #2
 8002546:	3302      	adds	r3, #2
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800254e:	4b3d      	ldr	r3, [pc, #244]	@ (8002644 <HAL_GPIO_Init+0x354>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	43db      	mvns	r3, r3
 8002558:	69ba      	ldr	r2, [r7, #24]
 800255a:	4013      	ands	r3, r2
 800255c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d003      	beq.n	8002572 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800256a:	69ba      	ldr	r2, [r7, #24]
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	4313      	orrs	r3, r2
 8002570:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002572:	4a34      	ldr	r2, [pc, #208]	@ (8002644 <HAL_GPIO_Init+0x354>)
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002578:	4b32      	ldr	r3, [pc, #200]	@ (8002644 <HAL_GPIO_Init+0x354>)
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	43db      	mvns	r3, r3
 8002582:	69ba      	ldr	r2, [r7, #24]
 8002584:	4013      	ands	r3, r2
 8002586:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d003      	beq.n	800259c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	4313      	orrs	r3, r2
 800259a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800259c:	4a29      	ldr	r2, [pc, #164]	@ (8002644 <HAL_GPIO_Init+0x354>)
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025a2:	4b28      	ldr	r3, [pc, #160]	@ (8002644 <HAL_GPIO_Init+0x354>)
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	43db      	mvns	r3, r3
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	4013      	ands	r3, r2
 80025b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d003      	beq.n	80025c6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80025be:	69ba      	ldr	r2, [r7, #24]
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025c6:	4a1f      	ldr	r2, [pc, #124]	@ (8002644 <HAL_GPIO_Init+0x354>)
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002644 <HAL_GPIO_Init+0x354>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	43db      	mvns	r3, r3
 80025d6:	69ba      	ldr	r2, [r7, #24]
 80025d8:	4013      	ands	r3, r2
 80025da:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d003      	beq.n	80025f0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80025e8:	69ba      	ldr	r2, [r7, #24]
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025f0:	4a14      	ldr	r2, [pc, #80]	@ (8002644 <HAL_GPIO_Init+0x354>)
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	3301      	adds	r3, #1
 80025fa:	61fb      	str	r3, [r7, #28]
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	2b0f      	cmp	r3, #15
 8002600:	f67f ae86 	bls.w	8002310 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002604:	bf00      	nop
 8002606:	bf00      	nop
 8002608:	3724      	adds	r7, #36	@ 0x24
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	40023800 	.word	0x40023800
 8002618:	40013800 	.word	0x40013800
 800261c:	40020000 	.word	0x40020000
 8002620:	40020400 	.word	0x40020400
 8002624:	40020800 	.word	0x40020800
 8002628:	40020c00 	.word	0x40020c00
 800262c:	40021000 	.word	0x40021000
 8002630:	40021400 	.word	0x40021400
 8002634:	40021800 	.word	0x40021800
 8002638:	40021c00 	.word	0x40021c00
 800263c:	40022000 	.word	0x40022000
 8002640:	40022400 	.word	0x40022400
 8002644:	40013c00 	.word	0x40013c00

08002648 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002648:	b480      	push	{r7}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	460b      	mov	r3, r1
 8002652:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	691a      	ldr	r2, [r3, #16]
 8002658:	887b      	ldrh	r3, [r7, #2]
 800265a:	4013      	ands	r3, r2
 800265c:	2b00      	cmp	r3, #0
 800265e:	d002      	beq.n	8002666 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002660:	2301      	movs	r3, #1
 8002662:	73fb      	strb	r3, [r7, #15]
 8002664:	e001      	b.n	800266a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002666:	2300      	movs	r3, #0
 8002668:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800266a:	7bfb      	ldrb	r3, [r7, #15]
}
 800266c:	4618      	mov	r0, r3
 800266e:	3714      	adds	r7, #20
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	460b      	mov	r3, r1
 8002682:	807b      	strh	r3, [r7, #2]
 8002684:	4613      	mov	r3, r2
 8002686:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002688:	787b      	ldrb	r3, [r7, #1]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d003      	beq.n	8002696 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800268e:	887a      	ldrh	r2, [r7, #2]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002694:	e003      	b.n	800269e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002696:	887b      	ldrh	r3, [r7, #2]
 8002698:	041a      	lsls	r2, r3, #16
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	619a      	str	r2, [r3, #24]
}
 800269e:	bf00      	nop
 80026a0:	370c      	adds	r7, #12
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr

080026aa <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026aa:	b480      	push	{r7}
 80026ac:	b085      	sub	sp, #20
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
 80026b2:	460b      	mov	r3, r1
 80026b4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	695b      	ldr	r3, [r3, #20]
 80026ba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80026bc:	887a      	ldrh	r2, [r7, #2]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	4013      	ands	r3, r2
 80026c2:	041a      	lsls	r2, r3, #16
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	43d9      	mvns	r1, r3
 80026c8:	887b      	ldrh	r3, [r7, #2]
 80026ca:	400b      	ands	r3, r1
 80026cc:	431a      	orrs	r2, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	619a      	str	r2, [r3, #24]
}
 80026d2:	bf00      	nop
 80026d4:	3714      	adds	r7, #20
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
	...

080026e0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b086      	sub	sp, #24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80026e8:	2300      	movs	r3, #0
 80026ea:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d101      	bne.n	80026f6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e291      	b.n	8002c1a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0301 	and.w	r3, r3, #1
 80026fe:	2b00      	cmp	r3, #0
 8002700:	f000 8087 	beq.w	8002812 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002704:	4b96      	ldr	r3, [pc, #600]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f003 030c 	and.w	r3, r3, #12
 800270c:	2b04      	cmp	r3, #4
 800270e:	d00c      	beq.n	800272a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002710:	4b93      	ldr	r3, [pc, #588]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	f003 030c 	and.w	r3, r3, #12
 8002718:	2b08      	cmp	r3, #8
 800271a:	d112      	bne.n	8002742 <HAL_RCC_OscConfig+0x62>
 800271c:	4b90      	ldr	r3, [pc, #576]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002724:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002728:	d10b      	bne.n	8002742 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800272a:	4b8d      	ldr	r3, [pc, #564]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d06c      	beq.n	8002810 <HAL_RCC_OscConfig+0x130>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d168      	bne.n	8002810 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e26b      	b.n	8002c1a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800274a:	d106      	bne.n	800275a <HAL_RCC_OscConfig+0x7a>
 800274c:	4b84      	ldr	r3, [pc, #528]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a83      	ldr	r2, [pc, #524]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 8002752:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002756:	6013      	str	r3, [r2, #0]
 8002758:	e02e      	b.n	80027b8 <HAL_RCC_OscConfig+0xd8>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d10c      	bne.n	800277c <HAL_RCC_OscConfig+0x9c>
 8002762:	4b7f      	ldr	r3, [pc, #508]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a7e      	ldr	r2, [pc, #504]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 8002768:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800276c:	6013      	str	r3, [r2, #0]
 800276e:	4b7c      	ldr	r3, [pc, #496]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a7b      	ldr	r2, [pc, #492]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 8002774:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002778:	6013      	str	r3, [r2, #0]
 800277a:	e01d      	b.n	80027b8 <HAL_RCC_OscConfig+0xd8>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002784:	d10c      	bne.n	80027a0 <HAL_RCC_OscConfig+0xc0>
 8002786:	4b76      	ldr	r3, [pc, #472]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a75      	ldr	r2, [pc, #468]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 800278c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002790:	6013      	str	r3, [r2, #0]
 8002792:	4b73      	ldr	r3, [pc, #460]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a72      	ldr	r2, [pc, #456]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 8002798:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800279c:	6013      	str	r3, [r2, #0]
 800279e:	e00b      	b.n	80027b8 <HAL_RCC_OscConfig+0xd8>
 80027a0:	4b6f      	ldr	r3, [pc, #444]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a6e      	ldr	r2, [pc, #440]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 80027a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027aa:	6013      	str	r3, [r2, #0]
 80027ac:	4b6c      	ldr	r3, [pc, #432]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a6b      	ldr	r2, [pc, #428]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 80027b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d013      	beq.n	80027e8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c0:	f7ff f94a 	bl	8001a58 <HAL_GetTick>
 80027c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027c6:	e008      	b.n	80027da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027c8:	f7ff f946 	bl	8001a58 <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	2b64      	cmp	r3, #100	@ 0x64
 80027d4:	d901      	bls.n	80027da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e21f      	b.n	8002c1a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027da:	4b61      	ldr	r3, [pc, #388]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d0f0      	beq.n	80027c8 <HAL_RCC_OscConfig+0xe8>
 80027e6:	e014      	b.n	8002812 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027e8:	f7ff f936 	bl	8001a58 <HAL_GetTick>
 80027ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027ee:	e008      	b.n	8002802 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027f0:	f7ff f932 	bl	8001a58 <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	2b64      	cmp	r3, #100	@ 0x64
 80027fc:	d901      	bls.n	8002802 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	e20b      	b.n	8002c1a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002802:	4b57      	ldr	r3, [pc, #348]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d1f0      	bne.n	80027f0 <HAL_RCC_OscConfig+0x110>
 800280e:	e000      	b.n	8002812 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002810:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0302 	and.w	r3, r3, #2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d069      	beq.n	80028f2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800281e:	4b50      	ldr	r3, [pc, #320]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	f003 030c 	and.w	r3, r3, #12
 8002826:	2b00      	cmp	r3, #0
 8002828:	d00b      	beq.n	8002842 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800282a:	4b4d      	ldr	r3, [pc, #308]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f003 030c 	and.w	r3, r3, #12
 8002832:	2b08      	cmp	r3, #8
 8002834:	d11c      	bne.n	8002870 <HAL_RCC_OscConfig+0x190>
 8002836:	4b4a      	ldr	r3, [pc, #296]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d116      	bne.n	8002870 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002842:	4b47      	ldr	r3, [pc, #284]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0302 	and.w	r3, r3, #2
 800284a:	2b00      	cmp	r3, #0
 800284c:	d005      	beq.n	800285a <HAL_RCC_OscConfig+0x17a>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	2b01      	cmp	r3, #1
 8002854:	d001      	beq.n	800285a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e1df      	b.n	8002c1a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800285a:	4b41      	ldr	r3, [pc, #260]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	691b      	ldr	r3, [r3, #16]
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	493d      	ldr	r1, [pc, #244]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 800286a:	4313      	orrs	r3, r2
 800286c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800286e:	e040      	b.n	80028f2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d023      	beq.n	80028c0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002878:	4b39      	ldr	r3, [pc, #228]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a38      	ldr	r2, [pc, #224]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 800287e:	f043 0301 	orr.w	r3, r3, #1
 8002882:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002884:	f7ff f8e8 	bl	8001a58 <HAL_GetTick>
 8002888:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800288a:	e008      	b.n	800289e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800288c:	f7ff f8e4 	bl	8001a58 <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	2b02      	cmp	r3, #2
 8002898:	d901      	bls.n	800289e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e1bd      	b.n	8002c1a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800289e:	4b30      	ldr	r3, [pc, #192]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d0f0      	beq.n	800288c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028aa:	4b2d      	ldr	r3, [pc, #180]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	691b      	ldr	r3, [r3, #16]
 80028b6:	00db      	lsls	r3, r3, #3
 80028b8:	4929      	ldr	r1, [pc, #164]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	600b      	str	r3, [r1, #0]
 80028be:	e018      	b.n	80028f2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028c0:	4b27      	ldr	r3, [pc, #156]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a26      	ldr	r2, [pc, #152]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 80028c6:	f023 0301 	bic.w	r3, r3, #1
 80028ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028cc:	f7ff f8c4 	bl	8001a58 <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028d4:	f7ff f8c0 	bl	8001a58 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e199      	b.n	8002c1a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028e6:	4b1e      	ldr	r3, [pc, #120]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d1f0      	bne.n	80028d4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0308 	and.w	r3, r3, #8
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d038      	beq.n	8002970 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	695b      	ldr	r3, [r3, #20]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d019      	beq.n	800293a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002906:	4b16      	ldr	r3, [pc, #88]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 8002908:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800290a:	4a15      	ldr	r2, [pc, #84]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 800290c:	f043 0301 	orr.w	r3, r3, #1
 8002910:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002912:	f7ff f8a1 	bl	8001a58 <HAL_GetTick>
 8002916:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002918:	e008      	b.n	800292c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800291a:	f7ff f89d 	bl	8001a58 <HAL_GetTick>
 800291e:	4602      	mov	r2, r0
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	1ad3      	subs	r3, r2, r3
 8002924:	2b02      	cmp	r3, #2
 8002926:	d901      	bls.n	800292c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002928:	2303      	movs	r3, #3
 800292a:	e176      	b.n	8002c1a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800292c:	4b0c      	ldr	r3, [pc, #48]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 800292e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002930:	f003 0302 	and.w	r3, r3, #2
 8002934:	2b00      	cmp	r3, #0
 8002936:	d0f0      	beq.n	800291a <HAL_RCC_OscConfig+0x23a>
 8002938:	e01a      	b.n	8002970 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800293a:	4b09      	ldr	r3, [pc, #36]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 800293c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800293e:	4a08      	ldr	r2, [pc, #32]	@ (8002960 <HAL_RCC_OscConfig+0x280>)
 8002940:	f023 0301 	bic.w	r3, r3, #1
 8002944:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002946:	f7ff f887 	bl	8001a58 <HAL_GetTick>
 800294a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800294c:	e00a      	b.n	8002964 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800294e:	f7ff f883 	bl	8001a58 <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	2b02      	cmp	r3, #2
 800295a:	d903      	bls.n	8002964 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e15c      	b.n	8002c1a <HAL_RCC_OscConfig+0x53a>
 8002960:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002964:	4b91      	ldr	r3, [pc, #580]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002966:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d1ee      	bne.n	800294e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0304 	and.w	r3, r3, #4
 8002978:	2b00      	cmp	r3, #0
 800297a:	f000 80a4 	beq.w	8002ac6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800297e:	4b8b      	ldr	r3, [pc, #556]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002982:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d10d      	bne.n	80029a6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800298a:	4b88      	ldr	r3, [pc, #544]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 800298c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298e:	4a87      	ldr	r2, [pc, #540]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002990:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002994:	6413      	str	r3, [r2, #64]	@ 0x40
 8002996:	4b85      	ldr	r3, [pc, #532]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800299e:	60bb      	str	r3, [r7, #8]
 80029a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029a2:	2301      	movs	r3, #1
 80029a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029a6:	4b82      	ldr	r3, [pc, #520]	@ (8002bb0 <HAL_RCC_OscConfig+0x4d0>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d118      	bne.n	80029e4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80029b2:	4b7f      	ldr	r3, [pc, #508]	@ (8002bb0 <HAL_RCC_OscConfig+0x4d0>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a7e      	ldr	r2, [pc, #504]	@ (8002bb0 <HAL_RCC_OscConfig+0x4d0>)
 80029b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029be:	f7ff f84b 	bl	8001a58 <HAL_GetTick>
 80029c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029c4:	e008      	b.n	80029d8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029c6:	f7ff f847 	bl	8001a58 <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	2b64      	cmp	r3, #100	@ 0x64
 80029d2:	d901      	bls.n	80029d8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80029d4:	2303      	movs	r3, #3
 80029d6:	e120      	b.n	8002c1a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029d8:	4b75      	ldr	r3, [pc, #468]	@ (8002bb0 <HAL_RCC_OscConfig+0x4d0>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d0f0      	beq.n	80029c6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d106      	bne.n	80029fa <HAL_RCC_OscConfig+0x31a>
 80029ec:	4b6f      	ldr	r3, [pc, #444]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 80029ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029f0:	4a6e      	ldr	r2, [pc, #440]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 80029f2:	f043 0301 	orr.w	r3, r3, #1
 80029f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80029f8:	e02d      	b.n	8002a56 <HAL_RCC_OscConfig+0x376>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d10c      	bne.n	8002a1c <HAL_RCC_OscConfig+0x33c>
 8002a02:	4b6a      	ldr	r3, [pc, #424]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a06:	4a69      	ldr	r2, [pc, #420]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002a08:	f023 0301 	bic.w	r3, r3, #1
 8002a0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a0e:	4b67      	ldr	r3, [pc, #412]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a12:	4a66      	ldr	r2, [pc, #408]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002a14:	f023 0304 	bic.w	r3, r3, #4
 8002a18:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a1a:	e01c      	b.n	8002a56 <HAL_RCC_OscConfig+0x376>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	2b05      	cmp	r3, #5
 8002a22:	d10c      	bne.n	8002a3e <HAL_RCC_OscConfig+0x35e>
 8002a24:	4b61      	ldr	r3, [pc, #388]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002a26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a28:	4a60      	ldr	r2, [pc, #384]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002a2a:	f043 0304 	orr.w	r3, r3, #4
 8002a2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a30:	4b5e      	ldr	r3, [pc, #376]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002a32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a34:	4a5d      	ldr	r2, [pc, #372]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002a36:	f043 0301 	orr.w	r3, r3, #1
 8002a3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a3c:	e00b      	b.n	8002a56 <HAL_RCC_OscConfig+0x376>
 8002a3e:	4b5b      	ldr	r3, [pc, #364]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a42:	4a5a      	ldr	r2, [pc, #360]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002a44:	f023 0301 	bic.w	r3, r3, #1
 8002a48:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a4a:	4b58      	ldr	r3, [pc, #352]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a4e:	4a57      	ldr	r2, [pc, #348]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002a50:	f023 0304 	bic.w	r3, r3, #4
 8002a54:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d015      	beq.n	8002a8a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a5e:	f7fe fffb 	bl	8001a58 <HAL_GetTick>
 8002a62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a64:	e00a      	b.n	8002a7c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a66:	f7fe fff7 	bl	8001a58 <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d901      	bls.n	8002a7c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e0ce      	b.n	8002c1a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a7c:	4b4b      	ldr	r3, [pc, #300]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a80:	f003 0302 	and.w	r3, r3, #2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d0ee      	beq.n	8002a66 <HAL_RCC_OscConfig+0x386>
 8002a88:	e014      	b.n	8002ab4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a8a:	f7fe ffe5 	bl	8001a58 <HAL_GetTick>
 8002a8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a90:	e00a      	b.n	8002aa8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a92:	f7fe ffe1 	bl	8001a58 <HAL_GetTick>
 8002a96:	4602      	mov	r2, r0
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d901      	bls.n	8002aa8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e0b8      	b.n	8002c1a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aa8:	4b40      	ldr	r3, [pc, #256]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002aaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1ee      	bne.n	8002a92 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ab4:	7dfb      	ldrb	r3, [r7, #23]
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d105      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002aba:	4b3c      	ldr	r3, [pc, #240]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002abe:	4a3b      	ldr	r2, [pc, #236]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002ac0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ac4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	699b      	ldr	r3, [r3, #24]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 80a4 	beq.w	8002c18 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ad0:	4b36      	ldr	r3, [pc, #216]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f003 030c 	and.w	r3, r3, #12
 8002ad8:	2b08      	cmp	r3, #8
 8002ada:	d06b      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	699b      	ldr	r3, [r3, #24]
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	d149      	bne.n	8002b78 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ae4:	4b31      	ldr	r3, [pc, #196]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a30      	ldr	r2, [pc, #192]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002aea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002aee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af0:	f7fe ffb2 	bl	8001a58 <HAL_GetTick>
 8002af4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002af6:	e008      	b.n	8002b0a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002af8:	f7fe ffae 	bl	8001a58 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e087      	b.n	8002c1a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b0a:	4b28      	ldr	r3, [pc, #160]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d1f0      	bne.n	8002af8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	69da      	ldr	r2, [r3, #28]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a1b      	ldr	r3, [r3, #32]
 8002b1e:	431a      	orrs	r2, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b24:	019b      	lsls	r3, r3, #6
 8002b26:	431a      	orrs	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b2c:	085b      	lsrs	r3, r3, #1
 8002b2e:	3b01      	subs	r3, #1
 8002b30:	041b      	lsls	r3, r3, #16
 8002b32:	431a      	orrs	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b38:	061b      	lsls	r3, r3, #24
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	4a1b      	ldr	r2, [pc, #108]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002b3e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002b42:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b44:	4b19      	ldr	r3, [pc, #100]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a18      	ldr	r2, [pc, #96]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002b4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b50:	f7fe ff82 	bl	8001a58 <HAL_GetTick>
 8002b54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b56:	e008      	b.n	8002b6a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b58:	f7fe ff7e 	bl	8001a58 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d901      	bls.n	8002b6a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e057      	b.n	8002c1a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b6a:	4b10      	ldr	r3, [pc, #64]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d0f0      	beq.n	8002b58 <HAL_RCC_OscConfig+0x478>
 8002b76:	e04f      	b.n	8002c18 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b78:	4b0c      	ldr	r3, [pc, #48]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a0b      	ldr	r2, [pc, #44]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002b7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b84:	f7fe ff68 	bl	8001a58 <HAL_GetTick>
 8002b88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b8a:	e008      	b.n	8002b9e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b8c:	f7fe ff64 	bl	8001a58 <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d901      	bls.n	8002b9e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e03d      	b.n	8002c1a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b9e:	4b03      	ldr	r3, [pc, #12]	@ (8002bac <HAL_RCC_OscConfig+0x4cc>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d1f0      	bne.n	8002b8c <HAL_RCC_OscConfig+0x4ac>
 8002baa:	e035      	b.n	8002c18 <HAL_RCC_OscConfig+0x538>
 8002bac:	40023800 	.word	0x40023800
 8002bb0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002bb4:	4b1b      	ldr	r3, [pc, #108]	@ (8002c24 <HAL_RCC_OscConfig+0x544>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	699b      	ldr	r3, [r3, #24]
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d028      	beq.n	8002c14 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d121      	bne.n	8002c14 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d11a      	bne.n	8002c14 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bde:	68fa      	ldr	r2, [r7, #12]
 8002be0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002be4:	4013      	ands	r3, r2
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002bea:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d111      	bne.n	8002c14 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bfa:	085b      	lsrs	r3, r3, #1
 8002bfc:	3b01      	subs	r3, #1
 8002bfe:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d107      	bne.n	8002c14 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c0e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d001      	beq.n	8002c18 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e000      	b.n	8002c1a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3718      	adds	r7, #24
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	40023800 	.word	0x40023800

08002c28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002c32:	2300      	movs	r3, #0
 8002c34:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d101      	bne.n	8002c40 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e0d0      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c40:	4b6a      	ldr	r3, [pc, #424]	@ (8002dec <HAL_RCC_ClockConfig+0x1c4>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 030f 	and.w	r3, r3, #15
 8002c48:	683a      	ldr	r2, [r7, #0]
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d910      	bls.n	8002c70 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c4e:	4b67      	ldr	r3, [pc, #412]	@ (8002dec <HAL_RCC_ClockConfig+0x1c4>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f023 020f 	bic.w	r2, r3, #15
 8002c56:	4965      	ldr	r1, [pc, #404]	@ (8002dec <HAL_RCC_ClockConfig+0x1c4>)
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c5e:	4b63      	ldr	r3, [pc, #396]	@ (8002dec <HAL_RCC_ClockConfig+0x1c4>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 030f 	and.w	r3, r3, #15
 8002c66:	683a      	ldr	r2, [r7, #0]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d001      	beq.n	8002c70 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e0b8      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d020      	beq.n	8002cbe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 0304 	and.w	r3, r3, #4
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d005      	beq.n	8002c94 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c88:	4b59      	ldr	r3, [pc, #356]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	4a58      	ldr	r2, [pc, #352]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002c8e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002c92:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0308 	and.w	r3, r3, #8
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d005      	beq.n	8002cac <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ca0:	4b53      	ldr	r3, [pc, #332]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	4a52      	ldr	r2, [pc, #328]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002ca6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002caa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cac:	4b50      	ldr	r3, [pc, #320]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	494d      	ldr	r1, [pc, #308]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d040      	beq.n	8002d4c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d107      	bne.n	8002ce2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cd2:	4b47      	ldr	r3, [pc, #284]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d115      	bne.n	8002d0a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e07f      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d107      	bne.n	8002cfa <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cea:	4b41      	ldr	r3, [pc, #260]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d109      	bne.n	8002d0a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e073      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cfa:	4b3d      	ldr	r3, [pc, #244]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d101      	bne.n	8002d0a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e06b      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d0a:	4b39      	ldr	r3, [pc, #228]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	f023 0203 	bic.w	r2, r3, #3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	4936      	ldr	r1, [pc, #216]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d1c:	f7fe fe9c 	bl	8001a58 <HAL_GetTick>
 8002d20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d22:	e00a      	b.n	8002d3a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d24:	f7fe fe98 	bl	8001a58 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d901      	bls.n	8002d3a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e053      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d3a:	4b2d      	ldr	r3, [pc, #180]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	f003 020c 	and.w	r2, r3, #12
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d1eb      	bne.n	8002d24 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d4c:	4b27      	ldr	r3, [pc, #156]	@ (8002dec <HAL_RCC_ClockConfig+0x1c4>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 030f 	and.w	r3, r3, #15
 8002d54:	683a      	ldr	r2, [r7, #0]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d210      	bcs.n	8002d7c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d5a:	4b24      	ldr	r3, [pc, #144]	@ (8002dec <HAL_RCC_ClockConfig+0x1c4>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f023 020f 	bic.w	r2, r3, #15
 8002d62:	4922      	ldr	r1, [pc, #136]	@ (8002dec <HAL_RCC_ClockConfig+0x1c4>)
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	4313      	orrs	r3, r2
 8002d68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d6a:	4b20      	ldr	r3, [pc, #128]	@ (8002dec <HAL_RCC_ClockConfig+0x1c4>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 030f 	and.w	r3, r3, #15
 8002d72:	683a      	ldr	r2, [r7, #0]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d001      	beq.n	8002d7c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e032      	b.n	8002de2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0304 	and.w	r3, r3, #4
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d008      	beq.n	8002d9a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d88:	4b19      	ldr	r3, [pc, #100]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	4916      	ldr	r1, [pc, #88]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002d96:	4313      	orrs	r3, r2
 8002d98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0308 	and.w	r3, r3, #8
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d009      	beq.n	8002dba <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002da6:	4b12      	ldr	r3, [pc, #72]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	691b      	ldr	r3, [r3, #16]
 8002db2:	00db      	lsls	r3, r3, #3
 8002db4:	490e      	ldr	r1, [pc, #56]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002dba:	f000 f821 	bl	8002e00 <HAL_RCC_GetSysClockFreq>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8002df0 <HAL_RCC_ClockConfig+0x1c8>)
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	091b      	lsrs	r3, r3, #4
 8002dc6:	f003 030f 	and.w	r3, r3, #15
 8002dca:	490a      	ldr	r1, [pc, #40]	@ (8002df4 <HAL_RCC_ClockConfig+0x1cc>)
 8002dcc:	5ccb      	ldrb	r3, [r1, r3]
 8002dce:	fa22 f303 	lsr.w	r3, r2, r3
 8002dd2:	4a09      	ldr	r2, [pc, #36]	@ (8002df8 <HAL_RCC_ClockConfig+0x1d0>)
 8002dd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002dd6:	4b09      	ldr	r3, [pc, #36]	@ (8002dfc <HAL_RCC_ClockConfig+0x1d4>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7fe fdf8 	bl	80019d0 <HAL_InitTick>

  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	40023c00 	.word	0x40023c00
 8002df0:	40023800 	.word	0x40023800
 8002df4:	08007c70 	.word	0x08007c70
 8002df8:	20000000 	.word	0x20000000
 8002dfc:	20000004 	.word	0x20000004

08002e00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e04:	b090      	sub	sp, #64	@ 0x40
 8002e06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e10:	2300      	movs	r3, #0
 8002e12:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8002e14:	2300      	movs	r3, #0
 8002e16:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e18:	4b59      	ldr	r3, [pc, #356]	@ (8002f80 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f003 030c 	and.w	r3, r3, #12
 8002e20:	2b08      	cmp	r3, #8
 8002e22:	d00d      	beq.n	8002e40 <HAL_RCC_GetSysClockFreq+0x40>
 8002e24:	2b08      	cmp	r3, #8
 8002e26:	f200 80a1 	bhi.w	8002f6c <HAL_RCC_GetSysClockFreq+0x16c>
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d002      	beq.n	8002e34 <HAL_RCC_GetSysClockFreq+0x34>
 8002e2e:	2b04      	cmp	r3, #4
 8002e30:	d003      	beq.n	8002e3a <HAL_RCC_GetSysClockFreq+0x3a>
 8002e32:	e09b      	b.n	8002f6c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e34:	4b53      	ldr	r3, [pc, #332]	@ (8002f84 <HAL_RCC_GetSysClockFreq+0x184>)
 8002e36:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002e38:	e09b      	b.n	8002f72 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e3a:	4b53      	ldr	r3, [pc, #332]	@ (8002f88 <HAL_RCC_GetSysClockFreq+0x188>)
 8002e3c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002e3e:	e098      	b.n	8002f72 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e40:	4b4f      	ldr	r3, [pc, #316]	@ (8002f80 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e48:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002e4a:	4b4d      	ldr	r3, [pc, #308]	@ (8002f80 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d028      	beq.n	8002ea8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e56:	4b4a      	ldr	r3, [pc, #296]	@ (8002f80 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	099b      	lsrs	r3, r3, #6
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	623b      	str	r3, [r7, #32]
 8002e60:	627a      	str	r2, [r7, #36]	@ 0x24
 8002e62:	6a3b      	ldr	r3, [r7, #32]
 8002e64:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002e68:	2100      	movs	r1, #0
 8002e6a:	4b47      	ldr	r3, [pc, #284]	@ (8002f88 <HAL_RCC_GetSysClockFreq+0x188>)
 8002e6c:	fb03 f201 	mul.w	r2, r3, r1
 8002e70:	2300      	movs	r3, #0
 8002e72:	fb00 f303 	mul.w	r3, r0, r3
 8002e76:	4413      	add	r3, r2
 8002e78:	4a43      	ldr	r2, [pc, #268]	@ (8002f88 <HAL_RCC_GetSysClockFreq+0x188>)
 8002e7a:	fba0 1202 	umull	r1, r2, r0, r2
 8002e7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e80:	460a      	mov	r2, r1
 8002e82:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002e84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e86:	4413      	add	r3, r2
 8002e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	61bb      	str	r3, [r7, #24]
 8002e90:	61fa      	str	r2, [r7, #28]
 8002e92:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e96:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002e9a:	f7fd f9b5 	bl	8000208 <__aeabi_uldivmod>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ea6:	e053      	b.n	8002f50 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ea8:	4b35      	ldr	r3, [pc, #212]	@ (8002f80 <HAL_RCC_GetSysClockFreq+0x180>)
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	099b      	lsrs	r3, r3, #6
 8002eae:	2200      	movs	r2, #0
 8002eb0:	613b      	str	r3, [r7, #16]
 8002eb2:	617a      	str	r2, [r7, #20]
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002eba:	f04f 0b00 	mov.w	fp, #0
 8002ebe:	4652      	mov	r2, sl
 8002ec0:	465b      	mov	r3, fp
 8002ec2:	f04f 0000 	mov.w	r0, #0
 8002ec6:	f04f 0100 	mov.w	r1, #0
 8002eca:	0159      	lsls	r1, r3, #5
 8002ecc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ed0:	0150      	lsls	r0, r2, #5
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	ebb2 080a 	subs.w	r8, r2, sl
 8002eda:	eb63 090b 	sbc.w	r9, r3, fp
 8002ede:	f04f 0200 	mov.w	r2, #0
 8002ee2:	f04f 0300 	mov.w	r3, #0
 8002ee6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002eea:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002eee:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002ef2:	ebb2 0408 	subs.w	r4, r2, r8
 8002ef6:	eb63 0509 	sbc.w	r5, r3, r9
 8002efa:	f04f 0200 	mov.w	r2, #0
 8002efe:	f04f 0300 	mov.w	r3, #0
 8002f02:	00eb      	lsls	r3, r5, #3
 8002f04:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f08:	00e2      	lsls	r2, r4, #3
 8002f0a:	4614      	mov	r4, r2
 8002f0c:	461d      	mov	r5, r3
 8002f0e:	eb14 030a 	adds.w	r3, r4, sl
 8002f12:	603b      	str	r3, [r7, #0]
 8002f14:	eb45 030b 	adc.w	r3, r5, fp
 8002f18:	607b      	str	r3, [r7, #4]
 8002f1a:	f04f 0200 	mov.w	r2, #0
 8002f1e:	f04f 0300 	mov.w	r3, #0
 8002f22:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f26:	4629      	mov	r1, r5
 8002f28:	028b      	lsls	r3, r1, #10
 8002f2a:	4621      	mov	r1, r4
 8002f2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f30:	4621      	mov	r1, r4
 8002f32:	028a      	lsls	r2, r1, #10
 8002f34:	4610      	mov	r0, r2
 8002f36:	4619      	mov	r1, r3
 8002f38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	60bb      	str	r3, [r7, #8]
 8002f3e:	60fa      	str	r2, [r7, #12]
 8002f40:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f44:	f7fd f960 	bl	8000208 <__aeabi_uldivmod>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	460b      	mov	r3, r1
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002f50:	4b0b      	ldr	r3, [pc, #44]	@ (8002f80 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	0c1b      	lsrs	r3, r3, #16
 8002f56:	f003 0303 	and.w	r3, r3, #3
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002f60:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f68:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002f6a:	e002      	b.n	8002f72 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f6c:	4b05      	ldr	r3, [pc, #20]	@ (8002f84 <HAL_RCC_GetSysClockFreq+0x184>)
 8002f6e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002f70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3740      	adds	r7, #64	@ 0x40
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f7e:	bf00      	nop
 8002f80:	40023800 	.word	0x40023800
 8002f84:	00f42400 	.word	0x00f42400
 8002f88:	017d7840 	.word	0x017d7840

08002f8c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f90:	4b03      	ldr	r3, [pc, #12]	@ (8002fa0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f92:	681b      	ldr	r3, [r3, #0]
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	20000000 	.word	0x20000000

08002fa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002fa8:	f7ff fff0 	bl	8002f8c <HAL_RCC_GetHCLKFreq>
 8002fac:	4602      	mov	r2, r0
 8002fae:	4b05      	ldr	r3, [pc, #20]	@ (8002fc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	0a9b      	lsrs	r3, r3, #10
 8002fb4:	f003 0307 	and.w	r3, r3, #7
 8002fb8:	4903      	ldr	r1, [pc, #12]	@ (8002fc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fba:	5ccb      	ldrb	r3, [r1, r3]
 8002fbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	40023800 	.word	0x40023800
 8002fc8:	08007c80 	.word	0x08007c80

08002fcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002fd0:	f7ff ffdc 	bl	8002f8c <HAL_RCC_GetHCLKFreq>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	4b05      	ldr	r3, [pc, #20]	@ (8002fec <HAL_RCC_GetPCLK2Freq+0x20>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	0b5b      	lsrs	r3, r3, #13
 8002fdc:	f003 0307 	and.w	r3, r3, #7
 8002fe0:	4903      	ldr	r1, [pc, #12]	@ (8002ff0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fe2:	5ccb      	ldrb	r3, [r1, r3]
 8002fe4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	40023800 	.word	0x40023800
 8002ff0:	08007c80 	.word	0x08007c80

08002ff4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b088      	sub	sp, #32
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003000:	2300      	movs	r3, #0
 8003002:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003004:	2300      	movs	r3, #0
 8003006:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003008:	2300      	movs	r3, #0
 800300a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800300c:	2300      	movs	r3, #0
 800300e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0301 	and.w	r3, r3, #1
 8003018:	2b00      	cmp	r3, #0
 800301a:	d012      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800301c:	4b69      	ldr	r3, [pc, #420]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	4a68      	ldr	r2, [pc, #416]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003022:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003026:	6093      	str	r3, [r2, #8]
 8003028:	4b66      	ldr	r3, [pc, #408]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800302a:	689a      	ldr	r2, [r3, #8]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003030:	4964      	ldr	r1, [pc, #400]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003032:	4313      	orrs	r3, r2
 8003034:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800303a:	2b00      	cmp	r3, #0
 800303c:	d101      	bne.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800303e:	2301      	movs	r3, #1
 8003040:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d017      	beq.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800304e:	4b5d      	ldr	r3, [pc, #372]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003050:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003054:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800305c:	4959      	ldr	r1, [pc, #356]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800305e:	4313      	orrs	r3, r2
 8003060:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003068:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800306c:	d101      	bne.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800306e:	2301      	movs	r3, #1
 8003070:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003076:	2b00      	cmp	r3, #0
 8003078:	d101      	bne.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800307a:	2301      	movs	r3, #1
 800307c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d017      	beq.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800308a:	4b4e      	ldr	r3, [pc, #312]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800308c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003090:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003098:	494a      	ldr	r1, [pc, #296]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800309a:	4313      	orrs	r3, r2
 800309c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030a8:	d101      	bne.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80030aa:	2301      	movs	r3, #1
 80030ac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d101      	bne.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80030b6:	2301      	movs	r3, #1
 80030b8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80030c6:	2301      	movs	r3, #1
 80030c8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0320 	and.w	r3, r3, #32
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	f000 808b 	beq.w	80031ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80030d8:	4b3a      	ldr	r3, [pc, #232]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030dc:	4a39      	ldr	r2, [pc, #228]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80030e4:	4b37      	ldr	r3, [pc, #220]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030ec:	60bb      	str	r3, [r7, #8]
 80030ee:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80030f0:	4b35      	ldr	r3, [pc, #212]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a34      	ldr	r2, [pc, #208]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80030f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030fc:	f7fe fcac 	bl	8001a58 <HAL_GetTick>
 8003100:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003102:	e008      	b.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003104:	f7fe fca8 	bl	8001a58 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	2b64      	cmp	r3, #100	@ 0x64
 8003110:	d901      	bls.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e357      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003116:	4b2c      	ldr	r3, [pc, #176]	@ (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800311e:	2b00      	cmp	r3, #0
 8003120:	d0f0      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003122:	4b28      	ldr	r3, [pc, #160]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003126:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800312a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d035      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003136:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800313a:	693a      	ldr	r2, [r7, #16]
 800313c:	429a      	cmp	r2, r3
 800313e:	d02e      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003140:	4b20      	ldr	r3, [pc, #128]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003142:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003144:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003148:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800314a:	4b1e      	ldr	r3, [pc, #120]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800314c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800314e:	4a1d      	ldr	r2, [pc, #116]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003150:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003154:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003156:	4b1b      	ldr	r3, [pc, #108]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800315a:	4a1a      	ldr	r2, [pc, #104]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800315c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003160:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003162:	4a18      	ldr	r2, [pc, #96]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003168:	4b16      	ldr	r3, [pc, #88]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800316a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800316c:	f003 0301 	and.w	r3, r3, #1
 8003170:	2b01      	cmp	r3, #1
 8003172:	d114      	bne.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003174:	f7fe fc70 	bl	8001a58 <HAL_GetTick>
 8003178:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800317a:	e00a      	b.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800317c:	f7fe fc6c 	bl	8001a58 <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	f241 3288 	movw	r2, #5000	@ 0x1388
 800318a:	4293      	cmp	r3, r2
 800318c:	d901      	bls.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e319      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003192:	4b0c      	ldr	r3, [pc, #48]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003196:	f003 0302 	and.w	r3, r3, #2
 800319a:	2b00      	cmp	r3, #0
 800319c:	d0ee      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80031aa:	d111      	bne.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80031ac:	4b05      	ldr	r3, [pc, #20]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80031b8:	4b04      	ldr	r3, [pc, #16]	@ (80031cc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80031ba:	400b      	ands	r3, r1
 80031bc:	4901      	ldr	r1, [pc, #4]	@ (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031be:	4313      	orrs	r3, r2
 80031c0:	608b      	str	r3, [r1, #8]
 80031c2:	e00b      	b.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80031c4:	40023800 	.word	0x40023800
 80031c8:	40007000 	.word	0x40007000
 80031cc:	0ffffcff 	.word	0x0ffffcff
 80031d0:	4baa      	ldr	r3, [pc, #680]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	4aa9      	ldr	r2, [pc, #676]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031d6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80031da:	6093      	str	r3, [r2, #8]
 80031dc:	4ba7      	ldr	r3, [pc, #668]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031de:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031e8:	49a4      	ldr	r1, [pc, #656]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031ea:	4313      	orrs	r3, r2
 80031ec:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0310 	and.w	r3, r3, #16
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d010      	beq.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80031fa:	4ba0      	ldr	r3, [pc, #640]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003200:	4a9e      	ldr	r2, [pc, #632]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003202:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003206:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800320a:	4b9c      	ldr	r3, [pc, #624]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800320c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003214:	4999      	ldr	r1, [pc, #612]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003216:	4313      	orrs	r3, r2
 8003218:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003224:	2b00      	cmp	r3, #0
 8003226:	d00a      	beq.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003228:	4b94      	ldr	r3, [pc, #592]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800322a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800322e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003236:	4991      	ldr	r1, [pc, #580]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003238:	4313      	orrs	r3, r2
 800323a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00a      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800324a:	4b8c      	ldr	r3, [pc, #560]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800324c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003250:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003258:	4988      	ldr	r1, [pc, #544]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800325a:	4313      	orrs	r3, r2
 800325c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003268:	2b00      	cmp	r3, #0
 800326a:	d00a      	beq.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800326c:	4b83      	ldr	r3, [pc, #524]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800326e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003272:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800327a:	4980      	ldr	r1, [pc, #512]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800327c:	4313      	orrs	r3, r2
 800327e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d00a      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800328e:	4b7b      	ldr	r3, [pc, #492]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003290:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003294:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800329c:	4977      	ldr	r1, [pc, #476]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800329e:	4313      	orrs	r3, r2
 80032a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d00a      	beq.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80032b0:	4b72      	ldr	r3, [pc, #456]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032b6:	f023 0203 	bic.w	r2, r3, #3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032be:	496f      	ldr	r1, [pc, #444]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d00a      	beq.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80032d2:	4b6a      	ldr	r3, [pc, #424]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032d8:	f023 020c 	bic.w	r2, r3, #12
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032e0:	4966      	ldr	r1, [pc, #408]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d00a      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80032f4:	4b61      	ldr	r3, [pc, #388]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032fa:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003302:	495e      	ldr	r1, [pc, #376]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003304:	4313      	orrs	r3, r2
 8003306:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003312:	2b00      	cmp	r3, #0
 8003314:	d00a      	beq.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003316:	4b59      	ldr	r3, [pc, #356]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003318:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800331c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003324:	4955      	ldr	r1, [pc, #340]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003326:	4313      	orrs	r3, r2
 8003328:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003334:	2b00      	cmp	r3, #0
 8003336:	d00a      	beq.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003338:	4b50      	ldr	r3, [pc, #320]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800333a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800333e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003346:	494d      	ldr	r1, [pc, #308]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003348:	4313      	orrs	r3, r2
 800334a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003356:	2b00      	cmp	r3, #0
 8003358:	d00a      	beq.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800335a:	4b48      	ldr	r3, [pc, #288]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800335c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003360:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003368:	4944      	ldr	r1, [pc, #272]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800336a:	4313      	orrs	r3, r2
 800336c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d00a      	beq.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800337c:	4b3f      	ldr	r3, [pc, #252]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800337e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003382:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800338a:	493c      	ldr	r1, [pc, #240]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800338c:	4313      	orrs	r3, r2
 800338e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d00a      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800339e:	4b37      	ldr	r3, [pc, #220]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033a4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033ac:	4933      	ldr	r1, [pc, #204]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033ae:	4313      	orrs	r3, r2
 80033b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d00a      	beq.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80033c0:	4b2e      	ldr	r3, [pc, #184]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033c6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033ce:	492b      	ldr	r1, [pc, #172]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033d0:	4313      	orrs	r3, r2
 80033d2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d011      	beq.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80033e2:	4b26      	ldr	r3, [pc, #152]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033e8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033f0:	4922      	ldr	r1, [pc, #136]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033f2:	4313      	orrs	r3, r2
 80033f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003400:	d101      	bne.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003402:	2301      	movs	r3, #1
 8003404:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0308 	and.w	r3, r3, #8
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003412:	2301      	movs	r3, #1
 8003414:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d00a      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003422:	4b16      	ldr	r3, [pc, #88]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003424:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003428:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003430:	4912      	ldr	r1, [pc, #72]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003432:	4313      	orrs	r3, r2
 8003434:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003440:	2b00      	cmp	r3, #0
 8003442:	d00b      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003444:	4b0d      	ldr	r3, [pc, #52]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003446:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800344a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003454:	4909      	ldr	r1, [pc, #36]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003456:	4313      	orrs	r3, r2
 8003458:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	2b01      	cmp	r3, #1
 8003460:	d006      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	f000 80d9 	beq.w	8003622 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003470:	4b02      	ldr	r3, [pc, #8]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a01      	ldr	r2, [pc, #4]	@ (800347c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003476:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800347a:	e001      	b.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800347c:	40023800 	.word	0x40023800
 8003480:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003482:	f7fe fae9 	bl	8001a58 <HAL_GetTick>
 8003486:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003488:	e008      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800348a:	f7fe fae5 	bl	8001a58 <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	2b64      	cmp	r3, #100	@ 0x64
 8003496:	d901      	bls.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e194      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800349c:	4b6c      	ldr	r3, [pc, #432]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d1f0      	bne.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0301 	and.w	r3, r3, #1
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d021      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d11d      	bne.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80034bc:	4b64      	ldr	r3, [pc, #400]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034c2:	0c1b      	lsrs	r3, r3, #16
 80034c4:	f003 0303 	and.w	r3, r3, #3
 80034c8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80034ca:	4b61      	ldr	r3, [pc, #388]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034d0:	0e1b      	lsrs	r3, r3, #24
 80034d2:	f003 030f 	and.w	r3, r3, #15
 80034d6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	019a      	lsls	r2, r3, #6
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	041b      	lsls	r3, r3, #16
 80034e2:	431a      	orrs	r2, r3
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	061b      	lsls	r3, r3, #24
 80034e8:	431a      	orrs	r2, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	071b      	lsls	r3, r3, #28
 80034f0:	4957      	ldr	r1, [pc, #348]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034f2:	4313      	orrs	r3, r2
 80034f4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d004      	beq.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003508:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800350c:	d00a      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003516:	2b00      	cmp	r3, #0
 8003518:	d02e      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003522:	d129      	bne.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003524:	4b4a      	ldr	r3, [pc, #296]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003526:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800352a:	0c1b      	lsrs	r3, r3, #16
 800352c:	f003 0303 	and.w	r3, r3, #3
 8003530:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003532:	4b47      	ldr	r3, [pc, #284]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003534:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003538:	0f1b      	lsrs	r3, r3, #28
 800353a:	f003 0307 	and.w	r3, r3, #7
 800353e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	019a      	lsls	r2, r3, #6
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	041b      	lsls	r3, r3, #16
 800354a:	431a      	orrs	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	061b      	lsls	r3, r3, #24
 8003552:	431a      	orrs	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	071b      	lsls	r3, r3, #28
 8003558:	493d      	ldr	r1, [pc, #244]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800355a:	4313      	orrs	r3, r2
 800355c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003560:	4b3b      	ldr	r3, [pc, #236]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003562:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003566:	f023 021f 	bic.w	r2, r3, #31
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356e:	3b01      	subs	r3, #1
 8003570:	4937      	ldr	r1, [pc, #220]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003572:	4313      	orrs	r3, r2
 8003574:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003580:	2b00      	cmp	r3, #0
 8003582:	d01d      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003584:	4b32      	ldr	r3, [pc, #200]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003586:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800358a:	0e1b      	lsrs	r3, r3, #24
 800358c:	f003 030f 	and.w	r3, r3, #15
 8003590:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003592:	4b2f      	ldr	r3, [pc, #188]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003594:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003598:	0f1b      	lsrs	r3, r3, #28
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	019a      	lsls	r2, r3, #6
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	691b      	ldr	r3, [r3, #16]
 80035aa:	041b      	lsls	r3, r3, #16
 80035ac:	431a      	orrs	r2, r3
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	061b      	lsls	r3, r3, #24
 80035b2:	431a      	orrs	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	071b      	lsls	r3, r3, #28
 80035b8:	4925      	ldr	r1, [pc, #148]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d011      	beq.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	019a      	lsls	r2, r3, #6
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	041b      	lsls	r3, r3, #16
 80035d8:	431a      	orrs	r2, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	061b      	lsls	r3, r3, #24
 80035e0:	431a      	orrs	r2, r3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	071b      	lsls	r3, r3, #28
 80035e8:	4919      	ldr	r1, [pc, #100]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035ea:	4313      	orrs	r3, r2
 80035ec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80035f0:	4b17      	ldr	r3, [pc, #92]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a16      	ldr	r2, [pc, #88]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80035f6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80035fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035fc:	f7fe fa2c 	bl	8001a58 <HAL_GetTick>
 8003600:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003602:	e008      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003604:	f7fe fa28 	bl	8001a58 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b64      	cmp	r3, #100	@ 0x64
 8003610:	d901      	bls.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e0d7      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003616:	4b0e      	ldr	r3, [pc, #56]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d0f0      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	2b01      	cmp	r3, #1
 8003626:	f040 80cd 	bne.w	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800362a:	4b09      	ldr	r3, [pc, #36]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a08      	ldr	r2, [pc, #32]	@ (8003650 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003630:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003634:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003636:	f7fe fa0f 	bl	8001a58 <HAL_GetTick>
 800363a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800363c:	e00a      	b.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800363e:	f7fe fa0b 	bl	8001a58 <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	2b64      	cmp	r3, #100	@ 0x64
 800364a:	d903      	bls.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e0ba      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003650:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003654:	4b5e      	ldr	r3, [pc, #376]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800365c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003660:	d0ed      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d003      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003672:	2b00      	cmp	r3, #0
 8003674:	d009      	beq.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800367e:	2b00      	cmp	r3, #0
 8003680:	d02e      	beq.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003686:	2b00      	cmp	r3, #0
 8003688:	d12a      	bne.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800368a:	4b51      	ldr	r3, [pc, #324]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800368c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003690:	0c1b      	lsrs	r3, r3, #16
 8003692:	f003 0303 	and.w	r3, r3, #3
 8003696:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003698:	4b4d      	ldr	r3, [pc, #308]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800369a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800369e:	0f1b      	lsrs	r3, r3, #28
 80036a0:	f003 0307 	and.w	r3, r3, #7
 80036a4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	695b      	ldr	r3, [r3, #20]
 80036aa:	019a      	lsls	r2, r3, #6
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	041b      	lsls	r3, r3, #16
 80036b0:	431a      	orrs	r2, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	699b      	ldr	r3, [r3, #24]
 80036b6:	061b      	lsls	r3, r3, #24
 80036b8:	431a      	orrs	r2, r3
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	071b      	lsls	r3, r3, #28
 80036be:	4944      	ldr	r1, [pc, #272]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80036c6:	4b42      	ldr	r3, [pc, #264]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036cc:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d4:	3b01      	subs	r3, #1
 80036d6:	021b      	lsls	r3, r3, #8
 80036d8:	493d      	ldr	r1, [pc, #244]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036da:	4313      	orrs	r3, r2
 80036dc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d022      	beq.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036f4:	d11d      	bne.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80036f6:	4b36      	ldr	r3, [pc, #216]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036fc:	0e1b      	lsrs	r3, r3, #24
 80036fe:	f003 030f 	and.w	r3, r3, #15
 8003702:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003704:	4b32      	ldr	r3, [pc, #200]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800370a:	0f1b      	lsrs	r3, r3, #28
 800370c:	f003 0307 	and.w	r3, r3, #7
 8003710:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	695b      	ldr	r3, [r3, #20]
 8003716:	019a      	lsls	r2, r3, #6
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6a1b      	ldr	r3, [r3, #32]
 800371c:	041b      	lsls	r3, r3, #16
 800371e:	431a      	orrs	r2, r3
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	061b      	lsls	r3, r3, #24
 8003724:	431a      	orrs	r2, r3
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	071b      	lsls	r3, r3, #28
 800372a:	4929      	ldr	r1, [pc, #164]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800372c:	4313      	orrs	r3, r2
 800372e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0308 	and.w	r3, r3, #8
 800373a:	2b00      	cmp	r3, #0
 800373c:	d028      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800373e:	4b24      	ldr	r3, [pc, #144]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003740:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003744:	0e1b      	lsrs	r3, r3, #24
 8003746:	f003 030f 	and.w	r3, r3, #15
 800374a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800374c:	4b20      	ldr	r3, [pc, #128]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800374e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003752:	0c1b      	lsrs	r3, r3, #16
 8003754:	f003 0303 	and.w	r3, r3, #3
 8003758:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	695b      	ldr	r3, [r3, #20]
 800375e:	019a      	lsls	r2, r3, #6
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	041b      	lsls	r3, r3, #16
 8003764:	431a      	orrs	r2, r3
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	061b      	lsls	r3, r3, #24
 800376a:	431a      	orrs	r2, r3
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	69db      	ldr	r3, [r3, #28]
 8003770:	071b      	lsls	r3, r3, #28
 8003772:	4917      	ldr	r1, [pc, #92]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003774:	4313      	orrs	r3, r2
 8003776:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800377a:	4b15      	ldr	r3, [pc, #84]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800377c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003780:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003788:	4911      	ldr	r1, [pc, #68]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800378a:	4313      	orrs	r3, r2
 800378c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003790:	4b0f      	ldr	r3, [pc, #60]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a0e      	ldr	r2, [pc, #56]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003796:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800379a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800379c:	f7fe f95c 	bl	8001a58 <HAL_GetTick>
 80037a0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80037a2:	e008      	b.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80037a4:	f7fe f958 	bl	8001a58 <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	2b64      	cmp	r3, #100	@ 0x64
 80037b0:	d901      	bls.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e007      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80037b6:	4b06      	ldr	r3, [pc, #24]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80037be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037c2:	d1ef      	bne.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80037c4:	2300      	movs	r3, #0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3720      	adds	r7, #32
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	40023800 	.word	0x40023800

080037d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e040      	b.n	8003868 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d106      	bne.n	80037fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f7fd fe6c 	bl	80014d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2224      	movs	r2, #36	@ 0x24
 8003800:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f022 0201 	bic.w	r2, r2, #1
 8003810:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003816:	2b00      	cmp	r3, #0
 8003818:	d002      	beq.n	8003820 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f000 fb16 	bl	8003e4c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f000 f8af 	bl	8003984 <UART_SetConfig>
 8003826:	4603      	mov	r3, r0
 8003828:	2b01      	cmp	r3, #1
 800382a:	d101      	bne.n	8003830 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e01b      	b.n	8003868 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	685a      	ldr	r2, [r3, #4]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800383e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	689a      	ldr	r2, [r3, #8]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800384e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f042 0201 	orr.w	r2, r2, #1
 800385e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	f000 fb95 	bl	8003f90 <UART_CheckIdleState>
 8003866:	4603      	mov	r3, r0
}
 8003868:	4618      	mov	r0, r3
 800386a:	3708      	adds	r7, #8
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b08a      	sub	sp, #40	@ 0x28
 8003874:	af02      	add	r7, sp, #8
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	60b9      	str	r1, [r7, #8]
 800387a:	603b      	str	r3, [r7, #0]
 800387c:	4613      	mov	r3, r2
 800387e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003884:	2b20      	cmp	r3, #32
 8003886:	d177      	bne.n	8003978 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d002      	beq.n	8003894 <HAL_UART_Transmit+0x24>
 800388e:	88fb      	ldrh	r3, [r7, #6]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e070      	b.n	800397a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2200      	movs	r2, #0
 800389c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2221      	movs	r2, #33	@ 0x21
 80038a4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038a6:	f7fe f8d7 	bl	8001a58 <HAL_GetTick>
 80038aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	88fa      	ldrh	r2, [r7, #6]
 80038b0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	88fa      	ldrh	r2, [r7, #6]
 80038b8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038c4:	d108      	bne.n	80038d8 <HAL_UART_Transmit+0x68>
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	691b      	ldr	r3, [r3, #16]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d104      	bne.n	80038d8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80038ce:	2300      	movs	r3, #0
 80038d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	61bb      	str	r3, [r7, #24]
 80038d6:	e003      	b.n	80038e0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038dc:	2300      	movs	r3, #0
 80038de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80038e0:	e02f      	b.n	8003942 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	9300      	str	r3, [sp, #0]
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	2200      	movs	r2, #0
 80038ea:	2180      	movs	r1, #128	@ 0x80
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f000 fba6 	bl	800403e <UART_WaitOnFlagUntilTimeout>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d004      	beq.n	8003902 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2220      	movs	r2, #32
 80038fc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e03b      	b.n	800397a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d10b      	bne.n	8003920 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	881b      	ldrh	r3, [r3, #0]
 800390c:	461a      	mov	r2, r3
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003916:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	3302      	adds	r3, #2
 800391c:	61bb      	str	r3, [r7, #24]
 800391e:	e007      	b.n	8003930 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	781a      	ldrb	r2, [r3, #0]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	3301      	adds	r3, #1
 800392e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003936:	b29b      	uxth	r3, r3
 8003938:	3b01      	subs	r3, #1
 800393a:	b29a      	uxth	r2, r3
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003948:	b29b      	uxth	r3, r3
 800394a:	2b00      	cmp	r3, #0
 800394c:	d1c9      	bne.n	80038e2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	9300      	str	r3, [sp, #0]
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	2200      	movs	r2, #0
 8003956:	2140      	movs	r1, #64	@ 0x40
 8003958:	68f8      	ldr	r0, [r7, #12]
 800395a:	f000 fb70 	bl	800403e <UART_WaitOnFlagUntilTimeout>
 800395e:	4603      	mov	r3, r0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d004      	beq.n	800396e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2220      	movs	r2, #32
 8003968:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	e005      	b.n	800397a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2220      	movs	r2, #32
 8003972:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003974:	2300      	movs	r3, #0
 8003976:	e000      	b.n	800397a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003978:	2302      	movs	r3, #2
  }
}
 800397a:	4618      	mov	r0, r3
 800397c:	3720      	adds	r7, #32
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
	...

08003984 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b088      	sub	sp, #32
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800398c:	2300      	movs	r3, #0
 800398e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	689a      	ldr	r2, [r3, #8]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	691b      	ldr	r3, [r3, #16]
 8003998:	431a      	orrs	r2, r3
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	695b      	ldr	r3, [r3, #20]
 800399e:	431a      	orrs	r2, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	69db      	ldr	r3, [r3, #28]
 80039a4:	4313      	orrs	r3, r2
 80039a6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	4ba6      	ldr	r3, [pc, #664]	@ (8003c48 <UART_SetConfig+0x2c4>)
 80039b0:	4013      	ands	r3, r2
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	6812      	ldr	r2, [r2, #0]
 80039b6:	6979      	ldr	r1, [r7, #20]
 80039b8:	430b      	orrs	r3, r1
 80039ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	68da      	ldr	r2, [r3, #12]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6a1b      	ldr	r3, [r3, #32]
 80039dc:	697a      	ldr	r2, [r7, #20]
 80039de:	4313      	orrs	r3, r2
 80039e0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	430a      	orrs	r2, r1
 80039f4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a94      	ldr	r2, [pc, #592]	@ (8003c4c <UART_SetConfig+0x2c8>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d120      	bne.n	8003a42 <UART_SetConfig+0xbe>
 8003a00:	4b93      	ldr	r3, [pc, #588]	@ (8003c50 <UART_SetConfig+0x2cc>)
 8003a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a06:	f003 0303 	and.w	r3, r3, #3
 8003a0a:	2b03      	cmp	r3, #3
 8003a0c:	d816      	bhi.n	8003a3c <UART_SetConfig+0xb8>
 8003a0e:	a201      	add	r2, pc, #4	@ (adr r2, 8003a14 <UART_SetConfig+0x90>)
 8003a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a14:	08003a25 	.word	0x08003a25
 8003a18:	08003a31 	.word	0x08003a31
 8003a1c:	08003a2b 	.word	0x08003a2b
 8003a20:	08003a37 	.word	0x08003a37
 8003a24:	2301      	movs	r3, #1
 8003a26:	77fb      	strb	r3, [r7, #31]
 8003a28:	e150      	b.n	8003ccc <UART_SetConfig+0x348>
 8003a2a:	2302      	movs	r3, #2
 8003a2c:	77fb      	strb	r3, [r7, #31]
 8003a2e:	e14d      	b.n	8003ccc <UART_SetConfig+0x348>
 8003a30:	2304      	movs	r3, #4
 8003a32:	77fb      	strb	r3, [r7, #31]
 8003a34:	e14a      	b.n	8003ccc <UART_SetConfig+0x348>
 8003a36:	2308      	movs	r3, #8
 8003a38:	77fb      	strb	r3, [r7, #31]
 8003a3a:	e147      	b.n	8003ccc <UART_SetConfig+0x348>
 8003a3c:	2310      	movs	r3, #16
 8003a3e:	77fb      	strb	r3, [r7, #31]
 8003a40:	e144      	b.n	8003ccc <UART_SetConfig+0x348>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a83      	ldr	r2, [pc, #524]	@ (8003c54 <UART_SetConfig+0x2d0>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d132      	bne.n	8003ab2 <UART_SetConfig+0x12e>
 8003a4c:	4b80      	ldr	r3, [pc, #512]	@ (8003c50 <UART_SetConfig+0x2cc>)
 8003a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a52:	f003 030c 	and.w	r3, r3, #12
 8003a56:	2b0c      	cmp	r3, #12
 8003a58:	d828      	bhi.n	8003aac <UART_SetConfig+0x128>
 8003a5a:	a201      	add	r2, pc, #4	@ (adr r2, 8003a60 <UART_SetConfig+0xdc>)
 8003a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a60:	08003a95 	.word	0x08003a95
 8003a64:	08003aad 	.word	0x08003aad
 8003a68:	08003aad 	.word	0x08003aad
 8003a6c:	08003aad 	.word	0x08003aad
 8003a70:	08003aa1 	.word	0x08003aa1
 8003a74:	08003aad 	.word	0x08003aad
 8003a78:	08003aad 	.word	0x08003aad
 8003a7c:	08003aad 	.word	0x08003aad
 8003a80:	08003a9b 	.word	0x08003a9b
 8003a84:	08003aad 	.word	0x08003aad
 8003a88:	08003aad 	.word	0x08003aad
 8003a8c:	08003aad 	.word	0x08003aad
 8003a90:	08003aa7 	.word	0x08003aa7
 8003a94:	2300      	movs	r3, #0
 8003a96:	77fb      	strb	r3, [r7, #31]
 8003a98:	e118      	b.n	8003ccc <UART_SetConfig+0x348>
 8003a9a:	2302      	movs	r3, #2
 8003a9c:	77fb      	strb	r3, [r7, #31]
 8003a9e:	e115      	b.n	8003ccc <UART_SetConfig+0x348>
 8003aa0:	2304      	movs	r3, #4
 8003aa2:	77fb      	strb	r3, [r7, #31]
 8003aa4:	e112      	b.n	8003ccc <UART_SetConfig+0x348>
 8003aa6:	2308      	movs	r3, #8
 8003aa8:	77fb      	strb	r3, [r7, #31]
 8003aaa:	e10f      	b.n	8003ccc <UART_SetConfig+0x348>
 8003aac:	2310      	movs	r3, #16
 8003aae:	77fb      	strb	r3, [r7, #31]
 8003ab0:	e10c      	b.n	8003ccc <UART_SetConfig+0x348>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a68      	ldr	r2, [pc, #416]	@ (8003c58 <UART_SetConfig+0x2d4>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d120      	bne.n	8003afe <UART_SetConfig+0x17a>
 8003abc:	4b64      	ldr	r3, [pc, #400]	@ (8003c50 <UART_SetConfig+0x2cc>)
 8003abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ac2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003ac6:	2b30      	cmp	r3, #48	@ 0x30
 8003ac8:	d013      	beq.n	8003af2 <UART_SetConfig+0x16e>
 8003aca:	2b30      	cmp	r3, #48	@ 0x30
 8003acc:	d814      	bhi.n	8003af8 <UART_SetConfig+0x174>
 8003ace:	2b20      	cmp	r3, #32
 8003ad0:	d009      	beq.n	8003ae6 <UART_SetConfig+0x162>
 8003ad2:	2b20      	cmp	r3, #32
 8003ad4:	d810      	bhi.n	8003af8 <UART_SetConfig+0x174>
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d002      	beq.n	8003ae0 <UART_SetConfig+0x15c>
 8003ada:	2b10      	cmp	r3, #16
 8003adc:	d006      	beq.n	8003aec <UART_SetConfig+0x168>
 8003ade:	e00b      	b.n	8003af8 <UART_SetConfig+0x174>
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	77fb      	strb	r3, [r7, #31]
 8003ae4:	e0f2      	b.n	8003ccc <UART_SetConfig+0x348>
 8003ae6:	2302      	movs	r3, #2
 8003ae8:	77fb      	strb	r3, [r7, #31]
 8003aea:	e0ef      	b.n	8003ccc <UART_SetConfig+0x348>
 8003aec:	2304      	movs	r3, #4
 8003aee:	77fb      	strb	r3, [r7, #31]
 8003af0:	e0ec      	b.n	8003ccc <UART_SetConfig+0x348>
 8003af2:	2308      	movs	r3, #8
 8003af4:	77fb      	strb	r3, [r7, #31]
 8003af6:	e0e9      	b.n	8003ccc <UART_SetConfig+0x348>
 8003af8:	2310      	movs	r3, #16
 8003afa:	77fb      	strb	r3, [r7, #31]
 8003afc:	e0e6      	b.n	8003ccc <UART_SetConfig+0x348>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a56      	ldr	r2, [pc, #344]	@ (8003c5c <UART_SetConfig+0x2d8>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d120      	bne.n	8003b4a <UART_SetConfig+0x1c6>
 8003b08:	4b51      	ldr	r3, [pc, #324]	@ (8003c50 <UART_SetConfig+0x2cc>)
 8003b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b0e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003b12:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b14:	d013      	beq.n	8003b3e <UART_SetConfig+0x1ba>
 8003b16:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b18:	d814      	bhi.n	8003b44 <UART_SetConfig+0x1c0>
 8003b1a:	2b80      	cmp	r3, #128	@ 0x80
 8003b1c:	d009      	beq.n	8003b32 <UART_SetConfig+0x1ae>
 8003b1e:	2b80      	cmp	r3, #128	@ 0x80
 8003b20:	d810      	bhi.n	8003b44 <UART_SetConfig+0x1c0>
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d002      	beq.n	8003b2c <UART_SetConfig+0x1a8>
 8003b26:	2b40      	cmp	r3, #64	@ 0x40
 8003b28:	d006      	beq.n	8003b38 <UART_SetConfig+0x1b4>
 8003b2a:	e00b      	b.n	8003b44 <UART_SetConfig+0x1c0>
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	77fb      	strb	r3, [r7, #31]
 8003b30:	e0cc      	b.n	8003ccc <UART_SetConfig+0x348>
 8003b32:	2302      	movs	r3, #2
 8003b34:	77fb      	strb	r3, [r7, #31]
 8003b36:	e0c9      	b.n	8003ccc <UART_SetConfig+0x348>
 8003b38:	2304      	movs	r3, #4
 8003b3a:	77fb      	strb	r3, [r7, #31]
 8003b3c:	e0c6      	b.n	8003ccc <UART_SetConfig+0x348>
 8003b3e:	2308      	movs	r3, #8
 8003b40:	77fb      	strb	r3, [r7, #31]
 8003b42:	e0c3      	b.n	8003ccc <UART_SetConfig+0x348>
 8003b44:	2310      	movs	r3, #16
 8003b46:	77fb      	strb	r3, [r7, #31]
 8003b48:	e0c0      	b.n	8003ccc <UART_SetConfig+0x348>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a44      	ldr	r2, [pc, #272]	@ (8003c60 <UART_SetConfig+0x2dc>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d125      	bne.n	8003ba0 <UART_SetConfig+0x21c>
 8003b54:	4b3e      	ldr	r3, [pc, #248]	@ (8003c50 <UART_SetConfig+0x2cc>)
 8003b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b62:	d017      	beq.n	8003b94 <UART_SetConfig+0x210>
 8003b64:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b68:	d817      	bhi.n	8003b9a <UART_SetConfig+0x216>
 8003b6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b6e:	d00b      	beq.n	8003b88 <UART_SetConfig+0x204>
 8003b70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b74:	d811      	bhi.n	8003b9a <UART_SetConfig+0x216>
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d003      	beq.n	8003b82 <UART_SetConfig+0x1fe>
 8003b7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b7e:	d006      	beq.n	8003b8e <UART_SetConfig+0x20a>
 8003b80:	e00b      	b.n	8003b9a <UART_SetConfig+0x216>
 8003b82:	2300      	movs	r3, #0
 8003b84:	77fb      	strb	r3, [r7, #31]
 8003b86:	e0a1      	b.n	8003ccc <UART_SetConfig+0x348>
 8003b88:	2302      	movs	r3, #2
 8003b8a:	77fb      	strb	r3, [r7, #31]
 8003b8c:	e09e      	b.n	8003ccc <UART_SetConfig+0x348>
 8003b8e:	2304      	movs	r3, #4
 8003b90:	77fb      	strb	r3, [r7, #31]
 8003b92:	e09b      	b.n	8003ccc <UART_SetConfig+0x348>
 8003b94:	2308      	movs	r3, #8
 8003b96:	77fb      	strb	r3, [r7, #31]
 8003b98:	e098      	b.n	8003ccc <UART_SetConfig+0x348>
 8003b9a:	2310      	movs	r3, #16
 8003b9c:	77fb      	strb	r3, [r7, #31]
 8003b9e:	e095      	b.n	8003ccc <UART_SetConfig+0x348>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a2f      	ldr	r2, [pc, #188]	@ (8003c64 <UART_SetConfig+0x2e0>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d125      	bne.n	8003bf6 <UART_SetConfig+0x272>
 8003baa:	4b29      	ldr	r3, [pc, #164]	@ (8003c50 <UART_SetConfig+0x2cc>)
 8003bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bb0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003bb4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003bb8:	d017      	beq.n	8003bea <UART_SetConfig+0x266>
 8003bba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003bbe:	d817      	bhi.n	8003bf0 <UART_SetConfig+0x26c>
 8003bc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bc4:	d00b      	beq.n	8003bde <UART_SetConfig+0x25a>
 8003bc6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bca:	d811      	bhi.n	8003bf0 <UART_SetConfig+0x26c>
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d003      	beq.n	8003bd8 <UART_SetConfig+0x254>
 8003bd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bd4:	d006      	beq.n	8003be4 <UART_SetConfig+0x260>
 8003bd6:	e00b      	b.n	8003bf0 <UART_SetConfig+0x26c>
 8003bd8:	2301      	movs	r3, #1
 8003bda:	77fb      	strb	r3, [r7, #31]
 8003bdc:	e076      	b.n	8003ccc <UART_SetConfig+0x348>
 8003bde:	2302      	movs	r3, #2
 8003be0:	77fb      	strb	r3, [r7, #31]
 8003be2:	e073      	b.n	8003ccc <UART_SetConfig+0x348>
 8003be4:	2304      	movs	r3, #4
 8003be6:	77fb      	strb	r3, [r7, #31]
 8003be8:	e070      	b.n	8003ccc <UART_SetConfig+0x348>
 8003bea:	2308      	movs	r3, #8
 8003bec:	77fb      	strb	r3, [r7, #31]
 8003bee:	e06d      	b.n	8003ccc <UART_SetConfig+0x348>
 8003bf0:	2310      	movs	r3, #16
 8003bf2:	77fb      	strb	r3, [r7, #31]
 8003bf4:	e06a      	b.n	8003ccc <UART_SetConfig+0x348>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a1b      	ldr	r2, [pc, #108]	@ (8003c68 <UART_SetConfig+0x2e4>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d138      	bne.n	8003c72 <UART_SetConfig+0x2ee>
 8003c00:	4b13      	ldr	r3, [pc, #76]	@ (8003c50 <UART_SetConfig+0x2cc>)
 8003c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c06:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003c0a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003c0e:	d017      	beq.n	8003c40 <UART_SetConfig+0x2bc>
 8003c10:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003c14:	d82a      	bhi.n	8003c6c <UART_SetConfig+0x2e8>
 8003c16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c1a:	d00b      	beq.n	8003c34 <UART_SetConfig+0x2b0>
 8003c1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c20:	d824      	bhi.n	8003c6c <UART_SetConfig+0x2e8>
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d003      	beq.n	8003c2e <UART_SetConfig+0x2aa>
 8003c26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c2a:	d006      	beq.n	8003c3a <UART_SetConfig+0x2b6>
 8003c2c:	e01e      	b.n	8003c6c <UART_SetConfig+0x2e8>
 8003c2e:	2300      	movs	r3, #0
 8003c30:	77fb      	strb	r3, [r7, #31]
 8003c32:	e04b      	b.n	8003ccc <UART_SetConfig+0x348>
 8003c34:	2302      	movs	r3, #2
 8003c36:	77fb      	strb	r3, [r7, #31]
 8003c38:	e048      	b.n	8003ccc <UART_SetConfig+0x348>
 8003c3a:	2304      	movs	r3, #4
 8003c3c:	77fb      	strb	r3, [r7, #31]
 8003c3e:	e045      	b.n	8003ccc <UART_SetConfig+0x348>
 8003c40:	2308      	movs	r3, #8
 8003c42:	77fb      	strb	r3, [r7, #31]
 8003c44:	e042      	b.n	8003ccc <UART_SetConfig+0x348>
 8003c46:	bf00      	nop
 8003c48:	efff69f3 	.word	0xefff69f3
 8003c4c:	40011000 	.word	0x40011000
 8003c50:	40023800 	.word	0x40023800
 8003c54:	40004400 	.word	0x40004400
 8003c58:	40004800 	.word	0x40004800
 8003c5c:	40004c00 	.word	0x40004c00
 8003c60:	40005000 	.word	0x40005000
 8003c64:	40011400 	.word	0x40011400
 8003c68:	40007800 	.word	0x40007800
 8003c6c:	2310      	movs	r3, #16
 8003c6e:	77fb      	strb	r3, [r7, #31]
 8003c70:	e02c      	b.n	8003ccc <UART_SetConfig+0x348>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a72      	ldr	r2, [pc, #456]	@ (8003e40 <UART_SetConfig+0x4bc>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d125      	bne.n	8003cc8 <UART_SetConfig+0x344>
 8003c7c:	4b71      	ldr	r3, [pc, #452]	@ (8003e44 <UART_SetConfig+0x4c0>)
 8003c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c82:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003c86:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003c8a:	d017      	beq.n	8003cbc <UART_SetConfig+0x338>
 8003c8c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003c90:	d817      	bhi.n	8003cc2 <UART_SetConfig+0x33e>
 8003c92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c96:	d00b      	beq.n	8003cb0 <UART_SetConfig+0x32c>
 8003c98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c9c:	d811      	bhi.n	8003cc2 <UART_SetConfig+0x33e>
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d003      	beq.n	8003caa <UART_SetConfig+0x326>
 8003ca2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ca6:	d006      	beq.n	8003cb6 <UART_SetConfig+0x332>
 8003ca8:	e00b      	b.n	8003cc2 <UART_SetConfig+0x33e>
 8003caa:	2300      	movs	r3, #0
 8003cac:	77fb      	strb	r3, [r7, #31]
 8003cae:	e00d      	b.n	8003ccc <UART_SetConfig+0x348>
 8003cb0:	2302      	movs	r3, #2
 8003cb2:	77fb      	strb	r3, [r7, #31]
 8003cb4:	e00a      	b.n	8003ccc <UART_SetConfig+0x348>
 8003cb6:	2304      	movs	r3, #4
 8003cb8:	77fb      	strb	r3, [r7, #31]
 8003cba:	e007      	b.n	8003ccc <UART_SetConfig+0x348>
 8003cbc:	2308      	movs	r3, #8
 8003cbe:	77fb      	strb	r3, [r7, #31]
 8003cc0:	e004      	b.n	8003ccc <UART_SetConfig+0x348>
 8003cc2:	2310      	movs	r3, #16
 8003cc4:	77fb      	strb	r3, [r7, #31]
 8003cc6:	e001      	b.n	8003ccc <UART_SetConfig+0x348>
 8003cc8:	2310      	movs	r3, #16
 8003cca:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	69db      	ldr	r3, [r3, #28]
 8003cd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cd4:	d15b      	bne.n	8003d8e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003cd6:	7ffb      	ldrb	r3, [r7, #31]
 8003cd8:	2b08      	cmp	r3, #8
 8003cda:	d828      	bhi.n	8003d2e <UART_SetConfig+0x3aa>
 8003cdc:	a201      	add	r2, pc, #4	@ (adr r2, 8003ce4 <UART_SetConfig+0x360>)
 8003cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ce2:	bf00      	nop
 8003ce4:	08003d09 	.word	0x08003d09
 8003ce8:	08003d11 	.word	0x08003d11
 8003cec:	08003d19 	.word	0x08003d19
 8003cf0:	08003d2f 	.word	0x08003d2f
 8003cf4:	08003d1f 	.word	0x08003d1f
 8003cf8:	08003d2f 	.word	0x08003d2f
 8003cfc:	08003d2f 	.word	0x08003d2f
 8003d00:	08003d2f 	.word	0x08003d2f
 8003d04:	08003d27 	.word	0x08003d27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d08:	f7ff f94c 	bl	8002fa4 <HAL_RCC_GetPCLK1Freq>
 8003d0c:	61b8      	str	r0, [r7, #24]
        break;
 8003d0e:	e013      	b.n	8003d38 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d10:	f7ff f95c 	bl	8002fcc <HAL_RCC_GetPCLK2Freq>
 8003d14:	61b8      	str	r0, [r7, #24]
        break;
 8003d16:	e00f      	b.n	8003d38 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d18:	4b4b      	ldr	r3, [pc, #300]	@ (8003e48 <UART_SetConfig+0x4c4>)
 8003d1a:	61bb      	str	r3, [r7, #24]
        break;
 8003d1c:	e00c      	b.n	8003d38 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d1e:	f7ff f86f 	bl	8002e00 <HAL_RCC_GetSysClockFreq>
 8003d22:	61b8      	str	r0, [r7, #24]
        break;
 8003d24:	e008      	b.n	8003d38 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d2a:	61bb      	str	r3, [r7, #24]
        break;
 8003d2c:	e004      	b.n	8003d38 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	77bb      	strb	r3, [r7, #30]
        break;
 8003d36:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003d38:	69bb      	ldr	r3, [r7, #24]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d074      	beq.n	8003e28 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003d3e:	69bb      	ldr	r3, [r7, #24]
 8003d40:	005a      	lsls	r2, r3, #1
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	085b      	lsrs	r3, r3, #1
 8003d48:	441a      	add	r2, r3
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d52:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	2b0f      	cmp	r3, #15
 8003d58:	d916      	bls.n	8003d88 <UART_SetConfig+0x404>
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d60:	d212      	bcs.n	8003d88 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	f023 030f 	bic.w	r3, r3, #15
 8003d6a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	085b      	lsrs	r3, r3, #1
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	f003 0307 	and.w	r3, r3, #7
 8003d76:	b29a      	uxth	r2, r3
 8003d78:	89fb      	ldrh	r3, [r7, #14]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	89fa      	ldrh	r2, [r7, #14]
 8003d84:	60da      	str	r2, [r3, #12]
 8003d86:	e04f      	b.n	8003e28 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	77bb      	strb	r3, [r7, #30]
 8003d8c:	e04c      	b.n	8003e28 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003d8e:	7ffb      	ldrb	r3, [r7, #31]
 8003d90:	2b08      	cmp	r3, #8
 8003d92:	d828      	bhi.n	8003de6 <UART_SetConfig+0x462>
 8003d94:	a201      	add	r2, pc, #4	@ (adr r2, 8003d9c <UART_SetConfig+0x418>)
 8003d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d9a:	bf00      	nop
 8003d9c:	08003dc1 	.word	0x08003dc1
 8003da0:	08003dc9 	.word	0x08003dc9
 8003da4:	08003dd1 	.word	0x08003dd1
 8003da8:	08003de7 	.word	0x08003de7
 8003dac:	08003dd7 	.word	0x08003dd7
 8003db0:	08003de7 	.word	0x08003de7
 8003db4:	08003de7 	.word	0x08003de7
 8003db8:	08003de7 	.word	0x08003de7
 8003dbc:	08003ddf 	.word	0x08003ddf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003dc0:	f7ff f8f0 	bl	8002fa4 <HAL_RCC_GetPCLK1Freq>
 8003dc4:	61b8      	str	r0, [r7, #24]
        break;
 8003dc6:	e013      	b.n	8003df0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003dc8:	f7ff f900 	bl	8002fcc <HAL_RCC_GetPCLK2Freq>
 8003dcc:	61b8      	str	r0, [r7, #24]
        break;
 8003dce:	e00f      	b.n	8003df0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003dd0:	4b1d      	ldr	r3, [pc, #116]	@ (8003e48 <UART_SetConfig+0x4c4>)
 8003dd2:	61bb      	str	r3, [r7, #24]
        break;
 8003dd4:	e00c      	b.n	8003df0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003dd6:	f7ff f813 	bl	8002e00 <HAL_RCC_GetSysClockFreq>
 8003dda:	61b8      	str	r0, [r7, #24]
        break;
 8003ddc:	e008      	b.n	8003df0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003de2:	61bb      	str	r3, [r7, #24]
        break;
 8003de4:	e004      	b.n	8003df0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003de6:	2300      	movs	r3, #0
 8003de8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	77bb      	strb	r3, [r7, #30]
        break;
 8003dee:	bf00      	nop
    }

    if (pclk != 0U)
 8003df0:	69bb      	ldr	r3, [r7, #24]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d018      	beq.n	8003e28 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	085a      	lsrs	r2, r3, #1
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	441a      	add	r2, r3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e08:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	2b0f      	cmp	r3, #15
 8003e0e:	d909      	bls.n	8003e24 <UART_SetConfig+0x4a0>
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e16:	d205      	bcs.n	8003e24 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	b29a      	uxth	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	60da      	str	r2, [r3, #12]
 8003e22:	e001      	b.n	8003e28 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003e34:	7fbb      	ldrb	r3, [r7, #30]
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3720      	adds	r7, #32
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	40007c00 	.word	0x40007c00
 8003e44:	40023800 	.word	0x40023800
 8003e48:	00f42400 	.word	0x00f42400

08003e4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e58:	f003 0308 	and.w	r3, r3, #8
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d00a      	beq.n	8003e76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	430a      	orrs	r2, r1
 8003e74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7a:	f003 0301 	and.w	r3, r3, #1
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00a      	beq.n	8003e98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	430a      	orrs	r2, r1
 8003e96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9c:	f003 0302 	and.w	r3, r3, #2
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d00a      	beq.n	8003eba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	430a      	orrs	r2, r1
 8003eb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ebe:	f003 0304 	and.w	r3, r3, #4
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d00a      	beq.n	8003edc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	430a      	orrs	r2, r1
 8003eda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee0:	f003 0310 	and.w	r3, r3, #16
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d00a      	beq.n	8003efe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	430a      	orrs	r2, r1
 8003efc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f02:	f003 0320 	and.w	r3, r3, #32
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d00a      	beq.n	8003f20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d01a      	beq.n	8003f62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	430a      	orrs	r2, r1
 8003f40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f4a:	d10a      	bne.n	8003f62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	430a      	orrs	r2, r1
 8003f60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00a      	beq.n	8003f84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	430a      	orrs	r2, r1
 8003f82:	605a      	str	r2, [r3, #4]
  }
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b08c      	sub	sp, #48	@ 0x30
 8003f94:	af02      	add	r7, sp, #8
 8003f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003fa0:	f7fd fd5a 	bl	8001a58 <HAL_GetTick>
 8003fa4:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0308 	and.w	r3, r3, #8
 8003fb0:	2b08      	cmp	r3, #8
 8003fb2:	d12e      	bne.n	8004012 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fb4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003fb8:	9300      	str	r3, [sp, #0]
 8003fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f000 f83b 	bl	800403e <UART_WaitOnFlagUntilTimeout>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d021      	beq.n	8004012 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	e853 3f00 	ldrex	r3, [r3]
 8003fda:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003fe2:	623b      	str	r3, [r7, #32]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	461a      	mov	r2, r3
 8003fea:	6a3b      	ldr	r3, [r7, #32]
 8003fec:	61fb      	str	r3, [r7, #28]
 8003fee:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ff0:	69b9      	ldr	r1, [r7, #24]
 8003ff2:	69fa      	ldr	r2, [r7, #28]
 8003ff4:	e841 2300 	strex	r3, r2, [r1]
 8003ff8:	617b      	str	r3, [r7, #20]
   return(result);
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d1e6      	bne.n	8003fce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2220      	movs	r2, #32
 8004004:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e011      	b.n	8004036 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2220      	movs	r2, #32
 8004016:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2220      	movs	r2, #32
 800401c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3728      	adds	r7, #40	@ 0x28
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800403e:	b580      	push	{r7, lr}
 8004040:	b084      	sub	sp, #16
 8004042:	af00      	add	r7, sp, #0
 8004044:	60f8      	str	r0, [r7, #12]
 8004046:	60b9      	str	r1, [r7, #8]
 8004048:	603b      	str	r3, [r7, #0]
 800404a:	4613      	mov	r3, r2
 800404c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800404e:	e04f      	b.n	80040f0 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004050:	69bb      	ldr	r3, [r7, #24]
 8004052:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004056:	d04b      	beq.n	80040f0 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004058:	f7fd fcfe 	bl	8001a58 <HAL_GetTick>
 800405c:	4602      	mov	r2, r0
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	69ba      	ldr	r2, [r7, #24]
 8004064:	429a      	cmp	r2, r3
 8004066:	d302      	bcc.n	800406e <UART_WaitOnFlagUntilTimeout+0x30>
 8004068:	69bb      	ldr	r3, [r7, #24]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e04e      	b.n	8004110 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0304 	and.w	r3, r3, #4
 800407c:	2b00      	cmp	r3, #0
 800407e:	d037      	beq.n	80040f0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	2b80      	cmp	r3, #128	@ 0x80
 8004084:	d034      	beq.n	80040f0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	2b40      	cmp	r3, #64	@ 0x40
 800408a:	d031      	beq.n	80040f0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	69db      	ldr	r3, [r3, #28]
 8004092:	f003 0308 	and.w	r3, r3, #8
 8004096:	2b08      	cmp	r3, #8
 8004098:	d110      	bne.n	80040bc <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2208      	movs	r2, #8
 80040a0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80040a2:	68f8      	ldr	r0, [r7, #12]
 80040a4:	f000 f838 	bl	8004118 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2208      	movs	r2, #8
 80040ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e029      	b.n	8004110 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040ca:	d111      	bne.n	80040f0 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80040d4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80040d6:	68f8      	ldr	r0, [r7, #12]
 80040d8:	f000 f81e 	bl	8004118 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2220      	movs	r2, #32
 80040e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e00f      	b.n	8004110 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	69da      	ldr	r2, [r3, #28]
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	4013      	ands	r3, r2
 80040fa:	68ba      	ldr	r2, [r7, #8]
 80040fc:	429a      	cmp	r2, r3
 80040fe:	bf0c      	ite	eq
 8004100:	2301      	moveq	r3, #1
 8004102:	2300      	movne	r3, #0
 8004104:	b2db      	uxtb	r3, r3
 8004106:	461a      	mov	r2, r3
 8004108:	79fb      	ldrb	r3, [r7, #7]
 800410a:	429a      	cmp	r2, r3
 800410c:	d0a0      	beq.n	8004050 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800410e:	2300      	movs	r3, #0
}
 8004110:	4618      	mov	r0, r3
 8004112:	3710      	adds	r7, #16
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}

08004118 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004118:	b480      	push	{r7}
 800411a:	b095      	sub	sp, #84	@ 0x54
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004128:	e853 3f00 	ldrex	r3, [r3]
 800412c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800412e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004130:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004134:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	461a      	mov	r2, r3
 800413c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800413e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004140:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004142:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004144:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004146:	e841 2300 	strex	r3, r2, [r1]
 800414a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800414c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800414e:	2b00      	cmp	r3, #0
 8004150:	d1e6      	bne.n	8004120 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	3308      	adds	r3, #8
 8004158:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800415a:	6a3b      	ldr	r3, [r7, #32]
 800415c:	e853 3f00 	ldrex	r3, [r3]
 8004160:	61fb      	str	r3, [r7, #28]
   return(result);
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	f023 0301 	bic.w	r3, r3, #1
 8004168:	64bb      	str	r3, [r7, #72]	@ 0x48
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	3308      	adds	r3, #8
 8004170:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004172:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004174:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004176:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004178:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800417a:	e841 2300 	strex	r3, r2, [r1]
 800417e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004182:	2b00      	cmp	r3, #0
 8004184:	d1e5      	bne.n	8004152 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800418a:	2b01      	cmp	r3, #1
 800418c:	d118      	bne.n	80041c0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	e853 3f00 	ldrex	r3, [r3]
 800419a:	60bb      	str	r3, [r7, #8]
   return(result);
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	f023 0310 	bic.w	r3, r3, #16
 80041a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	461a      	mov	r2, r3
 80041aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041ac:	61bb      	str	r3, [r7, #24]
 80041ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b0:	6979      	ldr	r1, [r7, #20]
 80041b2:	69ba      	ldr	r2, [r7, #24]
 80041b4:	e841 2300 	strex	r3, r2, [r1]
 80041b8:	613b      	str	r3, [r7, #16]
   return(result);
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1e6      	bne.n	800418e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2220      	movs	r2, #32
 80041c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80041d4:	bf00      	nop
 80041d6:	3754      	adds	r7, #84	@ 0x54
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <tc_aes128_set_decrypt_key>:
	0x17, 0x2b, 0x04, 0x7e, 0xba, 0x77, 0xd6, 0x26, 0xe1, 0x69, 0x14, 0x63,
	0x55, 0x21, 0x0c, 0x7d
};

int tc_aes128_set_decrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	6039      	str	r1, [r7, #0]
	return tc_aes128_set_encrypt_key(s, k);
 80041ea:	6839      	ldr	r1, [r7, #0]
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f000 fbef 	bl	80049d0 <tc_aes128_set_encrypt_key>
 80041f2:	4603      	mov	r3, r0
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3708      	adds	r7, #8
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <mult_row_column>:
#define multb(a)(mult8(a)^_double_byte(a)^(a))
#define multd(a)(mult8(a)^_double_byte(_double_byte(a))^(a))
#define multe(a)(mult8(a)^_double_byte(_double_byte(a))^_double_byte(a))

static inline void mult_row_column(uint8_t *out, const uint8_t *in)
{
 80041fc:	b5b0      	push	{r4, r5, r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
	out[0] = multe(in[0]) ^ multb(in[1]) ^ multd(in[2]) ^ mult9(in[3]);
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	4618      	mov	r0, r3
 800420c:	f002 ff72 	bl	80070f4 <_double_byte>
 8004210:	4603      	mov	r3, r0
 8004212:	4618      	mov	r0, r3
 8004214:	f002 ff6e 	bl	80070f4 <_double_byte>
 8004218:	4603      	mov	r3, r0
 800421a:	4618      	mov	r0, r3
 800421c:	f002 ff6a 	bl	80070f4 <_double_byte>
 8004220:	4603      	mov	r3, r0
 8004222:	461c      	mov	r4, r3
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	781b      	ldrb	r3, [r3, #0]
 8004228:	4618      	mov	r0, r3
 800422a:	f002 ff63 	bl	80070f4 <_double_byte>
 800422e:	4603      	mov	r3, r0
 8004230:	4618      	mov	r0, r3
 8004232:	f002 ff5f 	bl	80070f4 <_double_byte>
 8004236:	4603      	mov	r3, r0
 8004238:	4063      	eors	r3, r4
 800423a:	b2dc      	uxtb	r4, r3
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	4618      	mov	r0, r3
 8004242:	f002 ff57 	bl	80070f4 <_double_byte>
 8004246:	4603      	mov	r3, r0
 8004248:	4063      	eors	r3, r4
 800424a:	b2dc      	uxtb	r4, r3
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	3301      	adds	r3, #1
 8004250:	781b      	ldrb	r3, [r3, #0]
 8004252:	4618      	mov	r0, r3
 8004254:	f002 ff4e 	bl	80070f4 <_double_byte>
 8004258:	4603      	mov	r3, r0
 800425a:	4618      	mov	r0, r3
 800425c:	f002 ff4a 	bl	80070f4 <_double_byte>
 8004260:	4603      	mov	r3, r0
 8004262:	4618      	mov	r0, r3
 8004264:	f002 ff46 	bl	80070f4 <_double_byte>
 8004268:	4603      	mov	r3, r0
 800426a:	461d      	mov	r5, r3
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	3301      	adds	r3, #1
 8004270:	781b      	ldrb	r3, [r3, #0]
 8004272:	4618      	mov	r0, r3
 8004274:	f002 ff3e 	bl	80070f4 <_double_byte>
 8004278:	4603      	mov	r3, r0
 800427a:	406b      	eors	r3, r5
 800427c:	b2da      	uxtb	r2, r3
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	3301      	adds	r3, #1
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	4053      	eors	r3, r2
 8004286:	b2db      	uxtb	r3, r3
 8004288:	4063      	eors	r3, r4
 800428a:	b2dc      	uxtb	r4, r3
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	3302      	adds	r3, #2
 8004290:	781b      	ldrb	r3, [r3, #0]
 8004292:	4618      	mov	r0, r3
 8004294:	f002 ff2e 	bl	80070f4 <_double_byte>
 8004298:	4603      	mov	r3, r0
 800429a:	4618      	mov	r0, r3
 800429c:	f002 ff2a 	bl	80070f4 <_double_byte>
 80042a0:	4603      	mov	r3, r0
 80042a2:	4618      	mov	r0, r3
 80042a4:	f002 ff26 	bl	80070f4 <_double_byte>
 80042a8:	4603      	mov	r3, r0
 80042aa:	461d      	mov	r5, r3
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	3302      	adds	r3, #2
 80042b0:	781b      	ldrb	r3, [r3, #0]
 80042b2:	4618      	mov	r0, r3
 80042b4:	f002 ff1e 	bl	80070f4 <_double_byte>
 80042b8:	4603      	mov	r3, r0
 80042ba:	4618      	mov	r0, r3
 80042bc:	f002 ff1a 	bl	80070f4 <_double_byte>
 80042c0:	4603      	mov	r3, r0
 80042c2:	406b      	eors	r3, r5
 80042c4:	b2da      	uxtb	r2, r3
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	3302      	adds	r3, #2
 80042ca:	781b      	ldrb	r3, [r3, #0]
 80042cc:	4053      	eors	r3, r2
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	4063      	eors	r3, r4
 80042d2:	b2dc      	uxtb	r4, r3
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	3303      	adds	r3, #3
 80042d8:	781b      	ldrb	r3, [r3, #0]
 80042da:	4618      	mov	r0, r3
 80042dc:	f002 ff0a 	bl	80070f4 <_double_byte>
 80042e0:	4603      	mov	r3, r0
 80042e2:	4618      	mov	r0, r3
 80042e4:	f002 ff06 	bl	80070f4 <_double_byte>
 80042e8:	4603      	mov	r3, r0
 80042ea:	4618      	mov	r0, r3
 80042ec:	f002 ff02 	bl	80070f4 <_double_byte>
 80042f0:	4603      	mov	r3, r0
 80042f2:	461a      	mov	r2, r3
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	3303      	adds	r3, #3
 80042f8:	781b      	ldrb	r3, [r3, #0]
 80042fa:	4053      	eors	r3, r2
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	4063      	eors	r3, r4
 8004300:	b2da      	uxtb	r2, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	701a      	strb	r2, [r3, #0]
	out[1] = mult9(in[0]) ^ multe(in[1]) ^ multb(in[2]) ^ multd(in[3]);
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	781b      	ldrb	r3, [r3, #0]
 800430a:	4618      	mov	r0, r3
 800430c:	f002 fef2 	bl	80070f4 <_double_byte>
 8004310:	4603      	mov	r3, r0
 8004312:	4618      	mov	r0, r3
 8004314:	f002 feee 	bl	80070f4 <_double_byte>
 8004318:	4603      	mov	r3, r0
 800431a:	4618      	mov	r0, r3
 800431c:	f002 feea 	bl	80070f4 <_double_byte>
 8004320:	4603      	mov	r3, r0
 8004322:	461a      	mov	r2, r3
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	4053      	eors	r3, r2
 800432a:	b2dc      	uxtb	r4, r3
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	3301      	adds	r3, #1
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	4618      	mov	r0, r3
 8004334:	f002 fede 	bl	80070f4 <_double_byte>
 8004338:	4603      	mov	r3, r0
 800433a:	4618      	mov	r0, r3
 800433c:	f002 feda 	bl	80070f4 <_double_byte>
 8004340:	4603      	mov	r3, r0
 8004342:	4618      	mov	r0, r3
 8004344:	f002 fed6 	bl	80070f4 <_double_byte>
 8004348:	4603      	mov	r3, r0
 800434a:	461d      	mov	r5, r3
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	3301      	adds	r3, #1
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	4618      	mov	r0, r3
 8004354:	f002 fece 	bl	80070f4 <_double_byte>
 8004358:	4603      	mov	r3, r0
 800435a:	4618      	mov	r0, r3
 800435c:	f002 feca 	bl	80070f4 <_double_byte>
 8004360:	4603      	mov	r3, r0
 8004362:	406b      	eors	r3, r5
 8004364:	b2dd      	uxtb	r5, r3
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	3301      	adds	r3, #1
 800436a:	781b      	ldrb	r3, [r3, #0]
 800436c:	4618      	mov	r0, r3
 800436e:	f002 fec1 	bl	80070f4 <_double_byte>
 8004372:	4603      	mov	r3, r0
 8004374:	406b      	eors	r3, r5
 8004376:	b2db      	uxtb	r3, r3
 8004378:	4063      	eors	r3, r4
 800437a:	b2dc      	uxtb	r4, r3
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	3302      	adds	r3, #2
 8004380:	781b      	ldrb	r3, [r3, #0]
 8004382:	4618      	mov	r0, r3
 8004384:	f002 feb6 	bl	80070f4 <_double_byte>
 8004388:	4603      	mov	r3, r0
 800438a:	4618      	mov	r0, r3
 800438c:	f002 feb2 	bl	80070f4 <_double_byte>
 8004390:	4603      	mov	r3, r0
 8004392:	4618      	mov	r0, r3
 8004394:	f002 feae 	bl	80070f4 <_double_byte>
 8004398:	4603      	mov	r3, r0
 800439a:	461d      	mov	r5, r3
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	3302      	adds	r3, #2
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	4618      	mov	r0, r3
 80043a4:	f002 fea6 	bl	80070f4 <_double_byte>
 80043a8:	4603      	mov	r3, r0
 80043aa:	406b      	eors	r3, r5
 80043ac:	b2da      	uxtb	r2, r3
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	3302      	adds	r3, #2
 80043b2:	781b      	ldrb	r3, [r3, #0]
 80043b4:	4053      	eors	r3, r2
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	4063      	eors	r3, r4
 80043ba:	b2dc      	uxtb	r4, r3
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	3303      	adds	r3, #3
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f002 fe96 	bl	80070f4 <_double_byte>
 80043c8:	4603      	mov	r3, r0
 80043ca:	4618      	mov	r0, r3
 80043cc:	f002 fe92 	bl	80070f4 <_double_byte>
 80043d0:	4603      	mov	r3, r0
 80043d2:	4618      	mov	r0, r3
 80043d4:	f002 fe8e 	bl	80070f4 <_double_byte>
 80043d8:	4603      	mov	r3, r0
 80043da:	461d      	mov	r5, r3
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	3303      	adds	r3, #3
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	4618      	mov	r0, r3
 80043e4:	f002 fe86 	bl	80070f4 <_double_byte>
 80043e8:	4603      	mov	r3, r0
 80043ea:	4618      	mov	r0, r3
 80043ec:	f002 fe82 	bl	80070f4 <_double_byte>
 80043f0:	4603      	mov	r3, r0
 80043f2:	406b      	eors	r3, r5
 80043f4:	b2da      	uxtb	r2, r3
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	3303      	adds	r3, #3
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	4053      	eors	r3, r2
 80043fe:	b2da      	uxtb	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	3301      	adds	r3, #1
 8004404:	4062      	eors	r2, r4
 8004406:	b2d2      	uxtb	r2, r2
 8004408:	701a      	strb	r2, [r3, #0]
	out[2] = multd(in[0]) ^ mult9(in[1]) ^ multe(in[2]) ^ multb(in[3]);
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	4618      	mov	r0, r3
 8004410:	f002 fe70 	bl	80070f4 <_double_byte>
 8004414:	4603      	mov	r3, r0
 8004416:	4618      	mov	r0, r3
 8004418:	f002 fe6c 	bl	80070f4 <_double_byte>
 800441c:	4603      	mov	r3, r0
 800441e:	4618      	mov	r0, r3
 8004420:	f002 fe68 	bl	80070f4 <_double_byte>
 8004424:	4603      	mov	r3, r0
 8004426:	461c      	mov	r4, r3
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	781b      	ldrb	r3, [r3, #0]
 800442c:	4618      	mov	r0, r3
 800442e:	f002 fe61 	bl	80070f4 <_double_byte>
 8004432:	4603      	mov	r3, r0
 8004434:	4618      	mov	r0, r3
 8004436:	f002 fe5d 	bl	80070f4 <_double_byte>
 800443a:	4603      	mov	r3, r0
 800443c:	4063      	eors	r3, r4
 800443e:	b2da      	uxtb	r2, r3
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	781b      	ldrb	r3, [r3, #0]
 8004444:	4053      	eors	r3, r2
 8004446:	b2dc      	uxtb	r4, r3
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	3301      	adds	r3, #1
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	4618      	mov	r0, r3
 8004450:	f002 fe50 	bl	80070f4 <_double_byte>
 8004454:	4603      	mov	r3, r0
 8004456:	4618      	mov	r0, r3
 8004458:	f002 fe4c 	bl	80070f4 <_double_byte>
 800445c:	4603      	mov	r3, r0
 800445e:	4618      	mov	r0, r3
 8004460:	f002 fe48 	bl	80070f4 <_double_byte>
 8004464:	4603      	mov	r3, r0
 8004466:	461a      	mov	r2, r3
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	3301      	adds	r3, #1
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	4053      	eors	r3, r2
 8004470:	b2db      	uxtb	r3, r3
 8004472:	4063      	eors	r3, r4
 8004474:	b2dc      	uxtb	r4, r3
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	3302      	adds	r3, #2
 800447a:	781b      	ldrb	r3, [r3, #0]
 800447c:	4618      	mov	r0, r3
 800447e:	f002 fe39 	bl	80070f4 <_double_byte>
 8004482:	4603      	mov	r3, r0
 8004484:	4618      	mov	r0, r3
 8004486:	f002 fe35 	bl	80070f4 <_double_byte>
 800448a:	4603      	mov	r3, r0
 800448c:	4618      	mov	r0, r3
 800448e:	f002 fe31 	bl	80070f4 <_double_byte>
 8004492:	4603      	mov	r3, r0
 8004494:	461d      	mov	r5, r3
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	3302      	adds	r3, #2
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	4618      	mov	r0, r3
 800449e:	f002 fe29 	bl	80070f4 <_double_byte>
 80044a2:	4603      	mov	r3, r0
 80044a4:	4618      	mov	r0, r3
 80044a6:	f002 fe25 	bl	80070f4 <_double_byte>
 80044aa:	4603      	mov	r3, r0
 80044ac:	406b      	eors	r3, r5
 80044ae:	b2dd      	uxtb	r5, r3
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	3302      	adds	r3, #2
 80044b4:	781b      	ldrb	r3, [r3, #0]
 80044b6:	4618      	mov	r0, r3
 80044b8:	f002 fe1c 	bl	80070f4 <_double_byte>
 80044bc:	4603      	mov	r3, r0
 80044be:	406b      	eors	r3, r5
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	4063      	eors	r3, r4
 80044c4:	b2dc      	uxtb	r4, r3
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	3303      	adds	r3, #3
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	4618      	mov	r0, r3
 80044ce:	f002 fe11 	bl	80070f4 <_double_byte>
 80044d2:	4603      	mov	r3, r0
 80044d4:	4618      	mov	r0, r3
 80044d6:	f002 fe0d 	bl	80070f4 <_double_byte>
 80044da:	4603      	mov	r3, r0
 80044dc:	4618      	mov	r0, r3
 80044de:	f002 fe09 	bl	80070f4 <_double_byte>
 80044e2:	4603      	mov	r3, r0
 80044e4:	461d      	mov	r5, r3
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	3303      	adds	r3, #3
 80044ea:	781b      	ldrb	r3, [r3, #0]
 80044ec:	4618      	mov	r0, r3
 80044ee:	f002 fe01 	bl	80070f4 <_double_byte>
 80044f2:	4603      	mov	r3, r0
 80044f4:	406b      	eors	r3, r5
 80044f6:	b2da      	uxtb	r2, r3
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	3303      	adds	r3, #3
 80044fc:	781b      	ldrb	r3, [r3, #0]
 80044fe:	4053      	eors	r3, r2
 8004500:	b2da      	uxtb	r2, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	3302      	adds	r3, #2
 8004506:	4062      	eors	r2, r4
 8004508:	b2d2      	uxtb	r2, r2
 800450a:	701a      	strb	r2, [r3, #0]
	out[3] = multb(in[0]) ^ multd(in[1]) ^ mult9(in[2]) ^ multe(in[3]);
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	781b      	ldrb	r3, [r3, #0]
 8004510:	4618      	mov	r0, r3
 8004512:	f002 fdef 	bl	80070f4 <_double_byte>
 8004516:	4603      	mov	r3, r0
 8004518:	4618      	mov	r0, r3
 800451a:	f002 fdeb 	bl	80070f4 <_double_byte>
 800451e:	4603      	mov	r3, r0
 8004520:	4618      	mov	r0, r3
 8004522:	f002 fde7 	bl	80070f4 <_double_byte>
 8004526:	4603      	mov	r3, r0
 8004528:	461c      	mov	r4, r3
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	4618      	mov	r0, r3
 8004530:	f002 fde0 	bl	80070f4 <_double_byte>
 8004534:	4603      	mov	r3, r0
 8004536:	4063      	eors	r3, r4
 8004538:	b2da      	uxtb	r2, r3
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	781b      	ldrb	r3, [r3, #0]
 800453e:	4053      	eors	r3, r2
 8004540:	b2dc      	uxtb	r4, r3
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	3301      	adds	r3, #1
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	4618      	mov	r0, r3
 800454a:	f002 fdd3 	bl	80070f4 <_double_byte>
 800454e:	4603      	mov	r3, r0
 8004550:	4618      	mov	r0, r3
 8004552:	f002 fdcf 	bl	80070f4 <_double_byte>
 8004556:	4603      	mov	r3, r0
 8004558:	4618      	mov	r0, r3
 800455a:	f002 fdcb 	bl	80070f4 <_double_byte>
 800455e:	4603      	mov	r3, r0
 8004560:	461d      	mov	r5, r3
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	3301      	adds	r3, #1
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	4618      	mov	r0, r3
 800456a:	f002 fdc3 	bl	80070f4 <_double_byte>
 800456e:	4603      	mov	r3, r0
 8004570:	4618      	mov	r0, r3
 8004572:	f002 fdbf 	bl	80070f4 <_double_byte>
 8004576:	4603      	mov	r3, r0
 8004578:	406b      	eors	r3, r5
 800457a:	b2da      	uxtb	r2, r3
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	3301      	adds	r3, #1
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	4053      	eors	r3, r2
 8004584:	b2db      	uxtb	r3, r3
 8004586:	4063      	eors	r3, r4
 8004588:	b2dc      	uxtb	r4, r3
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	3302      	adds	r3, #2
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	4618      	mov	r0, r3
 8004592:	f002 fdaf 	bl	80070f4 <_double_byte>
 8004596:	4603      	mov	r3, r0
 8004598:	4618      	mov	r0, r3
 800459a:	f002 fdab 	bl	80070f4 <_double_byte>
 800459e:	4603      	mov	r3, r0
 80045a0:	4618      	mov	r0, r3
 80045a2:	f002 fda7 	bl	80070f4 <_double_byte>
 80045a6:	4603      	mov	r3, r0
 80045a8:	461a      	mov	r2, r3
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	3302      	adds	r3, #2
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	4053      	eors	r3, r2
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	4063      	eors	r3, r4
 80045b6:	b2dc      	uxtb	r4, r3
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	3303      	adds	r3, #3
 80045bc:	781b      	ldrb	r3, [r3, #0]
 80045be:	4618      	mov	r0, r3
 80045c0:	f002 fd98 	bl	80070f4 <_double_byte>
 80045c4:	4603      	mov	r3, r0
 80045c6:	4618      	mov	r0, r3
 80045c8:	f002 fd94 	bl	80070f4 <_double_byte>
 80045cc:	4603      	mov	r3, r0
 80045ce:	4618      	mov	r0, r3
 80045d0:	f002 fd90 	bl	80070f4 <_double_byte>
 80045d4:	4603      	mov	r3, r0
 80045d6:	461d      	mov	r5, r3
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	3303      	adds	r3, #3
 80045dc:	781b      	ldrb	r3, [r3, #0]
 80045de:	4618      	mov	r0, r3
 80045e0:	f002 fd88 	bl	80070f4 <_double_byte>
 80045e4:	4603      	mov	r3, r0
 80045e6:	4618      	mov	r0, r3
 80045e8:	f002 fd84 	bl	80070f4 <_double_byte>
 80045ec:	4603      	mov	r3, r0
 80045ee:	406b      	eors	r3, r5
 80045f0:	b2dd      	uxtb	r5, r3
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	3303      	adds	r3, #3
 80045f6:	781b      	ldrb	r3, [r3, #0]
 80045f8:	4618      	mov	r0, r3
 80045fa:	f002 fd7b 	bl	80070f4 <_double_byte>
 80045fe:	4603      	mov	r3, r0
 8004600:	406b      	eors	r3, r5
 8004602:	b2da      	uxtb	r2, r3
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	3303      	adds	r3, #3
 8004608:	4062      	eors	r2, r4
 800460a:	b2d2      	uxtb	r2, r2
 800460c:	701a      	strb	r2, [r3, #0]
}
 800460e:	bf00      	nop
 8004610:	3708      	adds	r7, #8
 8004612:	46bd      	mov	sp, r7
 8004614:	bdb0      	pop	{r4, r5, r7, pc}

08004616 <inv_mix_columns>:

static inline void inv_mix_columns(uint8_t *s)
{
 8004616:	b580      	push	{r7, lr}
 8004618:	b086      	sub	sp, #24
 800461a:	af00      	add	r7, sp, #0
 800461c:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	mult_row_column(t, s);
 800461e:	f107 0308 	add.w	r3, r7, #8
 8004622:	6879      	ldr	r1, [r7, #4]
 8004624:	4618      	mov	r0, r3
 8004626:	f7ff fde9 	bl	80041fc <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	1d1a      	adds	r2, r3, #4
 800462e:	f107 0308 	add.w	r3, r7, #8
 8004632:	3304      	adds	r3, #4
 8004634:	4611      	mov	r1, r2
 8004636:	4618      	mov	r0, r3
 8004638:	f7ff fde0 	bl	80041fc <mult_row_column>
	mult_row_column(&t[2*Nb], s+(2*Nb));
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f103 0208 	add.w	r2, r3, #8
 8004642:	f107 0308 	add.w	r3, r7, #8
 8004646:	3308      	adds	r3, #8
 8004648:	4611      	mov	r1, r2
 800464a:	4618      	mov	r0, r3
 800464c:	f7ff fdd6 	bl	80041fc <mult_row_column>
	mult_row_column(&t[3*Nb], s+(3*Nb));
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	f103 020c 	add.w	r2, r3, #12
 8004656:	f107 0308 	add.w	r3, r7, #8
 800465a:	330c      	adds	r3, #12
 800465c:	4611      	mov	r1, r2
 800465e:	4618      	mov	r0, r3
 8004660:	f7ff fdcc 	bl	80041fc <mult_row_column>
	(void)_copy(s, sizeof(t), t, sizeof(t));
 8004664:	f107 0208 	add.w	r2, r7, #8
 8004668:	2310      	movs	r3, #16
 800466a:	2110      	movs	r1, #16
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f002 fd19 	bl	80070a4 <_copy>
}
 8004672:	bf00      	nop
 8004674:	3718      	adds	r7, #24
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}

0800467a <add_round_key>:

static inline void add_round_key(uint8_t *s, const unsigned int *k)
{
 800467a:	b480      	push	{r7}
 800467c:	b083      	sub	sp, #12
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
 8004682:	6039      	str	r1, [r7, #0]
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	781a      	ldrb	r2, [r3, #0]
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	0e1b      	lsrs	r3, r3, #24
 800468e:	b2db      	uxtb	r3, r3
 8004690:	4053      	eors	r3, r2
 8004692:	b2da      	uxtb	r2, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	701a      	strb	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	3301      	adds	r3, #1
 800469c:	7819      	ldrb	r1, [r3, #0]
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	0c1b      	lsrs	r3, r3, #16
 80046a4:	b2da      	uxtb	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	3301      	adds	r3, #1
 80046aa:	404a      	eors	r2, r1
 80046ac:	b2d2      	uxtb	r2, r2
 80046ae:	701a      	strb	r2, [r3, #0]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	3302      	adds	r3, #2
 80046b4:	7819      	ldrb	r1, [r3, #0]
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	0a1b      	lsrs	r3, r3, #8
 80046bc:	b2da      	uxtb	r2, r3
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	3302      	adds	r3, #2
 80046c2:	404a      	eors	r2, r1
 80046c4:	b2d2      	uxtb	r2, r2
 80046c6:	701a      	strb	r2, [r3, #0]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	3303      	adds	r3, #3
 80046cc:	7819      	ldrb	r1, [r3, #0]
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	b2da      	uxtb	r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	3303      	adds	r3, #3
 80046d8:	404a      	eors	r2, r1
 80046da:	b2d2      	uxtb	r2, r2
 80046dc:	701a      	strb	r2, [r3, #0]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	3304      	adds	r3, #4
 80046e2:	7819      	ldrb	r1, [r3, #0]
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	3304      	adds	r3, #4
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	0e1b      	lsrs	r3, r3, #24
 80046ec:	b2da      	uxtb	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	3304      	adds	r3, #4
 80046f2:	404a      	eors	r2, r1
 80046f4:	b2d2      	uxtb	r2, r2
 80046f6:	701a      	strb	r2, [r3, #0]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	3305      	adds	r3, #5
 80046fc:	7819      	ldrb	r1, [r3, #0]
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	3304      	adds	r3, #4
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	0c1b      	lsrs	r3, r3, #16
 8004706:	b2da      	uxtb	r2, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	3305      	adds	r3, #5
 800470c:	404a      	eors	r2, r1
 800470e:	b2d2      	uxtb	r2, r2
 8004710:	701a      	strb	r2, [r3, #0]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	3306      	adds	r3, #6
 8004716:	7819      	ldrb	r1, [r3, #0]
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	3304      	adds	r3, #4
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	0a1b      	lsrs	r3, r3, #8
 8004720:	b2da      	uxtb	r2, r3
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	3306      	adds	r3, #6
 8004726:	404a      	eors	r2, r1
 8004728:	b2d2      	uxtb	r2, r2
 800472a:	701a      	strb	r2, [r3, #0]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	3307      	adds	r3, #7
 8004730:	7819      	ldrb	r1, [r3, #0]
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	3304      	adds	r3, #4
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	b2da      	uxtb	r2, r3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	3307      	adds	r3, #7
 800473e:	404a      	eors	r2, r1
 8004740:	b2d2      	uxtb	r2, r2
 8004742:	701a      	strb	r2, [r3, #0]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	3308      	adds	r3, #8
 8004748:	7819      	ldrb	r1, [r3, #0]
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	3308      	adds	r3, #8
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	0e1b      	lsrs	r3, r3, #24
 8004752:	b2da      	uxtb	r2, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	3308      	adds	r3, #8
 8004758:	404a      	eors	r2, r1
 800475a:	b2d2      	uxtb	r2, r2
 800475c:	701a      	strb	r2, [r3, #0]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	3309      	adds	r3, #9
 8004762:	7819      	ldrb	r1, [r3, #0]
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	3308      	adds	r3, #8
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	0c1b      	lsrs	r3, r3, #16
 800476c:	b2da      	uxtb	r2, r3
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	3309      	adds	r3, #9
 8004772:	404a      	eors	r2, r1
 8004774:	b2d2      	uxtb	r2, r2
 8004776:	701a      	strb	r2, [r3, #0]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	330a      	adds	r3, #10
 800477c:	7819      	ldrb	r1, [r3, #0]
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	3308      	adds	r3, #8
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	0a1b      	lsrs	r3, r3, #8
 8004786:	b2da      	uxtb	r2, r3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	330a      	adds	r3, #10
 800478c:	404a      	eors	r2, r1
 800478e:	b2d2      	uxtb	r2, r2
 8004790:	701a      	strb	r2, [r3, #0]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	330b      	adds	r3, #11
 8004796:	7819      	ldrb	r1, [r3, #0]
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	3308      	adds	r3, #8
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	b2da      	uxtb	r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	330b      	adds	r3, #11
 80047a4:	404a      	eors	r2, r1
 80047a6:	b2d2      	uxtb	r2, r2
 80047a8:	701a      	strb	r2, [r3, #0]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	330c      	adds	r3, #12
 80047ae:	7819      	ldrb	r1, [r3, #0]
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	330c      	adds	r3, #12
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	0e1b      	lsrs	r3, r3, #24
 80047b8:	b2da      	uxtb	r2, r3
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	330c      	adds	r3, #12
 80047be:	404a      	eors	r2, r1
 80047c0:	b2d2      	uxtb	r2, r2
 80047c2:	701a      	strb	r2, [r3, #0]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	330d      	adds	r3, #13
 80047c8:	7819      	ldrb	r1, [r3, #0]
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	330c      	adds	r3, #12
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	0c1b      	lsrs	r3, r3, #16
 80047d2:	b2da      	uxtb	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	330d      	adds	r3, #13
 80047d8:	404a      	eors	r2, r1
 80047da:	b2d2      	uxtb	r2, r2
 80047dc:	701a      	strb	r2, [r3, #0]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	330e      	adds	r3, #14
 80047e2:	7819      	ldrb	r1, [r3, #0]
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	330c      	adds	r3, #12
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	0a1b      	lsrs	r3, r3, #8
 80047ec:	b2da      	uxtb	r2, r3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	330e      	adds	r3, #14
 80047f2:	404a      	eors	r2, r1
 80047f4:	b2d2      	uxtb	r2, r2
 80047f6:	701a      	strb	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	330f      	adds	r3, #15
 80047fc:	7819      	ldrb	r1, [r3, #0]
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	330c      	adds	r3, #12
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	b2da      	uxtb	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	330f      	adds	r3, #15
 800480a:	404a      	eors	r2, r1
 800480c:	b2d2      	uxtb	r2, r2
 800480e:	701a      	strb	r2, [r3, #0]
}
 8004810:	bf00      	nop
 8004812:	370c      	adds	r7, #12
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr

0800481c <inv_sub_bytes>:

static inline void inv_sub_bytes(uint8_t *s)
{
 800481c:	b480      	push	{r7}
 800481e:	b085      	sub	sp, #20
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
	unsigned int i;

	for (i = 0; i < (Nb*Nk); ++i) {
 8004824:	2300      	movs	r3, #0
 8004826:	60fb      	str	r3, [r7, #12]
 8004828:	e00d      	b.n	8004846 <inv_sub_bytes+0x2a>
		s[i] = inv_sbox[s[i]];
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	4413      	add	r3, r2
 8004830:	781b      	ldrb	r3, [r3, #0]
 8004832:	4619      	mov	r1, r3
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	4413      	add	r3, r2
 800483a:	4a08      	ldr	r2, [pc, #32]	@ (800485c <inv_sub_bytes+0x40>)
 800483c:	5c52      	ldrb	r2, [r2, r1]
 800483e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb*Nk); ++i) {
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	3301      	adds	r3, #1
 8004844:	60fb      	str	r3, [r7, #12]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2b0f      	cmp	r3, #15
 800484a:	d9ee      	bls.n	800482a <inv_sub_bytes+0xe>
	}
}
 800484c:	bf00      	nop
 800484e:	bf00      	nop
 8004850:	3714      	adds	r7, #20
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr
 800485a:	bf00      	nop
 800485c:	08007c88 	.word	0x08007c88

08004860 <inv_shift_rows>:
 * This inv_shift_rows also implements the matrix flip required for
 * inv_mix_columns, but performs it here to reduce the number of memory
 * operations.
 */
static inline void inv_shift_rows(uint8_t *s)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b086      	sub	sp, #24
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	t[0]  = s[0]; t[1] = s[13]; t[2] = s[10]; t[3] = s[7];
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	781b      	ldrb	r3, [r3, #0]
 800486c:	723b      	strb	r3, [r7, #8]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	7b5b      	ldrb	r3, [r3, #13]
 8004872:	727b      	strb	r3, [r7, #9]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	7a9b      	ldrb	r3, [r3, #10]
 8004878:	72bb      	strb	r3, [r7, #10]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	79db      	ldrb	r3, [r3, #7]
 800487e:	72fb      	strb	r3, [r7, #11]
	t[4]  = s[4]; t[5] = s[1]; t[6] = s[14]; t[7] = s[11];
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	791b      	ldrb	r3, [r3, #4]
 8004884:	733b      	strb	r3, [r7, #12]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	785b      	ldrb	r3, [r3, #1]
 800488a:	737b      	strb	r3, [r7, #13]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	7b9b      	ldrb	r3, [r3, #14]
 8004890:	73bb      	strb	r3, [r7, #14]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	7adb      	ldrb	r3, [r3, #11]
 8004896:	73fb      	strb	r3, [r7, #15]
	t[8]  = s[8]; t[9] = s[5]; t[10] = s[2]; t[11] = s[15];
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	7a1b      	ldrb	r3, [r3, #8]
 800489c:	743b      	strb	r3, [r7, #16]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	795b      	ldrb	r3, [r3, #5]
 80048a2:	747b      	strb	r3, [r7, #17]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	789b      	ldrb	r3, [r3, #2]
 80048a8:	74bb      	strb	r3, [r7, #18]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	7bdb      	ldrb	r3, [r3, #15]
 80048ae:	74fb      	strb	r3, [r7, #19]
	t[12] = s[12]; t[13] = s[9]; t[14] = s[6]; t[15] = s[3];
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	7b1b      	ldrb	r3, [r3, #12]
 80048b4:	753b      	strb	r3, [r7, #20]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	7a5b      	ldrb	r3, [r3, #9]
 80048ba:	757b      	strb	r3, [r7, #21]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	799b      	ldrb	r3, [r3, #6]
 80048c0:	75bb      	strb	r3, [r7, #22]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	78db      	ldrb	r3, [r3, #3]
 80048c6:	75fb      	strb	r3, [r7, #23]
	(void)_copy(s, sizeof(t), t, sizeof(t));
 80048c8:	f107 0208 	add.w	r2, r7, #8
 80048cc:	2310      	movs	r3, #16
 80048ce:	2110      	movs	r1, #16
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f002 fbe7 	bl	80070a4 <_copy>
}
 80048d6:	bf00      	nop
 80048d8:	3718      	adds	r7, #24
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}

080048de <tc_aes_decrypt>:

int tc_aes_decrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
 80048de:	b580      	push	{r7, lr}
 80048e0:	b08a      	sub	sp, #40	@ 0x28
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	60f8      	str	r0, [r7, #12]
 80048e6:	60b9      	str	r1, [r7, #8]
 80048e8:	607a      	str	r2, [r7, #4]
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d101      	bne.n	80048f4 <tc_aes_decrypt+0x16>
		return TC_CRYPTO_FAIL;
 80048f0:	2300      	movs	r3, #0
 80048f2:	e05b      	b.n	80049ac <tc_aes_decrypt+0xce>
	} else if (in == (const uint8_t *) 0) {
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d101      	bne.n	80048fe <tc_aes_decrypt+0x20>
		return TC_CRYPTO_FAIL;
 80048fa:	2300      	movs	r3, #0
 80048fc:	e056      	b.n	80049ac <tc_aes_decrypt+0xce>
	} else if (s == (TCAesKeySched_t) 0) {
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d101      	bne.n	8004908 <tc_aes_decrypt+0x2a>
		return TC_CRYPTO_FAIL;
 8004904:	2300      	movs	r3, #0
 8004906:	e051      	b.n	80049ac <tc_aes_decrypt+0xce>
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
 8004908:	f107 0014 	add.w	r0, r7, #20
 800490c:	2310      	movs	r3, #16
 800490e:	68ba      	ldr	r2, [r7, #8]
 8004910:	2110      	movs	r1, #16
 8004912:	f002 fbc7 	bl	80070a4 <_copy>

	add_round_key(state, s->words + Nb*Nr);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 800491c:	f107 0314 	add.w	r3, r7, #20
 8004920:	4611      	mov	r1, r2
 8004922:	4618      	mov	r0, r3
 8004924:	f7ff fea9 	bl	800467a <add_round_key>

	for (i = Nr - 1; i > 0; --i) {
 8004928:	2309      	movs	r3, #9
 800492a:	627b      	str	r3, [r7, #36]	@ 0x24
 800492c:	e01b      	b.n	8004966 <tc_aes_decrypt+0x88>
		inv_shift_rows(state);
 800492e:	f107 0314 	add.w	r3, r7, #20
 8004932:	4618      	mov	r0, r3
 8004934:	f7ff ff94 	bl	8004860 <inv_shift_rows>
		inv_sub_bytes(state);
 8004938:	f107 0314 	add.w	r3, r7, #20
 800493c:	4618      	mov	r0, r3
 800493e:	f7ff ff6d 	bl	800481c <inv_sub_bytes>
		add_round_key(state, s->words + Nb*i);
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004946:	011b      	lsls	r3, r3, #4
 8004948:	441a      	add	r2, r3
 800494a:	f107 0314 	add.w	r3, r7, #20
 800494e:	4611      	mov	r1, r2
 8004950:	4618      	mov	r0, r3
 8004952:	f7ff fe92 	bl	800467a <add_round_key>
		inv_mix_columns(state);
 8004956:	f107 0314 	add.w	r3, r7, #20
 800495a:	4618      	mov	r0, r3
 800495c:	f7ff fe5b 	bl	8004616 <inv_mix_columns>
	for (i = Nr - 1; i > 0; --i) {
 8004960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004962:	3b01      	subs	r3, #1
 8004964:	627b      	str	r3, [r7, #36]	@ 0x24
 8004966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004968:	2b00      	cmp	r3, #0
 800496a:	d1e0      	bne.n	800492e <tc_aes_decrypt+0x50>
	}

	inv_shift_rows(state);
 800496c:	f107 0314 	add.w	r3, r7, #20
 8004970:	4618      	mov	r0, r3
 8004972:	f7ff ff75 	bl	8004860 <inv_shift_rows>
	inv_sub_bytes(state);
 8004976:	f107 0314 	add.w	r3, r7, #20
 800497a:	4618      	mov	r0, r3
 800497c:	f7ff ff4e 	bl	800481c <inv_sub_bytes>
	add_round_key(state, s->words);
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	f107 0314 	add.w	r3, r7, #20
 8004986:	4611      	mov	r1, r2
 8004988:	4618      	mov	r0, r3
 800498a:	f7ff fe76 	bl	800467a <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
 800498e:	f107 0214 	add.w	r2, r7, #20
 8004992:	2310      	movs	r3, #16
 8004994:	2110      	movs	r1, #16
 8004996:	68f8      	ldr	r0, [r7, #12]
 8004998:	f002 fb84 	bl	80070a4 <_copy>

	/*zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
 800499c:	f107 0314 	add.w	r3, r7, #20
 80049a0:	2210      	movs	r2, #16
 80049a2:	2100      	movs	r1, #0
 80049a4:	4618      	mov	r0, r3
 80049a6:	f002 fb94 	bl	80070d2 <_set>


	return TC_CRYPTO_SUCCESS;
 80049aa:	2301      	movs	r3, #1
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3728      	adds	r7, #40	@ 0x28
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <rotword>:
	0x8c, 0xa1, 0x89, 0x0d, 0xbf, 0xe6, 0x42, 0x68, 0x41, 0x99, 0x2d, 0x0f,
	0xb0, 0x54, 0xbb, 0x16
};

static inline unsigned int rotword(unsigned int a)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
	return (((a) >> 24)|((a) << 8));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	ea4f 6333 	mov.w	r3, r3, ror #24
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	370c      	adds	r7, #12
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
	...

080049d0 <tc_aes128_set_encrypt_key>:

#define subbyte(a, o)(sbox[((a) >> (o))&0xff] << (o))
#define subword(a)(subbyte(a, 24)|subbyte(a, 16)|subbyte(a, 8)|subbyte(a, 0))

int tc_aes128_set_encrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 80049d0:	b5b0      	push	{r4, r5, r7, lr}
 80049d2:	b090      	sub	sp, #64	@ 0x40
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
	const unsigned int rconst[11] = {
 80049da:	4b49      	ldr	r3, [pc, #292]	@ (8004b00 <tc_aes128_set_encrypt_key+0x130>)
 80049dc:	f107 040c 	add.w	r4, r7, #12
 80049e0:	461d      	mov	r5, r3
 80049e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80049e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80049e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80049e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80049ea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80049ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		0x20000000, 0x40000000, 0x80000000, 0x1b000000, 0x36000000
	};
	unsigned int i;
	unsigned int t;

	if (s == (TCAesKeySched_t) 0) {
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d101      	bne.n	80049fc <tc_aes128_set_encrypt_key+0x2c>
		return TC_CRYPTO_FAIL;
 80049f8:	2300      	movs	r3, #0
 80049fa:	e07d      	b.n	8004af8 <tc_aes128_set_encrypt_key+0x128>
	} else if (k == (const uint8_t *) 0) {
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d101      	bne.n	8004a06 <tc_aes128_set_encrypt_key+0x36>
		return TC_CRYPTO_FAIL;
 8004a02:	2300      	movs	r3, #0
 8004a04:	e078      	b.n	8004af8 <tc_aes128_set_encrypt_key+0x128>
	}

	for (i = 0; i < Nk; ++i) {
 8004a06:	2300      	movs	r3, #0
 8004a08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a0a:	e024      	b.n	8004a56 <tc_aes128_set_encrypt_key+0x86>
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8004a0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	683a      	ldr	r2, [r7, #0]
 8004a12:	4413      	add	r3, r2
 8004a14:	781b      	ldrb	r3, [r3, #0]
 8004a16:	061a      	lsls	r2, r3, #24
 8004a18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	3301      	adds	r3, #1
 8004a1e:	6839      	ldr	r1, [r7, #0]
 8004a20:	440b      	add	r3, r1
 8004a22:	781b      	ldrb	r3, [r3, #0]
 8004a24:	041b      	lsls	r3, r3, #16
 8004a26:	431a      	orrs	r2, r3
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8004a28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	3302      	adds	r3, #2
 8004a2e:	6839      	ldr	r1, [r7, #0]
 8004a30:	440b      	add	r3, r1
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	021b      	lsls	r3, r3, #8
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8004a36:	4313      	orrs	r3, r2
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8004a38:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004a3a:	0092      	lsls	r2, r2, #2
 8004a3c:	3203      	adds	r2, #3
 8004a3e:	6839      	ldr	r1, [r7, #0]
 8004a40:	440a      	add	r2, r1
 8004a42:	7812      	ldrb	r2, [r2, #0]
 8004a44:	4313      	orrs	r3, r2
 8004a46:	4619      	mov	r1, r3
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004a4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < Nk; ++i) {
 8004a50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a52:	3301      	adds	r3, #1
 8004a54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a58:	2b03      	cmp	r3, #3
 8004a5a:	d9d7      	bls.n	8004a0c <tc_aes128_set_encrypt_key+0x3c>
	}

	for (; i < (Nb * (Nr + 1)); ++i) {
 8004a5c:	e048      	b.n	8004af0 <tc_aes128_set_encrypt_key+0x120>
		t = s->words[i-1];
 8004a5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a60:	1e5a      	subs	r2, r3, #1
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a68:	63bb      	str	r3, [r7, #56]	@ 0x38
		if ((i % Nk) == 0) {
 8004a6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a6c:	f003 0303 	and.w	r3, r3, #3
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d12e      	bne.n	8004ad2 <tc_aes128_set_encrypt_key+0x102>
			t = subword(rotword(t)) ^ rconst[i/Nk];
 8004a74:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004a76:	f7ff ff9d 	bl	80049b4 <rotword>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	0e1b      	lsrs	r3, r3, #24
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	4a20      	ldr	r2, [pc, #128]	@ (8004b04 <tc_aes128_set_encrypt_key+0x134>)
 8004a82:	5cd3      	ldrb	r3, [r2, r3]
 8004a84:	061c      	lsls	r4, r3, #24
 8004a86:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004a88:	f7ff ff94 	bl	80049b4 <rotword>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	0c1b      	lsrs	r3, r3, #16
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	4a1c      	ldr	r2, [pc, #112]	@ (8004b04 <tc_aes128_set_encrypt_key+0x134>)
 8004a94:	5cd3      	ldrb	r3, [r2, r3]
 8004a96:	041b      	lsls	r3, r3, #16
 8004a98:	431c      	orrs	r4, r3
 8004a9a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004a9c:	f7ff ff8a 	bl	80049b4 <rotword>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	0a1b      	lsrs	r3, r3, #8
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	4a17      	ldr	r2, [pc, #92]	@ (8004b04 <tc_aes128_set_encrypt_key+0x134>)
 8004aa8:	5cd3      	ldrb	r3, [r2, r3]
 8004aaa:	021b      	lsls	r3, r3, #8
 8004aac:	431c      	orrs	r4, r3
 8004aae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004ab0:	f7ff ff80 	bl	80049b4 <rotword>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	4a12      	ldr	r2, [pc, #72]	@ (8004b04 <tc_aes128_set_encrypt_key+0x134>)
 8004aba:	5cd3      	ldrb	r3, [r2, r3]
 8004abc:	4323      	orrs	r3, r4
 8004abe:	461a      	mov	r2, r3
 8004ac0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ac2:	089b      	lsrs	r3, r3, #2
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	3340      	adds	r3, #64	@ 0x40
 8004ac8:	443b      	add	r3, r7
 8004aca:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8004ace:	4053      	eors	r3, r2
 8004ad0:	63bb      	str	r3, [r7, #56]	@ 0x38
		}
		s->words[i] = s->words[i-Nk] ^ t;
 8004ad2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ad4:	1f1a      	subs	r2, r3, #4
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004adc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ade:	ea82 0103 	eor.w	r1, r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004ae6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (; i < (Nb * (Nr + 1)); ++i) {
 8004aea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aec:	3301      	adds	r3, #1
 8004aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004af0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004af2:	2b2b      	cmp	r3, #43	@ 0x2b
 8004af4:	d9b3      	bls.n	8004a5e <tc_aes128_set_encrypt_key+0x8e>
	}

	return TC_CRYPTO_SUCCESS;
 8004af6:	2301      	movs	r3, #1
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3740      	adds	r7, #64	@ 0x40
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bdb0      	pop	{r4, r5, r7, pc}
 8004b00:	08007bf4 	.word	0x08007bf4
 8004b04:	08007d88 	.word	0x08007d88

08004b08 <add_round_key>:

static inline void add_round_key(uint8_t *s, const unsigned int *k)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b083      	sub	sp, #12
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	6039      	str	r1, [r7, #0]
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	781a      	ldrb	r2, [r3, #0]
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	0e1b      	lsrs	r3, r3, #24
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	4053      	eors	r3, r2
 8004b20:	b2da      	uxtb	r2, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	701a      	strb	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	3301      	adds	r3, #1
 8004b2a:	7819      	ldrb	r1, [r3, #0]
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	0c1b      	lsrs	r3, r3, #16
 8004b32:	b2da      	uxtb	r2, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	3301      	adds	r3, #1
 8004b38:	404a      	eors	r2, r1
 8004b3a:	b2d2      	uxtb	r2, r2
 8004b3c:	701a      	strb	r2, [r3, #0]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	3302      	adds	r3, #2
 8004b42:	7819      	ldrb	r1, [r3, #0]
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	0a1b      	lsrs	r3, r3, #8
 8004b4a:	b2da      	uxtb	r2, r3
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	3302      	adds	r3, #2
 8004b50:	404a      	eors	r2, r1
 8004b52:	b2d2      	uxtb	r2, r2
 8004b54:	701a      	strb	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	3303      	adds	r3, #3
 8004b5a:	7819      	ldrb	r1, [r3, #0]
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	b2da      	uxtb	r2, r3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	3303      	adds	r3, #3
 8004b66:	404a      	eors	r2, r1
 8004b68:	b2d2      	uxtb	r2, r2
 8004b6a:	701a      	strb	r2, [r3, #0]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	3304      	adds	r3, #4
 8004b70:	7819      	ldrb	r1, [r3, #0]
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	3304      	adds	r3, #4
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	0e1b      	lsrs	r3, r3, #24
 8004b7a:	b2da      	uxtb	r2, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	3304      	adds	r3, #4
 8004b80:	404a      	eors	r2, r1
 8004b82:	b2d2      	uxtb	r2, r2
 8004b84:	701a      	strb	r2, [r3, #0]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	3305      	adds	r3, #5
 8004b8a:	7819      	ldrb	r1, [r3, #0]
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	3304      	adds	r3, #4
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	0c1b      	lsrs	r3, r3, #16
 8004b94:	b2da      	uxtb	r2, r3
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	3305      	adds	r3, #5
 8004b9a:	404a      	eors	r2, r1
 8004b9c:	b2d2      	uxtb	r2, r2
 8004b9e:	701a      	strb	r2, [r3, #0]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	3306      	adds	r3, #6
 8004ba4:	7819      	ldrb	r1, [r3, #0]
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	3304      	adds	r3, #4
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	0a1b      	lsrs	r3, r3, #8
 8004bae:	b2da      	uxtb	r2, r3
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	3306      	adds	r3, #6
 8004bb4:	404a      	eors	r2, r1
 8004bb6:	b2d2      	uxtb	r2, r2
 8004bb8:	701a      	strb	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	3307      	adds	r3, #7
 8004bbe:	7819      	ldrb	r1, [r3, #0]
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	3304      	adds	r3, #4
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	b2da      	uxtb	r2, r3
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	3307      	adds	r3, #7
 8004bcc:	404a      	eors	r2, r1
 8004bce:	b2d2      	uxtb	r2, r2
 8004bd0:	701a      	strb	r2, [r3, #0]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	3308      	adds	r3, #8
 8004bd6:	7819      	ldrb	r1, [r3, #0]
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	3308      	adds	r3, #8
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	0e1b      	lsrs	r3, r3, #24
 8004be0:	b2da      	uxtb	r2, r3
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	3308      	adds	r3, #8
 8004be6:	404a      	eors	r2, r1
 8004be8:	b2d2      	uxtb	r2, r2
 8004bea:	701a      	strb	r2, [r3, #0]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	3309      	adds	r3, #9
 8004bf0:	7819      	ldrb	r1, [r3, #0]
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	3308      	adds	r3, #8
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	0c1b      	lsrs	r3, r3, #16
 8004bfa:	b2da      	uxtb	r2, r3
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	3309      	adds	r3, #9
 8004c00:	404a      	eors	r2, r1
 8004c02:	b2d2      	uxtb	r2, r2
 8004c04:	701a      	strb	r2, [r3, #0]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	330a      	adds	r3, #10
 8004c0a:	7819      	ldrb	r1, [r3, #0]
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	3308      	adds	r3, #8
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	0a1b      	lsrs	r3, r3, #8
 8004c14:	b2da      	uxtb	r2, r3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	330a      	adds	r3, #10
 8004c1a:	404a      	eors	r2, r1
 8004c1c:	b2d2      	uxtb	r2, r2
 8004c1e:	701a      	strb	r2, [r3, #0]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	330b      	adds	r3, #11
 8004c24:	7819      	ldrb	r1, [r3, #0]
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	3308      	adds	r3, #8
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	b2da      	uxtb	r2, r3
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	330b      	adds	r3, #11
 8004c32:	404a      	eors	r2, r1
 8004c34:	b2d2      	uxtb	r2, r2
 8004c36:	701a      	strb	r2, [r3, #0]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	330c      	adds	r3, #12
 8004c3c:	7819      	ldrb	r1, [r3, #0]
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	330c      	adds	r3, #12
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	0e1b      	lsrs	r3, r3, #24
 8004c46:	b2da      	uxtb	r2, r3
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	330c      	adds	r3, #12
 8004c4c:	404a      	eors	r2, r1
 8004c4e:	b2d2      	uxtb	r2, r2
 8004c50:	701a      	strb	r2, [r3, #0]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	330d      	adds	r3, #13
 8004c56:	7819      	ldrb	r1, [r3, #0]
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	330c      	adds	r3, #12
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	0c1b      	lsrs	r3, r3, #16
 8004c60:	b2da      	uxtb	r2, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	330d      	adds	r3, #13
 8004c66:	404a      	eors	r2, r1
 8004c68:	b2d2      	uxtb	r2, r2
 8004c6a:	701a      	strb	r2, [r3, #0]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	330e      	adds	r3, #14
 8004c70:	7819      	ldrb	r1, [r3, #0]
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	330c      	adds	r3, #12
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	0a1b      	lsrs	r3, r3, #8
 8004c7a:	b2da      	uxtb	r2, r3
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	330e      	adds	r3, #14
 8004c80:	404a      	eors	r2, r1
 8004c82:	b2d2      	uxtb	r2, r2
 8004c84:	701a      	strb	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	330f      	adds	r3, #15
 8004c8a:	7819      	ldrb	r1, [r3, #0]
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	330c      	adds	r3, #12
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	b2da      	uxtb	r2, r3
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	330f      	adds	r3, #15
 8004c98:	404a      	eors	r2, r1
 8004c9a:	b2d2      	uxtb	r2, r2
 8004c9c:	701a      	strb	r2, [r3, #0]
}
 8004c9e:	bf00      	nop
 8004ca0:	370c      	adds	r7, #12
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr
	...

08004cac <sub_bytes>:

static inline void sub_bytes(uint8_t *s)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b085      	sub	sp, #20
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
	unsigned int i;

	for (i = 0; i < (Nb * Nk); ++i) {
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	60fb      	str	r3, [r7, #12]
 8004cb8:	e00d      	b.n	8004cd6 <sub_bytes+0x2a>
		s[i] = sbox[s[i]];
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	4413      	add	r3, r2
 8004cc0:	781b      	ldrb	r3, [r3, #0]
 8004cc2:	4619      	mov	r1, r3
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	4413      	add	r3, r2
 8004cca:	4a08      	ldr	r2, [pc, #32]	@ (8004cec <sub_bytes+0x40>)
 8004ccc:	5c52      	ldrb	r2, [r2, r1]
 8004cce:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb * Nk); ++i) {
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	60fb      	str	r3, [r7, #12]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2b0f      	cmp	r3, #15
 8004cda:	d9ee      	bls.n	8004cba <sub_bytes+0xe>
	}
}
 8004cdc:	bf00      	nop
 8004cde:	bf00      	nop
 8004ce0:	3714      	adds	r7, #20
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce8:	4770      	bx	lr
 8004cea:	bf00      	nop
 8004cec:	08007d88 	.word	0x08007d88

08004cf0 <mult_row_column>:

#define triple(a)(_double_byte(a)^(a))

static inline void mult_row_column(uint8_t *out, const uint8_t *in)
{
 8004cf0:	b590      	push	{r4, r7, lr}
 8004cf2:	b083      	sub	sp, #12
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	6039      	str	r1, [r7, #0]
	out[0] = _double_byte(in[0]) ^ triple(in[1]) ^ in[2] ^ in[3];
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f002 f9f8 	bl	80070f4 <_double_byte>
 8004d04:	4603      	mov	r3, r0
 8004d06:	461c      	mov	r4, r3
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	3301      	adds	r3, #1
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f002 f9f0 	bl	80070f4 <_double_byte>
 8004d14:	4603      	mov	r3, r0
 8004d16:	461a      	mov	r2, r3
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	3301      	adds	r3, #1
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	4053      	eors	r3, r2
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	4063      	eors	r3, r4
 8004d24:	b2da      	uxtb	r2, r3
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	3302      	adds	r3, #2
 8004d2a:	781b      	ldrb	r3, [r3, #0]
 8004d2c:	4053      	eors	r3, r2
 8004d2e:	b2da      	uxtb	r2, r3
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	3303      	adds	r3, #3
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	4053      	eors	r3, r2
 8004d38:	b2da      	uxtb	r2, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	701a      	strb	r2, [r3, #0]
	out[1] = in[0] ^ _double_byte(in[1]) ^ triple(in[2]) ^ in[3];
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	781c      	ldrb	r4, [r3, #0]
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	3301      	adds	r3, #1
 8004d46:	781b      	ldrb	r3, [r3, #0]
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f002 f9d3 	bl	80070f4 <_double_byte>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	4063      	eors	r3, r4
 8004d52:	b2dc      	uxtb	r4, r3
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	3302      	adds	r3, #2
 8004d58:	781b      	ldrb	r3, [r3, #0]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f002 f9ca 	bl	80070f4 <_double_byte>
 8004d60:	4603      	mov	r3, r0
 8004d62:	461a      	mov	r2, r3
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	3302      	adds	r3, #2
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	4053      	eors	r3, r2
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	4063      	eors	r3, r4
 8004d70:	b2d9      	uxtb	r1, r3
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	3303      	adds	r3, #3
 8004d76:	781a      	ldrb	r2, [r3, #0]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	404a      	eors	r2, r1
 8004d7e:	b2d2      	uxtb	r2, r2
 8004d80:	701a      	strb	r2, [r3, #0]
	out[2] = in[0] ^ in[1] ^ _double_byte(in[2]) ^ triple(in[3]);
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	781a      	ldrb	r2, [r3, #0]
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	3301      	adds	r3, #1
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	4053      	eors	r3, r2
 8004d8e:	b2dc      	uxtb	r4, r3
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	3302      	adds	r3, #2
 8004d94:	781b      	ldrb	r3, [r3, #0]
 8004d96:	4618      	mov	r0, r3
 8004d98:	f002 f9ac 	bl	80070f4 <_double_byte>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	4063      	eors	r3, r4
 8004da0:	b2dc      	uxtb	r4, r3
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	3303      	adds	r3, #3
 8004da6:	781b      	ldrb	r3, [r3, #0]
 8004da8:	4618      	mov	r0, r3
 8004daa:	f002 f9a3 	bl	80070f4 <_double_byte>
 8004dae:	4603      	mov	r3, r0
 8004db0:	461a      	mov	r2, r3
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	3303      	adds	r3, #3
 8004db6:	781b      	ldrb	r3, [r3, #0]
 8004db8:	4053      	eors	r3, r2
 8004dba:	b2da      	uxtb	r2, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	3302      	adds	r3, #2
 8004dc0:	4062      	eors	r2, r4
 8004dc2:	b2d2      	uxtb	r2, r2
 8004dc4:	701a      	strb	r2, [r3, #0]
	out[3] = triple(in[0]) ^ in[1] ^ in[2] ^ _double_byte(in[3]);
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	781b      	ldrb	r3, [r3, #0]
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f002 f992 	bl	80070f4 <_double_byte>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	4053      	eors	r3, r2
 8004dda:	b2da      	uxtb	r2, r3
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	3301      	adds	r3, #1
 8004de0:	781b      	ldrb	r3, [r3, #0]
 8004de2:	4053      	eors	r3, r2
 8004de4:	b2da      	uxtb	r2, r3
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	3302      	adds	r3, #2
 8004dea:	781b      	ldrb	r3, [r3, #0]
 8004dec:	4053      	eors	r3, r2
 8004dee:	b2dc      	uxtb	r4, r3
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	3303      	adds	r3, #3
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	4618      	mov	r0, r3
 8004df8:	f002 f97c 	bl	80070f4 <_double_byte>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	461a      	mov	r2, r3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	3303      	adds	r3, #3
 8004e04:	4062      	eors	r2, r4
 8004e06:	b2d2      	uxtb	r2, r2
 8004e08:	701a      	strb	r2, [r3, #0]
}
 8004e0a:	bf00      	nop
 8004e0c:	370c      	adds	r7, #12
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd90      	pop	{r4, r7, pc}

08004e12 <mix_columns>:

static inline void mix_columns(uint8_t *s)
{
 8004e12:	b580      	push	{r7, lr}
 8004e14:	b086      	sub	sp, #24
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	mult_row_column(t, s);
 8004e1a:	f107 0308 	add.w	r3, r7, #8
 8004e1e:	6879      	ldr	r1, [r7, #4]
 8004e20:	4618      	mov	r0, r3
 8004e22:	f7ff ff65 	bl	8004cf0 <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	1d1a      	adds	r2, r3, #4
 8004e2a:	f107 0308 	add.w	r3, r7, #8
 8004e2e:	3304      	adds	r3, #4
 8004e30:	4611      	mov	r1, r2
 8004e32:	4618      	mov	r0, r3
 8004e34:	f7ff ff5c 	bl	8004cf0 <mult_row_column>
	mult_row_column(&t[2 * Nb], s + (2 * Nb));
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	f103 0208 	add.w	r2, r3, #8
 8004e3e:	f107 0308 	add.w	r3, r7, #8
 8004e42:	3308      	adds	r3, #8
 8004e44:	4611      	mov	r1, r2
 8004e46:	4618      	mov	r0, r3
 8004e48:	f7ff ff52 	bl	8004cf0 <mult_row_column>
	mult_row_column(&t[3 * Nb], s + (3 * Nb));
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	f103 020c 	add.w	r2, r3, #12
 8004e52:	f107 0308 	add.w	r3, r7, #8
 8004e56:	330c      	adds	r3, #12
 8004e58:	4611      	mov	r1, r2
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f7ff ff48 	bl	8004cf0 <mult_row_column>
	(void) _copy(s, sizeof(t), t, sizeof(t));
 8004e60:	f107 0208 	add.w	r2, r7, #8
 8004e64:	2310      	movs	r3, #16
 8004e66:	2110      	movs	r1, #16
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f002 f91b 	bl	80070a4 <_copy>
}
 8004e6e:	bf00      	nop
 8004e70:	3718      	adds	r7, #24
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}

08004e76 <shift_rows>:
/*
 * This shift_rows also implements the matrix flip required for mix_columns, but
 * performs it here to reduce the number of memory operations.
 */
static inline void shift_rows(uint8_t *s)
{
 8004e76:	b580      	push	{r7, lr}
 8004e78:	b086      	sub	sp, #24
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb * Nk];

	t[0]  = s[0]; t[1] = s[5]; t[2] = s[10]; t[3] = s[15];
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	781b      	ldrb	r3, [r3, #0]
 8004e82:	723b      	strb	r3, [r7, #8]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	795b      	ldrb	r3, [r3, #5]
 8004e88:	727b      	strb	r3, [r7, #9]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	7a9b      	ldrb	r3, [r3, #10]
 8004e8e:	72bb      	strb	r3, [r7, #10]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	7bdb      	ldrb	r3, [r3, #15]
 8004e94:	72fb      	strb	r3, [r7, #11]
	t[4]  = s[4]; t[5] = s[9]; t[6] = s[14]; t[7] = s[3];
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	791b      	ldrb	r3, [r3, #4]
 8004e9a:	733b      	strb	r3, [r7, #12]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	7a5b      	ldrb	r3, [r3, #9]
 8004ea0:	737b      	strb	r3, [r7, #13]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	7b9b      	ldrb	r3, [r3, #14]
 8004ea6:	73bb      	strb	r3, [r7, #14]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	78db      	ldrb	r3, [r3, #3]
 8004eac:	73fb      	strb	r3, [r7, #15]
	t[8]  = s[8]; t[9] = s[13]; t[10] = s[2]; t[11] = s[7];
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	7a1b      	ldrb	r3, [r3, #8]
 8004eb2:	743b      	strb	r3, [r7, #16]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	7b5b      	ldrb	r3, [r3, #13]
 8004eb8:	747b      	strb	r3, [r7, #17]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	789b      	ldrb	r3, [r3, #2]
 8004ebe:	74bb      	strb	r3, [r7, #18]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	79db      	ldrb	r3, [r3, #7]
 8004ec4:	74fb      	strb	r3, [r7, #19]
	t[12] = s[12]; t[13] = s[1]; t[14] = s[6]; t[15] = s[11];
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	7b1b      	ldrb	r3, [r3, #12]
 8004eca:	753b      	strb	r3, [r7, #20]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	785b      	ldrb	r3, [r3, #1]
 8004ed0:	757b      	strb	r3, [r7, #21]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	799b      	ldrb	r3, [r3, #6]
 8004ed6:	75bb      	strb	r3, [r7, #22]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	7adb      	ldrb	r3, [r3, #11]
 8004edc:	75fb      	strb	r3, [r7, #23]
	(void) _copy(s, sizeof(t), t, sizeof(t));
 8004ede:	f107 0208 	add.w	r2, r7, #8
 8004ee2:	2310      	movs	r3, #16
 8004ee4:	2110      	movs	r1, #16
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f002 f8dc 	bl	80070a4 <_copy>
}
 8004eec:	bf00      	nop
 8004eee:	3718      	adds	r7, #24
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <tc_aes_encrypt>:

int tc_aes_encrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b08a      	sub	sp, #40	@ 0x28
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	60f8      	str	r0, [r7, #12]
 8004efc:	60b9      	str	r1, [r7, #8]
 8004efe:	607a      	str	r2, [r7, #4]
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d101      	bne.n	8004f0a <tc_aes_encrypt+0x16>
		return TC_CRYPTO_FAIL;
 8004f06:	2300      	movs	r3, #0
 8004f08:	e05e      	b.n	8004fc8 <tc_aes_encrypt+0xd4>
	} else if (in == (const uint8_t *) 0) {
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d101      	bne.n	8004f14 <tc_aes_encrypt+0x20>
		return TC_CRYPTO_FAIL;
 8004f10:	2300      	movs	r3, #0
 8004f12:	e059      	b.n	8004fc8 <tc_aes_encrypt+0xd4>
	} else if (s == (TCAesKeySched_t) 0) {
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d101      	bne.n	8004f1e <tc_aes_encrypt+0x2a>
		return TC_CRYPTO_FAIL;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	e054      	b.n	8004fc8 <tc_aes_encrypt+0xd4>
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
 8004f1e:	f107 0014 	add.w	r0, r7, #20
 8004f22:	2310      	movs	r3, #16
 8004f24:	68ba      	ldr	r2, [r7, #8]
 8004f26:	2110      	movs	r1, #16
 8004f28:	f002 f8bc 	bl	80070a4 <_copy>
	add_round_key(state, s->words);
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	f107 0314 	add.w	r3, r7, #20
 8004f32:	4611      	mov	r1, r2
 8004f34:	4618      	mov	r0, r3
 8004f36:	f7ff fde7 	bl	8004b08 <add_round_key>

	for (i = 0; i < (Nr - 1); ++i) {
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f3e:	e01c      	b.n	8004f7a <tc_aes_encrypt+0x86>
		sub_bytes(state);
 8004f40:	f107 0314 	add.w	r3, r7, #20
 8004f44:	4618      	mov	r0, r3
 8004f46:	f7ff feb1 	bl	8004cac <sub_bytes>
		shift_rows(state);
 8004f4a:	f107 0314 	add.w	r3, r7, #20
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f7ff ff91 	bl	8004e76 <shift_rows>
		mix_columns(state);
 8004f54:	f107 0314 	add.w	r3, r7, #20
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f7ff ff5a 	bl	8004e12 <mix_columns>
		add_round_key(state, s->words + Nb*(i+1));
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f62:	3301      	adds	r3, #1
 8004f64:	011b      	lsls	r3, r3, #4
 8004f66:	441a      	add	r2, r3
 8004f68:	f107 0314 	add.w	r3, r7, #20
 8004f6c:	4611      	mov	r1, r2
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f7ff fdca 	bl	8004b08 <add_round_key>
	for (i = 0; i < (Nr - 1); ++i) {
 8004f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f76:	3301      	adds	r3, #1
 8004f78:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7c:	2b08      	cmp	r3, #8
 8004f7e:	d9df      	bls.n	8004f40 <tc_aes_encrypt+0x4c>
	}

	sub_bytes(state);
 8004f80:	f107 0314 	add.w	r3, r7, #20
 8004f84:	4618      	mov	r0, r3
 8004f86:	f7ff fe91 	bl	8004cac <sub_bytes>
	shift_rows(state);
 8004f8a:	f107 0314 	add.w	r3, r7, #20
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f7ff ff71 	bl	8004e76 <shift_rows>
	add_round_key(state, s->words + Nb*(i+1));
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f98:	3301      	adds	r3, #1
 8004f9a:	011b      	lsls	r3, r3, #4
 8004f9c:	441a      	add	r2, r3
 8004f9e:	f107 0314 	add.w	r3, r7, #20
 8004fa2:	4611      	mov	r1, r2
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f7ff fdaf 	bl	8004b08 <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
 8004faa:	f107 0214 	add.w	r2, r7, #20
 8004fae:	2310      	movs	r3, #16
 8004fb0:	2110      	movs	r1, #16
 8004fb2:	68f8      	ldr	r0, [r7, #12]
 8004fb4:	f002 f876 	bl	80070a4 <_copy>

	/* zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
 8004fb8:	f107 0314 	add.w	r3, r7, #20
 8004fbc:	2210      	movs	r2, #16
 8004fbe:	2100      	movs	r1, #0
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f002 f886 	bl	80070d2 <_set>

	return TC_CRYPTO_SUCCESS;
 8004fc6:	2301      	movs	r3, #1
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3728      	adds	r7, #40	@ 0x28
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <uECC_vli_clear>:
{
	return 2 * curve->num_bytes;
}

void uECC_vli_clear(uECC_word_t *vli, wordcount_t num_words)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b085      	sub	sp, #20
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	460b      	mov	r3, r1
 8004fda:	70fb      	strb	r3, [r7, #3]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 8004fdc:	2300      	movs	r3, #0
 8004fde:	73fb      	strb	r3, [r7, #15]
 8004fe0:	e00a      	b.n	8004ff8 <uECC_vli_clear+0x28>
		 vli[i] = 0;
 8004fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	4413      	add	r3, r2
 8004fec:	2200      	movs	r2, #0
 8004fee:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8004ff0:	7bfb      	ldrb	r3, [r7, #15]
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	73fb      	strb	r3, [r7, #15]
 8004ff8:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8004ffc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005000:	429a      	cmp	r2, r3
 8005002:	dbee      	blt.n	8004fe2 <uECC_vli_clear+0x12>
	}
}
 8005004:	bf00      	nop
 8005006:	bf00      	nop
 8005008:	3714      	adds	r7, #20
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr

08005012 <uECC_vli_isZero>:

uECC_word_t uECC_vli_isZero(const uECC_word_t *vli, wordcount_t num_words)
{
 8005012:	b480      	push	{r7}
 8005014:	b085      	sub	sp, #20
 8005016:	af00      	add	r7, sp, #0
 8005018:	6078      	str	r0, [r7, #4]
 800501a:	460b      	mov	r3, r1
 800501c:	70fb      	strb	r3, [r7, #3]
	uECC_word_t bits = 0;
 800501e:	2300      	movs	r3, #0
 8005020:	60fb      	str	r3, [r7, #12]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 8005022:	2300      	movs	r3, #0
 8005024:	72fb      	strb	r3, [r7, #11]
 8005026:	e00c      	b.n	8005042 <uECC_vli_isZero+0x30>
		bits |= vli[i];
 8005028:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800502c:	009b      	lsls	r3, r3, #2
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	4413      	add	r3, r2
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	68fa      	ldr	r2, [r7, #12]
 8005036:	4313      	orrs	r3, r2
 8005038:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < num_words; ++i) {
 800503a:	7afb      	ldrb	r3, [r7, #11]
 800503c:	3301      	adds	r3, #1
 800503e:	b2db      	uxtb	r3, r3
 8005040:	72fb      	strb	r3, [r7, #11]
 8005042:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8005046:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800504a:	429a      	cmp	r2, r3
 800504c:	dbec      	blt.n	8005028 <uECC_vli_isZero+0x16>
	}
	return (bits == 0);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2b00      	cmp	r3, #0
 8005052:	bf0c      	ite	eq
 8005054:	2301      	moveq	r3, #1
 8005056:	2300      	movne	r3, #0
 8005058:	b2db      	uxtb	r3, r3
}
 800505a:	4618      	mov	r0, r3
 800505c:	3714      	adds	r7, #20
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr

08005066 <uECC_vli_testBit>:

uECC_word_t uECC_vli_testBit(const uECC_word_t *vli, bitcount_t bit)
{
 8005066:	b480      	push	{r7}
 8005068:	b083      	sub	sp, #12
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
 800506e:	460b      	mov	r3, r1
 8005070:	807b      	strh	r3, [r7, #2]
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 8005072:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005076:	115b      	asrs	r3, r3, #5
 8005078:	b21b      	sxth	r3, r3
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	4413      	add	r3, r2
 8005080:	681a      	ldr	r2, [r3, #0]
		((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 8005082:	887b      	ldrh	r3, [r7, #2]
 8005084:	f003 031f 	and.w	r3, r3, #31
 8005088:	2101      	movs	r1, #1
 800508a:	fa01 f303 	lsl.w	r3, r1, r3
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 800508e:	4013      	ands	r3, r2
}
 8005090:	4618      	mov	r0, r3
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <vli_numDigits>:

/* Counts the number of words in vli. */
static wordcount_t vli_numDigits(const uECC_word_t *vli,
				 const wordcount_t max_words)
{
 800509c:	b480      	push	{r7}
 800509e:	b085      	sub	sp, #20
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	460b      	mov	r3, r1
 80050a6:	70fb      	strb	r3, [r7, #3]

	wordcount_t i;
	/* Search from the end until we find a non-zero digit. We do it in reverse
	 * because we expect that most digits will be nonzero. */
	for (i = max_words - 1; i >= 0 && vli[i] == 0; --i) {
 80050a8:	78fb      	ldrb	r3, [r7, #3]
 80050aa:	3b01      	subs	r3, #1
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	73fb      	strb	r3, [r7, #15]
 80050b0:	e003      	b.n	80050ba <vli_numDigits+0x1e>
 80050b2:	7bfb      	ldrb	r3, [r7, #15]
 80050b4:	3b01      	subs	r3, #1
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	73fb      	strb	r3, [r7, #15]
 80050ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	db07      	blt.n	80050d2 <vli_numDigits+0x36>
 80050c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050c6:	009b      	lsls	r3, r3, #2
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	4413      	add	r3, r2
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d0ef      	beq.n	80050b2 <vli_numDigits+0x16>
	}

	return (i + 1);
 80050d2:	7bfb      	ldrb	r3, [r7, #15]
 80050d4:	3301      	adds	r3, #1
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	b25b      	sxtb	r3, r3
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3714      	adds	r7, #20
 80050de:	46bd      	mov	sp, r7
 80050e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e4:	4770      	bx	lr

080050e6 <uECC_vli_numBits>:

bitcount_t uECC_vli_numBits(const uECC_word_t *vli,
			    const wordcount_t max_words)
{
 80050e6:	b580      	push	{r7, lr}
 80050e8:	b086      	sub	sp, #24
 80050ea:	af00      	add	r7, sp, #0
 80050ec:	6078      	str	r0, [r7, #4]
 80050ee:	460b      	mov	r3, r1
 80050f0:	70fb      	strb	r3, [r7, #3]

	uECC_word_t i;
	uECC_word_t digit;

	wordcount_t num_digits = vli_numDigits(vli, max_words);
 80050f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050f6:	4619      	mov	r1, r3
 80050f8:	6878      	ldr	r0, [r7, #4]
 80050fa:	f7ff ffcf 	bl	800509c <vli_numDigits>
 80050fe:	4603      	mov	r3, r0
 8005100:	73fb      	strb	r3, [r7, #15]
	if (num_digits == 0) {
 8005102:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d101      	bne.n	800510e <uECC_vli_numBits+0x28>
		return 0;
 800510a:	2300      	movs	r3, #0
 800510c:	e021      	b.n	8005152 <uECC_vli_numBits+0x6c>
	}

	digit = vli[num_digits - 1];
 800510e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8005112:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005116:	4413      	add	r3, r2
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	4413      	add	r3, r2
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	613b      	str	r3, [r7, #16]
	for (i = 0; digit; ++i) {
 8005122:	2300      	movs	r3, #0
 8005124:	617b      	str	r3, [r7, #20]
 8005126:	e005      	b.n	8005134 <uECC_vli_numBits+0x4e>
		digit >>= 1;
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	085b      	lsrs	r3, r3, #1
 800512c:	613b      	str	r3, [r7, #16]
	for (i = 0; digit; ++i) {
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	3301      	adds	r3, #1
 8005132:	617b      	str	r3, [r7, #20]
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d1f6      	bne.n	8005128 <uECC_vli_numBits+0x42>
	}

	return (((bitcount_t)(num_digits - 1) << uECC_WORD_BITS_SHIFT) + i);
 800513a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800513e:	b29b      	uxth	r3, r3
 8005140:	3b01      	subs	r3, #1
 8005142:	b29b      	uxth	r3, r3
 8005144:	015b      	lsls	r3, r3, #5
 8005146:	b29a      	uxth	r2, r3
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	b29b      	uxth	r3, r3
 800514c:	4413      	add	r3, r2
 800514e:	b29b      	uxth	r3, r3
 8005150:	b21b      	sxth	r3, r3
}
 8005152:	4618      	mov	r0, r3
 8005154:	3718      	adds	r7, #24
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}

0800515a <uECC_vli_set>:

void uECC_vli_set(uECC_word_t *dest, const uECC_word_t *src,
		  wordcount_t num_words)
{
 800515a:	b480      	push	{r7}
 800515c:	b087      	sub	sp, #28
 800515e:	af00      	add	r7, sp, #0
 8005160:	60f8      	str	r0, [r7, #12]
 8005162:	60b9      	str	r1, [r7, #8]
 8005164:	4613      	mov	r3, r2
 8005166:	71fb      	strb	r3, [r7, #7]
	wordcount_t i;

	for (i = 0; i < num_words; ++i) {
 8005168:	2300      	movs	r3, #0
 800516a:	75fb      	strb	r3, [r7, #23]
 800516c:	e00f      	b.n	800518e <uECC_vli_set+0x34>
		dest[i] = src[i];
 800516e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	68ba      	ldr	r2, [r7, #8]
 8005176:	441a      	add	r2, r3
 8005178:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	68f9      	ldr	r1, [r7, #12]
 8005180:	440b      	add	r3, r1
 8005182:	6812      	ldr	r2, [r2, #0]
 8005184:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8005186:	7dfb      	ldrb	r3, [r7, #23]
 8005188:	3301      	adds	r3, #1
 800518a:	b2db      	uxtb	r3, r3
 800518c:	75fb      	strb	r3, [r7, #23]
 800518e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8005192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005196:	429a      	cmp	r2, r3
 8005198:	dbe9      	blt.n	800516e <uECC_vli_set+0x14>
  	}
}
 800519a:	bf00      	nop
 800519c:	bf00      	nop
 800519e:	371c      	adds	r7, #28
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr

080051a8 <uECC_vli_cmp_unsafe>:

cmpresult_t uECC_vli_cmp_unsafe(const uECC_word_t *left,
				const uECC_word_t *right,
				wordcount_t num_words)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b087      	sub	sp, #28
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	4613      	mov	r3, r2
 80051b4:	71fb      	strb	r3, [r7, #7]
	wordcount_t i;

	for (i = num_words - 1; i >= 0; --i) {
 80051b6:	79fb      	ldrb	r3, [r7, #7]
 80051b8:	3b01      	subs	r3, #1
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	75fb      	strb	r3, [r7, #23]
 80051be:	e024      	b.n	800520a <uECC_vli_cmp_unsafe+0x62>
		if (left[i] > right[i]) {
 80051c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	68fa      	ldr	r2, [r7, #12]
 80051c8:	4413      	add	r3, r2
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	68b9      	ldr	r1, [r7, #8]
 80051d4:	440b      	add	r3, r1
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	429a      	cmp	r2, r3
 80051da:	d901      	bls.n	80051e0 <uECC_vli_cmp_unsafe+0x38>
			return 1;
 80051dc:	2301      	movs	r3, #1
 80051de:	e019      	b.n	8005214 <uECC_vli_cmp_unsafe+0x6c>
		} else if (left[i] < right[i]) {
 80051e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80051e4:	009b      	lsls	r3, r3, #2
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	4413      	add	r3, r2
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	68b9      	ldr	r1, [r7, #8]
 80051f4:	440b      	add	r3, r1
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d202      	bcs.n	8005202 <uECC_vli_cmp_unsafe+0x5a>
			return -1;
 80051fc:	f04f 33ff 	mov.w	r3, #4294967295
 8005200:	e008      	b.n	8005214 <uECC_vli_cmp_unsafe+0x6c>
	for (i = num_words - 1; i >= 0; --i) {
 8005202:	7dfb      	ldrb	r3, [r7, #23]
 8005204:	3b01      	subs	r3, #1
 8005206:	b2db      	uxtb	r3, r3
 8005208:	75fb      	strb	r3, [r7, #23]
 800520a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800520e:	2b00      	cmp	r3, #0
 8005210:	dad6      	bge.n	80051c0 <uECC_vli_cmp_unsafe+0x18>
		}
	}
	return 0;
 8005212:	2300      	movs	r3, #0
}
 8005214:	4618      	mov	r0, r3
 8005216:	371c      	adds	r7, #28
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <uECC_vli_equal>:

uECC_word_t uECC_vli_equal(const uECC_word_t *left, const uECC_word_t *right,
			   wordcount_t num_words)
{
 8005220:	b480      	push	{r7}
 8005222:	b087      	sub	sp, #28
 8005224:	af00      	add	r7, sp, #0
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	60b9      	str	r1, [r7, #8]
 800522a:	4613      	mov	r3, r2
 800522c:	71fb      	strb	r3, [r7, #7]

	uECC_word_t diff = 0;
 800522e:	2300      	movs	r3, #0
 8005230:	617b      	str	r3, [r7, #20]
	wordcount_t i;

	for (i = num_words - 1; i >= 0; --i) {
 8005232:	79fb      	ldrb	r3, [r7, #7]
 8005234:	3b01      	subs	r3, #1
 8005236:	b2db      	uxtb	r3, r3
 8005238:	74fb      	strb	r3, [r7, #19]
 800523a:	e013      	b.n	8005264 <uECC_vli_equal+0x44>
		diff |= (left[i] ^ right[i]);
 800523c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	4413      	add	r3, r2
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	68b9      	ldr	r1, [r7, #8]
 8005250:	440b      	add	r3, r1
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4053      	eors	r3, r2
 8005256:	697a      	ldr	r2, [r7, #20]
 8005258:	4313      	orrs	r3, r2
 800525a:	617b      	str	r3, [r7, #20]
	for (i = num_words - 1; i >= 0; --i) {
 800525c:	7cfb      	ldrb	r3, [r7, #19]
 800525e:	3b01      	subs	r3, #1
 8005260:	b2db      	uxtb	r3, r3
 8005262:	74fb      	strb	r3, [r7, #19]
 8005264:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8005268:	2b00      	cmp	r3, #0
 800526a:	dae7      	bge.n	800523c <uECC_vli_equal+0x1c>
	}
	return !(diff == 0);
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	2b00      	cmp	r3, #0
 8005270:	bf14      	ite	ne
 8005272:	2301      	movne	r3, #1
 8005274:	2300      	moveq	r3, #0
 8005276:	b2db      	uxtb	r3, r3
}
 8005278:	4618      	mov	r0, r3
 800527a:	371c      	adds	r7, #28
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr

08005284 <cond_set>:

uECC_word_t cond_set(uECC_word_t p_true, uECC_word_t p_false, unsigned int cond)
{
 8005284:	b480      	push	{r7}
 8005286:	b085      	sub	sp, #20
 8005288:	af00      	add	r7, sp, #0
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	607a      	str	r2, [r7, #4]
	return (p_true*(cond)) | (p_false*(!cond));
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	687a      	ldr	r2, [r7, #4]
 8005294:	fb03 f202 	mul.w	r2, r3, r2
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2b00      	cmp	r3, #0
 800529c:	bf0c      	ite	eq
 800529e:	2301      	moveq	r3, #1
 80052a0:	2300      	movne	r3, #0
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	4619      	mov	r1, r3
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	fb01 f303 	mul.w	r3, r1, r3
 80052ac:	4313      	orrs	r3, r2
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3714      	adds	r7, #20
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr

080052ba <uECC_vli_sub>:

/* Computes result = left - right, returning borrow, in constant time.
 * Can modify in place. */
uECC_word_t uECC_vli_sub(uECC_word_t *result, const uECC_word_t *left,
			 const uECC_word_t *right, wordcount_t num_words)
{
 80052ba:	b580      	push	{r7, lr}
 80052bc:	b088      	sub	sp, #32
 80052be:	af00      	add	r7, sp, #0
 80052c0:	60f8      	str	r0, [r7, #12]
 80052c2:	60b9      	str	r1, [r7, #8]
 80052c4:	607a      	str	r2, [r7, #4]
 80052c6:	70fb      	strb	r3, [r7, #3]
	uECC_word_t borrow = 0;
 80052c8:	2300      	movs	r3, #0
 80052ca:	61fb      	str	r3, [r7, #28]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 80052cc:	2300      	movs	r3, #0
 80052ce:	76fb      	strb	r3, [r7, #27]
 80052d0:	e039      	b.n	8005346 <uECC_vli_sub+0x8c>
		uECC_word_t diff = left[i] - right[i] - borrow;
 80052d2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	68ba      	ldr	r2, [r7, #8]
 80052da:	4413      	add	r3, r2
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	6879      	ldr	r1, [r7, #4]
 80052e6:	440b      	add	r3, r1
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	1ad2      	subs	r2, r2, r3
 80052ec:	69fb      	ldr	r3, [r7, #28]
 80052ee:	1ad3      	subs	r3, r2, r3
 80052f0:	617b      	str	r3, [r7, #20]
		uECC_word_t val = (diff > left[i]);
 80052f2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	68ba      	ldr	r2, [r7, #8]
 80052fa:	4413      	add	r3, r2
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	697a      	ldr	r2, [r7, #20]
 8005300:	429a      	cmp	r2, r3
 8005302:	bf8c      	ite	hi
 8005304:	2301      	movhi	r3, #1
 8005306:	2300      	movls	r3, #0
 8005308:	b2db      	uxtb	r3, r3
 800530a:	613b      	str	r3, [r7, #16]
		borrow = cond_set(val, borrow, (diff != left[i]));
 800530c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	68ba      	ldr	r2, [r7, #8]
 8005314:	4413      	add	r3, r2
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	697a      	ldr	r2, [r7, #20]
 800531a:	429a      	cmp	r2, r3
 800531c:	bf14      	ite	ne
 800531e:	2301      	movne	r3, #1
 8005320:	2300      	moveq	r3, #0
 8005322:	b2db      	uxtb	r3, r3
 8005324:	461a      	mov	r2, r3
 8005326:	69f9      	ldr	r1, [r7, #28]
 8005328:	6938      	ldr	r0, [r7, #16]
 800532a:	f7ff ffab 	bl	8005284 <cond_set>
 800532e:	61f8      	str	r0, [r7, #28]

		result[i] = diff;
 8005330:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005334:	009b      	lsls	r3, r3, #2
 8005336:	68fa      	ldr	r2, [r7, #12]
 8005338:	4413      	add	r3, r2
 800533a:	697a      	ldr	r2, [r7, #20]
 800533c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 800533e:	7efb      	ldrb	r3, [r7, #27]
 8005340:	3301      	adds	r3, #1
 8005342:	b2db      	uxtb	r3, r3
 8005344:	76fb      	strb	r3, [r7, #27]
 8005346:	f997 201b 	ldrsb.w	r2, [r7, #27]
 800534a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800534e:	429a      	cmp	r2, r3
 8005350:	dbbf      	blt.n	80052d2 <uECC_vli_sub+0x18>
	}
	return borrow;
 8005352:	69fb      	ldr	r3, [r7, #28]
}
 8005354:	4618      	mov	r0, r3
 8005356:	3720      	adds	r7, #32
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}

0800535c <uECC_vli_add>:

/* Computes result = left + right, returning carry, in constant time.
 * Can modify in place. */
static uECC_word_t uECC_vli_add(uECC_word_t *result, const uECC_word_t *left,
				const uECC_word_t *right, wordcount_t num_words)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b088      	sub	sp, #32
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	607a      	str	r2, [r7, #4]
 8005368:	70fb      	strb	r3, [r7, #3]
	uECC_word_t carry = 0;
 800536a:	2300      	movs	r3, #0
 800536c:	61fb      	str	r3, [r7, #28]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 800536e:	2300      	movs	r3, #0
 8005370:	76fb      	strb	r3, [r7, #27]
 8005372:	e039      	b.n	80053e8 <uECC_vli_add+0x8c>
		uECC_word_t sum = left[i] + right[i] + carry;
 8005374:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	68ba      	ldr	r2, [r7, #8]
 800537c:	4413      	add	r3, r2
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	6879      	ldr	r1, [r7, #4]
 8005388:	440b      	add	r3, r1
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4413      	add	r3, r2
 800538e:	69fa      	ldr	r2, [r7, #28]
 8005390:	4413      	add	r3, r2
 8005392:	617b      	str	r3, [r7, #20]
		uECC_word_t val = (sum < left[i]);
 8005394:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	68ba      	ldr	r2, [r7, #8]
 800539c:	4413      	add	r3, r2
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	697a      	ldr	r2, [r7, #20]
 80053a2:	429a      	cmp	r2, r3
 80053a4:	bf34      	ite	cc
 80053a6:	2301      	movcc	r3, #1
 80053a8:	2300      	movcs	r3, #0
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	613b      	str	r3, [r7, #16]
		carry = cond_set(val, carry, (sum != left[i]));
 80053ae:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80053b2:	009b      	lsls	r3, r3, #2
 80053b4:	68ba      	ldr	r2, [r7, #8]
 80053b6:	4413      	add	r3, r2
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	697a      	ldr	r2, [r7, #20]
 80053bc:	429a      	cmp	r2, r3
 80053be:	bf14      	ite	ne
 80053c0:	2301      	movne	r3, #1
 80053c2:	2300      	moveq	r3, #0
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	461a      	mov	r2, r3
 80053c8:	69f9      	ldr	r1, [r7, #28]
 80053ca:	6938      	ldr	r0, [r7, #16]
 80053cc:	f7ff ff5a 	bl	8005284 <cond_set>
 80053d0:	61f8      	str	r0, [r7, #28]
		result[i] = sum;
 80053d2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	68fa      	ldr	r2, [r7, #12]
 80053da:	4413      	add	r3, r2
 80053dc:	697a      	ldr	r2, [r7, #20]
 80053de:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 80053e0:	7efb      	ldrb	r3, [r7, #27]
 80053e2:	3301      	adds	r3, #1
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	76fb      	strb	r3, [r7, #27]
 80053e8:	f997 201b 	ldrsb.w	r2, [r7, #27]
 80053ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053f0:	429a      	cmp	r2, r3
 80053f2:	dbbf      	blt.n	8005374 <uECC_vli_add+0x18>
	}
	return carry;
 80053f4:	69fb      	ldr	r3, [r7, #28]
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3720      	adds	r7, #32
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}

080053fe <uECC_vli_rshift1>:
	return (!equal - 2 * neg);
}

/* Computes vli = vli >> 1. */
static void uECC_vli_rshift1(uECC_word_t *vli, wordcount_t num_words)
{
 80053fe:	b480      	push	{r7}
 8005400:	b087      	sub	sp, #28
 8005402:	af00      	add	r7, sp, #0
 8005404:	6078      	str	r0, [r7, #4]
 8005406:	460b      	mov	r3, r1
 8005408:	70fb      	strb	r3, [r7, #3]
	uECC_word_t *end = vli;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	613b      	str	r3, [r7, #16]
	uECC_word_t carry = 0;
 800540e:	2300      	movs	r3, #0
 8005410:	617b      	str	r3, [r7, #20]

	vli += num_words;
 8005412:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005416:	009b      	lsls	r3, r3, #2
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	4413      	add	r3, r2
 800541c:	607b      	str	r3, [r7, #4]
	while (vli-- > end) {
 800541e:	e00b      	b.n	8005438 <uECC_vli_rshift1+0x3a>
		uECC_word_t temp = *vli;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	60fb      	str	r3, [r7, #12]
		*vli = (temp >> 1) | carry;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	085a      	lsrs	r2, r3, #1
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	431a      	orrs	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	601a      	str	r2, [r3, #0]
		carry = temp << (uECC_WORD_BITS - 1);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	07db      	lsls	r3, r3, #31
 8005436:	617b      	str	r3, [r7, #20]
	while (vli-- > end) {
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	1f1a      	subs	r2, r3, #4
 800543c:	607a      	str	r2, [r7, #4]
 800543e:	693a      	ldr	r2, [r7, #16]
 8005440:	429a      	cmp	r2, r3
 8005442:	d3ed      	bcc.n	8005420 <uECC_vli_rshift1+0x22>
	}
}
 8005444:	bf00      	nop
 8005446:	bf00      	nop
 8005448:	371c      	adds	r7, #28
 800544a:	46bd      	mov	sp, r7
 800544c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005450:	4770      	bx	lr

08005452 <muladd>:

static void muladd(uECC_word_t a, uECC_word_t b, uECC_word_t *r0,
		   uECC_word_t *r1, uECC_word_t *r2)
{
 8005452:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8005456:	b091      	sub	sp, #68	@ 0x44
 8005458:	af00      	add	r7, sp, #0
 800545a:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800545c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800545e:	627a      	str	r2, [r7, #36]	@ 0x24
 8005460:	623b      	str	r3, [r7, #32]

	uECC_dword_t p = (uECC_dword_t)a * b;
 8005462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005464:	2200      	movs	r2, #0
 8005466:	4698      	mov	r8, r3
 8005468:	4691      	mov	r9, r2
 800546a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800546c:	2200      	movs	r2, #0
 800546e:	469a      	mov	sl, r3
 8005470:	4693      	mov	fp, r2
 8005472:	fb0a f209 	mul.w	r2, sl, r9
 8005476:	fb08 f30b 	mul.w	r3, r8, fp
 800547a:	4413      	add	r3, r2
 800547c:	fba8 450a 	umull	r4, r5, r8, sl
 8005480:	442b      	add	r3, r5
 8005482:	461d      	mov	r5, r3
 8005484:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
 8005488:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
	uECC_dword_t r01 = ((uECC_dword_t)(*r1) << uECC_WORD_BITS) | *r0;
 800548c:	6a3b      	ldr	r3, [r7, #32]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	2200      	movs	r2, #0
 8005492:	61bb      	str	r3, [r7, #24]
 8005494:	61fa      	str	r2, [r7, #28]
 8005496:	f04f 0200 	mov.w	r2, #0
 800549a:	f04f 0300 	mov.w	r3, #0
 800549e:	69b9      	ldr	r1, [r7, #24]
 80054a0:	000b      	movs	r3, r1
 80054a2:	2200      	movs	r2, #0
 80054a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80054a6:	6809      	ldr	r1, [r1, #0]
 80054a8:	2000      	movs	r0, #0
 80054aa:	6139      	str	r1, [r7, #16]
 80054ac:	6178      	str	r0, [r7, #20]
 80054ae:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80054b2:	4621      	mov	r1, r4
 80054b4:	4311      	orrs	r1, r2
 80054b6:	60b9      	str	r1, [r7, #8]
 80054b8:	4629      	mov	r1, r5
 80054ba:	4319      	orrs	r1, r3
 80054bc:	60f9      	str	r1, [r7, #12]
 80054be:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80054c2:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
	r01 += p;
 80054c6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80054ca:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80054ce:	1884      	adds	r4, r0, r2
 80054d0:	603c      	str	r4, [r7, #0]
 80054d2:	eb41 0303 	adc.w	r3, r1, r3
 80054d6:	607b      	str	r3, [r7, #4]
 80054d8:	e9d7 3400 	ldrd	r3, r4, [r7]
 80054dc:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
	*r2 += (r01 < p);
 80054e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80054e2:	681c      	ldr	r4, [r3, #0]
 80054e4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80054e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80054ec:	4290      	cmp	r0, r2
 80054ee:	eb71 0303 	sbcs.w	r3, r1, r3
 80054f2:	bf34      	ite	cc
 80054f4:	2301      	movcc	r3, #1
 80054f6:	2300      	movcs	r3, #0
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	18e2      	adds	r2, r4, r3
 80054fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80054fe:	601a      	str	r2, [r3, #0]
	*r1 = r01 >> uECC_WORD_BITS;
 8005500:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8005504:	f04f 0200 	mov.w	r2, #0
 8005508:	f04f 0300 	mov.w	r3, #0
 800550c:	000a      	movs	r2, r1
 800550e:	2300      	movs	r3, #0
 8005510:	6a3b      	ldr	r3, [r7, #32]
 8005512:	601a      	str	r2, [r3, #0]
	*r0 = (uECC_word_t)r01;
 8005514:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005518:	601a      	str	r2, [r3, #0]

}
 800551a:	bf00      	nop
 800551c:	3744      	adds	r7, #68	@ 0x44
 800551e:	46bd      	mov	sp, r7
 8005520:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8005524:	4770      	bx	lr

08005526 <uECC_vli_mult>:

/* Computes result = left * right. Result must be 2 * num_words long. */
static void uECC_vli_mult(uECC_word_t *result, const uECC_word_t *left,
			  const uECC_word_t *right, wordcount_t num_words)
{
 8005526:	b590      	push	{r4, r7, lr}
 8005528:	b08b      	sub	sp, #44	@ 0x2c
 800552a:	af02      	add	r7, sp, #8
 800552c:	60f8      	str	r0, [r7, #12]
 800552e:	60b9      	str	r1, [r7, #8]
 8005530:	607a      	str	r2, [r7, #4]
 8005532:	70fb      	strb	r3, [r7, #3]

	uECC_word_t r0 = 0;
 8005534:	2300      	movs	r3, #0
 8005536:	61bb      	str	r3, [r7, #24]
	uECC_word_t r1 = 0;
 8005538:	2300      	movs	r3, #0
 800553a:	617b      	str	r3, [r7, #20]
	uECC_word_t r2 = 0;
 800553c:	2300      	movs	r3, #0
 800553e:	613b      	str	r3, [r7, #16]
	wordcount_t i, k;

	/* Compute each digit of result in sequence, maintaining the carries. */
	for (k = 0; k < num_words; ++k) {
 8005540:	2300      	movs	r3, #0
 8005542:	77bb      	strb	r3, [r7, #30]
 8005544:	e036      	b.n	80055b4 <uECC_vli_mult+0x8e>

		for (i = 0; i <= k; ++i) {
 8005546:	2300      	movs	r3, #0
 8005548:	77fb      	strb	r3, [r7, #31]
 800554a:	e01c      	b.n	8005586 <uECC_vli_mult+0x60>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 800554c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005550:	009b      	lsls	r3, r3, #2
 8005552:	68ba      	ldr	r2, [r7, #8]
 8005554:	4413      	add	r3, r2
 8005556:	6818      	ldr	r0, [r3, #0]
 8005558:	f997 201e 	ldrsb.w	r2, [r7, #30]
 800555c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005560:	1ad3      	subs	r3, r2, r3
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	4413      	add	r3, r2
 8005568:	6819      	ldr	r1, [r3, #0]
 800556a:	f107 0414 	add.w	r4, r7, #20
 800556e:	f107 0218 	add.w	r2, r7, #24
 8005572:	f107 0310 	add.w	r3, r7, #16
 8005576:	9300      	str	r3, [sp, #0]
 8005578:	4623      	mov	r3, r4
 800557a:	f7ff ff6a 	bl	8005452 <muladd>
		for (i = 0; i <= k; ++i) {
 800557e:	7ffb      	ldrb	r3, [r7, #31]
 8005580:	3301      	adds	r3, #1
 8005582:	b2db      	uxtb	r3, r3
 8005584:	77fb      	strb	r3, [r7, #31]
 8005586:	f997 201f 	ldrsb.w	r2, [r7, #31]
 800558a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800558e:	429a      	cmp	r2, r3
 8005590:	dddc      	ble.n	800554c <uECC_vli_mult+0x26>
		}

		result[k] = r0;
 8005592:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	68fa      	ldr	r2, [r7, #12]
 800559a:	4413      	add	r3, r2
 800559c:	69ba      	ldr	r2, [r7, #24]
 800559e:	601a      	str	r2, [r3, #0]
		r0 = r1;
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	61bb      	str	r3, [r7, #24]
		r1 = r2;
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	617b      	str	r3, [r7, #20]
		r2 = 0;
 80055a8:	2300      	movs	r3, #0
 80055aa:	613b      	str	r3, [r7, #16]
	for (k = 0; k < num_words; ++k) {
 80055ac:	7fbb      	ldrb	r3, [r7, #30]
 80055ae:	3301      	adds	r3, #1
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	77bb      	strb	r3, [r7, #30]
 80055b4:	f997 201e 	ldrsb.w	r2, [r7, #30]
 80055b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80055bc:	429a      	cmp	r2, r3
 80055be:	dbc2      	blt.n	8005546 <uECC_vli_mult+0x20>
	}

	for (k = num_words; k < num_words * 2 - 1; ++k) {
 80055c0:	78fb      	ldrb	r3, [r7, #3]
 80055c2:	77bb      	strb	r3, [r7, #30]
 80055c4:	e03b      	b.n	800563e <uECC_vli_mult+0x118>

		for (i = (k + 1) - num_words; i < num_words; ++i) {
 80055c6:	7fba      	ldrb	r2, [r7, #30]
 80055c8:	78fb      	ldrb	r3, [r7, #3]
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	3301      	adds	r3, #1
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	77fb      	strb	r3, [r7, #31]
 80055d4:	e01c      	b.n	8005610 <uECC_vli_mult+0xea>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 80055d6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80055da:	009b      	lsls	r3, r3, #2
 80055dc:	68ba      	ldr	r2, [r7, #8]
 80055de:	4413      	add	r3, r2
 80055e0:	6818      	ldr	r0, [r3, #0]
 80055e2:	f997 201e 	ldrsb.w	r2, [r7, #30]
 80055e6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	687a      	ldr	r2, [r7, #4]
 80055f0:	4413      	add	r3, r2
 80055f2:	6819      	ldr	r1, [r3, #0]
 80055f4:	f107 0414 	add.w	r4, r7, #20
 80055f8:	f107 0218 	add.w	r2, r7, #24
 80055fc:	f107 0310 	add.w	r3, r7, #16
 8005600:	9300      	str	r3, [sp, #0]
 8005602:	4623      	mov	r3, r4
 8005604:	f7ff ff25 	bl	8005452 <muladd>
		for (i = (k + 1) - num_words; i < num_words; ++i) {
 8005608:	7ffb      	ldrb	r3, [r7, #31]
 800560a:	3301      	adds	r3, #1
 800560c:	b2db      	uxtb	r3, r3
 800560e:	77fb      	strb	r3, [r7, #31]
 8005610:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8005614:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005618:	429a      	cmp	r2, r3
 800561a:	dbdc      	blt.n	80055d6 <uECC_vli_mult+0xb0>
		}
		result[k] = r0;
 800561c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	68fa      	ldr	r2, [r7, #12]
 8005624:	4413      	add	r3, r2
 8005626:	69ba      	ldr	r2, [r7, #24]
 8005628:	601a      	str	r2, [r3, #0]
		r0 = r1;
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	61bb      	str	r3, [r7, #24]
		r1 = r2;
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	617b      	str	r3, [r7, #20]
		r2 = 0;
 8005632:	2300      	movs	r3, #0
 8005634:	613b      	str	r3, [r7, #16]
	for (k = num_words; k < num_words * 2 - 1; ++k) {
 8005636:	7fbb      	ldrb	r3, [r7, #30]
 8005638:	3301      	adds	r3, #1
 800563a:	b2db      	uxtb	r3, r3
 800563c:	77bb      	strb	r3, [r7, #30]
 800563e:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8005642:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005646:	005b      	lsls	r3, r3, #1
 8005648:	3b01      	subs	r3, #1
 800564a:	429a      	cmp	r2, r3
 800564c:	dbbb      	blt.n	80055c6 <uECC_vli_mult+0xa0>
	}
	result[num_words * 2 - 1] = r0;
 800564e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005652:	00db      	lsls	r3, r3, #3
 8005654:	3b04      	subs	r3, #4
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	4413      	add	r3, r2
 800565a:	69ba      	ldr	r2, [r7, #24]
 800565c:	601a      	str	r2, [r3, #0]
}
 800565e:	bf00      	nop
 8005660:	3724      	adds	r7, #36	@ 0x24
 8005662:	46bd      	mov	sp, r7
 8005664:	bd90      	pop	{r4, r7, pc}

08005666 <uECC_vli_modAdd>:

void uECC_vli_modAdd(uECC_word_t *result, const uECC_word_t *left,
		     const uECC_word_t *right, const uECC_word_t *mod,
		     wordcount_t num_words)
{
 8005666:	b580      	push	{r7, lr}
 8005668:	b086      	sub	sp, #24
 800566a:	af00      	add	r7, sp, #0
 800566c:	60f8      	str	r0, [r7, #12]
 800566e:	60b9      	str	r1, [r7, #8]
 8005670:	607a      	str	r2, [r7, #4]
 8005672:	603b      	str	r3, [r7, #0]
	uECC_word_t carry = uECC_vli_add(result, left, right, num_words);
 8005674:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8005678:	687a      	ldr	r2, [r7, #4]
 800567a:	68b9      	ldr	r1, [r7, #8]
 800567c:	68f8      	ldr	r0, [r7, #12]
 800567e:	f7ff fe6d 	bl	800535c <uECC_vli_add>
 8005682:	6178      	str	r0, [r7, #20]
	if (carry || uECC_vli_cmp_unsafe(mod, result, num_words) != 1) {
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d109      	bne.n	800569e <uECC_vli_modAdd+0x38>
 800568a:	f997 3020 	ldrsb.w	r3, [r7, #32]
 800568e:	461a      	mov	r2, r3
 8005690:	68f9      	ldr	r1, [r7, #12]
 8005692:	6838      	ldr	r0, [r7, #0]
 8005694:	f7ff fd88 	bl	80051a8 <uECC_vli_cmp_unsafe>
 8005698:	4603      	mov	r3, r0
 800569a:	2b01      	cmp	r3, #1
 800569c:	d006      	beq.n	80056ac <uECC_vli_modAdd+0x46>
	/* result > mod (result = mod + remainder), so subtract mod to get
	 * remainder. */
		uECC_vli_sub(result, result, mod, num_words);
 800569e:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80056a2:	683a      	ldr	r2, [r7, #0]
 80056a4:	68f9      	ldr	r1, [r7, #12]
 80056a6:	68f8      	ldr	r0, [r7, #12]
 80056a8:	f7ff fe07 	bl	80052ba <uECC_vli_sub>
	}
}
 80056ac:	bf00      	nop
 80056ae:	3718      	adds	r7, #24
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <uECC_vli_modSub>:

void uECC_vli_modSub(uECC_word_t *result, const uECC_word_t *left,
		     const uECC_word_t *right, const uECC_word_t *mod,
		     wordcount_t num_words)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b086      	sub	sp, #24
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]
 80056c0:	603b      	str	r3, [r7, #0]
	uECC_word_t l_borrow = uECC_vli_sub(result, left, right, num_words);
 80056c2:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	68b9      	ldr	r1, [r7, #8]
 80056ca:	68f8      	ldr	r0, [r7, #12]
 80056cc:	f7ff fdf5 	bl	80052ba <uECC_vli_sub>
 80056d0:	6178      	str	r0, [r7, #20]
	if (l_borrow) {
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d006      	beq.n	80056e6 <uECC_vli_modSub+0x32>
		/* In this case, result == -diff == (max int) - diff. Since -x % d == d - x,
		 * we can get the correct result from result + mod (with overflow). */
		uECC_vli_add(result, result, mod, num_words);
 80056d8:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80056dc:	683a      	ldr	r2, [r7, #0]
 80056de:	68f9      	ldr	r1, [r7, #12]
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	f7ff fe3b 	bl	800535c <uECC_vli_add>
	}
}
 80056e6:	bf00      	nop
 80056e8:	3718      	adds	r7, #24
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}

080056ee <uECC_vli_mmod>:

/* Computes result = product % mod, where product is 2N words long. */
/* Currently only designed to work for curve_p or curve_n. */
void uECC_vli_mmod(uECC_word_t *result, uECC_word_t *product,
    		   const uECC_word_t *mod, wordcount_t num_words)
{
 80056ee:	b590      	push	{r4, r7, lr}
 80056f0:	b0ad      	sub	sp, #180	@ 0xb4
 80056f2:	af00      	add	r7, sp, #0
 80056f4:	60f8      	str	r0, [r7, #12]
 80056f6:	60b9      	str	r1, [r7, #8]
 80056f8:	607a      	str	r2, [r7, #4]
 80056fa:	70fb      	strb	r3, [r7, #3]
	uECC_word_t mod_multiple[2 * NUM_ECC_WORDS];
	uECC_word_t tmp[2 * NUM_ECC_WORDS];
	uECC_word_t *v[2] = {tmp, product};
 80056fc:	f107 0318 	add.w	r3, r7, #24
 8005700:	613b      	str	r3, [r7, #16]
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	617b      	str	r3, [r7, #20]
	uECC_word_t index;

	/* Shift mod so its highest set bit is at the maximum position. */
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 8005706:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800570a:	b29b      	uxth	r3, r3
 800570c:	019b      	lsls	r3, r3, #6
 800570e:	b29c      	uxth	r4, r3
			   uECC_vli_numBits(mod, num_words);
 8005710:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005714:	4619      	mov	r1, r3
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f7ff fce5 	bl	80050e6 <uECC_vli_numBits>
 800571c:	4603      	mov	r3, r0
 800571e:	b29b      	uxth	r3, r3
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 8005720:	1ae3      	subs	r3, r4, r3
 8005722:	b29b      	uxth	r3, r3
 8005724:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
	wordcount_t word_shift = shift / uECC_WORD_BITS;
 8005728:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 800572c:	2b00      	cmp	r3, #0
 800572e:	da00      	bge.n	8005732 <uECC_vli_mmod+0x44>
 8005730:	331f      	adds	r3, #31
 8005732:	115b      	asrs	r3, r3, #5
 8005734:	b21b      	sxth	r3, r3
 8005736:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
	wordcount_t bit_shift = shift % uECC_WORD_BITS;
 800573a:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 800573e:	425a      	negs	r2, r3
 8005740:	f003 031f 	and.w	r3, r3, #31
 8005744:	f002 021f 	and.w	r2, r2, #31
 8005748:	bf58      	it	pl
 800574a:	4253      	negpl	r3, r2
 800574c:	b21b      	sxth	r3, r3
 800574e:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
	uECC_word_t carry = 0;
 8005752:	2300      	movs	r3, #0
 8005754:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	uECC_vli_clear(mod_multiple, word_shift);
 8005758:	f997 209e 	ldrsb.w	r2, [r7, #158]	@ 0x9e
 800575c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8005760:	4611      	mov	r1, r2
 8005762:	4618      	mov	r0, r3
 8005764:	f7ff fc34 	bl	8004fd0 <uECC_vli_clear>
	if (bit_shift > 0) {
 8005768:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 800576c:	2b00      	cmp	r3, #0
 800576e:	dd34      	ble.n	80057da <uECC_vli_mmod+0xec>
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 8005770:	2300      	movs	r3, #0
 8005772:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005776:	e029      	b.n	80057cc <uECC_vli_mmod+0xde>
			mod_multiple[word_shift + index] = (mod[index] << bit_shift) | carry;
 8005778:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	687a      	ldr	r2, [r7, #4]
 8005780:	4413      	add	r3, r2
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 8005788:	fa02 f103 	lsl.w	r1, r2, r3
 800578c:	f997 209e 	ldrsb.w	r2, [r7, #158]	@ 0x9e
 8005790:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005794:	4413      	add	r3, r2
 8005796:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800579a:	430a      	orrs	r2, r1
 800579c:	009b      	lsls	r3, r3, #2
 800579e:	33b0      	adds	r3, #176	@ 0xb0
 80057a0:	443b      	add	r3, r7
 80057a2:	f843 2c58 	str.w	r2, [r3, #-88]
			carry = mod[index] >> (uECC_WORD_BITS - bit_shift);
 80057a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057aa:	009b      	lsls	r3, r3, #2
 80057ac:	687a      	ldr	r2, [r7, #4]
 80057ae:	4413      	add	r3, r2
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 80057b6:	f1c3 0320 	rsb	r3, r3, #32
 80057ba:	fa22 f303 	lsr.w	r3, r2, r3
 80057be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 80057c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057c6:	3301      	adds	r3, #1
 80057c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80057cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057d0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d3cf      	bcc.n	8005778 <uECC_vli_mmod+0x8a>
 80057d8:	e00b      	b.n	80057f2 <uECC_vli_mmod+0x104>
		}
	} else {
		uECC_vli_set(mod_multiple + word_shift, mod, num_words);
 80057da:	f997 309e 	ldrsb.w	r3, [r7, #158]	@ 0x9e
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 80057e4:	4413      	add	r3, r2
 80057e6:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80057ea:	6879      	ldr	r1, [r7, #4]
 80057ec:	4618      	mov	r0, r3
 80057ee:	f7ff fcb4 	bl	800515a <uECC_vli_set>
	}

	for (index = 1; shift >= 0; --shift) {
 80057f2:	2301      	movs	r3, #1
 80057f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80057f8:	e09f      	b.n	800593a <uECC_vli_mmod+0x24c>
		uECC_word_t borrow = 0;
 80057fa:	2300      	movs	r3, #0
 80057fc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		wordcount_t i;
		for (i = 0; i < num_words * 2; ++i) {
 8005800:	2300      	movs	r3, #0
 8005802:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 8005806:	e053      	b.n	80058b0 <uECC_vli_mmod+0x1c2>
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 8005808:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800580c:	009b      	lsls	r3, r3, #2
 800580e:	33b0      	adds	r3, #176	@ 0xb0
 8005810:	443b      	add	r3, r7
 8005812:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8005816:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	4413      	add	r3, r2
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8005824:	009b      	lsls	r3, r3, #2
 8005826:	33b0      	adds	r3, #176	@ 0xb0
 8005828:	443b      	add	r3, r7
 800582a:	f853 3c58 	ldr.w	r3, [r3, #-88]
 800582e:	1ad2      	subs	r2, r2, r3
 8005830:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
			if (diff != v[index][i]) {
 800583a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800583e:	009b      	lsls	r3, r3, #2
 8005840:	33b0      	adds	r3, #176	@ 0xb0
 8005842:	443b      	add	r3, r7
 8005844:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8005848:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	4413      	add	r3, r2
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8005856:	429a      	cmp	r2, r3
 8005858:	d014      	beq.n	8005884 <uECC_vli_mmod+0x196>
				borrow = (diff > v[index][i]);
 800585a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800585e:	009b      	lsls	r3, r3, #2
 8005860:	33b0      	adds	r3, #176	@ 0xb0
 8005862:	443b      	add	r3, r7
 8005864:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8005868:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	4413      	add	r3, r2
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8005876:	429a      	cmp	r2, r3
 8005878:	bf8c      	ite	hi
 800587a:	2301      	movhi	r3, #1
 800587c:	2300      	movls	r3, #0
 800587e:	b2db      	uxtb	r3, r3
 8005880:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			}
			v[1 - index][i] = diff;
 8005884:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005888:	f1c3 0301 	rsb	r3, r3, #1
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	33b0      	adds	r3, #176	@ 0xb0
 8005890:	443b      	add	r3, r7
 8005892:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8005896:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800589a:	009b      	lsls	r3, r3, #2
 800589c:	4413      	add	r3, r2
 800589e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80058a2:	601a      	str	r2, [r3, #0]
		for (i = 0; i < num_words * 2; ++i) {
 80058a4:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80058a8:	3301      	adds	r3, #1
 80058aa:	b2db      	uxtb	r3, r3
 80058ac:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 80058b0:	f997 209f 	ldrsb.w	r2, [r7, #159]	@ 0x9f
 80058b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80058b8:	005b      	lsls	r3, r3, #1
 80058ba:	429a      	cmp	r2, r3
 80058bc:	dba4      	blt.n	8005808 <uECC_vli_mmod+0x11a>
		}
		/* Swap the index if there was no borrow */
		index = !(index ^ borrow);
 80058be:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80058c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80058c6:	429a      	cmp	r2, r3
 80058c8:	bf0c      	ite	eq
 80058ca:	2301      	moveq	r3, #1
 80058cc:	2300      	movne	r3, #0
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		uECC_vli_rshift1(mod_multiple, num_words);
 80058d4:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80058d8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80058dc:	4611      	mov	r1, r2
 80058de:	4618      	mov	r0, r3
 80058e0:	f7ff fd8d 	bl	80053fe <uECC_vli_rshift1>
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 80058e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80058e8:	3b01      	subs	r3, #1
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	33b0      	adds	r3, #176	@ 0xb0
 80058ee:	443b      	add	r3, r7
 80058f0:	f853 1c58 	ldr.w	r1, [r3, #-88]
 80058f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	33b0      	adds	r3, #176	@ 0xb0
 80058fc:	443b      	add	r3, r7
 80058fe:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8005902:	07da      	lsls	r2, r3, #31
 8005904:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005908:	3b01      	subs	r3, #1
 800590a:	430a      	orrs	r2, r1
 800590c:	009b      	lsls	r3, r3, #2
 800590e:	33b0      	adds	r3, #176	@ 0xb0
 8005910:	443b      	add	r3, r7
 8005912:	f843 2c58 	str.w	r2, [r3, #-88]
					       (uECC_WORD_BITS - 1);
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 8005916:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800591a:	009b      	lsls	r3, r3, #2
 800591c:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8005920:	4413      	add	r3, r2
 8005922:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005926:	4611      	mov	r1, r2
 8005928:	4618      	mov	r0, r3
 800592a:	f7ff fd68 	bl	80053fe <uECC_vli_rshift1>
	for (index = 1; shift >= 0; --shift) {
 800592e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8005932:	3b01      	subs	r3, #1
 8005934:	b29b      	uxth	r3, r3
 8005936:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
 800593a:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 800593e:	2b00      	cmp	r3, #0
 8005940:	f6bf af5b 	bge.w	80057fa <uECC_vli_mmod+0x10c>
	}
	uECC_vli_set(result, v[index], num_words);
 8005944:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005948:	009b      	lsls	r3, r3, #2
 800594a:	33b0      	adds	r3, #176	@ 0xb0
 800594c:	443b      	add	r3, r7
 800594e:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 8005952:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005956:	4619      	mov	r1, r3
 8005958:	68f8      	ldr	r0, [r7, #12]
 800595a:	f7ff fbfe 	bl	800515a <uECC_vli_set>
}
 800595e:	bf00      	nop
 8005960:	37b4      	adds	r7, #180	@ 0xb4
 8005962:	46bd      	mov	sp, r7
 8005964:	bd90      	pop	{r4, r7, pc}

08005966 <uECC_vli_modMult>:

void uECC_vli_modMult(uECC_word_t *result, const uECC_word_t *left,
		      const uECC_word_t *right, const uECC_word_t *mod,
		      wordcount_t num_words)
{
 8005966:	b580      	push	{r7, lr}
 8005968:	b094      	sub	sp, #80	@ 0x50
 800596a:	af00      	add	r7, sp, #0
 800596c:	60f8      	str	r0, [r7, #12]
 800596e:	60b9      	str	r1, [r7, #8]
 8005970:	607a      	str	r2, [r7, #4]
 8005972:	603b      	str	r3, [r7, #0]
	uECC_word_t product[2 * NUM_ECC_WORDS];
	uECC_vli_mult(product, left, right, num_words);
 8005974:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 8005978:	f107 0010 	add.w	r0, r7, #16
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	68b9      	ldr	r1, [r7, #8]
 8005980:	f7ff fdd1 	bl	8005526 <uECC_vli_mult>
	uECC_vli_mmod(result, product, mod, num_words);
 8005984:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 8005988:	f107 0110 	add.w	r1, r7, #16
 800598c:	683a      	ldr	r2, [r7, #0]
 800598e:	68f8      	ldr	r0, [r7, #12]
 8005990:	f7ff fead 	bl	80056ee <uECC_vli_mmod>
}
 8005994:	bf00      	nop
 8005996:	3750      	adds	r7, #80	@ 0x50
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <uECC_vli_modMult_fast>:

void uECC_vli_modMult_fast(uECC_word_t *result, const uECC_word_t *left,
			   const uECC_word_t *right, uECC_Curve curve)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b094      	sub	sp, #80	@ 0x50
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
 80059a8:	603b      	str	r3, [r7, #0]
	uECC_word_t product[2 * NUM_ECC_WORDS];
	uECC_vli_mult(product, left, right, curve->num_words);
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	f993 3000 	ldrsb.w	r3, [r3]
 80059b0:	f107 0010 	add.w	r0, r7, #16
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	68b9      	ldr	r1, [r7, #8]
 80059b8:	f7ff fdb5 	bl	8005526 <uECC_vli_mult>

	curve->mmod_fast(result, product);
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80059c2:	f107 0210 	add.w	r2, r7, #16
 80059c6:	4611      	mov	r1, r2
 80059c8:	68f8      	ldr	r0, [r7, #12]
 80059ca:	4798      	blx	r3
}
 80059cc:	bf00      	nop
 80059ce:	3750      	adds	r7, #80	@ 0x50
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}

080059d4 <uECC_vli_modSquare_fast>:

static void uECC_vli_modSquare_fast(uECC_word_t *result,
				    const uECC_word_t *left,
				    uECC_Curve curve)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	60b9      	str	r1, [r7, #8]
 80059de:	607a      	str	r2, [r7, #4]
	uECC_vli_modMult_fast(result, left, left, curve);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	68ba      	ldr	r2, [r7, #8]
 80059e4:	68b9      	ldr	r1, [r7, #8]
 80059e6:	68f8      	ldr	r0, [r7, #12]
 80059e8:	f7ff ffd8 	bl	800599c <uECC_vli_modMult_fast>
}
 80059ec:	bf00      	nop
 80059ee:	3710      	adds	r7, #16
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}

080059f4 <vli_modInv_update>:
#define EVEN(vli) (!(vli[0] & 1))

static void vli_modInv_update(uECC_word_t *uv,
			      const uECC_word_t *mod,
			      wordcount_t num_words)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b086      	sub	sp, #24
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	4613      	mov	r3, r2
 8005a00:	71fb      	strb	r3, [r7, #7]

	uECC_word_t carry = 0;
 8005a02:	2300      	movs	r3, #0
 8005a04:	617b      	str	r3, [r7, #20]

	if (!EVEN(uv)) {
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f003 0301 	and.w	r3, r3, #1
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d007      	beq.n	8005a22 <vli_modInv_update+0x2e>
		carry = uECC_vli_add(uv, uv, mod, num_words);
 8005a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a16:	68ba      	ldr	r2, [r7, #8]
 8005a18:	68f9      	ldr	r1, [r7, #12]
 8005a1a:	68f8      	ldr	r0, [r7, #12]
 8005a1c:	f7ff fc9e 	bl	800535c <uECC_vli_add>
 8005a20:	6178      	str	r0, [r7, #20]
	}
	uECC_vli_rshift1(uv, num_words);
 8005a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a26:	4619      	mov	r1, r3
 8005a28:	68f8      	ldr	r0, [r7, #12]
 8005a2a:	f7ff fce8 	bl	80053fe <uECC_vli_rshift1>
	if (carry) {
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d013      	beq.n	8005a5c <vli_modInv_update+0x68>
		uv[num_words - 1] |= HIGH_BIT_SET;
 8005a34:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8005a38:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005a3c:	4413      	add	r3, r2
 8005a3e:	009b      	lsls	r3, r3, #2
 8005a40:	68fa      	ldr	r2, [r7, #12]
 8005a42:	4413      	add	r3, r2
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8005a4a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005a4e:	440b      	add	r3, r1
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	68f9      	ldr	r1, [r7, #12]
 8005a54:	440b      	add	r3, r1
 8005a56:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8005a5a:	601a      	str	r2, [r3, #0]
	}
}
 8005a5c:	bf00      	nop
 8005a5e:	3718      	adds	r7, #24
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bd80      	pop	{r7, pc}

08005a64 <uECC_vli_modInv>:

void uECC_vli_modInv(uECC_word_t *result, const uECC_word_t *input,
		     const uECC_word_t *mod, wordcount_t num_words)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b0a6      	sub	sp, #152	@ 0x98
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	60f8      	str	r0, [r7, #12]
 8005a6c:	60b9      	str	r1, [r7, #8]
 8005a6e:	607a      	str	r2, [r7, #4]
 8005a70:	70fb      	strb	r3, [r7, #3]
	uECC_word_t a[NUM_ECC_WORDS], b[NUM_ECC_WORDS];
	uECC_word_t u[NUM_ECC_WORDS], v[NUM_ECC_WORDS];
	cmpresult_t cmpResult;

	if (uECC_vli_isZero(input, num_words)) {
 8005a72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a76:	4619      	mov	r1, r3
 8005a78:	68b8      	ldr	r0, [r7, #8]
 8005a7a:	f7ff faca 	bl	8005012 <uECC_vli_isZero>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d006      	beq.n	8005a92 <uECC_vli_modInv+0x2e>
		uECC_vli_clear(result, num_words);
 8005a84:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a88:	4619      	mov	r1, r3
 8005a8a:	68f8      	ldr	r0, [r7, #12]
 8005a8c:	f7ff faa0 	bl	8004fd0 <uECC_vli_clear>
 8005a90:	e0de      	b.n	8005c50 <uECC_vli_modInv+0x1ec>
		return;
	}

	uECC_vli_set(a, input, num_words);
 8005a92:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005a96:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8005a9a:	68b9      	ldr	r1, [r7, #8]
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f7ff fb5c 	bl	800515a <uECC_vli_set>
	uECC_vli_set(b, mod, num_words);
 8005aa2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005aa6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005aaa:	6879      	ldr	r1, [r7, #4]
 8005aac:	4618      	mov	r0, r3
 8005aae:	f7ff fb54 	bl	800515a <uECC_vli_set>
	uECC_vli_clear(u, num_words);
 8005ab2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005ab6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005aba:	4611      	mov	r1, r2
 8005abc:	4618      	mov	r0, r3
 8005abe:	f7ff fa87 	bl	8004fd0 <uECC_vli_clear>
	u[0] = 1;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	637b      	str	r3, [r7, #52]	@ 0x34
	uECC_vli_clear(v, num_words);
 8005ac6:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005aca:	f107 0314 	add.w	r3, r7, #20
 8005ace:	4611      	mov	r1, r2
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f7ff fa7d 	bl	8004fd0 <uECC_vli_clear>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 8005ad6:	e0a2      	b.n	8005c1e <uECC_vli_modInv+0x1ba>
		if (EVEN(a)) {
 8005ad8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005ada:	f003 0301 	and.w	r3, r3, #1
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d110      	bne.n	8005b04 <uECC_vli_modInv+0xa0>
			uECC_vli_rshift1(a, num_words);
 8005ae2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005ae6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8005aea:	4611      	mov	r1, r2
 8005aec:	4618      	mov	r0, r3
 8005aee:	f7ff fc86 	bl	80053fe <uECC_vli_rshift1>
      			vli_modInv_update(u, mod, num_words);
 8005af2:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005af6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005afa:	6879      	ldr	r1, [r7, #4]
 8005afc:	4618      	mov	r0, r3
 8005afe:	f7ff ff79 	bl	80059f4 <vli_modInv_update>
 8005b02:	e08c      	b.n	8005c1e <uECC_vli_modInv+0x1ba>
    		} else if (EVEN(b)) {
 8005b04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b06:	f003 0301 	and.w	r3, r3, #1
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d110      	bne.n	8005b30 <uECC_vli_modInv+0xcc>
			uECC_vli_rshift1(b, num_words);
 8005b0e:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005b12:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005b16:	4611      	mov	r1, r2
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f7ff fc70 	bl	80053fe <uECC_vli_rshift1>
			vli_modInv_update(v, mod, num_words);
 8005b1e:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005b22:	f107 0314 	add.w	r3, r7, #20
 8005b26:	6879      	ldr	r1, [r7, #4]
 8005b28:	4618      	mov	r0, r3
 8005b2a:	f7ff ff63 	bl	80059f4 <vli_modInv_update>
 8005b2e:	e076      	b.n	8005c1e <uECC_vli_modInv+0x1ba>
		} else if (cmpResult > 0) {
 8005b30:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	dd39      	ble.n	8005bac <uECC_vli_modInv+0x148>
			uECC_vli_sub(a, a, b, num_words);
 8005b38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b3c:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8005b40:	f107 0174 	add.w	r1, r7, #116	@ 0x74
 8005b44:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 8005b48:	f7ff fbb7 	bl	80052ba <uECC_vli_sub>
			uECC_vli_rshift1(a, num_words);
 8005b4c:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005b50:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8005b54:	4611      	mov	r1, r2
 8005b56:	4618      	mov	r0, r3
 8005b58:	f7ff fc51 	bl	80053fe <uECC_vli_rshift1>
			if (uECC_vli_cmp_unsafe(u, v, num_words) < 0) {
 8005b5c:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005b60:	f107 0114 	add.w	r1, r7, #20
 8005b64:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f7ff fb1d 	bl	80051a8 <uECC_vli_cmp_unsafe>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	da08      	bge.n	8005b86 <uECC_vli_modInv+0x122>
        			uECC_vli_add(u, u, mod, num_words);
 8005b74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b78:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8005b7c:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8005b80:	687a      	ldr	r2, [r7, #4]
 8005b82:	f7ff fbeb 	bl	800535c <uECC_vli_add>
      			}
      			uECC_vli_sub(u, u, v, num_words);
 8005b86:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b8a:	f107 0214 	add.w	r2, r7, #20
 8005b8e:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8005b92:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8005b96:	f7ff fb90 	bl	80052ba <uECC_vli_sub>
      			vli_modInv_update(u, mod, num_words);
 8005b9a:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005b9e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005ba2:	6879      	ldr	r1, [r7, #4]
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f7ff ff25 	bl	80059f4 <vli_modInv_update>
 8005baa:	e038      	b.n	8005c1e <uECC_vli_modInv+0x1ba>
    		} else {
      			uECC_vli_sub(b, b, a, num_words);
 8005bac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005bb0:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8005bb4:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8005bb8:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8005bbc:	f7ff fb7d 	bl	80052ba <uECC_vli_sub>
      			uECC_vli_rshift1(b, num_words);
 8005bc0:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005bc4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005bc8:	4611      	mov	r1, r2
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f7ff fc17 	bl	80053fe <uECC_vli_rshift1>
      			if (uECC_vli_cmp_unsafe(v, u, num_words) < 0) {
 8005bd0:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005bd4:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8005bd8:	f107 0314 	add.w	r3, r7, #20
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f7ff fae3 	bl	80051a8 <uECC_vli_cmp_unsafe>
 8005be2:	4603      	mov	r3, r0
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	da08      	bge.n	8005bfa <uECC_vli_modInv+0x196>
        			uECC_vli_add(v, v, mod, num_words);
 8005be8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005bec:	f107 0114 	add.w	r1, r7, #20
 8005bf0:	f107 0014 	add.w	r0, r7, #20
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	f7ff fbb1 	bl	800535c <uECC_vli_add>
      			}
      			uECC_vli_sub(v, v, u, num_words);
 8005bfa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005bfe:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8005c02:	f107 0114 	add.w	r1, r7, #20
 8005c06:	f107 0014 	add.w	r0, r7, #20
 8005c0a:	f7ff fb56 	bl	80052ba <uECC_vli_sub>
      			vli_modInv_update(v, mod, num_words);
 8005c0e:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005c12:	f107 0314 	add.w	r3, r7, #20
 8005c16:	6879      	ldr	r1, [r7, #4]
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f7ff feeb 	bl	80059f4 <vli_modInv_update>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 8005c1e:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005c22:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8005c26:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	f7ff fabc 	bl	80051a8 <uECC_vli_cmp_unsafe>
 8005c30:	4603      	mov	r3, r0
 8005c32:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 8005c36:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	f47f af4c 	bne.w	8005ad8 <uECC_vli_modInv+0x74>
    		}
  	}
  	uECC_vli_set(result, u, num_words);
 8005c40:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005c44:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005c48:	4619      	mov	r1, r3
 8005c4a:	68f8      	ldr	r0, [r7, #12]
 8005c4c:	f7ff fa85 	bl	800515a <uECC_vli_set>
}
 8005c50:	3798      	adds	r7, #152	@ 0x98
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}

08005c56 <double_jacobian_default>:

/* ------ Point operations ------ */

void double_jacobian_default(uECC_word_t * X1, uECC_word_t * Y1,
			     uECC_word_t * Z1, uECC_Curve curve)
{
 8005c56:	b580      	push	{r7, lr}
 8005c58:	b098      	sub	sp, #96	@ 0x60
 8005c5a:	af02      	add	r7, sp, #8
 8005c5c:	60f8      	str	r0, [r7, #12]
 8005c5e:	60b9      	str	r1, [r7, #8]
 8005c60:	607a      	str	r2, [r7, #4]
 8005c62:	603b      	str	r3, [r7, #0]
	/* t1 = X, t2 = Y, t3 = Z */
	uECC_word_t t4[NUM_ECC_WORDS];
	uECC_word_t t5[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	781b      	ldrb	r3, [r3, #0]
 8005c68:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (uECC_vli_isZero(Z1, num_words)) {
 8005c6c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c70:	4619      	mov	r1, r3
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f7ff f9cd 	bl	8005012 <uECC_vli_isZero>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	f040 80e6 	bne.w	8005e4c <double_jacobian_default+0x1f6>
		return;
	}

	uECC_vli_modSquare_fast(t4, Y1, curve);   /* t4 = y1^2 */
 8005c80:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005c84:	683a      	ldr	r2, [r7, #0]
 8005c86:	68b9      	ldr	r1, [r7, #8]
 8005c88:	4618      	mov	r0, r3
 8005c8a:	f7ff fea3 	bl	80059d4 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(t5, X1, t4, curve); /* t5 = x1*y1^2 = A */
 8005c8e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8005c92:	f107 0010 	add.w	r0, r7, #16
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	68f9      	ldr	r1, [r7, #12]
 8005c9a:	f7ff fe7f 	bl	800599c <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(t4, t4, curve);   /* t4 = y1^4 */
 8005c9e:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8005ca2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005ca6:	683a      	ldr	r2, [r7, #0]
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f7ff fe93 	bl	80059d4 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(Y1, Y1, Z1, curve); /* t2 = y1*z1 = z3 */
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	68b9      	ldr	r1, [r7, #8]
 8005cb4:	68b8      	ldr	r0, [r7, #8]
 8005cb6:	f7ff fe71 	bl	800599c <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(Z1, Z1, curve);   /* t3 = z1^2 */
 8005cba:	683a      	ldr	r2, [r7, #0]
 8005cbc:	6879      	ldr	r1, [r7, #4]
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f7ff fe88 	bl	80059d4 <uECC_vli_modSquare_fast>

	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = x1 + z1^2 */
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	1d1a      	adds	r2, r3, #4
 8005cc8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005ccc:	9300      	str	r3, [sp, #0]
 8005cce:	4613      	mov	r3, r2
 8005cd0:	687a      	ldr	r2, [r7, #4]
 8005cd2:	68f9      	ldr	r1, [r7, #12]
 8005cd4:	68f8      	ldr	r0, [r7, #12]
 8005cd6:	f7ff fcc6 	bl	8005666 <uECC_vli_modAdd>
	uECC_vli_modAdd(Z1, Z1, Z1, curve->p, num_words); /* t3 = 2*z1^2 */
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	1d1a      	adds	r2, r3, #4
 8005cde:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005ce2:	9300      	str	r3, [sp, #0]
 8005ce4:	4613      	mov	r3, r2
 8005ce6:	687a      	ldr	r2, [r7, #4]
 8005ce8:	6879      	ldr	r1, [r7, #4]
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f7ff fcbb 	bl	8005666 <uECC_vli_modAdd>
	uECC_vli_modSub(Z1, X1, Z1, curve->p, num_words); /* t3 = x1 - z1^2 */
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	1d1a      	adds	r2, r3, #4
 8005cf4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005cf8:	9300      	str	r3, [sp, #0]
 8005cfa:	4613      	mov	r3, r2
 8005cfc:	687a      	ldr	r2, [r7, #4]
 8005cfe:	68f9      	ldr	r1, [r7, #12]
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f7ff fcd7 	bl	80056b4 <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, Z1, curve); /* t1 = x1^2 - z1^4 */
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	687a      	ldr	r2, [r7, #4]
 8005d0a:	68f9      	ldr	r1, [r7, #12]
 8005d0c:	68f8      	ldr	r0, [r7, #12]
 8005d0e:	f7ff fe45 	bl	800599c <uECC_vli_modMult_fast>

	uECC_vli_modAdd(Z1, X1, X1, curve->p, num_words); /* t3 = 2*(x1^2 - z1^4) */
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	1d1a      	adds	r2, r3, #4
 8005d16:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d1a:	9300      	str	r3, [sp, #0]
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	68fa      	ldr	r2, [r7, #12]
 8005d20:	68f9      	ldr	r1, [r7, #12]
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f7ff fc9f 	bl	8005666 <uECC_vli_modAdd>
	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = 3*(x1^2 - z1^4) */
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	1d1a      	adds	r2, r3, #4
 8005d2c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d30:	9300      	str	r3, [sp, #0]
 8005d32:	4613      	mov	r3, r2
 8005d34:	687a      	ldr	r2, [r7, #4]
 8005d36:	68f9      	ldr	r1, [r7, #12]
 8005d38:	68f8      	ldr	r0, [r7, #12]
 8005d3a:	f7ff fc94 	bl	8005666 <uECC_vli_modAdd>
	if (uECC_vli_testBit(X1, 0)) {
 8005d3e:	2100      	movs	r1, #0
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f7ff f990 	bl	8005066 <uECC_vli_testBit>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d024      	beq.n	8005d96 <double_jacobian_default+0x140>
		uECC_word_t l_carry = uECC_vli_add(X1, X1, curve->p, num_words);
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	1d1a      	adds	r2, r3, #4
 8005d50:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d54:	68f9      	ldr	r1, [r7, #12]
 8005d56:	68f8      	ldr	r0, [r7, #12]
 8005d58:	f7ff fb00 	bl	800535c <uECC_vli_add>
 8005d5c:	6538      	str	r0, [r7, #80]	@ 0x50
		uECC_vli_rshift1(X1, num_words);
 8005d5e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d62:	4619      	mov	r1, r3
 8005d64:	68f8      	ldr	r0, [r7, #12]
 8005d66:	f7ff fb4a 	bl	80053fe <uECC_vli_rshift1>
		X1[num_words - 1] |= l_carry << (uECC_WORD_BITS - 1);
 8005d6a:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 8005d6e:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005d72:	4413      	add	r3, r2
 8005d74:	009b      	lsls	r3, r3, #2
 8005d76:	68fa      	ldr	r2, [r7, #12]
 8005d78:	4413      	add	r3, r2
 8005d7a:	6819      	ldr	r1, [r3, #0]
 8005d7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d7e:	07da      	lsls	r2, r3, #31
 8005d80:	f997 0057 	ldrsb.w	r0, [r7, #87]	@ 0x57
 8005d84:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005d88:	4403      	add	r3, r0
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	68f8      	ldr	r0, [r7, #12]
 8005d8e:	4403      	add	r3, r0
 8005d90:	430a      	orrs	r2, r1
 8005d92:	601a      	str	r2, [r3, #0]
 8005d94:	e005      	b.n	8005da2 <double_jacobian_default+0x14c>
	} else {
		uECC_vli_rshift1(X1, num_words);
 8005d96:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d9a:	4619      	mov	r1, r3
 8005d9c:	68f8      	ldr	r0, [r7, #12]
 8005d9e:	f7ff fb2e 	bl	80053fe <uECC_vli_rshift1>
	}

	/* t1 = 3/2*(x1^2 - z1^4) = B */
	uECC_vli_modSquare_fast(Z1, X1, curve); /* t3 = B^2 */
 8005da2:	683a      	ldr	r2, [r7, #0]
 8005da4:	68f9      	ldr	r1, [r7, #12]
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f7ff fe14 	bl	80059d4 <uECC_vli_modSquare_fast>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - A */
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	1d19      	adds	r1, r3, #4
 8005db0:	f107 0210 	add.w	r2, r7, #16
 8005db4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005db8:	9300      	str	r3, [sp, #0]
 8005dba:	460b      	mov	r3, r1
 8005dbc:	6879      	ldr	r1, [r7, #4]
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f7ff fc78 	bl	80056b4 <uECC_vli_modSub>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - 2A = x3 */
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	1d19      	adds	r1, r3, #4
 8005dc8:	f107 0210 	add.w	r2, r7, #16
 8005dcc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005dd0:	9300      	str	r3, [sp, #0]
 8005dd2:	460b      	mov	r3, r1
 8005dd4:	6879      	ldr	r1, [r7, #4]
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f7ff fc6c 	bl	80056b4 <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, Z1, curve->p, num_words); /* t5 = A - x3 */
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	1d1a      	adds	r2, r3, #4
 8005de0:	f107 0110 	add.w	r1, r7, #16
 8005de4:	f107 0010 	add.w	r0, r7, #16
 8005de8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005dec:	9300      	str	r3, [sp, #0]
 8005dee:	4613      	mov	r3, r2
 8005df0:	687a      	ldr	r2, [r7, #4]
 8005df2:	f7ff fc5f 	bl	80056b4 <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = B * (A - x3) */
 8005df6:	f107 0210 	add.w	r2, r7, #16
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	68f9      	ldr	r1, [r7, #12]
 8005dfe:	68f8      	ldr	r0, [r7, #12]
 8005e00:	f7ff fdcc 	bl	800599c <uECC_vli_modMult_fast>
	/* t4 = B * (A - x3) - y1^4 = y3: */
	uECC_vli_modSub(t4, X1, t4, curve->p, num_words);
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	1d19      	adds	r1, r3, #4
 8005e08:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8005e0c:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8005e10:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005e14:	9300      	str	r3, [sp, #0]
 8005e16:	460b      	mov	r3, r1
 8005e18:	68f9      	ldr	r1, [r7, #12]
 8005e1a:	f7ff fc4b 	bl	80056b4 <uECC_vli_modSub>

	uECC_vli_set(X1, Z1, num_words);
 8005e1e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005e22:	461a      	mov	r2, r3
 8005e24:	6879      	ldr	r1, [r7, #4]
 8005e26:	68f8      	ldr	r0, [r7, #12]
 8005e28:	f7ff f997 	bl	800515a <uECC_vli_set>
	uECC_vli_set(Z1, Y1, num_words);
 8005e2c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005e30:	461a      	mov	r2, r3
 8005e32:	68b9      	ldr	r1, [r7, #8]
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f7ff f990 	bl	800515a <uECC_vli_set>
	uECC_vli_set(Y1, t4, num_words);
 8005e3a:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 8005e3e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005e42:	4619      	mov	r1, r3
 8005e44:	68b8      	ldr	r0, [r7, #8]
 8005e46:	f7ff f988 	bl	800515a <uECC_vli_set>
 8005e4a:	e000      	b.n	8005e4e <double_jacobian_default+0x1f8>
		return;
 8005e4c:	bf00      	nop
}
 8005e4e:	3758      	adds	r7, #88	@ 0x58
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}

08005e54 <x_side_default>:

void x_side_default(uECC_word_t *result,
		    const uECC_word_t *x,
		    uECC_Curve curve)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b090      	sub	sp, #64	@ 0x40
 8005e58:	af02      	add	r7, sp, #8
 8005e5a:	60f8      	str	r0, [r7, #12]
 8005e5c:	60b9      	str	r1, [r7, #8]
 8005e5e:	607a      	str	r2, [r7, #4]
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 8005e60:	f107 0314 	add.w	r3, r7, #20
 8005e64:	2220      	movs	r2, #32
 8005e66:	2100      	movs	r1, #0
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f001 f962 	bl	8007132 <memset>
 8005e6e:	2303      	movs	r3, #3
 8005e70:	617b      	str	r3, [r7, #20]
	wordcount_t num_words = curve->num_words;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	781b      	ldrb	r3, [r3, #0]
 8005e76:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	uECC_vli_modSquare_fast(result, x, curve); /* r = x^2 */
 8005e7a:	687a      	ldr	r2, [r7, #4]
 8005e7c:	68b9      	ldr	r1, [r7, #8]
 8005e7e:	68f8      	ldr	r0, [r7, #12]
 8005e80:	f7ff fda8 	bl	80059d4 <uECC_vli_modSquare_fast>
	uECC_vli_modSub(result, result, _3, curve->p, num_words); /* r = x^2 - 3 */
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	1d19      	adds	r1, r3, #4
 8005e88:	f107 0214 	add.w	r2, r7, #20
 8005e8c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005e90:	9300      	str	r3, [sp, #0]
 8005e92:	460b      	mov	r3, r1
 8005e94:	68f9      	ldr	r1, [r7, #12]
 8005e96:	68f8      	ldr	r0, [r7, #12]
 8005e98:	f7ff fc0c 	bl	80056b4 <uECC_vli_modSub>
	uECC_vli_modMult_fast(result, result, x, curve); /* r = x^3 - 3x */
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	68ba      	ldr	r2, [r7, #8]
 8005ea0:	68f9      	ldr	r1, [r7, #12]
 8005ea2:	68f8      	ldr	r0, [r7, #12]
 8005ea4:	f7ff fd7a 	bl	800599c <uECC_vli_modMult_fast>
	/* r = x^3 - 3x + b: */
	uECC_vli_modAdd(result, result, curve->b, curve->p, num_words);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f103 0284 	add.w	r2, r3, #132	@ 0x84
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	1d19      	adds	r1, r3, #4
 8005eb2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005eb6:	9300      	str	r3, [sp, #0]
 8005eb8:	460b      	mov	r3, r1
 8005eba:	68f9      	ldr	r1, [r7, #12]
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f7ff fbd2 	bl	8005666 <uECC_vli_modAdd>
}
 8005ec2:	bf00      	nop
 8005ec4:	3738      	adds	r7, #56	@ 0x38
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
	...

08005ecc <uECC_secp256r1>:

uECC_Curve uECC_secp256r1(void)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	af00      	add	r7, sp, #0
	return &curve_secp256r1;
 8005ed0:	4b02      	ldr	r3, [pc, #8]	@ (8005edc <uECC_secp256r1+0x10>)
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr
 8005edc:	08007e88 	.word	0x08007e88

08005ee0 <vli_mmod_fast_secp256r1>:

void vli_mmod_fast_secp256r1(unsigned int *result, unsigned int*product)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b08c      	sub	sp, #48	@ 0x30
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
 8005ee8:	6039      	str	r1, [r7, #0]
	unsigned int tmp[NUM_ECC_WORDS];
	int carry;

	/* t */
	uECC_vli_set(result, product, NUM_ECC_WORDS);
 8005eea:	2208      	movs	r2, #8
 8005eec:	6839      	ldr	r1, [r7, #0]
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f7ff f933 	bl	800515a <uECC_vli_set>

	/* s1 */
	tmp[0] = tmp[1] = tmp[2] = 0;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	617b      	str	r3, [r7, #20]
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	613b      	str	r3, [r7, #16]
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	60fb      	str	r3, [r7, #12]
	tmp[3] = product[11];
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f04:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[12];
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f0a:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[13];
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f10:	623b      	str	r3, [r7, #32]
	tmp[6] = product[14];
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f16:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[15];
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry = uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 8005f1e:	f107 020c 	add.w	r2, r7, #12
 8005f22:	f107 010c 	add.w	r1, r7, #12
 8005f26:	f107 000c 	add.w	r0, r7, #12
 8005f2a:	2308      	movs	r3, #8
 8005f2c:	f7ff fa16 	bl	800535c <uECC_vli_add>
 8005f30:	4603      	mov	r3, r0
 8005f32:	62fb      	str	r3, [r7, #44]	@ 0x2c
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005f34:	f107 020c 	add.w	r2, r7, #12
 8005f38:	2308      	movs	r3, #8
 8005f3a:	6879      	ldr	r1, [r7, #4]
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f7ff fa0d 	bl	800535c <uECC_vli_add>
 8005f42:	4602      	mov	r2, r0
 8005f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f46:	4413      	add	r3, r2
 8005f48:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s2 */
	tmp[3] = product[12];
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f4e:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[13];
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f54:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[14];
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f5a:	623b      	str	r3, [r7, #32]
	tmp[6] = product[15];
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f60:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = 0;
 8005f62:	2300      	movs	r3, #0
 8005f64:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry += uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 8005f66:	f107 020c 	add.w	r2, r7, #12
 8005f6a:	f107 010c 	add.w	r1, r7, #12
 8005f6e:	f107 000c 	add.w	r0, r7, #12
 8005f72:	2308      	movs	r3, #8
 8005f74:	f7ff f9f2 	bl	800535c <uECC_vli_add>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f7c:	4413      	add	r3, r2
 8005f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005f80:	f107 020c 	add.w	r2, r7, #12
 8005f84:	2308      	movs	r3, #8
 8005f86:	6879      	ldr	r1, [r7, #4]
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f7ff f9e7 	bl	800535c <uECC_vli_add>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f92:	4413      	add	r3, r2
 8005f94:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s3 */
	tmp[0] = product[8];
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	6a1b      	ldr	r3, [r3, #32]
 8005f9a:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[9];
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa0:	613b      	str	r3, [r7, #16]
	tmp[2] = product[10];
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fa6:	617b      	str	r3, [r7, #20]
	tmp[3] = tmp[4] = tmp[5] = 0;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	623b      	str	r3, [r7, #32]
 8005fac:	6a3b      	ldr	r3, [r7, #32]
 8005fae:	61fb      	str	r3, [r7, #28]
 8005fb0:	69fb      	ldr	r3, [r7, #28]
 8005fb2:	61bb      	str	r3, [r7, #24]
	tmp[6] = product[14];
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fb8:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[15];
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005fc0:	f107 020c 	add.w	r2, r7, #12
 8005fc4:	2308      	movs	r3, #8
 8005fc6:	6879      	ldr	r1, [r7, #4]
 8005fc8:	6878      	ldr	r0, [r7, #4]
 8005fca:	f7ff f9c7 	bl	800535c <uECC_vli_add>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fd2:	4413      	add	r3, r2
 8005fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s4 */
	tmp[0] = product[9];
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fda:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[10];
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fe0:	613b      	str	r3, [r7, #16]
	tmp[2] = product[11];
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fe6:	617b      	str	r3, [r7, #20]
	tmp[3] = product[13];
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fec:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[14];
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ff2:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[15];
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ff8:	623b      	str	r3, [r7, #32]
	tmp[6] = product[13];
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ffe:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[8];
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	6a1b      	ldr	r3, [r3, #32]
 8006004:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8006006:	f107 020c 	add.w	r2, r7, #12
 800600a:	2308      	movs	r3, #8
 800600c:	6879      	ldr	r1, [r7, #4]
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f7ff f9a4 	bl	800535c <uECC_vli_add>
 8006014:	4602      	mov	r2, r0
 8006016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006018:	4413      	add	r3, r2
 800601a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d1 */
	tmp[0] = product[11];
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006020:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[12];
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006026:	613b      	str	r3, [r7, #16]
	tmp[2] = product[13];
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800602c:	617b      	str	r3, [r7, #20]
	tmp[3] = tmp[4] = tmp[5] = 0;
 800602e:	2300      	movs	r3, #0
 8006030:	623b      	str	r3, [r7, #32]
 8006032:	6a3b      	ldr	r3, [r7, #32]
 8006034:	61fb      	str	r3, [r7, #28]
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	61bb      	str	r3, [r7, #24]
	tmp[6] = product[8];
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	6a1b      	ldr	r3, [r3, #32]
 800603e:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[10];
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006044:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8006046:	f107 020c 	add.w	r2, r7, #12
 800604a:	2308      	movs	r3, #8
 800604c:	6879      	ldr	r1, [r7, #4]
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f7ff f933 	bl	80052ba <uECC_vli_sub>
 8006054:	4602      	mov	r2, r0
 8006056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006058:	1a9b      	subs	r3, r3, r2
 800605a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d2 */
	tmp[0] = product[12];
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006060:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[13];
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006066:	613b      	str	r3, [r7, #16]
	tmp[2] = product[14];
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800606c:	617b      	str	r3, [r7, #20]
	tmp[3] = product[15];
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006072:	61bb      	str	r3, [r7, #24]
	tmp[4] = tmp[5] = 0;
 8006074:	2300      	movs	r3, #0
 8006076:	623b      	str	r3, [r7, #32]
 8006078:	6a3b      	ldr	r3, [r7, #32]
 800607a:	61fb      	str	r3, [r7, #28]
	tmp[6] = product[9];
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006080:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[11];
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006086:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8006088:	f107 020c 	add.w	r2, r7, #12
 800608c:	2308      	movs	r3, #8
 800608e:	6879      	ldr	r1, [r7, #4]
 8006090:	6878      	ldr	r0, [r7, #4]
 8006092:	f7ff f912 	bl	80052ba <uECC_vli_sub>
 8006096:	4602      	mov	r2, r0
 8006098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800609a:	1a9b      	subs	r3, r3, r2
 800609c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d3 */
	tmp[0] = product[13];
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060a2:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[14];
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060a8:	613b      	str	r3, [r7, #16]
	tmp[2] = product[15];
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060ae:	617b      	str	r3, [r7, #20]
	tmp[3] = product[8];
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	6a1b      	ldr	r3, [r3, #32]
 80060b4:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[9];
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ba:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[10];
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060c0:	623b      	str	r3, [r7, #32]
	tmp[6] = 0;
 80060c2:	2300      	movs	r3, #0
 80060c4:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[12];
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060ca:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 80060cc:	f107 020c 	add.w	r2, r7, #12
 80060d0:	2308      	movs	r3, #8
 80060d2:	6879      	ldr	r1, [r7, #4]
 80060d4:	6878      	ldr	r0, [r7, #4]
 80060d6:	f7ff f8f0 	bl	80052ba <uECC_vli_sub>
 80060da:	4602      	mov	r2, r0
 80060dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060de:	1a9b      	subs	r3, r3, r2
 80060e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d4 */
	tmp[0] = product[14];
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060e6:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[15];
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060ec:	613b      	str	r3, [r7, #16]
	tmp[2] = 0;
 80060ee:	2300      	movs	r3, #0
 80060f0:	617b      	str	r3, [r7, #20]
	tmp[3] = product[9];
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060f6:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[10];
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060fc:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[11];
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006102:	623b      	str	r3, [r7, #32]
	tmp[6] = 0;
 8006104:	2300      	movs	r3, #0
 8006106:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[13];
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800610c:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 800610e:	f107 020c 	add.w	r2, r7, #12
 8006112:	2308      	movs	r3, #8
 8006114:	6879      	ldr	r1, [r7, #4]
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f7ff f8cf 	bl	80052ba <uECC_vli_sub>
 800611c:	4602      	mov	r2, r0
 800611e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006120:	1a9b      	subs	r3, r3, r2
 8006122:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if (carry < 0) {
 8006124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006126:	2b00      	cmp	r3, #0
 8006128:	da17      	bge.n	800615a <vli_mmod_fast_secp256r1+0x27a>
		do {
			carry += uECC_vli_add(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 800612a:	2308      	movs	r3, #8
 800612c:	4a12      	ldr	r2, [pc, #72]	@ (8006178 <vli_mmod_fast_secp256r1+0x298>)
 800612e:	6879      	ldr	r1, [r7, #4]
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f7ff f913 	bl	800535c <uECC_vli_add>
 8006136:	4602      	mov	r2, r0
 8006138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800613a:	4413      	add	r3, r2
 800613c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}
		while (carry < 0);
 800613e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006140:	2b00      	cmp	r3, #0
 8006142:	dbf2      	blt.n	800612a <vli_mmod_fast_secp256r1+0x24a>
		while (carry || 
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
			carry -= uECC_vli_sub(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
		}
	}
}
 8006144:	e014      	b.n	8006170 <vli_mmod_fast_secp256r1+0x290>
			carry -= uECC_vli_sub(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 8006146:	2308      	movs	r3, #8
 8006148:	4a0b      	ldr	r2, [pc, #44]	@ (8006178 <vli_mmod_fast_secp256r1+0x298>)
 800614a:	6879      	ldr	r1, [r7, #4]
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f7ff f8b4 	bl	80052ba <uECC_vli_sub>
 8006152:	4602      	mov	r2, r0
 8006154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006156:	1a9b      	subs	r3, r3, r2
 8006158:	62fb      	str	r3, [r7, #44]	@ 0x2c
		while (carry || 
 800615a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800615c:	2b00      	cmp	r3, #0
 800615e:	d1f2      	bne.n	8006146 <vli_mmod_fast_secp256r1+0x266>
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
 8006160:	2208      	movs	r2, #8
 8006162:	6879      	ldr	r1, [r7, #4]
 8006164:	4804      	ldr	r0, [pc, #16]	@ (8006178 <vli_mmod_fast_secp256r1+0x298>)
 8006166:	f7ff f81f 	bl	80051a8 <uECC_vli_cmp_unsafe>
 800616a:	4603      	mov	r3, r0
		while (carry || 
 800616c:	2b01      	cmp	r3, #1
 800616e:	d1ea      	bne.n	8006146 <vli_mmod_fast_secp256r1+0x266>
}
 8006170:	bf00      	nop
 8006172:	3730      	adds	r7, #48	@ 0x30
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}
 8006178:	08007e8c 	.word	0x08007e8c

0800617c <apply_z>:
	return uECC_vli_isZero(point, curve->num_words * 2);
}

void apply_z(uECC_word_t * X1, uECC_word_t * Y1, const uECC_word_t * const Z,
	     uECC_Curve curve)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b08c      	sub	sp, #48	@ 0x30
 8006180:	af00      	add	r7, sp, #0
 8006182:	60f8      	str	r0, [r7, #12]
 8006184:	60b9      	str	r1, [r7, #8]
 8006186:	607a      	str	r2, [r7, #4]
 8006188:	603b      	str	r3, [r7, #0]
	uECC_word_t t1[NUM_ECC_WORDS];

	uECC_vli_modSquare_fast(t1, Z, curve);    /* z^2 */
 800618a:	f107 0310 	add.w	r3, r7, #16
 800618e:	683a      	ldr	r2, [r7, #0]
 8006190:	6879      	ldr	r1, [r7, #4]
 8006192:	4618      	mov	r0, r3
 8006194:	f7ff fc1e 	bl	80059d4 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t1, curve); /* x1 * z^2 */
 8006198:	f107 0210 	add.w	r2, r7, #16
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	68f9      	ldr	r1, [r7, #12]
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f7ff fbfb 	bl	800599c <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(t1, t1, Z, curve);  /* z^3 */
 80061a6:	f107 0110 	add.w	r1, r7, #16
 80061aa:	f107 0010 	add.w	r0, r7, #16
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	f7ff fbf3 	bl	800599c <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(Y1, Y1, t1, curve); /* y1 * z^3 */
 80061b6:	f107 0210 	add.w	r2, r7, #16
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	68b9      	ldr	r1, [r7, #8]
 80061be:	68b8      	ldr	r0, [r7, #8]
 80061c0:	f7ff fbec 	bl	800599c <uECC_vli_modMult_fast>
}
 80061c4:	bf00      	nop
 80061c6:	3730      	adds	r7, #48	@ 0x30
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}

080061cc <XYcZ_add>:
}

void XYcZ_add(uECC_word_t * X1, uECC_word_t * Y1,
	      uECC_word_t * X2, uECC_word_t * Y2,
	      uECC_Curve curve)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b090      	sub	sp, #64	@ 0x40
 80061d0:	af02      	add	r7, sp, #8
 80061d2:	60f8      	str	r0, [r7, #12]
 80061d4:	60b9      	str	r1, [r7, #8]
 80061d6:	607a      	str	r2, [r7, #4]
 80061d8:	603b      	str	r3, [r7, #0]
	/* t1 = X1, t2 = Y1, t3 = X2, t4 = Y2 */
	uECC_word_t t5[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 80061da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 80061e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061e4:	1d1a      	adds	r2, r3, #4
 80061e6:	f107 0014 	add.w	r0, r7, #20
 80061ea:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80061ee:	9300      	str	r3, [sp, #0]
 80061f0:	4613      	mov	r3, r2
 80061f2:	68fa      	ldr	r2, [r7, #12]
 80061f4:	6879      	ldr	r1, [r7, #4]
 80061f6:	f7ff fa5d 	bl	80056b4 <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, t5, curve); /* t5 = (x2 - x1)^2 = A */
 80061fa:	f107 0114 	add.w	r1, r7, #20
 80061fe:	f107 0314 	add.w	r3, r7, #20
 8006202:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006204:	4618      	mov	r0, r3
 8006206:	f7ff fbe5 	bl	80059d4 <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = x1*A = B */
 800620a:	f107 0214 	add.w	r2, r7, #20
 800620e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006210:	68f9      	ldr	r1, [r7, #12]
 8006212:	68f8      	ldr	r0, [r7, #12]
 8006214:	f7ff fbc2 	bl	800599c <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(X2, X2, t5, curve); /* t3 = x2*A = C */
 8006218:	f107 0214 	add.w	r2, r7, #20
 800621c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800621e:	6879      	ldr	r1, [r7, #4]
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f7ff fbbb 	bl	800599c <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y2 - y1 */
 8006226:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006228:	1d1a      	adds	r2, r3, #4
 800622a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800622e:	9300      	str	r3, [sp, #0]
 8006230:	4613      	mov	r3, r2
 8006232:	68ba      	ldr	r2, [r7, #8]
 8006234:	6839      	ldr	r1, [r7, #0]
 8006236:	6838      	ldr	r0, [r7, #0]
 8006238:	f7ff fa3c 	bl	80056b4 <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, Y2, curve); /* t5 = (y2 - y1)^2 = D */
 800623c:	f107 0314 	add.w	r3, r7, #20
 8006240:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006242:	6839      	ldr	r1, [r7, #0]
 8006244:	4618      	mov	r0, r3
 8006246:	f7ff fbc5 	bl	80059d4 <uECC_vli_modSquare_fast>

	uECC_vli_modSub(t5, t5, X1, curve->p, num_words); /* t5 = D - B */
 800624a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800624c:	1d1a      	adds	r2, r3, #4
 800624e:	f107 0114 	add.w	r1, r7, #20
 8006252:	f107 0014 	add.w	r0, r7, #20
 8006256:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800625a:	9300      	str	r3, [sp, #0]
 800625c:	4613      	mov	r3, r2
 800625e:	68fa      	ldr	r2, [r7, #12]
 8006260:	f7ff fa28 	bl	80056b4 <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, X2, curve->p, num_words); /* t5 = D - B - C = x3 */
 8006264:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006266:	1d1a      	adds	r2, r3, #4
 8006268:	f107 0114 	add.w	r1, r7, #20
 800626c:	f107 0014 	add.w	r0, r7, #20
 8006270:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8006274:	9300      	str	r3, [sp, #0]
 8006276:	4613      	mov	r3, r2
 8006278:	687a      	ldr	r2, [r7, #4]
 800627a:	f7ff fa1b 	bl	80056b4 <uECC_vli_modSub>
	uECC_vli_modSub(X2, X2, X1, curve->p, num_words); /* t3 = C - B */
 800627e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006280:	1d1a      	adds	r2, r3, #4
 8006282:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8006286:	9300      	str	r3, [sp, #0]
 8006288:	4613      	mov	r3, r2
 800628a:	68fa      	ldr	r2, [r7, #12]
 800628c:	6879      	ldr	r1, [r7, #4]
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f7ff fa10 	bl	80056b4 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y1, Y1, X2, curve); /* t2 = y1*(C - B) */
 8006294:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	68b9      	ldr	r1, [r7, #8]
 800629a:	68b8      	ldr	r0, [r7, #8]
 800629c:	f7ff fb7e 	bl	800599c <uECC_vli_modMult_fast>
	uECC_vli_modSub(X2, X1, t5, curve->p, num_words); /* t3 = B - x3 */
 80062a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062a2:	1d19      	adds	r1, r3, #4
 80062a4:	f107 0214 	add.w	r2, r7, #20
 80062a8:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80062ac:	9300      	str	r3, [sp, #0]
 80062ae:	460b      	mov	r3, r1
 80062b0:	68f9      	ldr	r1, [r7, #12]
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f7ff f9fe 	bl	80056b4 <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y2, Y2, X2, curve); /* t4 = (y2 - y1)*(B - x3) */
 80062b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062ba:	687a      	ldr	r2, [r7, #4]
 80062bc:	6839      	ldr	r1, [r7, #0]
 80062be:	6838      	ldr	r0, [r7, #0]
 80062c0:	f7ff fb6c 	bl	800599c <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y3 */
 80062c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062c6:	1d1a      	adds	r2, r3, #4
 80062c8:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80062cc:	9300      	str	r3, [sp, #0]
 80062ce:	4613      	mov	r3, r2
 80062d0:	68ba      	ldr	r2, [r7, #8]
 80062d2:	6839      	ldr	r1, [r7, #0]
 80062d4:	6838      	ldr	r0, [r7, #0]
 80062d6:	f7ff f9ed 	bl	80056b4 <uECC_vli_modSub>

	uECC_vli_set(X2, t5, num_words);
 80062da:	f997 2037 	ldrsb.w	r2, [r7, #55]	@ 0x37
 80062de:	f107 0314 	add.w	r3, r7, #20
 80062e2:	4619      	mov	r1, r3
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f7fe ff38 	bl	800515a <uECC_vli_set>
}
 80062ea:	bf00      	nop
 80062ec:	3738      	adds	r7, #56	@ 0x38
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}

080062f2 <uECC_vli_bytesToNative>:
}

/* Converts big-endian bytes to an integer in uECC native format. */
void uECC_vli_bytesToNative(unsigned int *native, const uint8_t *bytes,
			    int num_bytes)
{
 80062f2:	b580      	push	{r7, lr}
 80062f4:	b086      	sub	sp, #24
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	60f8      	str	r0, [r7, #12]
 80062fa:	60b9      	str	r1, [r7, #8]
 80062fc:	607a      	str	r2, [r7, #4]
	wordcount_t i;
	uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	3303      	adds	r3, #3
 8006302:	2b00      	cmp	r3, #0
 8006304:	da00      	bge.n	8006308 <uECC_vli_bytesToNative+0x16>
 8006306:	3303      	adds	r3, #3
 8006308:	109b      	asrs	r3, r3, #2
 800630a:	b25b      	sxtb	r3, r3
 800630c:	4619      	mov	r1, r3
 800630e:	68f8      	ldr	r0, [r7, #12]
 8006310:	f7fe fe5e 	bl	8004fd0 <uECC_vli_clear>
	for (i = 0; i < num_bytes; ++i) {
 8006314:	2300      	movs	r3, #0
 8006316:	75fb      	strb	r3, [r7, #23]
 8006318:	e021      	b.n	800635e <uECC_vli_bytesToNative+0x6c>
		unsigned b = num_bytes - 1 - i;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	1e5a      	subs	r2, r3, #1
 800631e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	613b      	str	r3, [r7, #16]
		native[b / uECC_WORD_SIZE] |=
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	f023 0303 	bic.w	r3, r3, #3
 800632c:	68fa      	ldr	r2, [r7, #12]
 800632e:	4413      	add	r3, r2
 8006330:	6819      	ldr	r1, [r3, #0]
			(uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
 8006332:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006336:	68ba      	ldr	r2, [r7, #8]
 8006338:	4413      	add	r3, r2
 800633a:	781b      	ldrb	r3, [r3, #0]
 800633c:	461a      	mov	r2, r3
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	f003 0303 	and.w	r3, r3, #3
 8006344:	00db      	lsls	r3, r3, #3
 8006346:	409a      	lsls	r2, r3
		native[b / uECC_WORD_SIZE] |=
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	f023 0303 	bic.w	r3, r3, #3
 800634e:	68f8      	ldr	r0, [r7, #12]
 8006350:	4403      	add	r3, r0
 8006352:	430a      	orrs	r2, r1
 8006354:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_bytes; ++i) {
 8006356:	7dfb      	ldrb	r3, [r7, #23]
 8006358:	3301      	adds	r3, #1
 800635a:	b2db      	uxtb	r3, r3
 800635c:	75fb      	strb	r3, [r7, #23]
 800635e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	429a      	cmp	r2, r3
 8006366:	dcd8      	bgt.n	800631a <uECC_vli_bytesToNative+0x28>
  	}
}
 8006368:	bf00      	nop
 800636a:	bf00      	nop
 800636c:	3718      	adds	r7, #24
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}

08006372 <bits2int>:
#include "ecc_dsa.h"


static void bits2int(uECC_word_t *native, const uint8_t *bits,
		     unsigned bits_size, uECC_Curve curve)
{
 8006372:	b580      	push	{r7, lr}
 8006374:	b08a      	sub	sp, #40	@ 0x28
 8006376:	af00      	add	r7, sp, #0
 8006378:	60f8      	str	r0, [r7, #12]
 800637a:	60b9      	str	r1, [r7, #8]
 800637c:	607a      	str	r2, [r7, #4]
 800637e:	603b      	str	r3, [r7, #0]
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006386:	3307      	adds	r3, #7
 8006388:	2b00      	cmp	r3, #0
 800638a:	da00      	bge.n	800638e <bits2int+0x1c>
 800638c:	3307      	adds	r3, #7
 800638e:	10db      	asrs	r3, r3, #3
 8006390:	61fb      	str	r3, [r7, #28]
	unsigned num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006398:	331f      	adds	r3, #31
 800639a:	2b00      	cmp	r3, #0
 800639c:	da00      	bge.n	80063a0 <bits2int+0x2e>
 800639e:	331f      	adds	r3, #31
 80063a0:	115b      	asrs	r3, r3, #5
 80063a2:	61bb      	str	r3, [r7, #24]
	int shift;
	uECC_word_t carry;
	uECC_word_t *ptr;

	if (bits_size > num_n_bytes) {
 80063a4:	687a      	ldr	r2, [r7, #4]
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d901      	bls.n	80063b0 <bits2int+0x3e>
		bits_size = num_n_bytes;
 80063ac:	69fb      	ldr	r3, [r7, #28]
 80063ae:	607b      	str	r3, [r7, #4]
	}

	uECC_vli_clear(native, num_n_words);
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	b25b      	sxtb	r3, r3
 80063b4:	4619      	mov	r1, r3
 80063b6:	68f8      	ldr	r0, [r7, #12]
 80063b8:	f7fe fe0a 	bl	8004fd0 <uECC_vli_clear>
	uECC_vli_bytesToNative(native, bits, bits_size);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	461a      	mov	r2, r3
 80063c0:	68b9      	ldr	r1, [r7, #8]
 80063c2:	68f8      	ldr	r0, [r7, #12]
 80063c4:	f7ff ff95 	bl	80062f2 <uECC_vli_bytesToNative>
	if (bits_size * 8 <= (unsigned)curve->num_n_bits) {
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	00db      	lsls	r3, r3, #3
 80063cc:	683a      	ldr	r2, [r7, #0]
 80063ce:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d93a      	bls.n	800644c <bits2int+0xda>
		return;
	}
	shift = bits_size * 8 - curve->num_n_bits;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	00db      	lsls	r3, r3, #3
 80063da:	683a      	ldr	r2, [r7, #0]
 80063dc:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80063e0:	1a9b      	subs	r3, r3, r2
 80063e2:	617b      	str	r3, [r7, #20]
	carry = 0;
 80063e4:	2300      	movs	r3, #0
 80063e6:	627b      	str	r3, [r7, #36]	@ 0x24
	ptr = native + num_n_words;
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	68fa      	ldr	r2, [r7, #12]
 80063ee:	4413      	add	r3, r2
 80063f0:	623b      	str	r3, [r7, #32]
	while (ptr-- > native) {
 80063f2:	e010      	b.n	8006416 <bits2int+0xa4>
		uECC_word_t temp = *ptr;
 80063f4:	6a3b      	ldr	r3, [r7, #32]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	613b      	str	r3, [r7, #16]
		*ptr = (temp >> shift) | carry;
 80063fa:	693a      	ldr	r2, [r7, #16]
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	40da      	lsrs	r2, r3
 8006400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006402:	431a      	orrs	r2, r3
 8006404:	6a3b      	ldr	r3, [r7, #32]
 8006406:	601a      	str	r2, [r3, #0]
		carry = temp << (uECC_WORD_BITS - shift);
 8006408:	697b      	ldr	r3, [r7, #20]
 800640a:	f1c3 0320 	rsb	r3, r3, #32
 800640e:	693a      	ldr	r2, [r7, #16]
 8006410:	fa02 f303 	lsl.w	r3, r2, r3
 8006414:	627b      	str	r3, [r7, #36]	@ 0x24
	while (ptr-- > native) {
 8006416:	6a3b      	ldr	r3, [r7, #32]
 8006418:	1f1a      	subs	r2, r3, #4
 800641a:	623a      	str	r2, [r7, #32]
 800641c:	68fa      	ldr	r2, [r7, #12]
 800641e:	429a      	cmp	r2, r3
 8006420:	d3e8      	bcc.n	80063f4 <bits2int+0x82>
	}

	/* Reduce mod curve_n */
	if (uECC_vli_cmp_unsafe(curve->n, native, num_n_words) != 1) {
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	3324      	adds	r3, #36	@ 0x24
 8006426:	69ba      	ldr	r2, [r7, #24]
 8006428:	b252      	sxtb	r2, r2
 800642a:	68f9      	ldr	r1, [r7, #12]
 800642c:	4618      	mov	r0, r3
 800642e:	f7fe febb 	bl	80051a8 <uECC_vli_cmp_unsafe>
 8006432:	4603      	mov	r3, r0
 8006434:	2b01      	cmp	r3, #1
 8006436:	d00a      	beq.n	800644e <bits2int+0xdc>
		uECC_vli_sub(native, native, curve->n, num_n_words);
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 800643e:	69bb      	ldr	r3, [r7, #24]
 8006440:	b25b      	sxtb	r3, r3
 8006442:	68f9      	ldr	r1, [r7, #12]
 8006444:	68f8      	ldr	r0, [r7, #12]
 8006446:	f7fe ff38 	bl	80052ba <uECC_vli_sub>
 800644a:	e000      	b.n	800644e <bits2int+0xdc>
		return;
 800644c:	bf00      	nop
	}
}
 800644e:	3728      	adds	r7, #40	@ 0x28
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}

08006454 <smax>:
	}
	return 0;
}

static bitcount_t smax(bitcount_t a, bitcount_t b)
{
 8006454:	b480      	push	{r7}
 8006456:	b083      	sub	sp, #12
 8006458:	af00      	add	r7, sp, #0
 800645a:	4603      	mov	r3, r0
 800645c:	460a      	mov	r2, r1
 800645e:	80fb      	strh	r3, [r7, #6]
 8006460:	4613      	mov	r3, r2
 8006462:	80bb      	strh	r3, [r7, #4]
	return (a > b ? a : b);
 8006464:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006468:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800646c:	4293      	cmp	r3, r2
 800646e:	bfb8      	it	lt
 8006470:	4613      	movlt	r3, r2
 8006472:	b21b      	sxth	r3, r3
}
 8006474:	4618      	mov	r0, r3
 8006476:	370c      	adds	r7, #12
 8006478:	46bd      	mov	sp, r7
 800647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647e:	4770      	bx	lr

08006480 <uECC_verify>:

int uECC_verify(const uint8_t *public_key, const uint8_t *message_hash,
		unsigned hash_size, const uint8_t *signature,
	        uECC_Curve curve)
{
 8006480:	b590      	push	{r4, r7, lr}
 8006482:	b0ff      	sub	sp, #508	@ 0x1fc
 8006484:	af02      	add	r7, sp, #8
 8006486:	f507 74f8 	add.w	r4, r7, #496	@ 0x1f0
 800648a:	f5a4 74f2 	sub.w	r4, r4, #484	@ 0x1e4
 800648e:	6020      	str	r0, [r4, #0]
 8006490:	f507 70f8 	add.w	r0, r7, #496	@ 0x1f0
 8006494:	f5a0 70f4 	sub.w	r0, r0, #488	@ 0x1e8
 8006498:	6001      	str	r1, [r0, #0]
 800649a:	f507 71f8 	add.w	r1, r7, #496	@ 0x1f0
 800649e:	f5a1 71f6 	sub.w	r1, r1, #492	@ 0x1ec
 80064a2:	600a      	str	r2, [r1, #0]
 80064a4:	f507 72f8 	add.w	r2, r7, #496	@ 0x1f0
 80064a8:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80064ac:	6013      	str	r3, [r2, #0]
	bitcount_t num_bits;
	bitcount_t i;

	uECC_word_t _public[NUM_ECC_WORDS * 2];
	uECC_word_t r[NUM_ECC_WORDS], s[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 80064ae:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	f887 31ed 	strb.w	r3, [r7, #493]	@ 0x1ed
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 80064b8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80064bc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80064c0:	331f      	adds	r3, #31
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	da00      	bge.n	80064c8 <uECC_verify+0x48>
 80064c6:	331f      	adds	r3, #31
 80064c8:	115b      	asrs	r3, r3, #5
 80064ca:	f887 31ec 	strb.w	r3, [r7, #492]	@ 0x1ec

	rx[num_n_words - 1] = 0;
 80064ce:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 80064d2:	3b01      	subs	r3, #1
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 80064da:	443b      	add	r3, r7
 80064dc:	2200      	movs	r2, #0
 80064de:	f843 2cd0 	str.w	r2, [r3, #-208]
	r[num_n_words - 1] = 0;
 80064e2:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 80064e6:	1e5a      	subs	r2, r3, #1
 80064e8:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80064ec:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80064f0:	2100      	movs	r1, #0
 80064f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	s[num_n_words - 1] = 0;
 80064f6:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 80064fa:	1e5a      	subs	r2, r3, #1
 80064fc:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006500:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8006504:	2100      	movs	r1, #0
 8006506:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	uECC_vli_bytesToNative(_public, public_key, curve->num_bytes);
 800650a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800650e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8006512:	461a      	mov	r2, r3
 8006514:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006518:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800651c:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8006520:	6819      	ldr	r1, [r3, #0]
 8006522:	f7ff fee6 	bl	80062f2 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(_public + num_words, public_key + curve->num_bytes,
 8006526:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8006530:	18d0      	adds	r0, r2, r3
 8006532:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006536:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800653a:	461a      	mov	r2, r3
 800653c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006540:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	1899      	adds	r1, r3, r2
			       curve->num_bytes);
 8006548:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800654c:	f993 3001 	ldrsb.w	r3, [r3, #1]
	uECC_vli_bytesToNative(_public + num_words, public_key + curve->num_bytes,
 8006550:	461a      	mov	r2, r3
 8006552:	f7ff fece 	bl	80062f2 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(r, signature, curve->num_bytes);
 8006556:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800655a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800655e:	461a      	mov	r2, r3
 8006560:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006564:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8006568:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 800656c:	6819      	ldr	r1, [r3, #0]
 800656e:	f7ff fec0 	bl	80062f2 <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(s, signature + curve->num_bytes, curve->num_bytes);
 8006572:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006576:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800657a:	461a      	mov	r2, r3
 800657c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006580:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	1899      	adds	r1, r3, r2
 8006588:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800658c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8006590:	461a      	mov	r2, r3
 8006592:	f107 0310 	add.w	r3, r7, #16
 8006596:	4618      	mov	r0, r3
 8006598:	f7ff feab 	bl	80062f2 <uECC_vli_bytesToNative>

	/* r, s must not be 0. */
	if (uECC_vli_isZero(r, num_words) || uECC_vli_isZero(s, num_words)) {
 800659c:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80065a0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80065a4:	4611      	mov	r1, r2
 80065a6:	4618      	mov	r0, r3
 80065a8:	f7fe fd33 	bl	8005012 <uECC_vli_isZero>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d10a      	bne.n	80065c8 <uECC_verify+0x148>
 80065b2:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80065b6:	f107 0310 	add.w	r3, r7, #16
 80065ba:	4611      	mov	r1, r2
 80065bc:	4618      	mov	r0, r3
 80065be:	f7fe fd28 	bl	8005012 <uECC_vli_isZero>
 80065c2:	4603      	mov	r3, r0
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d001      	beq.n	80065cc <uECC_verify+0x14c>
		return 0;
 80065c8:	2300      	movs	r3, #0
 80065ca:	e225      	b.n	8006a18 <uECC_verify+0x598>
	}

	/* r, s must be < n. */
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 80065cc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80065d0:	3324      	adds	r3, #36	@ 0x24
 80065d2:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 80065d6:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80065da:	4618      	mov	r0, r3
 80065dc:	f7fe fde4 	bl	80051a8 <uECC_vli_cmp_unsafe>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b01      	cmp	r3, #1
 80065e4:	d10c      	bne.n	8006600 <uECC_verify+0x180>
	    uECC_vli_cmp_unsafe(curve->n, s, num_n_words) != 1) {
 80065e6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80065ea:	3324      	adds	r3, #36	@ 0x24
 80065ec:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 80065f0:	f107 0110 	add.w	r1, r7, #16
 80065f4:	4618      	mov	r0, r3
 80065f6:	f7fe fdd7 	bl	80051a8 <uECC_vli_cmp_unsafe>
 80065fa:	4603      	mov	r3, r0
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	d001      	beq.n	8006604 <uECC_verify+0x184>
		return 0;
 8006600:	2300      	movs	r3, #0
 8006602:	e209      	b.n	8006a18 <uECC_verify+0x598>
	}

	/* Calculate u1 and u2. */
	uECC_vli_modInv(z, s, curve->n, num_n_words); /* z = 1/s */
 8006604:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006608:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 800660c:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8006610:	f107 0110 	add.w	r1, r7, #16
 8006614:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8006618:	f7ff fa24 	bl	8005a64 <uECC_vli_modInv>
	u1[num_n_words - 1] = 0;
 800661c:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8006620:	3b01      	subs	r3, #1
 8006622:	009b      	lsls	r3, r3, #2
 8006624:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8006628:	443b      	add	r3, r7
 800662a:	2200      	movs	r2, #0
 800662c:	f843 2c30 	str.w	r2, [r3, #-48]
	bits2int(u1, message_hash, hash_size, curve);
 8006630:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006634:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 8006638:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800663c:	f5a3 71f4 	sub.w	r1, r3, #488	@ 0x1e8
 8006640:	f507 70e0 	add.w	r0, r7, #448	@ 0x1c0
 8006644:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006648:	6812      	ldr	r2, [r2, #0]
 800664a:	6809      	ldr	r1, [r1, #0]
 800664c:	f7ff fe91 	bl	8006372 <bits2int>
	uECC_vli_modMult(u1, u1, z, curve->n, num_n_words); /* u1 = e/s */
 8006650:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006654:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8006658:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800665c:	f507 71e0 	add.w	r1, r7, #448	@ 0x1c0
 8006660:	f507 70e0 	add.w	r0, r7, #448	@ 0x1c0
 8006664:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8006668:	9300      	str	r3, [sp, #0]
 800666a:	4623      	mov	r3, r4
 800666c:	f7ff f97b 	bl	8005966 <uECC_vli_modMult>
	uECC_vli_modMult(u2, r, z, curve->n, num_n_words); /* u2 = r/s */
 8006670:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006674:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8006678:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800667c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8006680:	f507 70d0 	add.w	r0, r7, #416	@ 0x1a0
 8006684:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8006688:	9300      	str	r3, [sp, #0]
 800668a:	4623      	mov	r3, r4
 800668c:	f7ff f96b 	bl	8005966 <uECC_vli_modMult>

	/* Calculate sum = G + Q. */
	uECC_vli_set(sum, _public, num_words);
 8006690:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006694:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8006698:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800669c:	4618      	mov	r0, r3
 800669e:	f7fe fd5c 	bl	800515a <uECC_vli_set>
	uECC_vli_set(sum + num_words, _public + num_words, num_words);
 80066a2:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 80066a6:	009b      	lsls	r3, r3, #2
 80066a8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80066ac:	18d0      	adds	r0, r2, r3
 80066ae:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 80066b2:	009b      	lsls	r3, r3, #2
 80066b4:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80066b8:	4413      	add	r3, r2
 80066ba:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80066be:	4619      	mov	r1, r3
 80066c0:	f7fe fd4b 	bl	800515a <uECC_vli_set>
	uECC_vli_set(tx, curve->G, num_words);
 80066c4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80066c8:	f103 0144 	add.w	r1, r3, #68	@ 0x44
 80066cc:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80066d0:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80066d4:	4618      	mov	r0, r3
 80066d6:	f7fe fd40 	bl	800515a <uECC_vli_set>
	uECC_vli_set(ty, curve->G + num_words, num_words);
 80066da:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80066de:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 80066e2:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 80066e6:	009b      	lsls	r3, r3, #2
 80066e8:	18d1      	adds	r1, r2, r3
 80066ea:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80066ee:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80066f2:	4618      	mov	r0, r3
 80066f4:	f7fe fd31 	bl	800515a <uECC_vli_set>
	uECC_vli_modSub(z, sum, tx, curve->p, num_words); /* z = x2 - x1 */
 80066f8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80066fc:	1d1c      	adds	r4, r3, #4
 80066fe:	f107 02e0 	add.w	r2, r7, #224	@ 0xe0
 8006702:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8006706:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 800670a:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 800670e:	9300      	str	r3, [sp, #0]
 8006710:	4623      	mov	r3, r4
 8006712:	f7fe ffcf 	bl	80056b4 <uECC_vli_modSub>
	XYcZ_add(tx, ty, sum, sum + num_words, curve);
 8006716:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 800671a:	009b      	lsls	r3, r3, #2
 800671c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8006720:	18d4      	adds	r4, r2, r3
 8006722:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8006726:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 800672a:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 800672e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006732:	9300      	str	r3, [sp, #0]
 8006734:	4623      	mov	r3, r4
 8006736:	f7ff fd49 	bl	80061cc <XYcZ_add>
	uECC_vli_modInv(z, z, curve->p, num_words); /* z = 1/z */
 800673a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800673e:	1d1a      	adds	r2, r3, #4
 8006740:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006744:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8006748:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 800674c:	f7ff f98a 	bl	8005a64 <uECC_vli_modInv>
	apply_z(sum, sum + num_words, z, curve);
 8006750:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800675a:	18d1      	adds	r1, r2, r3
 800675c:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006760:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8006764:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006768:	f7ff fd08 	bl	800617c <apply_z>

	/* Use Shamir's trick to calculate u1*G + u2*Q */
	points[0] = 0;
 800676c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006770:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006774:	2200      	movs	r2, #0
 8006776:	601a      	str	r2, [r3, #0]
	points[1] = curve->G;
 8006778:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800677c:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 8006780:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006784:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006788:	605a      	str	r2, [r3, #4]
	points[2] = _public;
 800678a:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800678e:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006792:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8006796:	609a      	str	r2, [r3, #8]
	points[3] = sum;
 8006798:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800679c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80067a0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80067a4:	60da      	str	r2, [r3, #12]
	num_bits = smax(uECC_vli_numBits(u1, num_n_words),
 80067a6:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 80067aa:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80067ae:	4611      	mov	r1, r2
 80067b0:	4618      	mov	r0, r3
 80067b2:	f7fe fc98 	bl	80050e6 <uECC_vli_numBits>
 80067b6:	4603      	mov	r3, r0
 80067b8:	461c      	mov	r4, r3
 80067ba:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 80067be:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80067c2:	4611      	mov	r1, r2
 80067c4:	4618      	mov	r0, r3
 80067c6:	f7fe fc8e 	bl	80050e6 <uECC_vli_numBits>
 80067ca:	4603      	mov	r3, r0
 80067cc:	4619      	mov	r1, r3
 80067ce:	4620      	mov	r0, r4
 80067d0:	f7ff fe40 	bl	8006454 <smax>
 80067d4:	4603      	mov	r3, r0
 80067d6:	f8a7 31ea 	strh.w	r3, [r7, #490]	@ 0x1ea
	uECC_vli_numBits(u2, num_n_words));

	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 80067da:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 80067de:	3b01      	subs	r3, #1
 80067e0:	b29b      	uxth	r3, r3
 80067e2:	b21a      	sxth	r2, r3
 80067e4:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80067e8:	4611      	mov	r1, r2
 80067ea:	4618      	mov	r0, r3
 80067ec:	f7fe fc3b 	bl	8005066 <uECC_vli_testBit>
 80067f0:	4603      	mov	r3, r0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	bf14      	ite	ne
 80067f6:	2301      	movne	r3, #1
 80067f8:	2300      	moveq	r3, #0
 80067fa:	b2db      	uxtb	r3, r3
 80067fc:	461c      	mov	r4, r3
                       ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 80067fe:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 8006802:	3b01      	subs	r3, #1
 8006804:	b29b      	uxth	r3, r3
 8006806:	b21a      	sxth	r2, r3
 8006808:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800680c:	4611      	mov	r1, r2
 800680e:	4618      	mov	r0, r3
 8006810:	f7fe fc29 	bl	8005066 <uECC_vli_testBit>
 8006814:	4603      	mov	r3, r0
 8006816:	2b00      	cmp	r3, #0
 8006818:	d001      	beq.n	800681e <uECC_verify+0x39e>
 800681a:	2302      	movs	r3, #2
 800681c:	e000      	b.n	8006820 <uECC_verify+0x3a0>
 800681e:	2300      	movs	r3, #0
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8006820:	ea43 0204 	orr.w	r2, r3, r4
 8006824:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006828:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800682c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006830:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
	uECC_vli_set(rx, point, num_words);
 8006834:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006838:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800683c:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 8006840:	4618      	mov	r0, r3
 8006842:	f7fe fc8a 	bl	800515a <uECC_vli_set>
	uECC_vli_set(ry, point + num_words, num_words);
 8006846:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 800684a:	009b      	lsls	r3, r3, #2
 800684c:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 8006850:	18d1      	adds	r1, r2, r3
 8006852:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006856:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800685a:	4618      	mov	r0, r3
 800685c:	f7fe fc7d 	bl	800515a <uECC_vli_set>
	uECC_vli_clear(z, num_words);
 8006860:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006864:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006868:	4611      	mov	r1, r2
 800686a:	4618      	mov	r0, r3
 800686c:	f7fe fbb0 	bl	8004fd0 <uECC_vli_clear>
	z[0] = 1;
 8006870:	2301      	movs	r3, #1
 8006872:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180

	for (i = num_bits - 2; i >= 0; --i) {
 8006876:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 800687a:	3b02      	subs	r3, #2
 800687c:	b29b      	uxth	r3, r3
 800687e:	f8a7 31ee 	strh.w	r3, [r7, #494]	@ 0x1ee
 8006882:	e087      	b.n	8006994 <uECC_verify+0x514>
		uECC_word_t index;
		curve->double_jacobian(rx, ry, z, curve);
 8006884:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006888:	f8d3 40a4 	ldr.w	r4, [r3, #164]	@ 0xa4
 800688c:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006890:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 8006894:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 8006898:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800689c:	47a0      	blx	r4

		index = (!!uECC_vli_testBit(u1, i)) | ((!!uECC_vli_testBit(u2, i)) << 1);
 800689e:	f9b7 21ee 	ldrsh.w	r2, [r7, #494]	@ 0x1ee
 80068a2:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80068a6:	4611      	mov	r1, r2
 80068a8:	4618      	mov	r0, r3
 80068aa:	f7fe fbdc 	bl	8005066 <uECC_vli_testBit>
 80068ae:	4603      	mov	r3, r0
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	bf14      	ite	ne
 80068b4:	2301      	movne	r3, #1
 80068b6:	2300      	moveq	r3, #0
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	461c      	mov	r4, r3
 80068bc:	f9b7 21ee 	ldrsh.w	r2, [r7, #494]	@ 0x1ee
 80068c0:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80068c4:	4611      	mov	r1, r2
 80068c6:	4618      	mov	r0, r3
 80068c8:	f7fe fbcd 	bl	8005066 <uECC_vli_testBit>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d001      	beq.n	80068d6 <uECC_verify+0x456>
 80068d2:	2302      	movs	r3, #2
 80068d4:	e000      	b.n	80068d8 <uECC_verify+0x458>
 80068d6:	2300      	movs	r3, #0
 80068d8:	4323      	orrs	r3, r4
 80068da:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
		point = points[index];
 80068de:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80068e2:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80068e6:	f8d7 21e0 	ldr.w	r2, [r7, #480]	@ 0x1e0
 80068ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068ee:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
		if (point) {
 80068f2:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d046      	beq.n	8006988 <uECC_verify+0x508>
			uECC_vli_set(tx, point, num_words);
 80068fa:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80068fe:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8006902:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 8006906:	4618      	mov	r0, r3
 8006908:	f7fe fc27 	bl	800515a <uECC_vli_set>
			uECC_vli_set(ty, point + num_words, num_words);
 800690c:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006910:	009b      	lsls	r3, r3, #2
 8006912:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 8006916:	18d1      	adds	r1, r2, r3
 8006918:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 800691c:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8006920:	4618      	mov	r0, r3
 8006922:	f7fe fc1a 	bl	800515a <uECC_vli_set>
			apply_z(tx, ty, z, curve);
 8006926:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800692a:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 800692e:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8006932:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006936:	f7ff fc21 	bl	800617c <apply_z>
			uECC_vli_modSub(tz, rx, tx, curve->p, num_words); /* Z = x2 - x1 */
 800693a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800693e:	1d1c      	adds	r4, r3, #4
 8006940:	f107 02e0 	add.w	r2, r7, #224	@ 0xe0
 8006944:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8006948:	f107 00a0 	add.w	r0, r7, #160	@ 0xa0
 800694c:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006950:	9300      	str	r3, [sp, #0]
 8006952:	4623      	mov	r3, r4
 8006954:	f7fe feae 	bl	80056b4 <uECC_vli_modSub>
			XYcZ_add(tx, ty, rx, ry, curve);
 8006958:	f507 7480 	add.w	r4, r7, #256	@ 0x100
 800695c:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8006960:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 8006964:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8006968:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800696c:	9300      	str	r3, [sp, #0]
 800696e:	4623      	mov	r3, r4
 8006970:	f7ff fc2c 	bl	80061cc <XYcZ_add>
			uECC_vli_modMult_fast(z, z, tz, curve);
 8006974:	f107 02a0 	add.w	r2, r7, #160	@ 0xa0
 8006978:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 800697c:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8006980:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006984:	f7ff f80a 	bl	800599c <uECC_vli_modMult_fast>
	for (i = num_bits - 2; i >= 0; --i) {
 8006988:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	@ 0x1ee
 800698c:	3b01      	subs	r3, #1
 800698e:	b29b      	uxth	r3, r3
 8006990:	f8a7 31ee 	strh.w	r3, [r7, #494]	@ 0x1ee
 8006994:	f9b7 31ee 	ldrsh.w	r3, [r7, #494]	@ 0x1ee
 8006998:	2b00      	cmp	r3, #0
 800699a:	f6bf af73 	bge.w	8006884 <uECC_verify+0x404>
		}
  	}

	uECC_vli_modInv(z, z, curve->p, num_words); /* Z = 1/Z */
 800699e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80069a2:	1d1a      	adds	r2, r3, #4
 80069a4:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 80069a8:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80069ac:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 80069b0:	f7ff f858 	bl	8005a64 <uECC_vli_modInv>
	apply_z(rx, ry, z, curve);
 80069b4:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80069b8:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 80069bc:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 80069c0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80069c4:	f7ff fbda 	bl	800617c <apply_z>

	/* v = x1 (mod n) */
	if (uECC_vli_cmp_unsafe(curve->n, rx, num_n_words) != 1) {
 80069c8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80069cc:	3324      	adds	r3, #36	@ 0x24
 80069ce:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 80069d2:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 80069d6:	4618      	mov	r0, r3
 80069d8:	f7fe fbe6 	bl	80051a8 <uECC_vli_cmp_unsafe>
 80069dc:	4603      	mov	r3, r0
 80069de:	2b01      	cmp	r3, #1
 80069e0:	d00b      	beq.n	80069fa <uECC_verify+0x57a>
		uECC_vli_sub(rx, rx, curve->n, num_n_words);
 80069e2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80069e6:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 80069ea:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 80069ee:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 80069f2:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 80069f6:	f7fe fc60 	bl	80052ba <uECC_vli_sub>
	}

	/* Accept only if v == r. */
	return (int)(uECC_vli_equal(rx, r, num_words) == 0);
 80069fa:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80069fe:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8006a02:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006a06:	4618      	mov	r0, r3
 8006a08:	f7fe fc0a 	bl	8005220 <uECC_vli_equal>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	bf0c      	ite	eq
 8006a12:	2301      	moveq	r3, #1
 8006a14:	2300      	movne	r3, #0
 8006a16:	b2db      	uxtb	r3, r3
}
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f507 77fa 	add.w	r7, r7, #500	@ 0x1f4
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd90      	pop	{r4, r7, pc}
	...

08006a24 <tc_sha256_init>:
#include "utils.h"

static void compress(unsigned int *iv, const uint8_t *data);

int tc_sha256_init(TCSha256State_t s)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b082      	sub	sp, #8
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
	/* input sanity check: */
	if (s == (TCSha256State_t) 0) {
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d101      	bne.n	8006a36 <tc_sha256_init+0x12>
		return TC_CRYPTO_FAIL;
 8006a32:	2300      	movs	r3, #0
 8006a34:	e01d      	b.n	8006a72 <tc_sha256_init+0x4e>
	 * Setting the initial state values.
	 * These values correspond to the first 32 bits of the fractional parts
	 * of the square roots of the first 8 primes: 2, 3, 5, 7, 11, 13, 17
	 * and 19.
	 */
	_set((uint8_t *) s, 0x00, sizeof(*s));
 8006a36:	2270      	movs	r2, #112	@ 0x70
 8006a38:	2100      	movs	r1, #0
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f000 fb49 	bl	80070d2 <_set>
	s->iv[0] = 0x6a09e667;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	4a0e      	ldr	r2, [pc, #56]	@ (8006a7c <tc_sha256_init+0x58>)
 8006a44:	601a      	str	r2, [r3, #0]
	s->iv[1] = 0xbb67ae85;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	4a0d      	ldr	r2, [pc, #52]	@ (8006a80 <tc_sha256_init+0x5c>)
 8006a4a:	605a      	str	r2, [r3, #4]
	s->iv[2] = 0x3c6ef372;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	4a0d      	ldr	r2, [pc, #52]	@ (8006a84 <tc_sha256_init+0x60>)
 8006a50:	609a      	str	r2, [r3, #8]
	s->iv[3] = 0xa54ff53a;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4a0c      	ldr	r2, [pc, #48]	@ (8006a88 <tc_sha256_init+0x64>)
 8006a56:	60da      	str	r2, [r3, #12]
	s->iv[4] = 0x510e527f;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a0c      	ldr	r2, [pc, #48]	@ (8006a8c <tc_sha256_init+0x68>)
 8006a5c:	611a      	str	r2, [r3, #16]
	s->iv[5] = 0x9b05688c;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	4a0b      	ldr	r2, [pc, #44]	@ (8006a90 <tc_sha256_init+0x6c>)
 8006a62:	615a      	str	r2, [r3, #20]
	s->iv[6] = 0x1f83d9ab;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	4a0b      	ldr	r2, [pc, #44]	@ (8006a94 <tc_sha256_init+0x70>)
 8006a68:	619a      	str	r2, [r3, #24]
	s->iv[7] = 0x5be0cd19;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a0a      	ldr	r2, [pc, #40]	@ (8006a98 <tc_sha256_init+0x74>)
 8006a6e:	61da      	str	r2, [r3, #28]

	return TC_CRYPTO_SUCCESS;
 8006a70:	2301      	movs	r3, #1
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3708      	adds	r7, #8
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	6a09e667 	.word	0x6a09e667
 8006a80:	bb67ae85 	.word	0xbb67ae85
 8006a84:	3c6ef372 	.word	0x3c6ef372
 8006a88:	a54ff53a 	.word	0xa54ff53a
 8006a8c:	510e527f 	.word	0x510e527f
 8006a90:	9b05688c 	.word	0x9b05688c
 8006a94:	1f83d9ab 	.word	0x1f83d9ab
 8006a98:	5be0cd19 	.word	0x5be0cd19

08006a9c <tc_sha256_update>:

int tc_sha256_update(TCSha256State_t s, const uint8_t *data, size_t datalen)
{
 8006a9c:	b5b0      	push	{r4, r5, r7, lr}
 8006a9e:	b084      	sub	sp, #16
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	60b9      	str	r1, [r7, #8]
 8006aa6:	607a      	str	r2, [r7, #4]
	/* input sanity check: */
	if (s == (TCSha256State_t) 0 ||
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d002      	beq.n	8006ab4 <tc_sha256_update+0x18>
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d101      	bne.n	8006ab8 <tc_sha256_update+0x1c>
	    data == (void *) 0) {
		return TC_CRYPTO_FAIL;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	e030      	b.n	8006b1a <tc_sha256_update+0x7e>
	} else if (datalen == 0) {
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d127      	bne.n	8006b0e <tc_sha256_update+0x72>
		return TC_CRYPTO_SUCCESS;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	e02b      	b.n	8006b1a <tc_sha256_update+0x7e>
	}

	while (datalen-- > 0) {
		s->leftover[s->leftover_offset++] = *(data++);
 8006ac2:	68ba      	ldr	r2, [r7, #8]
 8006ac4:	1c53      	adds	r3, r2, #1
 8006ac6:	60bb      	str	r3, [r7, #8]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006acc:	1c58      	adds	r0, r3, #1
 8006ace:	68f9      	ldr	r1, [r7, #12]
 8006ad0:	6688      	str	r0, [r1, #104]	@ 0x68
 8006ad2:	7811      	ldrb	r1, [r2, #0]
 8006ad4:	68fa      	ldr	r2, [r7, #12]
 8006ad6:	4413      	add	r3, r2
 8006ad8:	460a      	mov	r2, r1
 8006ada:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006ae2:	2b3f      	cmp	r3, #63	@ 0x3f
 8006ae4:	d913      	bls.n	8006b0e <tc_sha256_update+0x72>
			compress(s->iv, s->leftover);
 8006ae6:	68fa      	ldr	r2, [r7, #12]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	3328      	adds	r3, #40	@ 0x28
 8006aec:	4619      	mov	r1, r3
 8006aee:	4610      	mov	r0, r2
 8006af0:	f000 f94e 	bl	8006d90 <compress>
			s->leftover_offset = 0;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2200      	movs	r2, #0
 8006af8:	669a      	str	r2, [r3, #104]	@ 0x68
			s->bits_hashed += (TC_SHA256_BLOCK_SIZE << 3);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006b00:	f512 7400 	adds.w	r4, r2, #512	@ 0x200
 8006b04:	f143 0500 	adc.w	r5, r3, #0
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	e9c3 4508 	strd	r4, r5, [r3, #32]
	while (datalen-- > 0) {
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	1e5a      	subs	r2, r3, #1
 8006b12:	607a      	str	r2, [r7, #4]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d1d4      	bne.n	8006ac2 <tc_sha256_update+0x26>
		}
	}

	return TC_CRYPTO_SUCCESS;
 8006b18:	2301      	movs	r3, #1
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3710      	adds	r7, #16
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bdb0      	pop	{r4, r5, r7, pc}

08006b22 <tc_sha256_final>:

int tc_sha256_final(uint8_t *digest, TCSha256State_t s)
{
 8006b22:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006b26:	b084      	sub	sp, #16
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	6039      	str	r1, [r7, #0]
	unsigned int i;

	/* input sanity check: */
	if (digest == (uint8_t *) 0 ||
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d002      	beq.n	8006b3a <tc_sha256_final+0x18>
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d101      	bne.n	8006b3e <tc_sha256_final+0x1c>
	    s == (TCSha256State_t) 0) {
		return TC_CRYPTO_FAIL;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	e0e1      	b.n	8006d02 <tc_sha256_final+0x1e0>
	}

	s->bits_hashed += (s->leftover_offset << 3);
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006b44:	6839      	ldr	r1, [r7, #0]
 8006b46:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8006b48:	00c9      	lsls	r1, r1, #3
 8006b4a:	2000      	movs	r0, #0
 8006b4c:	460c      	mov	r4, r1
 8006b4e:	4605      	mov	r5, r0
 8006b50:	eb12 0804 	adds.w	r8, r2, r4
 8006b54:	eb43 0905 	adc.w	r9, r3, r5
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	e9c3 8908 	strd	r8, r9, [r3, #32]

	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b62:	1c59      	adds	r1, r3, #1
 8006b64:	683a      	ldr	r2, [r7, #0]
 8006b66:	6691      	str	r1, [r2, #104]	@ 0x68
 8006b68:	683a      	ldr	r2, [r7, #0]
 8006b6a:	4413      	add	r3, r2
 8006b6c:	2280      	movs	r2, #128	@ 0x80
 8006b6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b76:	2b38      	cmp	r3, #56	@ 0x38
 8006b78:	d917      	bls.n	8006baa <tc_sha256_final+0x88>
		/* there is not room for all the padding in this block */
		_set(s->leftover + s->leftover_offset, 0x00,
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b84:	18d0      	adds	r0, r2, r3
		     sizeof(s->leftover) - s->leftover_offset);
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
		_set(s->leftover + s->leftover_offset, 0x00,
 8006b8a:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8006b8e:	461a      	mov	r2, r3
 8006b90:	2100      	movs	r1, #0
 8006b92:	f000 fa9e 	bl	80070d2 <_set>
		compress(s->iv, s->leftover);
 8006b96:	683a      	ldr	r2, [r7, #0]
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	3328      	adds	r3, #40	@ 0x28
 8006b9c:	4619      	mov	r1, r3
 8006b9e:	4610      	mov	r0, r2
 8006ba0:	f000 f8f6 	bl	8006d90 <compress>
		s->leftover_offset = 0;
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	669a      	str	r2, [r3, #104]	@ 0x68
	}

	/* add the padding and the length in big-Endian format */
	_set(s->leftover + s->leftover_offset, 0x00,
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006bb4:	18d0      	adds	r0, r2, r3
	     sizeof(s->leftover) - 8 - s->leftover_offset);
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
	_set(s->leftover + s->leftover_offset, 0x00,
 8006bba:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006bbe:	461a      	mov	r2, r3
 8006bc0:	2100      	movs	r1, #0
 8006bc2:	f000 fa86 	bl	80070d2 <_set>
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006bcc:	b2d2      	uxtb	r2, r2
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
	s->leftover[sizeof(s->leftover) - 2] = (uint8_t)(s->bits_hashed >> 8);
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006bda:	f04f 0200 	mov.w	r2, #0
 8006bde:	f04f 0300 	mov.w	r3, #0
 8006be2:	0a02      	lsrs	r2, r0, #8
 8006be4:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8006be8:	0a0b      	lsrs	r3, r1, #8
 8006bea:	b2d2      	uxtb	r2, r2
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
	s->leftover[sizeof(s->leftover) - 3] = (uint8_t)(s->bits_hashed >> 16);
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006bf8:	f04f 0200 	mov.w	r2, #0
 8006bfc:	f04f 0300 	mov.w	r3, #0
 8006c00:	0c02      	lsrs	r2, r0, #16
 8006c02:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8006c06:	0c0b      	lsrs	r3, r1, #16
 8006c08:	b2d2      	uxtb	r2, r2
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
	s->leftover[sizeof(s->leftover) - 4] = (uint8_t)(s->bits_hashed >> 24);
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006c16:	f04f 0200 	mov.w	r2, #0
 8006c1a:	f04f 0300 	mov.w	r3, #0
 8006c1e:	0e02      	lsrs	r2, r0, #24
 8006c20:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006c24:	0e0b      	lsrs	r3, r1, #24
 8006c26:	b2d2      	uxtb	r2, r2
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
	s->leftover[sizeof(s->leftover) - 5] = (uint8_t)(s->bits_hashed >> 32);
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006c34:	f04f 0200 	mov.w	r2, #0
 8006c38:	f04f 0300 	mov.w	r3, #0
 8006c3c:	000a      	movs	r2, r1
 8006c3e:	2300      	movs	r3, #0
 8006c40:	b2d2      	uxtb	r2, r2
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006c4e:	f04f 0200 	mov.w	r2, #0
 8006c52:	f04f 0300 	mov.w	r3, #0
 8006c56:	0a0a      	lsrs	r2, r1, #8
 8006c58:	2300      	movs	r3, #0
 8006c5a:	b2d2      	uxtb	r2, r2
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006c68:	f04f 0200 	mov.w	r2, #0
 8006c6c:	f04f 0300 	mov.w	r3, #0
 8006c70:	0c0a      	lsrs	r2, r1, #16
 8006c72:	2300      	movs	r3, #0
 8006c74:	b2d2      	uxtb	r2, r2
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
	s->leftover[sizeof(s->leftover) - 8] = (uint8_t)(s->bits_hashed >> 56);
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006c82:	f04f 0200 	mov.w	r2, #0
 8006c86:	f04f 0300 	mov.w	r3, #0
 8006c8a:	0e0a      	lsrs	r2, r1, #24
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	b2d2      	uxtb	r2, r2
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

	/* hash the padding and length */
	compress(s->iv, s->leftover);
 8006c96:	683a      	ldr	r2, [r7, #0]
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	3328      	adds	r3, #40	@ 0x28
 8006c9c:	4619      	mov	r1, r3
 8006c9e:	4610      	mov	r0, r2
 8006ca0:	f000 f876 	bl	8006d90 <compress>

	/* copy the iv out to digest */
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	60fb      	str	r3, [r7, #12]
 8006ca8:	e022      	b.n	8006cf0 <tc_sha256_final+0x1ce>
		unsigned int t = *((unsigned int *) &s->iv[i]);
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	68fa      	ldr	r2, [r7, #12]
 8006cae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cb2:	60bb      	str	r3, [r7, #8]
		*digest++ = (uint8_t)(t >> 24);
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	0e19      	lsrs	r1, r3, #24
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	1c5a      	adds	r2, r3, #1
 8006cbc:	607a      	str	r2, [r7, #4]
 8006cbe:	b2ca      	uxtb	r2, r1
 8006cc0:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t >> 16);
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	0c19      	lsrs	r1, r3, #16
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	1c5a      	adds	r2, r3, #1
 8006cca:	607a      	str	r2, [r7, #4]
 8006ccc:	b2ca      	uxtb	r2, r1
 8006cce:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t >> 8);
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	0a19      	lsrs	r1, r3, #8
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	1c5a      	adds	r2, r3, #1
 8006cd8:	607a      	str	r2, [r7, #4]
 8006cda:	b2ca      	uxtb	r2, r1
 8006cdc:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	1c5a      	adds	r2, r3, #1
 8006ce2:	607a      	str	r2, [r7, #4]
 8006ce4:	68ba      	ldr	r2, [r7, #8]
 8006ce6:	b2d2      	uxtb	r2, r2
 8006ce8:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	3301      	adds	r3, #1
 8006cee:	60fb      	str	r3, [r7, #12]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2b07      	cmp	r3, #7
 8006cf4:	d9d9      	bls.n	8006caa <tc_sha256_final+0x188>
	}

	/* destroy the current state */
	_set(s, 0, sizeof(*s));
 8006cf6:	2270      	movs	r2, #112	@ 0x70
 8006cf8:	2100      	movs	r1, #0
 8006cfa:	6838      	ldr	r0, [r7, #0]
 8006cfc:	f000 f9e9 	bl	80070d2 <_set>

	return TC_CRYPTO_SUCCESS;
 8006d00:	2301      	movs	r3, #1
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3710      	adds	r7, #16
 8006d06:	46bd      	mov	sp, r7
 8006d08:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08006d0c <ROTR>:
	0x5b9cca4f, 0x682e6ff3, 0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208,
	0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
};

static inline unsigned int ROTR(unsigned int a, unsigned int n)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b083      	sub	sp, #12
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	6039      	str	r1, [r7, #0]
	return (((a) >> n) | ((a) << (32 - n)));
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	fa62 f303 	ror.w	r3, r2, r3
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	370c      	adds	r7, #12
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr

08006d2a <BigEndian>:

#define Ch(a, b, c)(((a) & (b)) ^ ((~(a)) & (c)))
#define Maj(a, b, c)(((a) & (b)) ^ ((a) & (c)) ^ ((b) & (c)))

static inline unsigned int BigEndian(const uint8_t **c)
{
 8006d2a:	b480      	push	{r7}
 8006d2c:	b085      	sub	sp, #20
 8006d2e:	af00      	add	r7, sp, #0
 8006d30:	6078      	str	r0, [r7, #4]
	unsigned int n = 0;
 8006d32:	2300      	movs	r3, #0
 8006d34:	60fb      	str	r3, [r7, #12]

	n = (((unsigned int)(*((*c)++))) << 24);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	1c59      	adds	r1, r3, #1
 8006d3c:	687a      	ldr	r2, [r7, #4]
 8006d3e:	6011      	str	r1, [r2, #0]
 8006d40:	781b      	ldrb	r3, [r3, #0]
 8006d42:	061b      	lsls	r3, r3, #24
 8006d44:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)) << 16);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	1c59      	adds	r1, r3, #1
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	6011      	str	r1, [r2, #0]
 8006d50:	781b      	ldrb	r3, [r3, #0]
 8006d52:	041b      	lsls	r3, r3, #16
 8006d54:	68fa      	ldr	r2, [r7, #12]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)) << 8);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	1c59      	adds	r1, r3, #1
 8006d60:	687a      	ldr	r2, [r7, #4]
 8006d62:	6011      	str	r1, [r2, #0]
 8006d64:	781b      	ldrb	r3, [r3, #0]
 8006d66:	021b      	lsls	r3, r3, #8
 8006d68:	68fa      	ldr	r2, [r7, #12]
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)));
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	1c59      	adds	r1, r3, #1
 8006d74:	687a      	ldr	r2, [r7, #4]
 8006d76:	6011      	str	r1, [r2, #0]
 8006d78:	781b      	ldrb	r3, [r3, #0]
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	60fb      	str	r3, [r7, #12]
	return n;
 8006d82:	68fb      	ldr	r3, [r7, #12]
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3714      	adds	r7, #20
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <compress>:

static void compress(unsigned int *iv, const uint8_t *data)
{
 8006d90:	b590      	push	{r4, r7, lr}
 8006d92:	b0a1      	sub	sp, #132	@ 0x84
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
	unsigned int t1, t2;
	unsigned int work_space[16];
	unsigned int n;
	unsigned int i;

	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	677b      	str	r3, [r7, #116]	@ 0x74
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	68db      	ldr	r3, [r3, #12]
 8006db0:	673b      	str	r3, [r7, #112]	@ 0x70
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	691b      	ldr	r3, [r3, #16]
 8006db6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	695b      	ldr	r3, [r3, #20]
 8006dbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	699b      	ldr	r3, [r3, #24]
 8006dc2:	667b      	str	r3, [r7, #100]	@ 0x64
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	69db      	ldr	r3, [r3, #28]
 8006dc8:	663b      	str	r3, [r7, #96]	@ 0x60

	for (i = 0; i < 16; ++i) {
 8006dca:	2300      	movs	r3, #0
 8006dcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006dce:	e06b      	b.n	8006ea8 <compress+0x118>
		n = BigEndian(&data);
 8006dd0:	463b      	mov	r3, r7
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f7ff ffa9 	bl	8006d2a <BigEndian>
 8006dd8:	64b8      	str	r0, [r7, #72]	@ 0x48
		t1 = work_space[i] = n;
 8006dda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ddc:	009b      	lsls	r3, r3, #2
 8006dde:	3380      	adds	r3, #128	@ 0x80
 8006de0:	443b      	add	r3, r7
 8006de2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006de4:	f843 2c78 	str.w	r2, [r3, #-120]
 8006de8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	3380      	adds	r3, #128	@ 0x80
 8006dee:	443b      	add	r3, r7
 8006df0:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006df4:	653b      	str	r3, [r7, #80]	@ 0x50
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8006df6:	2106      	movs	r1, #6
 8006df8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006dfa:	f7ff ff87 	bl	8006d0c <ROTR>
 8006dfe:	4604      	mov	r4, r0
 8006e00:	210b      	movs	r1, #11
 8006e02:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006e04:	f7ff ff82 	bl	8006d0c <ROTR>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	405c      	eors	r4, r3
 8006e0c:	2119      	movs	r1, #25
 8006e0e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006e10:	f7ff ff7c 	bl	8006d0c <ROTR>
 8006e14:	4603      	mov	r3, r0
 8006e16:	ea84 0203 	eor.w	r2, r4, r3
 8006e1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e1c:	441a      	add	r2, r3
 8006e1e:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006e20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006e22:	4019      	ands	r1, r3
 8006e24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e26:	43d8      	mvns	r0, r3
 8006e28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006e2a:	4003      	ands	r3, r0
 8006e2c:	404b      	eors	r3, r1
 8006e2e:	441a      	add	r2, r3
 8006e30:	499b      	ldr	r1, [pc, #620]	@ (80070a0 <compress+0x310>)
 8006e32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e34:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006e38:	4413      	add	r3, r2
 8006e3a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006e3c:	4413      	add	r3, r2
 8006e3e:	653b      	str	r3, [r7, #80]	@ 0x50
		t2 = Sigma0(a) + Maj(a, b, c);
 8006e40:	2102      	movs	r1, #2
 8006e42:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006e44:	f7ff ff62 	bl	8006d0c <ROTR>
 8006e48:	4604      	mov	r4, r0
 8006e4a:	210d      	movs	r1, #13
 8006e4c:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006e4e:	f7ff ff5d 	bl	8006d0c <ROTR>
 8006e52:	4603      	mov	r3, r0
 8006e54:	405c      	eors	r4, r3
 8006e56:	2116      	movs	r1, #22
 8006e58:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006e5a:	f7ff ff57 	bl	8006d0c <ROTR>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	ea84 0203 	eor.w	r2, r4, r3
 8006e64:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006e66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e68:	4059      	eors	r1, r3
 8006e6a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006e6c:	4019      	ands	r1, r3
 8006e6e:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8006e70:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e72:	4003      	ands	r3, r0
 8006e74:	404b      	eors	r3, r1
 8006e76:	4413      	add	r3, r2
 8006e78:	64fb      	str	r3, [r7, #76]	@ 0x4c
		h = g; g = f; f = e; e = d + t1;
 8006e7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006e7c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006e80:	667b      	str	r3, [r7, #100]	@ 0x64
 8006e82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e84:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006e86:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006e88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e8a:	4413      	add	r3, r2
 8006e8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
		d = c; c = b; b = a; a = t1 + t2;
 8006e8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e90:	673b      	str	r3, [r7, #112]	@ 0x70
 8006e92:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006e94:	677b      	str	r3, [r7, #116]	@ 0x74
 8006e96:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006e98:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006e9a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006e9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e9e:	4413      	add	r3, r2
 8006ea0:	67fb      	str	r3, [r7, #124]	@ 0x7c
	for (i = 0; i < 16; ++i) {
 8006ea2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ea4:	3301      	adds	r3, #1
 8006ea6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ea8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006eaa:	2b0f      	cmp	r3, #15
 8006eac:	d990      	bls.n	8006dd0 <compress+0x40>
	}

	for ( ; i < 64; ++i) {
 8006eae:	e0b0      	b.n	8007012 <compress+0x282>
		s0 = work_space[(i+1)&0x0f];
 8006eb0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006eb2:	3301      	adds	r3, #1
 8006eb4:	f003 030f 	and.w	r3, r3, #15
 8006eb8:	009b      	lsls	r3, r3, #2
 8006eba:	3380      	adds	r3, #128	@ 0x80
 8006ebc:	443b      	add	r3, r7
 8006ebe:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006ec2:	65bb      	str	r3, [r7, #88]	@ 0x58
		s0 = sigma0(s0);
 8006ec4:	2107      	movs	r1, #7
 8006ec6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006ec8:	f7ff ff20 	bl	8006d0c <ROTR>
 8006ecc:	4604      	mov	r4, r0
 8006ece:	2112      	movs	r1, #18
 8006ed0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006ed2:	f7ff ff1b 	bl	8006d0c <ROTR>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	ea84 0203 	eor.w	r2, r4, r3
 8006edc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ede:	08db      	lsrs	r3, r3, #3
 8006ee0:	4053      	eors	r3, r2
 8006ee2:	65bb      	str	r3, [r7, #88]	@ 0x58
		s1 = work_space[(i+14)&0x0f];
 8006ee4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ee6:	330e      	adds	r3, #14
 8006ee8:	f003 030f 	and.w	r3, r3, #15
 8006eec:	009b      	lsls	r3, r3, #2
 8006eee:	3380      	adds	r3, #128	@ 0x80
 8006ef0:	443b      	add	r3, r7
 8006ef2:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006ef6:	657b      	str	r3, [r7, #84]	@ 0x54
		s1 = sigma1(s1);
 8006ef8:	2111      	movs	r1, #17
 8006efa:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8006efc:	f7ff ff06 	bl	8006d0c <ROTR>
 8006f00:	4604      	mov	r4, r0
 8006f02:	2113      	movs	r1, #19
 8006f04:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8006f06:	f7ff ff01 	bl	8006d0c <ROTR>
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	ea84 0203 	eor.w	r2, r4, r3
 8006f10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f12:	0a9b      	lsrs	r3, r3, #10
 8006f14:	4053      	eors	r3, r2
 8006f16:	657b      	str	r3, [r7, #84]	@ 0x54

		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8006f18:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f1a:	f003 030f 	and.w	r3, r3, #15
 8006f1e:	009b      	lsls	r3, r3, #2
 8006f20:	3380      	adds	r3, #128	@ 0x80
 8006f22:	443b      	add	r3, r7
 8006f24:	f853 1c78 	ldr.w	r1, [r3, #-120]
 8006f28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006f2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f2c:	441a      	add	r2, r3
 8006f2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f30:	3309      	adds	r3, #9
 8006f32:	f003 030f 	and.w	r3, r3, #15
 8006f36:	009b      	lsls	r3, r3, #2
 8006f38:	3380      	adds	r3, #128	@ 0x80
 8006f3a:	443b      	add	r3, r7
 8006f3c:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006f40:	4413      	add	r3, r2
 8006f42:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006f44:	f002 020f 	and.w	r2, r2, #15
 8006f48:	4419      	add	r1, r3
 8006f4a:	0093      	lsls	r3, r2, #2
 8006f4c:	3380      	adds	r3, #128	@ 0x80
 8006f4e:	443b      	add	r3, r7
 8006f50:	f843 1c78 	str.w	r1, [r3, #-120]
 8006f54:	0093      	lsls	r3, r2, #2
 8006f56:	3380      	adds	r3, #128	@ 0x80
 8006f58:	443b      	add	r3, r7
 8006f5a:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006f5e:	653b      	str	r3, [r7, #80]	@ 0x50
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8006f60:	2106      	movs	r1, #6
 8006f62:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006f64:	f7ff fed2 	bl	8006d0c <ROTR>
 8006f68:	4604      	mov	r4, r0
 8006f6a:	210b      	movs	r1, #11
 8006f6c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006f6e:	f7ff fecd 	bl	8006d0c <ROTR>
 8006f72:	4603      	mov	r3, r0
 8006f74:	405c      	eors	r4, r3
 8006f76:	2119      	movs	r1, #25
 8006f78:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006f7a:	f7ff fec7 	bl	8006d0c <ROTR>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	ea84 0203 	eor.w	r2, r4, r3
 8006f84:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f86:	441a      	add	r2, r3
 8006f88:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006f8a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f8c:	4019      	ands	r1, r3
 8006f8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f90:	43d8      	mvns	r0, r3
 8006f92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f94:	4003      	ands	r3, r0
 8006f96:	404b      	eors	r3, r1
 8006f98:	441a      	add	r2, r3
 8006f9a:	4941      	ldr	r1, [pc, #260]	@ (80070a0 <compress+0x310>)
 8006f9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f9e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006fa2:	4413      	add	r3, r2
 8006fa4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006fa6:	4413      	add	r3, r2
 8006fa8:	653b      	str	r3, [r7, #80]	@ 0x50
		t2 = Sigma0(a) + Maj(a, b, c);
 8006faa:	2102      	movs	r1, #2
 8006fac:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006fae:	f7ff fead 	bl	8006d0c <ROTR>
 8006fb2:	4604      	mov	r4, r0
 8006fb4:	210d      	movs	r1, #13
 8006fb6:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006fb8:	f7ff fea8 	bl	8006d0c <ROTR>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	405c      	eors	r4, r3
 8006fc0:	2116      	movs	r1, #22
 8006fc2:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006fc4:	f7ff fea2 	bl	8006d0c <ROTR>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	ea84 0203 	eor.w	r2, r4, r3
 8006fce:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006fd0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006fd2:	4059      	eors	r1, r3
 8006fd4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006fd6:	4019      	ands	r1, r3
 8006fd8:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8006fda:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006fdc:	4003      	ands	r3, r0
 8006fde:	404b      	eors	r3, r1
 8006fe0:	4413      	add	r3, r2
 8006fe2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		h = g; g = f; f = e; e = d + t1;
 8006fe4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006fe6:	663b      	str	r3, [r7, #96]	@ 0x60
 8006fe8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006fea:	667b      	str	r3, [r7, #100]	@ 0x64
 8006fec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006fee:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ff0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006ff2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ff4:	4413      	add	r3, r2
 8006ff6:	66fb      	str	r3, [r7, #108]	@ 0x6c
		d = c; c = b; b = a; a = t1 + t2;
 8006ff8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ffa:	673b      	str	r3, [r7, #112]	@ 0x70
 8006ffc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ffe:	677b      	str	r3, [r7, #116]	@ 0x74
 8007000:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007002:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007004:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007006:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007008:	4413      	add	r3, r2
 800700a:	67fb      	str	r3, [r7, #124]	@ 0x7c
	for ( ; i < 64; ++i) {
 800700c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800700e:	3301      	adds	r3, #1
 8007010:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007012:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007014:	2b3f      	cmp	r3, #63	@ 0x3f
 8007016:	f67f af4b 	bls.w	8006eb0 <compress+0x120>
	}

	iv[0] += a; iv[1] += b; iv[2] += c; iv[3] += d;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007020:	441a      	add	r2, r3
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	601a      	str	r2, [r3, #0]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	3304      	adds	r3, #4
 800702a:	6819      	ldr	r1, [r3, #0]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	3304      	adds	r3, #4
 8007030:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8007032:	440a      	add	r2, r1
 8007034:	601a      	str	r2, [r3, #0]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	3308      	adds	r3, #8
 800703a:	6819      	ldr	r1, [r3, #0]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	3308      	adds	r3, #8
 8007040:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007042:	440a      	add	r2, r1
 8007044:	601a      	str	r2, [r3, #0]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	330c      	adds	r3, #12
 800704a:	6819      	ldr	r1, [r3, #0]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	330c      	adds	r3, #12
 8007050:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007052:	440a      	add	r2, r1
 8007054:	601a      	str	r2, [r3, #0]
	iv[4] += e; iv[5] += f; iv[6] += g; iv[7] += h;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	3310      	adds	r3, #16
 800705a:	6819      	ldr	r1, [r3, #0]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	3310      	adds	r3, #16
 8007060:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007062:	440a      	add	r2, r1
 8007064:	601a      	str	r2, [r3, #0]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	3314      	adds	r3, #20
 800706a:	6819      	ldr	r1, [r3, #0]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	3314      	adds	r3, #20
 8007070:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007072:	440a      	add	r2, r1
 8007074:	601a      	str	r2, [r3, #0]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	3318      	adds	r3, #24
 800707a:	6819      	ldr	r1, [r3, #0]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	3318      	adds	r3, #24
 8007080:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007082:	440a      	add	r2, r1
 8007084:	601a      	str	r2, [r3, #0]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	331c      	adds	r3, #28
 800708a:	6819      	ldr	r1, [r3, #0]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	331c      	adds	r3, #28
 8007090:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007092:	440a      	add	r2, r1
 8007094:	601a      	str	r2, [r3, #0]
}
 8007096:	bf00      	nop
 8007098:	3784      	adds	r7, #132	@ 0x84
 800709a:	46bd      	mov	sp, r7
 800709c:	bd90      	pop	{r4, r7, pc}
 800709e:	bf00      	nop
 80070a0:	08007f38 	.word	0x08007f38

080070a4 <_copy>:

#define MASK_TWENTY_SEVEN 0x1b

unsigned int _copy(uint8_t *to, unsigned int to_len,
		   const uint8_t *from, unsigned int from_len)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b084      	sub	sp, #16
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	60f8      	str	r0, [r7, #12]
 80070ac:	60b9      	str	r1, [r7, #8]
 80070ae:	607a      	str	r2, [r7, #4]
 80070b0:	603b      	str	r3, [r7, #0]
	if (from_len <= to_len) {
 80070b2:	683a      	ldr	r2, [r7, #0]
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d806      	bhi.n	80070c8 <_copy+0x24>
		(void)memcpy(to, from, from_len);
 80070ba:	683a      	ldr	r2, [r7, #0]
 80070bc:	6879      	ldr	r1, [r7, #4]
 80070be:	68f8      	ldr	r0, [r7, #12]
 80070c0:	f000 f864 	bl	800718c <memcpy>
		return from_len;
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	e000      	b.n	80070ca <_copy+0x26>
	} else {
		return TC_CRYPTO_FAIL;
 80070c8:	2300      	movs	r3, #0
	}
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3710      	adds	r7, #16
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}

080070d2 <_set>:

void _set(void *to, uint8_t val, unsigned int len)
{
 80070d2:	b580      	push	{r7, lr}
 80070d4:	b084      	sub	sp, #16
 80070d6:	af00      	add	r7, sp, #0
 80070d8:	60f8      	str	r0, [r7, #12]
 80070da:	460b      	mov	r3, r1
 80070dc:	607a      	str	r2, [r7, #4]
 80070de:	72fb      	strb	r3, [r7, #11]
	(void)memset(to, val, len);
 80070e0:	7afb      	ldrb	r3, [r7, #11]
 80070e2:	687a      	ldr	r2, [r7, #4]
 80070e4:	4619      	mov	r1, r3
 80070e6:	68f8      	ldr	r0, [r7, #12]
 80070e8:	f000 f823 	bl	8007132 <memset>
}
 80070ec:	bf00      	nop
 80070ee:	3710      	adds	r7, #16
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}

080070f4 <_double_byte>:

/*
 * Doubles the value of a byte for values up to 127.
 */
uint8_t _double_byte(uint8_t a)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b083      	sub	sp, #12
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	4603      	mov	r3, r0
 80070fc:	71fb      	strb	r3, [r7, #7]
	return ((a<<1) ^ ((a>>7) * MASK_TWENTY_SEVEN));
 80070fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007102:	005b      	lsls	r3, r3, #1
 8007104:	b25a      	sxtb	r2, r3
 8007106:	79fb      	ldrb	r3, [r7, #7]
 8007108:	09db      	lsrs	r3, r3, #7
 800710a:	b2db      	uxtb	r3, r3
 800710c:	b25b      	sxtb	r3, r3
 800710e:	4619      	mov	r1, r3
 8007110:	0049      	lsls	r1, r1, #1
 8007112:	440b      	add	r3, r1
 8007114:	4619      	mov	r1, r3
 8007116:	00c8      	lsls	r0, r1, #3
 8007118:	4619      	mov	r1, r3
 800711a:	4603      	mov	r3, r0
 800711c:	440b      	add	r3, r1
 800711e:	b25b      	sxtb	r3, r3
 8007120:	4053      	eors	r3, r2
 8007122:	b25b      	sxtb	r3, r3
 8007124:	b2db      	uxtb	r3, r3
}
 8007126:	4618      	mov	r0, r3
 8007128:	370c      	adds	r7, #12
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr

08007132 <memset>:
 8007132:	4402      	add	r2, r0
 8007134:	4603      	mov	r3, r0
 8007136:	4293      	cmp	r3, r2
 8007138:	d100      	bne.n	800713c <memset+0xa>
 800713a:	4770      	bx	lr
 800713c:	f803 1b01 	strb.w	r1, [r3], #1
 8007140:	e7f9      	b.n	8007136 <memset+0x4>
	...

08007144 <__libc_init_array>:
 8007144:	b570      	push	{r4, r5, r6, lr}
 8007146:	4d0d      	ldr	r5, [pc, #52]	@ (800717c <__libc_init_array+0x38>)
 8007148:	4c0d      	ldr	r4, [pc, #52]	@ (8007180 <__libc_init_array+0x3c>)
 800714a:	1b64      	subs	r4, r4, r5
 800714c:	10a4      	asrs	r4, r4, #2
 800714e:	2600      	movs	r6, #0
 8007150:	42a6      	cmp	r6, r4
 8007152:	d109      	bne.n	8007168 <__libc_init_array+0x24>
 8007154:	4d0b      	ldr	r5, [pc, #44]	@ (8007184 <__libc_init_array+0x40>)
 8007156:	4c0c      	ldr	r4, [pc, #48]	@ (8007188 <__libc_init_array+0x44>)
 8007158:	f000 f826 	bl	80071a8 <_init>
 800715c:	1b64      	subs	r4, r4, r5
 800715e:	10a4      	asrs	r4, r4, #2
 8007160:	2600      	movs	r6, #0
 8007162:	42a6      	cmp	r6, r4
 8007164:	d105      	bne.n	8007172 <__libc_init_array+0x2e>
 8007166:	bd70      	pop	{r4, r5, r6, pc}
 8007168:	f855 3b04 	ldr.w	r3, [r5], #4
 800716c:	4798      	blx	r3
 800716e:	3601      	adds	r6, #1
 8007170:	e7ee      	b.n	8007150 <__libc_init_array+0xc>
 8007172:	f855 3b04 	ldr.w	r3, [r5], #4
 8007176:	4798      	blx	r3
 8007178:	3601      	adds	r6, #1
 800717a:	e7f2      	b.n	8007162 <__libc_init_array+0x1e>
 800717c:	08008040 	.word	0x08008040
 8007180:	08008040 	.word	0x08008040
 8007184:	08008040 	.word	0x08008040
 8007188:	08008044 	.word	0x08008044

0800718c <memcpy>:
 800718c:	440a      	add	r2, r1
 800718e:	4291      	cmp	r1, r2
 8007190:	f100 33ff 	add.w	r3, r0, #4294967295
 8007194:	d100      	bne.n	8007198 <memcpy+0xc>
 8007196:	4770      	bx	lr
 8007198:	b510      	push	{r4, lr}
 800719a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800719e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071a2:	4291      	cmp	r1, r2
 80071a4:	d1f9      	bne.n	800719a <memcpy+0xe>
 80071a6:	bd10      	pop	{r4, pc}

080071a8 <_init>:
 80071a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071aa:	bf00      	nop
 80071ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071ae:	bc08      	pop	{r3}
 80071b0:	469e      	mov	lr, r3
 80071b2:	4770      	bx	lr

080071b4 <_fini>:
 80071b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071b6:	bf00      	nop
 80071b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071ba:	bc08      	pop	{r3}
 80071bc:	469e      	mov	lr, r3
 80071be:	4770      	bx	lr
