<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: FMC Low Layer Exported Types</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__FMC__LL__Exported__typedef.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a>  </div>
  <div class="headertitle">
<div class="title">FMC Low Layer Exported Types<div class="ingroups"><a class="el" href="group__STM32L4xx__HAL__Driver.html">STM32L4xx_HAL_Driver</a> &raquo; <a class="el" href="group__FMC__LL.html">FMC Low Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structFMC__NORSRAM__InitTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FMC__LL__Exported__typedef.html#structFMC__NORSRAM__InitTypeDef">FMC_NORSRAM_InitTypeDef</a></td></tr>
<tr class="memdesc:structFMC__NORSRAM__InitTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC NORSRAM Configuration Structure definition.  <a href="group__FMC__LL__Exported__typedef.html#structFMC__NORSRAM__InitTypeDef">More...</a><br /></td></tr>
<tr class="separator:structFMC__NORSRAM__InitTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structFMC__NORSRAM__TimingTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FMC__LL__Exported__typedef.html#structFMC__NORSRAM__TimingTypeDef">FMC_NORSRAM_TimingTypeDef</a></td></tr>
<tr class="memdesc:structFMC__NORSRAM__TimingTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC NORSRAM Timing parameters structure definition.  <a href="group__FMC__LL__Exported__typedef.html#structFMC__NORSRAM__TimingTypeDef">More...</a><br /></td></tr>
<tr class="separator:structFMC__NORSRAM__TimingTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structFMC__NAND__InitTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FMC__LL__Exported__typedef.html#structFMC__NAND__InitTypeDef">FMC_NAND_InitTypeDef</a></td></tr>
<tr class="memdesc:structFMC__NAND__InitTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC NAND Configuration Structure definition.  <a href="group__FMC__LL__Exported__typedef.html#structFMC__NAND__InitTypeDef">More...</a><br /></td></tr>
<tr class="separator:structFMC__NAND__InitTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structFMC__NAND__PCC__TimingTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FMC__LL__Exported__typedef.html#structFMC__NAND__PCC__TimingTypeDef">FMC_NAND_PCC_TimingTypeDef</a></td></tr>
<tr class="memdesc:structFMC__NAND__PCC__TimingTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC NAND Timing parameters structure definition.  <a href="group__FMC__LL__Exported__typedef.html#structFMC__NAND__PCC__TimingTypeDef">More...</a><br /></td></tr>
<tr class="separator:structFMC__NAND__PCC__TimingTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structFMC__NORSRAM__InitTypeDef" id="structFMC__NORSRAM__InitTypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structFMC__NORSRAM__InitTypeDef">&#9670;&nbsp;</a></span>FMC_NORSRAM_InitTypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct FMC_NORSRAM_InitTypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>FMC NORSRAM Configuration Structure definition. </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__fmc_8h_source.html#l00161">161</a> of file <a class="el" href="stm32l4xx__ll__fmc_8h_source.html">stm32l4xx_ll_fmc.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a6f7202e07e74e5661035e39d6835fc01"></a>uint32_t</td>
<td class="fieldname">
AsynchronousWait</td>
<td class="fielddoc">
<p>Enables or disables wait signal during asynchronous transfers, valid only with asynchronous Flash memories. This parameter can be a value of <a class="el" href="group__FMC__AsynchronousWait.html">FMC Asynchronous Wait</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4ae26963827925c3fa05a4acac6bf7de"></a>uint32_t</td>
<td class="fieldname">
BurstAccessMode</td>
<td class="fielddoc">
<p>Enables or disables the burst access mode for Flash memory, valid only with synchronous burst Flash memories. This parameter can be a value of <a class="el" href="group__FMC__Burst__Access__Mode.html">FMC Burst Access Mode</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="afeddf8d3760034019b347645ef85e31e"></a>uint32_t</td>
<td class="fieldname">
ContinuousClock</td>
<td class="fielddoc">
<p>Enables or disables the FMC clock output to external memory devices. This parameter is only enabled through the FMC_BCR1 register, and don't care through FMC_BCR2..4 registers. This parameter can be a value of <a class="el" href="group__FMC__Continous__Clock.html">FMC Continuous Clock</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5b7e34c6d9947bbd35fdede522088372"></a>uint32_t</td>
<td class="fieldname">
DataAddressMux</td>
<td class="fielddoc">
<p>Specifies whether the address and data values are multiplexed on the data bus or not. This parameter can be a value of <a class="el" href="group__FMC__Data__Address__Bus__Multiplexing.html">FMC Data Address Bus Multiplexing</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4e181791a7d3f24a7899eff5e03efe44"></a>uint32_t</td>
<td class="fieldname">
ExtendedMode</td>
<td class="fielddoc">
<p>Enables or disables the extended mode. This parameter can be a value of <a class="el" href="group__FMC__Extended__Mode.html">FMC Extended Mode</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a2516472b7d961cd65c000f991536bf2d"></a>uint32_t</td>
<td class="fieldname">
MemoryDataWidth</td>
<td class="fielddoc">
<p>Specifies the external memory device width. This parameter can be a value of <a class="el" href="group__FMC__NORSRAM__Data__Width.html">FMC NOR/SRAM Data Width</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a53eb4b6eb5a7fef776280a6f95a52dbf"></a>uint32_t</td>
<td class="fieldname">
MemoryType</td>
<td class="fielddoc">
<p>Specifies the type of external memory attached to the corresponding memory device. This parameter can be a value of <a class="el" href="group__FMC__Memory__Type.html">FMC Memory Type</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7bad2f9695e3abaf28f013589ec2dfd8"></a>uint32_t</td>
<td class="fieldname">
NBLSetupTime</td>
<td class="fielddoc">
<p>Specifies the NBL setup timing clock cycle number This parameter can be a value of <a class="el" href="group__FMC__Byte__Lane.html">FMC Byte Lane(NBL) Setup</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ad43ca00a46db6527d3ac3fde29ec20cb"></a>uint32_t</td>
<td class="fieldname">
NSBank</td>
<td class="fielddoc">
<p>Specifies the NORSRAM memory device that will be used. This parameter can be a value of <a class="el" href="group__FMC__NORSRAM__Bank.html">FMC NOR/SRAM Bank</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a419ca7c73455102bad5d08bcb499535e"></a>uint32_t</td>
<td class="fieldname">
PageSize</td>
<td class="fielddoc">
<p>Specifies the memory page size. This parameter can be a value of <a class="el" href="group__FMC__Page__Size.html">FMC Page Size</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7cff014761b0db5e497e668b66ac0507"></a>uint32_t</td>
<td class="fieldname">
WaitSignal</td>
<td class="fielddoc">
<p>Enables or disables the wait state insertion via wait signal, valid for Flash memory access in burst mode. This parameter can be a value of <a class="el" href="group__FMC__Wait__Signal.html">FMC Wait Signal</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7c1ca739b9c8ec32feebc9a84a6a4b1c"></a>uint32_t</td>
<td class="fieldname">
WaitSignalActive</td>
<td class="fielddoc">
<p>Specifies if the wait signal is asserted by the memory one clock cycle before the wait state or during the wait state, valid only when accessing memories in burst mode. This parameter can be a value of <a class="el" href="group__FMC__Wait__Timing.html">FMC Wait Timing</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac32cd637777b91e2898d2a661df4facb"></a>uint32_t</td>
<td class="fieldname">
WaitSignalPolarity</td>
<td class="fielddoc">
<p>Specifies the wait signal polarity, valid only when accessing the Flash memory in burst mode. This parameter can be a value of <a class="el" href="group__FMC__Wait__Signal__Polarity.html">FMC Wait Signal Polarity</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a39fda8766e93963f67170f40f2983e87"></a>uint32_t</td>
<td class="fieldname">
WriteBurst</td>
<td class="fielddoc">
<p>Enables or disables the write burst operation. This parameter can be a value of <a class="el" href="group__FMC__Write__Burst.html">FMC Write Burst</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a63aa26b1c1e61a2ac9b9e59d0b2c7b9d"></a>uint32_t</td>
<td class="fieldname">
WriteFifo</td>
<td class="fielddoc">
<p>Enables or disables the write FIFO used by the FMC controller. This parameter is only enabled through the FMC_BCR1 register, and don't care through FMC_BCR2..4 registers. This parameter can be a value of <a class="el" href="group__FMC__Write__FIFO.html">FMC Write FIFO</a>. </p><dl class="section note"><dt>Note</dt><dd>This Parameter is not available for STM32L47x/L48x devices. <br  />
 </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="a71050a4b16715f3acf90c4a7b92fd91f"></a>uint32_t</td>
<td class="fieldname">
WriteOperation</td>
<td class="fielddoc">
<p>Enables or disables the write operation in the selected device by the FMC. This parameter can be a value of <a class="el" href="group__FMC__Write__Operation.html">FMC Write Operation</a> <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a name="structFMC__NORSRAM__TimingTypeDef" id="structFMC__NORSRAM__TimingTypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structFMC__NORSRAM__TimingTypeDef">&#9670;&nbsp;</a></span>FMC_NORSRAM_TimingTypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct FMC_NORSRAM_TimingTypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>FMC NORSRAM Timing parameters structure definition. </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__fmc_8h_source.html#l00231">231</a> of file <a class="el" href="stm32l4xx__ll__fmc_8h_source.html">stm32l4xx_ll_fmc.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a749d0d44b1fd4e711b0a6897edc3ccfc"></a>uint32_t</td>
<td class="fieldname">
AccessMode</td>
<td class="fielddoc">
<p>Specifies the asynchronous access mode. This parameter can be a value of <a class="el" href="group__FMC__Access__Mode.html">FMC Access Mode</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a93fe36daa1ceddc36ea168542dcdd010"></a>uint32_t</td>
<td class="fieldname">
AddressHoldTime</td>
<td class="fielddoc">
<p>Defines the number of HCLK cycles to configure the duration of the address hold time. This parameter can be a value between Min_Data = 1 and Max_Data = 15. </p><dl class="section note"><dt>Note</dt><dd>This parameter is not used with synchronous NOR Flash memories. <br  />
 </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="a3a22f760a9ddd85f0e256efa6d8ff8dd"></a>uint32_t</td>
<td class="fieldname">
AddressSetupTime</td>
<td class="fielddoc">
<p>Defines the number of HCLK cycles to configure the duration of the address setup time. This parameter can be a value between Min_Data = 0 and Max_Data = 15. </p><dl class="section note"><dt>Note</dt><dd>This parameter is not used with synchronous NOR Flash memories. <br  />
 </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="a430810aecc228ce17dd109c7a709da58"></a>uint32_t</td>
<td class="fieldname">
BusTurnAroundDuration</td>
<td class="fielddoc">
<p>Defines the number of HCLK cycles to configure the duration of the bus turnaround. This parameter can be a value between Min_Data = 0 and Max_Data = 15. </p><dl class="section note"><dt>Note</dt><dd>This parameter is only used for multiplexed NOR Flash memories. <br  />
 </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="a093fa589f174cde14dbc2c6caeee08ff"></a>uint32_t</td>
<td class="fieldname">
CLKDivision</td>
<td class="fielddoc">
<p>Defines the period of CLK clock output signal, expressed in number of HCLK cycles. This parameter can be a value between Min_Data = 2 and Max_Data = 16. </p><dl class="section note"><dt>Note</dt><dd>This parameter is not used for asynchronous NOR Flash, SRAM or ROM accesses. <br  />
 </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="a614627db4de4238058c922190b8f4cac"></a>uint32_t</td>
<td class="fieldname">
DataHoldTime</td>
<td class="fielddoc">
<p>Defines the number of HCLK cycles to configure the duration of the data hold time. This parameter can be a value between Min_Data = 0 and Max_Data = 3. </p><dl class="section note"><dt>Note</dt><dd>This parameter is used for used in asynchronous accesses. <br  />
 </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="ad747ab03382954e5b7db99c1448f8a88"></a>uint32_t</td>
<td class="fieldname">
DataLatency</td>
<td class="fielddoc">
<p>Defines the number of memory clock cycles to issue to the memory before getting the first data. The parameter value depends on the memory type as shown below:</p><ul>
<li>It must be set to 0 in case of a CRAM</li>
<li>It is don't care in asynchronous NOR, SRAM or ROM accesses</li>
<li>It may assume a value between Min_Data = 2 and Max_Data = 17 in NOR Flash memories with synchronous burst mode enable <br  />
 </li>
</ul>
</td></tr>
<tr><td class="fieldtype">
<a id="a6d98531021e36edf901d6cb01d6adaaa"></a>uint32_t</td>
<td class="fieldname">
DataSetupTime</td>
<td class="fielddoc">
<p>Defines the number of HCLK cycles to configure the duration of the data setup time. This parameter can be a value between Min_Data = 1 and Max_Data = 255. </p><dl class="section note"><dt>Note</dt><dd>This parameter is used for SRAMs, ROMs and asynchronous multiplexed NOR Flash memories. <br  />
 </dd></dl>
</td></tr>
</table>

</div>
</div>
<a name="structFMC__NAND__InitTypeDef" id="structFMC__NAND__InitTypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structFMC__NAND__InitTypeDef">&#9670;&nbsp;</a></span>FMC_NAND_InitTypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct FMC_NAND_InitTypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>FMC NAND Configuration Structure definition. </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__fmc_8h_source.html#l00283">283</a> of file <a class="el" href="stm32l4xx__ll__fmc_8h_source.html">stm32l4xx_ll_fmc.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ad335b69985dfaba63645e4eedb12dceb"></a>uint32_t</td>
<td class="fieldname">
EccComputation</td>
<td class="fielddoc">
<p>Enables or disables the ECC computation. This parameter can be any value of <a class="el" href="group__FMC__ECC.html">FMC ECC</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ad1f82ad7a61b76489541c17868e7544b"></a>uint32_t</td>
<td class="fieldname">
ECCPageSize</td>
<td class="fielddoc">
<p>Defines the page size for the extended ECC. This parameter can be any value of <a class="el" href="group__FMC__ECC__Page__Size.html">FMC ECC Page Size</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="afba56d09ca367a400126147a86ccda2e"></a>uint32_t</td>
<td class="fieldname">
MemoryDataWidth</td>
<td class="fielddoc">
<p>Specifies the external memory device width. This parameter can be any value of <a class="el" href="group__FMC__NAND__Data__Width.html">FMC NAND Data Width</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ade342163a8ca0ad3651cc870b3368d6c"></a>uint32_t</td>
<td class="fieldname">
NandBank</td>
<td class="fielddoc">
<p>Specifies the NAND memory device that will be used. This parameter can be a value of <a class="el" href="group__FMC__NAND__Bank.html">FMC NAND Bank</a> <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a9bc5349964a50606c1ce4da4931b21d7"></a>uint32_t</td>
<td class="fieldname">
TARSetupTime</td>
<td class="fielddoc">
<p>Defines the number of HCLK cycles to configure the delay between ALE low and RE low. This parameter can be a number between Min_Data = 0 and Max_Data = 255 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a92b101e748404ea12ea1f83456108129"></a>uint32_t</td>
<td class="fieldname">
TCLRSetupTime</td>
<td class="fielddoc">
<p>Defines the number of HCLK cycles to configure the delay between CLE low and RE low. This parameter can be a value between Min_Data = 0 and Max_Data = 255 <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af32f615ad4a0715b2eb29376480f06e6"></a>uint32_t</td>
<td class="fieldname">
Waitfeature</td>
<td class="fielddoc">
<p>Enables or disables the Wait feature for the NAND Memory device. This parameter can be any value of <a class="el" href="group__FMC__Wait__feature.html">FMC Wait feature</a> <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a name="structFMC__NAND__PCC__TimingTypeDef" id="structFMC__NAND__PCC__TimingTypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structFMC__NAND__PCC__TimingTypeDef">&#9670;&nbsp;</a></span>FMC_NAND_PCC_TimingTypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct FMC_NAND_PCC_TimingTypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>FMC NAND Timing parameters structure definition. </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__fmc_8h_source.html#l00312">312</a> of file <a class="el" href="stm32l4xx__ll__fmc_8h_source.html">stm32l4xx_ll_fmc.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a0dbc37d1de815af58ecfd6c4e06b176d"></a>uint32_t</td>
<td class="fieldname">
HiZSetupTime</td>
<td class="fielddoc">
<p>Defines the number of HCLK clock cycles during which the data bus is kept in HiZ after the start of a NAND-Flash write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between Min_Data = 0 and Max_Data = 254 <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a57728d0f89fd95015265e4dd195226d3"></a>uint32_t</td>
<td class="fieldname">
HoldSetupTime</td>
<td class="fielddoc">
<p>Defines the number of HCLK clock cycles to hold address (and data for write access) after the command de-assertion for NAND-Flash read or write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between Min_Data = 0 and Max_Data = 254 <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a7f999bb43ce5bd642439b90056dd2819"></a>uint32_t</td>
<td class="fieldname">
SetupTime</td>
<td class="fielddoc">
<p>Defines the number of HCLK cycles to setup address before the command assertion for NAND-Flash read or write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a value between Min_Data = 0 and Max_Data = 254 <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="abec51342237cf19aacfbbdfa866648d9"></a>uint32_t</td>
<td class="fieldname">
WaitSetupTime</td>
<td class="fielddoc">
<p>Defines the minimum number of HCLK cycles to assert the command for NAND-Flash read or write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between Min_Data = 0 and Max_Data = 254 <br  />
 </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
