

================================================================
== Synthesis Summary Report of 'dds_scaler'
================================================================
+ General Information: 
    * Date:           Thu Aug  4 17:44:35 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        dds_scaler
    * Solution:       dds_scaler (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+---------+---------+----------+-----+
    |    Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |         |          |     |
    |    & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |    FF   |    LUT   | URAM|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+---------+---------+----------+-----+
    |+ dds_scaler  |     -|  5.15|        3|  30.000|         -|        4|     -|        no|     -|  1 (~0%)|  6 (~0%)|  59 (~0%)|    -|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+---------+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+-------+-------+--------+-------+-------+--------+
| Interface | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+---------------+-------+-------+-------+--------+-------+-------+--------+
| dds       | both          | 16    | 2     | 1     | 1      | 2     | 2     | 1      |
+-----------+---------------+-------+-------+-------+--------+-------+-------+--------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| scale     | ap_none | 16       |
| u         | ap_none | 16       |
| v         | ap_none | 16       |
| w         | ap_none | 16       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| dds      | in        | stream<hls::axis<ap_int<16>, 2, 0, 0>, 0>& |
| scale    | in        | unsigned short                             |
| u        | out       | unsigned short*                            |
| v        | out       | unsigned short*                            |
| w        | out       | unsigned short*                            |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| dds      | dds          | interface |
| scale    | scale        | port      |
| u        | u            | port      |
| u        | u_ap_vld     | port      |
| v        | v            | port      |
| v        | v_ap_vld     | port      |
| w        | w            | port      |
| w        | w_ap_vld     | port      |
+----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------------+-----+--------+----------+-----+--------+---------+
| Name                         | DSP | Pragma | Variable | Op  | Impl   | Latency |
+------------------------------+-----+--------+----------+-----+--------+---------+
| + dds_scaler                 | 1   |        |          |     |        |         |
|   mul_mul_16s_16ns_32_4_1_U1 | 1   |        | mul_ln14 | mul | dsp    | 3       |
|   sdat_fu_124_p2             | -   |        | sdat     | add | fabric | 0       |
+------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------+-------------------------------------------------+
| Type      | Options            | Location                                        |
+-----------+--------------------+-------------------------------------------------+
| interface | mode=axis port=dds | dds_scaler/dds_scaler.cpp:11 in dds_scaler, dds |
+-----------+--------------------+-------------------------------------------------+


