
(rules PCB M5Stack_FPGA
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout off)
    (autoroute on)
    (postroute on)
    (vias on)
    (via_costs 5)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 2546)
    (layer_rule F.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.0)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.0)
    )
  )
  (rule
    (width 200.0)
    (clear 150.2)
    (clear 100.0 (type smd_to_turn_gap))
    (clear 200.2 (type default_POWER))
    (clear 37.6 (type smd_smd))
    (clear 200.2 (type smd_POWER))
    (clear 200.2 (type "kicad_default"_POWER))
    (clear 200.2 (type POWER_POWER))
    (clear 200.2 (type POWER_UIM))
  )
  (padstack "Via[0-1]_800:400_um"
    (shape
      (circle F.Cu 800.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 800.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-1]_800:400_um" "Via[0-1]_800:400_um" default
  )
  (via 
    "Via[0-1]_800:400_um-kicad_default" "Via[0-1]_800:400_um" "kicad_default"
  )
  (via 
    "Via[0-1]_800:400_um-POWER" "Via[0-1]_800:400_um" POWER
  )
  (via 
    "Via[0-1]_800:400_um-UIM" "Via[0-1]_800:400_um" UIM
  )
  (via_rule
    default "Via[0-1]_800:400_um"
  )
  (via_rule
    "kicad_default" "Via[0-1]_800:400_um-kicad_default"
  )
  (via_rule
    POWER "Via[0-1]_800:400_um-POWER"
  )
  (via_rule
    UIM "Via[0-1]_800:400_um-UIM"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 200.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "kicad_default"
    GND /HPWR /BATTERY "/IIS_MK" "/GPIO_G2" "/GPIO_G5" /SDA /SCL
    /RXD2 /TXD2 /RXD0 /TXD0 /SCK /MISO /DAC /MOSI
    "/DAC_SPK" /RST "/ADC_G36" "/ADC_G35" "Net-(R3-Pad1)" /A0 /A1 /A2
    "/FPGA_3V3" +1V2 "/F_IIS_IN" "/F_IIS_MK" "/F_IIS_OUT" "/F_IIS_WS" "/F_IIS_SK" "/F_GPIO_G5"
    "/F_GPIO_G2" "/F_SCL" "/F_SDA" "/F_TXD2" "/F_RXD2" "/F_TXD0" "/F_RXD0" "/F_SCK"
    "/F_DAC" "/F_MISO" "/F_DAC_SPK" "/F_MOSI" "/SSPI_CS_N_IIS_WS" "/SSPI_SCLK_IIS_SK" "/SSPI_SO_IIS_OUT" "/SSPI_SI_IIS_IN"
    "Net-(R14-Pad1)" /MODE0 /READY "/RECONFIG_N" "/JTAG_TCK" "/OSC_24M_OE" /CC1 /CC2
    "Net-(Q1-Pad2)" "/JTAG_TDI" "/JTAG_TDO" "/OSC_24M" "/PROG_RX0" "/JTAG_TMS" /VBUS "Net-(F1-Pad1)"
    /IOB26A "Net-(Q1-Pad6)" "/PROG_TX0" "/USB_D+" "/USB_D-" "/IOB19_N" "/IOB19_P" "/IOB14_N"
    "/IOB14_P" "/IOB12_N" "/IOB12_P" "/IOB10_N" "/IOB10_P" "/IOB8_N" "/IOB8_P" "/IOB6_N"
    "/IOB6_P" "Net-(R7-Pad2)" "Net-(R8-Pad2)" "Net-(R9-Pad2)" "Net-(R11-Pad2)" "Net-(R12-Pad2)"
    (clearance_class "kicad_default")
    (via_rule kicad_default)
    (rule
      (width 200.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class POWER
    +3V3 +5V
    (clearance_class POWER)
    (via_rule POWER)
    (rule
      (width 800.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class UIM
    (clearance_class UIM)
    (via_rule UIM)
    (rule
      (width 300.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
)