INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:58:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 buffer39/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            buffer25/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 1.440ns (18.262%)  route 6.445ns (81.738%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1284, unset)         0.508     0.508    buffer39/clk
    SLICE_X12Y139        FDRE                                         r  buffer39/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y139        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer39/outs_reg[1]/Q
                         net (fo=11, routed)          0.327     1.067    buffer39/control/Q[1]
    SLICE_X13Y139        LUT6 (Prop_lut6_I2_O)        0.119     1.186 r  buffer39/control/transmitValue_i_4__56/O
                         net (fo=48, routed)          0.390     1.576    init0/control/dataReg_reg[0]_0
    SLICE_X13Y141        LUT3 (Prop_lut3_I2_O)        0.043     1.619 r  init0/control/transmitValue_i_3__88/O
                         net (fo=85, routed)          0.662     2.281    init0/control/dataReg_reg[0]
    SLICE_X9Y145         LUT6 (Prop_lut6_I0_O)        0.043     2.324 r  init0/control/transmitValue_i_2__9/O
                         net (fo=39, routed)          0.418     2.742    fork44/control/generateBlocks[1].regblock/p_2_in_8
    SLICE_X5Y145         LUT5 (Prop_lut5_I3_O)        0.043     2.785 r  fork44/control/generateBlocks[1].regblock/transmitValue_i_3__14/O
                         net (fo=39, routed)          0.653     3.438    fork55/control/generateBlocks[1].regblock/p_1_in_60
    SLICE_X0Y139         LUT6 (Prop_lut6_I4_O)        0.043     3.481 r  fork55/control/generateBlocks[1].regblock/Memory[1][0]_i_30__2/O
                         net (fo=1, routed)           0.367     3.849    cmpi7/Memory_reg[1][0]_i_3_3
    SLICE_X1Y141         LUT3 (Prop_lut3_I0_O)        0.043     3.892 r  cmpi7/Memory[1][0]_i_10/O
                         net (fo=1, routed)           0.000     3.892    cmpi7/Memory[1][0]_i_10_n_0
    SLICE_X1Y141         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     4.149 r  cmpi7/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.149    cmpi7/Memory_reg[1][0]_i_3_n_0
    SLICE_X1Y142         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.256 f  cmpi7/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, routed)           0.406     4.662    buffer119/fifo/result[0]
    SLICE_X0Y147         LUT5 (Prop_lut5_I0_O)        0.123     4.785 f  buffer119/fifo/fullReg_i_2__1/O
                         net (fo=5, routed)           0.326     5.110    init18/control/buffer119_outs
    SLICE_X2Y148         LUT6 (Prop_lut6_I4_O)        0.043     5.153 f  init18/control/Head[0]_i_2__2/O
                         net (fo=6, routed)           0.308     5.462    init18/control/buffer119_outs_ready
    SLICE_X3Y149         LUT6 (Prop_lut6_I1_O)        0.043     5.505 r  init18/control/transmitValue_i_4__55/O
                         net (fo=7, routed)           0.284     5.788    init18/control/Full_reg_1
    SLICE_X3Y147         LUT4 (Prop_lut4_I1_O)        0.043     5.831 r  init18/control/transmitValue_i_2__100/O
                         net (fo=2, routed)           0.675     6.507    init18/control/transmitValue_i_2__100_n_0
    SLICE_X17Y147        LUT4 (Prop_lut4_I2_O)        0.043     6.550 r  init18/control/transmitValue_i_3__41/O
                         net (fo=7, routed)           0.141     6.691    init18/control/fork31/control/anyBlockStop
    SLICE_X17Y147        LUT6 (Prop_lut6_I1_O)        0.043     6.734 r  init18/control/transmitValue_i_5__29/O
                         net (fo=4, routed)           0.172     6.906    mem_controller5/read_arbiter/data/anyBlockStop
    SLICE_X19Y147        LUT4 (Prop_lut4_I3_O)        0.043     6.949 f  mem_controller5/read_arbiter/data/transmitValue_i_5__27/O
                         net (fo=5, routed)           0.463     7.412    fork17/control/generateBlocks[0].regblock/transmitValue_reg_11
    SLICE_X22Y137        LUT6 (Prop_lut6_I1_O)        0.043     7.455 r  fork17/control/generateBlocks[0].regblock/transmitValue_i_2__91/O
                         net (fo=3, routed)           0.306     7.761    fork17/control/generateBlocks[0].regblock/transmitValue_i_2__91_n_0
    SLICE_X21Y137        LUT6 (Prop_lut6_I0_O)        0.043     7.804 r  fork17/control/generateBlocks[0].regblock/fullReg_i_2__7/O
                         net (fo=4, routed)           0.285     8.088    fork16/control/generateBlocks[0].regblock/anyBlockStop
    SLICE_X13Y138        LUT5 (Prop_lut5_I4_O)        0.043     8.131 r  fork16/control/generateBlocks[0].regblock/dataReg[5]_i_1__2/O
                         net (fo=6, routed)           0.262     8.393    buffer25/E[0]
    SLICE_X13Y137        FDRE                                         r  buffer25/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=1284, unset)         0.483     9.183    buffer25/clk
    SLICE_X13Y137        FDRE                                         r  buffer25/dataReg_reg[1]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X13Y137        FDRE (Setup_fdre_C_CE)      -0.194     8.953    buffer25/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  0.560    




