# compile vhdl design source files
vhdl xil_defaultlib "${SIMSCRIPT_DIR}/../ipi_simfiles/example_ap_fadd_6_full_dsp_32.vhd"
vhdl xil_defaultlib "${SIMSCRIPT_DIR}/../ipi_simfiles/rp_bd_example_0_0.vhd"
vhdl util_vector_logic_v2_0 "${SIMSCRIPT_DIR}/../ipi_simfiles/util_vector_logic.vhd"
vhdl xil_defaultlib "${SIMSCRIPT_DIR}/../ipi_simfiles/rp_bd_util_vector_logic_0_0.vhd"
vhdl xil_defaultlib "${SIMSCRIPT_DIR}/../ipi_simfiles/rp_bd_util_vector_logic_1_0.vhd"
vhdl xil_defaultlib "${SIMSCRIPT_DIR}/../ipi_simfiles/rp_bd_util_vector_logic_2_0.vhd"
vhdl xil_defaultlib "${SIMSCRIPT_DIR}/../ipi_simfiles/rp_bd_util_vector_logic_3_0.vhd"
vhdl xil_defaultlib "${SIMSCRIPT_DIR}/../ipi_simfiles/rp_bd_util_vector_logic_4_0.vhd"

nosort
