// Seed: 945917043
module module_0 (
    id_1
);
  output tri id_1;
  assign module_1.id_1 = 0;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd58
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  output wire id_3;
  module_0 modCall_1 (id_1);
  inout wire _id_2;
  output wire id_1;
  assign id_4[id_2] = 1;
  assign id_1 = 1;
endmodule
module module_2 (
    input  tri0 id_0,
    output wor  id_1,
    input  tri1 id_2
);
  assign id_1 = id_0;
  assign module_3.id_5 = 0;
endmodule
module module_3 #(
    parameter id_4 = 32'd70,
    parameter id_7 = 32'd76
) (
    output wire id_0,
    input tri0 id_1,
    input uwire id_2,
    input wor id_3,
    input wor _id_4,
    input uwire id_5,
    output tri0 id_6,
    output supply1 _id_7,
    input wand id_8
);
  logic [id_7 : id_4] id_10;
  logic id_11 = id_2;
  logic id_12;
  ;
  assign id_0 = -1;
  module_2 modCall_1 (
      id_5,
      id_0,
      id_2
  );
  assign id_6 = -1 <-> -1;
  wire id_13 = id_4;
  wire id_14;
  always begin : LABEL_0
    logic [7:0] id_15;
    id_15[id_4] <= -1;
  end
endmodule
