A Simple RISC Machine written in SystemVerilog.


#### Contributions

    - Stage 1 program Counter
    - Added RAM and wire connections for it
    - Compiled assembly for testing
    - Worked data address register and connection too 
    - Worked on statemachine to support new operations LDR, STR and HALT