#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Dec 14 19:06:02 2020
# Process ID: 9472
# Current directory: D:/study_tools/FPGA/final_project/pro/finalAcc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8884 D:\study_tools\FPGA\final_project\pro\finalAcc\finalAcc.xpr
# Log file: D:/study_tools/FPGA/final_project/pro/finalAcc/vivado.log
# Journal file: D:/study_tools/FPGA/final_project/pro/finalAcc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/BRAM4k.xci]
export_ip_user_files -of_objects [get_files D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/BRAM4k.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/BRAM4k.xci] -directory D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.ip_user_files/sim_scripts -ip_user_files_dir D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.ip_user_files -ipstatic_source_dir D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.cache/compile_simlib/modelsim} {questa=D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.cache/compile_simlib/questa} {riviera=D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.cache/compile_simlib/riviera} {activehdl=D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/WLay1ROM.xci]
export_ip_user_files -of_objects [get_files D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/WLay1ROM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/WLay1ROM.xci] -directory D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.ip_user_files/sim_scripts -ip_user_files_dir D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.ip_user_files -ipstatic_source_dir D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.cache/compile_simlib/modelsim} {questa=D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.cache/compile_simlib/questa} {riviera=D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.cache/compile_simlib/riviera} {activehdl=D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/top_tb_behav_Dec13th1.wcfg
source top_tb.tcl
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
relaunch_sim
relaunch_sim
run 500 us
relaunch_sim
run 500 us
save_wave_config {D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/top_tb_behav_Dec13th1.wcfg}
close_sim
