Analysis & Synthesis report for game
Fri Nov 15 18:02:57 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for altpll0:inst6|altpll0_altpll_0:altpll_0
 15. Source assignments for altpll0:inst6|altpll0_altpll_0:altpll_0|altpll0_altpll_0_stdsync_sv6:stdsync2|altpll0_altpll_0_dffpipe_l2c:dffpipe3
 16. Parameter Settings for User Entity Instance: vga_controller:inst1
 17. Port Connectivity Checks: "altpll0:inst6|altpll0_altpll_0:altpll_0|altpll0_altpll_0_altpll_id42:sd1"
 18. Port Connectivity Checks: "altpll0:inst6|altpll0_altpll_0:altpll_0"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 15 18:02:57 2019       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; game                                        ;
; Top-level Entity Name              ; game                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 982                                         ;
;     Total combinational functions  ; 959                                         ;
;     Dedicated logic registers      ; 145                                         ;
; Total registers                    ; 145                                         ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; game               ; game               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+-------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                   ; Library ;
+-------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+---------+
; altpll0/synthesis/altpll0.v                     ; yes             ; User Verilog HDL File              ; M:/ECE287/game/altpll0/synthesis/altpll0.v                     ; altpll0 ;
; altpll0/synthesis/submodules/altpll0_altpll_0.v ; yes             ; User Verilog HDL File              ; M:/ECE287/game/altpll0/synthesis/submodules/altpll0_altpll_0.v ; altpll0 ;
; vga_controller.vhd                              ; yes             ; User VHDL File                     ; M:/ECE287/game/vga_controller.vhd                              ;         ;
; hw_image_generator.vhd                          ; yes             ; User VHDL File                     ; M:/ECE287/game/hw_image_generator.vhd                          ;         ;
; game.bdf                                        ; yes             ; User Block Diagram/Schematic File  ; M:/ECE287/game/game.bdf                                        ;         ;
+-------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 982       ;
;                                             ;           ;
; Total combinational functions               ; 959       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 178       ;
;     -- 3 input functions                    ; 411       ;
;     -- <=2 input functions                  ; 370       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 369       ;
;     -- arithmetic mode                      ; 590       ;
;                                             ;           ;
; Total registers                             ; 145       ;
;     -- Dedicated logic registers            ; 145       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 34        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 95        ;
; Total fan-out                               ; 3120      ;
; Average fan-out                             ; 2.66      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                            ; Entity Name                  ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+------------------------------+--------------+
; |game                                       ; 959 (0)             ; 145 (0)                   ; 0           ; 0            ; 0       ; 0         ; 34   ; 0            ; |game                                                                          ; game                         ; work         ;
;    |altpll0:inst6|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|altpll0:inst6                                                            ; altpll0                      ; altpll0      ;
;       |altpll0_altpll_0:altpll_0|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|altpll0:inst6|altpll0_altpll_0:altpll_0                                  ; altpll0_altpll_0             ; altpll0      ;
;          |altpll0_altpll_0_altpll_id42:sd1| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|altpll0:inst6|altpll0_altpll_0:altpll_0|altpll0_altpll_0_altpll_id42:sd1 ; altpll0_altpll_0_altpll_id42 ; altpll0      ;
;    |hw_image_generator:inst|                ; 892 (892)           ; 94 (94)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|hw_image_generator:inst                                                  ; hw_image_generator           ; work         ;
;    |vga_controller:inst1|                   ; 67 (67)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|vga_controller:inst1                                                     ; vga_controller               ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-----------------+
; N/A    ; Qsys         ; 16.1    ; N/A          ; N/A          ; |game|altpll0:inst6                           ; altpll0.qsys    ;
; Altera ; altpll       ; 16.1    ; N/A          ; N/A          ; |game|altpll0:inst6|altpll0_altpll_0:altpll_0 ; altpll0.qsys    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; hw_image_generator:inst|x[10]                       ; hw_image_generator:inst|x[10]  ; yes                    ;
; hw_image_generator:inst|x[9]                        ; hw_image_generator:inst|x[10]  ; yes                    ;
; hw_image_generator:inst|x[8]                        ; hw_image_generator:inst|x[10]  ; yes                    ;
; hw_image_generator:inst|x[7]                        ; hw_image_generator:inst|x[10]  ; yes                    ;
; hw_image_generator:inst|x[6]                        ; hw_image_generator:inst|x[10]  ; yes                    ;
; hw_image_generator:inst|x[5]                        ; hw_image_generator:inst|x[10]  ; yes                    ;
; hw_image_generator:inst|x[4]                        ; hw_image_generator:inst|x[10]  ; yes                    ;
; hw_image_generator:inst|x[3]                        ; hw_image_generator:inst|x[10]  ; yes                    ;
; hw_image_generator:inst|x[2]                        ; hw_image_generator:inst|x[10]  ; yes                    ;
; hw_image_generator:inst|x[1]                        ; hw_image_generator:inst|x[10]  ; yes                    ;
; hw_image_generator:inst|x[0]                        ; hw_image_generator:inst|x[10]  ; yes                    ;
; hw_image_generator:inst|x1[10]                      ; hw_image_generator:inst|x1[0]  ; yes                    ;
; hw_image_generator:inst|x1[9]                       ; hw_image_generator:inst|x1[0]  ; yes                    ;
; hw_image_generator:inst|x1[8]                       ; hw_image_generator:inst|x1[0]  ; yes                    ;
; hw_image_generator:inst|x1[7]                       ; hw_image_generator:inst|x1[0]  ; yes                    ;
; hw_image_generator:inst|x1[6]                       ; hw_image_generator:inst|x1[0]  ; yes                    ;
; hw_image_generator:inst|x1[5]                       ; hw_image_generator:inst|x1[0]  ; yes                    ;
; hw_image_generator:inst|x1[4]                       ; hw_image_generator:inst|x1[0]  ; yes                    ;
; hw_image_generator:inst|x1[3]                       ; hw_image_generator:inst|x1[0]  ; yes                    ;
; hw_image_generator:inst|x1[2]                       ; hw_image_generator:inst|x1[0]  ; yes                    ;
; hw_image_generator:inst|x1[1]                       ; hw_image_generator:inst|x1[0]  ; yes                    ;
; hw_image_generator:inst|x2[10]                      ; hw_image_generator:inst|x2[0]  ; yes                    ;
; hw_image_generator:inst|x2[9]                       ; hw_image_generator:inst|x2[0]  ; yes                    ;
; hw_image_generator:inst|x2[8]                       ; hw_image_generator:inst|x2[0]  ; yes                    ;
; hw_image_generator:inst|x2[7]                       ; hw_image_generator:inst|x2[0]  ; yes                    ;
; hw_image_generator:inst|x2[6]                       ; hw_image_generator:inst|x2[0]  ; yes                    ;
; hw_image_generator:inst|x2[5]                       ; hw_image_generator:inst|x2[0]  ; yes                    ;
; hw_image_generator:inst|x2[4]                       ; hw_image_generator:inst|x2[0]  ; yes                    ;
; hw_image_generator:inst|x2[3]                       ; hw_image_generator:inst|x2[0]  ; yes                    ;
; hw_image_generator:inst|x2[2]                       ; hw_image_generator:inst|x2[0]  ; yes                    ;
; hw_image_generator:inst|x2[1]                       ; hw_image_generator:inst|x2[0]  ; yes                    ;
; hw_image_generator:inst|x3[10]                      ; hw_image_generator:inst|x3[4]  ; yes                    ;
; hw_image_generator:inst|x3[9]                       ; hw_image_generator:inst|x3[4]  ; yes                    ;
; hw_image_generator:inst|x3[8]                       ; hw_image_generator:inst|x3[4]  ; yes                    ;
; hw_image_generator:inst|x3[7]                       ; hw_image_generator:inst|x3[4]  ; yes                    ;
; hw_image_generator:inst|x3[6]                       ; hw_image_generator:inst|x3[4]  ; yes                    ;
; hw_image_generator:inst|x3[5]                       ; hw_image_generator:inst|x3[4]  ; yes                    ;
; hw_image_generator:inst|x3[4]                       ; hw_image_generator:inst|x3[4]  ; yes                    ;
; hw_image_generator:inst|x3[3]                       ; hw_image_generator:inst|x3[4]  ; yes                    ;
; hw_image_generator:inst|x3[2]                       ; hw_image_generator:inst|x3[4]  ; yes                    ;
; hw_image_generator:inst|x3[1]                       ; hw_image_generator:inst|x3[4]  ; yes                    ;
; hw_image_generator:inst|x4[10]                      ; hw_image_generator:inst|x4[10] ; yes                    ;
; hw_image_generator:inst|x4[9]                       ; hw_image_generator:inst|x4[10] ; yes                    ;
; hw_image_generator:inst|x4[8]                       ; hw_image_generator:inst|x4[10] ; yes                    ;
; hw_image_generator:inst|x4[7]                       ; hw_image_generator:inst|x4[10] ; yes                    ;
; hw_image_generator:inst|x4[6]                       ; hw_image_generator:inst|x4[10] ; yes                    ;
; hw_image_generator:inst|x4[5]                       ; hw_image_generator:inst|x4[10] ; yes                    ;
; hw_image_generator:inst|x4[4]                       ; hw_image_generator:inst|x4[10] ; yes                    ;
; hw_image_generator:inst|x4[3]                       ; hw_image_generator:inst|x4[10] ; yes                    ;
; hw_image_generator:inst|x4[2]                       ; hw_image_generator:inst|x4[10] ; yes                    ;
; hw_image_generator:inst|x4[1]                       ; hw_image_generator:inst|x4[10] ; yes                    ;
; Number of user-specified and inferred latches = 51  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+----------------------------------------------------+----------------------------------------+
; Register name                                      ; Reason for Removal                     ;
+----------------------------------------------------+----------------------------------------+
; hw_image_generator:inst|rand[0]                    ; Stuck at GND due to stuck port data_in ;
; vga_controller:inst1|column[12..30]                ; Stuck at GND due to stuck port data_in ;
; vga_controller:inst1|row[11..30]                   ; Stuck at GND due to stuck port data_in ;
; altpll0:inst6|altpll0_altpll_0:altpll_0|prev_reset ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 41             ;                                        ;
+----------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 145   ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 82    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; hw_image_generator:inst|y[7]            ; 7       ;
; hw_image_generator:inst|y[6]            ; 7       ;
; hw_image_generator:inst|y[3]            ; 7       ;
; vga_controller:inst1|row[0]             ; 11      ;
; vga_controller:inst1|column[0]          ; 6       ;
; vga_controller:inst1|column[31]         ; 2       ;
; vga_controller:inst1|row[31]            ; 2       ;
; hw_image_generator:inst|y2[8]           ; 6       ;
; hw_image_generator:inst|y2[5]           ; 7       ;
; hw_image_generator:inst|y2[3]           ; 8       ;
; hw_image_generator:inst|y2[2]           ; 7       ;
; hw_image_generator:inst|y3[9]           ; 6       ;
; hw_image_generator:inst|y3[6]           ; 6       ;
; hw_image_generator:inst|y3[4]           ; 7       ;
; hw_image_generator:inst|y3[3]           ; 8       ;
; hw_image_generator:inst|y4[9]           ; 6       ;
; hw_image_generator:inst|y4[8]           ; 6       ;
; hw_image_generator:inst|y4[7]           ; 6       ;
; hw_image_generator:inst|y4[2]           ; 7       ;
; hw_image_generator:inst|rand[9]         ; 11      ;
; hw_image_generator:inst|rand[8]         ; 3       ;
; hw_image_generator:inst|rand[7]         ; 3       ;
; hw_image_generator:inst|rand[4]         ; 3       ;
; hw_image_generator:inst|rand[3]         ; 3       ;
; Total number of inverted registers = 24 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 7:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |game|hw_image_generator:inst|y[9]   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |game|hw_image_generator:inst|y[7]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |game|hw_image_generator:inst|red[7] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |game|vga_controller:inst1|v_count   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+----------------------------------------------------------------+
; Source assignments for altpll0:inst6|altpll0_altpll_0:altpll_0 ;
+----------------+-------+------+--------------------------------+
; Assignment     ; Value ; From ; To                             ;
+----------------+-------+------+--------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                     ;
+----------------+-------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altpll0:inst6|altpll0_altpll_0:altpll_0|altpll0_altpll_0_stdsync_sv6:stdsync2|altpll0_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:inst1 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; h_pulse        ; 208   ; Signed Integer                           ;
; h_bp           ; 336   ; Signed Integer                           ;
; h_pixels       ; 1920  ; Signed Integer                           ;
; h_fp           ; 128   ; Signed Integer                           ;
; h_pol          ; '0'   ; Enumerated                               ;
; v_pulse        ; 3     ; Signed Integer                           ;
; v_bp           ; 38    ; Signed Integer                           ;
; v_pixels       ; 1080  ; Signed Integer                           ;
; v_fp           ; 1     ; Signed Integer                           ;
; v_pol          ; '1'   ; Enumerated                               ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altpll0:inst6|altpll0_altpll_0:altpll_0|altpll0_altpll_0_altpll_id42:sd1"                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "altpll0:inst6|altpll0_altpll_0:altpll_0" ;
+--------------------+--------+----------+----------------------------+
; Port               ; Type   ; Severity ; Details                    ;
+--------------------+--------+----------+----------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected     ;
; write              ; Input  ; Info     ; Explicitly unconnected     ;
; address            ; Input  ; Info     ; Explicitly unconnected     ;
; readdata           ; Output ; Info     ; Explicitly unconnected     ;
; writedata          ; Input  ; Info     ; Explicitly unconnected     ;
; areset             ; Input  ; Info     ; Explicitly unconnected     ;
; scandone           ; Output ; Info     ; Explicitly unconnected     ;
; scandataout        ; Output ; Info     ; Explicitly unconnected     ;
; locked             ; Output ; Info     ; Explicitly unconnected     ;
; phasedone          ; Output ; Info     ; Explicitly unconnected     ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND               ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND               ;
; phasestep          ; Input  ; Info     ; Stuck at GND               ;
; scanclk            ; Input  ; Info     ; Stuck at GND               ;
; scanclkena         ; Input  ; Info     ; Stuck at GND               ;
; scandata           ; Input  ; Info     ; Stuck at GND               ;
; configupdate       ; Input  ; Info     ; Stuck at GND               ;
+--------------------+--------+----------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 145                         ;
;     ENA               ; 70                          ;
;     ENA SCLR          ; 2                           ;
;     ENA SLD           ; 10                          ;
;     SCLR              ; 25                          ;
;     plain             ; 38                          ;
; cycloneiii_lcell_comb ; 961                         ;
;     arith             ; 590                         ;
;         2 data inputs ; 293                         ;
;         3 data inputs ; 297                         ;
;     normal            ; 371                         ;
;         0 data inputs ; 12                          ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 42                          ;
;         3 data inputs ; 114                         ;
;         4 data inputs ; 178                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 9.80                        ;
; Average LUT depth     ; 5.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Nov 15 18:02:45 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off game -c game
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file altpll0/synthesis/altpll0.v
    Info (12023): Found entity 1: altpll0 File: M:/ECE287/game/altpll0/synthesis/altpll0.v Line: 6
Info (12021): Found 4 design units, including 4 entities, in source file altpll0/synthesis/submodules/altpll0_altpll_0.v
    Info (12023): Found entity 1: altpll0_altpll_0_dffpipe_l2c File: M:/ECE287/game/altpll0/synthesis/submodules/altpll0_altpll_0.v Line: 38
    Info (12023): Found entity 2: altpll0_altpll_0_stdsync_sv6 File: M:/ECE287/game/altpll0/synthesis/submodules/altpll0_altpll_0.v Line: 99
    Info (12023): Found entity 3: altpll0_altpll_0_altpll_id42 File: M:/ECE287/game/altpll0/synthesis/submodules/altpll0_altpll_0.v Line: 131
    Info (12023): Found entity 4: altpll0_altpll_0 File: M:/ECE287/game/altpll0/synthesis/submodules/altpll0_altpll_0.v Line: 214
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-behavior File: M:/ECE287/game/vga_controller.vhd Line: 52
    Info (12023): Found entity 1: vga_controller File: M:/ECE287/game/vga_controller.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file hw_image_generator.vhd
    Info (12022): Found design unit 1: hw_image_generator-behavior File: M:/ECE287/game/hw_image_generator.vhd Line: 43
    Info (12023): Found entity 1: hw_image_generator File: M:/ECE287/game/hw_image_generator.vhd Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file game.bdf
    Info (12023): Found entity 1: game
Info (12127): Elaborating entity "game" for the top level hierarchy
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:inst6"
Info (12128): Elaborating entity "altpll0_altpll_0" for hierarchy "altpll0:inst6|altpll0_altpll_0:altpll_0" File: M:/ECE287/game/altpll0/synthesis/altpll0.v Line: 33
Info (12128): Elaborating entity "altpll0_altpll_0_stdsync_sv6" for hierarchy "altpll0:inst6|altpll0_altpll_0:altpll_0|altpll0_altpll_0_stdsync_sv6:stdsync2" File: M:/ECE287/game/altpll0/synthesis/submodules/altpll0_altpll_0.v Line: 277
Info (12128): Elaborating entity "altpll0_altpll_0_dffpipe_l2c" for hierarchy "altpll0:inst6|altpll0_altpll_0:altpll_0|altpll0_altpll_0_stdsync_sv6:stdsync2|altpll0_altpll_0_dffpipe_l2c:dffpipe3" File: M:/ECE287/game/altpll0/synthesis/submodules/altpll0_altpll_0.v Line: 117
Info (12128): Elaborating entity "altpll0_altpll_0_altpll_id42" for hierarchy "altpll0:inst6|altpll0_altpll_0:altpll_0|altpll0_altpll_0_altpll_id42:sd1" File: M:/ECE287/game/altpll0/synthesis/submodules/altpll0_altpll_0.v Line: 283
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:inst1"
Info (12128): Elaborating entity "hw_image_generator" for hierarchy "hw_image_generator:inst"
Warning (10541): VHDL Signal Declaration warning at hw_image_generator.vhd(46): used implicit default value for signal "gameover" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: M:/ECE287/game/hw_image_generator.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at hw_image_generator.vhd(48): object "speedy" assigned a value but never read File: M:/ECE287/game/hw_image_generator.vhd Line: 48
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(78): signal "x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 78
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(78): signal "y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 78
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(84): signal "x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 84
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(84): signal "y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 84
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(90): signal "x3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 90
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(90): signal "y3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 90
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(96): signal "x4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 96
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(96): signal "y4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 96
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(102): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 102
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(102): signal "y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 102
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(117): signal "gameover" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 117
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(230): signal "y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 230
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(231): signal "rand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 231
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(234): signal "y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 234
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(235): signal "rand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 235
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(238): signal "y3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 238
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(239): signal "rand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 239
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(242): signal "y4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 242
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(243): signal "rand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 243
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(227): inferring latch(es) for signal or variable "x1", which holds its previous value in one or more paths through the process File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(227): inferring latch(es) for signal or variable "x2", which holds its previous value in one or more paths through the process File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(227): inferring latch(es) for signal or variable "x3", which holds its previous value in one or more paths through the process File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(227): inferring latch(es) for signal or variable "x4", which holds its previous value in one or more paths through the process File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(250): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 250
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(252): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 252
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(252): signal "speedx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 252
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(255): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 255
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(255): signal "speedx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: M:/ECE287/game/hw_image_generator.vhd Line: 255
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(248): inferring latch(es) for signal or variable "x", which holds its previous value in one or more paths through the process File: M:/ECE287/game/hw_image_generator.vhd Line: 248
Info (10041): Inferred latch for "x[0]" at hw_image_generator.vhd(248) File: M:/ECE287/game/hw_image_generator.vhd Line: 248
Info (10041): Inferred latch for "x[1]" at hw_image_generator.vhd(248) File: M:/ECE287/game/hw_image_generator.vhd Line: 248
Info (10041): Inferred latch for "x[2]" at hw_image_generator.vhd(248) File: M:/ECE287/game/hw_image_generator.vhd Line: 248
Info (10041): Inferred latch for "x[3]" at hw_image_generator.vhd(248) File: M:/ECE287/game/hw_image_generator.vhd Line: 248
Info (10041): Inferred latch for "x[4]" at hw_image_generator.vhd(248) File: M:/ECE287/game/hw_image_generator.vhd Line: 248
Info (10041): Inferred latch for "x[5]" at hw_image_generator.vhd(248) File: M:/ECE287/game/hw_image_generator.vhd Line: 248
Info (10041): Inferred latch for "x[6]" at hw_image_generator.vhd(248) File: M:/ECE287/game/hw_image_generator.vhd Line: 248
Info (10041): Inferred latch for "x[7]" at hw_image_generator.vhd(248) File: M:/ECE287/game/hw_image_generator.vhd Line: 248
Info (10041): Inferred latch for "x[8]" at hw_image_generator.vhd(248) File: M:/ECE287/game/hw_image_generator.vhd Line: 248
Info (10041): Inferred latch for "x[9]" at hw_image_generator.vhd(248) File: M:/ECE287/game/hw_image_generator.vhd Line: 248
Info (10041): Inferred latch for "x[10]" at hw_image_generator.vhd(248) File: M:/ECE287/game/hw_image_generator.vhd Line: 248
Info (10041): Inferred latch for "x4[0]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x4[1]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x4[2]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x4[3]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x4[4]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x4[5]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x4[6]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x4[7]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x4[8]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x4[9]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x4[10]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x3[0]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x3[1]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x3[2]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x3[3]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x3[4]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x3[5]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x3[6]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x3[7]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x3[8]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x3[9]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x3[10]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x2[0]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x2[1]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x2[2]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x2[3]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x2[4]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x2[5]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x2[6]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x2[7]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x2[8]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x2[9]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x2[10]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x1[0]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x1[1]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x1[2]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x1[3]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x1[4]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x1[5]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x1[6]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x1[7]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x1[8]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x1[9]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Info (10041): Inferred latch for "x1[10]" at hw_image_generator.vhd(227) File: M:/ECE287/game/hw_image_generator.vhd Line: 227
Warning (13012): Latch hw_image_generator:inst|x[10] has unsafe behavior File: M:/ECE287/game/hw_image_generator.vhd Line: 248
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lbutton
Warning (13012): Latch hw_image_generator:inst|x[9] has unsafe behavior File: M:/ECE287/game/hw_image_generator.vhd Line: 248
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lbutton
Warning (13012): Latch hw_image_generator:inst|x[8] has unsafe behavior File: M:/ECE287/game/hw_image_generator.vhd Line: 248
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lbutton
Warning (13012): Latch hw_image_generator:inst|x[7] has unsafe behavior File: M:/ECE287/game/hw_image_generator.vhd Line: 248
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lbutton
Warning (13012): Latch hw_image_generator:inst|x[6] has unsafe behavior File: M:/ECE287/game/hw_image_generator.vhd Line: 248
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lbutton
Warning (13012): Latch hw_image_generator:inst|x[5] has unsafe behavior File: M:/ECE287/game/hw_image_generator.vhd Line: 248
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lbutton
Warning (13012): Latch hw_image_generator:inst|x[4] has unsafe behavior File: M:/ECE287/game/hw_image_generator.vhd Line: 248
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lbutton
Warning (13012): Latch hw_image_generator:inst|x[3] has unsafe behavior File: M:/ECE287/game/hw_image_generator.vhd Line: 248
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lbutton
Warning (13012): Latch hw_image_generator:inst|x[2] has unsafe behavior File: M:/ECE287/game/hw_image_generator.vhd Line: 248
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lbutton
Warning (13012): Latch hw_image_generator:inst|x[1] has unsafe behavior File: M:/ECE287/game/hw_image_generator.vhd Line: 248
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lbutton
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "n_blank" is stuck at VCC
    Warning (13410): Pin "n_sync" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1040 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 1005 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 4821 megabytes
    Info: Processing ended: Fri Nov 15 18:02:57 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:21


