 
****************************************
Report : qor
Design : rms_norm
Version: V-2023.12-SP5
Date   : Thu Dec  5 22:35:23 2024
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.12
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               3859
  Buf/Inv Cell Count:             305
  Buf Cell Count:                  20
  Inv Cell Count:                 285
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3143
  Sequential Cell Count:          716
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     8122.188091
  Noncombinational Area:  4986.305387
  Buf/Inv Area:            417.304451
  Total Buffer Area:            51.08
  Total Inverter Area:         366.22
  Macro/Black Box Area:      0.000000
  Net Area:               3622.010741
  -----------------------------------
  Cell Area:             13108.493478
  Design Area:           16730.504219


  Design Rules
  -----------------------------------
  Total Number of Nets:          4436
  Nets With Violations:            32
  Max Trans Violations:            32
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ggbl2517p45.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                2.88
  Overall Compile Wall Clock Time:     1.12

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
