
*** Running vivado
    with args -log riscv_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_top.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Jan  4 22:21:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source riscv_top.tcl -notrace
Command: synth_design -top riscv_top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29068
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1018.906 ; gain = 466.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_top' [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/riscv_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram_sync' [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/common/block_ram/block_ram.v:62]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/common/block_ram/block_ram.v:90]
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram_sync' (0#1) [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/common/block_ram/block_ram.v:62]
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/cpu.v:6]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/alu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'branch_predictor' [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/branch_predictor.v:3]
INFO: [Synth 8-6155] done synthesizing module 'branch_predictor' (0#1) [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/branch_predictor.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'fetcher' [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/fetcher.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fetcher' (0#1) [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/fetcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'icache' [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/icache.v:3]
INFO: [Synth 8-6155] done synthesizing module 'icache' (0#1) [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/icache.v:3]
INFO: [Synth 8-6157] synthesizing module 'load_store_buffer' [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/load_store_buffer.v:3]
ERROR: [Synth 8-3380] loop condition does not converge after 2000 iterations [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/load_store_buffer.v:206]
ERROR: [Synth 8-6156] failed synthesizing module 'load_store_buffer' [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/load_store_buffer.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu' [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/cpu.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'riscv_top' [C:/Users/leowa/VSCodeProjects/RISC-V-CPU/src/riscv_top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:37 ; elapsed = 00:03:05 . Memory (MB): peak = 14027.672 ; gain = 13475.359
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Jan  4 22:25:20 2025...
