Job <183863> is submitted to default queue <interactive>.
<<Waiting for dispatch ...>>
<<Starting on cpu01>>

                                 Formality (R)

                 Version V-2023.12 for linux64 - Nov 16, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Build: 8560677
Hostname: cpu01
Current time: Sun Feb 18 21:59:47 2024

Loading db file '/hpc/Edatools/synopsys/formality/V-2023.12/libraries/syn/gtech.db'

Script: verify.fms

set_mismatch_message_filter -warn FMR_ELAB-147
1
read_verilog -r /hpc/home/connect.zzheng989/researchlib/pyflattenverilog/tests/regression/AES/AES-T500/top.v
No target library specified, default is WORK
Loading verilog file '/hpc/home/connect.zzheng989/researchlib/pyflattenverilog/tests/regression/AES/AES-T500/top.v'
Current container set to 'r'
1
set_top top
Setting top design to 'r:/WORK/top'
Status:   Elaborating design top   ...  
Status:   Elaborating design aes_128   ...  
Status:   Elaborating design expand_key_128   ...  
Status:   Elaborating design S4   ...  
Status:   Elaborating design S   ...  
Status:   Elaborating design one_round   ...  
Status:   Elaborating design table_lookup   ...  
Status:   Elaborating design T   ...  
Status:   Elaborating design xS   ...  
Status:   Elaborating design final_round   ...  
Status:  Implementing inferred operators...
Top design successfully set to 'r:/WORK/top'
Reference design set to 'r:/WORK/top'
1
read_verilog -i /hpc/home/connect.zzheng989/researchlib/pyflattenverilog/tests/regression/AES/AES-T500/flatten_f_top.v
No target library specified, default is WORK
Loading verilog file '/hpc/home/connect.zzheng989/researchlib/pyflattenverilog/tests/regression/AES/AES-T500/flatten_f_top.v'
Current container set to 'i'
1
set_top top
Setting top design to 'i:/WORK/top'
Status:   Elaborating design top   ...  
Status:  Implementing inferred operators...
Top design successfully set to 'i:/WORK/top'
Implementation design set to 'i:/WORK/top'
1
verify
Reference design is 'r:/WORK/top'
Implementation design is 'i:/WORK/top'
Status:  Checking designs...
Status:  Building verification models...
Status:  Matching...
    
*********************************** Matching Results ***********************************    
 6848 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 257 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
****************************************************************************************

Status:  Verifying...


********************************* Verification Results *********************************
Verification SUCCEEDED
----------------------
 Reference design: r:/WORK/top
 Implementation design: i:/WORK/top
 6848 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0     128    6720       0    6848
Failing (not equivalent)       0       0       0       0       0       0       0       0
Not Compared
  Unread                       0       0       0       0       0     128       0     128
****************************************************************************************
1
report_unverified_points 
**************************************************
Report         : unverified_points

Reference      : r:/WORK/top
Implementation : i:/WORK/top
Version        : V-2023.12
Date           : Sun Feb 18 22:02:59 2024
**************************************************

No unverified compare points.

1
exit

Maximum memory usage for this session: 2331 MB
CPU usage for this session: 192.26 seconds ( 0.05 hours )
Current time: Sun Feb 18 22:02:59 2024
Elapsed time: 192 seconds ( 0.05 hours )

Thank you for using Formality (R)!